
*** Running vivado
    with args -log system_PL_to_PS_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_PL_to_PS_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_PL_to_PS_0_0.tcl -notrace
Command: synth_design -top system_PL_to_PS_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2856 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 382.148 ; gain = 99.645
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_PL_to_PS_0_0' [f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ip/system_PL_to_PS_0_0/synth/system_PL_to_PS_0_0.vhd:83]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'PL_to_PS_v1_0' declared at 'f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ipshared/d69c/hdl/PL_to_PS_v1_0.vhd:5' bound to instance 'U0' of component 'PL_to_PS_v1_0' [f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ip/system_PL_to_PS_0_0/synth/system_PL_to_PS_0_0.vhd:148]
INFO: [Synth 8-638] synthesizing module 'PL_to_PS_v1_0' [f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ipshared/d69c/hdl/PL_to_PS_v1_0.vhd:50]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'PL_to_PS_v1_0_S00_AXI' declared at 'f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ipshared/d69c/hdl/PL_to_PS_v1_0_S00_AXI.vhd:5' bound to instance 'PL_to_PS_v1_0_S00_AXI_inst' of component 'PL_to_PS_v1_0_S00_AXI' [f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ipshared/d69c/hdl/PL_to_PS_v1_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'PL_to_PS_v1_0_S00_AXI' [f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ipshared/d69c/hdl/PL_to_PS_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ipshared/d69c/hdl/PL_to_PS_v1_0_S00_AXI.vhd:225]
INFO: [Synth 8-226] default block is never used [f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ipshared/d69c/hdl/PL_to_PS_v1_0_S00_AXI.vhd:355]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ipshared/d69c/hdl/PL_to_PS_v1_0_S00_AXI.vhd:223]
INFO: [Synth 8-256] done synthesizing module 'PL_to_PS_v1_0_S00_AXI' (1#1) [f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ipshared/d69c/hdl/PL_to_PS_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'PL_to_PS_v1_0' (2#1) [f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ipshared/d69c/hdl/PL_to_PS_v1_0.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'system_PL_to_PS_0_0' (3#1) [f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ip/system_PL_to_PS_0_0/synth/system_PL_to_PS_0_0.vhd:83]
WARNING: [Synth 8-3331] design PL_to_PS_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design PL_to_PS_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design PL_to_PS_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design PL_to_PS_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design PL_to_PS_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design PL_to_PS_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design PL_to_PS_v1_0 has unconnected port s00_axi_wdata[31]
WARNING: [Synth 8-3331] design PL_to_PS_v1_0 has unconnected port s00_axi_wdata[30]
WARNING: [Synth 8-3331] design PL_to_PS_v1_0 has unconnected port s00_axi_wdata[29]
WARNING: [Synth 8-3331] design PL_to_PS_v1_0 has unconnected port s00_axi_wdata[28]
WARNING: [Synth 8-3331] design PL_to_PS_v1_0 has unconnected port s00_axi_wdata[27]
WARNING: [Synth 8-3331] design PL_to_PS_v1_0 has unconnected port s00_axi_wdata[26]
WARNING: [Synth 8-3331] design PL_to_PS_v1_0 has unconnected port s00_axi_wdata[25]
WARNING: [Synth 8-3331] design PL_to_PS_v1_0 has unconnected port s00_axi_wdata[24]
WARNING: [Synth 8-3331] design PL_to_PS_v1_0 has unconnected port s00_axi_wdata[23]
WARNING: [Synth 8-3331] design PL_to_PS_v1_0 has unconnected port s00_axi_wdata[22]
WARNING: [Synth 8-3331] design PL_to_PS_v1_0 has unconnected port s00_axi_wdata[21]
WARNING: [Synth 8-3331] design PL_to_PS_v1_0 has unconnected port s00_axi_wdata[20]
WARNING: [Synth 8-3331] design PL_to_PS_v1_0 has unconnected port s00_axi_wdata[19]
WARNING: [Synth 8-3331] design PL_to_PS_v1_0 has unconnected port s00_axi_wdata[18]
WARNING: [Synth 8-3331] design PL_to_PS_v1_0 has unconnected port s00_axi_wdata[17]
WARNING: [Synth 8-3331] design PL_to_PS_v1_0 has unconnected port s00_axi_wdata[16]
WARNING: [Synth 8-3331] design PL_to_PS_v1_0 has unconnected port s00_axi_wdata[15]
WARNING: [Synth 8-3331] design PL_to_PS_v1_0 has unconnected port s00_axi_wdata[14]
WARNING: [Synth 8-3331] design PL_to_PS_v1_0 has unconnected port s00_axi_wdata[13]
WARNING: [Synth 8-3331] design PL_to_PS_v1_0 has unconnected port s00_axi_wdata[12]
WARNING: [Synth 8-3331] design PL_to_PS_v1_0 has unconnected port s00_axi_wdata[11]
WARNING: [Synth 8-3331] design PL_to_PS_v1_0 has unconnected port s00_axi_wdata[10]
WARNING: [Synth 8-3331] design PL_to_PS_v1_0 has unconnected port s00_axi_wdata[9]
WARNING: [Synth 8-3331] design PL_to_PS_v1_0 has unconnected port s00_axi_wdata[8]
WARNING: [Synth 8-3331] design PL_to_PS_v1_0 has unconnected port s00_axi_wdata[7]
WARNING: [Synth 8-3331] design PL_to_PS_v1_0 has unconnected port s00_axi_wdata[6]
WARNING: [Synth 8-3331] design PL_to_PS_v1_0 has unconnected port s00_axi_wdata[5]
WARNING: [Synth 8-3331] design PL_to_PS_v1_0 has unconnected port s00_axi_wdata[4]
WARNING: [Synth 8-3331] design PL_to_PS_v1_0 has unconnected port s00_axi_wdata[3]
WARNING: [Synth 8-3331] design PL_to_PS_v1_0 has unconnected port s00_axi_wdata[2]
WARNING: [Synth 8-3331] design PL_to_PS_v1_0 has unconnected port s00_axi_wdata[1]
WARNING: [Synth 8-3331] design PL_to_PS_v1_0 has unconnected port s00_axi_wdata[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 437.852 ; gain = 155.348
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 437.852 ; gain = 155.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 437.852 ; gain = 155.348
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 766.098 ; gain = 1.926
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 766.098 ; gain = 483.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 766.098 ; gain = 483.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 766.098 ; gain = 483.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 766.098 ; gain = 483.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PL_to_PS_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg2_reg[31:0]' into 'U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[31:0]' [f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ipshared/d69c/hdl/PL_to_PS_v1_0_S00_AXI.vhd:220]
INFO: [Synth 8-4471] merging register 'U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg1_reg[31:0]' into 'U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[31:0]' [f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ipshared/d69c/hdl/PL_to_PS_v1_0_S00_AXI.vhd:219]
WARNING: [Synth 8-6014] Unused sequential element U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg2_reg was removed.  [f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ipshared/d69c/hdl/PL_to_PS_v1_0_S00_AXI.vhd:220]
WARNING: [Synth 8-6014] Unused sequential element U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg1_reg was removed.  [f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ipshared/d69c/hdl/PL_to_PS_v1_0_S00_AXI.vhd:219]
WARNING: [Synth 8-3331] design system_PL_to_PS_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design system_PL_to_PS_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design system_PL_to_PS_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design system_PL_to_PS_0_0 has unconnected port s00_axi_wdata[31]
WARNING: [Synth 8-3331] design system_PL_to_PS_0_0 has unconnected port s00_axi_wdata[30]
WARNING: [Synth 8-3331] design system_PL_to_PS_0_0 has unconnected port s00_axi_wdata[29]
WARNING: [Synth 8-3331] design system_PL_to_PS_0_0 has unconnected port s00_axi_wdata[28]
WARNING: [Synth 8-3331] design system_PL_to_PS_0_0 has unconnected port s00_axi_wdata[27]
WARNING: [Synth 8-3331] design system_PL_to_PS_0_0 has unconnected port s00_axi_wdata[26]
WARNING: [Synth 8-3331] design system_PL_to_PS_0_0 has unconnected port s00_axi_wdata[25]
WARNING: [Synth 8-3331] design system_PL_to_PS_0_0 has unconnected port s00_axi_wdata[24]
WARNING: [Synth 8-3331] design system_PL_to_PS_0_0 has unconnected port s00_axi_wdata[23]
WARNING: [Synth 8-3331] design system_PL_to_PS_0_0 has unconnected port s00_axi_wdata[22]
WARNING: [Synth 8-3331] design system_PL_to_PS_0_0 has unconnected port s00_axi_wdata[21]
WARNING: [Synth 8-3331] design system_PL_to_PS_0_0 has unconnected port s00_axi_wdata[20]
WARNING: [Synth 8-3331] design system_PL_to_PS_0_0 has unconnected port s00_axi_wdata[19]
WARNING: [Synth 8-3331] design system_PL_to_PS_0_0 has unconnected port s00_axi_wdata[18]
WARNING: [Synth 8-3331] design system_PL_to_PS_0_0 has unconnected port s00_axi_wdata[17]
WARNING: [Synth 8-3331] design system_PL_to_PS_0_0 has unconnected port s00_axi_wdata[16]
WARNING: [Synth 8-3331] design system_PL_to_PS_0_0 has unconnected port s00_axi_wdata[15]
WARNING: [Synth 8-3331] design system_PL_to_PS_0_0 has unconnected port s00_axi_wdata[14]
WARNING: [Synth 8-3331] design system_PL_to_PS_0_0 has unconnected port s00_axi_wdata[13]
WARNING: [Synth 8-3331] design system_PL_to_PS_0_0 has unconnected port s00_axi_wdata[12]
WARNING: [Synth 8-3331] design system_PL_to_PS_0_0 has unconnected port s00_axi_wdata[11]
WARNING: [Synth 8-3331] design system_PL_to_PS_0_0 has unconnected port s00_axi_wdata[10]
WARNING: [Synth 8-3331] design system_PL_to_PS_0_0 has unconnected port s00_axi_wdata[9]
WARNING: [Synth 8-3331] design system_PL_to_PS_0_0 has unconnected port s00_axi_wdata[8]
WARNING: [Synth 8-3331] design system_PL_to_PS_0_0 has unconnected port s00_axi_wdata[7]
WARNING: [Synth 8-3331] design system_PL_to_PS_0_0 has unconnected port s00_axi_wdata[6]
WARNING: [Synth 8-3331] design system_PL_to_PS_0_0 has unconnected port s00_axi_wdata[5]
WARNING: [Synth 8-3331] design system_PL_to_PS_0_0 has unconnected port s00_axi_wdata[4]
WARNING: [Synth 8-3331] design system_PL_to_PS_0_0 has unconnected port s00_axi_wdata[3]
WARNING: [Synth 8-3331] design system_PL_to_PS_0_0 has unconnected port s00_axi_wdata[2]
WARNING: [Synth 8-3331] design system_PL_to_PS_0_0 has unconnected port s00_axi_wdata[1]
WARNING: [Synth 8-3331] design system_PL_to_PS_0_0 has unconnected port s00_axi_wdata[0]
WARNING: [Synth 8-3331] design system_PL_to_PS_0_0 has unconnected port s00_axi_wstrb[3]
WARNING: [Synth 8-3331] design system_PL_to_PS_0_0 has unconnected port s00_axi_wstrb[2]
WARNING: [Synth 8-3331] design system_PL_to_PS_0_0 has unconnected port s00_axi_wstrb[1]
WARNING: [Synth 8-3331] design system_PL_to_PS_0_0 has unconnected port s00_axi_wstrb[0]
WARNING: [Synth 8-3331] design system_PL_to_PS_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design system_PL_to_PS_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design system_PL_to_PS_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[31] )
INFO: [Synth 8-3886] merging instance 'U0/PL_to_PS_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/PL_to_PS_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PL_to_PS_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/PL_to_PS_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/PL_to_PS_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PL_to_PS_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/axi_awaddr_reg[3]) is unused and will be removed from module system_PL_to_PS_0_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net axi_awaddr_reg[3] with 1st driver pin 'U0/PL_to_PS_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/Q' [f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ipshared/d69c/hdl/PL_to_PS_v1_0_S00_AXI.vhd:164]
CRITICAL WARNING: [Synth 8-3352] multi-driven net axi_awaddr_reg[3] with 2nd driver pin 'GND' [f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ipshared/d69c/hdl/PL_to_PS_v1_0_S00_AXI.vhd:164]
CRITICAL WARNING: [Synth 8-5559] multi-driven net axi_awaddr_reg[3] is connected to constant driver, other driver is ignored [f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ipshared/d69c/hdl/PL_to_PS_v1_0_S00_AXI.vhd:164]
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/axi_awaddr_reg[2]) is unused and will be removed from module system_PL_to_PS_0_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net axi_awaddr_reg[2] with 1st driver pin 'U0/PL_to_PS_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/Q' [f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ipshared/d69c/hdl/PL_to_PS_v1_0_S00_AXI.vhd:164]
CRITICAL WARNING: [Synth 8-3352] multi-driven net axi_awaddr_reg[2] with 2nd driver pin 'GND' [f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ipshared/d69c/hdl/PL_to_PS_v1_0_S00_AXI.vhd:164]
CRITICAL WARNING: [Synth 8-5559] multi-driven net axi_awaddr_reg[2] is connected to constant driver, other driver is ignored [f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ipshared/d69c/hdl/PL_to_PS_v1_0_S00_AXI.vhd:164]
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module system_PL_to_PS_0_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net axi_awaddr_reg[1] with 1st driver pin 'U0/PL_to_PS_v1_0_S00_AXI_inst/axi_awaddr_reg[1]/Q' [f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ipshared/d69c/hdl/PL_to_PS_v1_0_S00_AXI.vhd:164]
CRITICAL WARNING: [Synth 8-3352] multi-driven net axi_awaddr_reg[1] with 2nd driver pin 'GND' [f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ipshared/d69c/hdl/PL_to_PS_v1_0_S00_AXI.vhd:164]
CRITICAL WARNING: [Synth 8-5559] multi-driven net axi_awaddr_reg[1] is connected to constant driver, other driver is ignored [f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ipshared/d69c/hdl/PL_to_PS_v1_0_S00_AXI.vhd:164]
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module system_PL_to_PS_0_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net axi_awaddr_reg[0] with 1st driver pin 'U0/PL_to_PS_v1_0_S00_AXI_inst/axi_awaddr_reg[0]/Q' [f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ipshared/d69c/hdl/PL_to_PS_v1_0_S00_AXI.vhd:164]
CRITICAL WARNING: [Synth 8-3352] multi-driven net axi_awaddr_reg[0] with 2nd driver pin 'GND' [f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ipshared/d69c/hdl/PL_to_PS_v1_0_S00_AXI.vhd:164]
CRITICAL WARNING: [Synth 8-5559] multi-driven net axi_awaddr_reg[0] is connected to constant driver, other driver is ignored [f:/work/zynq_work2020/Zedboard_lab2020/audio/audio.srcs/sources_1/bd/system/ipshared/d69c/hdl/PL_to_PS_v1_0_S00_AXI.vhd:164]
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module system_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module system_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module system_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[31]) is unused and will be removed from module system_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[30]) is unused and will be removed from module system_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[29]) is unused and will be removed from module system_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[28]) is unused and will be removed from module system_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[27]) is unused and will be removed from module system_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[26]) is unused and will be removed from module system_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[25]) is unused and will be removed from module system_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[24]) is unused and will be removed from module system_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[23]) is unused and will be removed from module system_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[22]) is unused and will be removed from module system_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[21]) is unused and will be removed from module system_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[20]) is unused and will be removed from module system_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[19]) is unused and will be removed from module system_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[18]) is unused and will be removed from module system_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[17]) is unused and will be removed from module system_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[16]) is unused and will be removed from module system_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[15]) is unused and will be removed from module system_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[14]) is unused and will be removed from module system_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[13]) is unused and will be removed from module system_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[12]) is unused and will be removed from module system_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[11]) is unused and will be removed from module system_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[10]) is unused and will be removed from module system_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[9]) is unused and will be removed from module system_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[8]) is unused and will be removed from module system_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[7]) is unused and will be removed from module system_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[6]) is unused and will be removed from module system_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[5]) is unused and will be removed from module system_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[4]) is unused and will be removed from module system_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[3]) is unused and will be removed from module system_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[2]) is unused and will be removed from module system_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[1]) is unused and will be removed from module system_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[0]) is unused and will be removed from module system_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module system_PL_to_PS_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 766.098 ; gain = 483.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 786.641 ; gain = 504.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 786.641 ; gain = 504.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 796.684 ; gain = 514.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 796.684 ; gain = 514.180
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 796.684 ; gain = 514.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 796.684 ; gain = 514.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 796.684 ; gain = 514.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 796.684 ; gain = 514.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 796.684 ; gain = 514.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |    35|
|4     |LUT4 |     3|
|5     |LUT6 |     1|
|6     |FDRE |    69|
|7     |FDSE |     2|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------------+----------------------+------+
|      |Instance                       |Module                |Cells |
+------+-------------------------------+----------------------+------+
|1     |top                            |                      |   112|
|2     |  U0                           |PL_to_PS_v1_0         |   112|
|3     |    PL_to_PS_v1_0_S00_AXI_inst |PL_to_PS_v1_0_S00_AXI |   112|
+------+-------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 796.684 ; gain = 514.180
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 12 critical warnings and 44 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 796.684 ; gain = 185.934
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 796.684 ; gain = 514.180
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
97 Infos, 84 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 808.992 ; gain = 532.410
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/work/zynq_work2020/Zedboard_lab2020/audio/audio.runs/system_PL_to_PS_0_0_synth_1/system_PL_to_PS_0_0.dcp' has been generated.
