<HTML>
<HEAD><TITLE>Lattice Map TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Map TRACE Report</big></U></B>

Loading design for application trce from file reu_impl1_map.ncd.
Design name: REU
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-640HC
Package:     TQFP100
Performance: 4
Loading device for application trce from file 'xo2c640.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Map_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Sat Mar 05 01:56:29 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o REU_impl1.tw1 -gui -msgset //Mac/iCloud/Repos/GW4302/cpld/promote.xml REU_impl1_map.ncd REU_impl1.prf 
Design file:     reu_impl1_map.ncd
Preference file: reu_impl1.prf
Device,speed:    LCMXO2-640HC,4
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_0_0' Target='right'>PERIOD PORT "C8M" 122.000000 ns HIGH 61.000000 ns (0 errors)</A></LI>            255 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_0_1' Target='right'>PERIOD PORT "PHI2" 976.000000 ns HIGH 488.000000 ns (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
Voltage:    3.150 V

VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)
                   2.500 V (Bank 4)
                   2.500 V (Bank 5)
                   2.500 V (Bank 6)
                   2.500 V (Bank 7)



================================================================================
<A name="map_twr_pref_0_0"></A>Preference: PERIOD PORT "C8M" 122.000000 ns HIGH 61.000000 ns ;
            255 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 55.948ns (weighted slack = 111.896ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ram/WRCMDr_132  (from C8M_c -)
   Destination:    FF         Data in        ram/CKE_138  (to C8M_c +)

   Delay:               4.886ns  (39.6% logic, 60.4% route), 4 logic levels.

 Constraint Details:

      4.886ns physical path delay SLICE_104 to ram/SLICE_42 meets
     61.000ns delay constraint less
      0.166ns DIN_SET requirement (totaling 60.834ns) by 55.948ns

 Physical Path Details:

      Data path SLICE_104 to ram/SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_104.CLK to   SLICE_104.Q0 SLICE_104 (from C8M_c)
ROUTE         5   e 1.234   SLICE_104.Q0 to *m/SLICE_91.B1 ram/WRCMDr
CTOF_DEL    ---     0.495 *m/SLICE_91.B1 to *m/SLICE_91.F1 ram/SLICE_91
ROUTE         3   e 1.234 *m/SLICE_91.F1 to *m/SLICE_42.D1 ram/nCS_N_505
CTOF_DEL    ---     0.495 *m/SLICE_42.D1 to *m/SLICE_42.F1 ram/SLICE_42
ROUTE         1   e 0.480 *m/SLICE_42.F1 to *m/SLICE_42.D0 ram/n1221
CTOF_DEL    ---     0.495 *m/SLICE_42.D0 to *m/SLICE_42.F0 ram/SLICE_42
ROUTE         1   e 0.001 *m/SLICE_42.F0 to */SLICE_42.DI0 ram/CKE_N_520 (to C8M_c)
                  --------
                    4.886   (39.6% logic, 60.4% route), 4 logic levels.

Report:   10.104ns is the minimum period for this preference.


================================================================================
<A name="map_twr_pref_0_1"></A>Preference: PERIOD PORT "PHI2" 976.000000 ns HIGH 488.000000 ns ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 111.912ns (weighted slack = 895.296ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ram/RDD_i0_i7  (from C8M_c +)
   Destination:    FF         Data in        dmaseq/DMA_64  (to PHI2_c -)

   Delay:               9.803ns  (37.0% logic, 63.0% route), 7 logic levels.

 Constraint Details:

      9.803ns physical path delay SLICE_26 to SLICE_33 meets
    122.000ns delay constraint less
      0.285ns LSR_SET requirement (totaling 121.715ns) by 111.912ns

 Physical Path Details:

      Data path SLICE_26 to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452   SLICE_26.CLK to    SLICE_26.Q1 SLICE_26 (from C8M_c)
ROUTE         2   e 1.234    SLICE_26.Q1 to     SLICE_2.B1 RAMRDD_7
C1TOFCO_DE  ---     0.889     SLICE_2.B1 to    SLICE_2.FCO SLICE_2
ROUTE         1   e 0.001    SLICE_2.FCO to    SLICE_1.FCI n2780
FCITOFCO_D  ---     0.162    SLICE_1.FCI to    SLICE_1.FCO SLICE_1
ROUTE         1   e 0.001    SLICE_1.FCO to    SLICE_0.FCI n2781
FCITOF1_DE  ---     0.643    SLICE_0.FCI to     SLICE_0.F1 SLICE_0
ROUTE         2   e 1.234     SLICE_0.F1 to    SLICE_76.B1 nWEDMA_N_9
CTOF_DEL    ---     0.495    SLICE_76.B1 to    SLICE_76.F1 SLICE_76
ROUTE         1   e 1.234    SLICE_76.F1 to   SLICE_170.B1 reureg/n3361
CTOF_DEL    ---     0.495   SLICE_170.B1 to   SLICE_170.F1 SLICE_170
ROUTE         2   e 1.234   SLICE_170.F1 to */SLICE_206.B0 n3363
CTOF_DEL    ---     0.495 */SLICE_206.B0 to */SLICE_206.F0 dmaseq/SLICE_206
ROUTE         1   e 1.234 */SLICE_206.F0 to   SLICE_33.LSR dmaseq/n1610 (to PHI2_c)
                  --------
                    9.803   (37.0% logic, 63.0% route), 7 logic levels.

Report:   80.704ns is the minimum period for this preference.

<A name="mtw1_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
PERIOD PORT "C8M" 122.000000 ns HIGH    |             |             |
61.000000 ns ;                          |   122.000 ns|    10.104 ns|   4  
                                        |             |             |
PERIOD PORT "PHI2" 976.000000 ns HIGH   |             |             |
488.000000 ns ;                         |   976.000 ns|    80.704 ns|   7  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: PHI2_c   Source: PHI2.PAD   Loads: 77
   Covered under: PERIOD PORT "PHI2" 976.000000 ns HIGH 488.000000 ns ;

   Data transfers from:
   Clock Domain: C8M_c   Source: C8M.PAD
      Covered under: PERIOD PORT "PHI2" 976.000000 ns HIGH 488.000000 ns ;   Transfers: 8

Clock Domain: C8M_c   Source: C8M.PAD   Loads: 33
   Covered under: PERIOD PORT "C8M" 122.000000 ns HIGH 61.000000 ns ;

   Data transfers from:
   Clock Domain: PHI2_c   Source: PHI2.PAD
      Covered under: PERIOD PORT "C8M" 122.000000 ns HIGH 61.000000 ns ;   Transfers: 26


<A name="mtw1_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5157 paths, 2 nets, and 1018 connections (62.49% coverage)

--------------------------------------------------------------------------------
<A name="Map_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Sat Mar 05 01:56:29 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o REU_impl1.tw1 -gui -msgset //Mac/iCloud/Repos/GW4302/cpld/promote.xml REU_impl1_map.ncd REU_impl1.prf 
Design file:     reu_impl1_map.ncd
Preference file: reu_impl1.prf
Device,speed:    LCMXO2-640HC,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_1_0' Target='right'>PERIOD PORT "C8M" 122.000000 ns HIGH 61.000000 ns (0 errors)</A></LI>            255 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_1' Target='right'>PERIOD PORT "PHI2" 976.000000 ns HIGH 488.000000 ns (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
Voltage:    3.150 V

VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)
                   2.500 V (Bank 4)
                   2.500 V (Bank 5)
                   2.500 V (Bank 6)
                   2.500 V (Bank 7)



================================================================================
<A name="map_twr_pref_1_0"></A>Preference: PERIOD PORT "C8M" 122.000000 ns HIGH 61.000000 ns ;
            255 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.351ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ram/nRESETr_i3  (from C8M_c +)
   Destination:    FF         Data in        ram/nRESETr_i4  (to C8M_c +)

   Delay:               0.332ns  (40.1% logic, 59.9% route), 1 logic levels.

 Constraint Details:

      0.332ns physical path delay SLICE_18 to SLICE_18 meets
     -0.019ns M_HLD and
      0.000ns delay constraint requirement (totaling -0.019ns) by 0.351ns

 Physical Path Details:

      Data path SLICE_18 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133   SLICE_18.CLK to    SLICE_18.Q0 SLICE_18 (from C8M_c)
ROUTE         2   e 0.199    SLICE_18.Q0 to    SLICE_18.M1 nRESETr_3 (to C8M_c)
                  --------
                    0.332   (40.1% logic, 59.9% route), 1 logic levels.


================================================================================
<A name="map_twr_pref_1_1"></A>Preference: PERIOD PORT "PHI2" 976.000000 ns HIGH 488.000000 ns ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.447ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dmaseq/SwapState_68  (from PHI2_c -)
   Destination:    FF         Data in        dmaseq/SwapState_68  (to PHI2_c -)

   Delay:               0.434ns  (53.9% logic, 46.1% route), 2 logic levels.

 Constraint Details:

      0.434ns physical path delay SLICE_76 to SLICE_76 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint requirement (totaling -0.013ns) by 0.447ns

 Physical Path Details:

      Data path SLICE_76 to SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133   SLICE_76.CLK to    SLICE_76.Q0 SLICE_76 (from PHI2_c)
ROUTE         9   e 0.199    SLICE_76.Q0 to    SLICE_76.A0 SwapState
CTOF_DEL    ---     0.101    SLICE_76.A0 to    SLICE_76.F0 SLICE_76
ROUTE         1   e 0.001    SLICE_76.F0 to   SLICE_76.DI0 dmaseq/SwapState_N_548 (to PHI2_c)
                  --------
                    0.434   (53.9% logic, 46.1% route), 2 logic levels.

<A name="mtw1_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
PERIOD PORT "C8M" 122.000000 ns HIGH    |             |             |
61.000000 ns ;                          |            -|            -|   1  
                                        |             |             |
PERIOD PORT "PHI2" 976.000000 ns HIGH   |             |             |
488.000000 ns ;                         |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: PHI2_c   Source: PHI2.PAD   Loads: 77
   Covered under: PERIOD PORT "PHI2" 976.000000 ns HIGH 488.000000 ns ;

   Data transfers from:
   Clock Domain: C8M_c   Source: C8M.PAD
      Covered under: PERIOD PORT "PHI2" 976.000000 ns HIGH 488.000000 ns ;   Transfers: 8

Clock Domain: C8M_c   Source: C8M.PAD   Loads: 33
   Covered under: PERIOD PORT "C8M" 122.000000 ns HIGH 61.000000 ns ;

   Data transfers from:
   Clock Domain: PHI2_c   Source: PHI2.PAD
      Covered under: PERIOD PORT "C8M" 122.000000 ns HIGH 61.000000 ns ;   Transfers: 26


<A name="mtw1_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5157 paths, 2 nets, and 1032 connections (63.35% coverage)



<A name="mtw1_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
