\hypertarget{stm32f401xe_8h_source}{}\doxysection{stm32f401xe.\+h}
\label{stm32f401xe_8h_source}\index{C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 1/Code2/sqrt\_approx/mbed/TARGET\_NUCLEO\_F401RE/stm32f401xe.h@{C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 1/Code2/sqrt\_approx/mbed/TARGET\_NUCLEO\_F401RE/stm32f401xe.h}}
\mbox{\hyperlink{stm32f401xe_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00001}00001 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00052}00052 \textcolor{preprocessor}{\#ifndef \_\_STM32F401xE\_H}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00053}00053 \textcolor{preprocessor}{\#define \_\_STM32F401xE\_H}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00054}00054 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00055}00055 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00056}00056  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00057}00057 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_cplusplus */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00058}00058   }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00059}00059 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00067}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba}{00067}} \textcolor{preprocessor}{\#define \_\_CM4\_REV                 0x0001  }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00068}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}{00068}} \textcolor{preprocessor}{\#define \_\_MPU\_PRESENT             1       }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00069}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{00069}} \textcolor{preprocessor}{\#define \_\_NVIC\_PRIO\_BITS          4       }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00070}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}{00070}} \textcolor{preprocessor}{\#define \_\_Vendor\_SysTickConfig    0       }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00071}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641}{00071}} \textcolor{preprocessor}{\#define \_\_FPU\_PRESENT             1       }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00085}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{00085}} \textcolor{keyword}{typedef} \textcolor{keyword}{enum}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00086}00086 \{}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00087}00087 \textcolor{comment}{/******  Cortex-\/M4 Processor Exceptions Numbers ****************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00088}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{00088}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{NonMaskableInt\_IRQn}}         = -\/14,    }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00089}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{00089}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{MemoryManagement\_IRQn}}       = -\/12,    }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00090}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{00090}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{BusFault\_IRQn}}               = -\/11,    }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00091}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{00091}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{UsageFault\_IRQn}}             = -\/10,    }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00092}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{00092}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\_IRQn}}                 = -\/5,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00093}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{00093}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{DebugMonitor\_IRQn}}           = -\/4,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00094}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{00094}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{PendSV\_IRQn}}                 = -\/2,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00095}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{00095}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{SysTick\_IRQn}}                = -\/1,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00096}00096 \textcolor{comment}{/******  STM32 specific Interrupt Numbers **********************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00097}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{00097}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\_IRQn}}                   = 0,      }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00098}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924}{00098}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924}{PVD\_IRQn}}                    = 1,      }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00099}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1}{00099}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1}{TAMP\_STAMP\_IRQn}}             = 2,      }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00100}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777}{00100}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777}{RTC\_WKUP\_IRQn}}               = 3,      }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00101}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{00101}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\_IRQn}}                  = 4,      }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00102}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{00102}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\_IRQn}}                    = 5,      }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00103}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{00103}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\_IRQn}}                  = 6,      }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00104}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{00104}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\_IRQn}}                  = 7,      }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00105}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{00105}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\_IRQn}}                  = 8,      }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00106}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{00106}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\_IRQn}}                  = 9,      }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00107}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{00107}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\_IRQn}}                  = 10,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00108}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c}{00108}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c}{DMA1\_Stream0\_IRQn}}           = 11,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00109}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285}{00109}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285}{DMA1\_Stream1\_IRQn}}           = 12,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00110}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8}{00110}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8}{DMA1\_Stream2\_IRQn}}           = 13,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00111}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2}{00111}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2}{DMA1\_Stream3\_IRQn}}           = 14,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00112}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a}{00112}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a}{DMA1\_Stream4\_IRQn}}           = 15,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00113}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e}{00113}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e}{DMA1\_Stream5\_IRQn}}           = 16,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00114}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486}{00114}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486}{DMA1\_Stream6\_IRQn}}           = 17,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00115}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3}{00115}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3}{ADC\_IRQn}}                    = 18,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00116}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{00116}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\_5\_IRQn}}                = 23,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00117}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368}{00117}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368}{TIM1\_BRK\_TIM9\_IRQn}}          = 24,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00118}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f}{00118}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f}{TIM1\_UP\_TIM10\_IRQn}}          = 25,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00119}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e}{00119}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e}{TIM1\_TRG\_COM\_TIM11\_IRQn}}     = 26,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00120}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9}{00120}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9}{TIM1\_CC\_IRQn}}                = 27,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00121}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{00121}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\_IRQn}}                   = 28,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00122}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{00122}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\_IRQn}}                   = 29,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00123}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4}{00123}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4}{TIM4\_IRQn}}                   = 30,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00124}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{00124}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2C1\_EV\_IRQn}}                = 31,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00125}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{00125}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2C1\_ER\_IRQn}}                = 32,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00126}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{00126}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{I2C2\_EV\_IRQn}}                = 33,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00127}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{00127}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{I2C2\_ER\_IRQn}}                = 34,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00128}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{00128}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\_IRQn}}                   = 35,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00129}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{00129}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\_IRQn}}                   = 36,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00130}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{00130}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\_IRQn}}                 = 37,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00131}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{00131}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\_IRQn}}                 = 38,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00132}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{00132}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\_10\_IRQn}}              = 40,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00133}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{00133}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\_Alarm\_IRQn}}              = 41,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00134}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f}{00134}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f}{OTG\_FS\_WKUP\_IRQn}}            = 42,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00135}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8}{00135}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8}{DMA1\_Stream7\_IRQn}}           = 47,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00136}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3}{00136}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3}{SDIO\_IRQn}}                   = 49,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00137}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645}{00137}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645}{TIM5\_IRQn}}                   = 50,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00138}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44}{00138}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44}{SPI3\_IRQn}}                   = 51,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00139}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb}{00139}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb}{DMA2\_Stream0\_IRQn}}           = 56,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00140}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb}{00140}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb}{DMA2\_Stream1\_IRQn}}           = 57,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00141}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36}{00141}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36}{DMA2\_Stream2\_IRQn}}           = 58,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00142}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4}{00142}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4}{DMA2\_Stream3\_IRQn}}           = 59,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00143}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0}{00143}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0}{DMA2\_Stream4\_IRQn}}           = 60,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00144}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e}{00144}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e}{OTG\_FS\_IRQn}}                 = 67,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00145}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03}{00145}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03}{DMA2\_Stream5\_IRQn}}           = 68,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00146}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800}{00146}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800}{DMA2\_Stream6\_IRQn}}           = 69,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00147}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77}{00147}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77}{DMA2\_Stream7\_IRQn}}           = 70,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00148}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c}{00148}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c}{USART6\_IRQn}}                 = 71,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00149}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a}{00149}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a}{I2C3\_EV\_IRQn}}                = 72,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00150}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e}{00150}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e}{I2C3\_ER\_IRQn}}                = 73,     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00151}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f}{00151}}   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f}{FPU\_IRQn}}                    = 81,      }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00152}00152   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa14bfeaf9d528360f0b30c237e05b3a1}{SPI4\_IRQn}}                   = 84       }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00153}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa14bfeaf9d528360f0b30c237e05b3a1}{00153}} \} \mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}};}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00154}00154 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00159}00159 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{core__cm4_8h}{core\_cm4.h}}"{}}             \textcolor{comment}{/* Cortex-\/M4 processor and core peripherals */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00160}00160 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{system__stm32f4xx_8h}{system\_stm32f4xx.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00161}00161 \textcolor{preprocessor}{\#include <stdint.h>}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00162}00162 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00171}\mbox{\hyperlink{struct_a_d_c___type_def}{00171}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00172}00172 \{}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00173}\mbox{\hyperlink{struct_a_d_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{00173}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00174}\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{00174}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};    }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00175}\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{00175}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};    }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00176}\mbox{\hyperlink{struct_a_d_c___type_def_af9d6c604e365c7d9d7601bf4ef373498}{00176}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_af9d6c604e365c7d9d7601bf4ef373498}{SMPR1}};  }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00177}\mbox{\hyperlink{struct_a_d_c___type_def_a6ac83fae8377c7b7fcae50fa4211b0e8}{00177}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a6ac83fae8377c7b7fcae50fa4211b0e8}{SMPR2}};  }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00178}\mbox{\hyperlink{struct_a_d_c___type_def_a427dda1678f254bd98b1f321d7194a3b}{00178}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a427dda1678f254bd98b1f321d7194a3b}{JOFR1}};  }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00179}\mbox{\hyperlink{struct_a_d_c___type_def_a11e65074b9f06b48c17cdfa5bea9f125}{00179}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a11e65074b9f06b48c17cdfa5bea9f125}{JOFR2}};  }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00180}\mbox{\hyperlink{struct_a_d_c___type_def_a613f6b76d20c1a513976b920ecd7f4f8}{00180}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a613f6b76d20c1a513976b920ecd7f4f8}{JOFR3}};  }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00181}\mbox{\hyperlink{struct_a_d_c___type_def_a2fd59854223e38158b4138ee8e913ab3}{00181}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a2fd59854223e38158b4138ee8e913ab3}{JOFR4}};  }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00182}\mbox{\hyperlink{struct_a_d_c___type_def_a24c3512abcc90ef75cf3e9145e5dbe9b}{00182}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a24c3512abcc90ef75cf3e9145e5dbe9b}{HTR}};    }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00183}\mbox{\hyperlink{struct_a_d_c___type_def_a9f8712dfef7125c0bb39db11f2b7416b}{00183}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a9f8712dfef7125c0bb39db11f2b7416b}{LTR}};    }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00184}\mbox{\hyperlink{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c}{00184}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c}{SQR1}};   }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00185}\mbox{\hyperlink{struct_a_d_c___type_def_aab440b0ad8631f5666dd32768a89cf60}{00185}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_aab440b0ad8631f5666dd32768a89cf60}{SQR2}};   }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00186}\mbox{\hyperlink{struct_a_d_c___type_def_a97e40d9928fa25a5628d6442f0aa6c0f}{00186}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a97e40d9928fa25a5628d6442f0aa6c0f}{SQR3}};   }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00187}\mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{00187}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{JSQR}};   }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00188}\mbox{\hyperlink{struct_a_d_c___type_def_a22fa21352be442bd02f9c26a1013d598}{00188}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a22fa21352be442bd02f9c26a1013d598}{JDR1}};   }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00189}\mbox{\hyperlink{struct_a_d_c___type_def_ae9156af81694b7a85923348be45a2167}{00189}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_ae9156af81694b7a85923348be45a2167}{JDR2}};   }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00190}\mbox{\hyperlink{struct_a_d_c___type_def_a3a54028253a75a470fccf841178cba46}{00190}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a3a54028253a75a470fccf841178cba46}{JDR3}};   }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00191}\mbox{\hyperlink{struct_a_d_c___type_def_a9274ceea3b2c6d5c1903d0a7abad91a1}{00191}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a9274ceea3b2c6d5c1903d0a7abad91a1}{JDR4}};   }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00192}\mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{00192}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00193}00193 \} \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00194}00194 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00195}\mbox{\hyperlink{struct_a_d_c___common___type_def}{00195}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00196}00196 \{}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00197}\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{00197}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}};    }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00198}\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{00198}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}};    }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00199}\mbox{\hyperlink{struct_a_d_c___common___type_def_a760f86a1a18dffffda54fc15a977979f}{00199}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___common___type_def_a760f86a1a18dffffda54fc15a977979f}{CDR}};    }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00201}00201 \} \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00202}00202 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00207}\mbox{\hyperlink{struct_c_r_c___type_def}{00207}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00208}00208 \{}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00209}\mbox{\hyperlink{struct_c_r_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{00209}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_r_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};         }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00210}\mbox{\hyperlink{struct_c_r_c___type_def_a601d7b0ba761c987db359b2d7173b7e0}{00210}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t  \mbox{\hyperlink{struct_c_r_c___type_def_a601d7b0ba761c987db359b2d7173b7e0}{IDR}};        }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00211}\mbox{\hyperlink{struct_c_r_c___type_def_aa7d2bd5481ee985778c410a7e5826b71}{00211}}   uint8\_t       \mbox{\hyperlink{struct_c_r_c___type_def_aa7d2bd5481ee985778c410a7e5826b71}{RESERVED0}};  }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00212}\mbox{\hyperlink{struct_c_r_c___type_def_a8249a3955aace28d92109b391311eb30}{00212}}   uint16\_t      \mbox{\hyperlink{struct_c_r_c___type_def_a8249a3955aace28d92109b391311eb30}{RESERVED1}};  }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00213}\mbox{\hyperlink{struct_c_r_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{00213}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_r_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};         }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00214}00214 \} \mbox{\hyperlink{struct_c_r_c___type_def}{CRC\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00215}00215 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00220}\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{00220}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00221}00221 \{}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00222}\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a24df28d0e440321b21f6f07b3bb93dea}{00222}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a24df28d0e440321b21f6f07b3bb93dea}{IDCODE}};  }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00223}\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{00223}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};      }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00224}\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a5eaefc557573ae7bdc632ef6b6d574b5}{00224}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a5eaefc557573ae7bdc632ef6b6d574b5}{APB1FZ}};  }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00225}\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a4628a8c32f97ef93b15b2b503ef90c75}{00225}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a4628a8c32f97ef93b15b2b503ef90c75}{APB2FZ}};  }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00226}00226 \}\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00227}00227 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00228}00228 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00233}\mbox{\hyperlink{struct_d_m_a___stream___type_def}{00233}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00234}00234 \{}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00235}\mbox{\hyperlink{struct_d_m_a___stream___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{00235}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___stream___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00236}\mbox{\hyperlink{struct_d_m_a___stream___type_def_af60258ad5a25addc1e8969665d0c1731}{00236}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___stream___type_def_af60258ad5a25addc1e8969665d0c1731}{NDTR}};   }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00237}\mbox{\hyperlink{struct_d_m_a___stream___type_def_aef55be3d948c22dd32a97e8d4f8761fd}{00237}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___stream___type_def_aef55be3d948c22dd32a97e8d4f8761fd}{PAR}};    }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00238}\mbox{\hyperlink{struct_d_m_a___stream___type_def_a63b4d166f4ab5024db6b493a7ab7b640}{00238}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___stream___type_def_a63b4d166f4ab5024db6b493a7ab7b640}{M0AR}};   }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00239}\mbox{\hyperlink{struct_d_m_a___stream___type_def_aee7782244ceb4791d9a3891804ac47ac}{00239}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___stream___type_def_aee7782244ceb4791d9a3891804ac47ac}{M1AR}};   }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00240}\mbox{\hyperlink{struct_d_m_a___stream___type_def_a5d5cc7f32884945503dd29f8f6cbb415}{00240}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___stream___type_def_a5d5cc7f32884945503dd29f8f6cbb415}{FCR}};    }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00241}00241 \} \mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00242}00242 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00243}\mbox{\hyperlink{struct_d_m_a___type_def}{00243}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00244}00244 \{}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00245}\mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{00245}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}};   }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00246}\mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{00246}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}};   }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00247}\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{00247}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}};  }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00248}\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{00248}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}};  }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00249}00249 \} \mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00250}00250 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00251}00251 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00256}\mbox{\hyperlink{struct_e_x_t_i___type_def}{00256}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00257}00257 \{}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00258}\mbox{\hyperlink{struct_e_x_t_i___type_def_ae845b86e973b4bf8a33c447c261633f6}{00258}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_ae845b86e973b4bf8a33c447c261633f6}{IMR}};    }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00259}\mbox{\hyperlink{struct_e_x_t_i___type_def_a6034c7458d8e6030f6dacecf0f1a3a89}{00259}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a6034c7458d8e6030f6dacecf0f1a3a89}{EMR}};    }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00260}\mbox{\hyperlink{struct_e_x_t_i___type_def_a0d952a17455687d6e9053730d028fa1d}{00260}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a0d952a17455687d6e9053730d028fa1d}{RTSR}};   }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00261}\mbox{\hyperlink{struct_e_x_t_i___type_def_aa0f7c828c46ae6f6bc9f66f11720bbe6}{00261}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_aa0f7c828c46ae6f6bc9f66f11720bbe6}{FTSR}};   }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00262}\mbox{\hyperlink{struct_e_x_t_i___type_def_a9eae93b6cc13d4d25e12f2224e2369c9}{00262}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a9eae93b6cc13d4d25e12f2224e2369c9}{SWIER}};  }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00263}\mbox{\hyperlink{struct_e_x_t_i___type_def_af8d25514079514d38c104402f46470af}{00263}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_af8d25514079514d38c104402f46470af}{PR}};     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00264}00264 \} \mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00265}00265 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00270}\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{00270}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00271}00271 \{}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00272}\mbox{\hyperlink{struct_f_l_a_s_h___type_def_a9cb55206b29a8c16354747c556ab8bea}{00272}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a9cb55206b29a8c16354747c556ab8bea}{ACR}};      }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00273}\mbox{\hyperlink{struct_f_l_a_s_h___type_def_a84c491be6c66b1d5b6a2efd0740b3d0c}{00273}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a84c491be6c66b1d5b6a2efd0740b3d0c}{KEYR}};     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00274}\mbox{\hyperlink{struct_f_l_a_s_h___type_def_afc4900646681dfe1ca43133d376c4423}{00274}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_afc4900646681dfe1ca43133d376c4423}{OPTKEYR}};  }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00275}\mbox{\hyperlink{struct_f_l_a_s_h___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{00275}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};       }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00276}\mbox{\hyperlink{struct_f_l_a_s_h___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{00276}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};       }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00277}\mbox{\hyperlink{struct_f_l_a_s_h___type_def_acfef9b6d7da4271943edc04d7dfdf595}{00277}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_acfef9b6d7da4271943edc04d7dfdf595}{OPTCR}};    }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00278}\mbox{\hyperlink{struct_f_l_a_s_h___type_def_a1dddf235f246a1d4e7e5084cd51e2dd0}{00278}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a1dddf235f246a1d4e7e5084cd51e2dd0}{OPTCR1}};   }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00279}00279 \} \mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00280}00280 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00285}\mbox{\hyperlink{struct_g_p_i_o___type_def}{00285}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00286}00286 \{}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00287}\mbox{\hyperlink{struct_g_p_i_o___type_def_a2b671a94c63a612f81e0e9de8152d01c}{00287}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_a2b671a94c63a612f81e0e9de8152d01c}{MODER}};    }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00288}\mbox{\hyperlink{struct_g_p_i_o___type_def_a9543592bda60cb5261075594bdeedac9}{00288}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_a9543592bda60cb5261075594bdeedac9}{OTYPER}};   }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00289}\mbox{\hyperlink{struct_g_p_i_o___type_def_a328d16cc6213783ede54e4059ffd50a3}{00289}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_a328d16cc6213783ede54e4059ffd50a3}{OSPEEDR}};  }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00290}\mbox{\hyperlink{struct_g_p_i_o___type_def_abeed38529bd7b8de082e490e5d4f1727}{00290}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_abeed38529bd7b8de082e490e5d4f1727}{PUPDR}};    }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00291}\mbox{\hyperlink{struct_g_p_i_o___type_def_a328d2fe9ef1d513c3a97d30f98f0047c}{00291}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_a328d2fe9ef1d513c3a97d30f98f0047c}{IDR}};      }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00292}\mbox{\hyperlink{struct_g_p_i_o___type_def_abff7fffd2b5a718715a130006590c75c}{00292}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_abff7fffd2b5a718715a130006590c75c}{ODR}};      }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00293}\mbox{\hyperlink{struct_g_p_i_o___type_def_aa79204c9bcc8c481da0a5ffe7c74d8b0}{00293}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_aa79204c9bcc8c481da0a5ffe7c74d8b0}{BSRRL}};    }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00294}\mbox{\hyperlink{struct_g_p_i_o___type_def_a35f89f65edca7ed58738166424aeef48}{00294}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_a35f89f65edca7ed58738166424aeef48}{BSRRH}};    }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00295}\mbox{\hyperlink{struct_g_p_i_o___type_def_a2612a0f4b3fbdbb6293f6dc70105e190}{00295}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_a2612a0f4b3fbdbb6293f6dc70105e190}{LCKR}};     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00296}\mbox{\hyperlink{struct_g_p_i_o___type_def_ab67c1158c04450d19ad483dcd2192e43}{00296}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t AFR[2];   }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00297}00297 \} \mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00298}00298 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00303}\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{00303}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00304}00304 \{}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00305}\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_ab36c409d0a009e3ce5a89ac55d3ff194}{00305}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_ab36c409d0a009e3ce5a89ac55d3ff194}{MEMRMP}};       }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00306}\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a2130abf1fefb63ce4c4b138fd8c9822a}{00306}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a2130abf1fefb63ce4c4b138fd8c9822a}{PMC}};          }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00307}\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a52f7bf8003ba69d66a4e86dea6eeab65}{00307}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t EXTICR[4];    }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00308}\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_afaf27b66c1edc60064db3fa6e693fb59}{00308}}   uint32\_t      RESERVED[2];  }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00309}\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a08ddbac546fa9928256654d31255c8c3}{00309}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a08ddbac546fa9928256654d31255c8c3}{CMPCR}};        }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00310}00310 \} \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00311}00311 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00316}\mbox{\hyperlink{struct_i2_c___type_def}{00316}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00317}00317 \{}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00318}\mbox{\hyperlink{struct_i2_c___type_def_ab0ec7102960640751d44e92ddac994f0}{00318}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};        }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00319}\mbox{\hyperlink{struct_i2_c___type_def_afdfa307571967afb1d97943e982b6586}{00319}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};        }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00320}\mbox{\hyperlink{struct_i2_c___type_def_a08b4be0d626a00f26bc295b379b3bba6}{00320}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a08b4be0d626a00f26bc295b379b3bba6}{OAR1}};       }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00321}\mbox{\hyperlink{struct_i2_c___type_def_ab5c57ffed0351fa064038939a6c0bbf6}{00321}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_ab5c57ffed0351fa064038939a6c0bbf6}{OAR2}};       }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00322}\mbox{\hyperlink{struct_i2_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{00322}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};         }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00323}\mbox{\hyperlink{struct_i2_c___type_def_acefca4fd83c4b7846ae6d3cfe7bb8df9}{00323}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_acefca4fd83c4b7846ae6d3cfe7bb8df9}{SR1}};        }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00324}\mbox{\hyperlink{struct_i2_c___type_def_a89623ee198737b29dc0a803310605a83}{00324}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a89623ee198737b29dc0a803310605a83}{SR2}};        }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00325}\mbox{\hyperlink{struct_i2_c___type_def_a5e1322e27c40bf91d172f9673f205c97}{00325}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}};        }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00326}\mbox{\hyperlink{struct_i2_c___type_def_a5d5764c0ec44b661da957e6343f9e7b5}{00326}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a5d5764c0ec44b661da957e6343f9e7b5}{TRISE}};      }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00327}\mbox{\hyperlink{struct_i2_c___type_def_aa23ced8246d69edb9261a8de1f1e253f}{00327}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_aa23ced8246d69edb9261a8de1f1e253f}{FLTR}};       }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00328}00328 \} \mbox{\hyperlink{struct_i2_c___type_def}{I2C\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00329}00329 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00334}\mbox{\hyperlink{struct_i_w_d_g___type_def}{00334}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00335}00335 \{}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00336}\mbox{\hyperlink{struct_i_w_d_g___type_def_a2f692354bde770f2a5e3e1b294ec064b}{00336}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i_w_d_g___type_def_a2f692354bde770f2a5e3e1b294ec064b}{KR}};   }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00337}\mbox{\hyperlink{struct_i_w_d_g___type_def_af8d25514079514d38c104402f46470af}{00337}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i_w_d_g___type_def_af8d25514079514d38c104402f46470af}{PR}};   }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00338}\mbox{\hyperlink{struct_i_w_d_g___type_def_a7015e1046dbd3ea8783b33dc11a69e52}{00338}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i_w_d_g___type_def_a7015e1046dbd3ea8783b33dc11a69e52}{RLR}};  }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00339}\mbox{\hyperlink{struct_i_w_d_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{00339}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i_w_d_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};   }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00340}00340 \} \mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00341}00341 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00346}\mbox{\hyperlink{struct_p_w_r___type_def}{00346}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00347}00347 \{}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00348}\mbox{\hyperlink{struct_p_w_r___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{00348}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};   }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00349}\mbox{\hyperlink{struct_p_w_r___type_def_a876dd0a8546697065f406b7543e27af2}{00349}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}};  }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00350}00350 \} \mbox{\hyperlink{struct_p_w_r___type_def}{PWR\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00351}00351 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00356}\mbox{\hyperlink{struct_r_c_c___type_def}{00356}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00357}00357 \{}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00358}\mbox{\hyperlink{struct_r_c_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{00358}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};            }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00359}\mbox{\hyperlink{struct_r_c_c___type_def_ae6ff257862eba6b4b367feea786bf1fd}{00359}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_ae6ff257862eba6b4b367feea786bf1fd}{PLLCFGR}};       }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00360}\mbox{\hyperlink{struct_r_c_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{00360}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}};          }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00361}\mbox{\hyperlink{struct_r_c_c___type_def_a907d8154c80b7e385478943f90b17a3b}{00361}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a907d8154c80b7e385478943f90b17a3b}{CIR}};           }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00362}\mbox{\hyperlink{struct_r_c_c___type_def_a46c20c598e9e12f919f0ea47ebcbc90f}{00362}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a46c20c598e9e12f919f0ea47ebcbc90f}{AHB1RSTR}};      }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00363}\mbox{\hyperlink{struct_r_c_c___type_def_a78a5aa9dd5694c48a7d8e66888a46450}{00363}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a78a5aa9dd5694c48a7d8e66888a46450}{AHB2RSTR}};      }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00364}\mbox{\hyperlink{struct_r_c_c___type_def_a28560c5bfeb45326ea7f2019dba57bea}{00364}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a28560c5bfeb45326ea7f2019dba57bea}{AHB3RSTR}};      }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00365}\mbox{\hyperlink{struct_r_c_c___type_def_af86c61a5d38a4fc9cef942a12744486b}{00365}}   uint32\_t      \mbox{\hyperlink{struct_r_c_c___type_def_af86c61a5d38a4fc9cef942a12744486b}{RESERVED0}};     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00366}\mbox{\hyperlink{struct_r_c_c___type_def_a7da5d372374bc59e9b9af750b01d6a78}{00366}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a7da5d372374bc59e9b9af750b01d6a78}{APB1RSTR}};      }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00367}\mbox{\hyperlink{struct_r_c_c___type_def_ab2c5389c9ff4ac188cd498b8f7170968}{00367}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_ab2c5389c9ff4ac188cd498b8f7170968}{APB2RSTR}};      }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00368}\mbox{\hyperlink{struct_r_c_c___type_def_a28d88d9a08aab1adbebea61c42ef901e}{00368}}   uint32\_t      RESERVED1[2];  }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00369}\mbox{\hyperlink{struct_r_c_c___type_def_a1e9c75b06c99d0611535f38c7b4aa845}{00369}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a1e9c75b06c99d0611535f38c7b4aa845}{AHB1ENR}};       }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00370}\mbox{\hyperlink{struct_r_c_c___type_def_a5e92ed32c33c92e7ebf6919400ad535b}{00370}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a5e92ed32c33c92e7ebf6919400ad535b}{AHB2ENR}};       }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00371}\mbox{\hyperlink{struct_r_c_c___type_def_acdaa650fcd63730825479f6e8f70d4c0}{00371}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_acdaa650fcd63730825479f6e8f70d4c0}{AHB3ENR}};       }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00372}\mbox{\hyperlink{struct_r_c_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}{00372}}   uint32\_t      \mbox{\hyperlink{struct_r_c_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}};     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00373}\mbox{\hyperlink{struct_r_c_c___type_def_ac88901e2eb35079b7b58a185e6bf554c}{00373}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_ac88901e2eb35079b7b58a185e6bf554c}{APB1ENR}};       }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00374}\mbox{\hyperlink{struct_r_c_c___type_def_acc7bb47dddd2d94de124f74886d919be}{00374}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_acc7bb47dddd2d94de124f74886d919be}{APB2ENR}};       }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00375}\mbox{\hyperlink{struct_r_c_c___type_def_ab6f0f833dbe064708de75d95c68c32fd}{00375}}   uint32\_t      RESERVED3[2];  }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00376}\mbox{\hyperlink{struct_r_c_c___type_def_aae70b1922167eb58d564cb82d39fd10b}{00376}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_aae70b1922167eb58d564cb82d39fd10b}{AHB1LPENR}};     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00377}\mbox{\hyperlink{struct_r_c_c___type_def_a2b30982547fae7d545d260312771b5c9}{00377}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a2b30982547fae7d545d260312771b5c9}{AHB2LPENR}};     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00378}\mbox{\hyperlink{struct_r_c_c___type_def_a2ff82b9bf0231645108965aa0febd766}{00378}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a2ff82b9bf0231645108965aa0febd766}{AHB3LPENR}};     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00379}\mbox{\hyperlink{struct_r_c_c___type_def_ac0018930ee9f18afda25b695b9a4ec16}{00379}}   uint32\_t      \mbox{\hyperlink{struct_r_c_c___type_def_ac0018930ee9f18afda25b695b9a4ec16}{RESERVED4}};     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00380}\mbox{\hyperlink{struct_r_c_c___type_def_ad85a9951a7be79fe08ffc90f796f071b}{00380}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_ad85a9951a7be79fe08ffc90f796f071b}{APB1LPENR}};     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00381}\mbox{\hyperlink{struct_r_c_c___type_def_aba51c57f9506e14a6f5983526c78943b}{00381}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_aba51c57f9506e14a6f5983526c78943b}{APB2LPENR}};     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00382}\mbox{\hyperlink{struct_r_c_c___type_def_ac0eb05794aeee3b4ed69c8fe54c9be3b}{00382}}   uint32\_t      RESERVED5[2];  }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00383}\mbox{\hyperlink{struct_r_c_c___type_def_a0b9a3ced775287c8585a6a61af4b40e9}{00383}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a0b9a3ced775287c8585a6a61af4b40e9}{BDCR}};          }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00384}\mbox{\hyperlink{struct_r_c_c___type_def_a876dd0a8546697065f406b7543e27af2}{00384}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}};           }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00385}\mbox{\hyperlink{struct_r_c_c___type_def_a10da398d74a1f88d5b42bd40718d9447}{00385}}   uint32\_t      RESERVED6[2];  }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00386}\mbox{\hyperlink{struct_r_c_c___type_def_aaef3da59eaf7c6dfdf9a12fd60ce58a8}{00386}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_aaef3da59eaf7c6dfdf9a12fd60ce58a8}{SSCGR}};         }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00387}\mbox{\hyperlink{struct_r_c_c___type_def_a2d08d5f995ed77228eb56741184a1bb6}{00387}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a2d08d5f995ed77228eb56741184a1bb6}{PLLI2SCFGR}};    }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00389}00389 \} \mbox{\hyperlink{struct_r_c_c___type_def}{RCC\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00390}00390 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00395}\mbox{\hyperlink{struct_r_t_c___type_def}{00395}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00396}00396 \{}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00397}\mbox{\hyperlink{struct_r_t_c___type_def_a63d179b7a36a715dce7203858d3be132}{00397}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a63d179b7a36a715dce7203858d3be132}{TR}};      }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00398}\mbox{\hyperlink{struct_r_t_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{00398}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};      }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00399}\mbox{\hyperlink{struct_r_t_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{00399}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};      }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00400}\mbox{\hyperlink{struct_r_t_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{00400}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00401}\mbox{\hyperlink{struct_r_t_c___type_def_ac9b4c6c5b29f3461ce3f875eea69f35b}{00401}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ac9b4c6c5b29f3461ce3f875eea69f35b}{PRER}};    }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00402}\mbox{\hyperlink{struct_r_t_c___type_def_ac5b3c8be61045a304d3076d4714d29f2}{00402}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ac5b3c8be61045a304d3076d4714d29f2}{WUTR}};    }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00403}\mbox{\hyperlink{struct_r_t_c___type_def_ab97f3e9584dda705dc10a5f4c5f6e636}{00403}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ab97f3e9584dda705dc10a5f4c5f6e636}{CALIBR}};  }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00404}\mbox{\hyperlink{struct_r_t_c___type_def_ac005b1a5bc52634d5a34578cc9d2c3f6}{00404}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ac005b1a5bc52634d5a34578cc9d2c3f6}{ALRMAR}};  }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00405}\mbox{\hyperlink{struct_r_t_c___type_def_a4e513deb9f58a138ad9f317cc5a3555d}{00405}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a4e513deb9f58a138ad9f317cc5a3555d}{ALRMBR}};  }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00406}\mbox{\hyperlink{struct_r_t_c___type_def_a6204786b050eb135fabb15784698e86e}{00406}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a6204786b050eb135fabb15784698e86e}{WPR}};     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00407}\mbox{\hyperlink{struct_r_t_c___type_def_a8a868e5e76b52ced04c536be3dee08ec}{00407}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a8a868e5e76b52ced04c536be3dee08ec}{SSR}};     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00408}\mbox{\hyperlink{struct_r_t_c___type_def_a2372c05a6c5508e0a9adada793f68b4f}{00408}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a2372c05a6c5508e0a9adada793f68b4f}{SHIFTR}};  }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00409}\mbox{\hyperlink{struct_r_t_c___type_def_a042059c8b4168681d6aecf30211dd7b8}{00409}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a042059c8b4168681d6aecf30211dd7b8}{TSTR}};    }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00410}\mbox{\hyperlink{struct_r_t_c___type_def_abeb6fb580a8fd128182aa9ba2738ac2c}{00410}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_abeb6fb580a8fd128182aa9ba2738ac2c}{TSDR}};    }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00411}\mbox{\hyperlink{struct_r_t_c___type_def_a1d6c2bc4c067d6a64ef30d16a5925796}{00411}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a1d6c2bc4c067d6a64ef30d16a5925796}{TSSSR}};   }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00412}\mbox{\hyperlink{struct_r_t_c___type_def_a2ce7c3842792c506635bb87a21588b58}{00412}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a2ce7c3842792c506635bb87a21588b58}{CALR}};    }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00413}\mbox{\hyperlink{struct_r_t_c___type_def_a14d03244a7fda1d94b51ae9ed144ca12}{00413}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a14d03244a7fda1d94b51ae9ed144ca12}{TAFCR}};   }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00414}\mbox{\hyperlink{struct_r_t_c___type_def_a61282fa74cede526af85fd9d20513646}{00414}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a61282fa74cede526af85fd9d20513646}{ALRMASSR}};}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00415}\mbox{\hyperlink{struct_r_t_c___type_def_a4ef7499da5d5beb1cfc81f7be057a7b2}{00415}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a4ef7499da5d5beb1cfc81f7be057a7b2}{ALRMBSSR}};}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00416}\mbox{\hyperlink{struct_r_t_c___type_def_a6be3d40baea405ecaf6b38462357dac0}{00416}}   uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a6be3d40baea405ecaf6b38462357dac0}{RESERVED7}};    }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00417}\mbox{\hyperlink{struct_r_t_c___type_def_a4808ec597e5a5fefd8a83a9127dd1aec}{00417}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a4808ec597e5a5fefd8a83a9127dd1aec}{BKP0R}};   }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00418}\mbox{\hyperlink{struct_r_t_c___type_def_af85290529fb82acef7c9fcea3718346c}{00418}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_af85290529fb82acef7c9fcea3718346c}{BKP1R}};   }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00419}\mbox{\hyperlink{struct_r_t_c___type_def_aaa251a80daa57ad0bd7db75cb3b9cdec}{00419}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_aaa251a80daa57ad0bd7db75cb3b9cdec}{BKP2R}};   }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00420}\mbox{\hyperlink{struct_r_t_c___type_def_a0b1eeda834c3cfd4d2c67f242f7b2a1c}{00420}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a0b1eeda834c3cfd4d2c67f242f7b2a1c}{BKP3R}};   }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00421}\mbox{\hyperlink{struct_r_t_c___type_def_ab13e106cc2eca92d1f4022df3bfdbcd7}{00421}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ab13e106cc2eca92d1f4022df3bfdbcd7}{BKP4R}};   }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00422}\mbox{\hyperlink{struct_r_t_c___type_def_ab6bed862c0d0476ff4f89f7b9bf3e130}{00422}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ab6bed862c0d0476ff4f89f7b9bf3e130}{BKP5R}};   }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00423}\mbox{\hyperlink{struct_r_t_c___type_def_a1d854d2d7f0452f4c90035952b92d2ba}{00423}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a1d854d2d7f0452f4c90035952b92d2ba}{BKP6R}};   }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00424}\mbox{\hyperlink{struct_r_t_c___type_def_a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf}{00424}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf}{BKP7R}};   }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00425}\mbox{\hyperlink{struct_r_t_c___type_def_ac1085f6aae54b353c30871fe90c59851}{00425}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ac1085f6aae54b353c30871fe90c59851}{BKP8R}};   }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00426}\mbox{\hyperlink{struct_r_t_c___type_def_a6c33564df6eaf97400e0457dde9b14ef}{00426}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a6c33564df6eaf97400e0457dde9b14ef}{BKP9R}};   }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00427}\mbox{\hyperlink{struct_r_t_c___type_def_aade2881a3e408bfd106b27f78bbbcfc9}{00427}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_aade2881a3e408bfd106b27f78bbbcfc9}{BKP10R}};  }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00428}\mbox{\hyperlink{struct_r_t_c___type_def_ac66d5e2d3459cff89794c47dbc8f7228}{00428}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ac66d5e2d3459cff89794c47dbc8f7228}{BKP11R}};  }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00429}\mbox{\hyperlink{struct_r_t_c___type_def_a6f7eee5ae8a32c07f9c8fe14281bdaf3}{00429}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a6f7eee5ae8a32c07f9c8fe14281bdaf3}{BKP12R}};  }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00430}\mbox{\hyperlink{struct_r_t_c___type_def_a6ed4c3a0d4588a75078e9f8e376b4d06}{00430}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a6ed4c3a0d4588a75078e9f8e376b4d06}{BKP13R}};  }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00431}\mbox{\hyperlink{struct_r_t_c___type_def_ac60f13e6619724747e61cfbff55b9fab}{00431}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ac60f13e6619724747e61cfbff55b9fab}{BKP14R}};  }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00432}\mbox{\hyperlink{struct_r_t_c___type_def_afafaddc3a983eb71332b7526d82191ad}{00432}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_afafaddc3a983eb71332b7526d82191ad}{BKP15R}};  }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00433}\mbox{\hyperlink{struct_r_t_c___type_def_ad2f2eb2fb4b93e21515b10e920e719b6}{00433}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ad2f2eb2fb4b93e21515b10e920e719b6}{BKP16R}};  }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00434}\mbox{\hyperlink{struct_r_t_c___type_def_a2842aa523df62f3508316eb3b2e08f4e}{00434}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a2842aa523df62f3508316eb3b2e08f4e}{BKP17R}};  }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00435}\mbox{\hyperlink{struct_r_t_c___type_def_a640ccb2ccfb6316b88c070362dc29339}{00435}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a640ccb2ccfb6316b88c070362dc29339}{BKP18R}};  }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00436}\mbox{\hyperlink{struct_r_t_c___type_def_a4ec1dd54d976989b7c9e59fb14d974fb}{00436}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a4ec1dd54d976989b7c9e59fb14d974fb}{BKP19R}};  }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00437}00437 \} \mbox{\hyperlink{struct_r_t_c___type_def}{RTC\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00438}00438 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00439}00439 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00444}\mbox{\hyperlink{struct_s_d_i_o___type_def}{00444}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00445}00445 \{}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00446}\mbox{\hyperlink{struct_s_d_i_o___type_def_a65bff76f3af24c37708a1006d54720c7}{00446}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_i_o___type_def_a65bff76f3af24c37708a1006d54720c7}{POWER}};          }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00447}\mbox{\hyperlink{struct_s_d_i_o___type_def_aa94197378e20fc739d269be49d9c5d40}{00447}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_i_o___type_def_aa94197378e20fc739d269be49d9c5d40}{CLKCR}};          }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00448}\mbox{\hyperlink{struct_s_d_i_o___type_def_a07d4e63efcbde252c667e64a8d818aa9}{00448}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_i_o___type_def_a07d4e63efcbde252c667e64a8d818aa9}{ARG}};            }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00449}\mbox{\hyperlink{struct_s_d_i_o___type_def_adcf812cbe5147d300507d59d4a55935d}{00449}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_i_o___type_def_adcf812cbe5147d300507d59d4a55935d}{CMD}};            }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00450}\mbox{\hyperlink{struct_s_d_i_o___type_def_aad371db807e2db4a2edf05b3f2f4b6cd}{00450}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint32\_t  \mbox{\hyperlink{struct_s_d_i_o___type_def_aad371db807e2db4a2edf05b3f2f4b6cd}{RESPCMD}};        }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00451}\mbox{\hyperlink{struct_s_d_i_o___type_def_a7b0ee0dc541683266dfab6335abca891}{00451}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint32\_t  \mbox{\hyperlink{struct_s_d_i_o___type_def_a7b0ee0dc541683266dfab6335abca891}{RESP1}};          }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00452}\mbox{\hyperlink{struct_s_d_i_o___type_def_a4d99c78dffdb6e81e8f6b7abec263419}{00452}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint32\_t  \mbox{\hyperlink{struct_s_d_i_o___type_def_a4d99c78dffdb6e81e8f6b7abec263419}{RESP2}};          }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00453}\mbox{\hyperlink{struct_s_d_i_o___type_def_a3da04fbdd44f48a1840e5e0a6295f3cf}{00453}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint32\_t  \mbox{\hyperlink{struct_s_d_i_o___type_def_a3da04fbdd44f48a1840e5e0a6295f3cf}{RESP3}};          }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00454}\mbox{\hyperlink{struct_s_d_i_o___type_def_ac760383de212de696f504e744c6fca7e}{00454}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint32\_t  \mbox{\hyperlink{struct_s_d_i_o___type_def_ac760383de212de696f504e744c6fca7e}{RESP4}};          }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00455}\mbox{\hyperlink{struct_s_d_i_o___type_def_a1dd219eaeee8d9def822da843028bd02}{00455}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_i_o___type_def_a1dd219eaeee8d9def822da843028bd02}{DTIMER}};         }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00456}\mbox{\hyperlink{struct_s_d_i_o___type_def_a612edc78d2fa6288392f8ea32c36f7fb}{00456}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_i_o___type_def_a612edc78d2fa6288392f8ea32c36f7fb}{DLEN}};           }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00457}\mbox{\hyperlink{struct_s_d_i_o___type_def_a96a3d1a050982fccc23c2e6dbe0de068}{00457}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_i_o___type_def_a96a3d1a050982fccc23c2e6dbe0de068}{DCTRL}};          }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00458}\mbox{\hyperlink{struct_s_d_i_o___type_def_a4273e2b5aeb7bdf1006909b1a2b59bc8}{00458}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint32\_t  \mbox{\hyperlink{struct_s_d_i_o___type_def_a4273e2b5aeb7bdf1006909b1a2b59bc8}{DCOUNT}};         }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00459}\mbox{\hyperlink{struct_s_d_i_o___type_def_a7520cdf6f3df68c2f147bdd87fb8a96f}{00459}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint32\_t  \mbox{\hyperlink{struct_s_d_i_o___type_def_a7520cdf6f3df68c2f147bdd87fb8a96f}{STA}};            }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00460}\mbox{\hyperlink{struct_s_d_i_o___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{00460}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_i_o___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}};            }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00461}\mbox{\hyperlink{struct_s_d_i_o___type_def_a5c955643593b4aedbe9f84f054d26522}{00461}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_i_o___type_def_a5c955643593b4aedbe9f84f054d26522}{MASK}};           }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00462}\mbox{\hyperlink{struct_s_d_i_o___type_def_a8be676577db129a84a9a2689519a8502}{00462}}   uint32\_t      RESERVED0[2];   }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00463}\mbox{\hyperlink{struct_s_d_i_o___type_def_ab27b78e19f487c845437c29812eecca7}{00463}}   \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint32\_t  \mbox{\hyperlink{struct_s_d_i_o___type_def_ab27b78e19f487c845437c29812eecca7}{FIFOCNT}};        }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00464}\mbox{\hyperlink{struct_s_d_i_o___type_def_a2d531df35272b1f3d787e5726ed5c52c}{00464}}   uint32\_t      RESERVED1[13];  }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00465}\mbox{\hyperlink{struct_s_d_i_o___type_def_a68bef1da5fd164cf0f884b4209670dc8}{00465}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_i_o___type_def_a68bef1da5fd164cf0f884b4209670dc8}{FIFO}};           }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00466}00466 \} \mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00467}00467 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00472}\mbox{\hyperlink{struct_s_p_i___type_def}{00472}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00473}00473 \{}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00474}\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{00474}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};        }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00475}\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{00475}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};        }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00476}\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{00476}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};         }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00477}\mbox{\hyperlink{struct_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{00477}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};         }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00478}\mbox{\hyperlink{struct_s_p_i___type_def_ace450027b4b33f921dd8edd3425a717c}{00478}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_ace450027b4b33f921dd8edd3425a717c}{CRCPR}};      }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00479}\mbox{\hyperlink{struct_s_p_i___type_def_a2cf9dcd9008924334f20f0dc6b57042e}{00479}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_a2cf9dcd9008924334f20f0dc6b57042e}{RXCRCR}};     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00480}\mbox{\hyperlink{struct_s_p_i___type_def_ab4e4328504fd66285df8264d410deefd}{00480}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_ab4e4328504fd66285df8264d410deefd}{TXCRCR}};     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00481}\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{00481}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}};    }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00482}\mbox{\hyperlink{struct_s_p_i___type_def_ab9be89a916ee5904381e10da10e5e8e9}{00482}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_ab9be89a916ee5904381e10da10e5e8e9}{I2SPR}};      }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00483}00483 \} \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00484}00484 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00489}\mbox{\hyperlink{struct_t_i_m___type_def}{00489}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00490}00490 \{}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00491}\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{00491}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};         }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00492}\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{00492}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};         }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00493}\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{00493}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}};        }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00494}\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{00494}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}};        }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00495}\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{00495}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};          }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00496}\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{00496}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}};         }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00497}\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{00497}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}};       }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00498}\mbox{\hyperlink{struct_t_i_m___type_def_a091452256c9a16c33d891f4d32b395bf}{00498}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a091452256c9a16c33d891f4d32b395bf}{CCMR2}};       }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00499}\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{00499}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}};        }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00500}\mbox{\hyperlink{struct_t_i_m___type_def_a6095a27d764d06750fc0d642e08f8b2a}{00500}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a6095a27d764d06750fc0d642e08f8b2a}{CNT}};         }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00501}\mbox{\hyperlink{struct_t_i_m___type_def_a9d4c753f09cbffdbe5c55008f0e8b180}{00501}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a9d4c753f09cbffdbe5c55008f0e8b180}{PSC}};         }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00502}\mbox{\hyperlink{struct_t_i_m___type_def_af17f19bb4aeea3cc14fa73dfa7772cb8}{00502}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_af17f19bb4aeea3cc14fa73dfa7772cb8}{ARR}};         }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00503}\mbox{\hyperlink{struct_t_i_m___type_def_aa1b1b7107fcf35abe39d20f5dfc230ee}{00503}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_aa1b1b7107fcf35abe39d20f5dfc230ee}{RCR}};         }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00504}\mbox{\hyperlink{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb}{00504}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb}{CCR1}};        }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00505}\mbox{\hyperlink{struct_t_i_m___type_def_ab90aa584f07eeeac364a67f5e05faa93}{00505}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_ab90aa584f07eeeac364a67f5e05faa93}{CCR2}};        }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00506}\mbox{\hyperlink{struct_t_i_m___type_def_a27a478cc47a3dff478555ccb985b06a2}{00506}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a27a478cc47a3dff478555ccb985b06a2}{CCR3}};        }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00507}\mbox{\hyperlink{struct_t_i_m___type_def_a85fdb75569bd7ea26fa48544786535be}{00507}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a85fdb75569bd7ea26fa48544786535be}{CCR4}};        }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00508}\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{00508}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}};        }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00509}\mbox{\hyperlink{struct_t_i_m___type_def_af6225cb8f4938f98204d11afaffd41c9}{00509}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_af6225cb8f4938f98204d11afaffd41c9}{DCR}};         }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00510}\mbox{\hyperlink{struct_t_i_m___type_def_ab9087f2f31dd5edf59de6a59ae4e67ae}{00510}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_ab9087f2f31dd5edf59de6a59ae4e67ae}{DMAR}};        }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00511}\mbox{\hyperlink{struct_t_i_m___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}{00511}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}{OR}};          }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00512}00512 \} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00513}00513 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00518}\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{00518}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00519}00519 \{}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00520}\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{00520}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};         }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00521}\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{00521}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};         }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00522}\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a092e59d908b2ca112e31047e942340cb}{00522}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a092e59d908b2ca112e31047e942340cb}{BRR}};        }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00523}\mbox{\hyperlink{struct_u_s_a_r_t___type_def_ab0ec7102960640751d44e92ddac994f0}{00523}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};        }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00524}\mbox{\hyperlink{struct_u_s_a_r_t___type_def_afdfa307571967afb1d97943e982b6586}{00524}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};        }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00525}\mbox{\hyperlink{struct_u_s_a_r_t___type_def_add5b8e29a64c55dcd65ca4201118e9d1}{00525}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_add5b8e29a64c55dcd65ca4201118e9d1}{CR3}};        }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00526}\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a5dd0cb6c861eaf26470f56f451c1edbf}{00526}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a5dd0cb6c861eaf26470f56f451c1edbf}{GTPR}};       }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00527}00527 \} \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00528}00528 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00533}\mbox{\hyperlink{struct_w_w_d_g___type_def}{00533}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00534}00534 \{}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00535}\mbox{\hyperlink{struct_w_w_d_g___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{00535}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_w_w_d_g___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};   }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00536}\mbox{\hyperlink{struct_w_w_d_g___type_def_ac011ddcfe531f8e16787ea851c1f3667}{00536}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_w_w_d_g___type_def_ac011ddcfe531f8e16787ea851c1f3667}{CFR}};  }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00537}\mbox{\hyperlink{struct_w_w_d_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{00537}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_w_w_d_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};   }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00538}00538 \} \mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00539}00539 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00543}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{00543}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00544}00544 \{}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00545}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a4f006a75f87074f02a532fbeb215bd24}{00545}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a4f006a75f87074f02a532fbeb215bd24}{GOTGCTL}};              }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00546}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_aef613e58417a7201da95b89b85931da9}{00546}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_aef613e58417a7201da95b89b85931da9}{GOTGINT}};              }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00547}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_ac38ac55e4148686564478e95f345b833}{00547}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_ac38ac55e4148686564478e95f345b833}{GAHBCFG}};              }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00548}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a0633538b8b7a6f1372d38938851bba87}{00548}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a0633538b8b7a6f1372d38938851bba87}{GUSBCFG}};              }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00549}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_aecf297022669fda29294f6fe9818ebbd}{00549}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_aecf297022669fda29294f6fe9818ebbd}{GRSTCTL}};              }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00550}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a9980c4a55080745a11528f8c7ffa1c66}{00550}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a9980c4a55080745a11528f8c7ffa1c66}{GINTSTS}};              }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00551}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a69d9432b4272331bffb34e196b57cbdf}{00551}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a69d9432b4272331bffb34e196b57cbdf}{GINTMSK}};              }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00552}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a9925d279a01c6e9713426315e2e44c87}{00552}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a9925d279a01c6e9713426315e2e44c87}{GRXSTSR}};              }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00553}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a026f1fea708d42ed74b0bd8a488bc55e}{00553}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a026f1fea708d42ed74b0bd8a488bc55e}{GRXSTSP}};              }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00554}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a1140b76ff103608f66c26ad0a3d595d0}{00554}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a1140b76ff103608f66c26ad0a3d595d0}{GRXFSIZ}};              \textcolor{comment}{/* Receive FIFO Size Register                Address offset : 0x24      */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00555}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a93412b352267d3faf0bd2dbac590b69e}{00555}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a93412b352267d3faf0bd2dbac590b69e}{DIEPTXF0\_HNPTXFSIZ}};   }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00556}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a6ff3c8a6647ae7e5dfcd2ccfbfed4948}{00556}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a6ff3c8a6647ae7e5dfcd2ccfbfed4948}{HNPTXSTS}};             }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00557}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a577856159d58c037352ee10609b2a99c}{00557}}   uint32\_t Reserved30[2];             \textcolor{comment}{/* Reserved                                  Address offset : 0x30      */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00558}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_aef85efc005db9a8e37d95644e92e9032}{00558}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_aef85efc005db9a8e37d95644e92e9032}{GCCFG}};                }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00559}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a6eefd74b3acdc3c1a88b833fcf5e8d81}{00559}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a6eefd74b3acdc3c1a88b833fcf5e8d81}{CID}};                  }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00560}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_aea9d4b7970a55a4c87d8482ba1ed1b8b}{00560}}   uint32\_t  Reserved40[48];           }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00561}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a928fd38284165374eb5aa85ed8d4e6cb}{00561}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a928fd38284165374eb5aa85ed8d4e6cb}{HPTXFSIZ}};             }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00562}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a2b783e516da93a95c56adf3e52dcbe62}{00562}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DIEPTXF[0x0F];        }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00563}00563 \}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00564}00564 \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\_OTG\_GlobalTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00565}00565 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00566}00566 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00567}00567 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00571}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def}{00571}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00572}00572 \{}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00573}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a9a163a0d5cfce7238b38067a1a53b324}{00573}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a9a163a0d5cfce7238b38067a1a53b324}{DCFG}};         }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00574}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_adc1bdc4e76749ccda09c92e885b164ad}{00574}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_adc1bdc4e76749ccda09c92e885b164ad}{DCTL}};         }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00575}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a8371acd36203fa875cdea3f29b94d1fb}{00575}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a8371acd36203fa875cdea3f29b94d1fb}{DSTS}};         }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00576}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a1bcc039378b4ed4ac1261a0a758c3d1d}{00576}}   uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a1bcc039378b4ed4ac1261a0a758c3d1d}{Reserved0C}};        }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00577}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a48647281e48d96a96f701cf5ae3f4f63}{00577}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a48647281e48d96a96f701cf5ae3f4f63}{DIEPMSK}};      \textcolor{comment}{/* !< dev IN Endpoint Mask        Address offset : 0x810 */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00578}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a11dbd3f7a82b3f3b91621321d3018e0a}{00578}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a11dbd3f7a82b3f3b91621321d3018e0a}{DOEPMSK}};      }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00579}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a4e15c273373694f64b3f70226cb3ac35}{00579}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a4e15c273373694f64b3f70226cb3ac35}{DAINT}};        }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00580}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a2c8f65655aa14ec9ba63c9d0655223ec}{00580}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a2c8f65655aa14ec9ba63c9d0655223ec}{DAINTMSK}};     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00581}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a17d14644b0d28710722b1c2c0149e472}{00581}}   uint32\_t  \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a17d14644b0d28710722b1c2c0149e472}{Reserved20}};       }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00582}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a5dc05e38e6d591cd88f820b7a0b3f727}{00582}}   uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a5dc05e38e6d591cd88f820b7a0b3f727}{Reserved9}};         }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00583}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_aef96b3719a70e62cb004b1e292b7a348}{00583}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_aef96b3719a70e62cb004b1e292b7a348}{DVBUSDIS}};     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00584}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_acc968fd160f83749ad4176ad8cb36fe0}{00584}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_acc968fd160f83749ad4176ad8cb36fe0}{DVBUSPULSE}};   }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00585}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_ac5d3a4bffd921da5d69f9a601263b573}{00585}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_ac5d3a4bffd921da5d69f9a601263b573}{DTHRCTL}};      }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00586}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a99c6c50a3e3235c81b98a428ebd33d4c}{00586}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a99c6c50a3e3235c81b98a428ebd33d4c}{DIEPEMPMSK}};   }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00587}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_ae85e8a65a72f52a9daf3d2b66b77c2e2}{00587}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_ae85e8a65a72f52a9daf3d2b66b77c2e2}{DEACHINT}};     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00588}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a0234d794aba7ddae31f3da3c02c8a673}{00588}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a0234d794aba7ddae31f3da3c02c8a673}{DEACHMSK}};     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00589}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a9e0c029846e94bf08ac8edb35b30ecb2}{00589}}   uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a9e0c029846e94bf08ac8edb35b30ecb2}{Reserved40}};        }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00590}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_ab62b876c61e11199cf5c37aa944a5fed}{00590}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_ab62b876c61e11199cf5c37aa944a5fed}{DINEP1MSK}};    }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00591}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a8b1e044bd34b12074334270cfd18c931}{00591}}   uint32\_t  Reserved44[15];   }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00592}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a196e86fc15ba228188d47468349de69b}{00592}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a196e86fc15ba228188d47468349de69b}{DOUTEP1MSK}};   }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00593}00593 \}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00594}00594 \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def}{USB\_OTG\_DeviceTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00595}00595 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00596}00596 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00600}\mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def}{00600}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00601}00601 \{}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00602}\mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a840b32fa57faa544c3000ae1d08564c7}{00602}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a840b32fa57faa544c3000ae1d08564c7}{DIEPCTL}};        \textcolor{comment}{/* dev IN Endpoint Control Reg 900h + (ep\_num * 20h) + 00h     */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00603}\mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_acfe7efaa61db86840767dff6d73f8695}{00603}}   uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_acfe7efaa61db86840767dff6d73f8695}{Reserved04}};          \textcolor{comment}{/* Reserved                       900h + (ep\_num * 20h) + 04h  */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00604}\mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a65f69561c1cefe00ce608b7a3c2d8af5}{00604}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a65f69561c1cefe00ce608b7a3c2d8af5}{DIEPINT}};        \textcolor{comment}{/* dev IN Endpoint Itr Reg     900h + (ep\_num * 20h) + 08h     */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00605}\mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a1bcc039378b4ed4ac1261a0a758c3d1d}{00605}}   uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a1bcc039378b4ed4ac1261a0a758c3d1d}{Reserved0C}};          \textcolor{comment}{/* Reserved                       900h + (ep\_num * 20h) + 0Ch  */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00606}\mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a19cf1f1798a062c2a19afe9224e3f938}{00606}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a19cf1f1798a062c2a19afe9224e3f938}{DIEPTSIZ}};       \textcolor{comment}{/* IN Endpoint Txfer Size   900h + (ep\_num * 20h) + 10h        */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00607}\mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a05fcc63652e936e715223e4423069959}{00607}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a05fcc63652e936e715223e4423069959}{DIEPDMA}};        \textcolor{comment}{/* IN Endpoint DMA Address Reg    900h + (ep\_num * 20h) + 14h  */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00608}\mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a44135a03aa87fb60abd479a09f71343d}{00608}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a44135a03aa87fb60abd479a09f71343d}{DTXFSTS}};        \textcolor{comment}{/*IN Endpoint Tx FIFO Status Reg 900h + (ep\_num * 20h) + 18h   */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00609}\mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a716e172ed03ae049eb501ad83207b4ed}{00609}}   uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a716e172ed03ae049eb501ad83207b4ed}{Reserved18}};           \textcolor{comment}{/* Reserved  900h+(ep\_num*20h)+1Ch-\/900h+ (ep\_num * 20h) + 1Ch */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00610}00610 \}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00611}00611 \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def}{USB\_OTG\_INEndpointTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00612}00612 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00613}00613 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00617}\mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def}{00617}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00618}00618 \{}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00619}\mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a905a2b4ece4882eb67c710e0db10e960}{00619}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a905a2b4ece4882eb67c710e0db10e960}{DOEPCTL}};       \textcolor{comment}{/* dev OUT Endpoint Control Reg  B00h + (ep\_num * 20h) + 00h*/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00620}\mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_acfe7efaa61db86840767dff6d73f8695}{00620}}   uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_acfe7efaa61db86840767dff6d73f8695}{Reserved04}};         \textcolor{comment}{/* Reserved                      B00h + (ep\_num * 20h) + 04h*/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00621}\mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_affd2c6f534c8f2c252f3a93d0cd04ea2}{00621}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_affd2c6f534c8f2c252f3a93d0cd04ea2}{DOEPINT}};       \textcolor{comment}{/* dev OUT Endpoint Itr Reg      B00h + (ep\_num * 20h) + 08h*/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00622}\mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a1bcc039378b4ed4ac1261a0a758c3d1d}{00622}}   uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a1bcc039378b4ed4ac1261a0a758c3d1d}{Reserved0C}};         \textcolor{comment}{/* Reserved                      B00h + (ep\_num * 20h) + 0Ch*/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00623}\mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a35b668314acbac2580b98caf8b9c5c10}{00623}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a35b668314acbac2580b98caf8b9c5c10}{DOEPTSIZ}};      \textcolor{comment}{/* dev OUT Endpoint Txfer Size   B00h + (ep\_num * 20h) + 10h*/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00624}\mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a78a4f036f29e552acad6a442fbb69420}{00624}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a78a4f036f29e552acad6a442fbb69420}{DOEPDMA}};       \textcolor{comment}{/* dev OUT Endpoint DMA Address  B00h + (ep\_num * 20h) + 14h*/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00625}\mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a78fbe0aab076cfbf9df51dd6f67eaf82}{00625}}   uint32\_t Reserved18[2];      \textcolor{comment}{/* Reserved B00h + (ep\_num * 20h) + 18h -\/ B00h + (ep\_num * 20h) + 1Ch*/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00626}00626 \}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00627}00627 \mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def}{USB\_OTG\_OUTEndpointTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00628}00628 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00629}00629 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00633}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def}{00633}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00634}00634 \{}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00635}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_aa15bc4ab9217b295560dbda2235c745a}{00635}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_aa15bc4ab9217b295560dbda2235c745a}{HCFG}};             \textcolor{comment}{/* Host Configuration Register    400h*/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00636}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_a0a6f11662e44ad485cc869f49e5aa9c9}{00636}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_a0a6f11662e44ad485cc869f49e5aa9c9}{HFIR}};             \textcolor{comment}{/* Host Frame Interval Register   404h*/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00637}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_a6a141fc0dab9ee8930465a2da604420f}{00637}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_a6a141fc0dab9ee8930465a2da604420f}{HFNUM}};            \textcolor{comment}{/* Host Frame Nbr/Frame Remaining 408h*/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00638}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_af66e42cdb83dc2eb156dfbbf42890f79}{00638}}   uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_af66e42cdb83dc2eb156dfbbf42890f79}{Reserved40C}};           \textcolor{comment}{/* Reserved                       40Ch*/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00639}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_a3903a00940c32a9f09889e08881e7a6a}{00639}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_a3903a00940c32a9f09889e08881e7a6a}{HPTXSTS}};          \textcolor{comment}{/* Host Periodic Tx FIFO/ Queue Status 410h*/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00640}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_a9fb9e43255829e50b9e5416d58ae11be}{00640}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_a9fb9e43255829e50b9e5416d58ae11be}{HAINT}};            \textcolor{comment}{/* Host All Channels Interrupt Register 414h*/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00641}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_a4d431ac4a59cbb89ed82a6c6cf9dfc39}{00641}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_a4d431ac4a59cbb89ed82a6c6cf9dfc39}{HAINTMSK}};         \textcolor{comment}{/* Host All Channels Interrupt Mask 418h*/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00642}00642 \}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00643}00643 \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def}{USB\_OTG\_HostTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00644}00644 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00645}00645 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00649}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def}{00649}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00650}00650 \{}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00651}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_ac1d0619a44758dcaeeda5c0b9c22f784}{00651}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_ac1d0619a44758dcaeeda5c0b9c22f784}{HCCHAR}};}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00652}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_ad715951248900b9a7c8c9ddb688bb3a0}{00652}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_ad715951248900b9a7c8c9ddb688bb3a0}{HCSPLT}};}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00653}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_a830a2b58d0eb53a7ec8f9816103e3bc1}{00653}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_a830a2b58d0eb53a7ec8f9816103e3bc1}{HCINT}};}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00654}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_ae69520f078c84fb1d33cd7551ff23342}{00654}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_ae69520f078c84fb1d33cd7551ff23342}{HCINTMSK}};}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00655}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_adde42c516172a887c570545d965200cf}{00655}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_adde42c516172a887c570545d965200cf}{HCTSIZ}};}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00656}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_af294702e1d54fe06b43e7a3b4033dc2e}{00656}}   \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_af294702e1d54fe06b43e7a3b4033dc2e}{HCDMA}};}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00657}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_ae930d94b6a3272fed7c42c1a02929924}{00657}}   uint32\_t Reserved[2];}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00658}00658 \}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00659}00659 \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def}{USB\_OTG\_HostChannelTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00660}00660 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00661}00661     }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00665}\mbox{\hyperlink{group___peripheral__registers__structures_ga23a9099a5f8fc9c6e253c0eecb2be8db}{00665}} \textcolor{preprocessor}{\#define FLASH\_BASE            ((uint32\_t)0x08000000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00666}\mbox{\hyperlink{group___peripheral__registers__structures_gabea1f1810ebeac402164b42ab54bcdf9}{00666}} \textcolor{preprocessor}{\#define CCMDATARAM\_BASE       ((uint32\_t)0x10000000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00667}\mbox{\hyperlink{group___peripheral__registers__structures_ga7d0fbfb8894012dbbb96754b95e562cd}{00667}} \textcolor{preprocessor}{\#define SRAM1\_BASE            ((uint32\_t)0x20000000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00668}\mbox{\hyperlink{group___peripheral__registers__structures_gadbb42a3d0a8a90a79d2146e4014241b1}{00668}} \textcolor{preprocessor}{\#define SRAM2\_BASE            ((uint32\_t)0x2001C000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00669}\mbox{\hyperlink{group___peripheral__registers__structures_gadb41012a2428a526d7ee5ff0f61d2344}{00669}} \textcolor{preprocessor}{\#define SRAM3\_BASE            ((uint32\_t)0x20020000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00670}\mbox{\hyperlink{group___peripheral__registers__structures_ga9171f49478fa86d932f89e78e73b88b0}{00670}} \textcolor{preprocessor}{\#define PERIPH\_BASE           ((uint32\_t)0x40000000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00671}\mbox{\hyperlink{group___peripheral__registers__structures_ga52e57051bdf8909222b36e5408a48f32}{00671}} \textcolor{preprocessor}{\#define BKPSRAM\_BASE          ((uint32\_t)0x40024000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00672}\mbox{\hyperlink{group___peripheral__registers__structures_gaf98d1f99ecd952ee59e80b345d835bb0}{00672}} \textcolor{preprocessor}{\#define CCMDATARAM\_BB\_BASE    ((uint32\_t)0x12000000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00673}\mbox{\hyperlink{group___peripheral__registers__structures_gac4c4f61082e4b168f29d9cf97dc3ca5c}{00673}} \textcolor{preprocessor}{\#define SRAM1\_BB\_BASE         ((uint32\_t)0x22000000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00674}\mbox{\hyperlink{group___peripheral__registers__structures_gac33cb6edadf184ab9860d77089503922}{00674}} \textcolor{preprocessor}{\#define SRAM2\_BB\_BASE         ((uint32\_t)0x2201C000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00675}\mbox{\hyperlink{group___peripheral__registers__structures_gaebfa4db60f9ac39c7c7f3fed98090410}{00675}} \textcolor{preprocessor}{\#define SRAM3\_BB\_BASE         ((uint32\_t)0x22020000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00676}\mbox{\hyperlink{group___peripheral__registers__structures_gaed7efc100877000845c236ccdc9e144a}{00676}} \textcolor{preprocessor}{\#define PERIPH\_BB\_BASE        ((uint32\_t)0x42000000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00677}\mbox{\hyperlink{group___peripheral__registers__structures_gaee19a30c9fa326bb10b547e4eaf4e250}{00677}} \textcolor{preprocessor}{\#define BKPSRAM\_BB\_BASE       ((uint32\_t)0x42024000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00679}00679 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00680}\mbox{\hyperlink{group___peripheral__registers__structures_ga05e8f3d2e5868754a7cd88614955aecc}{00680}} \textcolor{preprocessor}{\#define SRAM\_BASE             SRAM1\_BASE}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00681}00681 \textcolor{preprocessor}{\#define SRAM\_BB\_BASE          SRAM1\_BB\_BASE}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00682}00682 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00683}00683 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00685}\mbox{\hyperlink{group___peripheral__registers__structures_ga45666d911f39addd4c8c0a0ac3388cfb}{00685}} \textcolor{preprocessor}{\#define APB1PERIPH\_BASE       PERIPH\_BASE}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00686}\mbox{\hyperlink{group___peripheral__registers__structures_ga25b99d6065f1c8f751e78f43ade652cb}{00686}} \textcolor{preprocessor}{\#define APB2PERIPH\_BASE       (PERIPH\_BASE + 0x00010000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00687}\mbox{\hyperlink{group___peripheral__registers__structures_ga811a9a4ca17f0a50354a9169541d56c4}{00687}} \textcolor{preprocessor}{\#define AHB1PERIPH\_BASE       (PERIPH\_BASE + 0x00020000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00688}00688 \textcolor{preprocessor}{\#define AHB2PERIPH\_BASE       (PERIPH\_BASE + 0x10000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00689}00689 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00691}\mbox{\hyperlink{group___peripheral__registers__structures_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{00691}} \textcolor{preprocessor}{\#define TIM2\_BASE             (APB1PERIPH\_BASE + 0x0000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00692}\mbox{\hyperlink{group___peripheral__registers__structures_gaf0c34a518f87e1e505cd2332e989564a}{00692}} \textcolor{preprocessor}{\#define TIM3\_BASE             (APB1PERIPH\_BASE + 0x0400)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00693}\mbox{\hyperlink{group___peripheral__registers__structures_ga56e2d44b0002f316527b8913866a370d}{00693}} \textcolor{preprocessor}{\#define TIM4\_BASE             (APB1PERIPH\_BASE + 0x0800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00694}\mbox{\hyperlink{group___peripheral__registers__structures_ga3e1671477190d065ba7c944558336d7e}{00694}} \textcolor{preprocessor}{\#define TIM5\_BASE             (APB1PERIPH\_BASE + 0x0C00)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00695}\mbox{\hyperlink{group___peripheral__registers__structures_ga4265e665d56225412e57a61d87417022}{00695}} \textcolor{preprocessor}{\#define RTC\_BASE              (APB1PERIPH\_BASE + 0x2800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00696}\mbox{\hyperlink{group___peripheral__registers__structures_ga9a5bf4728ab93dea5b569f5b972cbe62}{00696}} \textcolor{preprocessor}{\#define WWDG\_BASE             (APB1PERIPH\_BASE + 0x2C00)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00697}\mbox{\hyperlink{group___peripheral__registers__structures_ga8543ee4997296af5536b007cd4748f55}{00697}} \textcolor{preprocessor}{\#define IWDG\_BASE             (APB1PERIPH\_BASE + 0x3000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00698}\mbox{\hyperlink{group___peripheral__registers__structures_gaa5f7b241ed5b756decd835300c9e7bc9}{00698}} \textcolor{preprocessor}{\#define I2S2ext\_BASE          (APB1PERIPH\_BASE + 0x3400)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00699}\mbox{\hyperlink{group___peripheral__registers__structures_gac3e357b4c25106ed375fb1affab6bb86}{00699}} \textcolor{preprocessor}{\#define SPI2\_BASE             (APB1PERIPH\_BASE + 0x3800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00700}\mbox{\hyperlink{group___peripheral__registers__structures_gae634fe8faa6922690e90fbec2fc86162}{00700}} \textcolor{preprocessor}{\#define SPI3\_BASE             (APB1PERIPH\_BASE + 0x3C00)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00701}\mbox{\hyperlink{group___peripheral__registers__structures_ga89b61d6e6b09e94f3fccb7bef34e0263}{00701}} \textcolor{preprocessor}{\#define I2S3ext\_BASE          (APB1PERIPH\_BASE + 0x4000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00702}\mbox{\hyperlink{group___peripheral__registers__structures_gade83162a04bca0b15b39018a8e8ec090}{00702}} \textcolor{preprocessor}{\#define USART2\_BASE           (APB1PERIPH\_BASE + 0x4400)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00703}\mbox{\hyperlink{group___peripheral__registers__structures_gacd72dbffb1738ca87c838545c4eb85a3}{00703}} \textcolor{preprocessor}{\#define I2C1\_BASE             (APB1PERIPH\_BASE + 0x5400)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00704}\mbox{\hyperlink{group___peripheral__registers__structures_ga04bda70f25c795fb79f163b633ad4a5d}{00704}} \textcolor{preprocessor}{\#define I2C2\_BASE             (APB1PERIPH\_BASE + 0x5800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00705}\mbox{\hyperlink{group___peripheral__registers__structures_ga4e8b9198748235a1729e1e8f8f24983b}{00705}} \textcolor{preprocessor}{\#define I2C3\_BASE             (APB1PERIPH\_BASE + 0x5C00)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00706}00706 \textcolor{preprocessor}{\#define PWR\_BASE              (APB1PERIPH\_BASE + 0x7000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00707}00707 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00709}\mbox{\hyperlink{group___peripheral__registers__structures_gaf8aa324ca5011b8173ab16585ed7324a}{00709}} \textcolor{preprocessor}{\#define TIM1\_BASE             (APB2PERIPH\_BASE + 0x0000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00710}\mbox{\hyperlink{group___peripheral__registers__structures_ga86162ab3f740db9026c1320d46938b4d}{00710}} \textcolor{preprocessor}{\#define USART1\_BASE           (APB2PERIPH\_BASE + 0x1000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00711}\mbox{\hyperlink{group___peripheral__registers__structures_gade4d3907fd0387ee832f426f52d568bb}{00711}} \textcolor{preprocessor}{\#define USART6\_BASE           (APB2PERIPH\_BASE + 0x1400)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00712}\mbox{\hyperlink{group___peripheral__registers__structures_ga695c9a2f892363a1c942405c8d351b91}{00712}} \textcolor{preprocessor}{\#define ADC1\_BASE             (APB2PERIPH\_BASE + 0x2000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00713}\mbox{\hyperlink{group___peripheral__registers__structures_gad06cb9e5985bd216a376f26f22303cd6}{00713}} \textcolor{preprocessor}{\#define ADC\_BASE              (APB2PERIPH\_BASE + 0x2300)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00714}\mbox{\hyperlink{group___peripheral__registers__structures_ga95dd0abbc6767893b4b02935fa846f52}{00714}} \textcolor{preprocessor}{\#define SDIO\_BASE             (APB2PERIPH\_BASE + 0x2C00)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00715}\mbox{\hyperlink{group___peripheral__registers__structures_ga50cd8b47929f18b05efbd0f41253bf8d}{00715}} \textcolor{preprocessor}{\#define SPI1\_BASE             (APB2PERIPH\_BASE + 0x3000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00716}\mbox{\hyperlink{group___peripheral__registers__structures_gac5cfaedf263cee1e79554665f921c708}{00716}} \textcolor{preprocessor}{\#define SPI4\_BASE             (APB2PERIPH\_BASE + 0x3400)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00717}\mbox{\hyperlink{group___peripheral__registers__structures_ga62246020bf3b34b6a4d8d0e84ec79d3d}{00717}} \textcolor{preprocessor}{\#define SYSCFG\_BASE           (APB2PERIPH\_BASE + 0x3800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00718}\mbox{\hyperlink{group___peripheral__registers__structures_ga87371508b3bcdcd98cd1ec629be29061}{00718}} \textcolor{preprocessor}{\#define EXTI\_BASE             (APB2PERIPH\_BASE + 0x3C00)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00719}\mbox{\hyperlink{group___peripheral__registers__structures_ga92ae902be7902560939223dd765ece08}{00719}} \textcolor{preprocessor}{\#define TIM9\_BASE             (APB2PERIPH\_BASE + 0x4000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00720}\mbox{\hyperlink{group___peripheral__registers__structures_ga3eff32f3801db31fb4b61d5618cad54a}{00720}} \textcolor{preprocessor}{\#define TIM10\_BASE            (APB2PERIPH\_BASE + 0x4400)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00721}00721 \textcolor{preprocessor}{\#define TIM11\_BASE            (APB2PERIPH\_BASE + 0x4800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00722}00722 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00724}\mbox{\hyperlink{group___peripheral__registers__structures_gad7723846cc5db8e43a44d78cf21f6efa}{00724}} \textcolor{preprocessor}{\#define GPIOA\_BASE            (AHB1PERIPH\_BASE + 0x0000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00725}\mbox{\hyperlink{group___peripheral__registers__structures_gac944a89eb789000ece920c0f89cb6a68}{00725}} \textcolor{preprocessor}{\#define GPIOB\_BASE            (AHB1PERIPH\_BASE + 0x0400)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00726}\mbox{\hyperlink{group___peripheral__registers__structures_ga26f267dc35338eef219544c51f1e6b3f}{00726}} \textcolor{preprocessor}{\#define GPIOC\_BASE            (AHB1PERIPH\_BASE + 0x0800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00727}\mbox{\hyperlink{group___peripheral__registers__structures_ga1a93ab27129f04064089616910c296ec}{00727}} \textcolor{preprocessor}{\#define GPIOD\_BASE            (AHB1PERIPH\_BASE + 0x0C00)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00728}\mbox{\hyperlink{group___peripheral__registers__structures_gab487b1983d936c4fee3e9e88b95aad9d}{00728}} \textcolor{preprocessor}{\#define GPIOE\_BASE            (AHB1PERIPH\_BASE + 0x1000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00729}\mbox{\hyperlink{group___peripheral__registers__structures_gaee4716389f3a1c727495375b76645608}{00729}} \textcolor{preprocessor}{\#define GPIOH\_BASE            (AHB1PERIPH\_BASE + 0x1C00)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00730}\mbox{\hyperlink{group___peripheral__registers__structures_ga656a447589e785594cbf2f45c835ad7e}{00730}} \textcolor{preprocessor}{\#define CRC\_BASE              (AHB1PERIPH\_BASE + 0x3000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00731}\mbox{\hyperlink{group___peripheral__registers__structures_ga0e681b03f364532055d88f63fec0d99d}{00731}} \textcolor{preprocessor}{\#define RCC\_BASE              (AHB1PERIPH\_BASE + 0x3800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00732}\mbox{\hyperlink{group___peripheral__registers__structures_ga8e21f4845015730c5731763169ec0e9b}{00732}} \textcolor{preprocessor}{\#define FLASH\_R\_BASE          (AHB1PERIPH\_BASE + 0x3C00)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00733}\mbox{\hyperlink{group___peripheral__registers__structures_gab2d8a917a0e4ea99a22ac6ebf279bc72}{00733}} \textcolor{preprocessor}{\#define DMA1\_BASE             (AHB1PERIPH\_BASE + 0x6000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00734}\mbox{\hyperlink{group___peripheral__registers__structures_ga0d3c52aa35dcc68f78b704dfde57ba95}{00734}} \textcolor{preprocessor}{\#define DMA1\_Stream0\_BASE     (DMA1\_BASE + 0x010)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00735}\mbox{\hyperlink{group___peripheral__registers__structures_ga5b4152cef577e37eccc9311d8bdbf3c2}{00735}} \textcolor{preprocessor}{\#define DMA1\_Stream1\_BASE     (DMA1\_BASE + 0x028)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00736}\mbox{\hyperlink{group___peripheral__registers__structures_ga48a551ee91d3f07dd74347fdb35c703d}{00736}} \textcolor{preprocessor}{\#define DMA1\_Stream2\_BASE     (DMA1\_BASE + 0x040)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00737}\mbox{\hyperlink{group___peripheral__registers__structures_gac51deb54ff7cfe1290dfcf517ae67127}{00737}} \textcolor{preprocessor}{\#define DMA1\_Stream3\_BASE     (DMA1\_BASE + 0x058)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00738}\mbox{\hyperlink{group___peripheral__registers__structures_ga757a3c0d866c0fe68c6176156065a26b}{00738}} \textcolor{preprocessor}{\#define DMA1\_Stream4\_BASE     (DMA1\_BASE + 0x070)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00739}\mbox{\hyperlink{group___peripheral__registers__structures_ga0ded7bed8969fe2e2d616e7f90eb7654}{00739}} \textcolor{preprocessor}{\#define DMA1\_Stream5\_BASE     (DMA1\_BASE + 0x088)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00740}\mbox{\hyperlink{group___peripheral__registers__structures_ga58998ddc40adb6361704d6c9dad08125}{00740}} \textcolor{preprocessor}{\#define DMA1\_Stream6\_BASE     (DMA1\_BASE + 0x0A0)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00741}\mbox{\hyperlink{group___peripheral__registers__structures_ga82186dd6d3f60995d428b34c041919d7}{00741}} \textcolor{preprocessor}{\#define DMA1\_Stream7\_BASE     (DMA1\_BASE + 0x0B8)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00742}\mbox{\hyperlink{group___peripheral__registers__structures_gab72a9ae145053ee13d1d491fb5c1df64}{00742}} \textcolor{preprocessor}{\#define DMA2\_BASE             (AHB1PERIPH\_BASE + 0x6400)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00743}\mbox{\hyperlink{group___peripheral__registers__structures_gac4c67b24726ba6b94d03adb351bcec4d}{00743}} \textcolor{preprocessor}{\#define DMA2\_Stream0\_BASE     (DMA2\_BASE + 0x010)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00744}\mbox{\hyperlink{group___peripheral__registers__structures_ga35512bdc3f5e9df4557c2fbe7935d0b1}{00744}} \textcolor{preprocessor}{\#define DMA2\_Stream1\_BASE     (DMA2\_BASE + 0x028)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00745}\mbox{\hyperlink{group___peripheral__registers__structures_gaed33a06f08188466f2ede06160984e9a}{00745}} \textcolor{preprocessor}{\#define DMA2\_Stream2\_BASE     (DMA2\_BASE + 0x040)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00746}\mbox{\hyperlink{group___peripheral__registers__structures_gaf3a9480e08c6ae94f4482e0cdaebdd17}{00746}} \textcolor{preprocessor}{\#define DMA2\_Stream3\_BASE     (DMA2\_BASE + 0x058)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00747}\mbox{\hyperlink{group___peripheral__registers__structures_gad1e67740e6301233473f64638145dd1f}{00747}} \textcolor{preprocessor}{\#define DMA2\_Stream4\_BASE     (DMA2\_BASE + 0x070)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00748}\mbox{\hyperlink{group___peripheral__registers__structures_gaed1460fdc407b6decfbffccb0260d0af}{00748}} \textcolor{preprocessor}{\#define DMA2\_Stream5\_BASE     (DMA2\_BASE + 0x088)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00749}\mbox{\hyperlink{group___peripheral__registers__structures_ga5e81174c96fd204fa7c82c815e85c8e6}{00749}} \textcolor{preprocessor}{\#define DMA2\_Stream6\_BASE     (DMA2\_BASE + 0x0A0)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00750}\mbox{\hyperlink{group___peripheral__registers__structures_gaa9faa708ad2440d24eb1064cba9bb06d}{00750}} \textcolor{preprocessor}{\#define DMA2\_Stream7\_BASE     (DMA2\_BASE + 0x0B8)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00751}00751 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00752}00752 \textcolor{comment}{/* Debug MCU registers base address */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00753}00753 \textcolor{preprocessor}{\#define DBGMCU\_BASE           ((uint32\_t )0xE0042000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00754}00754 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00756}\mbox{\hyperlink{group___peripheral__registers__structures_gaa86d4c80849a74938924e73937b904e7}{00756}} \textcolor{preprocessor}{\#define USB\_OTG\_FS\_PERIPH\_BASE               ((uint32\_t )0x50000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00757}00757 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00758}\mbox{\hyperlink{group___peripheral__registers__structures_ga044aa4388e72d9d47a03f387fb8926fb}{00758}} \textcolor{preprocessor}{\#define USB\_OTG\_GLOBAL\_BASE                  ((uint32\_t )0x000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00759}\mbox{\hyperlink{group___peripheral__registers__structures_ga4d74a337597a77b1fca978202b519a18}{00759}} \textcolor{preprocessor}{\#define USB\_OTG\_DEVICE\_BASE                  ((uint32\_t )0x800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00760}\mbox{\hyperlink{group___peripheral__registers__structures_gad8f69041452615aeb3948600e3882246}{00760}} \textcolor{preprocessor}{\#define USB\_OTG\_IN\_ENDPOINT\_BASE             ((uint32\_t )0x900)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00761}\mbox{\hyperlink{group___peripheral__registers__structures_gaf0e972b8f028ecf44a652029efbd4642}{00761}} \textcolor{preprocessor}{\#define USB\_OTG\_OUT\_ENDPOINT\_BASE            ((uint32\_t )0xB00)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00762}\mbox{\hyperlink{group___peripheral__registers__structures_ga6fdb7429ad88e2d69440d6ecc4f4199e}{00762}} \textcolor{preprocessor}{\#define USB\_OTG\_EP\_REG\_SIZE                  ((uint32\_t )0x20)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00763}\mbox{\hyperlink{group___peripheral__registers__structures_ga3bb2dd6c82eefd8587b6146ba36ae071}{00763}} \textcolor{preprocessor}{\#define USB\_OTG\_HOST\_BASE                    ((uint32\_t )0x400)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00764}\mbox{\hyperlink{group___peripheral__registers__structures_ga42f433cb79ca69f09972e690fda6737a}{00764}} \textcolor{preprocessor}{\#define USB\_OTG\_HOST\_PORT\_BASE               ((uint32\_t )0x440)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00765}\mbox{\hyperlink{group___peripheral__registers__structures_ga942c8c5241b80fbcf638fea0fa18bebd}{00765}} \textcolor{preprocessor}{\#define USB\_OTG\_HOST\_CHANNEL\_BASE            ((uint32\_t )0x500)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00766}\mbox{\hyperlink{group___peripheral__registers__structures_ga266cb1dbb50faf447f9c15d2ee93a522}{00766}} \textcolor{preprocessor}{\#define USB\_OTG\_HOST\_CHANNEL\_SIZE            ((uint32\_t )0x20)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00767}\mbox{\hyperlink{group___peripheral__registers__structures_gaa9766975aca084c257730879568bc7cf}{00767}} \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_BASE                 ((uint32\_t )0xE00)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00768}\mbox{\hyperlink{group___peripheral__registers__structures_gace340350802904868673f0e839c4fa04}{00768}} \textcolor{preprocessor}{\#define USB\_OTG\_FIFO\_BASE                    ((uint32\_t )0x1000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00769}\mbox{\hyperlink{group___peripheral__registers__structures_ga8781c4b2406c740d9fe540737a6a0188}{00769}} \textcolor{preprocessor}{\#define USB\_OTG\_FIFO\_SIZE                    ((uint32\_t )0x1000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00770}00770 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00778}\mbox{\hyperlink{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{00778}} \textcolor{preprocessor}{\#define TIM2                ((TIM\_TypeDef *) TIM2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00779}\mbox{\hyperlink{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}{00779}} \textcolor{preprocessor}{\#define TIM3                ((TIM\_TypeDef *) TIM3\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00780}\mbox{\hyperlink{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}{00780}} \textcolor{preprocessor}{\#define TIM4                ((TIM\_TypeDef *) TIM4\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00781}\mbox{\hyperlink{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}{00781}} \textcolor{preprocessor}{\#define TIM5                ((TIM\_TypeDef *) TIM5\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00782}\mbox{\hyperlink{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{00782}} \textcolor{preprocessor}{\#define RTC                 ((RTC\_TypeDef *) RTC\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00783}\mbox{\hyperlink{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{00783}} \textcolor{preprocessor}{\#define WWDG                ((WWDG\_TypeDef *) WWDG\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00784}\mbox{\hyperlink{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}{00784}} \textcolor{preprocessor}{\#define IWDG                ((IWDG\_TypeDef *) IWDG\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00785}\mbox{\hyperlink{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}{00785}} \textcolor{preprocessor}{\#define I2S2ext             ((SPI\_TypeDef *) I2S2ext\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00786}\mbox{\hyperlink{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}{00786}} \textcolor{preprocessor}{\#define SPI2                ((SPI\_TypeDef *) SPI2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00787}\mbox{\hyperlink{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}{00787}} \textcolor{preprocessor}{\#define SPI3                ((SPI\_TypeDef *) SPI3\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00788}\mbox{\hyperlink{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}{00788}} \textcolor{preprocessor}{\#define I2S3ext             ((SPI\_TypeDef *) I2S3ext\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00789}\mbox{\hyperlink{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{00789}} \textcolor{preprocessor}{\#define USART2              ((USART\_TypeDef *) USART2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00790}\mbox{\hyperlink{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{00790}} \textcolor{preprocessor}{\#define I2C1                ((I2C\_TypeDef *) I2C1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00791}\mbox{\hyperlink{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}{00791}} \textcolor{preprocessor}{\#define I2C2                ((I2C\_TypeDef *) I2C2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00792}\mbox{\hyperlink{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}{00792}} \textcolor{preprocessor}{\#define I2C3                ((I2C\_TypeDef *) I2C3\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00793}\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{00793}} \textcolor{preprocessor}{\#define PWR                 ((PWR\_TypeDef *) PWR\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00794}\mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{00794}} \textcolor{preprocessor}{\#define TIM1                ((TIM\_TypeDef *) TIM1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00795}\mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{00795}} \textcolor{preprocessor}{\#define USART1              ((USART\_TypeDef *) USART1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00796}\mbox{\hyperlink{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}{00796}} \textcolor{preprocessor}{\#define USART6              ((USART\_TypeDef *) USART6\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00797}\mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{00797}} \textcolor{preprocessor}{\#define ADC                 ((ADC\_Common\_TypeDef *) ADC\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00798}\mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{00798}} \textcolor{preprocessor}{\#define ADC1                ((ADC\_TypeDef *) ADC1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00799}\mbox{\hyperlink{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}{00799}} \textcolor{preprocessor}{\#define SDIO                ((SDIO\_TypeDef *) SDIO\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00800}\mbox{\hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{00800}} \textcolor{preprocessor}{\#define SPI1                ((SPI\_TypeDef *) SPI1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00801}\mbox{\hyperlink{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301}{00801}} \textcolor{preprocessor}{\#define SPI4                ((SPI\_TypeDef *) SPI4\_BASE) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00802}\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{00802}} \textcolor{preprocessor}{\#define SYSCFG              ((SYSCFG\_TypeDef *) SYSCFG\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00803}\mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{00803}} \textcolor{preprocessor}{\#define EXTI                ((EXTI\_TypeDef *) EXTI\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00804}\mbox{\hyperlink{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}{00804}} \textcolor{preprocessor}{\#define TIM9                ((TIM\_TypeDef *) TIM9\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00805}\mbox{\hyperlink{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}{00805}} \textcolor{preprocessor}{\#define TIM10               ((TIM\_TypeDef *) TIM10\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00806}\mbox{\hyperlink{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}{00806}} \textcolor{preprocessor}{\#define TIM11               ((TIM\_TypeDef *) TIM11\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00807}\mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{00807}} \textcolor{preprocessor}{\#define GPIOA               ((GPIO\_TypeDef *) GPIOA\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00808}\mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{00808}} \textcolor{preprocessor}{\#define GPIOB               ((GPIO\_TypeDef *) GPIOB\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00809}\mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{00809}} \textcolor{preprocessor}{\#define GPIOC               ((GPIO\_TypeDef *) GPIOC\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00810}\mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{00810}} \textcolor{preprocessor}{\#define GPIOD               ((GPIO\_TypeDef *) GPIOD\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00811}\mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{00811}} \textcolor{preprocessor}{\#define GPIOE               ((GPIO\_TypeDef *) GPIOE\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00812}\mbox{\hyperlink{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}{00812}} \textcolor{preprocessor}{\#define GPIOH               ((GPIO\_TypeDef *) GPIOH\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00813}\mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{00813}} \textcolor{preprocessor}{\#define CRC                 ((CRC\_TypeDef *) CRC\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00814}\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{00814}} \textcolor{preprocessor}{\#define RCC                 ((RCC\_TypeDef *) RCC\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00815}\mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{00815}} \textcolor{preprocessor}{\#define FLASH               ((FLASH\_TypeDef *) FLASH\_R\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00816}\mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{00816}} \textcolor{preprocessor}{\#define DMA1                ((DMA\_TypeDef *) DMA1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00817}\mbox{\hyperlink{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}{00817}} \textcolor{preprocessor}{\#define DMA1\_Stream0        ((DMA\_Stream\_TypeDef *) DMA1\_Stream0\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00818}\mbox{\hyperlink{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}{00818}} \textcolor{preprocessor}{\#define DMA1\_Stream1        ((DMA\_Stream\_TypeDef *) DMA1\_Stream1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00819}\mbox{\hyperlink{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}{00819}} \textcolor{preprocessor}{\#define DMA1\_Stream2        ((DMA\_Stream\_TypeDef *) DMA1\_Stream2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00820}\mbox{\hyperlink{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}{00820}} \textcolor{preprocessor}{\#define DMA1\_Stream3        ((DMA\_Stream\_TypeDef *) DMA1\_Stream3\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00821}\mbox{\hyperlink{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}{00821}} \textcolor{preprocessor}{\#define DMA1\_Stream4        ((DMA\_Stream\_TypeDef *) DMA1\_Stream4\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00822}\mbox{\hyperlink{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}{00822}} \textcolor{preprocessor}{\#define DMA1\_Stream5        ((DMA\_Stream\_TypeDef *) DMA1\_Stream5\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00823}\mbox{\hyperlink{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}{00823}} \textcolor{preprocessor}{\#define DMA1\_Stream6        ((DMA\_Stream\_TypeDef *) DMA1\_Stream6\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00824}\mbox{\hyperlink{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}{00824}} \textcolor{preprocessor}{\#define DMA1\_Stream7        ((DMA\_Stream\_TypeDef *) DMA1\_Stream7\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00825}\mbox{\hyperlink{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{00825}} \textcolor{preprocessor}{\#define DMA2                ((DMA\_TypeDef *) DMA2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00826}\mbox{\hyperlink{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}{00826}} \textcolor{preprocessor}{\#define DMA2\_Stream0        ((DMA\_Stream\_TypeDef *) DMA2\_Stream0\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00827}\mbox{\hyperlink{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}{00827}} \textcolor{preprocessor}{\#define DMA2\_Stream1        ((DMA\_Stream\_TypeDef *) DMA2\_Stream1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00828}\mbox{\hyperlink{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}{00828}} \textcolor{preprocessor}{\#define DMA2\_Stream2        ((DMA\_Stream\_TypeDef *) DMA2\_Stream2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00829}\mbox{\hyperlink{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}{00829}} \textcolor{preprocessor}{\#define DMA2\_Stream3        ((DMA\_Stream\_TypeDef *) DMA2\_Stream3\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00830}\mbox{\hyperlink{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}{00830}} \textcolor{preprocessor}{\#define DMA2\_Stream4        ((DMA\_Stream\_TypeDef *) DMA2\_Stream4\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00831}\mbox{\hyperlink{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}{00831}} \textcolor{preprocessor}{\#define DMA2\_Stream5        ((DMA\_Stream\_TypeDef *) DMA2\_Stream5\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00832}\mbox{\hyperlink{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}{00832}} \textcolor{preprocessor}{\#define DMA2\_Stream6        ((DMA\_Stream\_TypeDef *) DMA2\_Stream6\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00833}\mbox{\hyperlink{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}{00833}} \textcolor{preprocessor}{\#define DMA2\_Stream7        ((DMA\_Stream\_TypeDef *) DMA2\_Stream7\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00834}00834 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00835}\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{00835}} \textcolor{preprocessor}{\#define DBGMCU              ((DBGMCU\_TypeDef *) DBGMCU\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00836}00836 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00837}\mbox{\hyperlink{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}{00837}} \textcolor{preprocessor}{\#define USB\_OTG\_FS          ((USB\_OTG\_GlobalTypeDef *) USB\_OTG\_FS\_PERIPH\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00838}00838 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00851}00851 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00852}00852 \textcolor{comment}{/*                         Peripheral Registers\_Bits\_Definition               */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00853}00853 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00854}00854 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00855}00855 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00856}00856 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00857}00857 \textcolor{comment}{/*                        Analog to Digital Converter                         */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00858}00858 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00859}00859 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00860}00860 \textcolor{comment}{/********************  Bit definition for ADC\_SR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00861}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b7f27694281e4cad956da567e5583b2}{00861}} \textcolor{preprocessor}{\#define  ADC\_SR\_AWD                          ((uint32\_t)0x00000001)       }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00862}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dc295c5253743aeb2cda582953b7b53}{00862}} \textcolor{preprocessor}{\#define  ADC\_SR\_EOC                          ((uint32\_t)0x00000002)       }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00863}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc9f07589bb1a4e398781df372389b56}{00863}} \textcolor{preprocessor}{\#define  ADC\_SR\_JEOC                         ((uint32\_t)0x00000004)       }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00864}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7340a01ffec051c06e80a037eee58a14}{00864}} \textcolor{preprocessor}{\#define  ADC\_SR\_JSTRT                        ((uint32\_t)0x00000008)       }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00865}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45eb11ad986d8220cde9fa47a91ed222}{00865}} \textcolor{preprocessor}{\#define  ADC\_SR\_STRT                         ((uint32\_t)0x00000010)       }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00866}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e5211d5e3e53cdedf4d9d6fe4ce2a45}{00866}} \textcolor{preprocessor}{\#define  ADC\_SR\_OVR                          ((uint32\_t)0x00000020)       }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00868}00868 \textcolor{comment}{/*******************  Bit definition for ADC\_CR1 register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00869}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8bb755c7059bb2d4f5e2e999d2a2677}{00869}} \textcolor{preprocessor}{\#define  ADC\_CR1\_AWDCH                       ((uint32\_t)0x0000001F)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00870}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{00870}} \textcolor{preprocessor}{\#define  ADC\_CR1\_AWDCH\_0                     ((uint32\_t)0x00000001)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00871}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{00871}} \textcolor{preprocessor}{\#define  ADC\_CR1\_AWDCH\_1                     ((uint32\_t)0x00000002)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00872}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{00872}} \textcolor{preprocessor}{\#define  ADC\_CR1\_AWDCH\_2                     ((uint32\_t)0x00000004)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00873}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{00873}} \textcolor{preprocessor}{\#define  ADC\_CR1\_AWDCH\_3                     ((uint32\_t)0x00000008)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00874}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf37f3c0d7c72192803d0772e076cf8ee}{00874}} \textcolor{preprocessor}{\#define  ADC\_CR1\_AWDCH\_4                     ((uint32\_t)0x00000010)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00875}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa39fee2e812a7ca45998cccf32e90aea}{00875}} \textcolor{preprocessor}{\#define  ADC\_CR1\_EOCIE                       ((uint32\_t)0x00000020)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00876}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd44f86b189696d5a3780342516de722}{00876}} \textcolor{preprocessor}{\#define  ADC\_CR1\_AWDIE                       ((uint32\_t)0x00000040)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00877}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c46fc1dc6c63acf88821f46a8f6d5e7}{00877}} \textcolor{preprocessor}{\#define  ADC\_CR1\_JEOCIE                      ((uint32\_t)0x00000080)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00878}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeab75ece0c73dd97e8f21911ed22d06}{00878}} \textcolor{preprocessor}{\#define  ADC\_CR1\_SCAN                        ((uint32\_t)0x00000100)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00879}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c9fc31f19c04033dfa98e982519c451}{00879}} \textcolor{preprocessor}{\#define  ADC\_CR1\_AWDSGL                      ((uint32\_t)0x00000200)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00880}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6353cb0d564410358b3a086dd0241f8c}{00880}} \textcolor{preprocessor}{\#define  ADC\_CR1\_JAUTO                       ((uint32\_t)0x00000400)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00881}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd690297fc73fca40d797f4c90800b9a}{00881}} \textcolor{preprocessor}{\#define  ADC\_CR1\_DISCEN                      ((uint32\_t)0x00000800)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00882}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd06a2840346bf45ff335707db0b6e30}{00882}} \textcolor{preprocessor}{\#define  ADC\_CR1\_JDISCEN                     ((uint32\_t)0x00001000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00883}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa416a291023449ae82e7ef39844075}{00883}} \textcolor{preprocessor}{\#define  ADC\_CR1\_DISCNUM                     ((uint32\_t)0x0000E000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00884}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59ff81db7def261f0e84d5dbb6cca1ce}{00884}} \textcolor{preprocessor}{\#define  ADC\_CR1\_DISCNUM\_0                   ((uint32\_t)0x00002000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00885}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39940d3611126052f4f748934c629ebf}{00885}} \textcolor{preprocessor}{\#define  ADC\_CR1\_DISCNUM\_1                   ((uint32\_t)0x00004000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00886}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab73d5fdf276f5ef3965afdda78ac9e1e}{00886}} \textcolor{preprocessor}{\#define  ADC\_CR1\_DISCNUM\_2                   ((uint32\_t)0x00008000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00887}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4886de74bcd3a1e545094089f76fd0b3}{00887}} \textcolor{preprocessor}{\#define  ADC\_CR1\_JAWDEN                      ((uint32\_t)0x00400000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00888}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e006d43fcb9fe1306745c95a1bdd651}{00888}} \textcolor{preprocessor}{\#define  ADC\_CR1\_AWDEN                       ((uint32\_t)0x00800000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00889}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71e4a4c233895a2e7b6dd3ca6ca849e5}{00889}} \textcolor{preprocessor}{\#define  ADC\_CR1\_RES                         ((uint32\_t)0x03000000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00890}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfc432ddbd2140a92d877f6d9dc52417}{00890}} \textcolor{preprocessor}{\#define  ADC\_CR1\_RES\_0                       ((uint32\_t)0x01000000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00891}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga674904864f540043692a5b5ead9fae10}{00891}} \textcolor{preprocessor}{\#define  ADC\_CR1\_RES\_1                       ((uint32\_t)0x02000000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00892}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa892fda7c204bf18a33a059f28be0fba}{00892}} \textcolor{preprocessor}{\#define  ADC\_CR1\_OVRIE                       ((uint32\_t)0x04000000)         }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00894}00894 \textcolor{comment}{/*******************  Bit definition for ADC\_CR2 register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00895}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{00895}} \textcolor{preprocessor}{\#define  ADC\_CR2\_ADON                        ((uint32\_t)0x00000001)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00896}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49bb71a868c9d88a0f7bbe48918b2140}{00896}} \textcolor{preprocessor}{\#define  ADC\_CR2\_CONT                        ((uint32\_t)0x00000002)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00897}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga017309ac4b532bc8c607388f4e2cbbec}{00897}} \textcolor{preprocessor}{\#define  ADC\_CR2\_DMA                         ((uint32\_t)0x00000100)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00898}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8}{00898}} \textcolor{preprocessor}{\#define  ADC\_CR2\_DDS                         ((uint32\_t)0x00000200)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00899}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9dac2004ab20295e04012060ab24aeb}{00899}} \textcolor{preprocessor}{\#define  ADC\_CR2\_EOCS                        ((uint32\_t)0x00000400)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00900}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5950b5a7438a447584f6dd86c343362}{00900}} \textcolor{preprocessor}{\#define  ADC\_CR2\_ALIGN                       ((uint32\_t)0x00000800)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00901}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab3aa5d0e2a4b77960ec8f3b425a3eac}{00901}} \textcolor{preprocessor}{\#define  ADC\_CR2\_JEXTSEL                     ((uint32\_t)0x000F0000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00902}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa70c1f30e2101e2177ce564440203ba3}{00902}} \textcolor{preprocessor}{\#define  ADC\_CR2\_JEXTSEL\_0                   ((uint32\_t)0x00010000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00903}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99fa4a240d34ce231d6d0543bac7fd9b}{00903}} \textcolor{preprocessor}{\#define  ADC\_CR2\_JEXTSEL\_1                   ((uint32\_t)0x00020000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00904}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga571bb97f950181fedbc0d4756482713d}{00904}} \textcolor{preprocessor}{\#define  ADC\_CR2\_JEXTSEL\_2                   ((uint32\_t)0x00040000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00905}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae34f5dda7a153ffd927c9cd38999f822}{00905}} \textcolor{preprocessor}{\#define  ADC\_CR2\_JEXTSEL\_3                   ((uint32\_t)0x00080000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00906}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07330f702208792faca3a563dc4fd9c6}{00906}} \textcolor{preprocessor}{\#define  ADC\_CR2\_JEXTEN                      ((uint32\_t)0x00300000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00907}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b3c99510de210ff3137ff8de328889b}{00907}} \textcolor{preprocessor}{\#define  ADC\_CR2\_JEXTEN\_0                    ((uint32\_t)0x00100000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00908}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga949c70fdf36a32a6afcbf44fec123832}{00908}} \textcolor{preprocessor}{\#define  ADC\_CR2\_JEXTEN\_1                    ((uint32\_t)0x00200000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00909}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac12fe8a6cc24eef2ed2e1f1525855678}{00909}} \textcolor{preprocessor}{\#define  ADC\_CR2\_JSWSTART                    ((uint32\_t)0x00400000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00910}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{00910}} \textcolor{preprocessor}{\#define  ADC\_CR2\_EXTSEL                      ((uint32\_t)0x0F000000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00911}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{00911}} \textcolor{preprocessor}{\#define  ADC\_CR2\_EXTSEL\_0                    ((uint32\_t)0x01000000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00912}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{00912}} \textcolor{preprocessor}{\#define  ADC\_CR2\_EXTSEL\_1                    ((uint32\_t)0x02000000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00913}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{00913}} \textcolor{preprocessor}{\#define  ADC\_CR2\_EXTSEL\_2                    ((uint32\_t)0x04000000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00914}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{00914}} \textcolor{preprocessor}{\#define  ADC\_CR2\_EXTSEL\_3                    ((uint32\_t)0x08000000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00915}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{00915}} \textcolor{preprocessor}{\#define  ADC\_CR2\_EXTEN                       ((uint32\_t)0x30000000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00916}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3519da0cc6fbd31444a16244c70232e6}{00916}} \textcolor{preprocessor}{\#define  ADC\_CR2\_EXTEN\_0                     ((uint32\_t)0x10000000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00917}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17e37edddbb6ad791bffb350cca23d4d}{00917}} \textcolor{preprocessor}{\#define  ADC\_CR2\_EXTEN\_1                     ((uint32\_t)0x20000000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00918}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eae65bad1a6c975e1911eb5ba117468}{00918}} \textcolor{preprocessor}{\#define  ADC\_CR2\_SWSTART                     ((uint32\_t)0x40000000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00920}00920 \textcolor{comment}{/******************  Bit definition for ADC\_SMPR1 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00921}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32242a2c2156a012a7343bcb43d490d0}{00921}} \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP10                     ((uint32\_t)0x00000007)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00922}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a8996c53042759f01e966fb00351ebf}{00922}} \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP10\_0                   ((uint32\_t)0x00000001)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00923}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42b96f058436c8bdcfabe1e08c7edd61}{00923}} \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP10\_1                   ((uint32\_t)0x00000002)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00924}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289d89b4d92d7f685a8e44aeb9ddcded}{00924}} \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP10\_2                   ((uint32\_t)0x00000004)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00925}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c74d559f2a70a2e8c807b7bcaccd800}{00925}} \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP11                     ((uint32\_t)0x00000038)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00926}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60780d613953f48a2dfc8debce72fb28}{00926}} \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP11\_0                   ((uint32\_t)0x00000008)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00927}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa61e1dbafcae3e1c8eae4320a6e5ec5d}{00927}} \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP11\_1                   ((uint32\_t)0x00000010)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00928}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93a876a9a6d90cd30456433b7e38c3f2}{00928}} \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP11\_2                   ((uint32\_t)0x00000020)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00929}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433b5a7d944666fb7abed3b107c352fc}{00929}} \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP12                     ((uint32\_t)0x000001C0)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00930}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaac6ae97c00276d7472bc92a9edd6e2}{00930}} \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP12\_0                   ((uint32\_t)0x00000040)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00931}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6020f9d742e15650ad919aaccaf2ff6c}{00931}} \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP12\_1                   ((uint32\_t)0x00000080)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00932}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb59adb544d416e91ea0c12d4f39ccc9}{00932}} \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP12\_2                   ((uint32\_t)0x00000100)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00933}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2df120cd93a177ea17946a656259129e}{00933}} \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP13                     ((uint32\_t)0x00000E00)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00934}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49e7444d6cf630eccfd52fb4155bd553}{00934}} \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP13\_0                   ((uint32\_t)0x00000200)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00935}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5d5ad9d8d08feaee18d1f2d8d6787a1}{00935}} \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP13\_1                   ((uint32\_t)0x00000400)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00936}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4cd285d46485136deb6223377d0b17c}{00936}} \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP13\_2                   ((uint32\_t)0x00000800)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00937}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1574fc02a40f22fc751073e02ebb781}{00937}} \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP14                     ((uint32\_t)0x00007000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00938}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9243898272b1d27018c971eecfa57f78}{00938}} \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP14\_0                   ((uint32\_t)0x00001000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00939}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1016b8ca359247491a2a0a5d77aa1c22}{00939}} \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP14\_1                   ((uint32\_t)0x00002000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00940}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e658a8b72bac244bf919a874690e49e}{00940}} \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP14\_2                   ((uint32\_t)0x00004000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00941}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ae0043ad863f7710834217bc82c8ecf}{00941}} \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP15                     ((uint32\_t)0x00038000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00942}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5f8e555f5ece2ee632dd9d6c60d9584}{00942}} \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP15\_0                   ((uint32\_t)0x00008000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00943}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab978e10b7dcfe6c1b88dd4fef50498ac}{00943}} \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP15\_1                   ((uint32\_t)0x00010000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00944}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga045285e1c5ab9ae570e37fe627b0e117}{00944}} \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP15\_2                   ((uint32\_t)0x00020000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00945}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2925d05347e46e9c6a970214fa76bbec}{00945}} \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP16                     ((uint32\_t)0x001C0000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00946}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1a7d0ef695bd2017bcda3949f0134be}{00946}} \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP16\_0                   ((uint32\_t)0x00040000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00947}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga793ff2f46f51e1d485a9bd728687bf15}{00947}} \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP16\_1                   ((uint32\_t)0x00080000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00948}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade321fdbf74f830e54951ccfca285686}{00948}} \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP16\_2                   ((uint32\_t)0x00100000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00949}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9867370ecef7b99c32b8ecb44ad9e581}{00949}} \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP17                     ((uint32\_t)0x00E00000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00950}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42b004d74f288cb191bfc6a327f94480}{00950}} \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP17\_0                   ((uint32\_t)0x00200000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00951}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ac4c21586d6a353c208a5175906ecc1}{00951}} \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP17\_1                   ((uint32\_t)0x00400000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00952}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac81ceec799a7da2def4f33339bd5e273}{00952}} \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP17\_2                   ((uint32\_t)0x00800000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00953}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3c7d84a92899d950de236fe9d14df2c}{00953}} \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP18                     ((uint32\_t)0x07000000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00954}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6862168bb7688638764defc72120716b}{00954}} \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP18\_0                   ((uint32\_t)0x01000000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00955}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72a01c59a0a785b18235641b36735090}{00955}} \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP18\_1                   ((uint32\_t)0x02000000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00956}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec1addc9c417b4b7693768817b058059}{00956}} \textcolor{preprocessor}{\#define  ADC\_SMPR1\_SMP18\_2                   ((uint32\_t)0x04000000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00958}00958 \textcolor{comment}{/******************  Bit definition for ADC\_SMPR2 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00959}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a13b3c652e5759e2d8bc7e38889bc5e}{00959}} \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP0                      ((uint32\_t)0x00000007)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00960}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bde59fce56980a59a3dfdb0da7ebe0c}{00960}} \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP0\_0                    ((uint32\_t)0x00000001)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00961}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d5b6e025d8e70767914c144793b93e6}{00961}} \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP0\_1                    ((uint32\_t)0x00000002)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00962}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga361de56c56c45834fc837df349f155dc}{00962}} \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP0\_2                    ((uint32\_t)0x00000004)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00963}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b85dd0b1708cdf1bf403b07ad51da36}{00963}} \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP1                      ((uint32\_t)0x00000038)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00964}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa99de1a2d2bbe8921353114d03cb7f6}{00964}} \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP1\_0                    ((uint32\_t)0x00000008)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00965}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ceb41e5e3cb6ae7da28070bc0b07d2}{00965}} \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP1\_1                    ((uint32\_t)0x00000010)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00966}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b9efc8f9488d389301c4a6f9ef4427a}{00966}} \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP1\_2                    ((uint32\_t)0x00000020)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00967}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea6e1e298372596bcdcdf93e763b3683}{00967}} \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP2                      ((uint32\_t)0x000001C0)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00968}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97e2ac0d4d8afb3aa0b4c09c8fa1d018}{00968}} \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP2\_0                    ((uint32\_t)0x00000040)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00969}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83fe79e3e10b689a209dc5a724f89199}{00969}} \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP2\_1                    ((uint32\_t)0x00000080)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00970}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad580d376e0a0bcb34183a6d6735b3122}{00970}} \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP2\_2                    ((uint32\_t)0x00000100)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00971}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga081c3d61e5311a11cb046d56630e1fd0}{00971}} \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP3                      ((uint32\_t)0x00000E00)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00972}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1679a42f67ca4b9b9496dd6000fec01}{00972}} \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP3\_0                    ((uint32\_t)0x00000200)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00973}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bf92b0a67dcec9b3c325d58e7e517b0}{00973}} \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP3\_1                    ((uint32\_t)0x00000400)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00974}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40682268fa8534bd369eb64a329bdf46}{00974}} \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP3\_2                    ((uint32\_t)0x00000800)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00975}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeab838fcf0aace87b2163b96d208bb64}{00975}} \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP4                      ((uint32\_t)0x00007000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00976}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4123bce64dc4f1831f992b09d6db4f2}{00976}} \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP4\_0                    ((uint32\_t)0x00001000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00977}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3edf57b459804d17d5a588dd446c763}{00977}} \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP4\_1                    ((uint32\_t)0x00002000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00978}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2a2fd74311c4ffcaed4a8d1a3be2245}{00978}} \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP4\_2                    ((uint32\_t)0x00004000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00979}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9500281fa740994b9cfa6a7df8227849}{00979}} \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP5                      ((uint32\_t)0x00038000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00980}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22dd2b1695a4e7a4b1d4ec2b8e244ffc}{00980}} \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP5\_0                    ((uint32\_t)0x00008000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00981}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4de4f6c62646be62d0710dc46eb5e88}{00981}} \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP5\_1                    ((uint32\_t)0x00010000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00982}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c19081d82f2c6478c6aefc207778e1e}{00982}} \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP5\_2                    ((uint32\_t)0x00020000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00983}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64cd99c27d07298913541dbdc31aa8ae}{00983}} \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP6                      ((uint32\_t)0x001C0000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00984}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbebc0a7f368e5846408d768603d9b44}{00984}} \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP6\_0                    ((uint32\_t)0x00040000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00985}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27f59166864f7cd0a5e8e6b4450e72d3}{00985}} \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP6\_1                    ((uint32\_t)0x00080000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00986}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4139fac7e8ba3e604e35ba906880f909}{00986}} \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP6\_2                    ((uint32\_t)0x00100000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00987}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ec6ee971fc8b2d1890858df94a5c500}{00987}} \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP7                      ((uint32\_t)0x00E00000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00988}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f30003c59ab6c232d73aa446c77651a}{00988}} \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP7\_0                    ((uint32\_t)0x00200000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00989}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c8708fc97082257b43fa4534c721068}{00989}} \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP7\_1                    ((uint32\_t)0x00400000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00990}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e42897bdc25951a73bac060a7a065ca}{00990}} \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP7\_2                    ((uint32\_t)0x00800000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00991}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0695c289e658b772070a7f29797e9cc3}{00991}} \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP8                      ((uint32\_t)0x07000000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00992}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5f1d2290107eda2dfee33810779b0f6}{00992}} \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP8\_0                    ((uint32\_t)0x01000000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00993}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb9ce9d71f989bad0ed686caf4dd5250}{00993}} \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP8\_1                    ((uint32\_t)0x02000000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00994}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3756c6141f55c60da0bcd4d599e7d60d}{00994}} \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP8\_2                    ((uint32\_t)0x04000000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00995}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5348f83daaa38060702d7b9cfe2e4005}{00995}} \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP9                      ((uint32\_t)0x38000000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00996}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga892f18c89fbaafc74b7d67db74b41423}{00996}} \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP9\_0                    ((uint32\_t)0x08000000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00997}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a6949e61c5845a7ff2331b64cb579bc}{00997}} \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP9\_1                    ((uint32\_t)0x10000000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l00998}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga070135017850599b1e19766c6aa31cd1}{00998}} \textcolor{preprocessor}{\#define  ADC\_SMPR2\_SMP9\_2                    ((uint32\_t)0x20000000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01000}01000 \textcolor{comment}{/******************  Bit definition for ADC\_JOFR1 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01001}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad76f97130b391455094605a6c803026c}{01001}} \textcolor{preprocessor}{\#define  ADC\_JOFR1\_JOFFSET1                  ((uint32\_t)0x0FFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01003}01003 \textcolor{comment}{/******************  Bit definition for ADC\_JOFR2 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01004}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b15a9e9ce10303e233059c1de6d956c}{01004}} \textcolor{preprocessor}{\#define  ADC\_JOFR2\_JOFFSET2                  ((uint32\_t)0x0FFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01006}01006 \textcolor{comment}{/******************  Bit definition for ADC\_JOFR3 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01007}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga743e4c3a7cefc1a193146e77791c3985}{01007}} \textcolor{preprocessor}{\#define  ADC\_JOFR3\_JOFFSET3                  ((uint32\_t)0x0FFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01009}01009 \textcolor{comment}{/******************  Bit definition for ADC\_JOFR4 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01010}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0937f2f6a64bd6b7531ad553471b8d}{01010}} \textcolor{preprocessor}{\#define  ADC\_JOFR4\_JOFFSET4                  ((uint32\_t)0x0FFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01012}01012 \textcolor{comment}{/*******************  Bit definition for ADC\_HTR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01013}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad685f031174465e636ef75a5bd7b637d}{01013}} \textcolor{preprocessor}{\#define  ADC\_HTR\_HT                          ((uint32\_t)0x0FFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01015}01015 \textcolor{comment}{/*******************  Bit definition for ADC\_LTR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01016}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7ac18b970378acf726f04ae68232c24}{01016}} \textcolor{preprocessor}{\#define  ADC\_LTR\_LT                          ((uint32\_t)0x0FFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01018}01018 \textcolor{comment}{/*******************  Bit definition for ADC\_SQR1 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01019}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ae1998c0dd11275958e7347a92852fc}{01019}} \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ13                       ((uint32\_t)0x0000001F)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01020}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40d24ddd458198e7731d5abf9d15fc08}{01020}} \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ13\_0                     ((uint32\_t)0x00000001)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01021}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccdca8b0f3cab9f62ae2ffbb9c30546f}{01021}} \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ13\_1                     ((uint32\_t)0x00000002)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01022}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37e8723bfdc43da0b86e40a49b78c9ad}{01022}} \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ13\_2                     ((uint32\_t)0x00000004)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01023}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412374f7ce1f62ee187c819391898778}{01023}} \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ13\_3                     ((uint32\_t)0x00000008)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01024}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ca5e303f844f512c9a9cb5df9a1028}{01024}} \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ13\_4                     ((uint32\_t)0x00000010)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01025}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0251199146cb3d0d2c1c0608fbca585}{01025}} \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ14                       ((uint32\_t)0x000003E0)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01026}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde3a6d9e94aa1c2399e335911fd6212}{01026}} \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ14\_0                     ((uint32\_t)0x00000020)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01027}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bc61e4d3ea200e1fc3e9d621ebbd2b4}{01027}} \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ14\_1                     ((uint32\_t)0x00000040)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01028}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeea616e444521cd58c5d8d574c47ccf0}{01028}} \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ14\_2                     ((uint32\_t)0x00000080)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01029}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e0c9439633fb5c67c8f2138c9d2efae}{01029}} \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ14\_3                     ((uint32\_t)0x00000100)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01030}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea22b4dd0fbb26d2a0babbc483778b0e}{01030}} \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ14\_4                     ((uint32\_t)0x00000200)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01031}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23222c591c6d926f7a741bc9346f1d8f}{01031}} \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ15                       ((uint32\_t)0x00007C00)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01032}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbfbc70f67ce1d8f227e17a7f19c123b}{01032}} \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ15\_0                     ((uint32\_t)0x00000400)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01033}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac00e343ff0dd8f1f29e897148e3e070a}{01033}} \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ15\_1                     ((uint32\_t)0x00000800)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01034}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab63443b0c5a2eca60a8c9714f6f31c03}{01034}} \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ15\_2                     ((uint32\_t)0x00001000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01035}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf676d45ba227a2dc641b2afadfa7852}{01035}} \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ15\_3                     ((uint32\_t)0x00002000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01036}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dbc07d0904f60abcc15827ccab1a8c2}{01036}} \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ15\_4                     ((uint32\_t)0x00004000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01037}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafecb33099669a080cede6ce0236389e7}{01037}} \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ16                       ((uint32\_t)0x000F8000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01038}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3404d0bf04b8561bf93455d968b77ea9}{01038}} \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ16\_0                     ((uint32\_t)0x00008000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01039}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ea6af777051f14be5cf166dd4ae69d1}{01039}} \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ16\_1                     ((uint32\_t)0x00010000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01040}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf59e4a113346ac3daf6829c3321444f5}{01040}} \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ16\_2                     ((uint32\_t)0x00020000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01041}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6052517e5fcab3f58c42b59fb3ffee55}{01041}} \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ16\_3                     ((uint32\_t)0x00040000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01042}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7af851b5898b4421958e7a100602c8cd}{01042}} \textcolor{preprocessor}{\#define  ADC\_SQR1\_SQ16\_4                     ((uint32\_t)0x00080000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01043}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68a19a18d72f6d87c6f2b8cc8bfc6dc}{01043}} \textcolor{preprocessor}{\#define  ADC\_SQR1\_L                          ((uint32\_t)0x00F00000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01044}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00ec56fbf232492ec12c954e27d03c6c}{01044}} \textcolor{preprocessor}{\#define  ADC\_SQR1\_L\_0                        ((uint32\_t)0x00100000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01045}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52708c6570da08c295603e5b52461ecd}{01045}} \textcolor{preprocessor}{\#define  ADC\_SQR1\_L\_1                        ((uint32\_t)0x00200000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01046}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b914eeb128157c4acf6f6b9a4be5558}{01046}} \textcolor{preprocessor}{\#define  ADC\_SQR1\_L\_2                        ((uint32\_t)0x00400000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01047}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffdd34daa55da53d18055417ae895c47}{01047}} \textcolor{preprocessor}{\#define  ADC\_SQR1\_L\_3                        ((uint32\_t)0x00800000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01049}01049 \textcolor{comment}{/*******************  Bit definition for ADC\_SQR2 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01050}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f66f702fc124040956117f20ef8df4}{01050}} \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ7                        ((uint32\_t)0x0000001F)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01051}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12bbc822c10582a80f7e20a11038ce96}{01051}} \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ7\_0                      ((uint32\_t)0x00000001)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01052}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d0d7daf3b6db6ff4fa382495f6127c6}{01052}} \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ7\_1                      ((uint32\_t)0x00000002)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01053}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74bda24f18a95261661a944cecf45a52}{01053}} \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ7\_2                      ((uint32\_t)0x00000004)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01054}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2697675d008dda4e6a4905fc0f8d22af}{01054}} \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ7\_3                      ((uint32\_t)0x00000008)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01055}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c46dd0f30ef85094ca0cde2e8c00dac}{01055}} \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ7\_4                      ((uint32\_t)0x00000010)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01056}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga308ec58a8d20dcb3a348c30c332a0a8e}{01056}} \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ8                        ((uint32\_t)0x000003E0)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01057}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858717a28d6c26612ad4ced46863ba13}{01057}} \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ8\_0                      ((uint32\_t)0x00000020)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01058}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d06168a43b4845409f2fb9193ee474a}{01058}} \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ8\_1                      ((uint32\_t)0x00000040)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01059}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5eaea65d6719a8199639ec30bb8a07b}{01059}} \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ8\_2                      ((uint32\_t)0x00000080)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01060}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23e22da18926dd107adc69282a445412}{01060}} \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ8\_3                      ((uint32\_t)0x00000100)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01061}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacadd092f31f37bb129065be175673c63}{01061}} \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ8\_4                      ((uint32\_t)0x00000200)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01062}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5d91ecfc3d40cc6b1960544e526eb91}{01062}} \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ9                        ((uint32\_t)0x00007C00)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01063}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace032949b436d9af8a20ea10a349d55b}{01063}} \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ9\_0                      ((uint32\_t)0x00000400)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01064}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf43f1c5de0e73d6159fabc3681b891}{01064}} \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ9\_1                      ((uint32\_t)0x00000800)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01065}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3389c07a9de242151ffa434908fee39d}{01065}} \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ9\_2                      ((uint32\_t)0x00001000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01066}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f30540b9f2d33640ea7d9652dc3c71}{01066}} \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ9\_3                      ((uint32\_t)0x00002000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01067}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga910e5bda9852d49117b76b0d9f420ef2}{01067}} \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ9\_4                      ((uint32\_t)0x00004000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01068}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e474b65f217ac21137b1d3f3cbb6bb}{01068}} \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ10                       ((uint32\_t)0x000F8000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01069}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5a36056dbfce703d22387432ac12262}{01069}} \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ10\_0                     ((uint32\_t)0x00008000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01070}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09a1de734fe67156af26edf3b8a61044}{01070}} \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ10\_1                     ((uint32\_t)0x00010000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01071}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1d6ad0a40e7171d40a964b361d1eb9}{01071}} \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ10\_2                     ((uint32\_t)0x00020000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01072}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24d63e60eabad897aa9b19dbe56da71e}{01072}} \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ10\_3                     ((uint32\_t)0x00040000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01073}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7df899f74116e6cb3205af2767840cfb}{01073}} \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ10\_4                     ((uint32\_t)0x00080000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01074}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bf491b9c1542fb0d0b83fc96166362e}{01074}} \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ11                       ((uint32\_t)0x01F00000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01075}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bc91fec2ef468c5d39d19beda9ecd3e}{01075}} \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ11\_0                     ((uint32\_t)0x00100000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01076}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e142789d2bd0584480e923754544ff5}{01076}} \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ11\_1                     ((uint32\_t)0x00200000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01077}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6b844fe698c16437e91c9e05a367a4c}{01077}} \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ11\_2                     ((uint32\_t)0x00400000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01078}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8127191e3c48f4e0952bdb5e196225}{01078}} \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ11\_3                     ((uint32\_t)0x00800000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01079}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e8a39f645505ef84cb94bbc8d21b8e0}{01079}} \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ11\_4                     ((uint32\_t)0x01000000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01080}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8731660b1710e63d5423cd31c11be184}{01080}} \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ12                       ((uint32\_t)0x3E000000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01081}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b2da909e54f8f6f61bf2bd2cd3e93e0}{01081}} \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ12\_0                     ((uint32\_t)0x02000000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01082}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5930c4a07d594aa23bc868526b42601}{01082}} \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ12\_1                     ((uint32\_t)0x04000000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01083}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga377805a21e7da2a66a3913a77bcc1e66}{01083}} \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ12\_2                     ((uint32\_t)0x08000000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01084}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e3b45cac9aeb68d33b31a0914692857}{01084}} \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ12\_3                     ((uint32\_t)0x10000000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01085}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6043d31a6cb9bd7c1542c3d41eb296c7}{01085}} \textcolor{preprocessor}{\#define  ADC\_SQR2\_SQ12\_4                     ((uint32\_t)0x20000000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01087}01087 \textcolor{comment}{/*******************  Bit definition for ADC\_SQR3 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01088}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52491114e8394648559004f3bae718d9}{01088}} \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ1                        ((uint32\_t)0x0000001F)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01089}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d3bb1c8bb48c7bcb0f7409db69f7b4}{01089}} \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ1\_0                      ((uint32\_t)0x00000001)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01090}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddb9af3a3b23a103fbc34c4f422fd2af}{01090}} \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ1\_1                      ((uint32\_t)0x00000002)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01091}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf591f43a15c0c2c5afae2598b8f2afc}{01091}} \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ1\_2                      ((uint32\_t)0x00000004)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01092}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05cfde0ef0e6a8dd6311f5cd7a806556}{01092}} \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ1\_3                      ((uint32\_t)0x00000008)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01093}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9981512f99a6c41ce107a9428d9cfdd0}{01093}} \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ1\_4                      ((uint32\_t)0x00000010)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01094}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60637fb25c099f8da72a8a36211f7a8c}{01094}} \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ2                        ((uint32\_t)0x000003E0)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01095}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaede0302eb64f023913c7a9e588d77937}{01095}} \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ2\_0                      ((uint32\_t)0x00000020)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01096}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga158ab7429a864634a46c81fdb51d7508}{01096}} \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ2\_1                      ((uint32\_t)0x00000040)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01097}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae729e21d590271c59c0d653300d5581c}{01097}} \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ2\_2                      ((uint32\_t)0x00000080)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01098}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf65c33275178a8777fa8fed8a01f7389}{01098}} \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ2\_3                      ((uint32\_t)0x00000100)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01099}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga990aeb689b7cc8f0bebb3dd6af7b27a6}{01099}} \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ2\_4                      ((uint32\_t)0x00000200)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01100}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga601f21b7c1e571fb8c5ff310aca021e1}{01100}} \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ3                        ((uint32\_t)0x00007C00)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01101}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fd2c154b5852cb08ce60b4adfa36313}{01101}} \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ3\_0                      ((uint32\_t)0x00000400)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01102}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214580377dd3a424ad819f14f6b025d4}{01102}} \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ3\_1                      ((uint32\_t)0x00000800)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01103}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabae2353b109c9cda2a176ea1f44db4fe}{01103}} \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ3\_2                      ((uint32\_t)0x00001000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01104}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d2f00d3372bd1d64bf4eb2271277ab0}{01104}} \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ3\_3                      ((uint32\_t)0x00002000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01105}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5279e505b1a59b223f30e5be139d5042}{01105}} \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ3\_4                      ((uint32\_t)0x00004000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01106}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fc43f70bb3c67c639678b91d852390b}{01106}} \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ4                        ((uint32\_t)0x000F8000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01107}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2a501b20cf758a7353efcb3f95a3a93}{01107}} \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ4\_0                      ((uint32\_t)0x00008000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01108}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffafa27fd561e4c7d419e3f665d80f2c}{01108}} \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ4\_1                      ((uint32\_t)0x00010000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01109}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0251fa70e400ee74f442d8fba2b1afb}{01109}} \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ4\_2                      ((uint32\_t)0x00020000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01110}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dc48c3c6b304517261486d8a63637ae}{01110}} \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ4\_3                      ((uint32\_t)0x00040000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01111}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe23b9e640df96ca84eab4b6b4f44083}{01111}} \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ4\_4                      ((uint32\_t)0x00080000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01112}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae841d68049442e4568b86322ed4be6f}{01112}} \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ5                        ((uint32\_t)0x01F00000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01113}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1de9fc24755b715c700c6442f4a396b}{01113}} \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ5\_0                      ((uint32\_t)0x00100000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01114}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f704feb58eecb39bc7f199577064172}{01114}} \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ5\_1                      ((uint32\_t)0x00200000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01115}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88a7994f637a75d105cc5975b154c373}{01115}} \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ5\_2                      ((uint32\_t)0x00400000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01116}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c6fce8f01e75c68124124061f67f0e}{01116}} \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ5\_3                      ((uint32\_t)0x00800000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01117}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0cad694c068ea8874b6504bd6ae885}{01117}} \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ5\_4                      ((uint32\_t)0x01000000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01118}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723792274b16b342d16d6a02fce74ba6}{01118}} \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ6                        ((uint32\_t)0x3E000000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01119}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b8b5293abd0601c543c13a0b53b335}{01119}} \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ6\_0                      ((uint32\_t)0x02000000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01120}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab29847362a613b43eeeda6db758d781e}{01120}} \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ6\_1                      ((uint32\_t)0x04000000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01121}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa92c8ea1bfb42ed80622770ae2dc41ab}{01121}} \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ6\_2                      ((uint32\_t)0x08000000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01122}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed2d7edb11fb84b02c175acff305a922}{01122}} \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ6\_3                      ((uint32\_t)0x10000000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01123}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78f9e51811549a6797ecfe1468def4ff}{01123}} \textcolor{preprocessor}{\#define  ADC\_SQR3\_SQ6\_4                      ((uint32\_t)0x20000000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01125}01125 \textcolor{comment}{/*******************  Bit definition for ADC\_JSQR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01126}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7fa15dfe51b084b36cb5df2fbf44bb2}{01126}} \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ1                       ((uint32\_t)0x0000001F)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01127}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ea38b080462c4571524b5fcbfed292}{01127}} \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ1\_0                     ((uint32\_t)0x00000001)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01128}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabae36d7655fb1dce11e60ffa8e57b509}{01128}} \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ1\_1                     ((uint32\_t)0x00000002)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01129}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3e7a96d33f640444b40b70e9ee28671}{01129}} \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ1\_2                     ((uint32\_t)0x00000004)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01130}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6066a6aef47f317a5df0c9bbf59121fb}{01130}} \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ1\_3                     ((uint32\_t)0x00000008)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01131}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2c4baf98380a477cebb01be3e8f0594}{01131}} \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ1\_4                     ((uint32\_t)0x00000010)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01132}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e8446a5857e5379cff8cadf822e15d4}{01132}} \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ2                       ((uint32\_t)0x000003E0)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01133}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf0889d056b56e4a113142b3694166d}{01133}} \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ2\_0                     ((uint32\_t)0x00000020)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01134}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga048f97e9e332adb21eca27b647af1378}{01134}} \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ2\_1                     ((uint32\_t)0x00000040)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01135}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18bee187ed94e73b16eeea7501394581}{01135}} \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ2\_2                     ((uint32\_t)0x00000080)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01136}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78b031d11b56e49b2c28c1a79136b48a}{01136}} \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ2\_3                     ((uint32\_t)0x00000100)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01137}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064d6ccde30a22430c658b8efc431e59}{01137}} \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ2\_4                     ((uint32\_t)0x00000200)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01138}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2fbdc1b854a54c4288402c2d3a7fca9}{01138}} \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ3                       ((uint32\_t)0x00007C00)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01139}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12fbc27c3543f23125f632dfa60fdc98}{01139}} \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ3\_0                     ((uint32\_t)0x00000400)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01140}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169ec7d371e3ee897b73c3ad84b6ed32}{01140}} \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ3\_1                     ((uint32\_t)0x00000800)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01141}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga693542d5a536304f364476589ba0bec9}{01141}} \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ3\_2                     ((uint32\_t)0x00001000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01142}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga139ddd01c0faf219dca844477453149e}{01142}} \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ3\_3                     ((uint32\_t)0x00002000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01143}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1452b8cf4acc90fb522d90751043aac}{01143}} \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ3\_4                     ((uint32\_t)0x00004000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01144}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a279051ef198ee34cad73743b996f4}{01144}} \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ4                       ((uint32\_t)0x000F8000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01145}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e250d329673c02f7a0d24d25e83649}{01145}} \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ4\_0                     ((uint32\_t)0x00008000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01146}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30dad81d708c35136e2da4e96cfe07b7}{01146}} \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ4\_1                     ((uint32\_t)0x00010000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01147}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ceab97acb95b31cb7448c9da38fc11a}{01147}} \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ4\_2                     ((uint32\_t)0x00020000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01148}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52f6571e7efed6a0f72df19c66d3c917}{01148}} \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ4\_3                     ((uint32\_t)0x00040000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01149}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaede3a17ef541039943d9dcd85df223ca}{01149}} \textcolor{preprocessor}{\#define  ADC\_JSQR\_JSQ4\_4                     ((uint32\_t)0x00080000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01150}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}{01150}} \textcolor{preprocessor}{\#define  ADC\_JSQR\_JL                         ((uint32\_t)0x00300000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01151}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117a6719241f20dbd765bc34f9ffcd58}{01151}} \textcolor{preprocessor}{\#define  ADC\_JSQR\_JL\_0                       ((uint32\_t)0x00100000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01152}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f82ef3b6e6350b9e52e622daeaa3e6e}{01152}} \textcolor{preprocessor}{\#define  ADC\_JSQR\_JL\_1                       ((uint32\_t)0x00200000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01154}01154 \textcolor{comment}{/*******************  Bit definition for ADC\_JDR1 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01155}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{01155}} \textcolor{preprocessor}{\#define  ADC\_JDR1\_JDATA                      ((uint32\_t)0xFFFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01157}01157 \textcolor{comment}{/*******************  Bit definition for ADC\_JDR2 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01158}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fbd8801b9c60269ca477062985a08e8}{01158}} \textcolor{preprocessor}{\#define  ADC\_JDR2\_JDATA                      ((uint32\_t)0xFFFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01160}01160 \textcolor{comment}{/*******************  Bit definition for ADC\_JDR3 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01161}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae84e9e5928bb9ed1aef6c83089fb5ef}{01161}} \textcolor{preprocessor}{\#define  ADC\_JDR3\_JDATA                      ((uint32\_t)0xFFFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01163}01163 \textcolor{comment}{/*******************  Bit definition for ADC\_JDR4 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01164}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d8fafdad1fb1bb0f761fd833e7b0c1}{01164}} \textcolor{preprocessor}{\#define  ADC\_JDR4\_JDATA                      ((uint32\_t)0xFFFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01166}01166 \textcolor{comment}{/********************  Bit definition for ADC\_DR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01167}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada596183c4087696c486546e88176038}{01167}} \textcolor{preprocessor}{\#define  ADC\_DR\_DATA                         ((uint32\_t)0x0000FFFF)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01168}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67c396288ac97bfab2d37017bd536b98}{01168}} \textcolor{preprocessor}{\#define  ADC\_DR\_ADC2DATA                     ((uint32\_t)0xFFFF0000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01170}01170 \textcolor{comment}{/*******************  Bit definition for ADC\_CSR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01171}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e640f7443f14d01a37e29cff004223f}{01171}} \textcolor{preprocessor}{\#define  ADC\_CSR\_AWD1                        ((uint32\_t)0x00000001)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01172}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga715bcb019d713187aacd46f4482fa5f9}{01172}} \textcolor{preprocessor}{\#define  ADC\_CSR\_EOC1                        ((uint32\_t)0x00000002)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01173}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8a134d8b946f3549390294ef94b8d6}{01173}} \textcolor{preprocessor}{\#define  ADC\_CSR\_JEOC1                       ((uint32\_t)0x00000004)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01174}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1e6578b14d71c6d972c6d6f6d48eaa}{01174}} \textcolor{preprocessor}{\#define  ADC\_CSR\_JSTRT1                      ((uint32\_t)0x00000008)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01175}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78ff468cfaa299ef62ab7b8b9910e142}{01175}} \textcolor{preprocessor}{\#define  ADC\_CSR\_STRT1                       ((uint32\_t)0x00000010)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01176}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga321ed2ccdf98d3a3307947056a8c401a}{01176}} \textcolor{preprocessor}{\#define  ADC\_CSR\_DOVR1                       ((uint32\_t)0x00000020)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01177}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80d8090a99ec65807ed831fea0d5524c}{01177}} \textcolor{preprocessor}{\#define  ADC\_CSR\_AWD2                        ((uint32\_t)0x00000100)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01178}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga411d79254769bbb4eeb14964abad497a}{01178}} \textcolor{preprocessor}{\#define  ADC\_CSR\_EOC2                        ((uint32\_t)0x00000200)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01179}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf24dbb77fadc6f928b8e38199a08abc7}{01179}} \textcolor{preprocessor}{\#define  ADC\_CSR\_JEOC2                       ((uint32\_t)0x00000400)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01180}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca65d6d580299518fb7491e1cebac1d}{01180}} \textcolor{preprocessor}{\#define  ADC\_CSR\_JSTRT2                      ((uint32\_t)0x00000800)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01181}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9e79005049b17d08c28aeca86677655}{01181}} \textcolor{preprocessor}{\#define  ADC\_CSR\_STRT2                       ((uint32\_t)0x00001000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01182}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00e2a30df5568b5663e9f016743b3a35}{01182}} \textcolor{preprocessor}{\#define  ADC\_CSR\_DOVR2                       ((uint32\_t)0x00002000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01183}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8883de33c5a7b30c611db11340fec6d}{01183}} \textcolor{preprocessor}{\#define  ADC\_CSR\_AWD3                        ((uint32\_t)0x00010000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01184}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a94c410343ba459146b2bb17833a795}{01184}} \textcolor{preprocessor}{\#define  ADC\_CSR\_EOC3                        ((uint32\_t)0x00020000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01185}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7d3c36f449ef1ee9ee20c5686b4e974}{01185}} \textcolor{preprocessor}{\#define  ADC\_CSR\_JEOC3                       ((uint32\_t)0x00040000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01186}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94140d21b4c83d9f401cc459a7ec6060}{01186}} \textcolor{preprocessor}{\#define  ADC\_CSR\_JSTRT3                      ((uint32\_t)0x00080000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01187}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13ca665cc575b64588475723f5289d4a}{01187}} \textcolor{preprocessor}{\#define  ADC\_CSR\_STRT3                       ((uint32\_t)0x00100000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01188}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga396513974cf26f2a4aa0f36e755e227c}{01188}} \textcolor{preprocessor}{\#define  ADC\_CSR\_DOVR3                       ((uint32\_t)0x00200000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01190}01190 \textcolor{comment}{/*******************  Bit definition for ADC\_CCR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01191}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf70ab04667c7c7da0f29c0e5a6c48e68}{01191}} \textcolor{preprocessor}{\#define  ADC\_CCR\_MULTI                       ((uint32\_t)0x0000001F)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01192}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4e7104ce01e3a79b8f6138d87dc3684}{01192}} \textcolor{preprocessor}{\#define  ADC\_CCR\_MULTI\_0                     ((uint32\_t)0x00000001)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01193}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8781dec7f076b475b85f8470aee94d06}{01193}} \textcolor{preprocessor}{\#define  ADC\_CCR\_MULTI\_1                     ((uint32\_t)0x00000002)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01194}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6a5be6cff1227431b8d54dffcc1ce88}{01194}} \textcolor{preprocessor}{\#define  ADC\_CCR\_MULTI\_2                     ((uint32\_t)0x00000004)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01195}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae55be7b911b4c0272543f98a0dba5f20}{01195}} \textcolor{preprocessor}{\#define  ADC\_CCR\_MULTI\_3                     ((uint32\_t)0x00000008)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01196}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5087b3cb0d4570b80b3138c277bcbf6c}{01196}} \textcolor{preprocessor}{\#define  ADC\_CCR\_MULTI\_4                     ((uint32\_t)0x00000010)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01197}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c13aa04949ed520cf92613d3a619198}{01197}} \textcolor{preprocessor}{\#define  ADC\_CCR\_DELAY                       ((uint32\_t)0x00000F00)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01198}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22b71e9df8b1fca93802ad602341eb0b}{01198}} \textcolor{preprocessor}{\#define  ADC\_CCR\_DELAY\_0                     ((uint32\_t)0x00000100)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01199}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0d5785cb6c75e700517e88af188573}{01199}} \textcolor{preprocessor}{\#define  ADC\_CCR\_DELAY\_1                     ((uint32\_t)0x00000200)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01200}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17f85cbda5dcf9a392a29befb73c6ceb}{01200}} \textcolor{preprocessor}{\#define  ADC\_CCR\_DELAY\_2                     ((uint32\_t)0x00000400)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01201}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0216de7d6fcfa507c9aa1400972d862}{01201}} \textcolor{preprocessor}{\#define  ADC\_CCR\_DELAY\_3                     ((uint32\_t)0x00000800)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01202}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e745513bbc2e5e5a76ae999d5d535af}{01202}} \textcolor{preprocessor}{\#define  ADC\_CCR\_DDS                         ((uint32\_t)0x00002000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01203}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e346b21afcaeced784e6c80b3aa1fb4}{01203}} \textcolor{preprocessor}{\#define  ADC\_CCR\_DMA                         ((uint32\_t)0x0000C000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01204}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a42ee6ec5115244aef8f60d35abcc47}{01204}} \textcolor{preprocessor}{\#define  ADC\_CCR\_DMA\_0                       ((uint32\_t)0x00004000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01205}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdc9d29cafdd54e5c0dd752c358e1bc8}{01205}} \textcolor{preprocessor}{\#define  ADC\_CCR\_DMA\_1                       ((uint32\_t)0x00008000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01206}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a2ee019aef4c64fffc72141f7aaab2c}{01206}} \textcolor{preprocessor}{\#define  ADC\_CCR\_ADCPRE                      ((uint32\_t)0x00030000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01207}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3108cc8fb81f6efd1e93fa5f82ac313}{01207}} \textcolor{preprocessor}{\#define  ADC\_CCR\_ADCPRE\_0                    ((uint32\_t)0x00010000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01208}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa090830d2d359db04f365d46c6644d5}{01208}} \textcolor{preprocessor}{\#define  ADC\_CCR\_ADCPRE\_1                    ((uint32\_t)0x00020000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01209}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga519645e42dcf6b19af9c05dc40300abb}{01209}} \textcolor{preprocessor}{\#define  ADC\_CCR\_VBATE                       ((uint32\_t)0x00400000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01210}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc020d85a8740491ce3f218a0706f1dc}{01210}} \textcolor{preprocessor}{\#define  ADC\_CCR\_TSVREFE                     ((uint32\_t)0x00800000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01212}01212 \textcolor{comment}{/*******************  Bit definition for ADC\_CDR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01213}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d7a0a18c77816c45c5682c3884e3d56}{01213}} \textcolor{preprocessor}{\#define  ADC\_CDR\_DATA1                      ((uint32\_t)0x0000FFFF)         }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01214}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55f0776b9bf2612c194c1ab478d8a371}{01214}} \textcolor{preprocessor}{\#define  ADC\_CDR\_DATA2                      ((uint32\_t)0xFFFF0000)         }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01216}01216 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01217}01217 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01218}01218 \textcolor{comment}{/*                          CRC calculation unit                              */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01219}01219 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01220}01220 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01221}01221 \textcolor{comment}{/*******************  Bit definition for CRC\_DR register  *********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01222}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf4701d3b15924e657942ce3caa4105}{01222}} \textcolor{preprocessor}{\#define  CRC\_DR\_DR                           ((uint32\_t)0xFFFFFFFF) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01225}01225 \textcolor{comment}{/*******************  Bit definition for CRC\_IDR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01226}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a0feb3cf1d8c5871e663ca4a174cc0}{01226}} \textcolor{preprocessor}{\#define  CRC\_IDR\_IDR                         ((uint32\_t)0xFF)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01229}01229 \textcolor{comment}{/********************  Bit definition for CRC\_CR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01230}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d57481fb891a0964b40f721354c56d7}{01230}} \textcolor{preprocessor}{\#define  CRC\_CR\_RESET                        ((uint32\_t)0x01)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01232}01232 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01233}01233 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01234}01234 \textcolor{comment}{/*                                 Debug MCU                                  */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01235}01235 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01236}01236 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01237}01237 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01238}01238 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01239}01239 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01240}01240 \textcolor{comment}{/*                             DMA Controller                                 */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01241}01241 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01242}01242 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01243}01243 \textcolor{comment}{/********************  Bits definition for DMA\_SxCR register  *****************/} }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01244}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf353426d72702c7801416ba36d53dc6}{01244}} \textcolor{preprocessor}{\#define DMA\_SxCR\_CHSEL                       ((uint32\_t)0x0E000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01245}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d34dad5c7bdb97fdcadaebfed80d90}{01245}} \textcolor{preprocessor}{\#define DMA\_SxCR\_CHSEL\_0                     ((uint32\_t)0x02000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01246}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa59d7ef4d7e0895f18ca4ef1210edae}{01246}} \textcolor{preprocessor}{\#define DMA\_SxCR\_CHSEL\_1                     ((uint32\_t)0x04000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01247}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae001e60d3fd84c18bb5e2f96b695af38}{01247}} \textcolor{preprocessor}{\#define DMA\_SxCR\_CHSEL\_2                     ((uint32\_t)0x08000000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01248}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c1174bff38faf5d87b71521bce8f84f}{01248}} \textcolor{preprocessor}{\#define DMA\_SxCR\_MBURST                      ((uint32\_t)0x01800000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01249}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e3931a8f14ffe008b8717e1b3232fca}{01249}} \textcolor{preprocessor}{\#define DMA\_SxCR\_MBURST\_0                    ((uint32\_t)0x00800000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01250}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf28eac7212392083bbf1b3d475022b74}{01250}} \textcolor{preprocessor}{\#define DMA\_SxCR\_MBURST\_1                    ((uint32\_t)0x01000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01251}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502380abb155eb3b37a2ca9359e2da2e}{01251}} \textcolor{preprocessor}{\#define DMA\_SxCR\_PBURST                      ((uint32\_t)0x00600000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01252}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf0eee1ad1788868a194f95107057a16}{01252}} \textcolor{preprocessor}{\#define DMA\_SxCR\_PBURST\_0                    ((uint32\_t)0x00200000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01253}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga061207b2c654a0dd62e40187c9557eda}{01253}} \textcolor{preprocessor}{\#define DMA\_SxCR\_PBURST\_1                    ((uint32\_t)0x00400000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01254}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f597f58faf86d2b78ad931079f57305}{01254}} \textcolor{preprocessor}{\#define DMA\_SxCR\_ACK                         ((uint32\_t)0x00100000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01255}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd36c677ee53f56dc408cd549e64cf7d}{01255}} \textcolor{preprocessor}{\#define DMA\_SxCR\_CT                          ((uint32\_t)0x00080000)  }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01256}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53a1cde736b2afc5a394a67849f0c497}{01256}} \textcolor{preprocessor}{\#define DMA\_SxCR\_DBM                         ((uint32\_t)0x00040000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01257}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14c115d71a4e3b3c4da360108288154c}{01257}} \textcolor{preprocessor}{\#define DMA\_SxCR\_PL                          ((uint32\_t)0x00030000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01258}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b1b2f7bd6f0af932ff0fb7df9336b6}{01258}} \textcolor{preprocessor}{\#define DMA\_SxCR\_PL\_0                        ((uint32\_t)0x00010000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01259}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81817adc8c0ee54dea0f67a1a9e8eb77}{01259}} \textcolor{preprocessor}{\#define DMA\_SxCR\_PL\_1                        ((uint32\_t)0x00020000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01260}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb929908d2e7fdef2136c20c93377c70}{01260}} \textcolor{preprocessor}{\#define DMA\_SxCR\_PINCOS                      ((uint32\_t)0x00008000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01261}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a98cb706a722d726d8ec6e9fe4a773}{01261}} \textcolor{preprocessor}{\#define DMA\_SxCR\_MSIZE                       ((uint32\_t)0x00006000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01262}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39adb60b3394b61366691b45b8c2b80f}{01262}} \textcolor{preprocessor}{\#define DMA\_SxCR\_MSIZE\_0                     ((uint32\_t)0x00002000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01263}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c2ef08ab52de52b4e1fd785f60e263}{01263}} \textcolor{preprocessor}{\#define DMA\_SxCR\_MSIZE\_1                     ((uint32\_t)0x00004000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01264}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea0808f979c27b7b68d79ad511e95ea0}{01264}} \textcolor{preprocessor}{\#define DMA\_SxCR\_PSIZE                       ((uint32\_t)0x00001800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01265}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab05cf3e3f7c9edae5c70d59b3b75b14f}{01265}} \textcolor{preprocessor}{\#define DMA\_SxCR\_PSIZE\_0                     ((uint32\_t)0x00000800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01266}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f376d0900380a3045cbeadd6a037302}{01266}} \textcolor{preprocessor}{\#define DMA\_SxCR\_PSIZE\_1                     ((uint32\_t)0x00001000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01267}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga771a295832a584a3777ede523a691719}{01267}} \textcolor{preprocessor}{\#define DMA\_SxCR\_MINC                        ((uint32\_t)0x00000400)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01268}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29c5d5c559dd14646fdc170e74f1f03b}{01268}} \textcolor{preprocessor}{\#define DMA\_SxCR\_PINC                        ((uint32\_t)0x00000200)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01269}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc248dbc519cc580621cdadcdd8741fb}{01269}} \textcolor{preprocessor}{\#define DMA\_SxCR\_CIRC                        ((uint32\_t)0x00000100)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01270}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16bc78076551c42cbdc084e9d0006bd4}{01270}} \textcolor{preprocessor}{\#define DMA\_SxCR\_DIR                         ((uint32\_t)0x000000C0)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01271}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadca9547536f3d2f76577275964b4875e}{01271}} \textcolor{preprocessor}{\#define DMA\_SxCR\_DIR\_0                       ((uint32\_t)0x00000040)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01272}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac52c8d6ecad03bfe531867fa7457f2ae}{01272}} \textcolor{preprocessor}{\#define DMA\_SxCR\_DIR\_1                       ((uint32\_t)0x00000080)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01273}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11f412d256043bec3e01ceef7f2099f2}{01273}} \textcolor{preprocessor}{\#define DMA\_SxCR\_PFCTRL                      ((uint32\_t)0x00000020)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01274}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ae47cc2cd2e985d29cb6b0bb65da1d7}{01274}} \textcolor{preprocessor}{\#define DMA\_SxCR\_TCIE                        ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01275}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13a7fe097608bc5031d42ba69effed20}{01275}} \textcolor{preprocessor}{\#define DMA\_SxCR\_HTIE                        ((uint32\_t)0x00000008)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01276}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeee99c36ba3ea56cdb4f73a0b01fb602}{01276}} \textcolor{preprocessor}{\#define DMA\_SxCR\_TEIE                        ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01277}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaecc56f94a9af756d077cf7df1b6c41}{01277}} \textcolor{preprocessor}{\#define DMA\_SxCR\_DMEIE                       ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01278}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf69fe92e9a44167535365b0fe4ea9e}{01278}} \textcolor{preprocessor}{\#define DMA\_SxCR\_EN                          ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01279}01279 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01280}01280 \textcolor{comment}{/********************  Bits definition for DMA\_SxCNDTR register  **************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01281}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62e0e1a1121885de705e618855ba83b0}{01281}} \textcolor{preprocessor}{\#define DMA\_SxNDT                            ((uint32\_t)0x0000FFFF)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01282}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ae52f0e22e621d60861143ca6027852}{01282}} \textcolor{preprocessor}{\#define DMA\_SxNDT\_0                          ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01283}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c4223f0a871ccfee403988befa42d94}{01283}} \textcolor{preprocessor}{\#define DMA\_SxNDT\_1                          ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01284}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4766cc41262f7b530351ecc5939fc222}{01284}} \textcolor{preprocessor}{\#define DMA\_SxNDT\_2                          ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01285}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa43d96546fce4a436e4478a99ac0394}{01285}} \textcolor{preprocessor}{\#define DMA\_SxNDT\_3                          ((uint32\_t)0x00000008)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01286}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81412c27b9d192be6c8c251b3a750e3c}{01286}} \textcolor{preprocessor}{\#define DMA\_SxNDT\_4                          ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01287}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeff6beaa117fca4b6d1bbd87de34f674}{01287}} \textcolor{preprocessor}{\#define DMA\_SxNDT\_5                          ((uint32\_t)0x00000020)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01288}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7533a77655a960f82d08edfd2f4bf7ee}{01288}} \textcolor{preprocessor}{\#define DMA\_SxNDT\_6                          ((uint32\_t)0x00000040)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01289}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b2791b19fcf8586ffd28204bab2f2b4}{01289}} \textcolor{preprocessor}{\#define DMA\_SxNDT\_7                          ((uint32\_t)0x00000080)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01290}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6d77fc0aa9e027fc906f70f8e6a4aca}{01290}} \textcolor{preprocessor}{\#define DMA\_SxNDT\_8                          ((uint32\_t)0x00000100)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01291}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b4f096ed9b7f778e5b6beec36ca9698}{01291}} \textcolor{preprocessor}{\#define DMA\_SxNDT\_9                          ((uint32\_t)0x00000200)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01292}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64a0c2548db60b344bbbda72b53089ca}{01292}} \textcolor{preprocessor}{\#define DMA\_SxNDT\_10                         ((uint32\_t)0x00000400)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01293}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e37fe0da3a0c2e6ac94f999c8455187}{01293}} \textcolor{preprocessor}{\#define DMA\_SxNDT\_11                         ((uint32\_t)0x00000800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01294}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa27c8ece8e904ef16ea45be9f7733103}{01294}} \textcolor{preprocessor}{\#define DMA\_SxNDT\_12                         ((uint32\_t)0x00001000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01295}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f320a375482fe097d3f1579925013bb}{01295}} \textcolor{preprocessor}{\#define DMA\_SxNDT\_13                         ((uint32\_t)0x00002000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01296}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8882d292259d683b075bf6c4e009b3ae}{01296}} \textcolor{preprocessor}{\#define DMA\_SxNDT\_14                         ((uint32\_t)0x00004000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01297}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga386a1a2048a470bed80654cd548dea65}{01297}} \textcolor{preprocessor}{\#define DMA\_SxNDT\_15                         ((uint32\_t)0x00008000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01298}01298 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01299}01299 \textcolor{comment}{/********************  Bits definition for DMA\_SxFCR register  ****************/} }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01300}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba9ca2264bc381abe0f4183729ab1fb1}{01300}} \textcolor{preprocessor}{\#define DMA\_SxFCR\_FEIE                       ((uint32\_t)0x00000080)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01301}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56094479dc9b173b00ccfb199d8a2853}{01301}} \textcolor{preprocessor}{\#define DMA\_SxFCR\_FS                         ((uint32\_t)0x00000038)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01302}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccf0cb1a99fb8265535b15fc6a428060}{01302}} \textcolor{preprocessor}{\#define DMA\_SxFCR\_FS\_0                       ((uint32\_t)0x00000008)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01303}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b5dd8e40fe393762866522caa0ab842}{01303}} \textcolor{preprocessor}{\#define DMA\_SxFCR\_FS\_1                       ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01304}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51558a53d17a6deeed3937c15787361c}{01304}} \textcolor{preprocessor}{\#define DMA\_SxFCR\_FS\_2                       ((uint32\_t)0x00000020)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01305}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89406bb954742665691c0ac2f8d95ec9}{01305}} \textcolor{preprocessor}{\#define DMA\_SxFCR\_DMDIS                      ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01306}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44c16978164026a81f5b07280e800e7f}{01306}} \textcolor{preprocessor}{\#define DMA\_SxFCR\_FTH                        ((uint32\_t)0x00000003)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01307}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63716e11d34bca95927671055aa63fe8}{01307}} \textcolor{preprocessor}{\#define DMA\_SxFCR\_FTH\_0                      ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01308}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d780fc1222a183071c73e62a0524a1}{01308}} \textcolor{preprocessor}{\#define DMA\_SxFCR\_FTH\_1                      ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01309}01309 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01310}01310 \textcolor{comment}{/********************  Bits definition for DMA\_LISR register  *****************/} }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01311}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44e5bf8adbb2646d325cba8d5dd670d8}{01311}} \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF3                       ((uint32\_t)0x08000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01312}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10c891ee2ec333b7f87eea5886d574f}{01312}} \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF3                       ((uint32\_t)0x04000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01313}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dfaba3a5db7cdcbddf9ee5974b44c2f}{01313}} \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF3                       ((uint32\_t)0x02000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01314}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01fd1397b41221f5bdf6f107cb92e196}{01314}} \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF3                      ((uint32\_t)0x01000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01315}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5367443a1378eef82aed62ca22763952}{01315}} \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF3                       ((uint32\_t)0x00400000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01316}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf21350cce8c4cb5d7c6fcf5edc930cf8}{01316}} \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF2                       ((uint32\_t)0x00200000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01317}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ca25185d14a1f0c208ec8ceadc787a6}{01317}} \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF2                       ((uint32\_t)0x00100000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01318}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74d540802cadde42bdd6debae5d8ab89}{01318}} \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF2                       ((uint32\_t)0x00080000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01319}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc7edcd7404f0dcf19a724dfad22026a}{01319}} \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF2                      ((uint32\_t)0x00040000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01320}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99c42b194213872753460ef9b7745213}{01320}} \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF2                       ((uint32\_t)0x00010000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01321}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae02aec39ded937b3ce816d3df4520d9b}{01321}} \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF1                       ((uint32\_t)0x00000800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01322}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04304a9f8891e325247c0aaa4c9fac72}{01322}} \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF1                       ((uint32\_t)0x00000400)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01323}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cd826db0b9ea5544d1a93beb90f8972}{01323}} \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF1                       ((uint32\_t)0x00000200)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01324}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4903814bfc12dd6193416374fbddf8c}{01324}} \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF1                      ((uint32\_t)0x00000100)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01325}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbc4fecde60c09e12f10113a156bb922}{01325}} \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF1                       ((uint32\_t)0x00000040)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01326}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc3f7e52c0688bed4b71fa37666901d}{01326}} \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF0                       ((uint32\_t)0x00000020)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01327}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6181727d13abbc46283ff22ce359e3b9}{01327}} \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF0                       ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01328}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad43cdafa5acfcd683b7a2ee8976dd8ba}{01328}} \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF0                       ((uint32\_t)0x00000008)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01329}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72de97ebc9d063dceb38bada91c44878}{01329}} \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF0                      ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01330}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79bcc3f8e773206a66aba95c6f889d6f}{01330}} \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF0                       ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01331}01331 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01332}01332 \textcolor{comment}{/********************  Bits definition for DMA\_HISR register  *****************/} }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01333}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad20a0a5e103def436d4e329fc0888482}{01333}} \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF7                       ((uint32\_t)0x08000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01334}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf535d1a3209d2e2e0e616e2d7501525d}{01334}} \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF7                       ((uint32\_t)0x04000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01335}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga960f094539b5afc7f9d5e45b7909afe6}{01335}} \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF7                       ((uint32\_t)0x02000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01336}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bb23848f8a022a47ab4abd5aa9b7d39}{01336}} \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF7                      ((uint32\_t)0x01000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01337}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea53385fca360f16c4474db1cf18bc1}{01337}} \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF7                       ((uint32\_t)0x00400000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01338}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad29468aa609150e241d9ae62c477cf45}{01338}} \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF6                       ((uint32\_t)0x00200000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01339}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d39c14138e9ff216c203b288137144b}{01339}} \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF6                       ((uint32\_t)0x00100000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01340}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a7ec01955fb504a5aa4f9f16a9ac52c}{01340}} \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF6                       ((uint32\_t)0x00080000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01341}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7b58e7ba316d3fc296f4433b3e62c38}{01341}} \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF6                      ((uint32\_t)0x00040000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01342}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb297f94bde8d1aea580683d466ca8ca}{01342}} \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF6                       ((uint32\_t)0x00010000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01343}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f15eaf1dd30450d1d35ee517507321}{01343}} \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF5                       ((uint32\_t)0x00000800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01344}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8617bf8160d1027879ffd354e04908d9}{01344}} \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF5                       ((uint32\_t)0x00000400)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01345}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf16fb0e5d87f704c89824f961bfb7637}{01345}} \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF5                       ((uint32\_t)0x00000200)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01346}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5ee964eee9c88fa28d32ce3ea6478f2}{01346}} \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF5                      ((uint32\_t)0x00000100)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01347}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d62494b31bb830433ddd683f4872519}{01347}} \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF5                       ((uint32\_t)0x00000040)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01348}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcce25c245499f9e62cb757e1871d973}{01348}} \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF4                       ((uint32\_t)0x00000020)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01349}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadba8d24329c676d70560eda0b8c1e5b0}{01349}} \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF4                       ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01350}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9005d4b958193fbd701c879eede467c1}{01350}} \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF4                       ((uint32\_t)0x00000008)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01351}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf716f1bc12ea70f49802d84fb77646e8}{01351}} \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF4                      ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01352}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacab90057201b1da9774308ff3fb6cfa1}{01352}} \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF4                       ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01353}01353 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01354}01354 \textcolor{comment}{/********************  Bits definition for DMA\_LIFCR register  ****************/} }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01355}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5210736d34dc24eb9507975921233137}{01355}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF3                     ((uint32\_t)0x08000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01356}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ed3ab4e5d7975f985eb25dc65f99be3}{01356}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF3                     ((uint32\_t)0x04000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01357}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a51c601387d1ae49333d5ace8ae86ee}{01357}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF3                     ((uint32\_t)0x02000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01358}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabea10cdf2d3b0773b4e6b7fc9422f361}{01358}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF3                    ((uint32\_t)0x01000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01359}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9432964145dc55af9186aea425e9963}{01359}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF3                     ((uint32\_t)0x00400000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01360}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52d6df2b5ab2b43da273a702fe139b59}{01360}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF2                     ((uint32\_t)0x00200000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01361}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae19254e8ad726a73c6edc01bc7cf2cfa}{01361}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF2                     ((uint32\_t)0x00100000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01362}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9d761752657a3d268da5434a04c6c6a}{01362}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF2                     ((uint32\_t)0x00080000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01363}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7680fc5f5e6c0032044f1d8ab7766de8}{01363}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF2                    ((uint32\_t)0x00040000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01364}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0f58173c721a4cee3f3885b352fa2a3}{01364}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF2                     ((uint32\_t)0x00010000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01365}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7494c54901b8f5bcb4894d20b8cfafed}{01365}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF1                     ((uint32\_t)0x00000800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01366}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2f38b0c141a9afb3943276dacdcb969}{01366}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF1                     ((uint32\_t)0x00000400)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01367}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6d8adf52567aee2969492db65d448d4}{01367}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF1                     ((uint32\_t)0x00000200)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01368}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a5aea54a390886f7de82e87e6dfc936}{01368}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF1                    ((uint32\_t)0x00000100)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01369}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96cea0049553ab806bbc956f52528c37}{01369}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF1                     ((uint32\_t)0x00000040)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01370}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7a0b2cc41c63504195714614e59dc8e}{01370}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF0                     ((uint32\_t)0x00000020)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01371}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44f83ba08feb98240a553403d977b8d1}{01371}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF0                     ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01372}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5824a64683ce2039260c952d989bf420}{01372}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF0                     ((uint32\_t)0x00000008)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01373}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe80a122bf0537e8c95877ccf2b7b6d9}{01373}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF0                    ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01374}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6b8892189f3779f7fecf529ed87c74}{01374}} \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF0                     ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01375}01375 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01376}01376 \textcolor{comment}{/********************  Bits definition for DMA\_HIFCR  register  ****************/} }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01377}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf8056629f4948fb236b4339e213cc69}{01377}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF7                     ((uint32\_t)0x08000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01378}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95e9989cbd70b18d833bb4cfcb8afce9}{01378}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF7                     ((uint32\_t)0x04000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01379}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ab215e0b217547745beefb65dfefdf}{01379}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF7                     ((uint32\_t)0x02000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01380}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad70bf852fd8c24d79fcc104c950a589f}{01380}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF7                    ((uint32\_t)0x01000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01381}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50332abe2e7b5a4f9cffd65d9a29382a}{01381}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF7                     ((uint32\_t)0x00400000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01382}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd88be16962491e41e586f5109014bc6}{01382}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF6                     ((uint32\_t)0x00200000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01383}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed7cbbbc0602d00e101e3f57aa3b696a}{01383}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF6                     ((uint32\_t)0x00100000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01384}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e01e2f6a5cd1c800321e4121f8e788}{01384}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF6                     ((uint32\_t)0x00080000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01385}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f73fa93a4e01fbf279e920eca139807}{01385}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF6                    ((uint32\_t)0x00040000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01386}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a0a7f42498f71dedae8140483b7ced}{01386}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF6                     ((uint32\_t)0x00010000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01387}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa55d19705147a6ee16effe9ec1012a72}{01387}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF5                     ((uint32\_t)0x00000800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01388}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cef7eeccd11737c1ebf5735284046cc}{01388}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF5                     ((uint32\_t)0x00000400)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01389}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33394fe20a3567c8baaeb15ad9aab586}{01389}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF5                     ((uint32\_t)0x00000200)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01390}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15b404d9e1601cf3627cbf0163b50221}{01390}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF5                    ((uint32\_t)0x00000100)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01391}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a4e90af967fa0a76c842384264e0e52}{01391}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF5                     ((uint32\_t)0x00000040)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01392}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42e529507a40f0dc4c16da7cc6d659db}{01392}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF4                     ((uint32\_t)0x00000020)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01393}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8f0afa9a6526f7f4413766417a56be8}{01393}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF4                     ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01394}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e05ff4fc6bace9cc6c0f0d4ec7b3314}{01394}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF4                     ((uint32\_t)0x00000008)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01395}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d70d58a4423ac8973c30ddbc7404b44}{01395}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF4                    ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01396}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e5ea118900178d4fa2d19656c1b48ff}{01396}} \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF4                     ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01397}01397 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01398}01398 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01399}01399 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01400}01400 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01401}01401 \textcolor{comment}{/*                    External Interrupt/Event Controller                     */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01402}01402 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01403}01403 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01404}01404 \textcolor{comment}{/*******************  Bit definition for EXTI\_IMR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01405}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad03b2ba6cde99065627fccabd54ac097}{01405}} \textcolor{preprocessor}{\#define  EXTI\_IMR\_MR0                        ((uint32\_t)0x00000001)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01406}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf3f9a86c620149893db38c83f8ba58}{01406}} \textcolor{preprocessor}{\#define  EXTI\_IMR\_MR1                        ((uint32\_t)0x00000002)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01407}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71604d1c29973c5e2bf69c8e94e89f67}{01407}} \textcolor{preprocessor}{\#define  EXTI\_IMR\_MR2                        ((uint32\_t)0x00000004)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01408}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5edd42f9b2129c18cfa3c3598dcd1134}{01408}} \textcolor{preprocessor}{\#define  EXTI\_IMR\_MR3                        ((uint32\_t)0x00000008)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01409}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23e920ad334439cd2ad4d683054914e3}{01409}} \textcolor{preprocessor}{\#define  EXTI\_IMR\_MR4                        ((uint32\_t)0x00000010)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01410}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5}{01410}} \textcolor{preprocessor}{\#define  EXTI\_IMR\_MR5                        ((uint32\_t)0x00000020)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01411}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5533c8ec796e3bbc9dc4474376056e06}{01411}} \textcolor{preprocessor}{\#define  EXTI\_IMR\_MR6                        ((uint32\_t)0x00000040)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01412}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab620165d3fea1c564fcf1016805a1a8e}{01412}} \textcolor{preprocessor}{\#define  EXTI\_IMR\_MR7                        ((uint32\_t)0x00000080)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01413}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88e8b274e4398fdcb1c68da2b6320d5b}{01413}} \textcolor{preprocessor}{\#define  EXTI\_IMR\_MR8                        ((uint32\_t)0x00000100)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01414}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4d177dcf33bb9a34f8590ec509746e8}{01414}} \textcolor{preprocessor}{\#define  EXTI\_IMR\_MR9                        ((uint32\_t)0x00000200)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01415}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fd7db9a1ce82c152ca7bc6fddf31366}{01415}} \textcolor{preprocessor}{\#define  EXTI\_IMR\_MR10                       ((uint32\_t)0x00000400)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01416}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68cfe8fe938fcb0fc6925bf493ccfaa7}{01416}} \textcolor{preprocessor}{\#define  EXTI\_IMR\_MR11                       ((uint32\_t)0x00000800)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01417}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad21caf923d2083fb106852493667c16e}{01417}} \textcolor{preprocessor}{\#define  EXTI\_IMR\_MR12                       ((uint32\_t)0x00001000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01418}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1938a063c48d7d6504cb32f7965c0e}{01418}} \textcolor{preprocessor}{\#define  EXTI\_IMR\_MR13                       ((uint32\_t)0x00002000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01419}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8827cee06670f256bc8f6301bea9cab}{01419}} \textcolor{preprocessor}{\#define  EXTI\_IMR\_MR14                       ((uint32\_t)0x00004000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01420}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d9990be7f8f9e530a9f930a365fa44}{01420}} \textcolor{preprocessor}{\#define  EXTI\_IMR\_MR15                       ((uint32\_t)0x00008000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01421}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7419f78ed9044bdd237b452ef49e1b7f}{01421}} \textcolor{preprocessor}{\#define  EXTI\_IMR\_MR16                       ((uint32\_t)0x00010000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01422}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4489fa85d1552b8f40faed93483a5d35}{01422}} \textcolor{preprocessor}{\#define  EXTI\_IMR\_MR17                       ((uint32\_t)0x00020000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01423}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05e16f2cda40cca58a45458cc44d510f}{01423}} \textcolor{preprocessor}{\#define  EXTI\_IMR\_MR18                       ((uint32\_t)0x00040000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01424}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad47f7a023cbba165dfb95845d3c8c55c}{01424}} \textcolor{preprocessor}{\#define  EXTI\_IMR\_MR19                       ((uint32\_t)0x00080000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01426}01426 \textcolor{comment}{/*******************  Bit definition for EXTI\_EMR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01427}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga515c0dc6d2472e06a89e4bb19725e8f3}{01427}} \textcolor{preprocessor}{\#define  EXTI\_EMR\_MR0                        ((uint32\_t)0x00000001)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01428}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d88e7c10e5985fa425ea7ab4fe4c3e5}{01428}} \textcolor{preprocessor}{\#define  EXTI\_EMR\_MR1                        ((uint32\_t)0x00000002)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01429}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460d5d4c0b53bcc04d5804e1204ded21}{01429}} \textcolor{preprocessor}{\#define  EXTI\_EMR\_MR2                        ((uint32\_t)0x00000004)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01430}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73944983ce5a6bde9dc172b4f483898c}{01430}} \textcolor{preprocessor}{\#define  EXTI\_EMR\_MR3                        ((uint32\_t)0x00000008)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01431}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80f809ead83e747677a31c80c6aae03}{01431}} \textcolor{preprocessor}{\#define  EXTI\_EMR\_MR4                        ((uint32\_t)0x00000010)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01432}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65976f75b703f740dea3562ba3b8db59}{01432}} \textcolor{preprocessor}{\#define  EXTI\_EMR\_MR5                        ((uint32\_t)0x00000020)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01433}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea480bd932cd1fa0904f5eb1caee9a12}{01433}} \textcolor{preprocessor}{\#define  EXTI\_EMR\_MR6                        ((uint32\_t)0x00000040)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01434}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb27ff8664928994ef96f87052d14be}{01434}} \textcolor{preprocessor}{\#define  EXTI\_EMR\_MR7                        ((uint32\_t)0x00000080)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01435}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ed4b371da871ffd0cc12ee00147282f}{01435}} \textcolor{preprocessor}{\#define  EXTI\_EMR\_MR8                        ((uint32\_t)0x00000100)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01436}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga109af342179fff1fccfdde582834867a}{01436}} \textcolor{preprocessor}{\#define  EXTI\_EMR\_MR9                        ((uint32\_t)0x00000200)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01437}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf342d34ed1b8e4aa916bf49e30c2a234}{01437}} \textcolor{preprocessor}{\#define  EXTI\_EMR\_MR10                       ((uint32\_t)0x00000400)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01438}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ec516af1de770c82c3c9c458cbc0172}{01438}} \textcolor{preprocessor}{\#define  EXTI\_EMR\_MR11                       ((uint32\_t)0x00000800)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01439}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15732553e5b0de9f58180a0b024d4cad}{01439}} \textcolor{preprocessor}{\#define  EXTI\_EMR\_MR12                       ((uint32\_t)0x00001000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01440}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fd2ec6472e46869956acb28f5e1b55f}{01440}} \textcolor{preprocessor}{\#define  EXTI\_EMR\_MR13                       ((uint32\_t)0x00002000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01441}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf5890ea71eea034ec1cd9e96284f89}{01441}} \textcolor{preprocessor}{\#define  EXTI\_EMR\_MR14                       ((uint32\_t)0x00004000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01442}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a7bacc32351a36aefcd5614abc76ae3}{01442}} \textcolor{preprocessor}{\#define  EXTI\_EMR\_MR15                       ((uint32\_t)0x00008000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01443}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b1a6934265da759bc061f73d5d1374}{01443}} \textcolor{preprocessor}{\#define  EXTI\_EMR\_MR16                       ((uint32\_t)0x00010000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01444}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a30aa20cf475eecf7e15171e83035e4}{01444}} \textcolor{preprocessor}{\#define  EXTI\_EMR\_MR17                       ((uint32\_t)0x00020000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01445}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25eee729b57b4c78a0613c184fc539e5}{01445}} \textcolor{preprocessor}{\#define  EXTI\_EMR\_MR18                       ((uint32\_t)0x00040000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01446}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeababa85e5ebe6aa93d011d83fd7994}{01446}} \textcolor{preprocessor}{\#define  EXTI\_EMR\_MR19                       ((uint32\_t)0x00080000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01448}01448 \textcolor{comment}{/******************  Bit definition for EXTI\_RTSR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01449}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb1823a87cd797a6066681a3256cecc6}{01449}} \textcolor{preprocessor}{\#define  EXTI\_RTSR\_TR0                       ((uint32\_t)0x00000001)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01450}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c42cc3763c52d1061b32219fc441566}{01450}} \textcolor{preprocessor}{\#define  EXTI\_RTSR\_TR1                       ((uint32\_t)0x00000002)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01451}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c073b519f09b130e4ab4039823e290c}{01451}} \textcolor{preprocessor}{\#define  EXTI\_RTSR\_TR2                       ((uint32\_t)0x00000004)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01452}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga090f295579a774c215585a55e5066b11}{01452}} \textcolor{preprocessor}{\#define  EXTI\_RTSR\_TR3                       ((uint32\_t)0x00000008)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01453}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabce4722e99e3f44d40bfb6afb63444cc}{01453}} \textcolor{preprocessor}{\#define  EXTI\_RTSR\_TR4                       ((uint32\_t)0x00000010)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01454}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac57b970ebc88f7bb015119ece9dd32de}{01454}} \textcolor{preprocessor}{\#define  EXTI\_RTSR\_TR5                       ((uint32\_t)0x00000020)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01455}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc2212ce653d34cf48446ae0a68bed6}{01455}} \textcolor{preprocessor}{\#define  EXTI\_RTSR\_TR6                       ((uint32\_t)0x00000040)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01456}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad380a0bc59524f4a0846a0b91d3c65c1}{01456}} \textcolor{preprocessor}{\#define  EXTI\_RTSR\_TR7                       ((uint32\_t)0x00000080)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01457}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26cd6a5115b0bbe113f39545bff1ee39}{01457}} \textcolor{preprocessor}{\#define  EXTI\_RTSR\_TR8                       ((uint32\_t)0x00000100)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01458}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3127246b2db3571b00c6af2453941d17}{01458}} \textcolor{preprocessor}{\#define  EXTI\_RTSR\_TR9                       ((uint32\_t)0x00000200)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01459}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa29df7ddbd067889992eb60ecddce0e4}{01459}} \textcolor{preprocessor}{\#define  EXTI\_RTSR\_TR10                      ((uint32\_t)0x00000400)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01460}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cf7a92cdb61b3f8cf6eec9513317ab7}{01460}} \textcolor{preprocessor}{\#define  EXTI\_RTSR\_TR11                      ((uint32\_t)0x00000800)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01461}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0423be12bfb13f34eec9656d6d274e04}{01461}} \textcolor{preprocessor}{\#define  EXTI\_RTSR\_TR12                      ((uint32\_t)0x00001000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01462}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d5ef451fd76dc0fa9c76d7c520d8f12}{01462}} \textcolor{preprocessor}{\#define  EXTI\_RTSR\_TR13                      ((uint32\_t)0x00002000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01463}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b0d883fa0fbc49105bda5596463cda}{01463}} \textcolor{preprocessor}{\#define  EXTI\_RTSR\_TR14                      ((uint32\_t)0x00004000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01464}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fe54b09102a18676829c0bafb0aead2}{01464}} \textcolor{preprocessor}{\#define  EXTI\_RTSR\_TR15                      ((uint32\_t)0x00008000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01465}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8e4fb52990f0fa3fb9bed5b74f1a589}{01465}} \textcolor{preprocessor}{\#define  EXTI\_RTSR\_TR16                      ((uint32\_t)0x00010000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01466}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0a8fcb63516a4ed0d91b556f696f806}{01466}} \textcolor{preprocessor}{\#define  EXTI\_RTSR\_TR17                      ((uint32\_t)0x00020000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01467}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca4223b8c4bc8726ac96ec64837f7b62}{01467}} \textcolor{preprocessor}{\#define  EXTI\_RTSR\_TR18                      ((uint32\_t)0x00040000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01468}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a722b0c36e832f619b2136f1510b3e}{01468}} \textcolor{preprocessor}{\#define  EXTI\_RTSR\_TR19                      ((uint32\_t)0x00080000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01470}01470 \textcolor{comment}{/******************  Bit definition for EXTI\_FTSR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01471}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfb6fa5ae3fcaf08aec6d86c3bfefa4c}{01471}} \textcolor{preprocessor}{\#define  EXTI\_FTSR\_TR0                       ((uint32\_t)0x00000001)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01472}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac287be3bd3bad84aed48603dbe8bd4ed}{01472}} \textcolor{preprocessor}{\#define  EXTI\_FTSR\_TR1                       ((uint32\_t)0x00000002)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01473}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c4503803cbe1933cd35519cfc809041}{01473}} \textcolor{preprocessor}{\#define  EXTI\_FTSR\_TR2                       ((uint32\_t)0x00000004)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01474}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23593d2b8a9ec0147bab28765af30e1f}{01474}} \textcolor{preprocessor}{\#define  EXTI\_FTSR\_TR3                       ((uint32\_t)0x00000008)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01475}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa77211bfa8f4d77cf373296954dad6b2}{01475}} \textcolor{preprocessor}{\#define  EXTI\_FTSR\_TR4                       ((uint32\_t)0x00000010)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01476}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903f9b080c5971dd5d7935e5b87886e2}{01476}} \textcolor{preprocessor}{\#define  EXTI\_FTSR\_TR5                       ((uint32\_t)0x00000020)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01477}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8527cce22f69e02a08ed67a67f8e5ca}{01477}} \textcolor{preprocessor}{\#define  EXTI\_FTSR\_TR6                       ((uint32\_t)0x00000040)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01478}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf408315e497b902922a9bf40a4c6f567}{01478}} \textcolor{preprocessor}{\#define  EXTI\_FTSR\_TR7                       ((uint32\_t)0x00000080)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01479}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00f1bded4d121e21116627b8e80784fc}{01479}} \textcolor{preprocessor}{\#define  EXTI\_FTSR\_TR8                       ((uint32\_t)0x00000100)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01480}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f0c4de2b6acb75302d206b697f83ef}{01480}} \textcolor{preprocessor}{\#define  EXTI\_FTSR\_TR9                       ((uint32\_t)0x00000200)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01481}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9a2b80699a213f0d2b03658f21ad643}{01481}} \textcolor{preprocessor}{\#define  EXTI\_FTSR\_TR10                      ((uint32\_t)0x00000400)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01482}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c74d4d520406a14c517784cdd5fc6ef}{01482}} \textcolor{preprocessor}{\#define  EXTI\_FTSR\_TR11                      ((uint32\_t)0x00000800)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01483}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3992511ec1785bdf107873b139d74245}{01483}} \textcolor{preprocessor}{\#define  EXTI\_FTSR\_TR12                      ((uint32\_t)0x00001000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01484}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0714519a1edcba4695f92f1bba70e825}{01484}} \textcolor{preprocessor}{\#define  EXTI\_FTSR\_TR13                      ((uint32\_t)0x00002000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01485}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b92577e64a95ef2069f1a56176d35ff}{01485}} \textcolor{preprocessor}{\#define  EXTI\_FTSR\_TR14                      ((uint32\_t)0x00004000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01486}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a6cc515f13ffe1a3620d06fa08addc7}{01486}} \textcolor{preprocessor}{\#define  EXTI\_FTSR\_TR15                      ((uint32\_t)0x00008000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01487}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1b4b850094ccc48790a1e4616ceebd2}{01487}} \textcolor{preprocessor}{\#define  EXTI\_FTSR\_TR16                      ((uint32\_t)0x00010000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01488}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga009e618c9563b3a8dcaec493006115c7}{01488}} \textcolor{preprocessor}{\#define  EXTI\_FTSR\_TR17                      ((uint32\_t)0x00020000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01489}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga405285cdc474ee20085b17ef1f61517e}{01489}} \textcolor{preprocessor}{\#define  EXTI\_FTSR\_TR18                      ((uint32\_t)0x00040000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01490}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1277527e2fa727fdec2dcc7a300ea1af}{01490}} \textcolor{preprocessor}{\#define  EXTI\_FTSR\_TR19                      ((uint32\_t)0x00080000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01492}01492 \textcolor{comment}{/******************  Bit definition for EXTI\_SWIER register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01493}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6df16d2e8010a2897888a4acf19cee3}{01493}} \textcolor{preprocessor}{\#define  EXTI\_SWIER\_SWIER0                   ((uint32\_t)0x00000001)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01494}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb0c3fa5a03204d743ae92ff925421ae}{01494}} \textcolor{preprocessor}{\#define  EXTI\_SWIER\_SWIER1                   ((uint32\_t)0x00000002)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01495}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bea1dbaf71e830dd357135524166f4c}{01495}} \textcolor{preprocessor}{\#define  EXTI\_SWIER\_SWIER2                   ((uint32\_t)0x00000004)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01496}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37395ac6729647ab5ee1fa4ca086c08a}{01496}} \textcolor{preprocessor}{\#define  EXTI\_SWIER\_SWIER3                   ((uint32\_t)0x00000008)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01497}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab051808f7a1ed9aaf43a3df90fc6a575}{01497}} \textcolor{preprocessor}{\#define  EXTI\_SWIER\_SWIER4                   ((uint32\_t)0x00000010)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01498}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b4ace22acacac13ce106b2063a3977}{01498}} \textcolor{preprocessor}{\#define  EXTI\_SWIER\_SWIER5                   ((uint32\_t)0x00000020)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01499}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ad0142288597993852e4cf350f61ed}{01499}} \textcolor{preprocessor}{\#define  EXTI\_SWIER\_SWIER6                   ((uint32\_t)0x00000040)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01500}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf8eab3e32cc03ca71f519a9111e28f}{01500}} \textcolor{preprocessor}{\#define  EXTI\_SWIER\_SWIER7                   ((uint32\_t)0x00000080)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01501}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e83a373926804449d500b115e9090ce}{01501}} \textcolor{preprocessor}{\#define  EXTI\_SWIER\_SWIER8                   ((uint32\_t)0x00000100)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01502}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab102aa929ffe463ffe9f2db651704a61}{01502}} \textcolor{preprocessor}{\#define  EXTI\_SWIER\_SWIER9                   ((uint32\_t)0x00000200)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01503}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9d8691936b6cd80ff8e18c0bfe271d7}{01503}} \textcolor{preprocessor}{\#define  EXTI\_SWIER\_SWIER10                  ((uint32\_t)0x00000400)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01504}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ab9fea9935608ec8ee7fb1e1ae049e7}{01504}} \textcolor{preprocessor}{\#define  EXTI\_SWIER\_SWIER11                  ((uint32\_t)0x00000800)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01505}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d67869db50c848f57633ebf00566539}{01505}} \textcolor{preprocessor}{\#define  EXTI\_SWIER\_SWIER12                  ((uint32\_t)0x00001000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01506}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930a1d03fe3c32bd65a336ccee418826}{01506}} \textcolor{preprocessor}{\#define  EXTI\_SWIER\_SWIER13                  ((uint32\_t)0x00002000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01507}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5d645db667cd63d1a9b91963c543a4b}{01507}} \textcolor{preprocessor}{\#define  EXTI\_SWIER\_SWIER14                  ((uint32\_t)0x00004000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01508}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b9e64d5a1779371fa4678713ab18e08}{01508}} \textcolor{preprocessor}{\#define  EXTI\_SWIER\_SWIER15                  ((uint32\_t)0x00008000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01509}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55b528743b11f4ab93ae97ee2e639b5b}{01509}} \textcolor{preprocessor}{\#define  EXTI\_SWIER\_SWIER16                  ((uint32\_t)0x00010000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01510}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0da944251419887af3a87c86080fb455}{01510}} \textcolor{preprocessor}{\#define  EXTI\_SWIER\_SWIER17                  ((uint32\_t)0x00020000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01511}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab07aefbb7a8a18c9338b49d3b10ff068}{01511}} \textcolor{preprocessor}{\#define  EXTI\_SWIER\_SWIER18                  ((uint32\_t)0x00040000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01512}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab7c48ac5522385cdb1d7882985f909b}{01512}} \textcolor{preprocessor}{\#define  EXTI\_SWIER\_SWIER19                  ((uint32\_t)0x00080000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01514}01514 \textcolor{comment}{/*******************  Bit definition for EXTI\_PR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01515}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6da1c8a465606de1f90a74d369fbf25a}{01515}} \textcolor{preprocessor}{\#define  EXTI\_PR\_PR0                         ((uint32\_t)0x00000001)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01516}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b9b5f97edeccf442998a65b19e77f25}{01516}} \textcolor{preprocessor}{\#define  EXTI\_PR\_PR1                         ((uint32\_t)0x00000002)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01517}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga085d2105381752a0aadc9be5a93ea665}{01517}} \textcolor{preprocessor}{\#define  EXTI\_PR\_PR2                         ((uint32\_t)0x00000004)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01518}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064dab3e0d5689b92125713100555ce0}{01518}} \textcolor{preprocessor}{\#define  EXTI\_PR\_PR3                         ((uint32\_t)0x00000008)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01519}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14f73b3693b3353a006d360cb8fd2ddc}{01519}} \textcolor{preprocessor}{\#define  EXTI\_PR\_PR4                         ((uint32\_t)0x00000010)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01520}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga319e167fa6e112061997d9a8d79f02f8}{01520}} \textcolor{preprocessor}{\#define  EXTI\_PR\_PR5                         ((uint32\_t)0x00000020)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01521}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6f47cd1f602692258985784ed5e8e76}{01521}} \textcolor{preprocessor}{\#define  EXTI\_PR\_PR6                         ((uint32\_t)0x00000040)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01522}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17ea7e3fb89e98fd6a232f453fcff9e}{01522}} \textcolor{preprocessor}{\#define  EXTI\_PR\_PR7                         ((uint32\_t)0x00000080)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01523}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa82e0dcb4961a32a9b7ebdf30493156d}{01523}} \textcolor{preprocessor}{\#define  EXTI\_PR\_PR8                         ((uint32\_t)0x00000100)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01524}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fcc64f03d79af531febc077f45c48eb}{01524}} \textcolor{preprocessor}{\#define  EXTI\_PR\_PR9                         ((uint32\_t)0x00000200)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01525}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ef8e9c691b95763007ed228e98fa108}{01525}} \textcolor{preprocessor}{\#define  EXTI\_PR\_PR10                        ((uint32\_t)0x00000400)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01526}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga144f1a41abb7b87a1619c15ba5fb548b}{01526}} \textcolor{preprocessor}{\#define  EXTI\_PR\_PR11                        ((uint32\_t)0x00000800)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01527}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1a68025056b8c84bb13635af5e2a07c}{01527}} \textcolor{preprocessor}{\#define  EXTI\_PR\_PR12                        ((uint32\_t)0x00001000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01528}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3471c79d5b19813785387504a1a5f0c4}{01528}} \textcolor{preprocessor}{\#define  EXTI\_PR\_PR13                        ((uint32\_t)0x00002000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01529}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5396ec2dbbee9d7585224fa12273598}{01529}} \textcolor{preprocessor}{\#define  EXTI\_PR\_PR14                        ((uint32\_t)0x00004000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01530}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga149f9d9d6c1aab867734b59db1117c41}{01530}} \textcolor{preprocessor}{\#define  EXTI\_PR\_PR15                        ((uint32\_t)0x00008000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01531}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47e5b07d5a407198e09f05262f18bba}{01531}} \textcolor{preprocessor}{\#define  EXTI\_PR\_PR16                        ((uint32\_t)0x00010000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01532}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc7d82eb61e2adf0a955ef0cc97690f}{01532}} \textcolor{preprocessor}{\#define  EXTI\_PR\_PR17                        ((uint32\_t)0x00020000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01533}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga541810a93fbf4cdd9b39f2717f37240d}{01533}} \textcolor{preprocessor}{\#define  EXTI\_PR\_PR18                        ((uint32\_t)0x00040000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01534}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41e43af631a30492e09e5fd5c50f47f5}{01534}} \textcolor{preprocessor}{\#define  EXTI\_PR\_PR19                        ((uint32\_t)0x00080000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01536}01536 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01537}01537 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01538}01538 \textcolor{comment}{/*                                    FLASH                                   */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01539}01539 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01540}01540 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01541}01541 \textcolor{comment}{/*******************  Bits definition for FLASH\_ACR register  *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01542}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef5e44cbb084160a6004ca9951ec7318}{01542}} \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY                    ((uint32\_t)0x0000000F)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01543}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga936324709ea40109331b76849da2c8b2}{01543}} \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_0WS                ((uint32\_t)0x00000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01544}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec66af244e6afb5bbf9816d7c76e1621}{01544}} \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_1WS                ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01545}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9b09ca8db6df455d0b8f810f8521257}{01545}} \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_2WS                ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01546}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3437dcee177845a407919d3b2d9bd063}{01546}} \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_3WS                ((uint32\_t)0x00000003)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01547}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3594f2a9e12213efe75cd7df646e1ad}{01547}} \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_4WS                ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01548}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67e55ca49f028a701d0c81420a6e2918}{01548}} \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_5WS                ((uint32\_t)0x00000005)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01549}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3019ff197b4fd698e9625c9abb67f4be}{01549}} \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_6WS                ((uint32\_t)0x00000006)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01550}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa164c6e6fdfcae274a84dc87ca87b95e}{01550}} \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_7WS                ((uint32\_t)0x00000007)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01551}01551 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01552}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga082e7e91fffee86db39676396d01a8e0}{01552}} \textcolor{preprocessor}{\#define FLASH\_ACR\_PRFTEN                     ((uint32\_t)0x00000100)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01553}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51d8b1dd2c46942d377c579a38dce711}{01553}} \textcolor{preprocessor}{\#define FLASH\_ACR\_ICEN                       ((uint32\_t)0x00000200)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01554}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a9a5cc3aa05dc62264addab1008c896}{01554}} \textcolor{preprocessor}{\#define FLASH\_ACR\_DCEN                       ((uint32\_t)0x00000400)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01555}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga923ff88475799eea9285f77f5383ced5}{01555}} \textcolor{preprocessor}{\#define FLASH\_ACR\_ICRST                      ((uint32\_t)0x00000800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01556}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac53d7c85551a9829014d6027d67ce6c7}{01556}} \textcolor{preprocessor}{\#define FLASH\_ACR\_DCRST                      ((uint32\_t)0x00001000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01557}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277876cbec14426a7a70ed6b3ead6d49}{01557}} \textcolor{preprocessor}{\#define FLASH\_ACR\_BYTE0\_ADDRESS              ((uint32\_t)0x40023C00)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01558}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7c5712edb158a725d8647c6af19544e}{01558}} \textcolor{preprocessor}{\#define FLASH\_ACR\_BYTE2\_ADDRESS              ((uint32\_t)0x40023C03)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01559}01559 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01560}01560 \textcolor{comment}{/*******************  Bits definition for FLASH\_SR register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01561}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1301c6b487cfefa247c54a576a0c12b}{01561}} \textcolor{preprocessor}{\#define FLASH\_SR\_EOP                         ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01562}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab779aa8b88258e15c183041744a846ff}{01562}} \textcolor{preprocessor}{\#define FLASH\_SR\_SOP                         ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01563}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf6f52f59b01530928d747cf32bd4d01}{01563}} \textcolor{preprocessor}{\#define FLASH\_SR\_WRPERR                      ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01564}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98c2458e114e7f419f3222673878ce0}{01564}} \textcolor{preprocessor}{\#define FLASH\_SR\_PGAERR                      ((uint32\_t)0x00000020)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01565}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fd2704724528be959f82089f67e3869}{01565}} \textcolor{preprocessor}{\#define FLASH\_SR\_PGPERR                      ((uint32\_t)0x00000040)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01566}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d76ad3629a288bee0136b8b34f274f4}{01566}} \textcolor{preprocessor}{\#define FLASH\_SR\_PGSERR                      ((uint32\_t)0x00000080)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01567}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b86181a96fd2f1cc3828e9d8d83d368}{01567}} \textcolor{preprocessor}{\#define FLASH\_SR\_BSY                         ((uint32\_t)0x00010000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01568}01568 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01569}01569 \textcolor{comment}{/*******************  Bits definition for FLASH\_CR register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01570}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47754b39bd7a7c79c251d6376f97f661}{01570}} \textcolor{preprocessor}{\#define FLASH\_CR\_PG                          ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01571}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0e561d67b381c4bd8714cd6a9c15f56}{01571}} \textcolor{preprocessor}{\#define FLASH\_CR\_SER                         ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01572}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a287aa5a625125301306a02fb69c53a}{01572}} \textcolor{preprocessor}{\#define FLASH\_CR\_MER                         ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01573}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4375b021000bd1acdecab7f72240f57d}{01573}} \textcolor{preprocessor}{\#define FLASH\_CR\_SNB                         ((uint32\_t)0x000000F8)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01574}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9937f2386c7127f9855f68e2ec121448}{01574}} \textcolor{preprocessor}{\#define FLASH\_CR\_SNB\_0                       ((uint32\_t)0x00000008)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01575}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa70c4abfe231ffeab3f34a97c171427b}{01575}} \textcolor{preprocessor}{\#define FLASH\_CR\_SNB\_1                       ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01576}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23c44361d3aaf062fc6b288b1d44b988}{01576}} \textcolor{preprocessor}{\#define FLASH\_CR\_SNB\_2                       ((uint32\_t)0x00000020)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01577}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga417708b5b7aabfe219fb671f2955af31}{01577}} \textcolor{preprocessor}{\#define FLASH\_CR\_SNB\_3                       ((uint32\_t)0x00000040)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01578}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga734972442e2704a86bfb69c5707b33a1}{01578}} \textcolor{preprocessor}{\#define FLASH\_CR\_SNB\_4                       ((uint32\_t)0x00000080)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01579}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga948ebea4921be9f981292b6e6733b00f}{01579}} \textcolor{preprocessor}{\#define FLASH\_CR\_PSIZE                       ((uint32\_t)0x00000300)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01580}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadbc673f47f1ed33ca4144e9eee91ad6}{01580}} \textcolor{preprocessor}{\#define FLASH\_CR\_PSIZE\_0                     ((uint32\_t)0x00000100)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01581}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga196dca8b265486bf05782e6bbe81d854}{01581}} \textcolor{preprocessor}{\#define FLASH\_CR\_PSIZE\_1                     ((uint32\_t)0x00000200)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01582}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe4dd28134f93f52b1d4ec5b36a99864}{01582}} \textcolor{preprocessor}{\#define FLASH\_CR\_STRT                        ((uint32\_t)0x00010000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01583}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e69856f654ec430a42791a34799db0}{01583}} \textcolor{preprocessor}{\#define FLASH\_CR\_EOPIE                       ((uint32\_t)0x01000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01584}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab25f1fa4127fa015361b61a6f3180784}{01584}} \textcolor{preprocessor}{\#define FLASH\_CR\_LOCK                        ((uint32\_t)0x80000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01585}01585 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01586}01586 \textcolor{comment}{/*******************  Bits definition for FLASH\_OPTCR register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01587}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c1da080e341fca41ce7f7d661cc4904}{01587}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_OPTLOCK                 ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01588}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0858d561d4790c86b64a60204a09a3b5}{01588}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_OPTSTRT                 ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01589}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf842eaac29efd86925c9431a8eb99b27}{01589}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_BOR\_LEV\_0               ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01590}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2971824f63351f09ad3db521d6a5b212}{01590}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_BOR\_LEV\_1               ((uint32\_t)0x00000008)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01591}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62cadc42caa03753ab8733da2b957ead}{01591}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_BOR\_LEV                 ((uint32\_t)0x0000000C)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01592}01592 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01593}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf38cbe85e3a2c30dbe6ccb3b3e636504}{01593}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_WDG\_SW                  ((uint32\_t)0x00000020)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01594}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12b1ec98e521815433b3eec1e4136fd2}{01594}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nRST\_STOP               ((uint32\_t)0x00000040)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01595}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82102d640fe1d3e6e9f9c6a3e0adb56f}{01595}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nRST\_STDBY              ((uint32\_t)0x00000080)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01596}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa180c5732c34b271618aa58695c8ff5a}{01596}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP                     ((uint32\_t)0x0000FF00)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01597}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd79ca0fb8dd121074f40b83b2313d12}{01597}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_0                   ((uint32\_t)0x00000100)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01598}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga935fe4b6ea955b3dc26110f19e894e60}{01598}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_1                   ((uint32\_t)0x00000200)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01599}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02ba844244e374fe8105a7cad59ad523}{01599}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_2                   ((uint32\_t)0x00000400)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01600}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga844d4d62b7de476c90dd5f971f5e9041}{01600}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_3                   ((uint32\_t)0x00000800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01601}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73bffe5ebb8d12020ebf3f2875f4a709}{01601}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_4                   ((uint32\_t)0x00001000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01602}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67fef54b7b6c44afcc50e4f20ba461fd}{01602}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_5                   ((uint32\_t)0x00002000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01603}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18946cdea0f463f1e5386f42986f7e67}{01603}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_6                   ((uint32\_t)0x00004000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01604}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad00a8584a84d18d76e147e4873740b4d}{01604}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_7                   ((uint32\_t)0x00008000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01605}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c2bbd885cff2e6c16662a014f3125e1}{01605}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP                    ((uint32\_t)0x0FFF0000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01606}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga823e5c42b89e152a8394c3fa6c8811ca}{01606}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_0                  ((uint32\_t)0x00010000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01607}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d0ef7c876b297706a26dda017441f9c}{01607}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_1                  ((uint32\_t)0x00020000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01608}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96c5b96918f1871febfb31a026028522}{01608}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_2                  ((uint32\_t)0x00040000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01609}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb0fa51cc0e95dcc79b74f451898f634}{01609}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_3                  ((uint32\_t)0x00080000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01610}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad936542dd4c587babd790e92783d90fb}{01610}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_4                  ((uint32\_t)0x00100000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01611}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20268ac71dad90ee983642bb328e8ca}{01611}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_5                  ((uint32\_t)0x00200000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01612}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga947616eac2be3f26ae1a3d748e70cac8}{01612}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_6                  ((uint32\_t)0x00400000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01613}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4d248e42a97e1c852cbea42b25598e1}{01613}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_7                  ((uint32\_t)0x00800000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01614}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb38a3c5a67d67160a33d1762ed0f51f}{01614}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_8                  ((uint32\_t)0x01000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01615}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e186dbacd1587760b167b9ae4166c5c}{01615}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_9                  ((uint32\_t)0x02000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01616}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38f22bae03f31d60f0c6aded7cd29ead}{01616}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_10                 ((uint32\_t)0x04000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01617}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11ce7f6df6922142fc54fb8d376e239}{01617}} \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_11                 ((uint32\_t)0x08000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01618}01618                                              }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01619}01619 \textcolor{comment}{/******************  Bits definition for FLASH\_OPTCR1 register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01620}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166b108d44b55fef7da25bb1a9696d4a}{01620}} \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP                    ((uint32\_t)0x0FFF0000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01621}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8704f7d9b4f2ed666a36fd524200393}{01621}} \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_0                  ((uint32\_t)0x00010000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01622}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dbe2ea161a6b8f8f9410097b56e7f37}{01622}} \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_1                  ((uint32\_t)0x00020000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01623}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95055e7aee08960157182164896ab53e}{01623}} \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_2                  ((uint32\_t)0x00040000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01624}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga215ec5e70d6f8e9bcfc23e808720b7b5}{01624}} \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_3                  ((uint32\_t)0x00080000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01625}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga552186f19bc88ebbceb4b20fd17fa15c}{01625}} \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_4                  ((uint32\_t)0x00100000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01626}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4370733a7b56759492f1af72272d086}{01626}} \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_5                  ((uint32\_t)0x00200000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01627}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeecb61b8efdc36c40fce01e4cd1d5907}{01627}} \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_6                  ((uint32\_t)0x00400000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01628}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e3446bcd7be06c230bc6cbceadae5cf}{01628}} \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_7                  ((uint32\_t)0x00800000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01629}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97aac6b31d856505401e3bef486df10f}{01629}} \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_8                  ((uint32\_t)0x01000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01630}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ab067bd8ab9645c93e6acf3b839dd8d}{01630}} \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_9                  ((uint32\_t)0x02000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01631}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf08f9db2b0ca30861faac54b6df672e}{01631}} \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_10                 ((uint32\_t)0x04000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01632}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga244656eb3ca465d38aba14e92f8c5870}{01632}} \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_11                 ((uint32\_t)0x08000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01633}01633 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01634}01634 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01635}01635 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01636}01636 \textcolor{comment}{/*                            General Purpose I/O                             */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01637}01637 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01638}01638 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01639}01639 \textcolor{comment}{/******************  Bits definition for GPIO\_MODER register  *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01640}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b64d47643f8d3c08c2be0722ff23b93}{01640}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER0                    ((uint32\_t)0x00000003)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01641}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9547fc54057db093f9ee4b846fcc4723}{01641}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER0\_0                  ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01642}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e77a3bc750fe2ea8e06da301c65d6ef}{01642}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER0\_1                  ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01643}01643 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01644}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e0597b084c911728ee92b5fc4a2ae5a}{01644}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER1                    ((uint32\_t)0x0000000C)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01645}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d85123ad7c77e052b542f2df47a1371}{01645}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER1\_0                  ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01646}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9f16759689b9ac61d9c68842ac49746}{01646}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER1\_1                  ((uint32\_t)0x00000008)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01647}01647 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01648}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06865341707bb4dd9671ce464d99ab2c}{01648}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER2                    ((uint32\_t)0x00000030)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01649}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e9f9713b7a822784cd2c0fa79dcff0}{01649}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER2\_0                  ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01650}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97f7959265384b2621288c8340990665}{01650}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER2\_1                  ((uint32\_t)0x00000020)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01651}01651 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01652}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae06c9d07a091fb64ab53d0c899a9dda5}{01652}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER3                    ((uint32\_t)0x000000C0)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01653}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aeeac804c07e25aeff31bebf3a639f6}{01653}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER3\_0                  ((uint32\_t)0x00000040)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01654}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc09e4958f306ddcb6107942504b45e0}{01654}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER3\_1                  ((uint32\_t)0x00000080)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01655}01655 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01656}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52cf9361d90c863c107cdeb859bd8b41}{01656}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER4                    ((uint32\_t)0x00000300)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01657}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67276f1aa615d1af388fef7232483795}{01657}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER4\_0                  ((uint32\_t)0x00000100)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01658}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5203150980865199911d58af22f49567}{01658}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER4\_1                  ((uint32\_t)0x00000200)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01659}01659 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01660}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94ab55c126ff24572bbff0da5a3f360}{01660}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER5                    ((uint32\_t)0x00000C00)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01661}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62665be9bddb711eedf99c85e37bb5ad}{01661}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER5\_0                  ((uint32\_t)0x00000400)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01662}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5096355e22b25bd4e6324399d5764630}{01662}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER5\_1                  ((uint32\_t)0x00000800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01663}01663 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01664}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97a85a1bb88cf8f730e0de38cb664282}{01664}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER6                    ((uint32\_t)0x00003000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01665}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf45f41af21a000ab66da5b99b998deb3}{01665}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER6\_0                  ((uint32\_t)0x00001000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01666}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41dfd1f39fe849fe3707ebf2ac0d8371}{01666}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER6\_1                  ((uint32\_t)0x00002000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01667}01667 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01668}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22dc08ecc39bceba020d8e5949b658e0}{01668}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER7                    ((uint32\_t)0x0000C000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01669}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga585ab6cb29e3763ab8c1e997c55f2b43}{01669}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER7\_0                  ((uint32\_t)0x00004000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01670}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b5cca014fc55f64cdbbb42ea0515e05}{01670}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER7\_1                  ((uint32\_t)0x00008000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01671}01671 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01672}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac41f2174ef4444c685ea92da1258c678}{01672}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER8                    ((uint32\_t)0x00030000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01673}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cdb8e55aa223af568ae12d316a22f8d}{01673}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER8\_0                  ((uint32\_t)0x00010000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01674}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0729411ccd74a91cdd0f23adada25782}{01674}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER8\_1                  ((uint32\_t)0x00020000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01675}01675 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01676}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d4ed9018bf72565bab1d08c476fed20}{01676}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER9                    ((uint32\_t)0x000C0000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01677}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea7c7ec787b1ee1ae7e0b4da216eb418}{01677}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER9\_0                  ((uint32\_t)0x00040000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01678}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5cd33689071b7af70ece64a371645df}{01678}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER9\_1                  ((uint32\_t)0x00080000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01679}01679 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01680}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacbdb241d7bebde85d7d0b42c2f35563}{01680}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER10                   ((uint32\_t)0x00300000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01681}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f4d2b18e57e7b2f600e4f5d9b17bd95}{01681}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER10\_0                 ((uint32\_t)0x00100000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01682}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dcae08e0f7afc002658a4ef4a764dc4}{01682}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER10\_1                 ((uint32\_t)0x00200000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01683}01683 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01684}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18bc295f7195fc050221287c4564474}{01684}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER11                   ((uint32\_t)0x00C00000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01685}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4082cd576f50cd2687e45557b70d458}{01685}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER11\_0                 ((uint32\_t)0x00400000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01686}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b2f611ae75f3441bad03866550f6263}{01686}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER11\_1                 ((uint32\_t)0x00800000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01687}01687 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01688}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63101c5c410b55b668ec190422dc3597}{01688}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER12                   ((uint32\_t)0x03000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01689}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa89cd8ed328ed0116cbf51810fcd8788}{01689}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER12\_0                 ((uint32\_t)0x01000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01690}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74f91bdd676e477e4c19d30d3ea5c4c8}{01690}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER12\_1                 ((uint32\_t)0x02000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01691}01691 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01692}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga353af246bef5dca5aadfe6fe3fd695c3}{01692}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER13                   ((uint32\_t)0x0C000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01693}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc01e2e6cf45e8ec27d3a66ff36c2cfa}{01693}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER13\_0                 ((uint32\_t)0x04000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01694}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71a30088f5475ae8774404ae7d41872e}{01694}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER13\_1                 ((uint32\_t)0x08000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01695}01695 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01696}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18a722f9682045c1d2460fedf32b02b1}{01696}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER14                   ((uint32\_t)0x30000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01697}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad295063c22bd981239bc1b26f2e7f9c0}{01697}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER14\_0                 ((uint32\_t)0x10000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01698}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ff3a914796db9625d86996b6f6f5288}{01698}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER14\_1                 ((uint32\_t)0x20000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01699}01699 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01700}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefc40e6fae78c1c5c857346793f9d4c8}{01700}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER15                   ((uint32\_t)0xC0000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01701}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c4b7f270eb99d851b84b9917fe49564}{01701}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER15\_0                 ((uint32\_t)0x40000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01702}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9297c041f5f74aec73e6f4dd89ad819c}{01702}} \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER15\_1                 ((uint32\_t)0x80000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01703}01703 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01704}01704 \textcolor{comment}{/******************  Bits definition for GPIO\_OTYPER register  ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01705}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2f02eab04f88423789f532370680305}{01705}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_0                     ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01706}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a842ad8f83c21f019f2e1e08f104a7f}{01706}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_1                     ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01707}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d3a246b6320fc51b39123249e1e6817}{01707}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_2                     ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01708}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef881bb4fa6b2dd9cecd4ee1385b6361}{01708}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_3                     ((uint32\_t)0x00000008)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01709}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c3cc7a0b2c9b99212879cc8d7455258}{01709}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_4                     ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01710}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa0dd76857b25ae35a785cee97c8403d}{01710}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_5                     ((uint32\_t)0x00000020)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01711}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dbea639fd4ffe59a706a11fb1ee104b}{01711}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_6                     ((uint32\_t)0x00000040)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01712}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaacead96dc3377342af4aa18adf6453e}{01712}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_7                     ((uint32\_t)0x00000080)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01713}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1f64fdf2ab84c634c0fa8cb060a65f}{01713}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_8                     ((uint32\_t)0x00000100)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01714}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c7deea3d764bb3999578030e3158aa}{01714}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_9                     ((uint32\_t)0x00000200)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01715}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc1ef9cbe4226f9616c64bb641b44b3b}{01715}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_10                    ((uint32\_t)0x00000400)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01716}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd4fc33a12439fdf4ada19c04227dea7}{01716}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_11                    ((uint32\_t)0x00000800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01717}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24e978fcc3d4e87bed919511e1226f0c}{01717}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_12                    ((uint32\_t)0x00001000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01718}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5d7751cfdfaf58782f01692d8c88e8}{01718}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_13                    ((uint32\_t)0x00002000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01719}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c26938a0e8c03d90a966fc33f186e50}{01719}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_14                    ((uint32\_t)0x00004000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01720}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51f153263d58a45fc2ef0734fc3f73eb}{01720}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_15                    ((uint32\_t)0x00008000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01721}01721 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01722}01722 \textcolor{comment}{/******************  Bits definition for GPIO\_OSPEEDR register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01723}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a137cc8e566a0da86e2fd4778938a6}{01723}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR0               ((uint32\_t)0x00000003)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01724}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95ff622f2b5941ce7202fe97a6e8c730}{01724}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR0\_0             ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01725}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a8e561180cdfcb7440a017d2aa10f59}{01725}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR0\_1             ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01726}01726 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01727}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aca2c7cf73dd7a08fee8ae9a675c1d5}{01727}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR1               ((uint32\_t)0x0000000C)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01728}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dd10c0d3419e2d2fda1af77fbc28156}{01728}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR1\_0             ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01729}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ebe740312db53a7d49ff7f78436bcb6}{01729}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR1\_1             ((uint32\_t)0x00000008)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01730}01730 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01731}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f3dd6eabaf2dee10a45718bf9214bff}{01731}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR2               ((uint32\_t)0x00000030)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01732}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga285b9f4328a29f624945f8fc57daab0e}{01732}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR2\_0             ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01733}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb41ac1ecdc620a7888e9714f36611c2}{01733}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR2\_1             ((uint32\_t)0x00000020)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01734}01734 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01735}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bd77104c298e2cc79608954ed8a81e6}{01735}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR3               ((uint32\_t)0x000000C0)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01736}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86ad8f39a6399526c2a06f5e481b7edd}{01736}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR3\_0             ((uint32\_t)0x00000040)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01737}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cbbc6c634d9f64d2959bfce25e475e3}{01737}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR3\_1             ((uint32\_t)0x00000080)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01738}01738 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01739}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae993f7764c1e10e2f5022cba2a081f97}{01739}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR4               ((uint32\_t)0x00000300)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01740}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e6579b81f162ca8d4b8ee6690b258e9}{01740}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR4\_0             ((uint32\_t)0x00000100)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01741}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56650b0113cbb5ed50903e684abfdabc}{01741}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR4\_1             ((uint32\_t)0x00000200)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01742}01742 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01743}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6e84a83dd64be450a33a67c9ba44add}{01743}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR5               ((uint32\_t)0x00000C00)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01744}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ee63c65224da433a0f588bdd579c88d}{01744}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR5\_0             ((uint32\_t)0x00000400)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01745}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9feeadb829cbfbcc7f5ff5aa614e35de}{01745}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR5\_1             ((uint32\_t)0x00000800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01746}01746 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01747}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa153220faa507b53170bd49dcffcfc76}{01747}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR6               ((uint32\_t)0x00003000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01748}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga314fae4f204824abf26545482246eb46}{01748}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR6\_0             ((uint32\_t)0x00001000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01749}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5502c629c3894c58a5e3e5e4398f92b}{01749}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR6\_1             ((uint32\_t)0x00002000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01750}01750 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01751}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga187b9c0a07272ef24ff4e579c2c724a9}{01751}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR7               ((uint32\_t)0x0000C000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01752}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa351c9cc66134dd2077fe4936e10068e}{01752}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR7\_0             ((uint32\_t)0x00004000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01753}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5824b9a56d3ab570c90c02e959f8e8a3}{01753}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR7\_1             ((uint32\_t)0x00008000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01754}01754 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01755}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57fdec64829712f410b7099168d03335}{01755}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR8               ((uint32\_t)0x00030000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01756}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00e257135823303b40c2dfe2054c72e6}{01756}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR8\_0             ((uint32\_t)0x00010000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01757}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab026b036652fcab5dbec7fcccd8ec117}{01757}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR8\_1             ((uint32\_t)0x00020000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01758}01758 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01759}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2974e9de8b939e683976d3244f946c5}{01759}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR9               ((uint32\_t)0x000C0000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01760}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga922dc2241064ba91a32163b52dc979a1}{01760}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR9\_0             ((uint32\_t)0x00040000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01761}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8958bf41efda58bc0c216496c3523a95}{01761}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR9\_1             ((uint32\_t)0x00080000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01762}01762 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01763}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f368a4fe9f84a2a1f75127cd92de706}{01763}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR10              ((uint32\_t)0x00300000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01764}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad24e2db3605c0510221a5d6cc18de45d}{01764}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR10\_0            ((uint32\_t)0x00100000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01765}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0b5fe166b79464e9419092b50a216e8}{01765}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR10\_1            ((uint32\_t)0x00200000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01766}01766 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01767}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f6fbff92ca95c7b4b49b773993af08f}{01767}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR11              ((uint32\_t)0x00C00000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01768}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7413457e1249fedd60208f6d1fe66fec}{01768}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR11\_0            ((uint32\_t)0x00400000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01769}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5a0177db55f86818a42240bf188c0bc}{01769}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR11\_1            ((uint32\_t)0x00800000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01770}01770 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01771}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9928dcdc592ee959941c97aed702a99}{01771}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR12              ((uint32\_t)0x03000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01772}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68d9034e325bf95773f70a9cc94598af}{01772}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR12\_0            ((uint32\_t)0x01000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01773}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga225f0a354cd3c2391ed922b08dbc0cae}{01773}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR12\_1            ((uint32\_t)0x02000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01774}01774 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01775}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09d3845b5e708a7636cddf01c5a30468}{01775}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR13              ((uint32\_t)0x0C000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01776}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93ce0e08aefefa639657d0ca1a169557}{01776}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR13\_0            ((uint32\_t)0x04000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01777}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fee18398176eeceef1a6a0229d81029}{01777}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR13\_1            ((uint32\_t)0x08000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01778}01778 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01779}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae956b8918d07e914a3f9861de501623f}{01779}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR14              ((uint32\_t)0x30000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01780}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcec6386ada8c016b4696b853a6d1ff1}{01780}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR14\_0            ((uint32\_t)0x10000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01781}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8fb23e47faf2dd2b69a22e36c4ea56d}{01781}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR14\_1            ((uint32\_t)0x20000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01782}01782 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01783}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b405fe1beed00abecfb3d83b9f94b65}{01783}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR15              ((uint32\_t)0xC0000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01784}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga782862d03460b05a56d3287c971aabc8}{01784}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR15\_0            ((uint32\_t)0x40000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01785}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga929ae0a4ff8f30c45042715a73ab1ad7}{01785}} \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR15\_1            ((uint32\_t)0x80000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01786}01786 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01787}01787 \textcolor{comment}{/******************  Bits definition for GPIO\_PUPDR register  *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01788}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d9e85c6ccb1c915142139b2fd40277}{01788}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR0                    ((uint32\_t)0x00000003)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01789}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90ce7d30e6ae0b2faca4a6861ecc4cc6}{01789}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR0\_0                  ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01790}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafce37884b3fefd13f415d3d0e86cba54}{01790}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR0\_1                  ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01791}01791 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01792}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fc992293f3aea2c0bfb5a04524a0f29}{01792}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR1                    ((uint32\_t)0x0000000C)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01793}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf102b1b4f826fdc1febfeaf42a7d8a7f}{01793}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR1\_0                  ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01794}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33e13010f729b9a9555c1af45ee42bf7}{01794}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR1\_1                  ((uint32\_t)0x00000008)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01795}01795 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01796}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga719f6a7905af1965aeb1d22053819ea4}{01796}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR2                    ((uint32\_t)0x00000030)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01797}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae53f1f88362bc9d12367842b2c41ac5f}{01797}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR2\_0                  ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01798}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad00c76742cc343b8be0aef2b7a552b21}{01798}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR2\_1                  ((uint32\_t)0x00000020)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01799}01799 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01800}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaae9d69d2db60b442144cc0f7427455d}{01800}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR3                    ((uint32\_t)0x000000C0)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01801}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9}{01801}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR3\_0                  ((uint32\_t)0x00000040)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01802}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bd409075d0271cfcf5f2a382f55af83}{01802}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR3\_1                  ((uint32\_t)0x00000080)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01803}01803 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01804}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46b83340a77ca8575458294e095a1b3e}{01804}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR4                    ((uint32\_t)0x00000300)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01805}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaa42ab206386a753e8d57b76761d787}{01805}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR4\_0                  ((uint32\_t)0x00000100)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01806}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7c19b72c8d4ebff81d9e7a6bb292d9e}{01806}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR4\_1                  ((uint32\_t)0x00000200)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01807}01807 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01808}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga184f05795320c61aac7d5f99875aaaf3}{01808}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR5                    ((uint32\_t)0x00000C00)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01809}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga407f836cfe9440c0a9346bae50593324}{01809}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR5\_0                  ((uint32\_t)0x00000400)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01810}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e969eee59eb13d03cecb10296f3cba3}{01810}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR5\_1                  ((uint32\_t)0x00000800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01811}01811 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01812}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga867aff49673e9c790a7c07ffc94c9426}{01812}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR6                    ((uint32\_t)0x00003000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01813}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa74c5941b0d588bfd8334c97dd16871e}{01813}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR6\_0                  ((uint32\_t)0x00001000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01814}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84fe57689233ae16b9b38b3db0f8b31b}{01814}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR6\_1                  ((uint32\_t)0x00002000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01815}01815 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01816}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa747a73c564fc74b1b7cf597b4df2e2f}{01816}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR7                    ((uint32\_t)0x0000C000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01817}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b75312f187bed2ef764a0f244b8cd1b}{01817}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR7\_0                  ((uint32\_t)0x00004000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01818}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284ea60cb769d74a000af43ddebfdbeb}{01818}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR7\_1                  ((uint32\_t)0x00008000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01819}01819 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01820}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c9d14950ed3985ab81c13047ac0df81}{01820}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR8                    ((uint32\_t)0x00030000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01821}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76b3b97a4a27a8bb2e942c0f95f7af31}{01821}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR8\_0                  ((uint32\_t)0x00010000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01822}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9963e91e82f1059ec170793cbf32986}{01822}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR8\_1                  ((uint32\_t)0x00020000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01823}01823 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01824}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35b41b7cab641de2538e1e1d21562bc8}{01824}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR9                    ((uint32\_t)0x000C0000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01825}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45a4501a9b4ff20e5404a97031e02537}{01825}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR9\_0                  ((uint32\_t)0x00040000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01826}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef8b9bad1bc1bb219f6b51bb12c48e67}{01826}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR9\_1                  ((uint32\_t)0x00080000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01827}01827 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01828}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3ea3497ce2e90ac0e709e7a99088b09}{01828}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR10                   ((uint32\_t)0x00300000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01829}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67fd34cdbc389ee49f5a9bf1271d7dd9}{01829}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR10\_0                 ((uint32\_t)0x00100000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01830}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ac8e25da27d1b6c97647fd18b3a335}{01830}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR10\_1                 ((uint32\_t)0x00200000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01831}01831 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01832}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa93fd3e658c07a9daf9c8016fb4cf46}{01832}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR11                   ((uint32\_t)0x00C00000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01833}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18b3ea6ccb52b072cb19d6677b610831}{01833}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR11\_0                 ((uint32\_t)0x00400000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01834}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a3508e309b9acfa99c3a4301dfb0d8}{01834}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR11\_1                 ((uint32\_t)0x00800000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01835}01835 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01836}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ae4262e6f46de65ce93149a20e0d006}{01836}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR12                   ((uint32\_t)0x03000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01837}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0cd6d85037a7ae0d19806a7dc428a0}{01837}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR12\_0                 ((uint32\_t)0x01000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01838}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460b8f9029d8703782110e118fd6ccdb}{01838}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR12\_1                 ((uint32\_t)0x02000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01839}01839 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01840}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa63ee70f61bc9df40d9b38af69f93a7e}{01840}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR13                   ((uint32\_t)0x0C000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01841}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae29eccc9daf15c787ebfc26af3fb3194}{01841}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR13\_0                 ((uint32\_t)0x04000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01842}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80eddbf0106ccf71413851269315125d}{01842}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR13\_1                 ((uint32\_t)0x08000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01843}01843 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01844}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62f533a38f324be7e3e68f5c0f2b3570}{01844}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR14                   ((uint32\_t)0x30000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01845}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8521ddc4fa71b57540b61ec7803e77f}{01845}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR14\_0                 ((uint32\_t)0x10000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01846}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5bcc6307af9a6e5f578dfcb4fda49b3}{01846}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR14\_1                 ((uint32\_t)0x20000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01847}01847 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01848}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac266bda493b96f1200bc0f7ae05a7475}{01848}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR15                   ((uint32\_t)0xC0000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01849}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b6f6a720852e3791433148aab8b722c}{01849}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR15\_0                 ((uint32\_t)0x40000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01850}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d827196cbbdebdf82554c8c04a1db6f}{01850}} \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR15\_1                 ((uint32\_t)0x80000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01851}01851 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01852}01852 \textcolor{comment}{/******************  Bits definition for GPIO\_IDR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01853}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7691154d734ec08089eb3dc28a369726}{01853}} \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_0                       ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01854}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b3e9ceaa683b7cbc89f2507ef0f110}{01854}} \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_1                       ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01855}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf32691b8213a6b9c7ddb164bcc66af7f}{01855}} \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_2                       ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01856}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172dc9a76f772c8e386ac0162e0a52fa}{01856}} \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_3                       ((uint32\_t)0x00000008)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01857}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aded5247a4fa0834a311679c593fcd7}{01857}} \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_4                       ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01858}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e7bf44f34ab51218a24b6b9467e9166}{01858}} \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_5                       ((uint32\_t)0x00000020)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01859}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aa5a3c8353ab0ce15d6500baf902e8b}{01859}} \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_6                       ((uint32\_t)0x00000040)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01860}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeccc9232d1758570c7dd9d8733d9f5b6}{01860}} \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_7                       ((uint32\_t)0x00000080)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01861}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b5f3c629daa6d4dd3ace095a127f9e1}{01861}} \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_8                       ((uint32\_t)0x00000100)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01862}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd452f85fa151363ffbf1d263185ef0d}{01862}} \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_9                       ((uint32\_t)0x00000200)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01863}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff38e1078878bdd79375295e7ab829b5}{01863}} \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_10                      ((uint32\_t)0x00000400)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01864}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84c3f48e386abf1f6d97e4fb86cbaa7c}{01864}} \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_11                      ((uint32\_t)0x00000800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01865}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec151d78711f0274d3ab5b239884e645}{01865}} \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_12                      ((uint32\_t)0x00001000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01866}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6771a14a3c52f397295737e509633b05}{01866}} \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_13                      ((uint32\_t)0x00002000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01867}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0b8882f4473b5d65266792ed631f0bb}{01867}} \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_14                      ((uint32\_t)0x00004000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01868}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fa9b2bca3451f0be4560333692fb5a4}{01868}} \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_15                      ((uint32\_t)0x00008000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01869}01869 \textcolor{comment}{/* Old GPIO\_IDR register bits definition, maintained for legacy purpose */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01870}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5485fbd720ed7ddb22eb3ec11245efbc}{01870}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_0                    GPIO\_IDR\_IDR\_0}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01871}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf13669e5ac3f49834766cd99be03a0d7}{01871}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_1                    GPIO\_IDR\_IDR\_1}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01872}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3936b414ffd9d8a7a546ecf5bee71c3}{01872}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_2                    GPIO\_IDR\_IDR\_2}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01873}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba6136975598a69ca053a924534829f2}{01873}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_3                    GPIO\_IDR\_IDR\_3}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01874}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4b22966bfccc5de30156b87a60db42a}{01874}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_4                    GPIO\_IDR\_IDR\_4}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01875}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga503034ab19d01c3c5535208dbdaa5160}{01875}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_5                    GPIO\_IDR\_IDR\_5}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01876}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6b972f5d1e519823d58098533346aa2}{01876}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_6                    GPIO\_IDR\_IDR\_6}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01877}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1360495ee0a8ee3f1a6e858744b76693}{01877}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_7                    GPIO\_IDR\_IDR\_7}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01878}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0999b31939326c4558ff7383fb1d45c3}{01878}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_8                    GPIO\_IDR\_IDR\_8}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01879}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86496faba77364680e3abb58b99636b3}{01879}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_9                    GPIO\_IDR\_IDR\_9}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01880}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38f82a10903250be4e628771b0276761}{01880}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_10                   GPIO\_IDR\_IDR\_10}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01881}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b3d81079aa482c4670efbe56da9c827}{01881}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_11                   GPIO\_IDR\_IDR\_11}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01882}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf53e6338143d8457b3db5c6846349910}{01882}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_12                   GPIO\_IDR\_IDR\_12}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01883}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5afdc7a368dcf575096f85deaea5ef01}{01883}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_13                   GPIO\_IDR\_IDR\_13}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01884}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ecbcd9d656d45bb5de5da1506ed1234}{01884}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_14                   GPIO\_IDR\_IDR\_14}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01885}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63220a77d16ca7e1475c67cfdf1ad8fd}{01885}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_15                   GPIO\_IDR\_IDR\_15}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01886}01886 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01887}01887 \textcolor{comment}{/******************  Bits definition for GPIO\_ODR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01888}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42386f40895bc86ff49eefe80708bbc6}{01888}} \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_0                       ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01889}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7680b11616859cd0f462703224511fb2}{01889}} \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_1                       ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01890}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae93b86fd4c1bfcfafc42bf820c17c019}{01890}} \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_2                       ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01891}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fffcd41fa6347ce4b61e6abbae55c7a}{01891}} \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_3                       ((uint32\_t)0x00000008)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01892}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b5f55a1f9dda2285576a276d0fb0e2}{01892}} \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_4                       ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01893}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6723e4adf0b6b333f74e15e00a60a4db}{01893}} \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_5                       ((uint32\_t)0x00000020)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01894}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga202234d8f40086f6343e30597b52c838}{01894}} \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_6                       ((uint32\_t)0x00000040)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01895}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c713b846aa56d5a31b2e4525d705679}{01895}} \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_7                       ((uint32\_t)0x00000080)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01896}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabe9c0b33000bbfe71f107cce0af0eb2}{01896}} \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_8                       ((uint32\_t)0x00000100)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01897}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25f53481a7575ebb0eb5477950673188}{01897}} \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_9                       ((uint32\_t)0x00000200)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01898}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e2817e62685ec81d3ca6674d8e75187}{01898}} \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_10                      ((uint32\_t)0x00000400)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01899}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6022058342e528d097d2d352ccb3210c}{01899}} \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_11                      ((uint32\_t)0x00000800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01900}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6df2c7bfa97e4536c3c112fa6dc00992}{01900}} \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_12                      ((uint32\_t)0x00001000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01901}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7a51e706f1931e6ac3ddd117242da23}{01901}} \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_13                      ((uint32\_t)0x00002000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01902}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga090cea405c38fd8c48f77e561deaaa07}{01902}} \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_14                      ((uint32\_t)0x00004000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01903}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga527b7d78707f17edfe826be72aa59fdc}{01903}} \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_15                      ((uint32\_t)0x00008000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01904}01904 \textcolor{comment}{/* Old GPIO\_ODR register bits definition, maintained for legacy purpose */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01905}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29dbb08cef82cec8fac9a0044f80d31b}{01905}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_0                    GPIO\_ODR\_ODR\_0}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01906}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94b10e532cafe20fe2c2e7afa91150b3}{01906}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_1                    GPIO\_ODR\_ODR\_1}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01907}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0d55284e587dfd6357e124fc8ab4014}{01907}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_2                    GPIO\_ODR\_ODR\_2}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01908}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00f7272497c2d79c2651812c716f5f00}{01908}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_3                    GPIO\_ODR\_ODR\_3}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01909}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d1b9031a6c8ae6e1c1b7f8affb5689e}{01909}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_4                    GPIO\_ODR\_ODR\_4}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01910}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd860ae29854fe80c9e410e7e6cc957}{01910}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_5                    GPIO\_ODR\_ODR\_5}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01911}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75b2cd9cf5cae35759f2b38cc0020a06}{01911}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_6                    GPIO\_ODR\_ODR\_6}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01912}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a6427032856cd00e7a0b87279cf8e85}{01912}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_7                    GPIO\_ODR\_ODR\_7}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01913}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f30b73464b5d452c0217349b5294fe2}{01913}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_8                    GPIO\_ODR\_ODR\_8}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01914}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20b3f0dd86d1dd8edbe20c09412e2297}{01914}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_9                    GPIO\_ODR\_ODR\_9}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01915}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf471b28dec1fdf0916e7beaa87d902a4}{01915}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_10                   GPIO\_ODR\_ODR\_10}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01916}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ac73a7dd714babf1ab5894b4460dacc}{01916}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_11                   GPIO\_ODR\_ODR\_11}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01917}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabcfc202ec3ee578aee32375a092a23d}{01917}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_12                   GPIO\_ODR\_ODR\_12}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01918}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4f9a8a4dcf381e58a0ab84c3744d063}{01918}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_13                   GPIO\_ODR\_ODR\_13}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01919}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38b35b661a670ae2afd11258398b7fb1}{01919}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_14                   GPIO\_ODR\_ODR\_14}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01920}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga267734cd2559e9cbf5c4041720e16d1e}{01920}} \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_15                   GPIO\_ODR\_ODR\_15}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01921}01921 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01922}01922 \textcolor{comment}{/******************  Bits definition for GPIO\_BSRR register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01923}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b69748fd2f5e2890e784bc0970b31d5}{01923}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_0                       ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01924}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa887cd170c757a2954ae8384908d030a}{01924}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_1                       ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01925}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa59c6fcfc63587ebe3cbf640cc74776a}{01925}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_2                       ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01926}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac41aaeaf32b8837f8f6e29e09ed92152}{01926}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_3                       ((uint32\_t)0x00000008)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01927}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga002773af2697ddca1bac26831cfbf231}{01927}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_4                       ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01928}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9f2671eae81f28d0054b62ca5e2f763}{01928}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_5                       ((uint32\_t)0x00000020)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01929}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dab92d27518649b3807aa4c8ef376b6}{01929}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_6                       ((uint32\_t)0x00000040)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01930}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4945b022950bdb9570e744279a0dd6}{01930}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_7                       ((uint32\_t)0x00000080)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01931}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga648026b2f11d992bb0e3383644be4eb9}{01931}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_8                       ((uint32\_t)0x00000100)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01932}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db2ccea6361f65c6bf156aa57cd4b88}{01932}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_9                       ((uint32\_t)0x00000200)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01933}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa58e335b962fc81af70d19dbd09d9137}{01933}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_10                      ((uint32\_t)0x00000400)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01934}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5744153a68c73330e2ebe9a9a0ef8036}{01934}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_11                      ((uint32\_t)0x00000800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01935}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78652a72a05249db1d343735d1764208}{01935}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_12                      ((uint32\_t)0x00001000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01936}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6367e64393bc954efa6fdce80e94f1be}{01936}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_13                      ((uint32\_t)0x00002000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01937}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8c5c56ab4bc16dd7341203c73899e41}{01937}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_14                      ((uint32\_t)0x00004000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01938}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66c0c77c304415bdccf47a0f08b58e4d}{01938}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_15                      ((uint32\_t)0x00008000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01939}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga831554de814ae2941c7f527ed6b0a742}{01939}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_0                       ((uint32\_t)0x00010000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01940}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cf488fcb38fc660f7e3d1820a12ae07}{01940}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_1                       ((uint32\_t)0x00020000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01941}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fe0f9386b50b899fdf1f9008c54f893}{01941}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_2                       ((uint32\_t)0x00040000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01942}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42b377f0c5f564fb39480afe43ee8796}{01942}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_3                       ((uint32\_t)0x00080000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01943}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab723c0327da5fb41fe366416b7d61d88}{01943}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_4                       ((uint32\_t)0x00100000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01944}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d6d8644953029e183eda4404fe9bd27}{01944}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_5                       ((uint32\_t)0x00200000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01945}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59e4a03667e8a750fd2e775edc44ecbe}{01945}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_6                       ((uint32\_t)0x00400000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01946}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafca85d377fe820e5099d870342d634a8}{01946}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_7                       ((uint32\_t)0x00800000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01947}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab02c6e6e879085fd8912facf86d822cd}{01947}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_8                       ((uint32\_t)0x01000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01948}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47ff03b3d52a7f40ae15cc167b34cc58}{01948}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_9                       ((uint32\_t)0x02000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01949}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c14a1c84cc91ff1d21b6802cda7d7ef}{01949}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_10                      ((uint32\_t)0x04000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01950}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga498185a76dcc2305113c5d168c2844d9}{01950}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_11                      ((uint32\_t)0x08000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01951}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga222460b26eaba7d333bb4d4ae9426aff}{01951}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_12                      ((uint32\_t)0x10000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01952}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca2dc3bd09745f8de6c6788fb1d106af}{01952}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_13                      ((uint32\_t)0x20000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01953}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67c96f72bdd15516e22097a3a3dad5f1}{01953}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_14                      ((uint32\_t)0x40000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01954}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eaa59f6afa3fcebaf2a27c31ae38544}{01954}} \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_15                      ((uint32\_t)0x80000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01955}01955 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01956}01956 \textcolor{comment}{/****************** Bit definition for GPIO\_LCKR register ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01957}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ae6b6d787a6af758bfde54b6ae934f}{01957}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK0                       ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01958}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga627d088ded79e6da761eaa880582372a}{01958}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK1                       ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01959}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a17a7348d45dbe2b2ea41a0908d7de}{01959}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK2                       ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01960}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1597c1b50d32ed0229c38811656ba402}{01960}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK3                       ((uint32\_t)0x00000008)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01961}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723577475747d2405d86b1ab28767cb5}{01961}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK4                       ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01962}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c2446bfe50cbd04617496c30eda6c18}{01962}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK5                       ((uint32\_t)0x00000020)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01963}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga606249f4cc3ac14cf8133b76f3c7edd7}{01963}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK6                       ((uint32\_t)0x00000040)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01964}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf998da536594af780718084cee0d22a4}{01964}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK7                       ((uint32\_t)0x00000080)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01965}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab00a81afcf4d92f6f5644724803b7404}{01965}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK8                       ((uint32\_t)0x00000100)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01966}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9aa0442c88bc17eaf07c55dd84910ea}{01966}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK9                       ((uint32\_t)0x00000200)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01967}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae055f5848967c7929f47e848b2ed812}{01967}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK10                      ((uint32\_t)0x00000400)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01968}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de971426a1248621733a9b78ef552ab}{01968}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK11                      ((uint32\_t)0x00000800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01969}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38e8685790aea3fb09194683d1f58508}{01969}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK12                      ((uint32\_t)0x00001000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01970}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0279fa554731160a9115c21d95312a5}{01970}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK13                      ((uint32\_t)0x00002000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01971}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bf290cecb54b6b68ac42a544b87dcee}{01971}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK14                      ((uint32\_t)0x00004000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01972}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c3114c8cd603d8aee022d0b426bf04}{01972}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK15                      ((uint32\_t)0x00008000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01973}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa2a83bf31ef76ee3857c7cb0a90c4d9}{01973}} \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCKK                       ((uint32\_t)0x00010000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01974}01974 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01975}01975 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01976}01976 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01977}01977 \textcolor{comment}{/*                      Inter-\/integrated Circuit Interface                    */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01978}01978 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01979}01979 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01980}01980 \textcolor{comment}{/*******************  Bit definition for I2C\_CR1 register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01981}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga953b0d38414808db79da116842ed3262}{01981}} \textcolor{preprocessor}{\#define  I2C\_CR1\_PE                          ((uint32\_t)0x00000001)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01982}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cfee7b020a49bd037fa7cf27c796abc}{01982}} \textcolor{preprocessor}{\#define  I2C\_CR1\_SMBUS                       ((uint32\_t)0x00000002)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01983}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001198ff898802888edf58f56d5371c9}{01983}} \textcolor{preprocessor}{\#define  I2C\_CR1\_SMBTYPE                     ((uint32\_t)0x00000008)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01984}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4598185d9092edfbf943464bcbb342ac}{01984}} \textcolor{preprocessor}{\#define  I2C\_CR1\_ENARP                       ((uint32\_t)0x00000010)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01985}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40d2eb849f9d55e6298035b61e84ca42}{01985}} \textcolor{preprocessor}{\#define  I2C\_CR1\_ENPEC                       ((uint32\_t)0x00000020)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01986}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d8c219193b11f8507d7b85831d14912}{01986}} \textcolor{preprocessor}{\#define  I2C\_CR1\_ENGC                        ((uint32\_t)0x00000040)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01987}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197aaca79f64e832af3a0a0864c2a08c}{01987}} \textcolor{preprocessor}{\#define  I2C\_CR1\_NOSTRETCH                   ((uint32\_t)0x00000080)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01988}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca7f18dd5bc1130dbefae4ff8736143}{01988}} \textcolor{preprocessor}{\#define  I2C\_CR1\_START                       ((uint32\_t)0x00000100)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01989}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace70293f3dfa24d448b600fc58e45223}{01989}} \textcolor{preprocessor}{\#define  I2C\_CR1\_STOP                        ((uint32\_t)0x00000200)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01990}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf933b105259a4bc46a957576adb8d96d}{01990}} \textcolor{preprocessor}{\#define  I2C\_CR1\_ACK                         ((uint32\_t)0x00000400)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01991}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34721958229a5983f2e95dfeaa8e55c3}{01991}} \textcolor{preprocessor}{\#define  I2C\_CR1\_POS                         ((uint32\_t)0x00000800)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01992}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d0119253d93a106b5ca704e5020c12}{01992}} \textcolor{preprocessor}{\#define  I2C\_CR1\_PEC                         ((uint32\_t)0x00001000)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01993}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56729ccf93c5d9f5b5b05002e3a2323c}{01993}} \textcolor{preprocessor}{\#define  I2C\_CR1\_ALERT                       ((uint32\_t)0x00002000)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01994}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dc661ef13da02e5bcb943f2003d576d}{01994}} \textcolor{preprocessor}{\#define  I2C\_CR1\_SWRST                       ((uint32\_t)0x00008000)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01996}01996 \textcolor{comment}{/*******************  Bit definition for I2C\_CR2 register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01997}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga293fbe15ed5fd1fc95915bd6437859e7}{01997}} \textcolor{preprocessor}{\#define  I2C\_CR2\_FREQ                        ((uint32\_t)0x0000003F)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01998}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09d944f5260f40a0eb714d41859e0d23}{01998}} \textcolor{preprocessor}{\#define  I2C\_CR2\_FREQ\_0                      ((uint32\_t)0x00000001)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l01999}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25ab0ef2a7795e3326900b277479d89c}{01999}} \textcolor{preprocessor}{\#define  I2C\_CR2\_FREQ\_1                      ((uint32\_t)0x00000002)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02000}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657af5a02534cc900cbddc260319d845}{02000}} \textcolor{preprocessor}{\#define  I2C\_CR2\_FREQ\_2                      ((uint32\_t)0x00000004)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02001}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga655214f8327fd1322998c9d8bffe308d}{02001}} \textcolor{preprocessor}{\#define  I2C\_CR2\_FREQ\_3                      ((uint32\_t)0x00000008)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02002}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3382a7262743bc824985af7339449386}{02002}} \textcolor{preprocessor}{\#define  I2C\_CR2\_FREQ\_4                      ((uint32\_t)0x00000010)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02003}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3b1a2b777fcf158c9e4264485682a20}{02003}} \textcolor{preprocessor}{\#define  I2C\_CR2\_FREQ\_5                      ((uint32\_t)0x00000020)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02005}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f14ae48e4609c2b3645211234cba974}{02005}} \textcolor{preprocessor}{\#define  I2C\_CR2\_ITERREN                     ((uint32\_t)0x00000100)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02006}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1ebaf8173090ec469b055b98e585d2}{02006}} \textcolor{preprocessor}{\#define  I2C\_CR2\_ITEVTEN                     ((uint32\_t)0x00000200)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02007}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2efbe5d96ed0ce447a45a62e8317a68a}{02007}} \textcolor{preprocessor}{\#define  I2C\_CR2\_ITBUFEN                     ((uint32\_t)0x00000400)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02008}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb81d5c91486b873bd0bf279a4ffcf69}{02008}} \textcolor{preprocessor}{\#define  I2C\_CR2\_DMAEN                       ((uint32\_t)0x00000800)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02009}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a0955008cbabbb6b726ba0b4f8da609}{02009}} \textcolor{preprocessor}{\#define  I2C\_CR2\_LAST                        ((uint32\_t)0x00001000)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02011}02011 \textcolor{comment}{/*******************  Bit definition for I2C\_OAR1 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02012}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8250616a993a5f2bb04cd0f116005864}{02012}} \textcolor{preprocessor}{\#define  I2C\_OAR1\_ADD1\_7                     ((uint32\_t)0x000000FE)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02013}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8141dcd63a8429a64d488cc78ef3ec1}{02013}} \textcolor{preprocessor}{\#define  I2C\_OAR1\_ADD8\_9                     ((uint32\_t)0x00000300)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02015}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b7c20c81f79d17921718412b8fca6d7}{02015}} \textcolor{preprocessor}{\#define  I2C\_OAR1\_ADD0                       ((uint32\_t)0x00000001)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02016}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga499a61f0013c5c6fe38b848901f58769}{02016}} \textcolor{preprocessor}{\#define  I2C\_OAR1\_ADD1                       ((uint32\_t)0x00000002)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02017}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44a263e36a7f34d922ff124aebd99c3}{02017}} \textcolor{preprocessor}{\#define  I2C\_OAR1\_ADD2                       ((uint32\_t)0x00000004)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02018}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9584dca3b1b414a63cf7ba75e557155b}{02018}} \textcolor{preprocessor}{\#define  I2C\_OAR1\_ADD3                       ((uint32\_t)0x00000008)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02019}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga110b915b907f4bf29ff03da1f077bd97}{02019}} \textcolor{preprocessor}{\#define  I2C\_OAR1\_ADD4                       ((uint32\_t)0x00000010)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02020}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0856dee2657cf0a04d79084da86988ca}{02020}} \textcolor{preprocessor}{\#define  I2C\_OAR1\_ADD5                       ((uint32\_t)0x00000020)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02021}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5507af6154f60125dadc4654f57776ca}{02021}} \textcolor{preprocessor}{\#define  I2C\_OAR1\_ADD6                       ((uint32\_t)0x00000040)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02022}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca710515f0aac5abdac02a630e09097c}{02022}} \textcolor{preprocessor}{\#define  I2C\_OAR1\_ADD7                       ((uint32\_t)0x00000080)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02023}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab945eba8b842a253cc64cce722537264}{02023}} \textcolor{preprocessor}{\#define  I2C\_OAR1\_ADD8                       ((uint32\_t)0x00000100)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02024}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10cf2dfc6b1ed55413be06acca413430}{02024}} \textcolor{preprocessor}{\#define  I2C\_OAR1\_ADD9                       ((uint32\_t)0x00000200)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02026}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d8df80cd27313c896e887aae81fa639}{02026}} \textcolor{preprocessor}{\#define  I2C\_OAR1\_ADDMODE                    ((uint32\_t)0x00008000)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02028}02028 \textcolor{comment}{/*******************  Bit definition for I2C\_OAR2 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02029}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab83ed1ee64439cb2734a708445f37e94}{02029}} \textcolor{preprocessor}{\#define  I2C\_OAR2\_ENDUAL                     ((uint32\_t)0x00000001)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02030}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd3d8fd1de1f16d051efb52dd3d657c4}{02030}} \textcolor{preprocessor}{\#define  I2C\_OAR2\_ADD2                       ((uint32\_t)0x000000FE)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02032}02032 \textcolor{comment}{/********************  Bit definition for I2C\_DR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02033}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac43021a4a7f79672d27c36a469b301d5}{02033}} \textcolor{preprocessor}{\#define  I2C\_DR\_DR                           ((uint32\_t)0x000000FF)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02035}02035 \textcolor{comment}{/*******************  Bit definition for I2C\_SR1 register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02036}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6935c920da59d755d0cf834548a70ec4}{02036}} \textcolor{preprocessor}{\#define  I2C\_SR1\_SB                          ((uint32\_t)0x00000001)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02037}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db361a4d9dd84b187085a11d933b45d}{02037}} \textcolor{preprocessor}{\#define  I2C\_SR1\_ADDR                        ((uint32\_t)0x00000002)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02038}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb279f85d78cfe5abd3eeb0b40a65ab1}{02038}} \textcolor{preprocessor}{\#define  I2C\_SR1\_BTF                         ((uint32\_t)0x00000004)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02039}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6faaa55a1e48aa7c1f2b69669901445d}{02039}} \textcolor{preprocessor}{\#define  I2C\_SR1\_ADD10                       ((uint32\_t)0x00000008)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02040}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafcea4cdbe2f6da31566c897fa893a7c}{02040}} \textcolor{preprocessor}{\#define  I2C\_SR1\_STOPF                       ((uint32\_t)0x00000010)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02041}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ebe33c992611bc2e25bbb01c1441a5}{02041}} \textcolor{preprocessor}{\#define  I2C\_SR1\_RXNE                        ((uint32\_t)0x00000040)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02042}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc4da49c163910203255e384591b6f7}{02042}} \textcolor{preprocessor}{\#define  I2C\_SR1\_TXE                         ((uint32\_t)0x00000080)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02043}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d12990c90ab0757dcfea150ea50b227}{02043}} \textcolor{preprocessor}{\#define  I2C\_SR1\_BERR                        ((uint32\_t)0x00000100)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02044}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbc52f6ec6172c71d8b026a22c2f69d2}{02044}} \textcolor{preprocessor}{\#define  I2C\_SR1\_ARLO                        ((uint32\_t)0x00000200)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02045}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62aa2496d4b3955214a16a7bd998fd88}{02045}} \textcolor{preprocessor}{\#define  I2C\_SR1\_AF                          ((uint32\_t)0x00000400)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02046}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42d2435d2e64bf710c701c9b17adfb4}{02046}} \textcolor{preprocessor}{\#define  I2C\_SR1\_OVR                         ((uint32\_t)0x00000800)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02047}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b2976279024e832e53ad12796a7bb71}{02047}} \textcolor{preprocessor}{\#define  I2C\_SR1\_PECERR                      ((uint32\_t)0x00001000)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02048}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef3a1e4921d7c509d1b639c67882c4c9}{02048}} \textcolor{preprocessor}{\#define  I2C\_SR1\_TIMEOUT                     ((uint32\_t)0x00004000)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02049}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8df36c38deb8791d0ac3cb5881298c1c}{02049}} \textcolor{preprocessor}{\#define  I2C\_SR1\_SMBALERT                    ((uint32\_t)0x00008000)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02051}02051 \textcolor{comment}{/*******************  Bit definition for I2C\_SR2 register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02052}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75cc361adf0e72e33d6771ebfa17b52d}{02052}} \textcolor{preprocessor}{\#define  I2C\_SR2\_MSL                         ((uint32\_t)0x00000001)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02053}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1e75a82da73ae2873cff1cd27c3179}{02053}} \textcolor{preprocessor}{\#define  I2C\_SR2\_BUSY                        ((uint32\_t)0x00000002)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02054}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga288b20416b42a79e591aa80d9a690fca}{02054}} \textcolor{preprocessor}{\#define  I2C\_SR2\_TRA                         ((uint32\_t)0x00000004)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02055}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3aeb79cbe04f7ec1e3c2615921c4fab}{02055}} \textcolor{preprocessor}{\#define  I2C\_SR2\_GENCALL                     ((uint32\_t)0x00000010)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02056}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf50334903013177a8c6f4e36b8d6fe}{02056}} \textcolor{preprocessor}{\#define  I2C\_SR2\_SMBDEFAULT                  ((uint32\_t)0x00000020)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02057}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa07cf3e404f9f57e98d1ba3793079c80}{02057}} \textcolor{preprocessor}{\#define  I2C\_SR2\_SMBHOST                     ((uint32\_t)0x00000040)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02058}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79a6a21835e06d9bc48009f4269b7798}{02058}} \textcolor{preprocessor}{\#define  I2C\_SR2\_DUALF                       ((uint32\_t)0x00000080)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02059}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a4fd5d9c9e2593be920d19a5f6ae732}{02059}} \textcolor{preprocessor}{\#define  I2C\_SR2\_PEC                         ((uint32\_t)0x0000FF00)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02061}02061 \textcolor{comment}{/*******************  Bit definition for I2C\_CCR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02062}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de}{02062}} \textcolor{preprocessor}{\#define  I2C\_CCR\_CCR                         ((uint32\_t)0x00000FFF)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02063}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga851c8a6b598d54c1a805b1632a4078e5}{02063}} \textcolor{preprocessor}{\#define  I2C\_CCR\_DUTY                        ((uint32\_t)0x00004000)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02064}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea64e5d7eba609ac9a84964bc0bc2def}{02064}} \textcolor{preprocessor}{\#define  I2C\_CCR\_FS                          ((uint32\_t)0x00008000)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02066}02066 \textcolor{comment}{/******************  Bit definition for I2C\_TRISE register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02067}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff77a39aba630647af62dc7f1a5dc218}{02067}} \textcolor{preprocessor}{\#define  I2C\_TRISE\_TRISE                     ((uint32\_t)0x0000003F)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02069}02069 \textcolor{comment}{/******************  Bit definition for I2C\_FLTR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02070}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffe4c34d459e53d73c92e0a6fd383795}{02070}} \textcolor{preprocessor}{\#define  I2C\_FLTR\_DNF                        ((uint32\_t)0x0000000F)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02071}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f312cebb37d3e5d0a690dc6fda86f32}{02071}} \textcolor{preprocessor}{\#define  I2C\_FLTR\_ANOFF                      ((uint32\_t)0x00000010)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02073}02073 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02074}02074 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02075}02075 \textcolor{comment}{/*                           Independent WATCHDOG                             */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02076}02076 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02077}02077 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02078}02078 \textcolor{comment}{/*******************  Bit definition for IWDG\_KR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02079}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga957f7d5f8a0ec1a6956a7f05cfbd97c2}{02079}} \textcolor{preprocessor}{\#define  IWDG\_KR\_KEY                         ((uint32\_t)0xFFFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02081}02081 \textcolor{comment}{/*******************  Bit definition for IWDG\_PR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02082}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de39c5672f17d326fceb5adc9adc090}{02082}} \textcolor{preprocessor}{\#define  IWDG\_PR\_PR                          ((uint32\_t)0x07)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02083}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b727e7882603df1684cbf230520ca76}{02083}} \textcolor{preprocessor}{\#define  IWDG\_PR\_PR\_0                        ((uint32\_t)0x01)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02084}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba2551b90c68d95c736a116224b473e}{02084}} \textcolor{preprocessor}{\#define  IWDG\_PR\_PR\_1                        ((uint32\_t)0x02)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02085}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55a1d7fde4e3e724a8644652ba9bb2b9}{02085}} \textcolor{preprocessor}{\#define  IWDG\_PR\_PR\_2                        ((uint32\_t)0x04)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02087}02087 \textcolor{comment}{/*******************  Bit definition for IWDG\_RLR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02088}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87024bbb19f26def4c4c1510b22d3033}{02088}} \textcolor{preprocessor}{\#define  IWDG\_RLR\_RL                         ((uint32\_t)0x0FFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02090}02090 \textcolor{comment}{/*******************  Bit definition for IWDG\_SR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02091}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga269bd5618ba773d32275b93be004c554}{02091}} \textcolor{preprocessor}{\#define  IWDG\_SR\_PVU                         ((uint32\_t)0x01)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02092}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadffb8339e556a3b10120b15f0dacc232}{02092}} \textcolor{preprocessor}{\#define  IWDG\_SR\_RVU                         ((uint32\_t)0x02)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02095}02095 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02096}02096 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02097}02097 \textcolor{comment}{/*                             Power Control                                  */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02098}02098 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02099}02099 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02100}02100 \textcolor{comment}{/********************  Bit definition for PWR\_CR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02101}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}{02101}} \textcolor{preprocessor}{\#define  PWR\_CR\_LPDS                         ((uint32\_t)0x00000001)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02102}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c8075e98772470804c9e3fe74984115}{02102}} \textcolor{preprocessor}{\#define  PWR\_CR\_PDDS                         ((uint32\_t)0x00000002)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02103}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3928de64f633b84770b1cfecea702fa7}{02103}} \textcolor{preprocessor}{\#define  PWR\_CR\_CWUF                         ((uint32\_t)0x00000004)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02104}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44484cacc35c80cf82eb011d6cbe13a}{02104}} \textcolor{preprocessor}{\#define  PWR\_CR\_CSBF                         ((uint32\_t)0x00000008)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02105}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05d5c39759e69a294c0ab9bea8f142e5}{02105}} \textcolor{preprocessor}{\#define  PWR\_CR\_PVDE                         ((uint32\_t)0x00000010)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02107}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac73c24d43953c7598e42acdd4c4e7435}{02107}} \textcolor{preprocessor}{\#define  PWR\_CR\_PLS                          ((uint32\_t)0x000000E0)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02108}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacef447510818c468c202e3b4991ea08e}{02108}} \textcolor{preprocessor}{\#define  PWR\_CR\_PLS\_0                        ((uint32\_t)0x00000020)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02109}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd19d78943514a2f695a39b45594623}{02109}} \textcolor{preprocessor}{\#define  PWR\_CR\_PLS\_1                        ((uint32\_t)0x00000040)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02110}02110 \textcolor{preprocessor}{\#define  PWR\_CR\_PLS\_2                        ((uint32\_t)0x00000080)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02113}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb6b904b20d7e4fff958c75748861216}{02113}} \textcolor{preprocessor}{\#define  PWR\_CR\_PLS\_LEV0                     ((uint32\_t)0x00000000)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02114}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15b71263f73f0c4e53ca91fc8d096818}{02114}} \textcolor{preprocessor}{\#define  PWR\_CR\_PLS\_LEV1                     ((uint32\_t)0x00000020)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02115}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ea128abc2fc4252b53d09ca2850e69e}{02115}} \textcolor{preprocessor}{\#define  PWR\_CR\_PLS\_LEV2                     ((uint32\_t)0x00000040)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02116}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c1782980a2fb12de80058729a74f174}{02116}} \textcolor{preprocessor}{\#define  PWR\_CR\_PLS\_LEV3                     ((uint32\_t)0x00000060)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02117}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fe79f097ea6c30a4ccf69ed3e177f85}{02117}} \textcolor{preprocessor}{\#define  PWR\_CR\_PLS\_LEV4                     ((uint32\_t)0x00000080)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02118}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga326781d09a07b4d215424fbbae11b7b2}{02118}} \textcolor{preprocessor}{\#define  PWR\_CR\_PLS\_LEV5                     ((uint32\_t)0x000000A0)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02119}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaff17e9c7fe7d837523b1e9a2f4e9baf}{02119}} \textcolor{preprocessor}{\#define  PWR\_CR\_PLS\_LEV6                     ((uint32\_t)0x000000C0)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02120}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95e3b301b5470ae94d32c53a9fbdfc8b}{02120}} \textcolor{preprocessor}{\#define  PWR\_CR\_PLS\_LEV7                     ((uint32\_t)0x000000E0)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02122}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}{02122}} \textcolor{preprocessor}{\#define  PWR\_CR\_DBP                          ((uint32\_t)0x00000100)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02123}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc01f8b6d4bd0294f745fde6d8e57002}{02123}} \textcolor{preprocessor}{\#define  PWR\_CR\_FPDS                         ((uint32\_t)0x00000200)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02124}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e37ea5ff0bd06d0d5aa7b2f15d63495}{02124}} \textcolor{preprocessor}{\#define  PWR\_CR\_LPLVDS                       ((uint32\_t)0x00000400)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02125}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e8c390899e9e836f1c52d90b64488d}{02125}} \textcolor{preprocessor}{\#define  PWR\_CR\_MRLVDS                       ((uint32\_t)0x00000800)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02126}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga977b89f2739e32b704194a6995d3d33d}{02126}} \textcolor{preprocessor}{\#define  PWR\_CR\_ADCDC1                       ((uint32\_t)0x00002000)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02127}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc33f1ba4e374e116ffa50f3a503030}{02127}} \textcolor{preprocessor}{\#define  PWR\_CR\_VOS                          ((uint32\_t)0x0000C000)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02128}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b4e08a8936aa9828c5d683fde2fb59}{02128}} \textcolor{preprocessor}{\#define  PWR\_CR\_VOS\_0                        ((uint32\_t)0x00004000)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02129}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3093c26b256c965cebec3b2e388a3b4}{02129}} \textcolor{preprocessor}{\#define  PWR\_CR\_VOS\_1                        ((uint32\_t)0x00008000)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02131}02131 \textcolor{comment}{/* Legacy define */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02132}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56b78f2f76a841d2e8ddd56299b8d3e2}{02132}} \textcolor{preprocessor}{\#define  PWR\_CR\_PMODE                        PWR\_CR\_VOS}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02133}02133 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02134}02134 \textcolor{comment}{/*******************  Bit definition for PWR\_CSR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02135}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9465bb7ad9ca936688344e2a077539e6}{02135}} \textcolor{preprocessor}{\#define  PWR\_CSR\_WUF                         ((uint32\_t)0x00000001)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02136}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4fd42f153660593cad6f4fe22ff76bb}{02136}} \textcolor{preprocessor}{\#define  PWR\_CSR\_SBF                         ((uint32\_t)0x00000002)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02137}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3535ce181895cc00afeb28dcac68d04c}{02137}} \textcolor{preprocessor}{\#define  PWR\_CSR\_PVDO                        ((uint32\_t)0x00000004)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02138}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga939410de980c5bc297ff04bcf30875cc}{02138}} \textcolor{preprocessor}{\#define  PWR\_CSR\_BRR                         ((uint32\_t)0x00000008)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02139}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac8c15a08bbee754ea720b0d4a4f580}{02139}} \textcolor{preprocessor}{\#define  PWR\_CSR\_EWUP                        ((uint32\_t)0x00000100)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02140}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f99becaceb185431dbf46fb22718d0a}{02140}} \textcolor{preprocessor}{\#define  PWR\_CSR\_BRE                         ((uint32\_t)0x00000200)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02141}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4126ed19cce54a5411ff8dd440171695}{02141}} \textcolor{preprocessor}{\#define  PWR\_CSR\_VOSRDY                      ((uint32\_t)0x00004000)     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02143}02143 \textcolor{comment}{/* Legacy define */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02144}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga017220a84cc5ab813eee18edd6309827}{02144}} \textcolor{preprocessor}{\#define  PWR\_CSR\_REGRDY                      PWR\_CSR\_VOSRDY}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02145}02145 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02146}02146 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02147}02147 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02148}02148 \textcolor{comment}{/*                         Reset and Clock Control                            */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02149}02149 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02150}02150 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02151}02151 \textcolor{comment}{/********************  Bit definition for RCC\_CR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02152}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{02152}} \textcolor{preprocessor}{\#define  RCC\_CR\_HSION                        ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02153}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d}{02153}} \textcolor{preprocessor}{\#define  RCC\_CR\_HSIRDY                       ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02154}02154 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02155}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cb4397b2095c31660a01b748386aa70}{02155}} \textcolor{preprocessor}{\#define  RCC\_CR\_HSITRIM                      ((uint32\_t)0x000000F8)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02156}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab999bbbc1d365d0100d34eaa9f426eb}{02156}} \textcolor{preprocessor}{\#define  RCC\_CR\_HSITRIM\_0                    ((uint32\_t)0x00000008)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02157}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga569d6a29d774e0f125b0c2b3671fae3c}{02157}} \textcolor{preprocessor}{\#define  RCC\_CR\_HSITRIM\_1                    ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02158}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10d80d64137e36f5183f6aa7002de6f5}{02158}} \textcolor{preprocessor}{\#define  RCC\_CR\_HSITRIM\_2                    ((uint32\_t)0x00000020)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02159}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe20245d2d971238dba9ee371a299ba9}{02159}} \textcolor{preprocessor}{\#define  RCC\_CR\_HSITRIM\_3                    ((uint32\_t)0x00000040)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02160}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f9ab2e93a0b9b70d33812bcc5e920c1}{02160}} \textcolor{preprocessor}{\#define  RCC\_CR\_HSITRIM\_4                    ((uint32\_t)0x00000080)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02162}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67ae770db9851f14ad7c14a693f0f6d3}{02162}} \textcolor{preprocessor}{\#define  RCC\_CR\_HSICAL                       ((uint32\_t)0x0000FF00)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02163}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7daa7754e54d65916ddc54f37274d3a}{02163}} \textcolor{preprocessor}{\#define  RCC\_CR\_HSICAL\_0                     ((uint32\_t)0x00000100)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02164}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78054087161dee567cadbb4b4b96fb08}{02164}} \textcolor{preprocessor}{\#define  RCC\_CR\_HSICAL\_1                     ((uint32\_t)0x00000200)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02165}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0c4bac85beb7de5916897f88150dc3f}{02165}} \textcolor{preprocessor}{\#define  RCC\_CR\_HSICAL\_2                     ((uint32\_t)0x00000400)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02166}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03f71cd53f075e9d35fcbfe7ed3f6e12}{02166}} \textcolor{preprocessor}{\#define  RCC\_CR\_HSICAL\_3                     ((uint32\_t)0x00000800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02167}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf26eb00e1872a3754f200a3c32019e50}{02167}} \textcolor{preprocessor}{\#define  RCC\_CR\_HSICAL\_4                     ((uint32\_t)0x00001000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02168}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c5b733061a3c4c6d69a7a15cbcb0b87}{02168}} \textcolor{preprocessor}{\#define  RCC\_CR\_HSICAL\_5                     ((uint32\_t)0x00002000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02169}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee2d6b30ee4bf41d2b171adf273a6ee7}{02169}} \textcolor{preprocessor}{\#define  RCC\_CR\_HSICAL\_6                     ((uint32\_t)0x00004000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02170}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab42d5e412867df093ec2ea4b8dc2bf29}{02170}} \textcolor{preprocessor}{\#define  RCC\_CR\_HSICAL\_7                     ((uint32\_t)0x00008000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02172}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{02172}} \textcolor{preprocessor}{\#define  RCC\_CR\_HSEON                        ((uint32\_t)0x00010000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02173}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a34e00182c83409d89ff566cb02cc4}{02173}} \textcolor{preprocessor}{\#define  RCC\_CR\_HSERDY                       ((uint32\_t)0x00020000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02174}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}{02174}} \textcolor{preprocessor}{\#define  RCC\_CR\_HSEBYP                       ((uint32\_t)0x00040000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02175}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc05308869ad055e1e6f2c32d738aecd}{02175}} \textcolor{preprocessor}{\#define  RCC\_CR\_CSSON                        ((uint32\_t)0x00080000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02176}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0e73d5b0a4883e074d40029b49ee47e}{02176}} \textcolor{preprocessor}{\#define  RCC\_CR\_PLLON                        ((uint32\_t)0x01000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02177}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa12d7ac6a7f0f91d066aeb2c6071888}{02177}} \textcolor{preprocessor}{\#define  RCC\_CR\_PLLRDY                       ((uint32\_t)0x02000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02178}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ccb8964b640530f1080f9ea549d8133}{02178}} \textcolor{preprocessor}{\#define  RCC\_CR\_PLLI2SON                     ((uint32\_t)0x04000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02179}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7354703f289244a71753debf3ae26e46}{02179}} \textcolor{preprocessor}{\#define  RCC\_CR\_PLLI2SRDY                    ((uint32\_t)0x08000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02180}02180 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02181}02181 \textcolor{comment}{/********************  Bit definition for RCC\_PLLCFGR register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02182}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{02182}} \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLM                    ((uint32\_t)0x0000003F)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02183}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813e3d6b41b4338ae5aea47a2bdbab01}{02183}} \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLM\_0                  ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02184}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ae6e7405926717249a9852acda1f10}{02184}} \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLM\_1                  ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02185}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989f5ea1ac0275a2c15bf09408c8a4c6}{02185}} \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLM\_2                  ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02186}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cdeab6a08889692656228ab1186e28c}{02186}} \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLM\_3                  ((uint32\_t)0x00000008)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02187}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20af5f07ceef21b957db9391fd8bd898}{02187}} \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLM\_4                  ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02188}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga195dfe1b9b158aa00996867bebd9c225}{02188}} \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLM\_5                  ((uint32\_t)0x00000020)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02189}02189 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02190}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{02190}} \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLN                     ((uint32\_t)0x00007FC0)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02191}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade84dfb497ed82c0cbbc40049ef3da2c}{02191}} \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLN\_0                   ((uint32\_t)0x00000040)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02192}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad54b80f8edb3a1f34d390382580edaf3}{02192}} \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLN\_1                   ((uint32\_t)0x00000080)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02193}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c165a47d134f31f9dff12d1e6f709f3}{02193}} \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLN\_2                   ((uint32\_t)0x00000100)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02194}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b19e3e1f2dbe4c2327ebee7e9647365}{02194}} \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLN\_3                   ((uint32\_t)0x00000200)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02195}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb4707942496f45d3cf85acfdeb37475}{02195}} \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLN\_4                   ((uint32\_t)0x00000400)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02196}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefb9ac3678faab95ddc7d42b2316b8ab}{02196}} \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLN\_5                   ((uint32\_t)0x00000800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02197}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddfba8f0f4b9b772986a0d214dcced39}{02197}} \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLN\_6                   ((uint32\_t)0x00001000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02198}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df4b12cec2263d6acec32015035fe54}{02198}} \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLN\_7                   ((uint32\_t)0x00002000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02199}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff473b6dc417ef6fa361017b2f107c06}{02199}} \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLN\_8                   ((uint32\_t)0x00004000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02200}02200 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02201}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2561745be271ee828e26de601f72162d}{02201}} \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLP                    ((uint32\_t)0x00030000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02202}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e5cb0fc1122e12425c26b5ed91bcfd}{02202}} \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLP\_0                  ((uint32\_t)0x00010000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02203}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4ddc9eb3b629852127551eeae77f73}{02203}} \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLP\_1                  ((uint32\_t)0x00020000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02204}02204 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02205}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{02205}} \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLSRC                  ((uint32\_t)0x00400000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02206}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3a86c3918526efe2258ecbb34b91587}{02206}} \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLSRC\_HSE              ((uint32\_t)0x00400000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02207}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf688c4f038f29247cc0280dbdda24a7}{02207}} \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLSRC\_HSI              ((uint32\_t)0x00000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02208}02208 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02209}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546495f69f570cb4b81d4a59054c7ed1}{02209}} \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLQ                    ((uint32\_t)0x0F000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02210}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56fe140a22f66d2dd7250bb1f39ab451}{02210}} \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLQ\_0                  ((uint32\_t)0x01000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02211}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7703def670b8ef3ec634f8f09a56ce00}{02211}} \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLQ\_1                  ((uint32\_t)0x02000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02212}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45ab5c1d1a26d34915a53de7013f6cf6}{02212}} \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLQ\_2                  ((uint32\_t)0x04000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02213}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga182a9e6e5d5e1c63a1d20daf9b1874b5}{02213}} \textcolor{preprocessor}{\#define  RCC\_PLLCFGR\_PLLQ\_3                  ((uint32\_t)0x08000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02214}02214 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02215}02215 \textcolor{comment}{/********************  Bit definition for RCC\_CFGR register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02217}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1}{02217}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_SW                         ((uint32\_t)0x00000003)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02218}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99f08d86fd41824058a7fdf817f7e2fd}{02218}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_SW\_0                       ((uint32\_t)0x00000001)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02219}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72d51cb5d66ee1aa4d2c6f14796a072f}{02219}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_SW\_1                       ((uint32\_t)0x00000002)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02221}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbac8bae4f0808b3c3a5185aa10081fb}{02221}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_SW\_HSI                     ((uint32\_t)0x00000000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02222}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb563f217242d969f4355d0818fde705}{02222}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_SW\_HSE                     ((uint32\_t)0x00000001)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02223}02223 \textcolor{preprocessor}{\#define  RCC\_CFGR\_SW\_PLL                     ((uint32\_t)0x00000002)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02226}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{02226}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_SWS                        ((uint32\_t)0x0000000C)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02227}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eae59112c51def51979e31e8695b39f}{02227}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_SWS\_0                      ((uint32\_t)0x00000004)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02228}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad3a5718999d7259f216137a23c2a379}{02228}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_SWS\_1                      ((uint32\_t)0x00000008)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02230}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6764639cf221e1ebc0b5448dcaed590a}{02230}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_SWS\_HSI                    ((uint32\_t)0x00000000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02231}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09a0202f441c1a43e69c62331d50a08}{02231}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_SWS\_HSE                    ((uint32\_t)0x00000004)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02232}02232 \textcolor{preprocessor}{\#define  RCC\_CFGR\_SWS\_PLL                    ((uint32\_t)0x00000008)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02235}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe10e66938644ee8054a2426ff23efea}{02235}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_HPRE                       ((uint32\_t)0x000000F0)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02236}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88ece6ca270b3ecf6f63bf20893bc172}{02236}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_HPRE\_0                     ((uint32\_t)0x00000010)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02237}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbdd3a02814178ba02b8ebbaccd91599}{02237}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_HPRE\_1                     ((uint32\_t)0x00000020)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02238}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadac734bddb507eed4a62a0af4cef74a3}{02238}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_HPRE\_2                     ((uint32\_t)0x00000040)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02239}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}{02239}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_HPRE\_3                     ((uint32\_t)0x00000080)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02241}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b7d7f29b09a49c31404fc0d44645c84}{02241}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_HPRE\_DIV1                  ((uint32\_t)0x00000000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02242}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9eeb5e38e53e79b08a4ac438497ebea}{02242}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_HPRE\_DIV2                  ((uint32\_t)0x00000080)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02243}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffe860867ae4b1b6d28473ded1546d91}{02243}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_HPRE\_DIV4                  ((uint32\_t)0x00000090)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02244}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca71d6b42bdb83b5ff5320578869a058}{02244}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_HPRE\_DIV8                  ((uint32\_t)0x000000A0)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02245}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3806da4f1afc9e5be0fca001c8c57815}{02245}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_HPRE\_DIV16                 ((uint32\_t)0x000000B0)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02246}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1caeba8dc2b4c0bb11be600e983e3370}{02246}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_HPRE\_DIV64                 ((uint32\_t)0x000000C0)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02247}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga280da821f0da1bec1f4c0e132ddf8eab}{02247}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_HPRE\_DIV128                ((uint32\_t)0x000000D0)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02248}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga089930cedd5b2cb201e717438f29d25b}{02248}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_HPRE\_DIV256                ((uint32\_t)0x000000E0)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02249}02249 \textcolor{preprocessor}{\#define  RCC\_CFGR\_HPRE\_DIV512                ((uint32\_t)0x000000F0)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02252}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50b2423a5fea74a47b9eb8ab51869412}{02252}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_PPRE1                      ((uint32\_t)0x00001C00)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02253}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d37c20686faa340a77021117f5908b7}{02253}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_PPRE1\_0                    ((uint32\_t)0x00000400)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02254}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad41049f8a28fdced6bb4d9267845ffa2}{02254}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_PPRE1\_1                    ((uint32\_t)0x00000800)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02255}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fcb524f6ca203ddff1862c124d4f89f}{02255}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_PPRE1\_2                    ((uint32\_t)0x00001000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02257}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8f6562bb2ecf65055a2f42cbb48ef11}{02257}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_PPRE1\_DIV1                 ((uint32\_t)0x00000000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02258}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf832ad6844c907d9bb37c1536defcb0d}{02258}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_PPRE1\_DIV2                 ((uint32\_t)0x00001000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02259}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e340725f46e9462d9b02a079b9fa8ae}{02259}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_PPRE1\_DIV4                 ((uint32\_t)0x00001400)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02260}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ddd6d657837e1971bb86e3bf1c15e72}{02260}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_PPRE1\_DIV8                 ((uint32\_t)0x00001800)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02261}02261 \textcolor{preprocessor}{\#define  RCC\_CFGR\_PPRE1\_DIV16                ((uint32\_t)0x00001C00)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02264}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad61bd4f9f345ba41806813b0bfff1311}{02264}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_PPRE2                      ((uint32\_t)0x0000E000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02265}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ca63155494ed59eb5e34bec1e5f4e9}{02265}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_PPRE2\_0                    ((uint32\_t)0x00002000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02266}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdb19c9e76fe8e8a7c991714c92e937f}{02266}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_PPRE2\_1                    ((uint32\_t)0x00004000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02267}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9adc802687eab5b6ece99a20793219db}{02267}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_PPRE2\_2                    ((uint32\_t)0x00008000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02269}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga247aebf1999a38ea07785558d277bb1a}{02269}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_PPRE2\_DIV1                 ((uint32\_t)0x00000000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02270}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99d9c91eaad122460d324a71cc939d1b}{02270}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_PPRE2\_DIV2                 ((uint32\_t)0x00008000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02271}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4340fc3fc52eca36eb302959fbecb715}{02271}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_PPRE2\_DIV4                 ((uint32\_t)0x0000A000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02272}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412b382a1134e0ee5614e0f4bcf97552}{02272}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_PPRE2\_DIV8                 ((uint32\_t)0x0000C000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02273}02273 \textcolor{preprocessor}{\#define  RCC\_CFGR\_PPRE2\_DIV16                ((uint32\_t)0x0000E000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02276}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7c067c52ecd135252c691aad32c0b83}{02276}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_RTCPRE                     ((uint32\_t)0x001F0000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02277}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702f887571365eeb42d74b9b9cc6fe0d}{02277}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_RTCPRE\_0                   ((uint32\_t)0x00010000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02278}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1191ba4a2e089f9921d77be57394dec4}{02278}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_RTCPRE\_1                   ((uint32\_t)0x00020000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02279}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae62885f29418cc83a57964fe631282cb}{02279}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_RTCPRE\_2                   ((uint32\_t)0x00040000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02280}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c703b8d9827f58e7ea783c6a9b74e41}{02280}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_RTCPRE\_3                   ((uint32\_t)0x00080000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02281}02281 \textcolor{preprocessor}{\#define  RCC\_CFGR\_RTCPRE\_4                   ((uint32\_t)0x00100000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02282}02282 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02284}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26eb4a66eeff0ba17e9d2a06cf937ca4}{02284}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_MCO1                       ((uint32\_t)0x00600000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02285}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe73b3ad484eeecfa1556021677ecf4a}{02285}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_MCO1\_0                     ((uint32\_t)0x00200000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02286}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c7e8d1da534f052ce835f06227a9b7a}{02286}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_MCO1\_1                     ((uint32\_t)0x00400000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02287}02287 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02288}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d43413fd6b17bd988ccae9e34296412}{02288}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_I2SSRC                     ((uint32\_t)0x00800000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02289}02289 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02290}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23171ca70972a106109a6e0804385ec5}{02290}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_MCO1PRE                    ((uint32\_t)0x07000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02291}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}{02291}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_MCO1PRE\_0                  ((uint32\_t)0x01000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02292}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}{02292}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_MCO1PRE\_1                  ((uint32\_t)0x02000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02293}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{02293}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_MCO1PRE\_2                  ((uint32\_t)0x04000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02294}02294 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02295}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae387252f29b6f98cc1fffc4fa0719b6e}{02295}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_MCO2PRE                    ((uint32\_t)0x38000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02296}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83dfcd5a1ce89869c82723f7eb9223ed}{02296}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_MCO2PRE\_0                  ((uint32\_t)0x08000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02297}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e8d7cb746efc7511fa97ddfef2df793}{02297}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_MCO2PRE\_1                  ((uint32\_t)0x10000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02298}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8773dfae91e6576d490fbee4aa2a639}{02298}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_MCO2PRE\_2                  ((uint32\_t)0x20000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02299}02299 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02300}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga022248a1167714f4d847b89243dc5244}{02300}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_MCO2                       ((uint32\_t)0xC0000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02301}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203156a3f57e2c4498999c7901e0defd}{02301}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_MCO2\_0                     ((uint32\_t)0x40000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02302}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fdba9682ff474255248f84e6851932a}{02302}} \textcolor{preprocessor}{\#define  RCC\_CFGR\_MCO2\_1                     ((uint32\_t)0x80000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02303}02303 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02304}02304 \textcolor{comment}{/********************  Bit definition for RCC\_CIR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02305}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb94ccfe6a212f020e732d1dd787a6fb}{02305}} \textcolor{preprocessor}{\#define  RCC\_CIR\_LSIRDYF                     ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02306}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfc100e7ae673dfcec7be79af0d91dfe}{02306}} \textcolor{preprocessor}{\#define  RCC\_CIR\_LSERDYF                     ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02307}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad38877547c4cbbb94659d5726f377163}{02307}} \textcolor{preprocessor}{\#define  RCC\_CIR\_HSIRDYF                     ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02308}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11ea196450aac9ac35e283a66afc3da6}{02308}} \textcolor{preprocessor}{\#define  RCC\_CIR\_HSERDYF                     ((uint32\_t)0x00000008)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02309}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f007895a17e668f22f7b8b24ca90aec}{02309}} \textcolor{preprocessor}{\#define  RCC\_CIR\_PLLRDYF                     ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02310}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad338d8663c078cf3d73e4bfaa44da093}{02310}} \textcolor{preprocessor}{\#define  RCC\_CIR\_PLLI2SRDYF                  ((uint32\_t)0x00000020)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02311}02311 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02312}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad66b719e4061294de35af58cc27aba7f}{02312}} \textcolor{preprocessor}{\#define  RCC\_CIR\_CSSF                        ((uint32\_t)0x00000080)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02313}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga872ba937149a7372138df06f8188ab56}{02313}} \textcolor{preprocessor}{\#define  RCC\_CIR\_LSIRDYIE                    ((uint32\_t)0x00000100)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02314}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a0ad2672c9ba1b26012cbc6d423dff8}{02314}} \textcolor{preprocessor}{\#define  RCC\_CIR\_LSERDYIE                    ((uint32\_t)0x00000200)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02315}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac714351a6f9dab4741354fb017638580}{02315}} \textcolor{preprocessor}{\#define  RCC\_CIR\_HSIRDYIE                    ((uint32\_t)0x00000400)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02316}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5492f9b58600cf66616eb931b48b3c11}{02316}} \textcolor{preprocessor}{\#define  RCC\_CIR\_HSERDYIE                    ((uint32\_t)0x00000800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02317}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b70927cab2ba9cf82d1620cf88b0f95}{02317}} \textcolor{preprocessor}{\#define  RCC\_CIR\_PLLRDYIE                    ((uint32\_t)0x00001000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02318}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ca3cbf69c7cce53e974316dbf38d3dc}{02318}} \textcolor{preprocessor}{\#define  RCC\_CIR\_PLLI2SRDYIE                 ((uint32\_t)0x00002000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02319}02319 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02320}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga982989563f1a95c89bf7f4a25d99f704}{02320}} \textcolor{preprocessor}{\#define  RCC\_CIR\_LSIRDYC                     ((uint32\_t)0x00010000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02321}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga144b5147f3a8d0bfda04618e301986aa}{02321}} \textcolor{preprocessor}{\#define  RCC\_CIR\_LSERDYC                     ((uint32\_t)0x00020000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02322}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1b58377908e5c31a684747d0a80ecb2}{02322}} \textcolor{preprocessor}{\#define  RCC\_CIR\_HSIRDYC                     ((uint32\_t)0x00040000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02323}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9464e8188d717902990b467a9396d238}{02323}} \textcolor{preprocessor}{\#define  RCC\_CIR\_HSERDYC                     ((uint32\_t)0x00080000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02324}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga245af864b194f0c2b2389ea1ee49a396}{02324}} \textcolor{preprocessor}{\#define  RCC\_CIR\_PLLRDYC                     ((uint32\_t)0x00100000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02325}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73e79cc7236f5f76cb97c8012771e6bb}{02325}} \textcolor{preprocessor}{\#define  RCC\_CIR\_PLLI2SRDYC                  ((uint32\_t)0x00200000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02326}02326 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02327}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46edb2b9568f002feba7b4312ed92c1f}{02327}} \textcolor{preprocessor}{\#define  RCC\_CIR\_CSSC                        ((uint32\_t)0x00800000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02328}02328 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02329}02329 \textcolor{comment}{/********************  Bit definition for RCC\_AHB1RSTR register  **************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02330}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c171937e46c2b9a58f16ee82010509e}{02330}} \textcolor{preprocessor}{\#define  RCC\_AHB1RSTR\_GPIOARST               ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02331}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e60d32cb67768339fc47a2ba11b7a97}{02331}} \textcolor{preprocessor}{\#define  RCC\_AHB1RSTR\_GPIOBRST               ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02332}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d02a09e1dafda744c7b27dca99fa3ef}{02332}} \textcolor{preprocessor}{\#define  RCC\_AHB1RSTR\_GPIOCRST               ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02333}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad16f3ce75bba03d8de4f5bc89c561337}{02333}} \textcolor{preprocessor}{\#define  RCC\_AHB1RSTR\_GPIODRST               ((uint32\_t)0x00000008)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02334}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9baeb0fd247300501274a9259a4b184}{02334}} \textcolor{preprocessor}{\#define  RCC\_AHB1RSTR\_GPIOERST               ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02335}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga587e3e32701cbd127d2afb19b9bff5fd}{02335}} \textcolor{preprocessor}{\#define  RCC\_AHB1RSTR\_GPIOHRST               ((uint32\_t)0x00000080)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02336}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94f45f591e5e217833c6ab36a958543b}{02336}} \textcolor{preprocessor}{\#define  RCC\_AHB1RSTR\_CRCRST                 ((uint32\_t)0x00001000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02337}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d1655ddfb777fce28b1d6b9a9c2d0e0}{02337}} \textcolor{preprocessor}{\#define  RCC\_AHB1RSTR\_DMA1RST                ((uint32\_t)0x00200000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02338}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga827aea44c35a0c3eb815a5d7d8546c7b}{02338}} \textcolor{preprocessor}{\#define  RCC\_AHB1RSTR\_DMA2RST                ((uint32\_t)0x00400000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02339}02339 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02340}02340 \textcolor{comment}{/********************  Bit definition for RCC\_AHB2RSTR register  **************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02341}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1b8b894a2f1ea24b4799c7a30abbb5a}{02341}} \textcolor{preprocessor}{\#define  RCC\_AHB2RSTR\_OTGFSRST               ((uint32\_t)0x00000080)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02342}02342 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02343}02343 \textcolor{comment}{/********************  Bit definition for RCC\_AHB3RSTR register  **************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02344}02344 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02345}02345 \textcolor{comment}{/********************  Bit definition for RCC\_APB1RSTR register  **************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02346}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51ca4659706d0e00333d4abff049dc0d}{02346}} \textcolor{preprocessor}{\#define  RCC\_APB1RSTR\_TIM2RST                ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02347}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8680c562fd372b494a160594525d7ce9}{02347}} \textcolor{preprocessor}{\#define  RCC\_APB1RSTR\_TIM3RST                ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02348}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a720364de988965b6d2f91ed6519570}{02348}} \textcolor{preprocessor}{\#define  RCC\_APB1RSTR\_TIM4RST                ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02349}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d1233dd5266ba55d9951e3b1a334552}{02349}} \textcolor{preprocessor}{\#define  RCC\_APB1RSTR\_TIM5RST                ((uint32\_t)0x00000008)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02350}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d2591ac0655a8798f4c16cef97e6f94}{02350}} \textcolor{preprocessor}{\#define  RCC\_APB1RSTR\_WWDGRST                ((uint32\_t)0x00000800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02351}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a6289a35547cf0d5300706f9baa18ea}{02351}} \textcolor{preprocessor}{\#define  RCC\_APB1RSTR\_SPI2RST                ((uint32\_t)0x00004000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02352}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261e0f1b39cd1cab41ec6bf40c21867b}{02352}} \textcolor{preprocessor}{\#define  RCC\_APB1RSTR\_SPI3RST                ((uint32\_t)0x00008000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02353}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga195c39f08384ca1fa13b53a31d65d0a5}{02353}} \textcolor{preprocessor}{\#define  RCC\_APB1RSTR\_USART2RST              ((uint32\_t)0x00020000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02354}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcd25346a7d7b0009090adfbca899b93}{02354}} \textcolor{preprocessor}{\#define  RCC\_APB1RSTR\_I2C1RST                ((uint32\_t)0x00200000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02355}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412d59407e5dad43cf8ae1ea6f8bc5c3}{02355}} \textcolor{preprocessor}{\#define  RCC\_APB1RSTR\_I2C2RST                ((uint32\_t)0x00400000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02356}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8dd6bd89cdf6b6b7affee5594bda87f}{02356}} \textcolor{preprocessor}{\#define  RCC\_APB1RSTR\_I2C3RST                ((uint32\_t)0x00800000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02357}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga274d8cb48f0e89831efabea66d64af2a}{02357}} \textcolor{preprocessor}{\#define  RCC\_APB1RSTR\_PWRRST                 ((uint32\_t)0x10000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02358}02358 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02359}02359 \textcolor{comment}{/********************  Bit definition for RCC\_APB2RSTR register  **************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02360}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd060cbefaef05487963bbd6c48d7c6}{02360}} \textcolor{preprocessor}{\#define  RCC\_APB2RSTR\_TIM1RST                ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02361}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7ae8e338b3b42ad037e9e5b6eeb2c41}{02361}} \textcolor{preprocessor}{\#define  RCC\_APB2RSTR\_USART1RST              ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02362}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada1df682293e15ed44b081d626220178}{02362}} \textcolor{preprocessor}{\#define  RCC\_APB2RSTR\_USART6RST              ((uint32\_t)0x00000020)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02363}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1374d6eae8e7d02d1ad457b65f374a67}{02363}} \textcolor{preprocessor}{\#define  RCC\_APB2RSTR\_ADCRST                 ((uint32\_t)0x00000100)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02364}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga754451a96f4c4faf63a29ca1a132c64d}{02364}} \textcolor{preprocessor}{\#define  RCC\_APB2RSTR\_SDIORST                ((uint32\_t)0x00000800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02365}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga345f05d3508a9fd5128208761feb29fb}{02365}} \textcolor{preprocessor}{\#define  RCC\_APB2RSTR\_SPI1RST                ((uint32\_t)0x00001000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02366}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6029eb5c0288f48ef8de5f88ca7c7e08}{02366}} \textcolor{preprocessor}{\#define  RCC\_APB2RSTR\_SPI4RST                ((uint32\_t)0x00002000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02367}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813d42b8d48ae6379c053a44870af49d}{02367}} \textcolor{preprocessor}{\#define  RCC\_APB2RSTR\_SYSCFGRST              ((uint32\_t)0x00004000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02368}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3aa588d4814a289d939e111492724af}{02368}} \textcolor{preprocessor}{\#define  RCC\_APB2RSTR\_TIM9RST                ((uint32\_t)0x00010000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02369}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac76155acdc99c8c6502ba3beba818f42}{02369}} \textcolor{preprocessor}{\#define  RCC\_APB2RSTR\_TIM10RST               ((uint32\_t)0x00020000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02370}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9651c8201d42ba03bb1bf89d9d39e60c}{02370}} \textcolor{preprocessor}{\#define  RCC\_APB2RSTR\_TIM11RST               ((uint32\_t)0x00040000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02371}02371 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02372}02372 \textcolor{comment}{/* Old SPI1RST bit definition, maintained for legacy purpose */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02373}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38f676c6c842fc9471d51a50584fbe91}{02373}} \textcolor{preprocessor}{\#define  RCC\_APB2RSTR\_SPI1                   RCC\_APB2RSTR\_SPI1RST}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02374}02374 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02375}02375 \textcolor{comment}{/********************  Bit definition for RCC\_AHB1ENR register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02376}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ff46fb3b30fc6792e4fd18fcb0941b5}{02376}} \textcolor{preprocessor}{\#define  RCC\_AHB1ENR\_GPIOAEN                 ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02377}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7f408f92e7fd49b0957b8cb4ff31ca5}{02377}} \textcolor{preprocessor}{\#define  RCC\_AHB1ENR\_GPIOBEN                 ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02378}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8a8b42e33aef2a7bc2d41ad9d231733}{02378}} \textcolor{preprocessor}{\#define  RCC\_AHB1ENR\_GPIOCEN                 ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02379}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebd8146e91c76f14af8dfe78a1c2d916}{02379}} \textcolor{preprocessor}{\#define  RCC\_AHB1ENR\_GPIODEN                 ((uint32\_t)0x00000008)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02380}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a9094e0e464eaa8e25f854f90abfc6}{02380}} \textcolor{preprocessor}{\#define  RCC\_AHB1ENR\_GPIOEEN                 ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02381}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb16afc550121895822ebb22108196b6}{02381}} \textcolor{preprocessor}{\#define  RCC\_AHB1ENR\_GPIOHEN                 ((uint32\_t)0x00000080)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02382}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa3d41f31401e812f839defee241df83}{02382}} \textcolor{preprocessor}{\#define  RCC\_AHB1ENR\_CRCEN                   ((uint32\_t)0x00001000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02383}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee10e5e11a2043e4ff865c3d7b804233}{02383}} \textcolor{preprocessor}{\#define  RCC\_AHB1ENR\_BKPSRAMEN               ((uint32\_t)0x00040000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02384}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29bbdcc191708a9e6a46ef197a3b2c65}{02384}} \textcolor{preprocessor}{\#define  RCC\_AHB1ENR\_CCMDATARAMEN            ((uint32\_t)0x00100000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02385}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae07b00778a51a4e52b911aeccb897aba}{02385}} \textcolor{preprocessor}{\#define  RCC\_AHB1ENR\_DMA1EN                  ((uint32\_t)0x00200000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02386}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664a5d572a39a0c084e4ee7c1cf7df0d}{02386}} \textcolor{preprocessor}{\#define  RCC\_AHB1ENR\_DMA2EN                  ((uint32\_t)0x00400000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02387}02387 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02388}02388 \textcolor{comment}{/********************  Bit definition for RCC\_AHB2ENR register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02389}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22576caeba7c7a1e6afdd0b90394c76d}{02389}} \textcolor{preprocessor}{\#define  RCC\_AHB2ENR\_OTGFSEN                 ((uint32\_t)0x00000080)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02390}02390 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02391}02391 \textcolor{comment}{/********************  Bit definition for RCC\_AHB3ENR register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02392}02392 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02393}02393 \textcolor{comment}{/********************  Bit definition for RCC\_APB1ENR register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02394}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd3966a4d6ae47f06b3c095eaf26a610}{02394}} \textcolor{preprocessor}{\#define  RCC\_APB1ENR\_TIM2EN                  ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02395}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75bfa33eb00ee30c6e22f7ceea464ac7}{02395}} \textcolor{preprocessor}{\#define  RCC\_APB1ENR\_TIM3EN                  ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02396}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4fbbf6b1beeec92c7d80e9e05bd1461}{02396}} \textcolor{preprocessor}{\#define  RCC\_APB1ENR\_TIM4EN                  ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02397}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49abbbc8fd297c544df2d337b28f80e4}{02397}} \textcolor{preprocessor}{\#define  RCC\_APB1ENR\_TIM5EN                  ((uint32\_t)0x00000008)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02398}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf712b922ee776a972d2efa3da0ea4733}{02398}} \textcolor{preprocessor}{\#define  RCC\_APB1ENR\_WWDGEN                  ((uint32\_t)0x00000800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02399}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdce64692c44bf95efbf2fed054e59be}{02399}} \textcolor{preprocessor}{\#define  RCC\_APB1ENR\_SPI2EN                  ((uint32\_t)0x00004000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02400}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8757f8d1e1ff1447e08e5abea4615083}{02400}} \textcolor{preprocessor}{\#define  RCC\_APB1ENR\_SPI3EN                  ((uint32\_t)0x00008000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02401}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab840af4f735ec36419d61c7db3cfa00d}{02401}} \textcolor{preprocessor}{\#define  RCC\_APB1ENR\_USART2EN                ((uint32\_t)0x00020000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02402}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ca3afe0c517702b2d1366b692c8db0e}{02402}} \textcolor{preprocessor}{\#define  RCC\_APB1ENR\_I2C1EN                  ((uint32\_t)0x00200000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02403}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd7d1c3c7dbe20aea87a694ae15840f6}{02403}} \textcolor{preprocessor}{\#define  RCC\_APB1ENR\_I2C2EN                  ((uint32\_t)0x00400000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02404}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96621806b8fb96891efa9364e370f3f7}{02404}} \textcolor{preprocessor}{\#define  RCC\_APB1ENR\_I2C3EN                  ((uint32\_t)0x00800000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02405}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c19997ccd28464b80a7c3325da0ca60}{02405}} \textcolor{preprocessor}{\#define  RCC\_APB1ENR\_PWREN                   ((uint32\_t)0x10000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02406}02406 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02407}02407 \textcolor{comment}{/********************  Bit definition for RCC\_APB2ENR register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02408}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25852ad4ebc09edc724814de967816bc}{02408}} \textcolor{preprocessor}{\#define  RCC\_APB2ENR\_TIM1EN                  ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02409}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4666bb90842e8134b32e6a34a0f165f3}{02409}} \textcolor{preprocessor}{\#define  RCC\_APB2ENR\_USART1EN                ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02410}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0569d91f3b18ae130b7a09e0100c4459}{02410}} \textcolor{preprocessor}{\#define  RCC\_APB2ENR\_USART6EN                ((uint32\_t)0x00000020)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02411}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57b9f50cb96a2e4ceba37728b4a32a42}{02411}} \textcolor{preprocessor}{\#define  RCC\_APB2ENR\_ADC1EN                  ((uint32\_t)0x00000100)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02412}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf714bbe5b378910693dbfe824b70de8}{02412}} \textcolor{preprocessor}{\#define  RCC\_APB2ENR\_SDIOEN                  ((uint32\_t)0x00000800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02413}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae08a3510371b9234eb96369c91d3552f}{02413}} \textcolor{preprocessor}{\#define  RCC\_APB2ENR\_SPI1EN                  ((uint32\_t)0x00001000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02414}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b531ccde79f9f1c5b7b63169016e16}{02414}} \textcolor{preprocessor}{\#define  RCC\_APB2ENR\_SPI4EN                  ((uint32\_t)0x00002000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02415}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a9d56a8aa1fa0f519ecbdf0d19dd4da}{02415}} \textcolor{preprocessor}{\#define  RCC\_APB2ENR\_SYSCFGEN                ((uint32\_t)0x00004000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02416}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga987ebd8255dc8f9c09127e1d608d1065}{02416}} \textcolor{preprocessor}{\#define  RCC\_APB2ENR\_TIM9EN                  ((uint32\_t)0x00010000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02417}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa98e28e157787e24b93af95273ab3055}{02417}} \textcolor{preprocessor}{\#define  RCC\_APB2ENR\_TIM10EN                 ((uint32\_t)0x00020000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02418}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1d2aeebc8ccf4e2ee18f4d924a35188}{02418}} \textcolor{preprocessor}{\#define  RCC\_APB2ENR\_TIM11EN                 ((uint32\_t)0x00040000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02419}02419 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02420}02420 \textcolor{comment}{/********************  Bit definition for RCC\_AHB1LPENR register  *************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02421}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1076b0644c026ab480efdb6aa8c74fb}{02421}} \textcolor{preprocessor}{\#define  RCC\_AHB1LPENR\_GPIOALPEN             ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02422}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55f6ff35a37c4b9106c9e8aa18ab4545}{02422}} \textcolor{preprocessor}{\#define  RCC\_AHB1LPENR\_GPIOBLPEN             ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02423}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac86ad592684edae0ba2cafd22a4f04d1}{02423}} \textcolor{preprocessor}{\#define  RCC\_AHB1LPENR\_GPIOCLPEN             ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02424}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89002894839d323b05c4b3f674b54470}{02424}} \textcolor{preprocessor}{\#define  RCC\_AHB1LPENR\_GPIODLPEN             ((uint32\_t)0x00000008)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02425}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2980a6e02550369d05e121ff6f16505c}{02425}} \textcolor{preprocessor}{\#define  RCC\_AHB1LPENR\_GPIOELPEN             ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02426}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197be77b89e9eae127a536bd2601ded9}{02426}} \textcolor{preprocessor}{\#define  RCC\_AHB1LPENR\_GPIOHLPEN             ((uint32\_t)0x00000080)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02427}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7333e14b5ccf6d608232ea52a10f7052}{02427}} \textcolor{preprocessor}{\#define  RCC\_AHB1LPENR\_CRCLPEN               ((uint32\_t)0x00001000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02428}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga378f6e2ad9fef59f28db829d2074e796}{02428}} \textcolor{preprocessor}{\#define  RCC\_AHB1LPENR\_FLITFLPEN             ((uint32\_t)0x00008000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02429}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cd1fbd9113809a6a3c904617647219c}{02429}} \textcolor{preprocessor}{\#define  RCC\_AHB1LPENR\_SRAM1LPEN             ((uint32\_t)0x00010000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02430}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7a4c822fa3073035a04487c4cca320}{02430}} \textcolor{preprocessor}{\#define  RCC\_AHB1LPENR\_SRAM2LPEN             ((uint32\_t)0x00020000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02431}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga777dc76d2a216f8b51b360e8054342e4}{02431}} \textcolor{preprocessor}{\#define  RCC\_AHB1LPENR\_BKPSRAMLPEN           ((uint32\_t)0x00040000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02432}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafee817715d402e9c41037a29e99e916c}{02432}} \textcolor{preprocessor}{\#define  RCC\_AHB1LPENR\_SRAM3LPEN             ((uint32\_t)0x00080000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02433}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d6c8ae1441d545d18c54b30c6a0da77}{02433}} \textcolor{preprocessor}{\#define  RCC\_AHB1LPENR\_DMA1LPEN              ((uint32\_t)0x00200000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02434}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e2d376f6c7db4266a5b039a3aa6c207}{02434}} \textcolor{preprocessor}{\#define  RCC\_AHB1LPENR\_DMA2LPEN              ((uint32\_t)0x00400000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02435}02435 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02436}02436 \textcolor{comment}{/********************  Bit definition for RCC\_AHB2LPENR register  *************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02437}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0fd858d073b14216ae0d716ba4f1dd3}{02437}} \textcolor{preprocessor}{\#define  RCC\_AHB2LPENR\_OTGFSLPEN             ((uint32\_t)0x00000080)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02438}02438 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02439}02439 \textcolor{comment}{/********************  Bit definition for RCC\_AHB3LPENR register  *************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02440}02440 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02441}02441 \textcolor{comment}{/********************  Bit definition for RCC\_APB1LPENR register  *************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02442}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f561f8bfc556b52335ec2a32ba81c44}{02442}} \textcolor{preprocessor}{\#define  RCC\_APB1LPENR\_TIM2LPEN              ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02443}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9391d99885a0a6fbaf3447117ac0f7aa}{02443}} \textcolor{preprocessor}{\#define  RCC\_APB1LPENR\_TIM3LPEN              ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02444}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f04aff278b72fbf6acbe0ad947b06ae}{02444}} \textcolor{preprocessor}{\#define  RCC\_APB1LPENR\_TIM4LPEN              ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02445}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5741a6c45b9de1d0c927beb87f399dd9}{02445}} \textcolor{preprocessor}{\#define  RCC\_APB1LPENR\_TIM5LPEN              ((uint32\_t)0x00000008)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02446}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f3db4ac67bf32c994364cc43f4fe8b}{02446}} \textcolor{preprocessor}{\#define  RCC\_APB1LPENR\_WWDGLPEN              ((uint32\_t)0x00000800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02447}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41dcbf845448cbb1b75c0ad7e83b77cb}{02447}} \textcolor{preprocessor}{\#define  RCC\_APB1LPENR\_SPI2LPEN              ((uint32\_t)0x00004000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02448}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8acbff235a15b58d1be0f065cdb5472}{02448}} \textcolor{preprocessor}{\#define  RCC\_APB1LPENR\_SPI3LPEN              ((uint32\_t)0x00008000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02449}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6055c39af369463e14d6ff2017043671}{02449}} \textcolor{preprocessor}{\#define  RCC\_APB1LPENR\_USART2LPEN            ((uint32\_t)0x00020000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02450}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33286469d0a9b9fedbc2b60aa6cd7da7}{02450}} \textcolor{preprocessor}{\#define  RCC\_APB1LPENR\_I2C1LPEN              ((uint32\_t)0x00200000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02451}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6a53d37df11a56412ae06f73626f637}{02451}} \textcolor{preprocessor}{\#define  RCC\_APB1LPENR\_I2C2LPEN              ((uint32\_t)0x00400000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02452}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5abf01e4149d71e8427eefcd2e429fe9}{02452}} \textcolor{preprocessor}{\#define  RCC\_APB1LPENR\_I2C3LPEN              ((uint32\_t)0x00800000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02453}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga274fa282ad1ff40b747644bf9360feb4}{02453}} \textcolor{preprocessor}{\#define  RCC\_APB1LPENR\_PWRLPEN               ((uint32\_t)0x10000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02454}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf36a11e89644548702385d548f3f9ec4}{02454}} \textcolor{preprocessor}{\#define  RCC\_APB1LPENR\_DACLPEN               ((uint32\_t)0x20000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02455}02455 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02456}02456 \textcolor{comment}{/********************  Bit definition for RCC\_APB2LPENR register  *************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02457}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82580245686c32761e8354fb174ba5dd}{02457}} \textcolor{preprocessor}{\#define  RCC\_APB2LPENR\_TIM1LPEN              ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02458}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b429bc8d52abd1ba3818a82542bb98}{02458}} \textcolor{preprocessor}{\#define  RCC\_APB2LPENR\_USART1LPEN            ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02459}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b82eb1986da9ed32e6701d01fffe55d}{02459}} \textcolor{preprocessor}{\#define  RCC\_APB2LPENR\_USART6LPEN            ((uint32\_t)0x00000020)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02460}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga126a8791f77cecc599e32d2c882a4dab}{02460}} \textcolor{preprocessor}{\#define  RCC\_APB2LPENR\_ADC1LPEN              ((uint32\_t)0x00000100)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02461}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a740fdf8313fbdd00dd97eb73afc4dc}{02461}} \textcolor{preprocessor}{\#define  RCC\_APB2LPENR\_SDIOLPEN              ((uint32\_t)0x00000800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02462}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c6729058e54f4b8f8ae01d5b3586aaa}{02462}} \textcolor{preprocessor}{\#define  RCC\_APB2LPENR\_SPI1LPEN              ((uint32\_t)0x00001000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02463}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3abbbc5e7b28b72c8a9f0a0358d0b13}{02463}} \textcolor{preprocessor}{\#define  RCC\_APB2LPENR\_SPI4LPEN              ((uint32\_t)0x00002000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02464}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa82cfc33f0cf71220398bbe1c4b412e}{02464}} \textcolor{preprocessor}{\#define  RCC\_APB2LPENR\_SYSCFGLPEN            ((uint32\_t)0x00004000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02465}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b882f3dc2b939a53ed3f4caa537de1}{02465}} \textcolor{preprocessor}{\#define  RCC\_APB2LPENR\_TIM9LPEN              ((uint32\_t)0x00010000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02466}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7999e2ebeb1300d0cf6a59ad92c41b6}{02466}} \textcolor{preprocessor}{\#define  RCC\_APB2LPENR\_TIM10LPEN             ((uint32\_t)0x00020000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02467}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad43fcaa4f4d6fb2b590a6ffee31f8c94}{02467}} \textcolor{preprocessor}{\#define  RCC\_APB2LPENR\_TIM11LPEN             ((uint32\_t)0x00040000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02468}02468 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02469}02469 \textcolor{comment}{/********************  Bit definition for RCC\_BDCR register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02470}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead}{02470}} \textcolor{preprocessor}{\#define  RCC\_BDCR\_LSEON                      ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02471}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafca81172ed857ce6b94582fcaada87c}{02471}} \textcolor{preprocessor}{\#define  RCC\_BDCR\_LSERDY                     ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02472}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542dffd7f8dc4da5401b54d822a22af0}{02472}} \textcolor{preprocessor}{\#define  RCC\_BDCR\_LSEBYP                     ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02473}02473 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02474}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{02474}} \textcolor{preprocessor}{\#define  RCC\_BDCR\_RTCSEL                    ((uint32\_t)0x00000300)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02475}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6701d58e40e4c16e9be49436fcbe23d0}{02475}} \textcolor{preprocessor}{\#define  RCC\_BDCR\_RTCSEL\_0                  ((uint32\_t)0x00000100)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02476}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4e378027f3293ec520ed6d18c633f4}{02476}} \textcolor{preprocessor}{\#define  RCC\_BDCR\_RTCSEL\_1                  ((uint32\_t)0x00000200)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02477}02477 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02478}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ea6f2df75f09b17df9582037ed6a53}{02478}} \textcolor{preprocessor}{\#define  RCC\_BDCR\_RTCEN                      ((uint32\_t)0x00008000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02479}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b85b3ab656dfa2809b15e6e530c17a2}{02479}} \textcolor{preprocessor}{\#define  RCC\_BDCR\_BDRST                      ((uint32\_t)0x00010000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02480}02480 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02481}02481 \textcolor{comment}{/********************  Bit definition for RCC\_CSR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02482}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803cbf97bda1ebaf9afee2a3c9f0851b}{02482}} \textcolor{preprocessor}{\#define  RCC\_CSR\_LSION                       ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02483}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab569110e757aee573ebf9ad80812e8bb}{02483}} \textcolor{preprocessor}{\#define  RCC\_CSR\_LSIRDY                      ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02484}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc26c5996b14005a70afbeaa29aae716}{02484}} \textcolor{preprocessor}{\#define  RCC\_CSR\_RMVF                        ((uint32\_t)0x01000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02485}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6685c7bd94a46c82c7ca69afa1707c39}{02485}} \textcolor{preprocessor}{\#define  RCC\_CSR\_BORRSTF                     ((uint32\_t)0x02000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02486}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf600bc53fc80265347f6c76c6b8b728a}{02486}} \textcolor{preprocessor}{\#define  RCC\_CSR\_PADRSTF                     ((uint32\_t)0x04000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02487}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga837e2d7e2395ac45ebe2aea95ecde9bf}{02487}} \textcolor{preprocessor}{\#define  RCC\_CSR\_PORRSTF                     ((uint32\_t)0x08000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02488}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16e89534934436ee8958440882b71e6f}{02488}} \textcolor{preprocessor}{\#define  RCC\_CSR\_SFTRSTF                     ((uint32\_t)0x10000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02489}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1507e79ffc475547f2a9c9238965b57f}{02489}} \textcolor{preprocessor}{\#define  RCC\_CSR\_WDGRSTF                     ((uint32\_t)0x20000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02490}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacabd7bbde7e78c9c8f5fd46e34771826}{02490}} \textcolor{preprocessor}{\#define  RCC\_CSR\_WWDGRSTF                    ((uint32\_t)0x40000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02491}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga675455250b91f125d52f5d347c2c0fbf}{02491}} \textcolor{preprocessor}{\#define  RCC\_CSR\_LPWRRSTF                    ((uint32\_t)0x80000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02492}02492 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02493}02493 \textcolor{comment}{/********************  Bit definition for RCC\_SSCGR register  *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02494}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6fd9fde5cf03700de4c304b9c5dfb7c}{02494}} \textcolor{preprocessor}{\#define  RCC\_SSCGR\_MODPER                    ((uint32\_t)0x00001FFF)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02495}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f801e25eb841262467f54e7325b7806}{02495}} \textcolor{preprocessor}{\#define  RCC\_SSCGR\_INCSTEP                   ((uint32\_t)0x0FFFE000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02496}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga392689f6486224a7f19d7ad0cd195687}{02496}} \textcolor{preprocessor}{\#define  RCC\_SSCGR\_SPREADSEL                 ((uint32\_t)0x40000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02497}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8885c04bcb786b89e26f066f4ccf06e0}{02497}} \textcolor{preprocessor}{\#define  RCC\_SSCGR\_SSCGEN                    ((uint32\_t)0x80000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02498}02498 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02499}02499 \textcolor{comment}{/********************  Bit definition for RCC\_PLLI2SCFGR register  ************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02500}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68db5b1d90f9b62359888ed1175a0cef}{02500}} \textcolor{preprocessor}{\#define  RCC\_PLLI2SCFGR\_PLLI2SN              ((uint32\_t)0x00007FC0)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02501}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee6ea60de76e294b8ba23d229b2c8a1d}{02501}} \textcolor{preprocessor}{\#define  RCC\_PLLI2SCFGR\_PLLI2SN\_0            ((uint32\_t)0x00000040)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02502}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60eec842a298febfaadd7b5f79898b00}{02502}} \textcolor{preprocessor}{\#define  RCC\_PLLI2SCFGR\_PLLI2SN\_1            ((uint32\_t)0x00000080)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02503}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2be70f723d8e89b4566a9438a671f49}{02503}} \textcolor{preprocessor}{\#define  RCC\_PLLI2SCFGR\_PLLI2SN\_2            ((uint32\_t)0x00000100)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02504}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63743438e947f632c0757a6daf2838af}{02504}} \textcolor{preprocessor}{\#define  RCC\_PLLI2SCFGR\_PLLI2SN\_3            ((uint32\_t)0x00000200)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02505}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f94003cdc00380b298b54c485ca743}{02505}} \textcolor{preprocessor}{\#define  RCC\_PLLI2SCFGR\_PLLI2SN\_4            ((uint32\_t)0x00000400)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02506}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03c368d0e6199b212e7c185663dd2aa8}{02506}} \textcolor{preprocessor}{\#define  RCC\_PLLI2SCFGR\_PLLI2SN\_5            ((uint32\_t)0x00000800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02507}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32d9931c3638779af7042d901a01aabf}{02507}} \textcolor{preprocessor}{\#define  RCC\_PLLI2SCFGR\_PLLI2SN\_6            ((uint32\_t)0x00001000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02508}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dc32ee35e426332598db98b5e0b230b}{02508}} \textcolor{preprocessor}{\#define  RCC\_PLLI2SCFGR\_PLLI2SN\_7            ((uint32\_t)0x00002000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02509}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ec1c1bad2b7126f36b2ba26e657e84a}{02509}} \textcolor{preprocessor}{\#define  RCC\_PLLI2SCFGR\_PLLI2SN\_8            ((uint32\_t)0x00004000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02510}02510 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02511}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c599fc84dcde859974ed5b334e90f50}{02511}} \textcolor{preprocessor}{\#define  RCC\_PLLI2SCFGR\_PLLI2SR              ((uint32\_t)0x70000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02512}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2b9c8dc6b0e853ace99e16818d55d12}{02512}} \textcolor{preprocessor}{\#define  RCC\_PLLI2SCFGR\_PLLI2SR\_0            ((uint32\_t)0x10000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02513}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb49236fe3c41edb56f8ffb8ab505d86}{02513}} \textcolor{preprocessor}{\#define  RCC\_PLLI2SCFGR\_PLLI2SR\_1            ((uint32\_t)0x20000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02514}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03e58dd5ac710e271fc6ca9113b7e846}{02514}} \textcolor{preprocessor}{\#define  RCC\_PLLI2SCFGR\_PLLI2SR\_2            ((uint32\_t)0x40000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02515}02515 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02516}02516 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02517}02517 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02518}02518 \textcolor{comment}{/*                           Real-\/Time Clock (RTC)                            */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02519}02519 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02520}02520 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02521}02521 \textcolor{comment}{/********************  Bits definition for RTC\_TR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02522}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3152952ac385ee1ce8dd868978d3fce9}{02522}} \textcolor{preprocessor}{\#define RTC\_TR\_PM                            ((uint32\_t)0x00400000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02523}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42435e015e9f5052245c366ae08d655}{02523}} \textcolor{preprocessor}{\#define RTC\_TR\_HT                            ((uint32\_t)0x00300000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02524}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c9af54381689d893ba1b11eb33cd866}{02524}} \textcolor{preprocessor}{\#define RTC\_TR\_HT\_0                          ((uint32\_t)0x00100000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02525}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b3ba2cc471b86d041df3c2a1a9ef121}{02525}} \textcolor{preprocessor}{\#define RTC\_TR\_HT\_1                          ((uint32\_t)0x00200000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02526}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8211df481853649722383e0d8fb06d5}{02526}} \textcolor{preprocessor}{\#define RTC\_TR\_HU                            ((uint32\_t)0x000F0000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02527}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddad920d5681960fa702b988ef1f82be}{02527}} \textcolor{preprocessor}{\#define RTC\_TR\_HU\_0                          ((uint32\_t)0x00010000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02528}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6206d385d3b3e127b1e63be48f83a63}{02528}} \textcolor{preprocessor}{\#define RTC\_TR\_HU\_1                          ((uint32\_t)0x00020000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02529}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e264504542ec2d9b06036e938f7f79d}{02529}} \textcolor{preprocessor}{\#define RTC\_TR\_HU\_2                          ((uint32\_t)0x00040000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02530}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40763d3ed48e9f707784bdfd65a9c3ca}{02530}} \textcolor{preprocessor}{\#define RTC\_TR\_HU\_3                          ((uint32\_t)0x00080000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02531}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64cf91576871a8108d6ee2f48970bb4a}{02531}} \textcolor{preprocessor}{\#define RTC\_TR\_MNT                           ((uint32\_t)0x00007000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02532}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga752747aa90bf35bd57b16bffc7294dfc}{02532}} \textcolor{preprocessor}{\#define RTC\_TR\_MNT\_0                         ((uint32\_t)0x00001000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02533}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1837f65a11192dd9b8bf249c31ccef7}{02533}} \textcolor{preprocessor}{\#define RTC\_TR\_MNT\_1                         ((uint32\_t)0x00002000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02534}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f27fb43718df0797664acd2d9c95c1a}{02534}} \textcolor{preprocessor}{\#define RTC\_TR\_MNT\_2                         ((uint32\_t)0x00004000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02535}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84e86f4fc04232fd0294966434708e06}{02535}} \textcolor{preprocessor}{\#define RTC\_TR\_MNU                           ((uint32\_t)0x00000F00)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02536}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad91d7700822050a352e53aff372a697b}{02536}} \textcolor{preprocessor}{\#define RTC\_TR\_MNU\_0                         ((uint32\_t)0x00000100)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02537}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9c3087e3d4cd490af8334e99467f1dc}{02537}} \textcolor{preprocessor}{\#define RTC\_TR\_MNU\_1                         ((uint32\_t)0x00000200)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02538}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac01a9e4b358ea062bf1c66069a28c126}{02538}} \textcolor{preprocessor}{\#define RTC\_TR\_MNU\_2                         ((uint32\_t)0x00000400)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02539}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75b76249e63af249061c0c5532a2a4e5}{02539}} \textcolor{preprocessor}{\#define RTC\_TR\_MNU\_3                         ((uint32\_t)0x00000800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02540}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae39b22025a36d1e4e185e4be2bf326f}{02540}} \textcolor{preprocessor}{\#define RTC\_TR\_ST                            ((uint32\_t)0x00000070)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02541}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0a53dc60816e0790ba69eaff3e87cb0}{02541}} \textcolor{preprocessor}{\#define RTC\_TR\_ST\_0                          ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02542}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga948beb7166b70f1fa9e9148a8b6bd3f9}{02542}} \textcolor{preprocessor}{\#define RTC\_TR\_ST\_1                          ((uint32\_t)0x00000020)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02543}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5f0413990c26a5cf9a857d10243e9b}{02543}} \textcolor{preprocessor}{\#define RTC\_TR\_ST\_2                          ((uint32\_t)0x00000040)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02544}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga747711823db36121b78c0eebb6140ca1}{02544}} \textcolor{preprocessor}{\#define RTC\_TR\_SU                            ((uint32\_t)0x0000000F)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02545}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4132b0e9d72ff72df7e0062a1e081ca3}{02545}} \textcolor{preprocessor}{\#define RTC\_TR\_SU\_0                          ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02546}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eef03c1de3719d801c970eec53e7500}{02546}} \textcolor{preprocessor}{\#define RTC\_TR\_SU\_1                          ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02547}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbe7e738c8adaaf24f6faca467d6fde2}{02547}} \textcolor{preprocessor}{\#define RTC\_TR\_SU\_2                          ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02548}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44e19720b6691f63ba4f0c38a1fd7f3}{02548}} \textcolor{preprocessor}{\#define RTC\_TR\_SU\_3                          ((uint32\_t)0x00000008)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02549}02549 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02550}02550 \textcolor{comment}{/********************  Bits definition for RTC\_DR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02551}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14d55b6d841825ec65736e08c09b1d83}{02551}} \textcolor{preprocessor}{\#define RTC\_DR\_YT                            ((uint32\_t)0x00F00000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02552}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a733698a85cc8f26d346ec8c61c7937}{02552}} \textcolor{preprocessor}{\#define RTC\_DR\_YT\_0                          ((uint32\_t)0x00100000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02553}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa48c7c9f31a74b6d3b04443ce0414ce9}{02553}} \textcolor{preprocessor}{\#define RTC\_DR\_YT\_1                          ((uint32\_t)0x00200000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02554}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c15cd22daf2ef6f9ea6f7341897a435}{02554}} \textcolor{preprocessor}{\#define RTC\_DR\_YT\_2                          ((uint32\_t)0x00400000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02555}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e7cf7875d489f89d949178e0294d555}{02555}} \textcolor{preprocessor}{\#define RTC\_DR\_YT\_3                          ((uint32\_t)0x00800000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02556}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd1bdc8fad3fdeb14058c9158f39ae9e}{02556}} \textcolor{preprocessor}{\#define RTC\_DR\_YU                            ((uint32\_t)0x000F0000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02557}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeda03e9857e9009b6212df5f97a5d09f}{02557}} \textcolor{preprocessor}{\#define RTC\_DR\_YU\_0                          ((uint32\_t)0x00010000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02558}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb0b5f7684e31cb1665a848b91601249}{02558}} \textcolor{preprocessor}{\#define RTC\_DR\_YU\_1                          ((uint32\_t)0x00020000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02559}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01f200469dbc8159adc3b4f25375b601}{02559}} \textcolor{preprocessor}{\#define RTC\_DR\_YU\_2                          ((uint32\_t)0x00040000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02560}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592372ccddc93b10e81ed705c9c0f9bc}{02560}} \textcolor{preprocessor}{\#define RTC\_DR\_YU\_3                          ((uint32\_t)0x00080000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02561}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f46c349f75a31973e094729fe96543f}{02561}} \textcolor{preprocessor}{\#define RTC\_DR\_WDU                           ((uint32\_t)0x0000E000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02562}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30cb803b191670a41aea89a91e53fe61}{02562}} \textcolor{preprocessor}{\#define RTC\_DR\_WDU\_0                         ((uint32\_t)0x00002000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02563}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd26d3601bf8b119af8f96a65a1de60e}{02563}} \textcolor{preprocessor}{\#define RTC\_DR\_WDU\_1                         ((uint32\_t)0x00004000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02564}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77e907e5efced7628e9933e7cfb4cac6}{02564}} \textcolor{preprocessor}{\#define RTC\_DR\_WDU\_2                         ((uint32\_t)0x00008000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02565}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f0d3ce1c6c6785bd8fbae556f68b31}{02565}} \textcolor{preprocessor}{\#define RTC\_DR\_MT                            ((uint32\_t)0x00001000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02566}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9221f60ccf3581f3c543fdedddf4372}{02566}} \textcolor{preprocessor}{\#define RTC\_DR\_MU                            ((uint32\_t)0x00000F00)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02567}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54f64678df9fe08a2afd732c275ae7a0}{02567}} \textcolor{preprocessor}{\#define RTC\_DR\_MU\_0                          ((uint32\_t)0x00000100)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02568}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7845ded502c4cc9faeeb6215955f6f1}{02568}} \textcolor{preprocessor}{\#define RTC\_DR\_MU\_1                          ((uint32\_t)0x00000200)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02569}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a14479cfe6791d300b9a556d158abe}{02569}} \textcolor{preprocessor}{\#define RTC\_DR\_MU\_2                          ((uint32\_t)0x00000400)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02570}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a420b221dec229c053295c44bcac1b1}{02570}} \textcolor{preprocessor}{\#define RTC\_DR\_MU\_3                          ((uint32\_t)0x00000800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02571}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52e40cec8161ee20176d92d547fef350}{02571}} \textcolor{preprocessor}{\#define RTC\_DR\_DT                            ((uint32\_t)0x00000030)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02572}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8823ee9be7a191912aeef8252517b8a6}{02572}} \textcolor{preprocessor}{\#define RTC\_DR\_DT\_0                          ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02573}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546b218e45c1297e39a586204268cf9d}{02573}} \textcolor{preprocessor}{\#define RTC\_DR\_DT\_1                          ((uint32\_t)0x00000020)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02574}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba04cbc99cf442c7e6155bef625c5663}{02574}} \textcolor{preprocessor}{\#define RTC\_DR\_DU                            ((uint32\_t)0x0000000F)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02575}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffd9b610a0ba3f1caad707ff2fb0a3f}{02575}} \textcolor{preprocessor}{\#define RTC\_DR\_DU\_0                          ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02576}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79b5d9f674be2ecf85c964da6ac0a2a4}{02576}} \textcolor{preprocessor}{\#define RTC\_DR\_DU\_1                          ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02577}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1668f84ec4ddec10f6bcff65983df05b}{02577}} \textcolor{preprocessor}{\#define RTC\_DR\_DU\_2                          ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02578}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad54e249241aebdda778618f35dce9f66}{02578}} \textcolor{preprocessor}{\#define RTC\_DR\_DU\_3                          ((uint32\_t)0x00000008)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02579}02579 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02580}02580 \textcolor{comment}{/********************  Bits definition for RTC\_CR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02581}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cdfa862acfa6068b7ba847f77269d60}{02581}} \textcolor{preprocessor}{\#define RTC\_CR\_COE                           ((uint32\_t)0x00800000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02582}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f81115ef3fd366de73e84ab667d369b}{02582}} \textcolor{preprocessor}{\#define RTC\_CR\_OSEL                          ((uint32\_t)0x00600000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02583}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe506838823e3b172a9ed4a3fec7321a}{02583}} \textcolor{preprocessor}{\#define RTC\_CR\_OSEL\_0                        ((uint32\_t)0x00200000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02584}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15fb33aaad62c71bbba2f96652eefb8c}{02584}} \textcolor{preprocessor}{\#define RTC\_CR\_OSEL\_1                        ((uint32\_t)0x00400000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02585}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53f21b5adadbcc5eb255683d5decc9cb}{02585}} \textcolor{preprocessor}{\#define RTC\_CR\_POL                           ((uint32\_t)0x00100000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02586}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197c587884b9c1dcb2970e9ec2589b41}{02586}} \textcolor{preprocessor}{\#define RTC\_CR\_COSEL                         ((uint32\_t)0x00080000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02587}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a793580db48c66a98e44cbda6e0daef}{02587}} \textcolor{preprocessor}{\#define RTC\_CR\_BCK                           ((uint32\_t)0x00040000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02588}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga220cf6237eac208acc8ae4c55e0b5e6f}{02588}} \textcolor{preprocessor}{\#define RTC\_CR\_SUB1H                         ((uint32\_t)0x00020000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02589}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae1a8439d08e28289398dcf3c2b4b47b}{02589}} \textcolor{preprocessor}{\#define RTC\_CR\_ADD1H                         ((uint32\_t)0x00010000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02590}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf376dffb9f2777ef275f23410e35600d}{02590}} \textcolor{preprocessor}{\#define RTC\_CR\_TSIE                          ((uint32\_t)0x00008000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02591}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e0a1419830a16667cea4f6454913226}{02591}} \textcolor{preprocessor}{\#define RTC\_CR\_WUTIE                         ((uint32\_t)0x00004000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02592}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6269c9dd5cee650024ede0b0c42e87d}{02592}} \textcolor{preprocessor}{\#define RTC\_CR\_ALRBIE                        ((uint32\_t)0x00002000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02593}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9138f75267bd93f8de6738225217d583}{02593}} \textcolor{preprocessor}{\#define RTC\_CR\_ALRAIE                        ((uint32\_t)0x00001000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02594}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94fa98ca8cac9078b9bb82c89593d3c0}{02594}} \textcolor{preprocessor}{\#define RTC\_CR\_TSE                           ((uint32\_t)0x00000800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02595}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga061be0d3cdea721e5cb695cda0699bc3}{02595}} \textcolor{preprocessor}{\#define RTC\_CR\_WUTE                          ((uint32\_t)0x00000400)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02596}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d0850002ed42742ff75a82dc4e8586}{02596}} \textcolor{preprocessor}{\#define RTC\_CR\_ALRBE                         ((uint32\_t)0x00000200)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02597}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a8cdeac61f06e4737800b64a901d584}{02597}} \textcolor{preprocessor}{\#define RTC\_CR\_ALRAE                         ((uint32\_t)0x00000100)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02598}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ce7cb8b575142e125863d61ea4765ba}{02598}} \textcolor{preprocessor}{\#define RTC\_CR\_DCE                           ((uint32\_t)0x00000080)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02599}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2706e31a1bc8d95b682fe47611e0dd3}{02599}} \textcolor{preprocessor}{\#define RTC\_CR\_FMT                           ((uint32\_t)0x00000040)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02600}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34d50a3eff3364e6da4fefed9962a054}{02600}} \textcolor{preprocessor}{\#define RTC\_CR\_BYPSHAD                       ((uint32\_t)0x00000020)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02601}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga646ef1071cacc2d30bbef5597c817021}{02601}} \textcolor{preprocessor}{\#define RTC\_CR\_REFCKON                       ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02602}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad076bde34be7d24f088fd2c003b7a7f7}{02602}} \textcolor{preprocessor}{\#define RTC\_CR\_TSEDGE                        ((uint32\_t)0x00000008)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02603}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54a2d55571417d9dfb05826b40d997b0}{02603}} \textcolor{preprocessor}{\#define RTC\_CR\_WUCKSEL                       ((uint32\_t)0x00000007)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02604}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f03056e9aa78c133af90b60af72ba79}{02604}} \textcolor{preprocessor}{\#define RTC\_CR\_WUCKSEL\_0                     ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02605}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360f7ccf7a89c5091f4affe6d1019215}{02605}} \textcolor{preprocessor}{\#define RTC\_CR\_WUCKSEL\_1                     ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02606}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad247ac722f6900744cdc16f8f45ed923}{02606}} \textcolor{preprocessor}{\#define RTC\_CR\_WUCKSEL\_2                     ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02607}02607 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02608}02608 \textcolor{comment}{/********************  Bits definition for RTC\_ISR register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02609}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05189137cfd0e73903d9b70d071656b9}{02609}} \textcolor{preprocessor}{\#define RTC\_ISR\_RECALPF                      ((uint32\_t)0x00010000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02610}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae738b22f6a8123026921a1d14f9547c0}{02610}} \textcolor{preprocessor}{\#define RTC\_ISR\_TAMP1F                       ((uint32\_t)0x00002000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02611}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdb176578e53b2d8e24a94c8d0212845}{02611}} \textcolor{preprocessor}{\#define RTC\_ISR\_TAMP2F                       ((uint32\_t)0x00004000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02612}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga766c238f964072decba204c7fce850ff}{02612}} \textcolor{preprocessor}{\#define RTC\_ISR\_TSOVF                        ((uint32\_t)0x00001000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02613}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68c0a60dbfc5f1570a48afe450395484}{02613}} \textcolor{preprocessor}{\#define RTC\_ISR\_TSF                          ((uint32\_t)0x00000800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02614}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eb5960300a402210e5378d78ce22766}{02614}} \textcolor{preprocessor}{\#define RTC\_ISR\_WUTF                         ((uint32\_t)0x00000400)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02615}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7976972a5fc6705fede85536520367d6}{02615}} \textcolor{preprocessor}{\#define RTC\_ISR\_ALRBF                        ((uint32\_t)0x00000200)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02616}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96605e50a347507b7f274e9cd894a02c}{02616}} \textcolor{preprocessor}{\#define RTC\_ISR\_ALRAF                        ((uint32\_t)0x00000100)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02617}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0eb2f998cd3e7325974347cb2a3d25a}{02617}} \textcolor{preprocessor}{\#define RTC\_ISR\_INIT                         ((uint32\_t)0x00000080)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02618}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab16dcc6973c611e087030cdb15203972}{02618}} \textcolor{preprocessor}{\#define RTC\_ISR\_INITF                        ((uint32\_t)0x00000040)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02619}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bd683e789841f7d3f138709ffdbfbf8}{02619}} \textcolor{preprocessor}{\#define RTC\_ISR\_RSF                          ((uint32\_t)0x00000020)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02620}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b229bace5ba0c0b48bfeb5efc445292}{02620}} \textcolor{preprocessor}{\#define RTC\_ISR\_INITS                        ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02621}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4536a874336778ac11109f14573eb9}{02621}} \textcolor{preprocessor}{\#define RTC\_ISR\_SHPF                         ((uint32\_t)0x00000008)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02622}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e753321211e19bc48736fe0d30a7f40}{02622}} \textcolor{preprocessor}{\#define RTC\_ISR\_WUTWF                        ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02623}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a0c34bff6dc9fce29e2be35d32d9d05}{02623}} \textcolor{preprocessor}{\#define RTC\_ISR\_ALRBWF                       ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02624}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d420b5c3f8623cf1116d42fa164be7e}{02624}} \textcolor{preprocessor}{\#define RTC\_ISR\_ALRAWF                       ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02625}02625 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02626}02626 \textcolor{comment}{/********************  Bits definition for RTC\_PRER register  *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02627}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad248dca1e9532ba31f98d3ec9d2f8711}{02627}} \textcolor{preprocessor}{\#define RTC\_PRER\_PREDIV\_A                    ((uint32\_t)0x007F0000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02628}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17bbd4e569a76446df089752cb41b1cb}{02628}} \textcolor{preprocessor}{\#define RTC\_PRER\_PREDIV\_S                    ((uint32\_t)0x00001FFF)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02629}02629 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02630}02630 \textcolor{comment}{/********************  Bits definition for RTC\_WUTR register  *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02631}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e412c1448a7e20974f5b46129799eeb}{02631}} \textcolor{preprocessor}{\#define RTC\_WUTR\_WUT                         ((uint32\_t)0x0000FFFF)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02632}02632 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02633}02633 \textcolor{comment}{/********************  Bits definition for RTC\_CALIBR register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02634}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa63841fd7262fd307f211ee8e9e8a6f0}{02634}} \textcolor{preprocessor}{\#define RTC\_CALIBR\_DCS                       ((uint32\_t)0x00000080)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02635}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5523cf582ebc0a987c6a2c2007bc10d}{02635}} \textcolor{preprocessor}{\#define RTC\_CALIBR\_DC                        ((uint32\_t)0x0000001F)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02636}02636 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02637}02637 \textcolor{comment}{/********************  Bits definition for RTC\_ALRMAR register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02638}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ed557e4451ffd3e869bb9ca393d47f9}{02638}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK4                      ((uint32\_t)0x80000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02639}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a7fdc1719b3159e099c3979da26dd92}{02639}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_WDSEL                     ((uint32\_t)0x40000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02640}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga934ea7910b5f5988f6c46ae4703dc29b}{02640}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DT                        ((uint32\_t)0x30000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02641}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb880cece843ba5314120abcf14e9fc}{02641}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DT\_0                      ((uint32\_t)0x10000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02642}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2e76ce2645d0c9d2587d4172edcd58}{02642}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DT\_1                      ((uint32\_t)0x20000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02643}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga784589946bdf3ca0d675cc22d9bafbbf}{02643}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU                        ((uint32\_t)0x0F000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02644}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga687a85ed4e7623bdb60196f706ab62e9}{02644}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU\_0                      ((uint32\_t)0x01000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02645}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d2ec65de047fdece20083f030cc6cfd}{02645}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU\_1                      ((uint32\_t)0x02000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02646}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb0050d5e8d64e4f684e325446ea173a}{02646}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU\_2                      ((uint32\_t)0x04000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02647}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79a55db963d0707fc0ae14bffc51c297}{02647}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU\_3                      ((uint32\_t)0x08000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02648}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga337fba397cab4beb204f4f6e6ddc4bf3}{02648}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK3                      ((uint32\_t)0x00800000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02649}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab68dc30427951b19aecf399b0ae2900}{02649}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_PM                        ((uint32\_t)0x00400000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02650}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55bc04190e9eaa916144fa2d1777cbfb}{02650}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HT                        ((uint32\_t)0x00300000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02651}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4165b904cdf6bdf4ed6c892d73953453}{02651}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HT\_0                      ((uint32\_t)0x00100000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02652}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab50f98903ad0183c52c40375d45d4d77}{02652}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HT\_1                      ((uint32\_t)0x00200000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02653}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga491fda42cfad244596737347fe157142}{02653}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU                        ((uint32\_t)0x000F0000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02654}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756c2c137f6d1f89bba95347245b014c}{02654}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU\_0                      ((uint32\_t)0x00010000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02655}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2068b4116fca73a63b1c98f51902acef}{02655}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU\_1                      ((uint32\_t)0x00020000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02656}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7642e83ff425a1fe2695d1100ce7c35}{02656}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU\_2                      ((uint32\_t)0x00040000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02657}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f516916142b3ea6110619e8dc600d2a}{02657}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU\_3                      ((uint32\_t)0x00080000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02658}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478d62d55a42779c558e9ba16aec74cc}{02658}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK2                      ((uint32\_t)0x00008000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02659}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02edb2d87b7fe9936a0cffa96d4a7297}{02659}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNT                       ((uint32\_t)0x00007000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02660}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dab36fbc475b7ec4442020f159601c6}{02660}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNT\_0                     ((uint32\_t)0x00001000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02661}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6782f11cc7f8edf401dec2ff436d7968}{02661}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNT\_1                     ((uint32\_t)0x00002000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02662}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf766f39637efe114b38a1aceb352328d}{02662}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNT\_2                     ((uint32\_t)0x00004000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02663}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22d67ff770aa27509d79afde1865c845}{02663}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU                       ((uint32\_t)0x00000F00)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02664}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb5ead84647f92b0d1efcf8decb0dd8f}{02664}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU\_0                     ((uint32\_t)0x00000100)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02665}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga656311cb5632dbc9b4fb5dd2288a6e66}{02665}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU\_1                     ((uint32\_t)0x00000200)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02666}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc164d7ff70842858281cfaff5f29374}{02666}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU\_2                     ((uint32\_t)0x00000400)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02667}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e1199b4140613e8a1dbe283dd89c772}{02667}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU\_3                     ((uint32\_t)0x00000800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02668}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8862250866a358ff3095852f45a160c1}{02668}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK1                      ((uint32\_t)0x00000080)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02669}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b623884457edb89f48a2a100aff183a}{02669}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_ST                        ((uint32\_t)0x00000070)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02670}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae5c1ad41702da26788f5ef52c0d05ca}{02670}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_ST\_0                      ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02671}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e771d8055c52a1186d3f47dd567457a}{02671}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_ST\_1                      ((uint32\_t)0x00000020)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02672}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fdfe4a92c7ab0c326dc9f2638318f97}{02672}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_ST\_2                      ((uint32\_t)0x00000040)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02673}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8ec4171be73457bc3dba78bd246e35b}{02673}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU                        ((uint32\_t)0x0000000F)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02674}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf99585af681202a201178f8156dffe}{02674}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU\_0                      ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02675}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d7edbd0609415ca3a328f8498c4a63c}{02675}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU\_1                      ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02676}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga485a8c274aa56f705dc1363484d7085f}{02676}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU\_2                      ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02677}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d41833996dbd77a0bfbcd9889957a2}{02677}} \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU\_3                      ((uint32\_t)0x00000008)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02678}02678 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02679}02679 \textcolor{comment}{/********************  Bits definition for RTC\_ALRMBR register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02680}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga934df96e83f72268528e62c55c03b50d}{02680}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK4                      ((uint32\_t)0x80000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02681}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3acc5db599b055a0c1eca04024bf0285}{02681}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_WDSEL                     ((uint32\_t)0x40000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02682}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f8662da4b5f9f0dc0cdd8eac037052b}{02682}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DT                        ((uint32\_t)0x30000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02683}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34531fadcc9d2a702b3b7138831fb4c8}{02683}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DT\_0                      ((uint32\_t)0x10000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02684}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeb8410cfd578e600049846a694dc00d}{02684}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DT\_1                      ((uint32\_t)0x20000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02685}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0beeb5e7c9237d688d5784dba0a5c671}{02685}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU                        ((uint32\_t)0x0F000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02686}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9886cb39e9c89c40ddc33c6e7659db5}{02686}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU\_0                      ((uint32\_t)0x01000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02687}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga121e8284bdc7ebd634f71e5810dc4f85}{02687}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU\_1                      ((uint32\_t)0x02000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02688}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78b99f99d3666212ab673dbc9f7f3192}{02688}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU\_2                      ((uint32\_t)0x04000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02689}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8551995a404be9f58511ea22dca71f1a}{02689}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU\_3                      ((uint32\_t)0x08000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02690}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca7cd93178102c8769d0874d5b8394c4}{02690}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK3                      ((uint32\_t)0x00800000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02691}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fc947f41bd2a091b13ffeff4312b67b}{02691}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_PM                        ((uint32\_t)0x00400000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02692}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga552fbb873fbab8cefd1c5c3536d0989d}{02692}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HT                        ((uint32\_t)0x00300000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02693}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbddfb1b1ff41f1b76f5ccfb6eb29362}{02693}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HT\_0                      ((uint32\_t)0x00100000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02694}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3219c5b314ca459c8dcb93c140b210cb}{02694}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HT\_1                      ((uint32\_t)0x00200000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02695}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a01e42db93b9bc9097766d7ccf2d21d}{02695}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU                        ((uint32\_t)0x000F0000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02696}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0223058b7ae0a4ae57a7a7997440385e}{02696}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU\_0                      ((uint32\_t)0x00010000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02697}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a7c34c4e83f374790e3ed27a3e23443}{02697}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU\_1                      ((uint32\_t)0x00020000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02698}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5e6d673134918e74d9a0f06ca4dc479}{02698}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU\_2                      ((uint32\_t)0x00040000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02699}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae538b44aa24031a294442dc47f6849f5}{02699}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU\_3                      ((uint32\_t)0x00080000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02700}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga124c24eb148681777758f1298776f5a1}{02700}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK2                      ((uint32\_t)0x00008000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02701}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05e2ef0960c04023b98a104202f44571}{02701}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNT                       ((uint32\_t)0x00007000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02702}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1170e6bedeafe4da96568080fe3bbe3}{02702}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNT\_0                     ((uint32\_t)0x00001000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02703}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56977652001bc709e4c37fce5647eb40}{02703}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNT\_1                     ((uint32\_t)0x00002000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02704}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbdfd2b2b1fc039fe8efdd6df612b220}{02704}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNT\_2                     ((uint32\_t)0x00004000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02705}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ca0feaf431b9f9dde4a9d97cae39056}{02705}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU                       ((uint32\_t)0x00000F00)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02706}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93830709da4736a2e8da1cf3a3596dda}{02706}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU\_0                     ((uint32\_t)0x00000100)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02707}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9cab4a9df6a1e45e2a3212b357e1bef}{02707}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU\_1                     ((uint32\_t)0x00000200)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02708}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga869e14a514b3d140a2dcad669e2ab3e0}{02708}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU\_2                     ((uint32\_t)0x00000400)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02709}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec666ddc3d2c205d46d4e1e5bdcf9243}{02709}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU\_3                     ((uint32\_t)0x00000800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02710}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa472193eb2ace80c95874c850236b489}{02710}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK1                      ((uint32\_t)0x00000080)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02711}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7a6c70156cd32b6aa855e4f2e32406c}{02711}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_ST                        ((uint32\_t)0x00000070)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02712}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2514a54011c9ff7b48939e9cbd13f859}{02712}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_ST\_0                      ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02713}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6b6e10efeaeac2898a754e2a360fb27}{02713}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_ST\_1                      ((uint32\_t)0x00000020)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02714}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423e1673ab928b5e43e9fa9b65d2122c}{02714}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_ST\_2                      ((uint32\_t)0x00000040)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02715}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2fdd1ad6a4b7db36ece6145cba49ccf}{02715}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU                        ((uint32\_t)0x0000000F)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02716}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa325b93084bf6fdc494842e1f0b652}{02716}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU\_0                      ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02717}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72ed3dd8ae6a59462a99f8c3d8c316e5}{02717}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU\_1                      ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02718}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac21f97b7b207139ffb0d1e6ede81bb91}{02718}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU\_2                      ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02719}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b548175b400ee92c11c2c446d6d129b}{02719}} \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU\_3                      ((uint32\_t)0x00000008)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02720}02720 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02721}02721 \textcolor{comment}{/********************  Bits definition for RTC\_WPR register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02722}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d21f29da0e92b2744719aab37278b07}{02722}} \textcolor{preprocessor}{\#define RTC\_WPR\_KEY                          ((uint32\_t)0x000000FF)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02723}02723 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02724}02724 \textcolor{comment}{/********************  Bits definition for RTC\_SSR register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02725}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3881f27b6c7a5c7609b1393682144aed}{02725}} \textcolor{preprocessor}{\#define RTC\_SSR\_SS                           ((uint32\_t)0x0000FFFF)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02726}02726 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02727}02727 \textcolor{comment}{/********************  Bits definition for RTC\_SHIFTR register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02728}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6131eb8c293b98bc5a6c7a4bb1920450}{02728}} \textcolor{preprocessor}{\#define RTC\_SHIFTR\_SUBFS                     ((uint32\_t)0x00007FFF)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02729}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fee932563d21382db9ecad458356af2}{02729}} \textcolor{preprocessor}{\#define RTC\_SHIFTR\_ADD1S                     ((uint32\_t)0x80000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02730}02730 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02731}02731 \textcolor{comment}{/********************  Bits definition for RTC\_TSTR register  *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02732}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84b3d044be3e63573a5f0d4d14d8e3b0}{02732}} \textcolor{preprocessor}{\#define RTC\_TSTR\_PM                          ((uint32\_t)0x00400000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02733}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5765274cda5284899563191cb505235a}{02733}} \textcolor{preprocessor}{\#define RTC\_TSTR\_HT                          ((uint32\_t)0x00300000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02734}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b682daaa79917786d55c2bf44a80325}{02734}} \textcolor{preprocessor}{\#define RTC\_TSTR\_HT\_0                        ((uint32\_t)0x00100000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02735}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a35c1a1f98f2aeb73235d940922f9cf}{02735}} \textcolor{preprocessor}{\#define RTC\_TSTR\_HT\_1                        ((uint32\_t)0x00200000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02736}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf12107fe82e4f9de5ae4fdd6c169a846}{02736}} \textcolor{preprocessor}{\#define RTC\_TSTR\_HU                          ((uint32\_t)0x000F0000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02737}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a235fd8965c706e7f57327f6e5ce72d}{02737}} \textcolor{preprocessor}{\#define RTC\_TSTR\_HU\_0                        ((uint32\_t)0x00010000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02738}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56f2bc31a8d01d7621de40d146b15fb7}{02738}} \textcolor{preprocessor}{\#define RTC\_TSTR\_HU\_1                        ((uint32\_t)0x00020000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02739}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d848f11cf3130bb6560d117f97b7da3}{02739}} \textcolor{preprocessor}{\#define RTC\_TSTR\_HU\_2                        ((uint32\_t)0x00040000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02740}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga703c813d88b2c9ab350cb0218ff4bbe7}{02740}} \textcolor{preprocessor}{\#define RTC\_TSTR\_HU\_3                        ((uint32\_t)0x00080000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02741}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9743a3843868c712945a7c408183ad73}{02741}} \textcolor{preprocessor}{\#define RTC\_TSTR\_MNT                         ((uint32\_t)0x00007000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02742}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf04bea9e3f4645257b8bd955f3ba80ce}{02742}} \textcolor{preprocessor}{\#define RTC\_TSTR\_MNT\_0                       ((uint32\_t)0x00001000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02743}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf30459ae8455ad0fb382dd866446c83}{02743}} \textcolor{preprocessor}{\#define RTC\_TSTR\_MNT\_1                       ((uint32\_t)0x00002000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02744}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga513f78562b18cfc36f52e80be9cb20d5}{02744}} \textcolor{preprocessor}{\#define RTC\_TSTR\_MNT\_2                       ((uint32\_t)0x00004000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02745}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64b186af486822cc015cfec613f5cba9}{02745}} \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU                         ((uint32\_t)0x00000F00)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02746}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8ff1f79f2ab33d00a979979d486bc44}{02746}} \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU\_0                       ((uint32\_t)0x00000100)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02747}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga506d192fef16558c9b0b7ed9e1a9147c}{02747}} \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU\_1                       ((uint32\_t)0x00000200)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02748}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga407a93c758b95a1ebf3c41c36fb6f07e}{02748}} \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU\_2                       ((uint32\_t)0x00000400)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02749}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac55cd85d2e58a819637d15f70f7179a0}{02749}} \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU\_3                       ((uint32\_t)0x00000800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02750}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fbdebcd1da2ea191cca51c222345f15}{02750}} \textcolor{preprocessor}{\#define RTC\_TSTR\_ST                          ((uint32\_t)0x00000070)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02751}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90d733a561ad71ee4c63c4e0a3ed5f32}{02751}} \textcolor{preprocessor}{\#define RTC\_TSTR\_ST\_0                        ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02752}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga807073dc98612721530a79df5b5c265a}{02752}} \textcolor{preprocessor}{\#define RTC\_TSTR\_ST\_1                        ((uint32\_t)0x00000020)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02753}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee05d278bdd457b4f61d797e45520d13}{02753}} \textcolor{preprocessor}{\#define RTC\_TSTR\_ST\_2                        ((uint32\_t)0x00000040)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02754}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0d8fa76d45faccfe931d6227b29565a}{02754}} \textcolor{preprocessor}{\#define RTC\_TSTR\_SU                          ((uint32\_t)0x0000000F)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02755}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8990f4d1d493012289778e854c52e97e}{02755}} \textcolor{preprocessor}{\#define RTC\_TSTR\_SU\_0                        ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02756}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab6f4275d2a15e7307363124c03a64a4}{02756}} \textcolor{preprocessor}{\#define RTC\_TSTR\_SU\_1                        ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02757}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5610b3103a8a6653204f4fe7e9ea8587}{02757}} \textcolor{preprocessor}{\#define RTC\_TSTR\_SU\_2                        ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02758}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28790ae937a50ba6fb4aff5a9f5afbcb}{02758}} \textcolor{preprocessor}{\#define RTC\_TSTR\_SU\_3                        ((uint32\_t)0x00000008)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02759}02759 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02760}02760 \textcolor{comment}{/********************  Bits definition for RTC\_TSDR register  *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02761}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c76ea431470b87f22e7854bd5438d2f}{02761}} \textcolor{preprocessor}{\#define RTC\_TSDR\_WDU                         ((uint32\_t)0x0000E000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02762}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e9cbf062e41eecacccde522e24452c1}{02762}} \textcolor{preprocessor}{\#define RTC\_TSDR\_WDU\_0                       ((uint32\_t)0x00002000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02763}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44259df3c6dc88e8168c7dcd5e6abf91}{02763}} \textcolor{preprocessor}{\#define RTC\_TSDR\_WDU\_1                       ((uint32\_t)0x00004000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02764}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2add59486679cc53f521c139d72852}{02764}} \textcolor{preprocessor}{\#define RTC\_TSDR\_WDU\_2                       ((uint32\_t)0x00008000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02765}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bce43482443f2038a8eebc681067dd7}{02765}} \textcolor{preprocessor}{\#define RTC\_TSDR\_MT                          ((uint32\_t)0x00001000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02766}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5912337df16624b4703d2065c5fdf4}{02766}} \textcolor{preprocessor}{\#define RTC\_TSDR\_MU                          ((uint32\_t)0x00000F00)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02767}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cf9d23d49e121268a25445a7eed2f35}{02767}} \textcolor{preprocessor}{\#define RTC\_TSDR\_MU\_0                        ((uint32\_t)0x00000100)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02768}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49093134e4ead8b4990e5e1628db0692}{02768}} \textcolor{preprocessor}{\#define RTC\_TSDR\_MU\_1                        ((uint32\_t)0x00000200)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02769}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7f31eb674f5a67402b6a3eb578b70a5}{02769}} \textcolor{preprocessor}{\#define RTC\_TSDR\_MU\_2                        ((uint32\_t)0x00000400)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02770}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad67666c54ef1be79a500484a5e755827}{02770}} \textcolor{preprocessor}{\#define RTC\_TSDR\_MU\_3                        ((uint32\_t)0x00000800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02771}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39c9ff61f3b622b829aa9354ca84e44e}{02771}} \textcolor{preprocessor}{\#define RTC\_TSDR\_DT                          ((uint32\_t)0x00000030)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02772}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81e02a917946bddaa027a04538576533}{02772}} \textcolor{preprocessor}{\#define RTC\_TSDR\_DT\_0                        ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02773}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga886739ae0e8c0f6144dbd774c203ed5f}{02773}} \textcolor{preprocessor}{\#define RTC\_TSDR\_DT\_1                        ((uint32\_t)0x00000020)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02774}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace7ca73ebca21ed3a17315f06757042a}{02774}} \textcolor{preprocessor}{\#define RTC\_TSDR\_DU                          ((uint32\_t)0x0000000F)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02775}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08b7eccac0c3cd20a3f3cd8bce1693ad}{02775}} \textcolor{preprocessor}{\#define RTC\_TSDR\_DU\_0                        ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02776}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa43ed53b8109ff32755885127ba987ce}{02776}} \textcolor{preprocessor}{\#define RTC\_TSDR\_DU\_1                        ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02777}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b3d774b7df9cff6e6eecafa7c42a059}{02777}} \textcolor{preprocessor}{\#define RTC\_TSDR\_DU\_2                        ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02778}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga209573a43dd1f21ef569d75593ad03f8}{02778}} \textcolor{preprocessor}{\#define RTC\_TSDR\_DU\_3                        ((uint32\_t)0x00000008)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02779}02779 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02780}02780 \textcolor{comment}{/********************  Bits definition for RTC\_TSSSR register  ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02781}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fb913ce5f1c0e341b308d9b5858bfa9}{02781}} \textcolor{preprocessor}{\#define RTC\_TSSSR\_SS                         ((uint32\_t)0x0000FFFF)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02782}02782 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02783}02783 \textcolor{comment}{/********************  Bits definition for RTC\_CAL register  *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02784}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b13b9724302c25fbca76684f5968528}{02784}} \textcolor{preprocessor}{\#define RTC\_CALR\_CALP                        ((uint32\_t)0x00008000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02785}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28f8c7f5f5bf772c81170a2eab055557}{02785}} \textcolor{preprocessor}{\#define RTC\_CALR\_CALW8                       ((uint32\_t)0x00004000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02786}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70857526590d6f7e25d9551187105583}{02786}} \textcolor{preprocessor}{\#define RTC\_CALR\_CALW16                      ((uint32\_t)0x00002000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02787}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44fcacd12e1cfc1fa823c798cb6a7663}{02787}} \textcolor{preprocessor}{\#define RTC\_CALR\_CALM                        ((uint32\_t)0x000001FF)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02788}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeffec95cc4cbbdbc77e907818b8c7ebd}{02788}} \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_0                      ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02789}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b908b77786838e5e2e8a1ee2cbbeeff}{02789}} \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_1                      ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02790}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad09f14c1ff24a01d51d5b6c0bba220d6}{02790}} \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_2                      ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02791}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9146fbef6a53896f3160c89ed651b90}{02791}} \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_3                      ((uint32\_t)0x00000008)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02792}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fe04fc9762d3f680f9145a50898c27b}{02792}} \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_4                      ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02793}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc4966c71cab83be4069e0566222d375}{02793}} \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_5                      ((uint32\_t)0x00000020)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02794}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae240b185d0c9c6e314a456627e6e4834}{02794}} \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_6                      ((uint32\_t)0x00000040)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02795}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8880325073e167137366402f15d5683}{02795}} \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_7                      ((uint32\_t)0x00000080)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02796}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8381cc75166acfc4b4c686ad7e5e599a}{02796}} \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_8                      ((uint32\_t)0x00000100)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02797}02797 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02798}02798 \textcolor{comment}{/********************  Bits definition for RTC\_TAFCR register  ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02799}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d9515fd74e3bcf03f4e62d8c7e1b070}{02799}} \textcolor{preprocessor}{\#define RTC\_TAFCR\_ALARMOUTTYPE               ((uint32\_t)0x00040000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02800}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga872cbfe2e79e7fe2a4bfad6086f4ac49}{02800}} \textcolor{preprocessor}{\#define RTC\_TAFCR\_TSINSEL                    ((uint32\_t)0x00020000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02801}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989cde7332b2ec0b3934cb909514938d}{02801}} \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPINSEL                  ((uint32\_t)0x00010000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02802}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef294e75771913e4a47386f42a23f72}{02802}} \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPPUDIS                  ((uint32\_t)0x00008000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02803}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b73d2b8da78967a6f594dbffe58c222}{02803}} \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPPRCH                   ((uint32\_t)0x00006000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02804}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae010ed965c1e968cc14f988d50662546}{02804}} \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPPRCH\_0                 ((uint32\_t)0x00002000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02805}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f0faa59aa4490d696d1fec767aae41}{02805}} \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPPRCH\_1                 ((uint32\_t)0x00004000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02806}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1cb37c43747c779f7db2842a2582e67}{02806}} \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPFLT                    ((uint32\_t)0x00001800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02807}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa356fb5db5ab398728afef0ae39214c4}{02807}} \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPFLT\_0                  ((uint32\_t)0x00000800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02808}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga472efa1bd3c9462cbd058d73a7d6525e}{02808}} \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPFLT\_1                  ((uint32\_t)0x00001000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02809}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad84446486b8c9f640fa54d50ecc0e1}{02809}} \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPFREQ                   ((uint32\_t)0x00000700)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02810}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54e7f69e04759d1b0667e56830a6f2ea}{02810}} \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPFREQ\_0                 ((uint32\_t)0x00000100)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02811}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb533067640fcf87ad77027ce936e9b7}{02811}} \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPFREQ\_1                 ((uint32\_t)0x00000200)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02812}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf532e727bfe6c7fc7822d15f9436e1b5}{02812}} \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPFREQ\_2                 ((uint32\_t)0x00000400)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02813}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac929fab94fdca2d1b3b3cf7c93fe6e49}{02813}} \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPTS                     ((uint32\_t)0x00000080)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02814}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2c4d227971b56e3160c71b7479c769d}{02814}} \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMP2TRG                   ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02815}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e98a0062ef81bcbc790a8d77720a61c}{02815}} \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMP2E                     ((uint32\_t)0x00000008)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02816}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0fb33b24d2ebc19e7fe52f0661a3085}{02816}} \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPIE                     ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02817}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f85925873bcd3f795417053bfc5f33}{02817}} \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMP1TRG                   ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02818}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa68c195cf709d18cd426560302b97852}{02818}} \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMP1E                     ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02819}02819 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02820}02820 \textcolor{comment}{/********************  Bits definition for RTC\_ALRMASSR register  *************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02821}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b0550ccc175ff54e560cc5fb96fbb2c}{02821}} \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS                  ((uint32\_t)0x0F000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02822}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeebbc0dfc0a20887ef3582feaa5f1c2b}{02822}} \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS\_0                ((uint32\_t)0x01000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02823}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbdb202f388835593843f480c3b3af57}{02823}} \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS\_1                ((uint32\_t)0x02000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02824}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95feb5de45a74d7c75c1fc6515c32870}{02824}} \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS\_2                ((uint32\_t)0x04000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02825}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94c65876a1baf0984a6f85aa836b8d0}{02825}} \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS\_3                ((uint32\_t)0x08000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02826}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a6b683531fded4e2a77d047da7eb203}{02826}} \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_SS                      ((uint32\_t)0x00007FFF)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02827}02827 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02828}02828 \textcolor{comment}{/********************  Bits definition for RTC\_ALRMBSSR register  *************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02829}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf287b0ec7dbf8e9d436cb78da287b244}{02829}} \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS                  ((uint32\_t)0x0F000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02830}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4d60185d1ac432b24b0a95e2918902f}{02830}} \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS\_0                ((uint32\_t)0x01000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02831}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9763a1a382e40cc2ebfa6d84369580df}{02831}} \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS\_1                ((uint32\_t)0x02000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02832}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga598283f8a8926f0dcb7916a2224f79bc}{02832}} \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS\_2                ((uint32\_t)0x04000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02833}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf017c71fc7eb34519de3945a028677b}{02833}} \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS\_3                ((uint32\_t)0x08000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02834}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33ae74f38392431aa631d397a7e7c305}{02834}} \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_SS                      ((uint32\_t)0x00007FFF)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02835}02835 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02836}02836 \textcolor{comment}{/********************  Bits definition for RTC\_BKP0R register  ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02837}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0d7c3115465079f04cfb97a7faabc59}{02837}} \textcolor{preprocessor}{\#define RTC\_BKP0R                            ((uint32\_t)0xFFFFFFFF)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02838}02838 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02839}02839 \textcolor{comment}{/********************  Bits definition for RTC\_BKP1R register  ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02840}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbc4b6dfeff87332124f271b86eb0c56}{02840}} \textcolor{preprocessor}{\#define RTC\_BKP1R                            ((uint32\_t)0xFFFFFFFF)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02841}02841 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02842}02842 \textcolor{comment}{/********************  Bits definition for RTC\_BKP2R register  ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02843}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34fda9ee6115f0de9588e22c46602d89}{02843}} \textcolor{preprocessor}{\#define RTC\_BKP2R                            ((uint32\_t)0xFFFFFFFF)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02844}02844 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02845}02845 \textcolor{comment}{/********************  Bits definition for RTC\_BKP3R register  ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02846}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90403ff99c08f0abc379447823e5e841}{02846}} \textcolor{preprocessor}{\#define RTC\_BKP3R                            ((uint32\_t)0xFFFFFFFF)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02847}02847 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02848}02848 \textcolor{comment}{/********************  Bits definition for RTC\_BKP4R register  ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02849}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeed1b338e9526d817a1fd01304b8851c}{02849}} \textcolor{preprocessor}{\#define RTC\_BKP4R                            ((uint32\_t)0xFFFFFFFF)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02850}02850 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02851}02851 \textcolor{comment}{/********************  Bits definition for RTC\_BKP5R register  ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02852}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e8954ab0ead8bb788d5d8eebf2f5c4c}{02852}} \textcolor{preprocessor}{\#define RTC\_BKP5R                            ((uint32\_t)0xFFFFFFFF)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02853}02853 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02854}02854 \textcolor{comment}{/********************  Bits definition for RTC\_BKP6R register  ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02855}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b9ee9eb5d024ccd5809fcc20fd51f5b}{02855}} \textcolor{preprocessor}{\#define RTC\_BKP6R                            ((uint32\_t)0xFFFFFFFF)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02856}02856 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02857}02857 \textcolor{comment}{/********************  Bits definition for RTC\_BKP7R register  ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02858}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0f1ae07f7b1815bf58b464dc7366731}{02858}} \textcolor{preprocessor}{\#define RTC\_BKP7R                            ((uint32\_t)0xFFFFFFFF)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02859}02859 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02860}02860 \textcolor{comment}{/********************  Bits definition for RTC\_BKP8R register  ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02861}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bd10acb9e5ce5225af4ff895bd3bb82}{02861}} \textcolor{preprocessor}{\#define RTC\_BKP8R                            ((uint32\_t)0xFFFFFFFF)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02862}02862 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02863}02863 \textcolor{comment}{/********************  Bits definition for RTC\_BKP9R register  ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02864}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aa3d0d90de22a1dbf3b6de2b7ed4c9e}{02864}} \textcolor{preprocessor}{\#define RTC\_BKP9R                            ((uint32\_t)0xFFFFFFFF)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02865}02865 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02866}02866 \textcolor{comment}{/********************  Bits definition for RTC\_BKP10R register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02867}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2179063a3078a211c3b697ce012ab5a0}{02867}} \textcolor{preprocessor}{\#define RTC\_BKP10R                           ((uint32\_t)0xFFFFFFFF)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02868}02868 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02869}02869 \textcolor{comment}{/********************  Bits definition for RTC\_BKP11R register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02870}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab250f9423dee41b165aa8f02d2fc1fe7}{02870}} \textcolor{preprocessor}{\#define RTC\_BKP11R                           ((uint32\_t)0xFFFFFFFF)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02871}02871 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02872}02872 \textcolor{comment}{/********************  Bits definition for RTC\_BKP12R register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02873}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefe1b6108ac49197b28c9bee31bbaf3b}{02873}} \textcolor{preprocessor}{\#define RTC\_BKP12R                           ((uint32\_t)0xFFFFFFFF)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02874}02874 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02875}02875 \textcolor{comment}{/********************  Bits definition for RTC\_BKP13R register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02876}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e77435e16bdebf3491eb0e30bd10b0d}{02876}} \textcolor{preprocessor}{\#define RTC\_BKP13R                           ((uint32\_t)0xFFFFFFFF)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02877}02877 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02878}02878 \textcolor{comment}{/********************  Bits definition for RTC\_BKP14R register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02879}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f07ee6d227deaa11e0ae035121185b0}{02879}} \textcolor{preprocessor}{\#define RTC\_BKP14R                           ((uint32\_t)0xFFFFFFFF)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02880}02880 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02881}02881 \textcolor{comment}{/********************  Bits definition for RTC\_BKP15R register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02882}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae543b0dd58f03c2f70bb6b3b65232863}{02882}} \textcolor{preprocessor}{\#define RTC\_BKP15R                           ((uint32\_t)0xFFFFFFFF)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02883}02883 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02884}02884 \textcolor{comment}{/********************  Bits definition for RTC\_BKP16R register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02885}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0add0c768094f0de71bb4e50fbcce6e}{02885}} \textcolor{preprocessor}{\#define RTC\_BKP16R                           ((uint32\_t)0xFFFFFFFF)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02886}02886 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02887}02887 \textcolor{comment}{/********************  Bits definition for RTC\_BKP17R register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02888}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga059aaedb55963f39e8724d50d55d5282}{02888}} \textcolor{preprocessor}{\#define RTC\_BKP17R                           ((uint32\_t)0xFFFFFFFF)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02889}02889 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02890}02890 \textcolor{comment}{/********************  Bits definition for RTC\_BKP18R register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02891}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66154eb091275e87a4bd53e87ef9214e}{02891}} \textcolor{preprocessor}{\#define RTC\_BKP18R                           ((uint32\_t)0xFFFFFFFF)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02892}02892 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02893}02893 \textcolor{comment}{/********************  Bits definition for RTC\_BKP19R register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02894}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa4c31e33d851fde2715059ea28dac6f}{02894}} \textcolor{preprocessor}{\#define RTC\_BKP19R                           ((uint32\_t)0xFFFFFFFF)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02895}02895 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02896}02896 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02897}02897 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02898}02898 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02899}02899 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02900}02900 \textcolor{comment}{/*                          SD host Interface                                 */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02901}02901 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02902}02902 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02903}02903 \textcolor{comment}{/******************  Bit definition for SDIO\_POWER register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02904}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf125c56eeb40163b617c9fb6329da67f}{02904}} \textcolor{preprocessor}{\#define  SDIO\_POWER\_PWRCTRL                  ((uint32\_t)0x03)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02905}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa82b7689b02f54318d3f629d70b85098}{02905}} \textcolor{preprocessor}{\#define  SDIO\_POWER\_PWRCTRL\_0                ((uint32\_t)0x01)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02906}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd149efb1d6062f37165ac01268a875e}{02906}} \textcolor{preprocessor}{\#define  SDIO\_POWER\_PWRCTRL\_1                ((uint32\_t)0x02)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02908}02908 \textcolor{comment}{/******************  Bit definition for SDIO\_CLKCR register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02909}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga316271d0147b22c6267fc563d4c24424}{02909}} \textcolor{preprocessor}{\#define  SDIO\_CLKCR\_CLKDIV                   ((uint32\_t)0x00FF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02910}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf27847573683f91dbfe387a2571b514f}{02910}} \textcolor{preprocessor}{\#define  SDIO\_CLKCR\_CLKEN                    ((uint32\_t)0x0100)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02911}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb618f32aef2970fd8b8b285f7b4118}{02911}} \textcolor{preprocessor}{\#define  SDIO\_CLKCR\_PWRSAV                   ((uint32\_t)0x0200)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02912}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f362c1d228156c50639d79b9be99c9b}{02912}} \textcolor{preprocessor}{\#define  SDIO\_CLKCR\_BYPASS                   ((uint32\_t)0x0400)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02914}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9d57d7917c39bdc5309506e8c28b7d7}{02914}} \textcolor{preprocessor}{\#define  SDIO\_CLKCR\_WIDBUS                   ((uint32\_t)0x1800)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02915}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab532dbf366c3fb731488017b0a794151}{02915}} \textcolor{preprocessor}{\#define  SDIO\_CLKCR\_WIDBUS\_0                 ((uint32\_t)0x0800)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02916}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f3e7998bca487f5354ef6f8dffbb21}{02916}} \textcolor{preprocessor}{\#define  SDIO\_CLKCR\_WIDBUS\_1                 ((uint32\_t)0x1000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02918}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad124bd76f6543497c90372e182ec48a2}{02918}} \textcolor{preprocessor}{\#define  SDIO\_CLKCR\_NEGEDGE                  ((uint32\_t)0x2000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02919}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga693d7b533dd5a5a668bc13b4365b18dc}{02919}} \textcolor{preprocessor}{\#define  SDIO\_CLKCR\_HWFC\_EN                  ((uint32\_t)0x4000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02921}02921 \textcolor{comment}{/*******************  Bit definition for SDIO\_ARG register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02922}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d917a4fdc7442e270c2c727df78b819}{02922}} \textcolor{preprocessor}{\#define  SDIO\_ARG\_CMDARG                     ((uint32\_t)0xFFFFFFFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02924}02924 \textcolor{comment}{/*******************  Bit definition for SDIO\_CMD register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02925}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf91b593b5681a68db5ff9fd11600c9c8}{02925}} \textcolor{preprocessor}{\#define  SDIO\_CMD\_CMDINDEX                   ((uint32\_t)0x003F)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02927}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d617f0e08d697c3b263e6a79f417d0f}{02927}} \textcolor{preprocessor}{\#define  SDIO\_CMD\_WAITRESP                   ((uint32\_t)0x00C0)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02928}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5797a389fecf611dccd483658b822fa}{02928}} \textcolor{preprocessor}{\#define  SDIO\_CMD\_WAITRESP\_0                 ((uint32\_t)0x0040)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02929}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f5457b48feda0056466e5c380c44373}{02929}} \textcolor{preprocessor}{\#define  SDIO\_CMD\_WAITRESP\_1                 ((uint32\_t)0x0080)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02931}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b037f34e297f38d56b14d46d008ef58}{02931}} \textcolor{preprocessor}{\#define  SDIO\_CMD\_WAITINT                    ((uint32\_t)0x0100)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02932}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4118c9200bae6732764f6c87a0962a9}{02932}} \textcolor{preprocessor}{\#define  SDIO\_CMD\_WAITPEND                   ((uint32\_t)0x0200)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02933}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga982f3fd09ce7e31709e0628b1fae86b8}{02933}} \textcolor{preprocessor}{\#define  SDIO\_CMD\_CPSMEN                     ((uint32\_t)0x0400)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02934}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad560080c3e7ab5aeafe151dafcc64368}{02934}} \textcolor{preprocessor}{\#define  SDIO\_CMD\_SDIOSUSPEND                ((uint32\_t)0x0800)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02935}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga905b78ecf464857e6501ef5fd5e6ef1b}{02935}} \textcolor{preprocessor}{\#define  SDIO\_CMD\_ENCMDCOMPL                 ((uint32\_t)0x1000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02936}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a9d5b2366ec7ca38db9d6d9f0f63f81}{02936}} \textcolor{preprocessor}{\#define  SDIO\_CMD\_NIEN                       ((uint32\_t)0x2000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02937}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87422225274de986e7abe6b2a91a79c5}{02937}} \textcolor{preprocessor}{\#define  SDIO\_CMD\_CEATACMD                   ((uint32\_t)0x4000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02939}02939 \textcolor{comment}{/*****************  Bit definition for SDIO\_RESPCMD register  *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02940}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27f9a6cbfd364bbb050b526ebc01d2d7}{02940}} \textcolor{preprocessor}{\#define  SDIO\_RESPCMD\_RESPCMD                ((uint32\_t)0x3F)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02942}02942 \textcolor{comment}{/******************  Bit definition for SDIO\_RESP0 register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02943}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56a55231f7a91cfd2cefaca0f6135cbc}{02943}} \textcolor{preprocessor}{\#define  SDIO\_RESP0\_CARDSTATUS0              ((uint32\_t)0xFFFFFFFF)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02945}02945 \textcolor{comment}{/******************  Bit definition for SDIO\_RESP1 register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02946}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d20abddfc99835a2954eda5899f6db1}{02946}} \textcolor{preprocessor}{\#define  SDIO\_RESP1\_CARDSTATUS1              ((uint32\_t)0xFFFFFFFF)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02948}02948 \textcolor{comment}{/******************  Bit definition for SDIO\_RESP2 register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02949}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31a482ff36bde1df56ab603c864c4066}{02949}} \textcolor{preprocessor}{\#define  SDIO\_RESP2\_CARDSTATUS2              ((uint32\_t)0xFFFFFFFF)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02951}02951 \textcolor{comment}{/******************  Bit definition for SDIO\_RESP3 register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02952}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1075c96b5818b0500d5cce231ace89cf}{02952}} \textcolor{preprocessor}{\#define  SDIO\_RESP3\_CARDSTATUS3              ((uint32\_t)0xFFFFFFFF)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02954}02954 \textcolor{comment}{/******************  Bit definition for SDIO\_RESP4 register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02955}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga407ab1e46a80426602ab36e86457da26}{02955}} \textcolor{preprocessor}{\#define  SDIO\_RESP4\_CARDSTATUS4              ((uint32\_t)0xFFFFFFFF)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02957}02957 \textcolor{comment}{/******************  Bit definition for SDIO\_DTIMER register  *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02958}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27e45eea9ce17b7251f10ea763180690}{02958}} \textcolor{preprocessor}{\#define  SDIO\_DTIMER\_DATATIME                ((uint32\_t)0xFFFFFFFF)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02960}02960 \textcolor{comment}{/******************  Bit definition for SDIO\_DLEN register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02961}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d3b07bca9aec8ef5456ba9b73f13adb}{02961}} \textcolor{preprocessor}{\#define  SDIO\_DLEN\_DATALENGTH                ((uint32\_t)0x01FFFFFF)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02963}02963 \textcolor{comment}{/******************  Bit definition for SDIO\_DCTRL register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02964}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a}{02964}} \textcolor{preprocessor}{\#define  SDIO\_DCTRL\_DTEN                     ((uint32\_t)0x0001)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02965}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga801fe27f7175a308d56776db19776c93}{02965}} \textcolor{preprocessor}{\#define  SDIO\_DCTRL\_DTDIR                    ((uint32\_t)0x0002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02966}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa90cd50ae364b992ca8ccab319eb5513}{02966}} \textcolor{preprocessor}{\#define  SDIO\_DCTRL\_DTMODE                   ((uint32\_t)0x0004)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02967}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03a2148910ae02dde7e4cd63e0f5e008}{02967}} \textcolor{preprocessor}{\#define  SDIO\_DCTRL\_DMAEN                    ((uint32\_t)0x0008)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02969}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga948072d8a6db53d0c377944523a4b15a}{02969}} \textcolor{preprocessor}{\#define  SDIO\_DCTRL\_DBLOCKSIZE               ((uint32\_t)0x00F0)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02970}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51e2cb99cf325bb32c8910204b1507db}{02970}} \textcolor{preprocessor}{\#define  SDIO\_DCTRL\_DBLOCKSIZE\_0             ((uint32\_t)0x0010)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02971}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0add3ad2b72a21e7f8d48da3ea0b3d0f}{02971}} \textcolor{preprocessor}{\#define  SDIO\_DCTRL\_DBLOCKSIZE\_1             ((uint32\_t)0x0020)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02972}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93825036eceb86872e2ca179c63163ec}{02972}} \textcolor{preprocessor}{\#define  SDIO\_DCTRL\_DBLOCKSIZE\_2             ((uint32\_t)0x0040)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02973}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2025aa63b595bfccc747b99caec8799}{02973}} \textcolor{preprocessor}{\#define  SDIO\_DCTRL\_DBLOCKSIZE\_3             ((uint32\_t)0x0080)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02975}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe9600da3e751118d49ea14ce44e91b9}{02975}} \textcolor{preprocessor}{\#define  SDIO\_DCTRL\_RWSTART                  ((uint32\_t)0x0100)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02976}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1b5b6a32ce712fbb3767090b1b045e}{02976}} \textcolor{preprocessor}{\#define  SDIO\_DCTRL\_RWSTOP                   ((uint32\_t)0x0200)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02977}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bf721a25f656b3de6fa0b0fe32edb6a}{02977}} \textcolor{preprocessor}{\#define  SDIO\_DCTRL\_RWMOD                    ((uint32\_t)0x0400)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02978}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa16b4c4037cf974162a591aea753fc21}{02978}} \textcolor{preprocessor}{\#define  SDIO\_DCTRL\_SDIOEN                   ((uint32\_t)0x0800)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02980}02980 \textcolor{comment}{/******************  Bit definition for SDIO\_DCOUNT register  *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02981}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f8ab9dfe9d4f809b61fa2b7826adbde}{02981}} \textcolor{preprocessor}{\#define  SDIO\_DCOUNT\_DATACOUNT               ((uint32\_t)0x01FFFFFF)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02983}02983 \textcolor{comment}{/******************  Bit definition for SDIO\_STA register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02984}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6dbe59c4bdd8b9a12b092cf84a9daef}{02984}} \textcolor{preprocessor}{\#define  SDIO\_STA\_CCRCFAIL                   ((uint32\_t)0x00000001)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02985}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga554d1f9986bf5c715dd6f27a6493ce31}{02985}} \textcolor{preprocessor}{\#define  SDIO\_STA\_DCRCFAIL                   ((uint32\_t)0x00000002)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02986}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae72c4f34bb3ccffeef1d7cdcb7415bdc}{02986}} \textcolor{preprocessor}{\#define  SDIO\_STA\_CTIMEOUT                   ((uint32\_t)0x00000004)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02987}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a2cad7ef3406a46ddba51f7ab5df94b}{02987}} \textcolor{preprocessor}{\#define  SDIO\_STA\_DTIMEOUT                   ((uint32\_t)0x00000008)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02988}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b9dcdb8b90d8266eb0c5a2be81238aa}{02988}} \textcolor{preprocessor}{\#define  SDIO\_STA\_TXUNDERR                   ((uint32\_t)0x00000010)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02989}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b91289c9f6b773f928706ae8a5ddfc}{02989}} \textcolor{preprocessor}{\#define  SDIO\_STA\_RXOVERR                    ((uint32\_t)0x00000020)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02990}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga096f11117736a2252f1cd5c4cccdc6e6}{02990}} \textcolor{preprocessor}{\#define  SDIO\_STA\_CMDREND                    ((uint32\_t)0x00000040)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02991}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa550641dc6aa942e1b524ad0e557a284}{02991}} \textcolor{preprocessor}{\#define  SDIO\_STA\_CMDSENT                    ((uint32\_t)0x00000080)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02992}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe7e354a903b957943cf5b6bed4cdf6b}{02992}} \textcolor{preprocessor}{\#define  SDIO\_STA\_DATAEND                    ((uint32\_t)0x00000100)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02993}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a9ef8e72604e9997da23601a2dd84a4}{02993}} \textcolor{preprocessor}{\#define  SDIO\_STA\_STBITERR                   ((uint32\_t)0x00000200)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02994}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fabf2c02cba6d4de1e90d8d1dc9793c}{02994}} \textcolor{preprocessor}{\#define  SDIO\_STA\_DBCKEND                    ((uint32\_t)0x00000400)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02995}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99ccdac7a223635ee5b38a4bae8f30cc}{02995}} \textcolor{preprocessor}{\#define  SDIO\_STA\_CMDACT                     ((uint32\_t)0x00000800)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02996}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga908feb4957f48390bc2fc0bde47ac784}{02996}} \textcolor{preprocessor}{\#define  SDIO\_STA\_TXACT                      ((uint32\_t)0x00001000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02997}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2f52b50765fa449dcfabc39b099796}{02997}} \textcolor{preprocessor}{\#define  SDIO\_STA\_RXACT                      ((uint32\_t)0x00002000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02998}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62b9e38be5956dde69049154facc62fd}{02998}} \textcolor{preprocessor}{\#define  SDIO\_STA\_TXFIFOHE                   ((uint32\_t)0x00004000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l02999}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7916c47ee972376a0eaee584133ca36d}{02999}} \textcolor{preprocessor}{\#define  SDIO\_STA\_RXFIFOHF                   ((uint32\_t)0x00008000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03000}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1497b46f9a906001dabb7d7604f6c05}{03000}} \textcolor{preprocessor}{\#define  SDIO\_STA\_TXFIFOF                    ((uint32\_t)0x00010000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03001}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85f46f873ca5fe91a1e8206d157b9446}{03001}} \textcolor{preprocessor}{\#define  SDIO\_STA\_RXFIFOF                    ((uint32\_t)0x00020000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03002}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4624f95c5224c631f99571b5454acd86}{03002}} \textcolor{preprocessor}{\#define  SDIO\_STA\_TXFIFOE                    ((uint32\_t)0x00040000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03003}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44bf9f7321d65a3effd2df469a58a464}{03003}} \textcolor{preprocessor}{\#define  SDIO\_STA\_RXFIFOE                    ((uint32\_t)0x00080000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03004}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19b374518e813f7a1ac4aec3b24b7517}{03004}} \textcolor{preprocessor}{\#define  SDIO\_STA\_TXDAVL                     ((uint32\_t)0x00100000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03005}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcad9b8c0e3ccba1aa389d7713db6803}{03005}} \textcolor{preprocessor}{\#define  SDIO\_STA\_RXDAVL                     ((uint32\_t)0x00200000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03006}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5df3c10c37285faedb2d853aea4e63dc}{03006}} \textcolor{preprocessor}{\#define  SDIO\_STA\_SDIOIT                     ((uint32\_t)0x00400000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03007}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d8ef3b4157374fd2b5fc8ed12b77a0c}{03007}} \textcolor{preprocessor}{\#define  SDIO\_STA\_CEATAEND                   ((uint32\_t)0x00800000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03009}03009 \textcolor{comment}{/*******************  Bit definition for SDIO\_ICR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03010}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44708c45f675cf065f1c7fc9311d6e43}{03010}} \textcolor{preprocessor}{\#define  SDIO\_ICR\_CCRCFAILC                  ((uint32\_t)0x00000001)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03011}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cb6cde5f88a5d2b635a830dd401c4e0}{03011}} \textcolor{preprocessor}{\#define  SDIO\_ICR\_DCRCFAILC                  ((uint32\_t)0x00000002)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03012}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4d128bee8a97ae9971d42f844d2e297}{03012}} \textcolor{preprocessor}{\#define  SDIO\_ICR\_CTIMEOUTC                  ((uint32\_t)0x00000004)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03013}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcb64d3d07a5841ee9f18ff6bc75350b}{03013}} \textcolor{preprocessor}{\#define  SDIO\_ICR\_DTIMEOUTC                  ((uint32\_t)0x00000008)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03014}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9628d77973f35d628924172831b029f8}{03014}} \textcolor{preprocessor}{\#define  SDIO\_ICR\_TXUNDERRC                  ((uint32\_t)0x00000010)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03015}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2513d040c7695b152b0b423ad6f5c81e}{03015}} \textcolor{preprocessor}{\#define  SDIO\_ICR\_RXOVERRC                   ((uint32\_t)0x00000020)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03016}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fb5c67aef48d5ee27b60107d938a58f}{03016}} \textcolor{preprocessor}{\#define  SDIO\_ICR\_CMDRENDC                   ((uint32\_t)0x00000040)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03017}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa27fe45ef7461caf704186630b26a196}{03017}} \textcolor{preprocessor}{\#define  SDIO\_ICR\_CMDSENTC                   ((uint32\_t)0x00000080)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03018}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga527e1f9cd295845d5be9975cf26bae7e}{03018}} \textcolor{preprocessor}{\#define  SDIO\_ICR\_DATAENDC                   ((uint32\_t)0x00000100)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03019}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae614b5ab8a8aecbc3c1ce74645cdc28c}{03019}} \textcolor{preprocessor}{\#define  SDIO\_ICR\_STBITERRC                  ((uint32\_t)0x00000200)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03020}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc5518c07e39dc1f91603737d1a7180b}{03020}} \textcolor{preprocessor}{\#define  SDIO\_ICR\_DBCKENDC                   ((uint32\_t)0x00000400)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03021}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2990db729fb017dfd659dc6cf8823761}{03021}} \textcolor{preprocessor}{\#define  SDIO\_ICR\_SDIOITC                    ((uint32\_t)0x00400000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03022}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f1cebd40fd1eafb59635b284c5a3f34}{03022}} \textcolor{preprocessor}{\#define  SDIO\_ICR\_CEATAENDC                  ((uint32\_t)0x00800000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03024}03024 \textcolor{comment}{/******************  Bit definition for SDIO\_MASK register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03025}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e24d12a6c9af91337cb391d3ba698f3}{03025}} \textcolor{preprocessor}{\#define  SDIO\_MASK\_CCRCFAILIE                ((uint32\_t)0x00000001)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03026}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e2e106a1f7792f054c6cc1f60906a09}{03026}} \textcolor{preprocessor}{\#define  SDIO\_MASK\_DCRCFAILIE                ((uint32\_t)0x00000002)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03027}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f5a8c06e289522af0a679b08bdb014}{03027}} \textcolor{preprocessor}{\#define  SDIO\_MASK\_CTIMEOUTIE                ((uint32\_t)0x00000004)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03028}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b4cc63338fe72abd76e5b399c47379b}{03028}} \textcolor{preprocessor}{\#define  SDIO\_MASK\_DTIMEOUTIE                ((uint32\_t)0x00000008)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03029}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e02e525dc6ca1bb294b174e7391753d}{03029}} \textcolor{preprocessor}{\#define  SDIO\_MASK\_TXUNDERRIE                ((uint32\_t)0x00000010)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03030}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39f494cf2a6af6ced9eaeac751ea81e4}{03030}} \textcolor{preprocessor}{\#define  SDIO\_MASK\_RXOVERRIE                 ((uint32\_t)0x00000020)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03031}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fdedfc60a2019ff5f64533fcdd0c3f1}{03031}} \textcolor{preprocessor}{\#define  SDIO\_MASK\_CMDRENDIE                 ((uint32\_t)0x00000040)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03032}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d541aea02974c03bd8a8426125c35ff}{03032}} \textcolor{preprocessor}{\#define  SDIO\_MASK\_CMDSENTIE                 ((uint32\_t)0x00000080)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03033}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6398bd3e8312eea3b986ab59b80b466}{03033}} \textcolor{preprocessor}{\#define  SDIO\_MASK\_DATAENDIE                 ((uint32\_t)0x00000100)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03034}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4194bed51eb4a951a58a5d4062ba978f}{03034}} \textcolor{preprocessor}{\#define  SDIO\_MASK\_STBITERRIE                ((uint32\_t)0x00000200)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03035}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga947e5da36c9eeca0b48f3356067dff00}{03035}} \textcolor{preprocessor}{\#define  SDIO\_MASK\_DBCKENDIE                 ((uint32\_t)0x00000400)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03036}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad63b504f02ea0b1e5ec48962799fde88}{03036}} \textcolor{preprocessor}{\#define  SDIO\_MASK\_CMDACTIE                  ((uint32\_t)0x00000800)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03037}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bbfbc3f69ab77171eb1a0058783b1e0}{03037}} \textcolor{preprocessor}{\#define  SDIO\_MASK\_TXACTIE                   ((uint32\_t)0x00001000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03038}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9768c39a5d9d3c5519eb522c62a75eae}{03038}} \textcolor{preprocessor}{\#define  SDIO\_MASK\_RXACTIE                   ((uint32\_t)0x00002000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03039}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9cf28de8489fee023ea353df0e13fa7}{03039}} \textcolor{preprocessor}{\#define  SDIO\_MASK\_TXFIFOHEIE                ((uint32\_t)0x00004000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03040}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d50028fc671494508aecb04e727102}{03040}} \textcolor{preprocessor}{\#define  SDIO\_MASK\_RXFIFOHFIE                ((uint32\_t)0x00008000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03041}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03a602b975ce16ef03083947aded0172}{03041}} \textcolor{preprocessor}{\#define  SDIO\_MASK\_TXFIFOFIE                 ((uint32\_t)0x00010000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03042}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18c4bdf8fa4ee85596a89de00158fbb}{03042}} \textcolor{preprocessor}{\#define  SDIO\_MASK\_RXFIFOFIE                 ((uint32\_t)0x00020000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03043}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d67150fad62dc1ca7783f3a19372}{03043}} \textcolor{preprocessor}{\#define  SDIO\_MASK\_TXFIFOEIE                 ((uint32\_t)0x00040000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03044}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc23fa1c153a9e5216baeef7922e412}{03044}} \textcolor{preprocessor}{\#define  SDIO\_MASK\_RXFIFOEIE                 ((uint32\_t)0x00080000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03045}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a1988093a6df087ebb8ff41a51962da}{03045}} \textcolor{preprocessor}{\#define  SDIO\_MASK\_TXDAVLIE                  ((uint32\_t)0x00100000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03046}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa9da7d15902e6f94b79968a07250696}{03046}} \textcolor{preprocessor}{\#define  SDIO\_MASK\_RXDAVLIE                  ((uint32\_t)0x00200000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03047}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad73b7c7d480d2d71613995cfecc59138}{03047}} \textcolor{preprocessor}{\#define  SDIO\_MASK\_SDIOITIE                  ((uint32\_t)0x00400000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03048}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a19dd3039888ebdc40b2406be400749}{03048}} \textcolor{preprocessor}{\#define  SDIO\_MASK\_CEATAENDIE                ((uint32\_t)0x00800000)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03050}03050 \textcolor{comment}{/*****************  Bit definition for SDIO\_FIFOCNT register  *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03051}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa45f5e0a2be89267f79cad57f456f0a2}{03051}} \textcolor{preprocessor}{\#define  SDIO\_FIFOCNT\_FIFOCOUNT              ((uint32\_t)0x00FFFFFF)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03053}03053 \textcolor{comment}{/******************  Bit definition for SDIO\_FIFO register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03054}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fc0d1e12c55398e2881fe917672da25}{03054}} \textcolor{preprocessor}{\#define  SDIO\_FIFO\_FIFODATA                  ((uint32\_t)0xFFFFFFFF)        }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03056}03056 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03057}03057 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03058}03058 \textcolor{comment}{/*                        Serial Peripheral Interface                         */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03059}03059 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03060}03060 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03061}03061 \textcolor{comment}{/*******************  Bit definition for SPI\_CR1 register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03062}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97602d8ded14bbd2c1deadaf308755a3}{03062}} \textcolor{preprocessor}{\#define  SPI\_CR1\_CPHA                        ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03063}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2616a10f5118cdc68fbdf0582481e124}{03063}} \textcolor{preprocessor}{\#define  SPI\_CR1\_CPOL                        ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03064}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b3b6ae107fc37bf18e14506298d7a55}{03064}} \textcolor{preprocessor}{\#define  SPI\_CR1\_MSTR                        ((uint32\_t)0x00000004)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03066}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261af22667719a32b3ce566c1e261936}{03066}} \textcolor{preprocessor}{\#define  SPI\_CR1\_BR                          ((uint32\_t)0x00000038)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03067}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa364b123cf797044094cc229330ce321}{03067}} \textcolor{preprocessor}{\#define  SPI\_CR1\_BR\_0                        ((uint32\_t)0x00000008)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03068}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e93d18c8966964ed1926d5ca87ef46}{03068}} \textcolor{preprocessor}{\#define  SPI\_CR1\_BR\_1                        ((uint32\_t)0x00000010)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03069}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28b823d564e9d90150bcc6744b4ed622}{03069}} \textcolor{preprocessor}{\#define  SPI\_CR1\_BR\_2                        ((uint32\_t)0x00000020)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03071}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}{03071}} \textcolor{preprocessor}{\#define  SPI\_CR1\_SPE                         ((uint32\_t)0x00000040)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03072}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab929e9d5ddbb66f229c501ab18d0e6e8}{03072}} \textcolor{preprocessor}{\#define  SPI\_CR1\_LSBFIRST                    ((uint32\_t)0x00000080)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03073}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f154374b58c0234f82ea326cb303a1e}{03073}} \textcolor{preprocessor}{\#define  SPI\_CR1\_SSI                         ((uint32\_t)0x00000100)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03074}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e236047e05106cf1ba7929766311382}{03074}} \textcolor{preprocessor}{\#define  SPI\_CR1\_SSM                         ((uint32\_t)0x00000200)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03075}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ffecf774b84a8cdc11ab1f931791883}{03075}} \textcolor{preprocessor}{\#define  SPI\_CR1\_RXONLY                      ((uint32\_t)0x00000400)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03076}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffabea0de695a19198d906bf6a1d9fd}{03076}} \textcolor{preprocessor}{\#define  SPI\_CR1\_DFF                         ((uint32\_t)0x00000800)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03077}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57072f13c2e54c12186ae8c5fdecb250}{03077}} \textcolor{preprocessor}{\#define  SPI\_CR1\_CRCNEXT                     ((uint32\_t)0x00001000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03078}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9339b7c6466f09ad26c26b3bb81c51b}{03078}} \textcolor{preprocessor}{\#define  SPI\_CR1\_CRCEN                       ((uint32\_t)0x00002000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03079}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga378953916b7701bd49f063c0366b703f}{03079}} \textcolor{preprocessor}{\#define  SPI\_CR1\_BIDIOE                      ((uint32\_t)0x00004000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03080}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43608d3c2959fc9ca64398d61cbf484e}{03080}} \textcolor{preprocessor}{\#define  SPI\_CR1\_BIDIMODE                    ((uint32\_t)0x00008000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03082}03082 \textcolor{comment}{/*******************  Bit definition for SPI\_CR2 register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03083}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23c590d98279634af05550702a806da}{03083}} \textcolor{preprocessor}{\#define  SPI\_CR2\_RXDMAEN                     ((uint32\_t)0x00000001)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03084}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eee671793983a3bd669c9173b2ce210}{03084}} \textcolor{preprocessor}{\#define  SPI\_CR2\_TXDMAEN                     ((uint32\_t)0x00000002)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03085}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94612b95395eff626f5f3d7d28352dd}{03085}} \textcolor{preprocessor}{\#define  SPI\_CR2\_SSOE                        ((uint32\_t)0x00000004)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03086}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e3f41fa2150831afaac191046087f2}{03086}} \textcolor{preprocessor}{\#define  SPI\_CR2\_FRF                         ((uint32\_t)0x00000010)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03087}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}{03087}} \textcolor{preprocessor}{\#define  SPI\_CR2\_ERRIE                       ((uint32\_t)0x00000020)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03088}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{03088}} \textcolor{preprocessor}{\#define  SPI\_CR2\_RXNEIE                      ((uint32\_t)0x00000040)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03089}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}{03089}} \textcolor{preprocessor}{\#define  SPI\_CR2\_TXEIE                       ((uint32\_t)0x00000080)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03091}03091 \textcolor{comment}{/********************  Bit definition for SPI\_SR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03092}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e14de547aa06864abcd4b0422d8b48}{03092}} \textcolor{preprocessor}{\#define  SPI\_SR\_RXNE                         ((uint32\_t)0x00000001)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03093}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c}{03093}} \textcolor{preprocessor}{\#define  SPI\_SR\_TXE                          ((uint32\_t)0x00000002)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03094}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bd052f0b2e819ddd6bb16c2292a2de}{03094}} \textcolor{preprocessor}{\#define  SPI\_SR\_CHSIDE                       ((uint32\_t)0x00000004)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03095}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d3292e963499c0e9a36869909229e6}{03095}} \textcolor{preprocessor}{\#define  SPI\_SR\_UDR                          ((uint32\_t)0x00000008)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03096}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e543fa9584fd636032a3ee735f750b}{03096}} \textcolor{preprocessor}{\#define  SPI\_SR\_CRCERR                       ((uint32\_t)0x00000010)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03097}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa043349833dc7b8138969c64f63adf}{03097}} \textcolor{preprocessor}{\#define  SPI\_SR\_MODF                         ((uint32\_t)0x00000020)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03098}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}{03098}} \textcolor{preprocessor}{\#define  SPI\_SR\_OVR                          ((uint32\_t)0x00000040)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03099}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3498df67729ae048dc5f315ef7c16bf}{03099}} \textcolor{preprocessor}{\#define  SPI\_SR\_BSY                          ((uint32\_t)0x00000080)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03100}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace2c7cac9431231663af42e6f5aabce6}{03100}} \textcolor{preprocessor}{\#define  SPI\_SR\_FRE                          ((uint32\_t)0x00000100)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03102}03102 \textcolor{comment}{/********************  Bit definition for SPI\_DR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03103}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4da7d7f05a28d1aaa52ec557e55e1ad}{03103}} \textcolor{preprocessor}{\#define  SPI\_DR\_DR                           ((uint32\_t)0x0000FFFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03105}03105 \textcolor{comment}{/*******************  Bit definition for SPI\_CRCPR register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03106}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae968658ab837800723eafcc21af10247}{03106}} \textcolor{preprocessor}{\#define  SPI\_CRCPR\_CRCPOLY                   ((uint32\_t)0x0000FFFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03108}03108 \textcolor{comment}{/******************  Bit definition for SPI\_RXCRCR register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03109}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a01a578c2c7bb4e587a8f1610843181}{03109}} \textcolor{preprocessor}{\#define  SPI\_RXCRCR\_RXCRC                    ((uint32\_t)0x0000FFFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03111}03111 \textcolor{comment}{/******************  Bit definition for SPI\_TXCRCR register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03112}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c69dc721e89e40056999b64572dff09}{03112}} \textcolor{preprocessor}{\#define  SPI\_TXCRCR\_TXCRC                    ((uint32\_t)0x0000FFFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03114}03114 \textcolor{comment}{/******************  Bit definition for SPI\_I2SCFGR register  *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03115}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c362b3d703698a7891f032f6b29056f}{03115}} \textcolor{preprocessor}{\#define  SPI\_I2SCFGR\_CHLEN                   ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03117}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc12f9d2003ab169a3f68e9d809f84ae}{03117}} \textcolor{preprocessor}{\#define  SPI\_I2SCFGR\_DATLEN                  ((uint32\_t)0x00000006)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03118}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa20ad624085d2e533eea3662cb03d8fa}{03118}} \textcolor{preprocessor}{\#define  SPI\_I2SCFGR\_DATLEN\_0                ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03119}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6e940d195fa1633cb1b23414f00412}{03119}} \textcolor{preprocessor}{\#define  SPI\_I2SCFGR\_DATLEN\_1                ((uint32\_t)0x00000004)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03121}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c5be1f1c8b4689643e04cd5034e7f5f}{03121}} \textcolor{preprocessor}{\#define  SPI\_I2SCFGR\_CKPOL                   ((uint32\_t)0x00000008)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03123}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a822a80be3a51524b42491248f8031f}{03123}} \textcolor{preprocessor}{\#define  SPI\_I2SCFGR\_I2SSTD                  ((uint32\_t)0x00000030)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03124}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeba0a45703463dfe05334364bdacbe8}{03124}} \textcolor{preprocessor}{\#define  SPI\_I2SCFGR\_I2SSTD\_0                ((uint32\_t)0x00000010)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03125}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0142a3667f59bce9bae80d31e88a124a}{03125}} \textcolor{preprocessor}{\#define  SPI\_I2SCFGR\_I2SSTD\_1                ((uint32\_t)0x00000020)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03127}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a29efc32a31f903e89b7ddcd20857b}{03127}} \textcolor{preprocessor}{\#define  SPI\_I2SCFGR\_PCMSYNC                 ((uint32\_t)0x00000080)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03129}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf09fd11f6f97000266b30b015bf2cb68}{03129}} \textcolor{preprocessor}{\#define  SPI\_I2SCFGR\_I2SCFG                  ((uint32\_t)0x00000300)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03130}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421c94680ee8a2583419e2b0c89e995e}{03130}} \textcolor{preprocessor}{\#define  SPI\_I2SCFGR\_I2SCFG\_0                ((uint32\_t)0x00000100)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03131}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80c398b9e79fcc61a497f9d7dd910352}{03131}} \textcolor{preprocessor}{\#define  SPI\_I2SCFGR\_I2SCFG\_1                ((uint32\_t)0x00000200)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03133}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d76c7552c91bbd5cbac70d9c56ebb3}{03133}} \textcolor{preprocessor}{\#define  SPI\_I2SCFGR\_I2SE                    ((uint32\_t)0x00000400)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03134}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae99763414b3c2f11fcfecb1f93eb6701}{03134}} \textcolor{preprocessor}{\#define  SPI\_I2SCFGR\_I2SMOD                  ((uint32\_t)0x00000800)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03136}03136 \textcolor{comment}{/******************  Bit definition for SPI\_I2SPR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03137}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga406ce88b2580a421f5b28bdbeb303543}{03137}} \textcolor{preprocessor}{\#define  SPI\_I2SPR\_I2SDIV                    ((uint32\_t)0x000000FF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03138}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d6d4136a5ae12f9bd5940324282355a}{03138}} \textcolor{preprocessor}{\#define  SPI\_I2SPR\_ODD                       ((uint32\_t)0x00000100)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03139}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25669c3686c0c577d2d371ac09200ff0}{03139}} \textcolor{preprocessor}{\#define  SPI\_I2SPR\_MCKOE                     ((uint32\_t)0x00000200)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03141}03141 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03142}03142 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03143}03143 \textcolor{comment}{/*                                 SYSCFG                                     */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03144}03144 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03145}03145 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03146}03146 \textcolor{comment}{/******************  Bit definition for SYSCFG\_MEMRMP register  ***************/}  }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03147}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c05039ec67573c00da29f58b914f258}{03147}} \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_MEM\_MODE          ((uint32\_t)0x00000007) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03148}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d5f406535f94faea2e7f924d50201b}{03148}} \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_MEM\_MODE\_0        ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03149}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5d76e8b4d801b35c31ef352b33407be}{03149}} \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_MEM\_MODE\_1        ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03150}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42eb2e54640311449d074871dc352819}{03150}} \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_MEM\_MODE\_2        ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03151}03151 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03152}03152 \textcolor{comment}{/******************  Bit definition for SYSCFG\_PMC register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03153}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69d0997434d521e50c9e7339d268482e}{03153}} \textcolor{preprocessor}{\#define SYSCFG\_PMC\_ADC1DC2              ((uint32\_t)0x00010000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03155}03155 \textcolor{comment}{/*****************  Bit definition for SYSCFG\_EXTICR1 register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03156}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75b70d07448c3037234bc2abb8e3d884}{03156}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0            ((uint32\_t)0x000F) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03157}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fc84838c77f799cb7e57d6e97c6c16d}{03157}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1            ((uint32\_t)0x00F0) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03158}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0a0a6b8223777937d8c9012658d6cd}{03158}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2            ((uint32\_t)0x0F00) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03159}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3bf2306f79ebb709da5ecf83e59ded4}{03159}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3            ((uint32\_t)0xF000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03163}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6de6aa8e32ae5cd07fd69e42e7226bd1}{03163}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PA         ((uint32\_t)0x0000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03164}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf43c9ef6b61e39655cbe969967c79a69}{03164}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PB         ((uint32\_t)0x0001) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03165}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga861a4d7b48ffd93997267baaad12fd51}{03165}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PC         ((uint32\_t)0x0002) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03166}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6439042c8cd14f99fe3813cff47c0ee}{03166}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PD         ((uint32\_t)0x0003) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03167}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb087e2ded8ac927ee9e1fc0234bfdef}{03167}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PE         ((uint32\_t)0x0004) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03168}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga766d0bf3501e207b0baa066cf756688f}{03168}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PH         ((uint32\_t)0x0007) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03173}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4b78c30e4ef4fa441582eb3c102865d}{03173}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PA         ((uint32\_t)0x0000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03174}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19a11fce288d19546c76257483e0dcb6}{03174}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PB         ((uint32\_t)0x0010) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03175}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45a8c814b13fa19f157364dc715c08a}{03175}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PC         ((uint32\_t)0x0020) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03176}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93cb136eaf357affc4a28a8d423cabbb}{03176}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PD         ((uint32\_t)0x0030) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03177}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f5c3d1e914af78112179a13e9c736d6}{03177}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PE         ((uint32\_t)0x0040) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03178}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ac69d7f391e837d8e8adce27704d87d}{03178}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PH         ((uint32\_t)0x0070) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03183}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4096f472e87e021f4d4c94457ddaf5f1}{03183}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PA         ((uint32\_t)0x0000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03184}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd240d61fd8a9666621f0dee07a08e5}{03184}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PB         ((uint32\_t)0x0100) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03185}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03ce7faaf56aa9efcc74af65619e275e}{03185}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PC         ((uint32\_t)0x0200) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03186}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc35fcdcc89b487fab2901e1f5a7f41b}{03186}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PD         ((uint32\_t)0x0300) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03187}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3f2b7465d81745f7a772e7689a29618}{03187}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PE         ((uint32\_t)0x0400) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03188}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada5ffab92c39cbfc695ce57a4e6177e5}{03188}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PH         ((uint32\_t)0x0700) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03193}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45ed24773c389f4477944c2c43d106c0}{03193}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PA         ((uint32\_t)0x0000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03194}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga652183838bb096717551bf8a1917c257}{03194}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PB         ((uint32\_t)0x1000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03195}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb1809e5b8a9ebc4b1cbc8967d985929}{03195}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PC         ((uint32\_t)0x2000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03196}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga205440ffa174509d57c2b6a1814f8202}{03196}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PD         ((uint32\_t)0x3000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03197}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2b33beb6294fd7a257f0f3a36e0dcda}{03197}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PE         ((uint32\_t)0x4000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03198}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae49def2961bf528448a4fbb4aa9c9d94}{03198}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PH         ((uint32\_t)0x7000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03200}03200 \textcolor{comment}{/*****************  Bit definition for SYSCFG\_EXTICR2 register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03201}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2a57b4872977812e60d521268190e1e}{03201}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4            ((uint32\_t)0x000F) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03202}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6682a1b97b04c5c33085ffd2827ccd17}{03202}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5            ((uint32\_t)0x00F0) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03203}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c50caf6019fd7d5038d77e61f57ad7b}{03203}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6            ((uint32\_t)0x0F00) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03204}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga638ea3bb014752813d064d37b3388950}{03204}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7            ((uint32\_t)0xF000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03208}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51147f1747daf48dbcfad03285ae8889}{03208}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PA         ((uint32\_t)0x0000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03209}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga917aeb0df688d6b34785085fc85d9e47}{03209}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PB         ((uint32\_t)0x0001) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03210}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14ac312beeb19d3bb34a552546477613}{03210}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PC         ((uint32\_t)0x0002) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03211}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec62164e18d1b525e8272169b1efe642}{03211}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PD         ((uint32\_t)0x0003) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03212}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1d2292b6a856a8a71d82f595b580b9b}{03212}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PE         ((uint32\_t)0x0004) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03213}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga339f8994c317190a387a96b857aa79d0}{03213}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PH         ((uint32\_t)0x0007) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03218}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb9581c515a4bdf1ed88fe96d8c24794}{03218}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PA         ((uint32\_t)0x0000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03219}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90a3f610234dfa13f56e72c76a12be74}{03219}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PB         ((uint32\_t)0x0010) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03220}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33b6bdc1b4bfeda0d4034dc67f1a6046}{03220}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PC         ((uint32\_t)0x0020) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03221}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea392f1530c7cb794a63d04e268a70}{03221}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PD         ((uint32\_t)0x0030) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03222}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a4e6644d0144bfb0f913cf20eaf2f8e}{03222}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PE         ((uint32\_t)0x0040) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03223}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a06842a64138b5010186d980cb594f9}{03223}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PH         ((uint32\_t)0x0070) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03228}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e87c78fb6dfde7c8b7f81fe3b65aae9}{03228}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PA         ((uint32\_t)0x0000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03229}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6528de8e4ca8741e86ae254e1d6b2a70}{03229}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PB         ((uint32\_t)0x0100) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03230}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d8745705d5eb84c70a8554f61d59ac}{03230}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PC         ((uint32\_t)0x0200) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03231}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26c97cdece451441e49120e754020cdc}{03231}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PD         ((uint32\_t)0x0300) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03232}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga804218f2dd83c72e672143ec4f283ad3}{03232}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PE         ((uint32\_t)0x0400) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03233}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga283486dccd660fbf830e8c44b0161a63}{03233}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PH         ((uint32\_t)0x0700) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03238}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f1bfd3af524288b6ce54d7f9aef410a}{03238}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PA         ((uint32\_t)0x0000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03239}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab18d324986b18858f901febbcc2a57b7}{03239}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PB         ((uint32\_t)0x1000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03240}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9f53618d9cf13af2b2ecf191da8595a}{03240}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PC         ((uint32\_t)0x2000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03241}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae38aa3b76227bb8e9d8cedc31c023f63}{03241}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PD         ((uint32\_t)0x3000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03242}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90d097c1b5cbb62dc86327604907dcd4}{03242}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PE         ((uint32\_t)0x4000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03243}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ce56e15f4eb86a3e262deaa845cb99}{03243}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PH         ((uint32\_t)0x7000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03246}03246 \textcolor{comment}{/*****************  Bit definition for SYSCFG\_EXTICR3 register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03247}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2a656b18cc728e38acb72cf8d7e7935}{03247}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8            ((uint32\_t)0x000F) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03248}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga002462e4c233adc6dd502de726994575}{03248}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9            ((uint32\_t)0x00F0) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03249}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fc06b17c3b3d393b749bf9924a43a80}{03249}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10           ((uint32\_t)0x0F00) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03250}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa66cc9a579696c8f5c41f5f138ee1e67}{03250}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11           ((uint32\_t)0xF000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03255}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c6843a871f1a06ca25c0de50048b10}{03255}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PA         ((uint32\_t)0x0000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03256}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4818dc7bffc8dfc2acc48995a62e66c5}{03256}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PB         ((uint32\_t)0x0001) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03257}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba0d34ff57632d7753981404cef548e2}{03257}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PC         ((uint32\_t)0x0002) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03258}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa15260ba354dee354f0a71e7913009c3}{03258}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PD         ((uint32\_t)0x0003) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03259}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga185287204b8cead31d3760f65c5ca19d}{03259}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PE         ((uint32\_t)0x0004) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03260}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bf3fc7a2e35b7cbb9f08f2e3b06a3c4}{03260}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PH         ((uint32\_t)0x0007) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03265}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e284e59c4ff887b2e79851ac0a81c4}{03265}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PA         ((uint32\_t)0x0000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03266}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9271cbc1ed09774a5fef4b379cab260}{03266}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PB         ((uint32\_t)0x0010) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03267}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cc355176941881870c620c0837cab48}{03267}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PC         ((uint32\_t)0x0020) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03268}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75af3c7a94cfc78361c94b054f9fe064}{03268}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PD         ((uint32\_t)0x0030) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03269}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafce176ef4b389251dadb98d9f59f8fe6}{03269}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PE         ((uint32\_t)0x0040) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03270}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31fdedc4a90328881fe8817f4eef61b2}{03270}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PH         ((uint32\_t)0x0070) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03275}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25acdbb9e916c440c41a060d861130ee}{03275}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PA        ((uint32\_t)0x0000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03276}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d9aec4349bf38a4a9753b267b7de7e}{03276}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PB        ((uint32\_t)0x0100) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03277}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62d2b81d49e30ab4fe96572be5da8484}{03277}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PC        ((uint32\_t)0x0200) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03278}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab3553c540cd836d465824939c2e3b79}{03278}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PD        ((uint32\_t)0x0300) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03279}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde568ef1c8f4bfaf18954e8ee0716a9}{03279}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PE        ((uint32\_t)0x0400) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03280}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga791e7d2bd23ae969540e5509c6718255}{03280}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PH        ((uint32\_t)0x0700) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03285}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca8a85d4512677eff6ed2aac897a366}{03285}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PA        ((uint32\_t)0x0000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03286}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb3a8cc6b1763e303986553c0e4e7f8}{03286}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PB        ((uint32\_t)0x1000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03287}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b01c8ba6cb27899a4f5fa494bf2b3f5}{03287}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PC        ((uint32\_t)0x2000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03288}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a69d636cda0352da0982c54f582787d}{03288}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PD        ((uint32\_t)0x3000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03289}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44affe06868a0490f8d0cbbba51ff412}{03289}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PE        ((uint32\_t)0x4000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03290}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa58cfe5d03072c259582ba8fefa322bf}{03290}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PH        ((uint32\_t)0x7000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03292}03292 \textcolor{comment}{/*****************  Bit definition for SYSCFG\_EXTICR4 register  ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03293}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d4b31f4a75d935b6a52afe6a16463d1}{03293}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12           ((uint32\_t)0x000F) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03294}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f04cda5bfe876431d5ad864302d7fa1}{03294}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13           ((uint32\_t)0x00F0) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03295}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde06df3ec6e357374820a5a615991aa}{03295}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14           ((uint32\_t)0x0F00) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03296}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd325c27cff1ae3de773d5e205a33f4e}{03296}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15           ((uint32\_t)0xF000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03300}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ceaa63866465faa8145ce0c5d9a44d0}{03300}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PA        ((uint32\_t)0x0000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03301}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8b00a462533a83c75c588340a2fa710}{03301}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PB        ((uint32\_t)0x0001) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03302}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d27668b1fa6b1accde06aa144faa970}{03302}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PC        ((uint32\_t)0x0002) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03303}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa46ddd43a361d82abcb3cb7779ac74ff}{03303}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PD        ((uint32\_t)0x0003) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03304}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga102ee111e27fd67228c169836dd0849e}{03304}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PE        ((uint32\_t)0x0004) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03305}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b7baa5b844b78d3e05326607b2910a6}{03305}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PH        ((uint32\_t)0x0007) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03310}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0514aaa894c9be44ba47c1346756f90b}{03310}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PA        ((uint32\_t)0x0000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03311}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34e6776e3ebfecc9e78c5aec77c48eff}{03311}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PB        ((uint32\_t)0x0010) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03312}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c7833d4e3c6b7f3878f62a200a6ab14}{03312}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PC        ((uint32\_t)0x0020) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03313}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed530f628b3c37281f7a583af1cdb3c}{03313}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PD        ((uint32\_t)0x0030) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03314}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dc5424bf39509a989464a81ec0714da}{03314}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PE        ((uint32\_t)0x0040) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03315}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61214ec3d87450f54b959aab49ea65b6}{03315}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PH        ((uint32\_t)0x0070) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03320}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ad140a68e3e4e0406a182a504679ea9}{03320}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PA        ((uint32\_t)0x0000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03321}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5c1b8a0f2b4f79bd868bbb2b4eff617}{03321}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PB        ((uint32\_t)0x0100) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03322}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca668cdd447acb1740566f46de5eb19}{03322}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PC        ((uint32\_t)0x0200) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03323}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f20b2bfa9dc8b57a987c127c6dfa6fe}{03323}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PD        ((uint32\_t)0x0300) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03324}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c13c49f6d93865ba05361cd86fddabf}{03324}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PE        ((uint32\_t)0x0400) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03325}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b38f38fa3957c6bc45ef4282b58377}{03325}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PH        ((uint32\_t)0x0700) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03330}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2f28920677dd99f9132ed28f7b1d5e2}{03330}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PA        ((uint32\_t)0x0000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03331}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412f44d6a8f8f60420d7e7f8b5635e09}{03331}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PB        ((uint32\_t)0x1000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03332}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49778592caef3a176ee82c9b83e25148}{03332}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PC        ((uint32\_t)0x2000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03333}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23e07d92a68cf7f8c3e58b479638885}{03333}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PD        ((uint32\_t)0x3000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03334}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefd64bc0ea005d03068f2e9b8f425944}{03334}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PE        ((uint32\_t)0x4000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03335}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga701c1065ec215a34329017bae69046c3}{03335}} \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PH        ((uint32\_t)0x7000) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03337}03337 \textcolor{comment}{/******************  Bit definition for SYSCFG\_CMPCR register  ****************/}  }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03338}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261292a3a7ca1f767915b2e2ec3a7806}{03338}} \textcolor{preprocessor}{\#define SYSCFG\_CMPCR\_CMP\_PD             ((uint32\_t)0x00000001) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03339}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae16bcca9b727e68f11467b6b3dad6215}{03339}} \textcolor{preprocessor}{\#define SYSCFG\_CMPCR\_READY              ((uint32\_t)0x00000100) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03341}03341 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03342}03342 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03343}03343 \textcolor{comment}{/*                                    TIM                                     */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03344}03344 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03345}03345 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03346}03346 \textcolor{comment}{/*******************  Bit definition for TIM\_CR1 register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03347}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{03347}} \textcolor{preprocessor}{\#define  TIM\_CR1\_CEN                         ((uint32\_t)0x0001)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03348}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{03348}} \textcolor{preprocessor}{\#define  TIM\_CR1\_UDIS                        ((uint32\_t)0x0002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03349}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06c997c2c23e8bef7ca07579762c113b}{03349}} \textcolor{preprocessor}{\#define  TIM\_CR1\_URS                         ((uint32\_t)0x0004)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03350}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3d1488296350af6d36fbbf71905d29}{03350}} \textcolor{preprocessor}{\#define  TIM\_CR1\_OPM                         ((uint32\_t)0x0008)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03351}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{03351}} \textcolor{preprocessor}{\#define  TIM\_CR1\_DIR                         ((uint32\_t)0x0010)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03353}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352b3c389bde13dd6049de0afdd874f1}{03353}} \textcolor{preprocessor}{\#define  TIM\_CR1\_CMS                         ((uint32\_t)0x0060)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03354}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83ca6f7810aba73dc8c12f22092d97a2}{03354}} \textcolor{preprocessor}{\#define  TIM\_CR1\_CMS\_0                       ((uint32\_t)0x0020)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03355}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3ee4adcde3c001d3b97d2eae1730ea9}{03355}} \textcolor{preprocessor}{\#define  TIM\_CR1\_CMS\_1                       ((uint32\_t)0x0040)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03357}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{03357}} \textcolor{preprocessor}{\#define  TIM\_CR1\_ARPE                        ((uint32\_t)0x0080)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03359}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}{03359}} \textcolor{preprocessor}{\#define  TIM\_CR1\_CKD                         ((uint32\_t)0x0300)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03360}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga458d536d82aa3db7d227b0f00b36808f}{03360}} \textcolor{preprocessor}{\#define  TIM\_CR1\_CKD\_0                       ((uint32\_t)0x0100)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03361}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ff2d6c2c350e8b719a8ad49c9a6bcbe}{03361}} \textcolor{preprocessor}{\#define  TIM\_CR1\_CKD\_1                       ((uint32\_t)0x0200)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03363}03363 \textcolor{comment}{/*******************  Bit definition for TIM\_CR2 register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03364}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}{03364}} \textcolor{preprocessor}{\#define  TIM\_CR2\_CCPC                        ((uint32\_t)0x0001)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03365}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0328c1339b2b1633ef7a8db4c02d0d5}{03365}} \textcolor{preprocessor}{\#define  TIM\_CR2\_CCUS                        ((uint32\_t)0x0004)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03366}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade656832d3ec303a2a7a422638dd560e}{03366}} \textcolor{preprocessor}{\#define  TIM\_CR2\_CCDS                        ((uint32\_t)0x0008)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03368}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa6987d980e5c4c71c7d0faa1eb97a45}{03368}} \textcolor{preprocessor}{\#define  TIM\_CR2\_MMS                         ((uint32\_t)0x0070)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03369}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e55308e84106d6501201e66bd46ab6}{03369}} \textcolor{preprocessor}{\#define  TIM\_CR2\_MMS\_0                       ((uint32\_t)0x0010)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03370}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1036929b0a4ba5bd5cced9b8e0f4c3}{03370}} \textcolor{preprocessor}{\#define  TIM\_CR2\_MMS\_1                       ((uint32\_t)0x0020)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03371}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb74a815afdd856d51cfcf1ddf3fce6a}{03371}} \textcolor{preprocessor}{\#define  TIM\_CR2\_MMS\_2                       ((uint32\_t)0x0040)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03373}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{03373}} \textcolor{preprocessor}{\#define  TIM\_CR2\_TI1S                        ((uint32\_t)0x0080)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03374}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{03374}} \textcolor{preprocessor}{\#define  TIM\_CR2\_OIS1                        ((uint32\_t)0x0100)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03375}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae61f8d54923999fffb6db381e81f2b69}{03375}} \textcolor{preprocessor}{\#define  TIM\_CR2\_OIS1N                       ((uint32\_t)0x0200)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03376}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61467648a433bd887683b9a4760021fa}{03376}} \textcolor{preprocessor}{\#define  TIM\_CR2\_OIS2                        ((uint32\_t)0x0400)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03377}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769146db660b832f3ef26f892b567bd4}{03377}} \textcolor{preprocessor}{\#define  TIM\_CR2\_OIS2N                       ((uint32\_t)0x0800)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03378}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad974d7c91edf6f1bd47e892b3b6f7565}{03378}} \textcolor{preprocessor}{\#define  TIM\_CR2\_OIS3                        ((uint32\_t)0x1000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03379}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20fb9b62a7e8d114fbd180abd9f8ceae}{03379}} \textcolor{preprocessor}{\#define  TIM\_CR2\_OIS3N                       ((uint32\_t)0x2000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03380}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad644f2f4b26e46587abedc8d3164e56e}{03380}} \textcolor{preprocessor}{\#define  TIM\_CR2\_OIS4                        ((uint32\_t)0x4000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03382}03382 \textcolor{comment}{/*******************  Bit definition for TIM\_SMCR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03383}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{03383}} \textcolor{preprocessor}{\#define  TIM\_SMCR\_SMS                        ((uint32\_t)0x0007)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03384}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d1ebece401aeb12abd466d2eafa78b2}{03384}} \textcolor{preprocessor}{\#define  TIM\_SMCR\_SMS\_0                      ((uint32\_t)0x0001)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03385}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa980a3121ab6cda5a4a42b959da8421e}{03385}} \textcolor{preprocessor}{\#define  TIM\_SMCR\_SMS\_1                      ((uint32\_t)0x0002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03386}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63847fc3c71f582403e6301b1229c3ed}{03386}} \textcolor{preprocessor}{\#define  TIM\_SMCR\_SMS\_2                      ((uint32\_t)0x0004)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03388}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8680e719bca2b672d850504220ae51fc}{03388}} \textcolor{preprocessor}{\#define  TIM\_SMCR\_TS                         ((uint32\_t)0x0070)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03389}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d1f040f9259acb3c2fba7b0c7eb3d96}{03389}} \textcolor{preprocessor}{\#define  TIM\_SMCR\_TS\_0                       ((uint32\_t)0x0010)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03390}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb82212fcc89166a43ff97542da9182d}{03390}} \textcolor{preprocessor}{\#define  TIM\_SMCR\_TS\_1                       ((uint32\_t)0x0020)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03391}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf0dbaf4a2ec8759f283f82a958ef6a8}{03391}} \textcolor{preprocessor}{\#define  TIM\_SMCR\_TS\_2                       ((uint32\_t)0x0040)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03393}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{03393}} \textcolor{preprocessor}{\#define  TIM\_SMCR\_MSM                        ((uint32\_t)0x0080)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03395}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2ed8b32d9eb8eea251bd1dac4f34668}{03395}} \textcolor{preprocessor}{\#define  TIM\_SMCR\_ETF                        ((uint32\_t)0x0F00)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03396}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43745c2894cfc1e5ee619ac85d8d5a62}{03396}} \textcolor{preprocessor}{\#define  TIM\_SMCR\_ETF\_0                      ((uint32\_t)0x0100)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03397}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga661e6cce23553cf0ad3a60d8573b9a2c}{03397}} \textcolor{preprocessor}{\#define  TIM\_SMCR\_ETF\_1                      ((uint32\_t)0x0200)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03398}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb5528381fb64ffbcc719de478391ae2}{03398}} \textcolor{preprocessor}{\#define  TIM\_SMCR\_ETF\_2                      ((uint32\_t)0x0400)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03399}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6082700946fc61a6f9d6209e258fcc14}{03399}} \textcolor{preprocessor}{\#define  TIM\_SMCR\_ETF\_3                      ((uint32\_t)0x0800)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03401}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ebb9e631876435e276211d88e797386}{03401}} \textcolor{preprocessor}{\#define  TIM\_SMCR\_ETPS                       ((uint32\_t)0x3000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03402}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00b43cd09557a69ed10471ed76b228d8}{03402}} \textcolor{preprocessor}{\#define  TIM\_SMCR\_ETPS\_0                     ((uint32\_t)0x1000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03403}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf12f04862dbc92ca238d1518b27b16b}{03403}} \textcolor{preprocessor}{\#define  TIM\_SMCR\_ETPS\_1                     ((uint32\_t)0x2000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03405}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{03405}} \textcolor{preprocessor}{\#define  TIM\_SMCR\_ECE                        ((uint32\_t)0x4000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03406}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5f335c3d7a4f82d1e91dc1511e3322}{03406}} \textcolor{preprocessor}{\#define  TIM\_SMCR\_ETP                        ((uint32\_t)0x8000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03408}03408 \textcolor{comment}{/*******************  Bit definition for TIM\_DIER register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03409}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{03409}} \textcolor{preprocessor}{\#define  TIM\_DIER\_UIE                        ((uint32\_t)0x0001)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03410}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{03410}} \textcolor{preprocessor}{\#define  TIM\_DIER\_CC1IE                      ((uint32\_t)0x0002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03411}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{03411}} \textcolor{preprocessor}{\#define  TIM\_DIER\_CC2IE                      ((uint32\_t)0x0004)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03412}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{03412}} \textcolor{preprocessor}{\#define  TIM\_DIER\_CC3IE                      ((uint32\_t)0x0008)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03413}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{03413}} \textcolor{preprocessor}{\#define  TIM\_DIER\_CC4IE                      ((uint32\_t)0x0010)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03414}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{03414}} \textcolor{preprocessor}{\#define  TIM\_DIER\_COMIE                      ((uint32\_t)0x0020)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03415}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{03415}} \textcolor{preprocessor}{\#define  TIM\_DIER\_TIE                        ((uint32\_t)0x0040)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03416}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{03416}} \textcolor{preprocessor}{\#define  TIM\_DIER\_BIE                        ((uint32\_t)0x0080)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03417}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{03417}} \textcolor{preprocessor}{\#define  TIM\_DIER\_UDE                        ((uint32\_t)0x0100)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03418}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{03418}} \textcolor{preprocessor}{\#define  TIM\_DIER\_CC1DE                      ((uint32\_t)0x0200)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03419}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{03419}} \textcolor{preprocessor}{\#define  TIM\_DIER\_CC2DE                      ((uint32\_t)0x0400)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03420}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{03420}} \textcolor{preprocessor}{\#define  TIM\_DIER\_CC3DE                      ((uint32\_t)0x0800)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03421}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{03421}} \textcolor{preprocessor}{\#define  TIM\_DIER\_CC4DE                      ((uint32\_t)0x1000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03422}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{03422}} \textcolor{preprocessor}{\#define  TIM\_DIER\_COMDE                      ((uint32\_t)0x2000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03423}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{03423}} \textcolor{preprocessor}{\#define  TIM\_DIER\_TDE                        ((uint32\_t)0x4000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03425}03425 \textcolor{comment}{/********************  Bit definition for TIM\_SR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03426}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{03426}} \textcolor{preprocessor}{\#define  TIM\_SR\_UIF                          ((uint32\_t)0x0001)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03427}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9}{03427}} \textcolor{preprocessor}{\#define  TIM\_SR\_CC1IF                        ((uint32\_t)0x0002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03428}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8}{03428}} \textcolor{preprocessor}{\#define  TIM\_SR\_CC2IF                        ((uint32\_t)0x0004)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03429}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2}{03429}} \textcolor{preprocessor}{\#define  TIM\_SR\_CC3IF                        ((uint32\_t)0x0008)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03430}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac}{03430}} \textcolor{preprocessor}{\#define  TIM\_SR\_CC4IF                        ((uint32\_t)0x0010)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03431}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a}{03431}} \textcolor{preprocessor}{\#define  TIM\_SR\_COMIF                        ((uint32\_t)0x0020)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03432}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e}{03432}} \textcolor{preprocessor}{\#define  TIM\_SR\_TIF                          ((uint32\_t)0x0040)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03433}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097}{03433}} \textcolor{preprocessor}{\#define  TIM\_SR\_BIF                          ((uint32\_t)0x0080)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03434}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c}{03434}} \textcolor{preprocessor}{\#define  TIM\_SR\_CC1OF                        ((uint32\_t)0x0200)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03435}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050}{03435}} \textcolor{preprocessor}{\#define  TIM\_SR\_CC2OF                        ((uint32\_t)0x0400)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03436}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358}{03436}} \textcolor{preprocessor}{\#define  TIM\_SR\_CC3OF                        ((uint32\_t)0x0800)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03437}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740}{03437}} \textcolor{preprocessor}{\#define  TIM\_SR\_CC4OF                        ((uint32\_t)0x1000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03439}03439 \textcolor{comment}{/*******************  Bit definition for TIM\_EGR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03440}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f52a8e9aad153223405b965566ae91}{03440}} \textcolor{preprocessor}{\#define  TIM\_EGR\_UG                          ((uint32\_t)0x01)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03441}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a1318609761df5de5213e9e75b5aa6a}{03441}} \textcolor{preprocessor}{\#define  TIM\_EGR\_CC1G                        ((uint32\_t)0x02)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03442}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5423de00e86aeb8a4657a509af485055}{03442}} \textcolor{preprocessor}{\#define  TIM\_EGR\_CC2G                        ((uint32\_t)0x04)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03443}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064d2030abccc099ded418fd81d6aa07}{03443}} \textcolor{preprocessor}{\#define  TIM\_EGR\_CC3G                        ((uint32\_t)0x08)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03444}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4e5555dd3be8ab1e631d1053f4a305}{03444}} \textcolor{preprocessor}{\#define  TIM\_EGR\_CC4G                        ((uint32\_t)0x10)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03445}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb06f8bb364307695c7d6a028391de7b}{03445}} \textcolor{preprocessor}{\#define  TIM\_EGR\_COMG                        ((uint32\_t)0x20)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03446}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabface433d6adaa2dee3df49852585}{03446}} \textcolor{preprocessor}{\#define  TIM\_EGR\_TG                          ((uint32\_t)0x40)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03447}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08c5635a0ac0ce5618485319a4fa0f18}{03447}} \textcolor{preprocessor}{\#define  TIM\_EGR\_BG                          ((uint32\_t)0x80)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03449}03449 \textcolor{comment}{/******************  Bit definition for TIM\_CCMR1 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03450}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{03450}} \textcolor{preprocessor}{\#define  TIM\_CCMR1\_CC1S                      ((uint32\_t)0x0003)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03451}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4968b5500d58d1aebce888da31eb5d}{03451}} \textcolor{preprocessor}{\#define  TIM\_CCMR1\_CC1S\_0                    ((uint32\_t)0x0001)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03452}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga299207b757f31c9c02471ab5f4f59dbe}{03452}} \textcolor{preprocessor}{\#define  TIM\_CCMR1\_CC1S\_1                    ((uint32\_t)0x0002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03454}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}{03454}} \textcolor{preprocessor}{\#define  TIM\_CCMR1\_OC1FE                     ((uint32\_t)0x0004)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03455}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{03455}} \textcolor{preprocessor}{\#define  TIM\_CCMR1\_OC1PE                     ((uint32\_t)0x0008)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03457}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}{03457}} \textcolor{preprocessor}{\#define  TIM\_CCMR1\_OC1M                      ((uint32\_t)0x0070)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03458}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{03458}} \textcolor{preprocessor}{\#define  TIM\_CCMR1\_OC1M\_0                    ((uint32\_t)0x0010)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03459}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{03459}} \textcolor{preprocessor}{\#define  TIM\_CCMR1\_OC1M\_1                    ((uint32\_t)0x0020)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03460}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{03460}} \textcolor{preprocessor}{\#define  TIM\_CCMR1\_OC1M\_2                    ((uint32\_t)0x0040)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03462}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}{03462}} \textcolor{preprocessor}{\#define  TIM\_CCMR1\_OC1CE                     ((uint32\_t)0x0080)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03464}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb0986b78bea5b53ea61e4ddd667cbf}{03464}} \textcolor{preprocessor}{\#define  TIM\_CCMR1\_CC2S                      ((uint32\_t)0x0300)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03465}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52bb0e50c11c35dcf42aeff7f1c22874}{03465}} \textcolor{preprocessor}{\#define  TIM\_CCMR1\_CC2S\_0                    ((uint32\_t)0x0100)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03466}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78303c37fdbe0be80f5fc7d21e9eba45}{03466}} \textcolor{preprocessor}{\#define  TIM\_CCMR1\_CC2S\_1                    ((uint32\_t)0x0200)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03468}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bf610cf77c3c6c936ce7c4f85992e6c}{03468}} \textcolor{preprocessor}{\#define  TIM\_CCMR1\_OC2FE                     ((uint32\_t)0x0400)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03469}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabddbf508732039730125ab3e87e9d370}{03469}} \textcolor{preprocessor}{\#define  TIM\_CCMR1\_OC2PE                     ((uint32\_t)0x0800)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03471}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2326bafe64ba2ebdde908d66219eaa6f}{03471}} \textcolor{preprocessor}{\#define  TIM\_CCMR1\_OC2M                      ((uint32\_t)0x7000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03472}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb68b91da16ffd509a6c7a2a397083c}{03472}} \textcolor{preprocessor}{\#define  TIM\_CCMR1\_OC2M\_0                    ((uint32\_t)0x1000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03473}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb673b7e2c016191579de704eb842e4}{03473}} \textcolor{preprocessor}{\#define  TIM\_CCMR1\_OC2M\_1                    ((uint32\_t)0x2000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03474}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad039a41e5fe97ddf904a0f9f95eb539e}{03474}} \textcolor{preprocessor}{\#define  TIM\_CCMR1\_OC2M\_2                    ((uint32\_t)0x4000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03476}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19a8dd4ea04d262ec4e97b5c7a8677a5}{03476}} \textcolor{preprocessor}{\#define  TIM\_CCMR1\_OC2CE                     ((uint32\_t)0x8000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03478}03478 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03479}03479 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03480}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{03480}} \textcolor{preprocessor}{\#define  TIM\_CCMR1\_IC1PSC                    ((uint32\_t)0x000C)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03481}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05673358a44aeaa56daefca67341b29d}{03481}} \textcolor{preprocessor}{\#define  TIM\_CCMR1\_IC1PSC\_0                  ((uint32\_t)0x0004)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03482}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf42b75da9b2f127dca98b6ca616f7add}{03482}} \textcolor{preprocessor}{\#define  TIM\_CCMR1\_IC1PSC\_1                  ((uint32\_t)0x0008)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03484}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{03484}} \textcolor{preprocessor}{\#define  TIM\_CCMR1\_IC1F                      ((uint32\_t)0x00F0)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03485}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dde4afee556d2d8d22885f191da65a6}{03485}} \textcolor{preprocessor}{\#define  TIM\_CCMR1\_IC1F\_0                    ((uint32\_t)0x0010)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03486}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga201491465e6864088210bccb8491be84}{03486}} \textcolor{preprocessor}{\#define  TIM\_CCMR1\_IC1F\_1                    ((uint32\_t)0x0020)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03487}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa55ab1e0109b055cabef579c32d67b}{03487}} \textcolor{preprocessor}{\#define  TIM\_CCMR1\_IC1F\_2                    ((uint32\_t)0x0040)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03488}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23da95530eb6d6451c7c9e451a580f42}{03488}} \textcolor{preprocessor}{\#define  TIM\_CCMR1\_IC1F\_3                    ((uint32\_t)0x0080)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03490}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e8e704f9ce5742f45e15e3b3126aa9d}{03490}} \textcolor{preprocessor}{\#define  TIM\_CCMR1\_IC2PSC                    ((uint32\_t)0x0C00)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03491}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39206b27b5b1c5941b2a14ee8e2f1223}{03491}} \textcolor{preprocessor}{\#define  TIM\_CCMR1\_IC2PSC\_0                  ((uint32\_t)0x0400)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03492}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae861d74943f3c045421f9fdc8b966841}{03492}} \textcolor{preprocessor}{\#define  TIM\_CCMR1\_IC2PSC\_1                  ((uint32\_t)0x0800)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03494}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b942752d686c23323880ff576e7dffb}{03494}} \textcolor{preprocessor}{\#define  TIM\_CCMR1\_IC2F                      ((uint32\_t)0xF000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03495}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d75acd7072f28844074702683d8493f}{03495}} \textcolor{preprocessor}{\#define  TIM\_CCMR1\_IC2F\_0                    ((uint32\_t)0x1000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03496}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e49318b54b16bda6fd7feea7c9a7dd}{03496}} \textcolor{preprocessor}{\#define  TIM\_CCMR1\_IC2F\_1                    ((uint32\_t)0x2000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03497}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932148c784f5cbee4dfcafcbadaf0107}{03497}} \textcolor{preprocessor}{\#define  TIM\_CCMR1\_IC2F\_2                    ((uint32\_t)0x4000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03498}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafece48b6f595ef9717d523fa23cea1e8}{03498}} \textcolor{preprocessor}{\#define  TIM\_CCMR1\_IC2F\_3                    ((uint32\_t)0x8000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03500}03500 \textcolor{comment}{/******************  Bit definition for TIM\_CCMR2 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03501}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabcc7e322b02c9c406b3ff70308260}{03501}} \textcolor{preprocessor}{\#define  TIM\_CCMR2\_CC3S                      ((uint32\_t)0x0003)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03502}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68c04aea2e89f1e89bd323d6d6e5e6c0}{03502}} \textcolor{preprocessor}{\#define  TIM\_CCMR2\_CC3S\_0                    ((uint32\_t)0x0001)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03503}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bed6648aad6e8d16196246b355452dc}{03503}} \textcolor{preprocessor}{\#define  TIM\_CCMR2\_CC3S\_1                    ((uint32\_t)0x0002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03505}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6d8d2847058747ce23a648668ce4dba}{03505}} \textcolor{preprocessor}{\#define  TIM\_CCMR2\_OC3FE                     ((uint32\_t)0x0004)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03506}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga276fd2250d2b085b73ef51cb4c099d24}{03506}} \textcolor{preprocessor}{\#define  TIM\_CCMR2\_OC3PE                     ((uint32\_t)0x0008)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03508}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52095cae524adb237339bfee92e8168a}{03508}} \textcolor{preprocessor}{\#define  TIM\_CCMR2\_OC3M                      ((uint32\_t)0x0070)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03509}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga899b26ffa9c5f30f143306b8598a537f}{03509}} \textcolor{preprocessor}{\#define  TIM\_CCMR2\_OC3M\_0                    ((uint32\_t)0x0010)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03510}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91476ae2cc3449facafcad82569e14f8}{03510}} \textcolor{preprocessor}{\#define  TIM\_CCMR2\_OC3M\_1                    ((uint32\_t)0x0020)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03511}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20394da7afcada6c3fc455b05004cff5}{03511}} \textcolor{preprocessor}{\#define  TIM\_CCMR2\_OC3M\_2                    ((uint32\_t)0x0040)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03513}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4209d414df704ce96c54abb2ea2df66a}{03513}} \textcolor{preprocessor}{\#define  TIM\_CCMR2\_OC3CE                     ((uint32\_t)0x0080)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03515}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga294e216b50edd1c2f891143e1f971048}{03515}} \textcolor{preprocessor}{\#define  TIM\_CCMR2\_CC4S                      ((uint32\_t)0x0300)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03516}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabebaa6bffd90b32563bd0fc1ff4a9499}{03516}} \textcolor{preprocessor}{\#define  TIM\_CCMR2\_CC4S\_0                    ((uint32\_t)0x0100)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03517}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6386ec77a3a451954325a1512d44f893}{03517}} \textcolor{preprocessor}{\#define  TIM\_CCMR2\_CC4S\_1                    ((uint32\_t)0x0200)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03519}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70dc197250c2699d470aea1a7a42ad57}{03519}} \textcolor{preprocessor}{\#define  TIM\_CCMR2\_OC4FE                     ((uint32\_t)0x0400)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03520}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e951cd3f6593e321cf79b662a1deaaa}{03520}} \textcolor{preprocessor}{\#define  TIM\_CCMR2\_OC4PE                     ((uint32\_t)0x0800)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03522}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbed61ff3ba57c7fe6d3386ce3b7af2b}{03522}} \textcolor{preprocessor}{\#define  TIM\_CCMR2\_OC4M                      ((uint32\_t)0x7000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03523}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad866f52cce9ce32e3c0d181007b82de5}{03523}} \textcolor{preprocessor}{\#define  TIM\_CCMR2\_OC4M\_0                    ((uint32\_t)0x1000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03524}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd97b1c86dd4953f3382fea317d165af}{03524}} \textcolor{preprocessor}{\#define  TIM\_CCMR2\_OC4M\_1                    ((uint32\_t)0x2000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03525}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga431e5cdc0f3dc02fa5a54aa5193ddbab}{03525}} \textcolor{preprocessor}{\#define  TIM\_CCMR2\_OC4M\_2                    ((uint32\_t)0x4000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03527}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1447dfe94bdd234382bb1f43307ea5c3}{03527}} \textcolor{preprocessor}{\#define  TIM\_CCMR2\_OC4CE                     ((uint32\_t)0x8000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03529}03529 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03530}03530 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03531}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc3d11f2e968752bc9ec7131c986c3a6}{03531}} \textcolor{preprocessor}{\#define  TIM\_CCMR2\_IC3PSC                    ((uint32\_t)0x000C)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03532}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga588513395cbf8be6f4749c140fbf811c}{03532}} \textcolor{preprocessor}{\#define  TIM\_CCMR2\_IC3PSC\_0                  ((uint32\_t)0x0004)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03533}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd27b9bdcc161c90dc1712074a66f29d}{03533}} \textcolor{preprocessor}{\#define  TIM\_CCMR2\_IC3PSC\_1                  ((uint32\_t)0x0008)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03535}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad218af6bd1de72891e1b85d582b766cd}{03535}} \textcolor{preprocessor}{\#define  TIM\_CCMR2\_IC3F                      ((uint32\_t)0x00F0)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03536}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31d5450ebc9ac6ea833a2b341ceea061}{03536}} \textcolor{preprocessor}{\#define  TIM\_CCMR2\_IC3F\_0                    ((uint32\_t)0x0010)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03537}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f92a3f831685d6df7ab69e68181849}{03537}} \textcolor{preprocessor}{\#define  TIM\_CCMR2\_IC3F\_1                    ((uint32\_t)0x0020)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03538}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e7d7a3c2686a6e31adc1adf2ce65df9}{03538}} \textcolor{preprocessor}{\#define  TIM\_CCMR2\_IC3F\_2                    ((uint32\_t)0x0040)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03539}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9696c3da027f2b292d077f1ab4cdd14b}{03539}} \textcolor{preprocessor}{\#define  TIM\_CCMR2\_IC3F\_3                    ((uint32\_t)0x0080)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03541}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd7591e2de10272f7fafb08cdd1b7b0}{03541}} \textcolor{preprocessor}{\#define  TIM\_CCMR2\_IC4PSC                    ((uint32\_t)0x0C00)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03542}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f7d206409bc551eab06819e17451e4}{03542}} \textcolor{preprocessor}{\#define  TIM\_CCMR2\_IC4PSC\_0                  ((uint32\_t)0x0400)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03543}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6690f5e98e02addd5e75643767c6d66}{03543}} \textcolor{preprocessor}{\#define  TIM\_CCMR2\_IC4PSC\_1                  ((uint32\_t)0x0800)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03545}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad51653fd06a591294d432385e794a19e}{03545}} \textcolor{preprocessor}{\#define  TIM\_CCMR2\_IC4F                      ((uint32\_t)0xF000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03546}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d5fc8b9a6ea27582cb6c25f9654888c}{03546}} \textcolor{preprocessor}{\#define  TIM\_CCMR2\_IC4F\_0                    ((uint32\_t)0x1000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03547}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4dcc1562c0c017493e4ee6b32354e85}{03547}} \textcolor{preprocessor}{\#define  TIM\_CCMR2\_IC4F\_1                    ((uint32\_t)0x2000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03548}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b96de7db8b71ac7e414f247b871a53c}{03548}} \textcolor{preprocessor}{\#define  TIM\_CCMR2\_IC4F\_2                    ((uint32\_t)0x4000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03549}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d0f55e5b751f2caed6a943f5682a09}{03549}} \textcolor{preprocessor}{\#define  TIM\_CCMR2\_IC4F\_3                    ((uint32\_t)0x8000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03551}03551 \textcolor{comment}{/*******************  Bit definition for TIM\_CCER register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03552}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f494b9881e7b97bb2d79f7ad4e79937}{03552}} \textcolor{preprocessor}{\#define  TIM\_CCER\_CC1E                       ((uint32\_t)0x0001)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03553}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{03553}} \textcolor{preprocessor}{\#define  TIM\_CCER\_CC1P                       ((uint32\_t)0x0002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03554}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813056b3f90a13c4432aeba55f28957e}{03554}} \textcolor{preprocessor}{\#define  TIM\_CCER\_CC1NE                      ((uint32\_t)0x0004)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03555}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{03555}} \textcolor{preprocessor}{\#define  TIM\_CCER\_CC1NP                      ((uint32\_t)0x0008)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03556}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76392a4d63674cd0db0a55762458f16c}{03556}} \textcolor{preprocessor}{\#define  TIM\_CCER\_CC2E                       ((uint32\_t)0x0010)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03557}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3136c6e776c6066509d298b6a9b34912}{03557}} \textcolor{preprocessor}{\#define  TIM\_CCER\_CC2P                       ((uint32\_t)0x0020)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03558}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a784649120eddec31998f34323d4156}{03558}} \textcolor{preprocessor}{\#define  TIM\_CCER\_CC2NE                      ((uint32\_t)0x0040)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03559}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de559d8b16b16f3934fddd2aa969f}{03559}} \textcolor{preprocessor}{\#define  TIM\_CCER\_CC2NP                      ((uint32\_t)0x0080)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03560}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da114e666b61f09cf25f50cdaa7f81f}{03560}} \textcolor{preprocessor}{\#define  TIM\_CCER\_CC3E                       ((uint32\_t)0x0100)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03561}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6220a5cd34c7a7a39e10c854aa00d2e5}{03561}} \textcolor{preprocessor}{\#define  TIM\_CCER\_CC3P                       ((uint32\_t)0x0200)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03562}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad46cce61d3bd83b64257ba75e54ee1aa}{03562}} \textcolor{preprocessor}{\#define  TIM\_CCER\_CC3NE                      ((uint32\_t)0x0400)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03563}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4029686d3307111d3f9f4400e29e4521}{03563}} \textcolor{preprocessor}{\#define  TIM\_CCER\_CC3NP                      ((uint32\_t)0x0800)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03564}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga940b041ab5975311f42f26d314a4b621}{03564}} \textcolor{preprocessor}{\#define  TIM\_CCER\_CC4E                       ((uint32\_t)0x1000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03565}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3faf23dc47e1b0877352d7f5a00f72e1}{03565}} \textcolor{preprocessor}{\#define  TIM\_CCER\_CC4P                       ((uint32\_t)0x2000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03566}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b88bff3f38cec0617ce66fa5aef260}{03566}} \textcolor{preprocessor}{\#define  TIM\_CCER\_CC4NP                      ((uint32\_t)0x8000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03568}03568 \textcolor{comment}{/*******************  Bit definition for TIM\_CNT register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03569}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc45c0315de82c1c3a38a243bcd00fc}{03569}} \textcolor{preprocessor}{\#define  TIM\_CNT\_CNT                         ((uint32\_t)0xFFFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03571}03571 \textcolor{comment}{/*******************  Bit definition for TIM\_PSC register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03572}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefb85e4000ddab0ada67c5964810da35}{03572}} \textcolor{preprocessor}{\#define  TIM\_PSC\_PSC                         ((uint32\_t)0xFFFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03574}03574 \textcolor{comment}{/*******************  Bit definition for TIM\_ARR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03575}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace50256fdecc38f641050a4a3266e4d9}{03575}} \textcolor{preprocessor}{\#define  TIM\_ARR\_ARR                         ((uint32\_t)0xFFFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03577}03577 \textcolor{comment}{/*******************  Bit definition for TIM\_RCR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03578}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcef8f28580e36cdfda3be1f7561afc7}{03578}} \textcolor{preprocessor}{\#define  TIM\_RCR\_REP                         ((uint32\_t)0xFF)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03580}03580 \textcolor{comment}{/*******************  Bit definition for TIM\_CCR1 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03581}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac927cc11eff415210dcf94657d8dfbe0}{03581}} \textcolor{preprocessor}{\#define  TIM\_CCR1\_CCR1                       ((uint32\_t)0xFFFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03583}03583 \textcolor{comment}{/*******************  Bit definition for TIM\_CCR2 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03584}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga751e5efd90bdd1fd5f38609f3f5762ba}{03584}} \textcolor{preprocessor}{\#define  TIM\_CCR2\_CCR2                       ((uint32\_t)0xFFFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03586}03586 \textcolor{comment}{/*******************  Bit definition for TIM\_CCR3 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03587}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e85064d37d387851e95c5c1f35315a1}{03587}} \textcolor{preprocessor}{\#define  TIM\_CCR3\_CCR3                       ((uint32\_t)0xFFFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03589}03589 \textcolor{comment}{/*******************  Bit definition for TIM\_CCR4 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03590}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15c9dd67a6701b5498926ae536773eca}{03590}} \textcolor{preprocessor}{\#define  TIM\_CCR4\_CCR4                       ((uint32\_t)0xFFFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03592}03592 \textcolor{comment}{/*******************  Bit definition for TIM\_BDTR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03593}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf985e9c78f15e1e44b2bc4d2bafc67}{03593}} \textcolor{preprocessor}{\#define  TIM\_BDTR\_DTG                        ((uint32\_t)0x00FF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03594}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b575cca31b0e22ef1d5b842aa162bfc}{03594}} \textcolor{preprocessor}{\#define  TIM\_BDTR\_DTG\_0                      ((uint32\_t)0x0001)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03595}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f33ae1e9b7847a60032a60d0cc7f81d}{03595}} \textcolor{preprocessor}{\#define  TIM\_BDTR\_DTG\_1                      ((uint32\_t)0x0002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03596}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f06a132eba960bd6cc972e3580d537c}{03596}} \textcolor{preprocessor}{\#define  TIM\_BDTR\_DTG\_2                      ((uint32\_t)0x0004)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03597}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7868643a65285fc7132f040c8950f43}{03597}} \textcolor{preprocessor}{\#define  TIM\_BDTR\_DTG\_3                      ((uint32\_t)0x0008)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03598}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga503b44e30a5fb77c34630d1faca70213}{03598}} \textcolor{preprocessor}{\#define  TIM\_BDTR\_DTG\_4                      ((uint32\_t)0x0010)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03599}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a12ecb0a8dd21bc164d9a345ea564f}{03599}} \textcolor{preprocessor}{\#define  TIM\_BDTR\_DTG\_5                      ((uint32\_t)0x0020)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03600}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7d418cbd0db89991522cb6be34a017e}{03600}} \textcolor{preprocessor}{\#define  TIM\_BDTR\_DTG\_6                      ((uint32\_t)0x0040)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03601}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac945c8bcf5567912a88eb2acee53c45b}{03601}} \textcolor{preprocessor}{\#define  TIM\_BDTR\_DTG\_7                      ((uint32\_t)0x0080)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03603}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e4215d17f0548dfcf0b15fe4d0f4651}{03603}} \textcolor{preprocessor}{\#define  TIM\_BDTR\_LOCK                       ((uint32\_t)0x0300)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03604}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd1736c8172e7cd098bb591264b07bf}{03604}} \textcolor{preprocessor}{\#define  TIM\_BDTR\_LOCK\_0                     ((uint32\_t)0x0100)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03605}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756df80ff8c34399435f52dca18e6eee}{03605}} \textcolor{preprocessor}{\#define  TIM\_BDTR\_LOCK\_1                     ((uint32\_t)0x0200)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03607}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1cf04e70ccf3d4aba5afcf2496a411a}{03607}} \textcolor{preprocessor}{\#define  TIM\_BDTR\_OSSI                       ((uint32\_t)0x0400)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03608}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9435f36d53c6be1107e57ab6a82c16e}{03608}} \textcolor{preprocessor}{\#define  TIM\_BDTR\_OSSR                       ((uint32\_t)0x0800)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03609}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}{03609}} \textcolor{preprocessor}{\#define  TIM\_BDTR\_BKE                        ((uint32\_t)0x1000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03610}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3247abbbf0d00260be051d176d88020e}{03610}} \textcolor{preprocessor}{\#define  TIM\_BDTR\_BKP                        ((uint32\_t)0x2000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03611}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{03611}} \textcolor{preprocessor}{\#define  TIM\_BDTR\_AOE                        ((uint32\_t)0x4000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03612}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{03612}} \textcolor{preprocessor}{\#define  TIM\_BDTR\_MOE                        ((uint32\_t)0x8000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03614}03614 \textcolor{comment}{/*******************  Bit definition for TIM\_DCR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03615}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9051ecac123cd89f9d2a835e4cde2e}{03615}} \textcolor{preprocessor}{\#define  TIM\_DCR\_DBA                         ((uint32\_t)0x001F)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03616}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf610e5fe4bb4b10736242df3b62bba}{03616}} \textcolor{preprocessor}{\#define  TIM\_DCR\_DBA\_0                       ((uint32\_t)0x0001)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03617}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0185643c163930e30f0a1cf5fe364e}{03617}} \textcolor{preprocessor}{\#define  TIM\_DCR\_DBA\_1                       ((uint32\_t)0x0002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03618}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa5a89b93b97b0968a7d5563a18ab9d1}{03618}} \textcolor{preprocessor}{\#define  TIM\_DCR\_DBA\_2                       ((uint32\_t)0x0004)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03619}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga105f44ff18cbbd4ff4d60368c9184430}{03619}} \textcolor{preprocessor}{\#define  TIM\_DCR\_DBA\_3                       ((uint32\_t)0x0008)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03620}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe1bc4b6dd7265dee2857f23d835b2dc}{03620}} \textcolor{preprocessor}{\#define  TIM\_DCR\_DBA\_4                       ((uint32\_t)0x0010)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03622}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e197a78484567d4c6093c28265f3eb}{03622}} \textcolor{preprocessor}{\#define  TIM\_DCR\_DBL                         ((uint32\_t)0x1F00)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03623}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677195c0b4892bb6717564c0528126a9}{03623}} \textcolor{preprocessor}{\#define  TIM\_DCR\_DBL\_0                       ((uint32\_t)0x0100)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03624}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad427ba987877e491f7a2be60e320dbea}{03624}} \textcolor{preprocessor}{\#define  TIM\_DCR\_DBL\_1                       ((uint32\_t)0x0200)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03625}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga369926f2a8ca5cf635ded9bb4619189c}{03625}} \textcolor{preprocessor}{\#define  TIM\_DCR\_DBL\_2                       ((uint32\_t)0x0400)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03626}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f1ec849c41d1abd46c528a4ac378c03}{03626}} \textcolor{preprocessor}{\#define  TIM\_DCR\_DBL\_3                       ((uint32\_t)0x0800)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03627}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga607d7b87b1b4bf167aabad36f922a8f9}{03627}} \textcolor{preprocessor}{\#define  TIM\_DCR\_DBL\_4                       ((uint32\_t)0x1000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03629}03629 \textcolor{comment}{/*******************  Bit definition for TIM\_DMAR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03630}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1afa2fc02bcd75c15122c4eb87d6cf83}{03630}} \textcolor{preprocessor}{\#define  TIM\_DMAR\_DMAB                       ((uint32\_t)0xFFFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03632}03632 \textcolor{comment}{/*******************  Bit definition for TIM\_OR register  *********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03633}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2916847c3545c06578d7ba8c381a4c20}{03633}} \textcolor{preprocessor}{\#define TIM\_OR\_TI4\_RMP                       ((uint32\_t)0x00C0)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03634}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aea4f8a0abedbf08bb1e686933c1120}{03634}} \textcolor{preprocessor}{\#define TIM\_OR\_TI4\_RMP\_0                     ((uint32\_t)0x0040)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03635}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2a46aa18f15f2074b93233a18e85629}{03635}} \textcolor{preprocessor}{\#define TIM\_OR\_TI4\_RMP\_1                     ((uint32\_t)0x0080)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03636}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f413eac7f503dfddc9a9914efa555ac}{03636}} \textcolor{preprocessor}{\#define TIM\_OR\_ITR1\_RMP                      ((uint32\_t)0x0C00)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03637}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7141f22c81a83134d9bb35cdeca5549}{03637}} \textcolor{preprocessor}{\#define TIM\_OR\_ITR1\_RMP\_0                    ((uint32\_t)0x0400)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03638}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba54d02d962d04d2bdf16df11c7ccd0}{03638}} \textcolor{preprocessor}{\#define TIM\_OR\_ITR1\_RMP\_1                    ((uint32\_t)0x0800)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03641}03641 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03642}03642 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03643}03643 \textcolor{comment}{/*         Universal Synchronous Asynchronous Receiver Transmitter            */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03644}03644 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03645}03645 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03646}03646 \textcolor{comment}{/*******************  Bit definition for USART\_SR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03647}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac88be3484245af8c1b271ae5c1b97a14}{03647}} \textcolor{preprocessor}{\#define  USART\_SR\_PE                         ((uint32\_t)0x0001)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03648}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eb6fd3f820bd12e0b5a981de1894804}{03648}} \textcolor{preprocessor}{\#define  USART\_SR\_FE                         ((uint32\_t)0x0002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03649}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8938468c5666a8305ade6d80d467c572}{03649}} \textcolor{preprocessor}{\#define  USART\_SR\_NE                         ((uint32\_t)0x0004)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03650}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4560fc7a60df4bdf402fc7219ae7b558}{03650}} \textcolor{preprocessor}{\#define  USART\_SR\_ORE                        ((uint32\_t)0x0008)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03651}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga336fa8c9965ce18c10972ac80ded611f}{03651}} \textcolor{preprocessor}{\#define  USART\_SR\_IDLE                       ((uint32\_t)0x0010)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03652}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0c99e2bb265b3d58a91aca7a93f7836}{03652}} \textcolor{preprocessor}{\#define  USART\_SR\_RXNE                       ((uint32\_t)0x0020)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03653}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76229b05ac37a5a688e6ba45851a29f1}{03653}} \textcolor{preprocessor}{\#define  USART\_SR\_TC                         ((uint32\_t)0x0040)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03654}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65e9cddf0890113d405342f1d8b5b980}{03654}} \textcolor{preprocessor}{\#define  USART\_SR\_TXE                        ((uint32\_t)0x0080)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03655}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b868b59576f42421226d35628c6b628}{03655}} \textcolor{preprocessor}{\#define  USART\_SR\_LBD                        ((uint32\_t)0x0100)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03656}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9250ae2793db0541e6c4bb8837424541}{03656}} \textcolor{preprocessor}{\#define  USART\_SR\_CTS                        ((uint32\_t)0x0200)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03658}03658 \textcolor{comment}{/*******************  Bit definition for USART\_DR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03659}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad84ad1e1d0202b41021e2d6e40486bff}{03659}} \textcolor{preprocessor}{\#define  USART\_DR\_DR                         ((uint32\_t)0x01FF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03661}03661 \textcolor{comment}{/******************  Bit definition for USART\_BRR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03662}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dfae31be4ec2c8a3b0905eff30c7046}{03662}} \textcolor{preprocessor}{\#define  USART\_BRR\_DIV\_Fraction              ((uint32\_t)0x000F)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03663}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60cfa3802798306b86231f828ed2e71e}{03663}} \textcolor{preprocessor}{\#define  USART\_BRR\_DIV\_Mantissa              ((uint32\_t)0xFFF0)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03665}03665 \textcolor{comment}{/******************  Bit definition for USART\_CR1 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03666}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac457c519baa28359ab7959fbe0c5cda1}{03666}} \textcolor{preprocessor}{\#define  USART\_CR1\_SBK                       ((uint32\_t)0x0001)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03667}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d61ab5a4e2beaa3f591c56bd15a27b}{03667}} \textcolor{preprocessor}{\#define  USART\_CR1\_RWU                       ((uint32\_t)0x0002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03668}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}{03668}} \textcolor{preprocessor}{\#define  USART\_CR1\_RE                        ((uint32\_t)0x0004)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03669}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}{03669}} \textcolor{preprocessor}{\#define  USART\_CR1\_TE                        ((uint32\_t)0x0008)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03670}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5221d09eebd12445a20f221bf98066f8}{03670}} \textcolor{preprocessor}{\#define  USART\_CR1\_IDLEIE                    ((uint32\_t)0x0010)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03671}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91118f867adfdb2e805beea86666de04}{03671}} \textcolor{preprocessor}{\#define  USART\_CR1\_RXNEIE                    ((uint32\_t)0x0020)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03672}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17130690a1ca95b972429eb64d4254e}{03672}} \textcolor{preprocessor}{\#define  USART\_CR1\_TCIE                      ((uint32\_t)0x0040)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03673}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70422871d15f974b464365e7fe1877e9}{03673}} \textcolor{preprocessor}{\#define  USART\_CR1\_TXEIE                     ((uint32\_t)0x0080)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03674}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27405d413b6d355ccdb076d52fef6875}{03674}} \textcolor{preprocessor}{\#define  USART\_CR1\_PEIE                      ((uint32\_t)0x0100)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03675}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e159d36ab2c93a2c1942df60e9eebbe}{03675}} \textcolor{preprocessor}{\#define  USART\_CR1\_PS                        ((uint32\_t)0x0200)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03676}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60f8fcf084f9a8514efafb617c70b074}{03676}} \textcolor{preprocessor}{\#define  USART\_CR1\_PCE                       ((uint32\_t)0x0400)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03677}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad831dfc169fcf14b7284984dbecf322d}{03677}} \textcolor{preprocessor}{\#define  USART\_CR1\_WAKE                      ((uint32\_t)0x0800)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03678}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f0288b9c6aaeca7cb6550a2e6833e2}{03678}} \textcolor{preprocessor}{\#define  USART\_CR1\_M                         ((uint32\_t)0x1000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03679}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{03679}} \textcolor{preprocessor}{\#define  USART\_CR1\_UE                        ((uint32\_t)0x2000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03680}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed6caeb0cb48f1a7b34090f31a92a8e2}{03680}} \textcolor{preprocessor}{\#define  USART\_CR1\_OVER8                     ((uint32\_t)0x8000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03682}03682 \textcolor{comment}{/******************  Bit definition for USART\_CR2 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03683}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ee77fac25142271ad56d49685e518b3}{03683}} \textcolor{preprocessor}{\#define  USART\_CR2\_ADD                       ((uint32\_t)0x000F)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03684}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f9bc41700717fd93548e0e95b6072ed}{03684}} \textcolor{preprocessor}{\#define  USART\_CR2\_LBDL                      ((uint32\_t)0x0020)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03685}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa02ef5d22553f028ea48e5d9f08192b4}{03685}} \textcolor{preprocessor}{\#define  USART\_CR2\_LBDIE                     ((uint32\_t)0x0040)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03686}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a62e93ae7864e89622bdd92508b615e}{03686}} \textcolor{preprocessor}{\#define  USART\_CR2\_LBCL                      ((uint32\_t)0x0100)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03687}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga362976ce813e58310399d113d2cf09cb}{03687}} \textcolor{preprocessor}{\#define  USART\_CR2\_CPHA                      ((uint32\_t)0x0200)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03688}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb4336ac93d94d4e78f9fb7b3a0dc68}{03688}} \textcolor{preprocessor}{\#define  USART\_CR2\_CPOL                      ((uint32\_t)0x0400)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03689}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42a396cde02ffa0c4d3fd9817b6af853}{03689}} \textcolor{preprocessor}{\#define  USART\_CR2\_CLKEN                     ((uint32\_t)0x0800)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03691}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf993e483318ebcecffd18649de766dc6}{03691}} \textcolor{preprocessor}{\#define  USART\_CR2\_STOP                      ((uint32\_t)0x3000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03692}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee6ee01c6e5325b378b2209ef20d0a61}{03692}} \textcolor{preprocessor}{\#define  USART\_CR2\_STOP\_0                    ((uint32\_t)0x1000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03693}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b24d14f0e5d1c76c878b08aad44d02b}{03693}} \textcolor{preprocessor}{\#define  USART\_CR2\_STOP\_1                    ((uint32\_t)0x2000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03695}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8931efa62c29d92f5c0ec5a05f907ef}{03695}} \textcolor{preprocessor}{\#define  USART\_CR2\_LINEN                     ((uint32\_t)0x4000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03697}03697 \textcolor{comment}{/******************  Bit definition for USART\_CR3 register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03698}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed1a39c551b1641128f81893ff558d0}{03698}} \textcolor{preprocessor}{\#define  USART\_CR3\_EIE                       ((uint32\_t)0x0001)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03699}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c66373bfbae7724c836ac63b8411dd}{03699}} \textcolor{preprocessor}{\#define  USART\_CR3\_IREN                      ((uint32\_t)0x0002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03700}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22af8d399f1adda62e31186f0309af80}{03700}} \textcolor{preprocessor}{\#define  USART\_CR3\_IRLP                      ((uint32\_t)0x0004)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03701}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac71129810fab0b46d91161a39e3f8d01}{03701}} \textcolor{preprocessor}{\#define  USART\_CR3\_HDSEL                     ((uint32\_t)0x0008)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03702}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f3b70b2ee9ff0b59e952fd7ab04373c}{03702}} \textcolor{preprocessor}{\#define  USART\_CR3\_NACK                      ((uint32\_t)0x0010)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03703}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9180b9249a26988f71d4bb2b0c3eec27}{03703}} \textcolor{preprocessor}{\#define  USART\_CR3\_SCEN                      ((uint32\_t)0x0020)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03704}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff130f15493c765353ec2fd605667c5a}{03704}} \textcolor{preprocessor}{\#define  USART\_CR3\_DMAR                      ((uint32\_t)0x0040)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03705}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bb515d3814d448f84e2c98bf44f3993}{03705}} \textcolor{preprocessor}{\#define  USART\_CR3\_DMAT                      ((uint32\_t)0x0080)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03706}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{03706}} \textcolor{preprocessor}{\#define  USART\_CR3\_RTSE                      ((uint32\_t)0x0100)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03707}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265}{03707}} \textcolor{preprocessor}{\#define  USART\_CR3\_CTSE                      ((uint32\_t)0x0200)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03708}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga636d5ec2e9556949fc68d13ad45a1e90}{03708}} \textcolor{preprocessor}{\#define  USART\_CR3\_CTSIE                     ((uint32\_t)0x0400)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03709}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a96fb1a7beab602cbc8cb0393593826}{03709}} \textcolor{preprocessor}{\#define  USART\_CR3\_ONEBIT                    ((uint32\_t)0x0800)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03711}03711 \textcolor{comment}{/******************  Bit definition for USART\_GTPR register  ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03712}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b423f0f4baf7d510ea70477e5c9203}{03712}} \textcolor{preprocessor}{\#define  USART\_GTPR\_PSC                      ((uint32\_t)0x00FF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03713}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c49c90d83a0e3746b56b2a0a3b0ddcb}{03713}} \textcolor{preprocessor}{\#define  USART\_GTPR\_PSC\_0                    ((uint32\_t)0x0001)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03714}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eab5000ab993991d0da8ffbd386c92b}{03714}} \textcolor{preprocessor}{\#define  USART\_GTPR\_PSC\_1                    ((uint32\_t)0x0002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03715}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d74604b6e1ab08a45ea4fe6b3f6b5cd}{03715}} \textcolor{preprocessor}{\#define  USART\_GTPR\_PSC\_2                    ((uint32\_t)0x0004)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03716}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b6b237fcac675f8f047c4ff64248486}{03716}} \textcolor{preprocessor}{\#define  USART\_GTPR\_PSC\_3                    ((uint32\_t)0x0008)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03717}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c0e92df8edb974008b3d37d12f655a}{03717}} \textcolor{preprocessor}{\#define  USART\_GTPR\_PSC\_4                    ((uint32\_t)0x0010)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03718}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12dda4877432bc181c9684b0830b1b7b}{03718}} \textcolor{preprocessor}{\#define  USART\_GTPR\_PSC\_5                    ((uint32\_t)0x0020)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03719}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga045e834b03e7a06b2005a13923af424a}{03719}} \textcolor{preprocessor}{\#define  USART\_GTPR\_PSC\_6                    ((uint32\_t)0x0040)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03720}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3da67d3c9c3abf436098a86477d2dfc}{03720}} \textcolor{preprocessor}{\#define  USART\_GTPR\_PSC\_7                    ((uint32\_t)0x0080)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03722}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e927fad0bfa430f54007e158e01f43b}{03722}} \textcolor{preprocessor}{\#define  USART\_GTPR\_GT                       ((uint32\_t)0xFF00)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03724}03724 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03725}03725 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03726}03726 \textcolor{comment}{/*                            Window WATCHDOG                                 */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03727}03727 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03728}03728 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03729}03729 \textcolor{comment}{/*******************  Bit definition for WWDG\_CR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03730}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga400774feb33ed7544d57d6a0a76e0f70}{03730}} \textcolor{preprocessor}{\#define  WWDG\_CR\_T                           ((uint32\_t)0x7F)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03731}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d510237467b8e10ca1001574671ad8e}{03731}} \textcolor{preprocessor}{\#define  WWDG\_CR\_T0                          ((uint32\_t)0x01)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03732}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed4b5d3f4d2e0540058fd2253a8feb95}{03732}} \textcolor{preprocessor}{\#define  WWDG\_CR\_T1                          ((uint32\_t)0x02)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03733}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4e9559da387f10bac2dc8ab0d4f6e6c}{03733}} \textcolor{preprocessor}{\#define  WWDG\_CR\_T2                          ((uint32\_t)0x04)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03734}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1e344f4a12c60e57cb643511379b261}{03734}} \textcolor{preprocessor}{\#define  WWDG\_CR\_T3                          ((uint32\_t)0x08)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03735}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1f89d17eb4b3bb1b67c2b0185061e45}{03735}} \textcolor{preprocessor}{\#define  WWDG\_CR\_T4                          ((uint32\_t)0x10)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03736}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc9870e0e3a5c171b9c1db817afcf0ee}{03736}} \textcolor{preprocessor}{\#define  WWDG\_CR\_T5                          ((uint32\_t)0x20)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03737}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a493575c9a7c6006a3af9d13399268}{03737}} \textcolor{preprocessor}{\#define  WWDG\_CR\_T6                          ((uint32\_t)0x40)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03739}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab647e9997b8b8e67de72af1aaea3f52f}{03739}} \textcolor{preprocessor}{\#define  WWDG\_CR\_WDGA                        ((uint32\_t)0x80)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03741}03741 \textcolor{comment}{/*******************  Bit definition for WWDG\_CFR register  *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03742}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfbb9991bd6a3699399ca569c71fe8c9}{03742}} \textcolor{preprocessor}{\#define  WWDG\_CFR\_W                          ((uint32\_t)0x007F)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03743}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae37e08098d003f44eb8770a9d9bd40d0}{03743}} \textcolor{preprocessor}{\#define  WWDG\_CFR\_W0                         ((uint32\_t)0x0001)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03744}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga698b68239773862647ef5f9d963b80c4}{03744}} \textcolor{preprocessor}{\#define  WWDG\_CFR\_W1                         ((uint32\_t)0x0002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03745}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166845425e89d01552bac0baeec686d9}{03745}} \textcolor{preprocessor}{\#define  WWDG\_CFR\_W2                         ((uint32\_t)0x0004)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03746}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga344253edc9710aa6db6047b76cce723b}{03746}} \textcolor{preprocessor}{\#define  WWDG\_CFR\_W3                         ((uint32\_t)0x0008)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03747}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec3a0817a2dcde78414d02c0cb5d201d}{03747}} \textcolor{preprocessor}{\#define  WWDG\_CFR\_W4                         ((uint32\_t)0x0010)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03748}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8032c21626b10fcf5cd8ad36bc051663}{03748}} \textcolor{preprocessor}{\#define  WWDG\_CFR\_W5                         ((uint32\_t)0x0020)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03749}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga106cdb96da03ce192628f54cefcbec2f}{03749}} \textcolor{preprocessor}{\#define  WWDG\_CFR\_W6                         ((uint32\_t)0x0040)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03751}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga067b1d8238f1d5613481aba71a946638}{03751}} \textcolor{preprocessor}{\#define  WWDG\_CFR\_WDGTB                      ((uint32\_t)0x0180)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03752}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4858525604534e493b8a09e0b04ace61}{03752}} \textcolor{preprocessor}{\#define  WWDG\_CFR\_WDGTB0                     ((uint32\_t)0x0080)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03753}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d53e6fa74c43522ebacd6dd6f450d33}{03753}} \textcolor{preprocessor}{\#define  WWDG\_CFR\_WDGTB1                     ((uint32\_t)0x0100)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03755}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga931941dc5d795502371ac5dd8fbac1e9}{03755}} \textcolor{preprocessor}{\#define  WWDG\_CFR\_EWI                        ((uint32\_t)0x0200)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03757}03757 \textcolor{comment}{/*******************  Bit definition for WWDG\_SR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03758}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96cf9ddd91b6079c5aceef6f3e857b69}{03758}} \textcolor{preprocessor}{\#define  WWDG\_SR\_EWIF                        ((uint32\_t)0x01)               }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03761}03761 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03762}03762 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03763}03763 \textcolor{comment}{/*                                DBG                                         */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03764}03764 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03765}03765 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03766}03766 \textcolor{comment}{/********************  Bit definition for DBGMCU\_IDCODE register  *************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03767}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd961fcddc40341a817a9ec85b7c80ac}{03767}} \textcolor{preprocessor}{\#define  DBGMCU\_IDCODE\_DEV\_ID                ((uint32\_t)0x00000FFF)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03768}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga887eb26364a8693355024ca203323165}{03768}} \textcolor{preprocessor}{\#define  DBGMCU\_IDCODE\_REV\_ID                ((uint32\_t)0xFFFF0000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03769}03769 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03770}03770 \textcolor{comment}{/********************  Bit definition for DBGMCU\_CR register  *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03771}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga037c80fe1d7308cee68245715ef6cd9a}{03771}} \textcolor{preprocessor}{\#define  DBGMCU\_CR\_DBG\_SLEEP                 ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03772}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf511f21a8de5b0b66c862915eee8bf75}{03772}} \textcolor{preprocessor}{\#define  DBGMCU\_CR\_DBG\_STOP                  ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03773}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga107a9396d63c892a8e614897c9d0b132}{03773}} \textcolor{preprocessor}{\#define  DBGMCU\_CR\_DBG\_STANDBY               ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03774}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9034b6eb9d4dceadffc6a1d1959056c9}{03774}} \textcolor{preprocessor}{\#define  DBGMCU\_CR\_TRACE\_IOEN                ((uint32\_t)0x00000020)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03775}03775 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03776}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1395189e10bdbc37bce9ea480e22d10}{03776}} \textcolor{preprocessor}{\#define  DBGMCU\_CR\_TRACE\_MODE                ((uint32\_t)0x000000C0)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03777}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d41a4027853783633d929a43f8d6d85}{03777}} \textcolor{preprocessor}{\#define  DBGMCU\_CR\_TRACE\_MODE\_0              ((uint32\_t)0x00000040)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03778}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba3a830051b53d43d850768242c503e}{03778}} \textcolor{preprocessor}{\#define  DBGMCU\_CR\_TRACE\_MODE\_1              ((uint32\_t)0x00000080)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03780}03780 \textcolor{comment}{/********************  Bit definition for DBGMCU\_APB1\_FZ register  ************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03781}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae3c5b87084934a18748f5ec168f5aef}{03781}} \textcolor{preprocessor}{\#define  DBGMCU\_APB1\_FZ\_DBG\_TIM2\_STOP            ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03782}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fea6834f4ef9fc6b403cd079a001cec}{03782}} \textcolor{preprocessor}{\#define  DBGMCU\_APB1\_FZ\_DBG\_TIM3\_STOP            ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03783}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac65bf9342bb8acbcb25938e93abc45}{03783}} \textcolor{preprocessor}{\#define  DBGMCU\_APB1\_FZ\_DBG\_TIM4\_STOP            ((uint32\_t)0x00000004)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03784}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42d29d40515d36ce6ed7e5d34ed17dcf}{03784}} \textcolor{preprocessor}{\#define  DBGMCU\_APB1\_FZ\_DBG\_TIM5\_STOP            ((uint32\_t)0x00000008)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03785}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea6a1e90739bcf1d0723a0566c66de7}{03785}} \textcolor{preprocessor}{\#define  DBGMCU\_APB1\_FZ\_DBG\_TIM6\_STOP            ((uint32\_t)0x00000010)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03786}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdade78c3d28a668f9826d0b72e5844b}{03786}} \textcolor{preprocessor}{\#define  DBGMCU\_APB1\_FZ\_DBG\_TIM7\_STOP            ((uint32\_t)0x00000020)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03787}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ca0e04ad8c94e5b7fe29d8b9c20ebff}{03787}} \textcolor{preprocessor}{\#define  DBGMCU\_APB1\_FZ\_DBG\_TIM12\_STOP           ((uint32\_t)0x00000040)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03788}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68ef63b3c086ede54396596798553299}{03788}} \textcolor{preprocessor}{\#define  DBGMCU\_APB1\_FZ\_DBG\_TIM13\_STOP           ((uint32\_t)0x00000080)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03789}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd3acb3e632c74e326da7016073c7871}{03789}} \textcolor{preprocessor}{\#define  DBGMCU\_APB1\_FZ\_DBG\_TIM14\_STOP           ((uint32\_t)0x00000100)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03790}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e20246d389229ff46006b405bb56b1d}{03790}} \textcolor{preprocessor}{\#define  DBGMCU\_APB1\_FZ\_DBG\_RTC\_STOP             ((uint32\_t)0x00000400)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03791}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a49d5e849185d09ee6c7594512ffe88}{03791}} \textcolor{preprocessor}{\#define  DBGMCU\_APB1\_FZ\_DBG\_WWDG\_STOP            ((uint32\_t)0x00000800)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03792}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada8989cb96dd5d6dbdaaf16e1f127c6a}{03792}} \textcolor{preprocessor}{\#define  DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP            ((uint32\_t)0x00001000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03793}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae83fb5d62c6e6fa1c2fd06084528404e}{03793}} \textcolor{preprocessor}{\#define  DBGMCU\_APB1\_FZ\_DBG\_I2C1\_SMBUS\_TIMEOUT   ((uint32\_t)0x00200000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03794}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6320aba695f6c3f97608e478533e96}{03794}} \textcolor{preprocessor}{\#define  DBGMCU\_APB1\_FZ\_DBG\_I2C2\_SMBUS\_TIMEOUT   ((uint32\_t)0x00400000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03795}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f7e5c708387aa1ddae35b892811b4e9}{03795}} \textcolor{preprocessor}{\#define  DBGMCU\_APB1\_FZ\_DBG\_I2C3\_SMBUS\_TIMEOUT   ((uint32\_t)0x00800000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03796}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b404dcea4857bccabbb03d6cce6be8c}{03796}} \textcolor{preprocessor}{\#define  DBGMCU\_APB1\_FZ\_DBG\_CAN1\_STOP            ((uint32\_t)0x02000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03797}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadc3889d6b84d143c98ecbfd873a9a1a}{03797}} \textcolor{preprocessor}{\#define  DBGMCU\_APB1\_FZ\_DBG\_CAN2\_STOP            ((uint32\_t)0x04000000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03798}03798 \textcolor{comment}{/* Old IWDGSTOP bit definition, maintained for legacy purpose */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03799}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe48f858edb831fbcb8769421df7d8e9}{03799}} \textcolor{preprocessor}{\#define  DBGMCU\_APB1\_FZ\_DBG\_IWDEG\_STOP           DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03800}03800 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03801}03801 \textcolor{comment}{/********************  Bit definition for DBGMCU\_APB2\_FZ register  ************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03802}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eb7be194b6ffb258b9e9f5ed08a931e}{03802}} \textcolor{preprocessor}{\#define  DBGMCU\_APB2\_FZ\_DBG\_TIM1\_STOP        ((uint32\_t)0x00000001)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03803}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37128bf689254919b07f64ee41cad1cf}{03803}} \textcolor{preprocessor}{\#define  DBGMCU\_APB2\_FZ\_DBG\_TIM8\_STOP        ((uint32\_t)0x00000002)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03804}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf12c17533a1e3262ee11f760e44f5127}{03804}} \textcolor{preprocessor}{\#define  DBGMCU\_APB2\_FZ\_DBG\_TIM9\_STOP        ((uint32\_t)0x00010000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03805}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24d4bbf803a65e8202b0019ed0ce0ebb}{03805}} \textcolor{preprocessor}{\#define  DBGMCU\_APB2\_FZ\_DBG\_TIM10\_STOP       ((uint32\_t)0x00020000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03806}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga354671c942db40e69820fd783ef955b4}{03806}} \textcolor{preprocessor}{\#define  DBGMCU\_APB2\_FZ\_DBG\_TIM11\_STOP       ((uint32\_t)0x00040000)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03807}03807 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03808}03808 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03809}03809 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03810}03810 \textcolor{comment}{/*                                       USB\_OTG                                    */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03811}03811 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03812}03812 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03813}03813 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_GOTGCTL register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03814}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09ab672e632dfd87bfb97e10563dfac}{03814}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_SRQSCS                  ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03815}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade39c1039ab30f1ca7ff7c33dd3e1c1b}{03815}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_SRQ                     ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03816}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0325825760f66d4792be59cde2a6fb36}{03816}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_HNGSCS                  ((uint32\_t)0x00000100)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03817}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5db1466d8363575ab2cc8e61855b6d9}{03817}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_HNPRQ                   ((uint32\_t)0x00000200)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03818}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62b67d7ea4c4a3d92b031b1dc4e2d014}{03818}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_HSHNPEN                 ((uint32\_t)0x00000400)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03819}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad29b2224940ad3324855355f4fb52c51}{03819}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_DHNPEN                  ((uint32\_t)0x00000800)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03820}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2ab7a1464a20fd128370a41c6b2c5db}{03820}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_CIDSTS                  ((uint32\_t)0x00010000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03821}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac28cd7384fa1d08b1aa518d5d8ed622d}{03821}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_DBCT                    ((uint32\_t)0x00020000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03822}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd37f8bf64b304c6e4d053849f56748c}{03822}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_ASVLD                   ((uint32\_t)0x00040000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03823}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc2ae24138663e92bdca36c8017b6c13}{03823}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_BSVLD                   ((uint32\_t)0x00080000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03825}03825 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HCFG register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03826}03826 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03827}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a881de3c707878018490b8b3db282f7}{03827}} \textcolor{preprocessor}{\#define USB\_OTG\_HCFG\_FSLSPCS                 ((uint32\_t)0x00000003)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03828}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad229aff8e0584e5b5abbf80629e141cc}{03828}} \textcolor{preprocessor}{\#define USB\_OTG\_HCFG\_FSLSPCS\_0               ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03829}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga981001cbade2d922b72e1b06d6069da0}{03829}} \textcolor{preprocessor}{\#define USB\_OTG\_HCFG\_FSLSPCS\_1               ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03830}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98190493ea5b039322c77341e3cf61f8}{03830}} \textcolor{preprocessor}{\#define USB\_OTG\_HCFG\_FSLSS                   ((uint32\_t)0x00000004)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03832}03832 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DCFG register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03833}03833 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03834}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f008e2b969946597b56824fef3cc7ef}{03834}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DSPD                    ((uint32\_t)0x00000003)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03835}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f73c1cb1213fd6e28ce7409fc3c63d1}{03835}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DSPD\_0                  ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03836}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7d4f6f3e5002c73be03457ab3ac4023}{03836}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DSPD\_1                  ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03837}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c492b6fc8389b58b1879aa7d822137f}{03837}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_NZLSOHSK                ((uint32\_t)0x00000004)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03839}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9fd5819883e2d18cad4c19af8146e1d}{03839}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD                     ((uint32\_t)0x000007F0)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03840}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34aa0076cdeff59113e9880458ae79ba}{03840}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_0                   ((uint32\_t)0x00000010)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03841}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga646ba21ce25f42e2fbf706295a5ad031}{03841}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_1                   ((uint32\_t)0x00000020)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03842}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d495202852341acc620ce02043281a6}{03842}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_2                   ((uint32\_t)0x00000040)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03843}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fa407810d17c7f3795fe268bd01120b}{03843}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_3                   ((uint32\_t)0x00000080)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03844}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72351ad7cdbbd7992f70892b49a2a669}{03844}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_4                   ((uint32\_t)0x00000100)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03845}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61f0d5b909af5196782bbe6e03855f06}{03845}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_5                   ((uint32\_t)0x00000200)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03846}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae949fe90d15c793eb011958a4f600ac}{03846}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_6                   ((uint32\_t)0x00000400)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03848}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ae423d6325aa35bb037304ba8f8235}{03848}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PFIVL                   ((uint32\_t)0x00001800)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03849}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4e78c573f8cd0548bce86ce8593353d}{03849}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PFIVL\_0                 ((uint32\_t)0x00000800)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03850}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9cc973db831fb86b1e122443a58aa7c}{03850}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PFIVL\_1                 ((uint32\_t)0x00001000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03852}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fb78d02bad573871d6b9d92100561a4}{03852}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PERSCHIVL               ((uint32\_t)0x03000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03853}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eef8bf8e73d8b94b0caf98caa978c11}{03853}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PERSCHIVL\_0             ((uint32\_t)0x01000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03854}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e47455432a6c8c7c7400024427c25d8}{03854}} \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PERSCHIVL\_1             ((uint32\_t)0x02000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03856}03856 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_PCGCR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03857}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac696153ff9f165deadff3fe0225849e8}{03857}} \textcolor{preprocessor}{\#define USB\_OTG\_PCGCR\_STPPCLK                 ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03858}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d6bcb65b4cb112d17466cf24c42e37f}{03858}} \textcolor{preprocessor}{\#define USB\_OTG\_PCGCR\_GATEHCLK                ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03859}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b8c8a29c623fc354c03942a6a414c06}{03859}} \textcolor{preprocessor}{\#define USB\_OTG\_PCGCR\_PHYSUSP                 ((uint32\_t)0x00000010)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03861}03861 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_GOTGINT register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03862}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e79a60810179da2479104fbf514a70}{03862}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_SEDET                   ((uint32\_t)0x00000004)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03863}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5094462de3569f89fdcc641ead7d47}{03863}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_SRSSCHG                 ((uint32\_t)0x00000100)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03864}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50fcdec0f5ff7e594b726dc63175a1f3}{03864}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_HNSSCHG                 ((uint32\_t)0x00000200)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03865}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab16a656720e4914c0935ef597f9719ef}{03865}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_HNGDET                  ((uint32\_t)0x00020000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03866}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac73e4e50f0fbe8376e87b833872f4b40}{03866}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_ADTOCHG                 ((uint32\_t)0x00040000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03867}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa17e41c826fded604c1837cacae0b66}{03867}} \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_DBCDNE                  ((uint32\_t)0x00080000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03869}03869 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DCTL register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03870}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e87febbcda52c3b0b4679ce4fc10aae}{03870}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_RWUSIG                  ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03871}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga148c9f1be1abbca2c8568a079894c9d0}{03871}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_SDIS                    ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03872}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3d6c5c6827fad61f6f8fa5553935fa}{03872}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_GINSTS                  ((uint32\_t)0x00000004)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03873}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga199625403480a432df8f653b9bee0bd4}{03873}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_GONSTS                  ((uint32\_t)0x00000008)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03875}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebcf7c6c98c93f075f635cf0969c16f4}{03875}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_TCTL                    ((uint32\_t)0x00000070)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03876}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48750394a0e7d020b3b1e4c4b73b981f}{03876}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_TCTL\_0                  ((uint32\_t)0x00000010)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03877}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27636cb092fce5a35e0dd25debc50294}{03877}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_TCTL\_1                  ((uint32\_t)0x00000020)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03878}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ad49a50f4cb5a7c310e94d92daa889}{03878}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_TCTL\_2                  ((uint32\_t)0x00000040)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03879}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafde278c400411575329026a0a8a67fa0}{03879}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_SGINAK                  ((uint32\_t)0x00000080)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03880}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga200f87e323c35612737fbaeb7b1c52f2}{03880}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_CGINAK                  ((uint32\_t)0x00000100)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03881}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga717ea6d52263b0b9938ebf1f3ef4b409}{03881}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_SGONAK                  ((uint32\_t)0x00000200)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03882}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga232f28bae3c9cd354b2fca1be518d043}{03882}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_CGONAK                  ((uint32\_t)0x00000400)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03883}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace837326945cc056aef6969fc24e1a09}{03883}} \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_POPRGDNE                ((uint32\_t)0x00000800)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03885}03885 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HFIR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03886}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8345933ec4180c4ea9013291ce085a2d}{03886}} \textcolor{preprocessor}{\#define USB\_OTG\_HFIR\_FRIVL                   ((uint32\_t)0x0000FFFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03888}03888 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HFNUM register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03889}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab240bcea196fe42725639b82a3ceac75}{03889}} \textcolor{preprocessor}{\#define USB\_OTG\_HFNUM\_FRNUM                   ((uint32\_t)0x0000FFFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03890}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51a24f44589040844690a0d6d2f23c13}{03890}} \textcolor{preprocessor}{\#define USB\_OTG\_HFNUM\_FTREM                   ((uint32\_t)0xFFFF0000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03892}03892 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DSTS register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03893}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8faf1dcd3fb686cc4acf23ca6f4b71ec}{03893}} \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_SUSPSTS                 ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03895}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf68e749d3365b8b6aba2002718a16e94}{03895}} \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_ENUMSPD                 ((uint32\_t)0x00000006)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03896}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b85a30093b2120bd2f0dca9a2fabd46}{03896}} \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_ENUMSPD\_0               ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03897}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38dcfba81d842a0514d24f42fbea815c}{03897}} \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_ENUMSPD\_1               ((uint32\_t)0x00000004)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03898}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9787add94a212edfffa82dd2fe47863}{03898}} \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_EERR                    ((uint32\_t)0x00000008)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03899}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga047ff56c1d9fbd02b738f2a5bf768a45}{03899}} \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_FNSOF                   ((uint32\_t)0x003FFF00)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03901}03901 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_GAHBCFG register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03902}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd1bbe9e90d56d2aa225ff5532e15c6e}{03902}} \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_GINT                    ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03904}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ffbca11bd10b4d94843a5084078fdd4}{03904}} \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_HBSTLEN                 ((uint32\_t)0x0000001E)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03905}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacccaf834ac65b3859e6f0519d2c4d75d}{03905}} \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_HBSTLEN\_0               ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03906}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga944e91046cd27e0bea8954bd56a45a94}{03906}} \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_HBSTLEN\_1               ((uint32\_t)0x00000004)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03907}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b9994176dc5115431b0a537ad26900c}{03907}} \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_HBSTLEN\_2               ((uint32\_t)0x00000008)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03908}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ac6781cf82fd4c21a342b4e8c8f25f8}{03908}} \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_HBSTLEN\_3               ((uint32\_t)0x00000010)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03909}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46b9ace9572bb6ec977594c8b4b0825f}{03909}} \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_DMAEN                   ((uint32\_t)0x00000020)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03910}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a8af9d1d89b731426db773905ae4450}{03910}} \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_TXFELVL                 ((uint32\_t)0x00000080)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03911}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7443f8ddb5b67b506637b282923a0c57}{03911}} \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_PTXFELVL                ((uint32\_t)0x00000100)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03913}03913 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_GUSBCFG register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03914}03914 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03915}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb035573c48f1055126d94a3c15dd5f3}{03915}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TOCAL                   ((uint32\_t)0x00000007)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03916}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9afeebc0fdfffa134586228627d0994}{03916}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TOCAL\_0                 ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03917}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad406f5ebd83521f075d973f1afae39f8}{03917}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TOCAL\_1                 ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03918}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c336a75d6e5035c376667f9794d9aae}{03918}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TOCAL\_2                 ((uint32\_t)0x00000004)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03919}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2148059ec3e6a804d102ed9964c9a005}{03919}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PHYSEL                  ((uint32\_t)0x00000040)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03920}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26cadf8d7d278615a2681c308d69a1f4}{03920}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_SRPCAP                  ((uint32\_t)0x00000100)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03921}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e220d23f5739e07442461204a70a2c7}{03921}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_HNPCAP                  ((uint32\_t)0x00000200)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03923}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedf4c990f79714f2747232ccb7470d4c}{03923}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TRDT                    ((uint32\_t)0x00003C00)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03924}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09f21fcd7d2ba96955088e33afa034e5}{03924}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TRDT\_0                  ((uint32\_t)0x00000400)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03925}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad316e69d3679d7fa0a73caf577e1d2b8}{03925}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TRDT\_1                  ((uint32\_t)0x00000800)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03926}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ecdc45ec0654c353bee6da6d17a9a6}{03926}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TRDT\_2                  ((uint32\_t)0x00001000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03927}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga019e347f4b9b5a2bf980b90e921c23f0}{03927}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TRDT\_3                  ((uint32\_t)0x00002000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03928}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87e134cc67f7b77efcb1506f7ca57b64}{03928}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PHYLPCS                 ((uint32\_t)0x00008000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03929}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ad0a14d1e0b69f72209ac0de8290862}{03929}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIFSLS                ((uint32\_t)0x00020000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03930}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9996da3f96fd45ce80d12a1db533b89d}{03930}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIAR                  ((uint32\_t)0x00040000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03931}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7f25e19a542791bcb97956262637e9b}{03931}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPICSM                 ((uint32\_t)0x00080000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03932}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafad0b734f8f4511d7839385a01f105b6}{03932}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIEVBUSD              ((uint32\_t)0x00100000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03933}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a57c032717ceeeef110b7fd33cddd79}{03933}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIEVBUSI              ((uint32\_t)0x00200000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03934}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe1cdbe63bf7a5b2212e602f88a16796}{03934}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TSDPS                   ((uint32\_t)0x00400000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03935}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae325703f616d90c6c22198c288fa4f28}{03935}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PCCI                    ((uint32\_t)0x00800000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03936}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55174040ef4566af2326b0a424bff30a}{03936}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PTCI                    ((uint32\_t)0x01000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03937}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga240a106dc942384f0c0dae11a7efc018}{03937}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIIPD                 ((uint32\_t)0x02000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03938}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2bafa204b663017c8c08dcd42c1c031}{03938}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_FHMOD                   ((uint32\_t)0x20000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03939}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga012379ec9a2c86e7d28f5dc882fed0c5}{03939}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_FDMOD                   ((uint32\_t)0x40000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03940}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0efb62f80533abcf9cecd96815200380}{03940}} \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_CTXPKT                  ((uint32\_t)0x80000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03942}03942 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_GRSTCTL register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03943}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2e85306ee6705e7120877dee47d50b0}{03943}} \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_CSRST                   ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03944}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88a5f9be64498b49d12a3dc7b5bb4d0c}{03944}} \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_HSRST                   ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03945}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6417d13d2568b05676800c9eda4bdfb}{03945}} \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_FCRST                   ((uint32\_t)0x00000004)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03946}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbe28fdd671e34e48f5d96119fd91cab}{03946}} \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_RXFFLSH                 ((uint32\_t)0x00000010)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03947}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac92d0ccd406f33733199edbee13eeb7b}{03947}} \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFFLSH                 ((uint32\_t)0x00000020)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03949}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d15f7c8d94dbf1b67b6d7fda680a5ad}{03949}} \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFNUM                  ((uint32\_t)0x000007C0)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03950}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d4785ae9db0a59b8e945be32582fa3}{03950}} \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFNUM\_0                ((uint32\_t)0x00000040)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03951}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga260a76595ceb569e47b30fc946ce7f84}{03951}} \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFNUM\_1                ((uint32\_t)0x00000080)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03952}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82fc2f146c00833e94244fdb640fcbd4}{03952}} \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFNUM\_2                ((uint32\_t)0x00000100)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03953}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625608800e950e7540f7888a281ab91e}{03953}} \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFNUM\_3                ((uint32\_t)0x00000200)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03954}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafacdf091f563680eafdd5500809c912f}{03954}} \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFNUM\_4                ((uint32\_t)0x00000400)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03955}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf152b268977d411b34bf47e674a8239a}{03955}} \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_DMAREQ                  ((uint32\_t)0x40000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03956}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfc525ece665c5448d652166bf962b7a}{03956}} \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_AHBIDL                  ((uint32\_t)0x80000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03958}03958 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DIEPMSK register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03959}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f5c0badd33dc95fa7897bd4bb558ad6}{03959}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_XFRCM                   ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03960}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd42de5994316c7c765e349aceaf1718}{03960}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_EPDM                    ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03961}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7329fbd5f4d78564704e80cbdcfb6a8f}{03961}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_TOM                     ((uint32\_t)0x00000008)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03962}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52a6c7819bcf9554d7f20c9ba4ad99dd}{03962}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_ITTXFEMSK               ((uint32\_t)0x00000010)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03963}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34f85531f0e6f963d30dbc284c23fb92}{03963}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_INEPNMM                 ((uint32\_t)0x00000020)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03964}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26a366ee28afa322e37670c3eb5d0722}{03964}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_INEPNEM                 ((uint32\_t)0x00000040)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03965}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d10ab688d3bf47aaf8180daf0624e9d}{03965}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_TXFURM                  ((uint32\_t)0x00000100)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03966}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dd5dbb2c67a3dd71a8fe6563441d243}{03966}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_BIM                     ((uint32\_t)0x00000200)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03968}03968 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HPTXSTS register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03969}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab37734d4115211633d584e59cbeabe19}{03969}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXFSAVL                ((uint32\_t)0x0000FFFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03971}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga338e5e7a3613da0d1dbca7bcdced15ca}{03971}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV                 ((uint32\_t)0x00FF0000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03972}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0029668daec1137fa7373e7b151099ac}{03972}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_0               ((uint32\_t)0x00010000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03973}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96badb4855acc006656a4045db4170f2}{03973}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_1               ((uint32\_t)0x00020000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03974}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51e29269f12dd3a01bdccd31b5fefcdf}{03974}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_2               ((uint32\_t)0x00040000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03975}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac36241d1f9e6a781b55952f6ae8ca4ea}{03975}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_3               ((uint32\_t)0x00080000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03976}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccf8f748b5a048fd46fc3c710daddf2a}{03976}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_4               ((uint32\_t)0x00100000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03977}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac0ab79df9fad1b945edb6384dbc8e3d}{03977}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_5               ((uint32\_t)0x00200000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03978}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba458280e9d6532dd12837a90742f408}{03978}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_6               ((uint32\_t)0x00400000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03979}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga873ee2b3f86e357de46cd936a899ed31}{03979}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_7               ((uint32\_t)0x00800000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03981}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c9381ee78a71b8c91e76a974fd633f1}{03981}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP                 ((uint32\_t)0xFF000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03982}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc4f9d82388f22aedd70ffc2074f8526}{03982}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_0               ((uint32\_t)0x01000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03983}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b75ae59aa46eb3f366e0c0eb18a953e}{03983}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_1               ((uint32\_t)0x02000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03984}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49c079a1cad8c676ff57e997fddcc939}{03984}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_2               ((uint32\_t)0x04000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03985}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37f71961a65f5c88a0bcfea71c88bfab}{03985}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_3               ((uint32\_t)0x08000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03986}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10291d16c7f539b1fb2d6e0b22fd7cbf}{03986}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_4               ((uint32\_t)0x10000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03987}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bac7d58ce0353c4570601a5a8c04090}{03987}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_5               ((uint32\_t)0x20000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03988}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga164af5e3ff7a7c104028840b5ccb8447}{03988}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_6               ((uint32\_t)0x40000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03989}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad66e43fdfea8df808ae46b41537c5b0a}{03989}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_7               ((uint32\_t)0x80000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03991}03991 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HAINT register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03992}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f6ce630f54df1a49314012a612d98d}{03992}} \textcolor{preprocessor}{\#define USB\_OTG\_HAINT\_HAINT                   ((uint32\_t)0x0000FFFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03994}03994 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DOEPMSK register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03995}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e4371d47a5b0cfcc1235fbb9fbd7931}{03995}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_XFRCM                   ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03996}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6078d0855016e26c85d0a5b935e6f6ba}{03996}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_EPDM                    ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03997}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb61e805f1e512b80a7b33efcca6182e}{03997}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_STUPM                   ((uint32\_t)0x00000008)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03998}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad472667f09c79f0ca122586ae032e9df}{03998}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_OTEPDM                  ((uint32\_t)0x00000010)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l03999}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59ef878371c32d6157a619ec42144c09}{03999}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_B2BSTUP                 ((uint32\_t)0x00000040)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04000}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26bf486957377a746a55ae6203ea697c}{04000}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_OPEM                    ((uint32\_t)0x00000100)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04001}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga980f37cfb000d12f7752530986d5069c}{04001}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_BOIM                    ((uint32\_t)0x00000200)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04003}04003 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_GINTSTS register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04004}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga357496f2734867ddaf5a00cc61ff0191}{04004}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_CMOD                    ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04005}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0c1ac0fa6a6a1b95d1dfc2b90383a39}{04005}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_MMIS                    ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04006}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a7ff1e46bfa5481522003726a1b6304}{04006}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_OTGINT                  ((uint32\_t)0x00000004)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04007}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478373e0aea76bfad1c9d8e93c33a2f8}{04007}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_SOF                     ((uint32\_t)0x00000008)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04008}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7c264becfe7a116ae20933173b1e5b}{04008}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_RXFLVL                  ((uint32\_t)0x00000010)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04009}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa84f417f4c311418505bcd04e6b9cbdf}{04009}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_NPTXFE                  ((uint32\_t)0x00000020)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04010}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf16d8b480c90018eaf6a717c989100}{04010}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_GINAKEFF                ((uint32\_t)0x00000040)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04011}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2966f09bafa5de7b1ee2bbddfc2628fc}{04011}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_BOUTNAKEFF              ((uint32\_t)0x00000080)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04012}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99d72bb12c0c5bf1d17290c49b392027}{04012}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_ESUSP                   ((uint32\_t)0x00000400)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04013}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd16c90192e1c43d95c16265f86cdd5d}{04013}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_USBSUSP                 ((uint32\_t)0x00000800)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04014}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga446f240725aaa8a702b70763cef41661}{04014}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_USBRST                  ((uint32\_t)0x00001000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04015}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d4e3bdfdfc08a0cc2db20a34cbd598}{04015}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_ENUMDNE                 ((uint32\_t)0x00002000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04016}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad550fd1c59868de214b47c06ef72af16}{04016}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_ISOODRP                 ((uint32\_t)0x00004000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04017}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e72bb03e22a40500af8f0cf4a34d4a8}{04017}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_EOPF                    ((uint32\_t)0x00008000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04018}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba3464cca97f65b232975c7ede5f3928}{04018}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_IEPINT                  ((uint32\_t)0x00040000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04019}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7191a4ff25e5834f2ebdf0b61103294b}{04019}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_OEPINT                  ((uint32\_t)0x00080000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04020}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64d9ad7356460a81cfb01e4a39d9fe14}{04020}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_IISOIXFR                ((uint32\_t)0x00100000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04021}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga590d7ef0d41e8499b968429da4bbe289}{04021}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_PXFR\_INCOMPISOOUT       ((uint32\_t)0x00200000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04022}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e3ca6a1a8087c2c60a6980fa365776d}{04022}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_DATAFSUSP               ((uint32\_t)0x00400000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04023}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea3470d78914a470f9aba4367f7609d}{04023}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_HPRTINT                 ((uint32\_t)0x01000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04024}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedc1e52a9576a68e762d473c74225d2a}{04024}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_HCINT                   ((uint32\_t)0x02000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04025}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ce397157106fc508c7f067d8efb7396}{04025}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_PTXFE                   ((uint32\_t)0x04000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04026}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga931ec3cde136bc655953191000a16855}{04026}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_CIDSCHG                 ((uint32\_t)0x10000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04027}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7ef887fec0170857c82ad7a142cce98}{04027}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_DISCINT                 ((uint32\_t)0x20000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04028}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6f152a76e8a4457cf7f2cd93a95d3fd}{04028}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_SRQINT                  ((uint32\_t)0x40000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04029}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60bc942876444a039c20070d3a91055e}{04029}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_WKUINT                  ((uint32\_t)0x80000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04031}04031 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_GINTMSK register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04032}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49ccdddf721bcdb2d44915f210b3e2e2}{04032}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_MMISM                   ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04033}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1138fd4386ac29900b5c46ec7754b4ff}{04033}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_OTGINT                  ((uint32\_t)0x00000004)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04034}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd83cf86e077c35fdc47e2a2666b391}{04034}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_SOFM                    ((uint32\_t)0x00000008)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04035}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacca853066f092884b6c6af005eee77ed}{04035}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_RXFLVLM                 ((uint32\_t)0x00000010)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04036}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40b7860f3dc90a9f46e46e2dc133f2e4}{04036}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_NPTXFEM                 ((uint32\_t)0x00000020)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04037}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eb2bbcd11ddee87630472eb01897d3d}{04037}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_GINAKEFFM               ((uint32\_t)0x00000040)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04038}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba9de7677f70e7fcb4dab90228bdb484}{04038}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_GONAKEFFM               ((uint32\_t)0x00000080)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04039}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa0fc70a7e7198d7d6f179d9cae29394}{04039}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_ESUSPM                  ((uint32\_t)0x00000400)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04040}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7afb2b0396964430aeb1c7650012fe6}{04040}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_USBSUSPM                ((uint32\_t)0x00000800)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04041}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0935f9f5fb77fee0755ceaaa787bb7f6}{04041}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_USBRST                  ((uint32\_t)0x00001000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04042}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6066078d17a4216093855cc210ab6764}{04042}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_ENUMDNEM                ((uint32\_t)0x00002000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04043}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e01710480bf4d5edf5c344798c88624}{04043}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_ISOODRPM                ((uint32\_t)0x00004000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04044}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd06eee1627ac5ba7212a728f19e4fe8}{04044}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_EOPFM                   ((uint32\_t)0x00008000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04045}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35ecb8ef940b0ace19712f5fefa1193c}{04045}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_EPMISM                  ((uint32\_t)0x00020000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04046}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7b0d0879e3d57e3a21610ab590da6ae}{04046}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_IEPINT                  ((uint32\_t)0x00040000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04047}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff1341cabf6155e197f657b12237dbb8}{04047}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_OEPINT                  ((uint32\_t)0x00080000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04048}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a505c6af38c507dfe84028d6194e08e}{04048}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_IISOIXFRM               ((uint32\_t)0x00100000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04049}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fb0cdc2b7f0d8de8bbd8beaf3d69ae1}{04049}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_PXFRM\_IISOOXFRM         ((uint32\_t)0x00200000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04050}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae29d6ecd5e6c802a6214b814f6466b58}{04050}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_FSUSPM                  ((uint32\_t)0x00400000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04051}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b1d4a903966e3ad62a8c299875a082}{04051}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_PRTIM                   ((uint32\_t)0x01000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04052}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ff8e84db67f2f7c46998c2236f9c6cc}{04052}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_HCIM                    ((uint32\_t)0x02000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04053}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2744ae4d8e4c018a9a541af8ce68d01d}{04053}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_PTXFEM                  ((uint32\_t)0x04000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04054}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe390b69b7379dc93f9c25b6b35a71f2}{04054}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_CIDSCHGM                ((uint32\_t)0x10000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04055}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6de24048cab1948503c26d09ee5a4397}{04055}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_DISCINT                 ((uint32\_t)0x20000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04056}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga896592b90dc012f3c4d004cd2280fb8f}{04056}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_SRQIM                   ((uint32\_t)0x40000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04057}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab641d285c79ab1b54c1d0c615afe87f5}{04057}} \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_WUIM                    ((uint32\_t)0x80000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04059}04059 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DAINT register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04060}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac640d7686606412f8b3593fc3bc76976}{04060}} \textcolor{preprocessor}{\#define USB\_OTG\_DAINT\_IEPINT                  ((uint32\_t)0x0000FFFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04061}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1da6e6b0cb689727710c7c23162fb5d}{04061}} \textcolor{preprocessor}{\#define USB\_OTG\_DAINT\_OEPINT                  ((uint32\_t)0xFFFF0000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04063}04063 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HAINTMSK register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04064}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1f2419baf94819340bd759b09004121}{04064}} \textcolor{preprocessor}{\#define USB\_OTG\_HAINTMSK\_HAINTM                  ((uint32\_t)0x0000FFFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04066}04066 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_GRXSTSP register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04067}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09b6ae9c0db0348ae11d171912651bf2}{04067}} \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_EPNUM                    ((uint32\_t)0x0000000F)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04068}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7cc28354cac4479286e02df84b82eaa}{04068}} \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_BCNT                     ((uint32\_t)0x00007FF0)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04069}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89a85cea9c8ee8cea016f80c1354b0e2}{04069}} \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_DPID                     ((uint32\_t)0x00018000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04070}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga968cdd119ee75647a2ab2a6beecd54fc}{04070}} \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_PKTSTS                   ((uint32\_t)0x001E0000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04072}04072 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DAINTMSK register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04073}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9eaacec55a1e6d5ea06babfacf6a77c}{04073}} \textcolor{preprocessor}{\#define USB\_OTG\_DAINTMSK\_IEPM                    ((uint32\_t)0x0000FFFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04074}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1e90f8633158170a810a7b739d280aa}{04074}} \textcolor{preprocessor}{\#define USB\_OTG\_DAINTMSK\_OEPM                    ((uint32\_t)0xFFFF0000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04076}04076 \textcolor{comment}{/********************  Bit definition for OTG register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04077}04077 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04078}04078 \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM                   ((uint32\_t)0x0000000F)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04079}04079 \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM\_0                 ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04080}04080 \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM\_1                 ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04081}04081 \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM\_2                 ((uint32\_t)0x00000004)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04082}04082 \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM\_3                 ((uint32\_t)0x00000008)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04083}04083 \textcolor{preprocessor}{\#define USB\_OTG\_BCNT                    ((uint32\_t)0x00007FF0)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04085}04085 \textcolor{preprocessor}{\#define USB\_OTG\_DPID                    ((uint32\_t)0x00018000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04086}04086 \textcolor{preprocessor}{\#define USB\_OTG\_DPID\_0                  ((uint32\_t)0x00008000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04087}04087 \textcolor{preprocessor}{\#define USB\_OTG\_DPID\_1                  ((uint32\_t)0x00010000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04089}04089 \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS                  ((uint32\_t)0x001E0000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04090}04090 \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS\_0                ((uint32\_t)0x00020000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04091}04091 \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS\_1                ((uint32\_t)0x00040000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04092}04092 \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS\_2                ((uint32\_t)0x00080000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04093}04093 \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS\_3                ((uint32\_t)0x00100000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04095}04095 \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM                   ((uint32\_t)0x0000000F)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04096}04096 \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM\_0                 ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04097}04097 \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM\_1                 ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04098}04098 \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM\_2                 ((uint32\_t)0x00000004)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04099}04099 \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM\_3                 ((uint32\_t)0x00000008)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04101}04101 \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM                  ((uint32\_t)0x01E00000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04102}04102 \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM\_0                ((uint32\_t)0x00200000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04103}04103 \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM\_1                ((uint32\_t)0x00400000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04104}04104 \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM\_2                ((uint32\_t)0x00800000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04105}04105 \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM\_3                ((uint32\_t)0x01000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04107}04107 \textcolor{comment}{/********************  Bit definition for OTG register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04108}04108 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04109}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e22ae686ec18ff21f8f576178463115}{04109}} \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM                   ((uint32\_t)0x0000000F)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04110}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1901249182b97582cbe4a3644f31d20f}{04110}} \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM\_0                 ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04111}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabda64fd2296cefde4a9f304c0b5150e3}{04111}} \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM\_1                 ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04112}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e852ea3f7aca27ba6cd281d1fdc5117}{04112}} \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM\_2                 ((uint32\_t)0x00000004)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04113}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga045af9896fe21c27d155de0bb98eb3bb}{04113}} \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM\_3                 ((uint32\_t)0x00000008)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04114}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85cc2bdcb428f49f2de38db43a6da61b}{04114}} \textcolor{preprocessor}{\#define USB\_OTG\_BCNT                    ((uint32\_t)0x00007FF0)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04116}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba9fdf0a57d7a204dff9217d6b7e7a60}{04116}} \textcolor{preprocessor}{\#define USB\_OTG\_DPID                    ((uint32\_t)0x00018000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04117}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb8aeddd0bc7c194224de1c601c3aea}{04117}} \textcolor{preprocessor}{\#define USB\_OTG\_DPID\_0                  ((uint32\_t)0x00008000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04118}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8822d847cc21c903bfe427927f3ebd8f}{04118}} \textcolor{preprocessor}{\#define USB\_OTG\_DPID\_1                  ((uint32\_t)0x00010000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04120}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04a5d91a12a215c4eeeb06ce604c22e5}{04120}} \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS                  ((uint32\_t)0x001E0000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04121}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77111a987b72536f21bfd7bb08594b35}{04121}} \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS\_0                ((uint32\_t)0x00020000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04122}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa2fb9acefebdda4d1178fd41152354a}{04122}} \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS\_1                ((uint32\_t)0x00040000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04123}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab280bdccc1f515e8b031ca572a40dbeb}{04123}} \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS\_2                ((uint32\_t)0x00080000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04124}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad095ea293b9f4a79f215502575bc3c70}{04124}} \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS\_3                ((uint32\_t)0x00100000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04126}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91d336fd8272e4c22fc474e468b81af9}{04126}} \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM                   ((uint32\_t)0x0000000F)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04127}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61585b0ce43fd0b1e6b228598afc219c}{04127}} \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM\_0                 ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04128}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga483d3ad09cb1f0a2c0b162c8a55ed7c6}{04128}} \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM\_1                 ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04129}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2438798104047b9b51f8c773d02858a}{04129}} \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM\_2                 ((uint32\_t)0x00000004)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04130}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42c2df6bfed558ca73545573166296bf}{04130}} \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM\_3                 ((uint32\_t)0x00000008)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04132}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69105bca4abdabe5c66a1c44ae714776}{04132}} \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM                  ((uint32\_t)0x01E00000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04133}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a9a2d9f4d804f38e9ee29038139498d}{04133}} \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM\_0                ((uint32\_t)0x00200000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04134}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d93a3bde8de46b481691a1e87b36bfd}{04134}} \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM\_1                ((uint32\_t)0x00400000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04135}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f8be72a63a9942462f0752d5371e619}{04135}} \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM\_2                ((uint32\_t)0x00800000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04136}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b50095fee4cb94be4d1d02aadd3964e}{04136}} \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM\_3                ((uint32\_t)0x01000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04138}04138 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_GRXFSIZ register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04139}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga645e153273d36f18999be31a5f9c152b}{04139}} \textcolor{preprocessor}{\#define USB\_OTG\_GRXFSIZ\_RXFD                    ((uint32\_t)0x0000FFFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04141}04141 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DVBUSDIS register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04142}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga749c7152aea411faaaeec1b43afb43e5}{04142}} \textcolor{preprocessor}{\#define USB\_OTG\_DVBUSDIS\_VBUSDT                  ((uint32\_t)0x0000FFFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04144}04144 \textcolor{comment}{/********************  Bit definition for OTG register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04145}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7288bc9a03bd0068584bfbf7a00de132}{04145}} \textcolor{preprocessor}{\#define USB\_OTG\_NPTXFSA                 ((uint32\_t)0x0000FFFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04146}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa42909f04dfa46977d5d95ba84a81f7a}{04146}} \textcolor{preprocessor}{\#define USB\_OTG\_NPTXFD                  ((uint32\_t)0xFFFF0000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04147}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga878564768aedb86dd987f933edd56ded}{04147}} \textcolor{preprocessor}{\#define USB\_OTG\_TX0FSA                  ((uint32\_t)0x0000FFFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04148}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd6ed0dba3c92506928f19a8dae4a4cd}{04148}} \textcolor{preprocessor}{\#define USB\_OTG\_TX0FD                   ((uint32\_t)0xFFFF0000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04150}04150 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DVBUSPULSE register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04151}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dc9a44df3a6bf09319feb0ade70219b}{04151}} \textcolor{preprocessor}{\#define USB\_OTG\_DVBUSPULSE\_DVBUSP                  ((uint32\_t)0x00000FFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04153}04153 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_GNPTXSTS register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04154}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e0f0efb60ff9965a1ef407bb36b0c9b}{04154}} \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXFSAV                ((uint32\_t)0x0000FFFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04156}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dbb974d940609afd19b073574c40019}{04156}} \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV                ((uint32\_t)0x00FF0000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04157}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7731a3940c52add8741a9102d1d921b4}{04157}} \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_0              ((uint32\_t)0x00010000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04158}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaead027a78b6c561c4ab16a7b138373c}{04158}} \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_1              ((uint32\_t)0x00020000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04159}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0af12c08cce383a26e0eef3c6a6fa72}{04159}} \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_2              ((uint32\_t)0x00040000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04160}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga896f6671b046ebcba5dde1f267508c2f}{04160}} \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_3              ((uint32\_t)0x00080000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04161}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga207fc30605e39e471f9790f69e3fac74}{04161}} \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_4              ((uint32\_t)0x00100000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04162}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d2c61ea0a8811b95ea5880adf869e0b}{04162}} \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_5              ((uint32\_t)0x00200000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04163}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga787291b79ab2b19dcd87a188a8ad0c7b}{04163}} \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_6              ((uint32\_t)0x00400000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04164}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1212da7f367d7ccc3bb3db806c0293c}{04164}} \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_7              ((uint32\_t)0x00800000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04166}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga111271d7bfdc7155f029c2402d2bac41}{04166}} \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP                ((uint32\_t)0x7F000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04167}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e940aac39f5922c0b7c6ffa797ce691}{04167}} \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_0              ((uint32\_t)0x01000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04168}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ff80fe229f3a0ca31450cf037ad3117}{04168}} \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_1              ((uint32\_t)0x02000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04169}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb3f5554d1d052c25cba115f406d6f07}{04169}} \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_2              ((uint32\_t)0x04000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04170}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9fd208770d7a63c0c031fed2b650d19}{04170}} \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_3              ((uint32\_t)0x08000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04171}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga963a180ae1705b5161555d23fc8f9a1e}{04171}} \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_4              ((uint32\_t)0x10000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04172}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad681db11aef73b8b65b2528f31fa9668}{04172}} \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_5              ((uint32\_t)0x20000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04173}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba22a705c0bd9f3c18a22afcddd3edc4}{04173}} \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_6              ((uint32\_t)0x40000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04175}04175 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DTHRCTL register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04176}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90deedb84e953f01c80f382926cc07f7}{04176}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_NONISOTHREN             ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04177}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04e741a79f38ab24adc52bd7143af049}{04177}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_ISOTHREN                ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04179}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89abc875678e55dd6f0404d06fd71ac4}{04179}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN                ((uint32\_t)0x000007FC)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04180}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dc7e5363efa0a295aa92980b6cc04fa}{04180}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_0              ((uint32\_t)0x00000004)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04181}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77e5b0ffa7872b1a86a5c1b595e1010e}{04181}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_1              ((uint32\_t)0x00000008)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04182}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05f69f648818f4c055d939afc66946ae}{04182}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_2              ((uint32\_t)0x00000010)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04183}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf30c1d04c0cdd9d55beae15953ec7693}{04183}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_3              ((uint32\_t)0x00000020)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04184}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49b7ac9081652b86cba455dd0241ec67}{04184}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_4              ((uint32\_t)0x00000040)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04185}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5adde0e7e9543650a413afa08241a990}{04185}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_5              ((uint32\_t)0x00000080)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04186}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d34b0ad2fc0bb5c9fef41cf8d139a2}{04186}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_6              ((uint32\_t)0x00000100)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04187}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86ac850ea713f1545dcd207e2e5bd104}{04187}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_7              ((uint32\_t)0x00000200)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04188}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eafc52de58d4605d63ba125ceb08e93}{04188}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_8              ((uint32\_t)0x00000400)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04189}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccd6ccdda30038743b8857ec89c897d0}{04189}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHREN                 ((uint32\_t)0x00010000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04191}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33dd5d34180983c398a1944eafd47fac}{04191}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN                ((uint32\_t)0x03FE0000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04192}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfb6edd2de6ee8c4680a604711920b83}{04192}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_0              ((uint32\_t)0x00020000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04193}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga933148ffeb4784606b66a3229d77b921}{04193}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_1              ((uint32\_t)0x00040000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04194}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4208cac73e194db119277ed12a69eedd}{04194}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_2              ((uint32\_t)0x00080000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04195}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c499a8120b848257819105790c44aef}{04195}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_3              ((uint32\_t)0x00100000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04196}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b8e7493d15184845243110b44ef4e45}{04196}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_4              ((uint32\_t)0x00200000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04197}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1a10cc9b79775c3c0067a1b005862f0}{04197}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_5              ((uint32\_t)0x00400000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04198}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee1447a1041c5a2b2a88fd2edacb9cdf}{04198}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_6              ((uint32\_t)0x00800000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04199}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f753e4d8650b04a44a092c7581cda36}{04199}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_7              ((uint32\_t)0x01000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04200}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb2dbf9b5e747cff136273b67258c36e}{04200}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_8              ((uint32\_t)0x02000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04201}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gababbacdcc33bdd2be91513fd31c4efbc}{04201}} \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_ARPEN                   ((uint32\_t)0x08000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04203}04203 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DIEPEMPMSK register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04204}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8129b6a9f51c5131fb60ae0b92887af}{04204}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEMPMSK\_INEPTXFEM               ((uint32\_t)0x0000FFFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04206}04206 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DEACHINT register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04207}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc58bf6e4389a56f5482f3c3b9f0afae}{04207}} \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINT\_IEP1INT                 ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04208}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga303cb170236d7f710cc125fb1af37179}{04208}} \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINT\_OEP1INT                 ((uint32\_t)0x00020000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04210}04210 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_GCCFG register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04211}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c298cedbc73302fae613084ad098b22}{04211}} \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_PWRDWN                  ((uint32\_t)0x00010000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04212}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga048469450e7d634cafa2e5677e5182b3}{04212}} \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_I2CPADEN                ((uint32\_t)0x00020000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04213}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a0db31f98476dc46d77a77475c2991}{04213}} \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_VBUSASEN                ((uint32\_t)0x00040000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04214}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa57c29a5c04621f54b2125536d11b2}{04214}} \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_VBUSBSEN                ((uint32\_t)0x00080000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04215}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3caba9befa711f3bdeb99e0ed33d608}{04215}} \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_SOFOUTEN                ((uint32\_t)0x00100000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04216}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b38845c9338d0637983b3d81fc0c95d}{04216}} \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_NOVBUSSENS              ((uint32\_t)0x00200000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04218}04218 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DEACHINTMSK register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04219}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga258a2e60f2796217e28607252d4c57bf}{04219}} \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINTMSK\_IEP1INTM                ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04220}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fc88b5e76ded044e77ec4bebbe91ec5}{04220}} \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINTMSK\_OEP1INTM                ((uint32\_t)0x00020000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04222}04222 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_CID register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04223}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bad40ec1b2cb101eaa49a5605f7a097}{04223}} \textcolor{preprocessor}{\#define USB\_OTG\_CID\_PRODUCT\_ID              ((uint32\_t)0xFFFFFFFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04225}04225 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DIEPEACHMSK1 register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04226}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3720d0a07deae3c6ff0c6c30c03543c}{04226}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_XFRCM                   ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04227}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62e4b8c28bb41136e5d6d3de217e5afd}{04227}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_EPDM                    ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04228}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae910eb3d34714653d43579dcface4ead}{04228}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_TOM                     ((uint32\_t)0x00000008)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04229}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96b7b0c15d5b36f6f3925e51d56990ac}{04229}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_ITTXFEMSK               ((uint32\_t)0x00000010)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04230}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcc0f1fab9aac10d6edff07dde25d5bc}{04230}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_INEPNMM                 ((uint32\_t)0x00000020)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04231}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8ee1bc04de47f522a90619d57086b06}{04231}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_INEPNEM                 ((uint32\_t)0x00000040)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04232}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6c8f64ad39f7ca4fe195b0b03067866}{04232}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_TXFURM                  ((uint32\_t)0x00000100)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04233}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4445e5439cad7796d3fc5de74a2ed8}{04233}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_BIM                     ((uint32\_t)0x00000200)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04234}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4089e9aeb641963584d76c932f78e06}{04234}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_NAKM                    ((uint32\_t)0x00002000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04236}04236 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HPRT register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04237}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01b303083e66f3018e57dbb275b6f4b5}{04237}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PCSTS                   ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04238}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bd9f8a9da09f9d52f19b8e68551c285}{04238}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PCDET                   ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04239}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95ad10f10631095aeb7a27e0475242f0}{04239}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PENA                    ((uint32\_t)0x00000004)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04240}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d84be9a2f9c7f8750ee448c99164821}{04240}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PENCHNG                 ((uint32\_t)0x00000008)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04241}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4d510d6215d72faac65ad3109f009af}{04241}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_POCA                    ((uint32\_t)0x00000010)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04242}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc46d2c0e7f2525ad2d1dcb41c5e3814}{04242}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_POCCHNG                 ((uint32\_t)0x00000020)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04243}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga643fdc3285aa718952214857d15dadfb}{04243}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PRES                    ((uint32\_t)0x00000040)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04244}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98db6454c00ab942c1ca969ebb192f67}{04244}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PSUSP                   ((uint32\_t)0x00000080)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04245}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5741bb0728c8ccf320ef609699c3425a}{04245}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PRST                    ((uint32\_t)0x00000100)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04247}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0a3c8eb0d6b7eea1f4aaf60bb27b15c}{04247}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PLSTS                   ((uint32\_t)0x00000C00)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04248}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bbb5a9719331ba00d44ff01b267bf7d}{04248}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PLSTS\_0                 ((uint32\_t)0x00000400)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04249}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae87cecc544d0c1d8e778c3a598da9276}{04249}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PLSTS\_1                 ((uint32\_t)0x00000800)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04250}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20965e6de30c19d8b0f355f62680c180}{04250}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PPWR                    ((uint32\_t)0x00001000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04252}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01677a7e4ccb6c54d7bce0cba3899bfb}{04252}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PTCTL                   ((uint32\_t)0x0001E000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04253}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f4faf063b47c7bc83c090e6000e9162}{04253}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PTCTL\_0                 ((uint32\_t)0x00002000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04254}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga791b063b5e86ffbbfd6980f447408e83}{04254}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PTCTL\_1                 ((uint32\_t)0x00004000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04255}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6491b21dbe177ecb91628169d02b8c76}{04255}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PTCTL\_2                 ((uint32\_t)0x00008000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04256}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087d26522b46212d380ca5a1e1c16fed}{04256}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PTCTL\_3                 ((uint32\_t)0x00010000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04258}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a28ddd62304e263536ff9b5cd855ff5}{04258}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PSPD                    ((uint32\_t)0x00060000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04259}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac47d8caa24e4f5e6b66e4d70d549d5fa}{04259}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PSPD\_0                  ((uint32\_t)0x00020000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04260}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b8f7977f0d956d6955efd2640530f73}{04260}} \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PSPD\_1                  ((uint32\_t)0x00040000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04262}04262 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DOEPEACHMSK1 register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04263}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f709b5af2c771d66d240adef5d8be21}{04263}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_XFRCM                   ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04264}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga866580df1a60ef8b3347d63b1369f76e}{04264}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_EPDM                    ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04265}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga038706cd615636fe5bf10e6636b3c035}{04265}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_TOM                     ((uint32\_t)0x00000008)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04266}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace8821806fb4cb204d97dbb965e5067d}{04266}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_ITTXFEMSK               ((uint32\_t)0x00000010)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04267}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20d91d742e89a430937207cca6dd0a1a}{04267}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_INEPNMM                 ((uint32\_t)0x00000020)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04268}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73a879622564efeb3244262bf9419818}{04268}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_INEPNEM                 ((uint32\_t)0x00000040)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04269}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3ca9111b1b74380566ce72b6c985560}{04269}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_TXFURM                  ((uint32\_t)0x00000100)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04270}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa99f230d086cf41692cfab0c1aad0f26}{04270}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_BIM                     ((uint32\_t)0x00000200)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04271}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eecdae7aa0c9b1b40f219e8b0c18879}{04271}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_BERRM                   ((uint32\_t)0x00001000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04272}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98fa7db10f7b8e4998d30646a9e8e266}{04272}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_NAKM                    ((uint32\_t)0x00002000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04273}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcea3bd49b83367b4f62c554815770e}{04273}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_NYETM                   ((uint32\_t)0x00004000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04275}04275 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HPTXFSIZ register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04276}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62a28fc8c8ab16a52858febfbb0382ef}{04276}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXFSIZ\_PTXSA                   ((uint32\_t)0x0000FFFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04277}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85a628f9094f55c620b2846635803781}{04277}} \textcolor{preprocessor}{\#define USB\_OTG\_HPTXFSIZ\_PTXFD                   ((uint32\_t)0xFFFF0000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04279}04279 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DIEPCTL register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04280}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabda35dcaaa3faa8443bec36b9edc438e}{04280}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_MPSIZ                   ((uint32\_t)0x000007FF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04281}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52604d4a0d7b24ad619a2860003e8fe3}{04281}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_USBAEP                  ((uint32\_t)0x00008000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04282}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f908cbb98598542f631c746bc3a85a1}{04282}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EONUM\_DPID              ((uint32\_t)0x00010000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04283}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aa35782f7d920f0c6520db137bce768}{04283}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_NAKSTS                  ((uint32\_t)0x00020000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04285}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fc1b4e978ef3a22450da75f2608dff2}{04285}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPTYP                   ((uint32\_t)0x000C0000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04286}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4da4d418faa4245347a4ad3c1b8334d9}{04286}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPTYP\_0                 ((uint32\_t)0x00040000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04287}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2ca76cb985239ed613062b1087075ab}{04287}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPTYP\_1                 ((uint32\_t)0x00080000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04288}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab313ac4b4a0d85f45af3733d574cb9a9}{04288}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_STALL                   ((uint32\_t)0x00200000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04290}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2a4ce33e0e644c9439c9cce59b2edfa}{04290}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_TXFNUM                  ((uint32\_t)0x03C00000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04291}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0cd18c0071ac8c9676fbc010a07ef49}{04291}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_TXFNUM\_0                ((uint32\_t)0x00400000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04292}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e710b13ec4621897335fe9e18c7398c}{04292}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_TXFNUM\_1                ((uint32\_t)0x00800000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04293}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bf5811bde53bd29c3c91ab07fdc2a5b}{04293}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_TXFNUM\_2                ((uint32\_t)0x01000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04294}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae67a96234e062d1304a4af3afc938164}{04294}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_TXFNUM\_3                ((uint32\_t)0x02000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04295}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7aa93621e2379266fd2901742f9d652}{04295}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_CNAK                    ((uint32\_t)0x04000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04296}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04939f2cc7cab01a34b516197883c542}{04296}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_SNAK                    ((uint32\_t)0x08000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04297}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5ea132b2710076fcc0ef9ebaffe7e1e}{04297}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_SD0PID\_SEVNFRM          ((uint32\_t)0x10000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04298}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae874b1d1b15b4ada193bab411634a37a}{04298}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_SODDFRM                 ((uint32\_t)0x20000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04299}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cc396ddf6cd0c0781acec4e278aa815}{04299}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPDIS                   ((uint32\_t)0x40000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04300}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6951a1febc2510628114a0297170bce}{04300}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPENA                   ((uint32\_t)0x80000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04302}04302 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HCCHAR register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04303}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7d25c42363f797cf4c2c308006de784}{04303}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_MPSIZ                   ((uint32\_t)0x000007FF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04305}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0ac25b2f10b80c3f529c97f225be728}{04305}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPNUM                   ((uint32\_t)0x00007800)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04306}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fa97e03ed82c3f48b7b8ceb38db62bf}{04306}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPNUM\_0                 ((uint32\_t)0x00000800)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04307}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3898f15c5f3db168ab867f1dbfc8d3b}{04307}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPNUM\_1                 ((uint32\_t)0x00001000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04308}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb6e82877f06b262cc0ec2143821ebf3}{04308}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPNUM\_2                 ((uint32\_t)0x00002000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04309}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3977b57bb81f942fcdde8f4d5e9fe24}{04309}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPNUM\_3                 ((uint32\_t)0x00004000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04310}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga303898c1943aede8d1ed6b9f259b9d0c}{04310}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPDIR                   ((uint32\_t)0x00008000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04311}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20e48f56546fe73be76efe518c239114}{04311}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_LSDEV                   ((uint32\_t)0x00020000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04313}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dcca7cc02f8f9f2adf14fdd36b36055}{04313}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPTYP                   ((uint32\_t)0x000C0000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04314}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a360a7769f0c9ec5a44bdf11b0787b5}{04314}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPTYP\_0                 ((uint32\_t)0x00040000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04315}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88b483febece6e61c20347d02dd98b8e}{04315}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPTYP\_1                 ((uint32\_t)0x00080000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04317}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga373dce758b81f5555b484092be97f4f7}{04317}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_MC                      ((uint32\_t)0x00300000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04318}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f3c212ab7781f5f354c8081d4ef1a60}{04318}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_MC\_0                    ((uint32\_t)0x00100000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04319}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5ecb48ef55ed2a5c7cf5f4ab6f0fac9}{04319}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_MC\_1                    ((uint32\_t)0x00200000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04321}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1ef60bbb223f7605a2b58d99b0c1734}{04321}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD                     ((uint32\_t)0x1FC00000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04322}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3fd299a559b62badc881da2a5372ebc}{04322}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_0                   ((uint32\_t)0x00400000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04323}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172f14d42d36a6782891fc2bb8069258}{04323}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_1                   ((uint32\_t)0x00800000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04324}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dc7e9e1a9dee8376aaa948b7caf6f8e}{04324}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_2                   ((uint32\_t)0x01000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04325}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9209069e0fc607042c54ef7394aa6b61}{04325}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_3                   ((uint32\_t)0x02000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04326}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga835ff39312f6b7b6b8610cdf0dcd3b99}{04326}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_4                   ((uint32\_t)0x04000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04327}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ad8aecc4f86e9d3446691c747a48da}{04327}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_5                   ((uint32\_t)0x08000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04328}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0063e054d76ae8962838b7bf9d14ef2}{04328}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_6                   ((uint32\_t)0x10000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04329}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad866d817dedea4edb9514815ab3f5ae6}{04329}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_ODDFRM                  ((uint32\_t)0x20000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04330}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39de05e23016253698aa5348fffdf8a2}{04330}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_CHDIS                   ((uint32\_t)0x40000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04331}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e7dc29241b644b8bcce53440658c93f}{04331}} \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_CHENA                   ((uint32\_t)0x80000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04333}04333 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HCSPLT register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04334}04334 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04335}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fdaef6145025430a8d9d3742b11bf06}{04335}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR                 ((uint32\_t)0x0000007F)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04336}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga212d74a7af2379f1b7065bb46fbb9d2a}{04336}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_0               ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04337}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0704e2d889ef64707ab85a66962e1004}{04337}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_1               ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04338}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab33fa67bd58f2fa736d8f64bfbea4e5c}{04338}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_2               ((uint32\_t)0x00000004)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04339}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac813f65324490b9885be03ff12328185}{04339}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_3               ((uint32\_t)0x00000008)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04340}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6201a61e92821955efb64d3ccffb0da}{04340}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_4               ((uint32\_t)0x00000010)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04341}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2617f8146fa1656b415f31e9717fd875}{04341}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_5               ((uint32\_t)0x00000020)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04342}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c80e6a85b5960c708594433db74b713}{04342}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_6               ((uint32\_t)0x00000040)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04344}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01754e9ee191528767bb4e9c4acb92d8}{04344}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR                 ((uint32\_t)0x00003F80)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04345}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6181cfe518eacf85a1fac93dd66327ec}{04345}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_0               ((uint32\_t)0x00000080)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04346}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb05271f1a273bc14380c9ad00288701}{04346}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_1               ((uint32\_t)0x00000100)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04347}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1c70b3d92a311b13635ff67f491ec0}{04347}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_2               ((uint32\_t)0x00000200)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04348}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb8d9ca0465a572fa7be1afcfa430a8}{04348}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_3               ((uint32\_t)0x00000400)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04349}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad738cccdb8cd3c9db582d8f4aebc3e25}{04349}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_4               ((uint32\_t)0x00000800)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04350}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa7e01257224ccaedb6ac4b34b962cf}{04350}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_5               ((uint32\_t)0x00001000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04351}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32808c2fdb053958a30c5ca464534557}{04351}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_6               ((uint32\_t)0x00002000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04353}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8a144d40531b5f7565d81ca90012f2f}{04353}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_XACTPOS                 ((uint32\_t)0x0000C000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04354}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae22d65d33e06b57429f285a7ae7e655e}{04354}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_XACTPOS\_0               ((uint32\_t)0x00004000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04355}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d1c8241b689b9771dce804274470e08}{04355}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_XACTPOS\_1               ((uint32\_t)0x00008000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04356}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3f351343c90321b0a43d3a86902bff1}{04356}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_COMPLSPLT               ((uint32\_t)0x00010000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04357}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa189a5468eabc8d2e05b2c94660060e4}{04357}} \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_SPLITEN                 ((uint32\_t)0x80000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04359}04359 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HCINT register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04360}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga332b761dd88ddfacac9ebff6fced8846}{04360}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_XFRC                    ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04361}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4ecd695c1cc06335445a49780888bb1}{04361}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_CHH                     ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04362}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8b909ca659271857d9f3fcc817d8a4a}{04362}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_AHBERR                  ((uint32\_t)0x00000004)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04363}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe1d65156f846dcecac479a451b5109e}{04363}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_STALL                   ((uint32\_t)0x00000008)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04364}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga069dfb657cf84125520ec5e4f20b8da0}{04364}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_NAK                     ((uint32\_t)0x00000010)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04365}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bdbdb2fe8526b144ca06b537c5acdd0}{04365}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_ACK                     ((uint32\_t)0x00000020)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04366}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f54751dc8abdbd65c786d2736cc2038}{04366}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_NYET                    ((uint32\_t)0x00000040)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04367}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e34974081aceef1865b83e47d48d158}{04367}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_TXERR                   ((uint32\_t)0x00000080)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04368}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3b7e21abc4b3e5ea1eff06eb0850441}{04368}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_BBERR                   ((uint32\_t)0x00000100)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04369}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7805a112e2897572bffee4c25042cc9}{04369}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_FRMOR                   ((uint32\_t)0x00000200)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04370}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0089841c8301b5e572e29da28ef95467}{04370}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_DTERR                   ((uint32\_t)0x00000400)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04372}04372 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DIEPINT register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04373}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01f771d126cb58a8cb83841e08bec9b}{04373}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_XFRC                    ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04374}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657c139dc16514808c516bff6e523531}{04374}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_EPDISD                  ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04375}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga253fce8bc78be1504c85d684f232dc43}{04375}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_TOC                     ((uint32\_t)0x00000008)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04376}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0f91471274c3411579a7ede5a7d80f8}{04376}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_ITTXFE                  ((uint32\_t)0x00000010)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04377}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40fbe18a5838e768b9afca5c1695dbb3}{04377}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_INEPNE                  ((uint32\_t)0x00000040)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04378}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4770cce2b4f601e88fb512f6db688ec}{04378}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_TXFE                    ((uint32\_t)0x00000080)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04379}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga934d166eae0af7663585c903567ebe2b}{04379}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_TXFIFOUDRN              ((uint32\_t)0x00000100)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04380}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22983c7c561dedc17e8688d313a50fb0}{04380}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_BNA                     ((uint32\_t)0x00000200)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04381}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bf74048c663e9dcc21c282a8c7be576}{04381}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_PKTDRPSTS               ((uint32\_t)0x00000800)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04382}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga496c09a9096346e6141acc2464742b4c}{04382}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_BERR                    ((uint32\_t)0x00001000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04383}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d91e68b693b9c8ff6fb2236093975cf}{04383}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_NAK                     ((uint32\_t)0x00002000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04385}04385 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HCINTMSK register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04386}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3647bba98a8f2c2234aadb2f9441874}{04386}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_XFRCM                   ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04387}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f359b89c79fba4414e0838645f13a6b}{04387}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_CHHM                    ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04388}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf281bb6b61c559e8b068ab32114572af}{04388}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_AHBERR                  ((uint32\_t)0x00000004)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04389}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001d17d4511b40850fd7c338be250f08}{04389}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_STALLM                  ((uint32\_t)0x00000008)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04390}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51b9246da6c3a45ab697edc1cac74651}{04390}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_NAKM                    ((uint32\_t)0x00000010)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04391}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21eb5c0fa8aafa12a725ab52f85023d1}{04391}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_ACKM                    ((uint32\_t)0x00000020)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04392}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga059e35d45f848183cf19399ac1e21ff5}{04392}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_NYET                    ((uint32\_t)0x00000040)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04393}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5322b79193b042004614b21c391d4880}{04393}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_TXERRM                  ((uint32\_t)0x00000080)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04394}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ae263bd38eec1c423b0a70904b5099a}{04394}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_BBERRM                  ((uint32\_t)0x00000100)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04395}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2178eb0791f9ea69122edfbd567ba48}{04395}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_FRMORM                  ((uint32\_t)0x00000200)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04396}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ab7105e77ce288988037b1df3406ab3}{04396}} \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_DTERRM                  ((uint32\_t)0x00000400)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04398}04398 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DIEPTSIZ register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04399}04399 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04400}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5497667d259391162884390afd456f62}{04400}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTSIZ\_XFRSIZ                  ((uint32\_t)0x0007FFFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04401}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664b39d163f9f2e400aa9fe2577ffc06}{04401}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTSIZ\_PKTCNT                  ((uint32\_t)0x1FF80000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04402}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga428da482bfd499096cff02a3d8aa6738}{04402}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTSIZ\_MULCNT                  ((uint32\_t)0x60000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04403}04403 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HCTSIZ register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04404}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga983ec8ca0ffac66eea9219acb008fe9c}{04404}} \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_XFRSIZ                    ((uint32\_t)0x0007FFFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04405}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2177151366a5539b446104cb87d3059}{04405}} \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_PKTCNT                    ((uint32\_t)0x1FF80000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04406}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dcc4677244eb50d430a62870b90c30c}{04406}} \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_DOPING                    ((uint32\_t)0x80000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04407}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7037fb804f6e2a4a3e0c08bd3e345f18}{04407}} \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_DPID                      ((uint32\_t)0x60000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04408}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5509a0f869a4c7ba34f45be4b733b23}{04408}} \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_DPID\_0                    ((uint32\_t)0x20000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04409}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ae95b441c770521507da1d1d4c51d18}{04409}} \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_DPID\_1                    ((uint32\_t)0x40000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04411}04411 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DIEPDMA register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04412}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab177fc20463978ff09c399cb56e904bb}{04412}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPDMA\_DMAADDR                  ((uint32\_t)0xFFFFFFFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04414}04414 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HCDMA register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04415}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2980c7f7c60bf5ff4842dc9e363ea7b}{04415}} \textcolor{preprocessor}{\#define USB\_OTG\_HCDMA\_DMAADDR                    ((uint32\_t)0xFFFFFFFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04417}04417 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DTXFSTS register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04418}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1789e8c79b7a271a58f56cbff4bd03a}{04418}} \textcolor{preprocessor}{\#define USB\_OTG\_DTXFSTS\_INEPTFSAV                ((uint32\_t)0x0000FFFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04420}04420 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DIEPTXF register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04421}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga731c1eaaf15ec1b7f24e055172f7e0cf}{04421}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTXF\_INEPTXSA                 ((uint32\_t)0x0000FFFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04422}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga015ec5caee27272afa335fa9d5892a40}{04422}} \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTXF\_INEPTXFD                 ((uint32\_t)0xFFFF0000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04424}04424 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DOEPCTL register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04425}04425 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04426}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ebce086e91feb566f223ae07d01ff57}{04426}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_MPSIZ                     ((uint32\_t)0x000007FF)                      }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04427}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed242624f140356cc793039988d89df}{04427}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_USBAEP                    ((uint32\_t)0x00008000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04428}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1735002d3abf233ca0cbe473da2d8fb}{04428}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_NAKSTS                    ((uint32\_t)0x00020000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04429}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a06b55e9caa25873e734fb15cafbc51}{04429}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SD0PID\_SEVNFRM            ((uint32\_t)0x10000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04430}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77ddb336230fa5a497dbb2393a180ae6}{04430}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SODDFRM                   ((uint32\_t)0x20000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04431}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e347921b96b8435ec2ef6cc9b3470d8}{04431}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPTYP                     ((uint32\_t)0x000C0000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04432}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48b0660b499862424b72cd59bca9226e}{04432}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPTYP\_0                   ((uint32\_t)0x00040000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04433}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89595201dd98cc05712d046e98c142fd}{04433}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPTYP\_1                   ((uint32\_t)0x00080000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04434}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14ef1fba78e67a55f665495ae7f8732e}{04434}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SNPM                      ((uint32\_t)0x00100000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04435}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e6aea29335780171f8ce42aba031699}{04435}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_STALL                     ((uint32\_t)0x00200000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04436}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd05c0aa7833e7467e0ff66cfa1f20cb}{04436}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_CNAK                      ((uint32\_t)0x04000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04437}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05a3e120b2c56a13ff622b0a507f48ee}{04437}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SNAK                      ((uint32\_t)0x08000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04438}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf170f97217b0a2e3f66a33a67257674e}{04438}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPDIS                     ((uint32\_t)0x40000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04439}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8875f7311dfde66125b78dd715fd2d7c}{04439}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPENA                     ((uint32\_t)0x80000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04441}04441 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DOEPINT register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04442}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e51a7b1cc412e304246176c207cbcb8}{04442}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_XFRC                    ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04443}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32e18140ad2c7902fe788947cea557d2}{04443}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_EPDISD                  ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04444}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76444bdecd4d6def6c718ed1bb8e8b8c}{04444}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_STUP                    ((uint32\_t)0x00000008)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04445}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f4c92b08606cf934de16b353053dd78}{04445}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_OTEPDIS                 ((uint32\_t)0x00000010)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04446}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82261faaf818baade125d4de42f78fa5}{04446}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_B2BSTUP                 ((uint32\_t)0x00000040)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04447}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf63ba909dd472b7ce95b05e8ed984ac3}{04447}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_NYET                    ((uint32\_t)0x00004000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04449}04449 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DOEPTSIZ register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04450}04450 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04451}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab954bdd4334a2643622e3d33fee16ad5}{04451}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_XFRSIZ                  ((uint32\_t)0x0007FFFF)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04452}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7bc1fb16d2d5b7a8d92fce5a61a038f}{04452}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_PKTCNT                  ((uint32\_t)0x1FF80000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04454}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a99a82646ef5a7a7785bec2d07334b5}{04454}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_STUPCNT                 ((uint32\_t)0x60000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04455}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cabae65ef4f05c5314de57beed11000}{04455}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_STUPCNT\_0               ((uint32\_t)0x20000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04456}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b109418cfad831c4f292eb86d132f0e}{04456}} \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_STUPCNT\_1               ((uint32\_t)0x40000000)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04458}04458 \textcolor{comment}{/********************  Bit definition for PCGCCTL register  ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04459}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77cb2d7ab53783663a7a6dd457d3ba25}{04459}} \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_STOPCLK                 ((uint32\_t)0x00000001)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04460}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8756280c79db9bdd546f6dabce92849}{04460}} \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_GATECLK                 ((uint32\_t)0x00000002)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04461}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f07a7549ecc61ab2df0775ea177df12}{04461}} \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_PHYSUSP                 ((uint32\_t)0x00000010)            }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04475}04475 \textcolor{comment}{/******************************* ADC Instances ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04476}\mbox{\hyperlink{group___exported__macros_ga2204b62b378bcf08b3b9006c184c7c23}{04476}} \textcolor{preprocessor}{\#define IS\_ADC\_ALL\_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04477}04477  }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04478}04478 \textcolor{comment}{/******************************* CRC Instances ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04479}\mbox{\hyperlink{group___exported__macros_gaa514941a7f02f65eb27450c05e4e8dd1}{04479}} \textcolor{preprocessor}{\#define IS\_CRC\_ALL\_INSTANCE(INSTANCE) ((INSTANCE) == CRC)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04480}04480 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04481}04481 \textcolor{comment}{/******************************** DMA Instances *******************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04482}\mbox{\hyperlink{group___exported__macros_gafd60def465da605e33644e28072aee9c}{04482}} \textcolor{preprocessor}{\#define IS\_DMA\_STREAM\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == DMA1\_Stream0) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04483}04483 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA1\_Stream1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04484}04484 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA1\_Stream2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04485}04485 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA1\_Stream3) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04486}04486 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA1\_Stream4) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04487}04487 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA1\_Stream5) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04488}04488 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA1\_Stream6) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04489}04489 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA1\_Stream7) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04490}04490 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA2\_Stream0) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04491}04491 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA2\_Stream1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04492}04492 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA2\_Stream2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04493}04493 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA2\_Stream3) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04494}04494 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA2\_Stream4) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04495}04495 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA2\_Stream5) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04496}04496 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA2\_Stream6) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04497}04497 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA2\_Stream7))}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04498}04498 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04499}04499 \textcolor{comment}{/******************************* GPIO Instances *******************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04500}\mbox{\hyperlink{group___exported__macros_ga783626dd2431afebea836a102e318957}{04500}} \textcolor{preprocessor}{\#define IS\_GPIO\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04501}04501 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOB) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04502}04502 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOC) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04503}04503 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOD) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04504}04504 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOE) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04505}04505 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOH))}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04506}04506 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04507}04507 \textcolor{comment}{/******************************** I2C Instances *******************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04508}\mbox{\hyperlink{group___exported__macros_gacdf0149a4e8c41a6814c13613c38a6b2}{04508}} \textcolor{preprocessor}{\#define IS\_I2C\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04509}04509 \textcolor{preprocessor}{                                       ((INSTANCE) == I2C2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04510}04510 \textcolor{preprocessor}{                                       ((INSTANCE) == I2C3))}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04511}04511 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04512}04512 \textcolor{comment}{/******************************** I2S Instances *******************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04513}\mbox{\hyperlink{group___exported__macros_gadfab0fe964af4c2d5caa13ce8ec31524}{04513}} \textcolor{preprocessor}{\#define IS\_I2S\_INSTANCE(INSTANCE)  (((INSTANCE) == SPI2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04514}04514 \textcolor{preprocessor}{                                    ((INSTANCE) == SPI3))}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04515}04515 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04516}04516 \textcolor{comment}{/*************************** I2S Extended Instances ***************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04517}\mbox{\hyperlink{group___exported__macros_ga46d8a3fae3ae7d9c309fc87857924bc0}{04517}} \textcolor{preprocessor}{\#define IS\_I2S\_INSTANCE\_EXT(PERIPH)  (((INSTANCE) == SPI2)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04518}04518 \textcolor{preprocessor}{                                      ((INSTANCE) == SPI3)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04519}04519 \textcolor{preprocessor}{                                      ((INSTANCE) == I2S2ext) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04520}04520 \textcolor{preprocessor}{                                      ((INSTANCE) == I2S3ext))}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04521}04521 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04522}04522 \textcolor{comment}{/****************************** RTC Instances *********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04523}\mbox{\hyperlink{group___exported__macros_gab4230e8bd4d88adc4250f041d67375ce}{04523}} \textcolor{preprocessor}{\#define IS\_RTC\_ALL\_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04524}04524 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04525}04525 \textcolor{comment}{/******************************** SPI Instances *******************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04526}\mbox{\hyperlink{group___exported__macros_ga59c7619a86c03df3ebeb4bd8aaef982c}{04526}} \textcolor{preprocessor}{\#define IS\_SPI\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04527}04527 \textcolor{preprocessor}{                                       ((INSTANCE) == SPI2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04528}04528 \textcolor{preprocessor}{                                       ((INSTANCE) == SPI3) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04529}04529 \textcolor{preprocessor}{                                       ((INSTANCE) == SPI4))}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04530}04530 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04531}04531 \textcolor{comment}{/*************************** SPI Extended Instances ***************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04532}\mbox{\hyperlink{group___exported__macros_gab0369be2387a328b352e8e05599dfc36}{04532}} \textcolor{preprocessor}{\#define IS\_SPI\_ALL\_INSTANCE\_EXT(INSTANCE) (((INSTANCE) == SPI1)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04533}04533 \textcolor{preprocessor}{                                           ((INSTANCE) == SPI2)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04534}04534 \textcolor{preprocessor}{                                           ((INSTANCE) == SPI3)    || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04535}04535 \textcolor{preprocessor}{                                           ((INSTANCE) == I2S2ext) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04536}04536 \textcolor{preprocessor}{                                           ((INSTANCE) == I2S3ext))}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04537}04537 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04538}04538 \textcolor{comment}{/****************** TIM Instances : All supported instances *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04539}\mbox{\hyperlink{group___exported__macros_gaba506eb03409b21388d7c5a6401a4f98}{04539}} \textcolor{preprocessor}{\#define IS\_TIM\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04540}04540 \textcolor{preprocessor}{                                   ((INSTANCE) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04541}04541 \textcolor{preprocessor}{                                   ((INSTANCE) == TIM3)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04542}04542 \textcolor{preprocessor}{                                   ((INSTANCE) == TIM4)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04543}04543 \textcolor{preprocessor}{                                   ((INSTANCE) == TIM5)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04544}04544 \textcolor{preprocessor}{                                   ((INSTANCE) == TIM9)   || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04545}04545 \textcolor{preprocessor}{                                   ((INSTANCE) == TIM10)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04546}04546 \textcolor{preprocessor}{                                   ((INSTANCE) == TIM11))}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04547}04547 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04548}04548 \textcolor{comment}{/************* TIM Instances : at least 1 capture/compare channel *************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04549}\mbox{\hyperlink{group___exported__macros_ga0c02efc77b1bfb640d7f6593f58ad464}{04549}} \textcolor{preprocessor}{\#define IS\_TIM\_CC1\_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04550}04550 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM2)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04551}04551 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM3)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04552}04552 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM4)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04553}04553 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM5)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04554}04554 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM9)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04555}04555 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM10) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04556}04556 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM11))}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04557}04557 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04558}04558 \textcolor{comment}{/************ TIM Instances : at least 2 capture/compare channels *************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04559}\mbox{\hyperlink{group___exported__macros_ga6ef84d278cf917c7e420b94687b39c7c}{04559}} \textcolor{preprocessor}{\#define IS\_TIM\_CC2\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04560}04560 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04561}04561 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04562}04562 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04563}04563 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04564}04564 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM9))}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04565}04565 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04566}04566 \textcolor{comment}{/************ TIM Instances : at least 3 capture/compare channels *************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04567}\mbox{\hyperlink{group___exported__macros_ga0c37cb8f925fd43622cce7a4c00fd95e}{04567}} \textcolor{preprocessor}{\#define IS\_TIM\_CC3\_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04568}04568 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04569}04569 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04570}04570 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04571}04571 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM5))}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04572}04572 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04573}04573 \textcolor{comment}{/************ TIM Instances : at least 4 capture/compare channels *************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04574}\mbox{\hyperlink{group___exported__macros_gae72b7182a73d81c33196265b31091c07}{04574}} \textcolor{preprocessor}{\#define IS\_TIM\_CC4\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04575}04575 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04576}04576 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04577}04577 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04578}04578 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM5))}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04579}04579 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04580}04580 \textcolor{comment}{/******************** TIM Instances : Advanced-\/control timers *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04581}\mbox{\hyperlink{group___exported__macros_ga7e85353dbe9dc9d80ad06f0b935c12e1}{04581}} \textcolor{preprocessor}{\#define IS\_TIM\_ADVANCED\_INSTANCE(INSTANCE) ((INSTANCE) == TIM1)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04582}04582 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04583}04583 \textcolor{comment}{/******************* TIM Instances : Timer input XOR function *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04584}\mbox{\hyperlink{group___exported__macros_ga6e06388143bb7bb111c78a3686dd753a}{04584}} \textcolor{preprocessor}{\#define IS\_TIM\_XOR\_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04585}04585 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04586}04586 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04587}04587 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04588}04588 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM5))}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04589}04589 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04590}04590 \textcolor{comment}{/****************** TIM Instances : DMA requests generation (UDE) *************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04591}\mbox{\hyperlink{group___exported__macros_gad51d77b3bcc12a3a5c308d727b561371}{04591}} \textcolor{preprocessor}{\#define IS\_TIM\_DMA\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04592}04592 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04593}04593 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04594}04594 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04595}04595 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM5))}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04596}04596 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04597}04597 \textcolor{comment}{/************ TIM Instances : DMA requests generation (CCxDE) *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04598}\mbox{\hyperlink{group___exported__macros_gad80a186286ce3daa92249a8d52111aaf}{04598}} \textcolor{preprocessor}{\#define IS\_TIM\_DMA\_CC\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04599}04599 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04600}04600 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04601}04601 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04602}04602 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM5))}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04603}04603 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04604}04604 \textcolor{comment}{/************ TIM Instances : DMA requests generation (COMDE) *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04605}\mbox{\hyperlink{group___exported__macros_ga8111ef18a809cd882ef327399fdbfc8f}{04605}} \textcolor{preprocessor}{\#define IS\_TIM\_CCDMA\_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04606}04606 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04607}04607 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04608}04608 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04609}04609 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM5)) }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04610}04610 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04611}04611 \textcolor{comment}{/******************** TIM Instances : DMA burst feature ***********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04612}\mbox{\hyperlink{group___exported__macros_ga1ed43d4e9823446a1b9d43afc452f42e}{04612}} \textcolor{preprocessor}{\#define IS\_TIM\_DMABURST\_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04613}04613 \textcolor{preprocessor}{                                             ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04614}04614 \textcolor{preprocessor}{                                             ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04615}04615 \textcolor{preprocessor}{                                             ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04616}04616 \textcolor{preprocessor}{                                             ((INSTANCE) == TIM5))}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04617}04617 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04618}04618 \textcolor{comment}{/****** TIM Instances : master mode available (TIMx\_CR2.MMS available )********/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04619}\mbox{\hyperlink{group___exported__macros_ga98104b1522d066b0c20205ca179d0eba}{04619}} \textcolor{preprocessor}{\#define IS\_TIM\_MASTER\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04620}04620 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04621}04621 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04622}04622 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04623}04623 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04624}04624 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM9))}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04625}04625 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04626}04626 \textcolor{comment}{/*********** TIM Instances : Slave mode available (TIMx\_SMCR available )*******/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04627}\mbox{\hyperlink{group___exported__macros_ga3ba7d4187dba8dfb4ffd610312e8af14}{04627}} \textcolor{preprocessor}{\#define IS\_TIM\_SLAVE\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04628}04628 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04629}04629 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04630}04630 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04631}04631 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04632}04632 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM9))}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04633}04633 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04634}04634 \textcolor{comment}{/********************** TIM Instances : 32 bit Counter ************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04635}\mbox{\hyperlink{group___exported__macros_gac41867bf288927ff8ff10a85e67a591b}{04635}} \textcolor{preprocessor}{\#define IS\_TIM\_32B\_COUNTER\_INSTANCE(INSTANCE)(((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04636}04636 \textcolor{preprocessor}{                                              ((INSTANCE) == TIM5))}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04637}04637 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04638}04638 \textcolor{comment}{/***************** TIM Instances : external trigger input availabe ************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04639}\mbox{\hyperlink{group___exported__macros_gac71942c3817f1a893ef84fefe69496b7}{04639}} \textcolor{preprocessor}{\#define IS\_TIM\_ETR\_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04640}04640 \textcolor{preprocessor}{                                        ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04641}04641 \textcolor{preprocessor}{                                        ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04642}04642 \textcolor{preprocessor}{                                        ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04643}04643 \textcolor{preprocessor}{                                        ((INSTANCE) == TIM5))}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04644}04644 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04645}04645 \textcolor{comment}{/****************** TIM Instances : remapping capability **********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04646}\mbox{\hyperlink{group___exported__macros_ga6bb03cf116b07bfe1bd527f8ab61a7f9}{04646}} \textcolor{preprocessor}{\#define IS\_TIM\_REMAP\_INSTANCE(INSTANCE) (((INSTANCE) == TIM2)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04647}04647 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM5)  || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04648}04648 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM11))}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04649}04649 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04650}04650 \textcolor{comment}{/******************* TIM Instances : output(s) available **********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04651}\mbox{\hyperlink{group___exported__macros_ga6517a51ea79512a42bc53c718a77f18e}{04651}} \textcolor{preprocessor}{\#define IS\_TIM\_CCX\_INSTANCE(INSTANCE, CHANNEL) \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04652}04652 \textcolor{preprocessor}{    ((((INSTANCE) == TIM1) \&\&                  \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04653}04653 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04654}04654 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04655}04655 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04656}04656 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4)))           \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04657}04657 \textcolor{preprocessor}{    ||                                         \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04658}04658 \textcolor{preprocessor}{    (((INSTANCE) == TIM2) \&\&                   \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04659}04659 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04660}04660 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04661}04661 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04662}04662 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4)))           \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04663}04663 \textcolor{preprocessor}{    ||                                         \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04664}04664 \textcolor{preprocessor}{    (((INSTANCE) == TIM3) \&\&                   \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04665}04665 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04666}04666 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04667}04667 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04668}04668 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4)))           \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04669}04669 \textcolor{preprocessor}{    ||                                         \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04670}04670 \textcolor{preprocessor}{    (((INSTANCE) == TIM4) \&\&                   \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04671}04671 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04672}04672 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04673}04673 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04674}04674 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4)))           \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04675}04675 \textcolor{preprocessor}{    ||                                         \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04676}04676 \textcolor{preprocessor}{    (((INSTANCE) == TIM5) \&\&                   \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04677}04677 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04678}04678 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04679}04679 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04680}04680 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4)))           \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04681}04681 \textcolor{preprocessor}{    ||                                         \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04682}04682 \textcolor{preprocessor}{    (((INSTANCE) == TIM9) \&\&                   \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04683}04683 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04684}04684 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2)))           \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04685}04685 \textcolor{preprocessor}{    ||                                         \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04686}04686 \textcolor{preprocessor}{    (((INSTANCE) == TIM10) \&\&                  \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04687}04687 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1)))           \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04688}04688 \textcolor{preprocessor}{    ||                                         \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04689}04689 \textcolor{preprocessor}{    (((INSTANCE) == TIM11) \&\&                  \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04690}04690 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1))))}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04691}04691 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04692}04692 \textcolor{comment}{/************ TIM Instances : complementary output(s) available ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04693}\mbox{\hyperlink{group___exported__macros_ga7181cfd1649c4e65e24b7c863e94a54f}{04693}} \textcolor{preprocessor}{\#define IS\_TIM\_CCXN\_INSTANCE(INSTANCE, CHANNEL) \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04694}04694 \textcolor{preprocessor}{   ((((INSTANCE) == TIM1) \&\&                    \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04695}04695 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||           \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04696}04696 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||           \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04697}04697 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3))))}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04698}04698 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04699}04699 \textcolor{comment}{/******************** USART Instances : Synchronous mode **********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04700}\mbox{\hyperlink{group___exported__macros_gafbce654f84a7c994817453695ac91cbe}{04700}} \textcolor{preprocessor}{\#define IS\_USART\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04701}04701 \textcolor{preprocessor}{                                     ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04702}04702 \textcolor{preprocessor}{                                     ((INSTANCE) == USART6))}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04703}04703 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04704}04704 \textcolor{comment}{/******************** UART Instances : Asynchronous mode **********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04705}\mbox{\hyperlink{group___exported__macros_gacbd2efab4cd39d4867c4dbeacb87e84b}{04705}} \textcolor{preprocessor}{\#define IS\_UART\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04706}04706 \textcolor{preprocessor}{                                    ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04707}04707 \textcolor{preprocessor}{                                    ((INSTANCE) == USART6))}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04708}04708 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04709}04709 \textcolor{comment}{/****************** UART Instances : Hardware Flow control ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04710}\mbox{\hyperlink{group___exported__macros_gaf9a11d0720f3efa780126414a4ac50ad}{04710}} \textcolor{preprocessor}{\#define IS\_UART\_HWFLOW\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04711}04711 \textcolor{preprocessor}{                                           ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04712}04712 \textcolor{preprocessor}{                                           ((INSTANCE) == USART6))}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04713}04713 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04714}04714 \textcolor{comment}{/********************* UART Instances : Smard card mode ***********************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04715}\mbox{\hyperlink{group___exported__macros_gab2734c105403831749ccb34eeb058988}{04715}} \textcolor{preprocessor}{\#define IS\_SMARTCARD\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04716}04716 \textcolor{preprocessor}{                                         ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04717}04717 \textcolor{preprocessor}{                                         ((INSTANCE) == USART6))}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04718}04718 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04719}04719 \textcolor{comment}{/*********************** UART Instances : IRDA mode ***************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04720}\mbox{\hyperlink{group___exported__macros_ga98ae6698dc54d8441fce553a65bf5429}{04720}} \textcolor{preprocessor}{\#define IS\_IRDA\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04721}04721 \textcolor{preprocessor}{                                    ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04722}04722 \textcolor{preprocessor}{                                    ((INSTANCE) == USART6))     }}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04723}04723 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04724}04724 \textcolor{comment}{/****************************** IWDG Instances ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04725}\mbox{\hyperlink{group___exported__macros_gad9ec4c52f0572ee67d043e006f1d5e39}{04725}} \textcolor{preprocessor}{\#define IS\_IWDG\_ALL\_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04726}04726 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04727}04727 \textcolor{comment}{/****************************** WWDG Instances ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04728}\mbox{\hyperlink{group___exported__macros_gac2a8aaec233e19987232455643a04d6f}{04728}} \textcolor{preprocessor}{\#define IS\_WWDG\_ALL\_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG)}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04729}04729 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04730}04730 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04743}04743 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04744}04744 \}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04745}04745 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_cplusplus */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04746}04746 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04747}04747 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_STM32F401xE\_H */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04748}04748 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04749}04749 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04750}04750 }
\DoxyCodeLine{\Hypertarget{stm32f401xe_8h_source_l04751}04751 \textcolor{comment}{/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/}}

\end{DoxyCode}
