/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [16:0] _03_;
  wire [16:0] _04_;
  reg [3:0] _05_;
  wire [11:0] _06_;
  reg [3:0] _07_;
  wire [3:0] celloutsig_0_10z;
  wire [12:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire [13:0] celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire [20:0] celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [4:0] celloutsig_0_32z;
  wire [23:0] celloutsig_0_33z;
  wire [8:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [9:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire [9:0] celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire [7:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [3:0] celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [7:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [17:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [20:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_60z = ~((celloutsig_0_1z[5] | celloutsig_0_31z) & (celloutsig_0_32z[1] | celloutsig_0_54z));
  assign celloutsig_1_0z = ~((in_data[126] | in_data[175]) & (in_data[190] | in_data[104]));
  assign celloutsig_0_16z = ~((celloutsig_0_1z[13] | celloutsig_0_2z) & (celloutsig_0_9z[0] | celloutsig_0_7z[3]));
  assign celloutsig_0_29z = ~((celloutsig_0_5z | _02_) & (celloutsig_0_2z | celloutsig_0_15z[0]));
  assign celloutsig_0_38z = celloutsig_0_28z ^ celloutsig_0_6z[0];
  assign celloutsig_1_10z = celloutsig_1_8z[8] ^ celloutsig_1_0z;
  assign celloutsig_0_36z = { celloutsig_0_14z[5:1], celloutsig_0_6z } + { celloutsig_0_32z, celloutsig_0_13z };
  assign celloutsig_0_52z = { celloutsig_0_15z[3:0], celloutsig_0_4z, celloutsig_0_38z } + celloutsig_0_12z[9:0];
  assign celloutsig_0_59z = celloutsig_0_33z[17:10] + { celloutsig_0_9z[2], celloutsig_0_14z, celloutsig_0_17z };
  assign celloutsig_1_4z = { celloutsig_1_1z[6:4], celloutsig_1_3z } + celloutsig_1_1z[4:1];
  assign celloutsig_1_8z = { in_data[142:130], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z } + { celloutsig_1_1z[12:10], celloutsig_1_1z };
  assign celloutsig_0_9z = { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_8z } + { celloutsig_0_3z[9], celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_15z = { celloutsig_0_3z[6:2], celloutsig_0_8z } + celloutsig_0_7z[5:0];
  assign celloutsig_0_18z = { celloutsig_0_12z[6:4], celloutsig_0_9z, celloutsig_0_8z } + { celloutsig_0_3z[7:2], 1'h1 };
  assign celloutsig_0_19z = { celloutsig_0_9z[1:0], celloutsig_0_8z, celloutsig_0_4z } + { _04_[14:12], _02_, _04_[10:7] };
  assign celloutsig_0_20z = { celloutsig_0_1z[7], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_16z } + { celloutsig_0_18z[2:1], celloutsig_0_18z };
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _07_ <= 4'h0;
    else _07_ <= in_data[18:15];
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _05_ <= 4'h0;
    else _05_ <= celloutsig_1_4z;
  reg [11:0] _26_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _26_ <= 12'h000;
    else _26_ <= { celloutsig_0_1z[13:12], celloutsig_0_7z, celloutsig_0_9z };
  assign { _04_[16:12], _02_, _04_[10:6], _06_[0] } = _26_;
  reg [9:0] _27_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _27_ <= 10'h000;
    else _27_ <= in_data[54:45];
  assign { _03_[16], _00_, _03_[14:13], _01_, _03_[11:7] } = _27_;
  assign celloutsig_0_8z = { celloutsig_0_1z[11:10], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_3z[9:2], 1'h1 } == { _07_[3:1], celloutsig_0_3z[9:2], 1'h1, celloutsig_0_5z };
  assign celloutsig_0_30z = celloutsig_0_19z[6:0] == { celloutsig_0_24z, celloutsig_0_14z };
  assign celloutsig_1_3z = celloutsig_1_1z >= in_data[190:173];
  assign celloutsig_1_6z = celloutsig_1_4z[2:0] >= { in_data[140:139], celloutsig_1_0z };
  assign celloutsig_0_17z = { celloutsig_0_4z[2:1], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_12z, _04_[16:12], _02_, _04_[10:6], _06_[0], celloutsig_0_5z, _04_[16:12], _02_, _04_[10:6], _06_[0], celloutsig_0_16z } >= { in_data[39:38], celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_2z = celloutsig_0_1z[10:1] >= in_data[24:15];
  assign celloutsig_0_32z = { celloutsig_0_4z[1], celloutsig_0_13z } | celloutsig_0_15z[5:1];
  assign celloutsig_1_1z = in_data[134:117] | { in_data[127:111], celloutsig_1_0z };
  assign celloutsig_0_7z = in_data[27:21] | in_data[41:35];
  assign celloutsig_0_13z = celloutsig_0_6z | _07_;
  assign celloutsig_0_1z = { in_data[22:13], _07_ } | { in_data[64:63], _07_, _07_, _07_ };
  assign celloutsig_0_26z = celloutsig_0_1z[9:1] | { _04_[7], celloutsig_0_19z };
  assign celloutsig_0_31z = | { _03_[16], _03_[14], _00_ };
  assign celloutsig_0_54z = | { celloutsig_0_52z[8:2], _04_[16:12], _04_[10:6], celloutsig_0_36z, _02_, celloutsig_0_26z, _06_[0], celloutsig_0_9z, celloutsig_0_1z[12:5] };
  assign celloutsig_0_5z = | celloutsig_0_1z[12:5];
  assign celloutsig_1_5z = | { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_9z = | { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_24z = | { celloutsig_0_18z[4:2], celloutsig_0_6z };
  assign celloutsig_0_28z = | { celloutsig_0_13z[0], celloutsig_0_7z, _07_ };
  assign celloutsig_0_33z = { celloutsig_0_4z[2], celloutsig_0_21z[5:2], celloutsig_0_18z, celloutsig_0_24z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_20z } <<< { celloutsig_0_21z[20:8], celloutsig_0_4z[3:2], celloutsig_0_21z[5:4], celloutsig_0_29z, celloutsig_0_16z, celloutsig_0_30z, celloutsig_0_6z };
  assign celloutsig_1_2z = celloutsig_1_1z[6:4] <<< { celloutsig_1_1z[10], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_8z[8:5], celloutsig_1_10z } <<< { celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_0_10z = in_data[48:45] <<< { celloutsig_0_6z[2:0], celloutsig_0_8z };
  assign celloutsig_0_4z = { celloutsig_0_2z, _07_ } ~^ celloutsig_0_1z[10:6];
  assign celloutsig_0_6z = { celloutsig_0_3z[6:4], celloutsig_0_2z } ~^ celloutsig_0_3z[8:5];
  assign celloutsig_1_18z = { celloutsig_1_4z[2:0], _05_, celloutsig_1_10z } ~^ { in_data[120:114], celloutsig_1_9z };
  assign celloutsig_0_12z = { celloutsig_0_1z[3:2], celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z } ~^ { celloutsig_0_1z[10:6], celloutsig_0_6z, _07_ };
  assign celloutsig_0_14z = { celloutsig_0_12z[4:1], celloutsig_0_5z, celloutsig_0_5z } ~^ { celloutsig_0_3z[4], celloutsig_0_4z };
  assign { celloutsig_0_3z[2], celloutsig_0_3z[9:3] } = { celloutsig_0_2z, in_data[89:83] } ~^ { _07_[0], in_data[91:89], celloutsig_0_2z, _07_[3:1] };
  assign { celloutsig_0_21z[20:18], celloutsig_0_21z[3:0], celloutsig_0_21z[17], celloutsig_0_21z[15:9], celloutsig_0_21z[16], celloutsig_0_21z[8], celloutsig_0_21z[5:4] } = { celloutsig_0_15z[5:3], celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_4z[4], celloutsig_0_4z[1:0] } ~^ { celloutsig_0_15z[4], celloutsig_0_10z[3:2], celloutsig_0_14z[3:0], celloutsig_0_10z[1], celloutsig_0_3z[9:3], celloutsig_0_10z[0], celloutsig_0_3z[2], celloutsig_0_14z[5:4] };
  assign { _03_[15], _03_[12], _03_[6:3], _03_[1:0] } = { _00_, _01_, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_24z };
  assign { _04_[11], _04_[1] } = { _02_, celloutsig_0_16z };
  assign _06_[11:1] = { _04_[16:12], _02_, _04_[10:6] };
  assign celloutsig_0_21z[7:6] = celloutsig_0_4z[3:2];
  assign celloutsig_0_3z[1:0] = 2'h3;
  assign { out_data[135:128], out_data[100:96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_59z, celloutsig_0_60z };
endmodule
