// Seed: 4018214060
`define pp_4 0
module module_0 (
    input id_0,
    input id_1,
    output logic id_2,
    input logic id_3
);
  logic id_4;
  logic id_5;
  logic id_6;
  assign id_2 = !1;
  assign id_6 = 1'h0;
  logic id_7;
  logic id_8;
endmodule
