rm -f results.xml
make -f Makefile results.xml
make[1]: Entering directory '/nfs/home/zhaotiankun/workspace/ChipTest'
rm -f results.xml
MODULE=test_second TESTCASE= TOPLEVEL=Second TOPLEVEL_LANG=verilog \
 sim_build/simv +define+COCOTB_SIM=1  -full64 +dump_enable=1 +dump_start_cycle=0 +dump_fsdb

Warning-[RT_UO] Unsupported option
  Unsupported option '-full64' is ignored

Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version Q-2020.03-SP2_Full64; Runtime version Q-2020.03-SP2_Full64;  Apr 26 18:26 2024
     -.--ns INFO     gpi                                ..mbed/gpi_embed.cpp:76   in set_program_name_in_venv        Did not detect Python virtual environment. Using system-wide Python interpreter
     -.--ns INFO     gpi                                ../gpi/GpiCommon.cpp:101  in gpi_print_registered_impl       VPI registered
     0.00ns INFO     cocotb                             Running on Chronologic Simulation VCS Release version Q-2020.03-SP2_Full64
     0.00ns INFO     cocotb                             Running tests with cocotb v1.8.1 from /nfs/home/zhaotiankun/.local/lib/python3.11/site-packages/cocotb
     0.00ns INFO     cocotb                             Seeding Python random module with 1714127200
     0.00ns INFO     cocotb.regression                  Found test test_second.second_test
     0.00ns INFO     cocotb.regression                  running second_test (1/1)
*Verdi* Loading libsscore_vcs202003.so
FSDB Dumper for VCS, Release Verdi_S-2021.09-SP1, Linux x86_64/64bit, 11/29/2021
(C) 1996 - 2021 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file './test_second.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
0
0
1
2
3
4
    55.00ns INFO     cocotb.regression                  second_test passed
    55.00ns INFO     cocotb.regression                  **************************************************************************************
                                                        ** TEST                          STATUS  SIM TIME (ns)  REAL TIME (s)  RATIO (ns/s) **
                                                        **************************************************************************************
                                                        ** test_second.second_test        PASS          55.00           0.06        933.91  **
                                                        **************************************************************************************
                                                        ** TESTS=1 PASS=1 FAIL=0 SKIP=0                 55.00           0.63         86.90  **
                                                        **************************************************************************************
                                                        
$finish at simulation time                55001
           V C S   S i m u l a t i o n   R e p o r t 
Time: 55001 ps
CPU Time:      0.540 seconds;       Data structure size:   8.0Mb
Fri Apr 26 18:26:40 2024
make[1]: Leaving directory '/nfs/home/zhaotiankun/workspace/ChipTest'
