# system info Computer_System on 2022.03.06.09:55:28
system_info:
name,value
DEVICE,10M50DAF484C6GES
DEVICE_FAMILY,MAX 10
GENERATION_ID,1646581995
#
#
# Files generated for Computer_System on 2022.03.06.09:55:28
files:
filepath,kind,attributes,module,is_top
simulation/Computer_System.vhd,VHDL,,Computer_System,true
simulation/computer_system_rst_controller.vhd,VHDL,,Computer_System,false
simulation/computer_system_rst_controller_001.vhd,VHDL,,Computer_System,false
simulation/submodules/Computer_System_HEX3_HEX0.vhd,VHDL,,Computer_System_HEX3_HEX0,false
simulation/submodules/Computer_System_HEX5_HEX4.vhd,VHDL,,Computer_System_HEX5_HEX4,false
simulation/submodules/Computer_System_Interval_Timer.vhd,VHDL,,Computer_System_Interval_Timer,false
simulation/submodules/Computer_System_JTAG_UART.vhd,VHDL,,Computer_System_JTAG_UART,false
simulation/submodules/Computer_System_JTAG_to_FPGA_Bridge.vhd,VHDL,,Computer_System_JTAG_to_FPGA_Bridge,false
simulation/submodules/Computer_System_LEDs.vhd,VHDL,,Computer_System_LEDs,false
simulation/submodules/Computer_System_Nios2.v,VERILOG,,Computer_System_Nios2,false
simulation/submodules/fpoint_wrapper.v,VERILOG,,fpoint_wrapper,false
simulation/submodules/fpoint_qsys.v,VERILOG,,fpoint_wrapper,false
simulation/submodules/fpoint_hw_qsys.v,VERILOG,,fpoint_wrapper,false
simulation/submodules/Computer_System_Pushbuttons.vhd,VHDL,,Computer_System_Pushbuttons,false
simulation/submodules/Computer_System_SDRAM.vhd,VHDL,,Computer_System_SDRAM,false
simulation/submodules/Computer_System_SDRAM_test_component.vhd,VHDL,,Computer_System_SDRAM,false
simulation/submodules/Computer_System_Slider_Switches.vhd,VHDL,,Computer_System_Slider_Switches,false
simulation/submodules/Computer_System_System_PLL.vhd,VHDL,,Computer_System_System_PLL,false
simulation/submodules/altera_customins_master_translator.v,VERILOG,,altera_customins_master_translator,false
simulation/submodules/Computer_System_Nios2_custom_instruction_master_multi_xconnect.sv,SYSTEM_VERILOG,,Computer_System_Nios2_custom_instruction_master_multi_xconnect,false
simulation/submodules/altera_customins_slave_translator.sv,SYSTEM_VERILOG,,altera_customins_slave_translator,false
simulation/submodules/Computer_System_mm_interconnect_0.v,VERILOG,,Computer_System_mm_interconnect_0,false
simulation/submodules/Computer_System_irq_mapper.sv,SYSTEM_VERILOG,,Computer_System_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/altera_avalon_st_jtag_interface.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_dc_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_sld_node.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_clock_crosser.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_std_synchronizer_nocut.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_base.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_remover.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_inserter.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_jtag_interface.sdc,SDC,,altera_avalon_st_jtag_interface,false
simulation/submodules/Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv,SYSTEM_VERILOG,,Computer_System_JTAG_to_FPGA_Bridge_timing_adt,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/altera_avalon_st_bytes_to_packets.v,VERILOG,,altera_avalon_st_bytes_to_packets,false
simulation/submodules/altera_avalon_st_packets_to_bytes.v,VERILOG,,altera_avalon_st_packets_to_bytes,false
simulation/submodules/altera_avalon_packets_to_master.v,VERILOG,,altera_avalon_packets_to_master,false
simulation/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv,SYSTEM_VERILOG,,Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter,false
simulation/submodules/Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter.sv,SYSTEM_VERILOG,,Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter,false
simulation/submodules/Computer_System_Nios2_cpu.sdc,SDC,,Computer_System_Nios2_cpu,false
simulation/submodules/Computer_System_Nios2_cpu.v,VERILOG,,Computer_System_Nios2_cpu,false
simulation/submodules/Computer_System_Nios2_cpu_debug_slave_sysclk.v,VERILOG,,Computer_System_Nios2_cpu,false
simulation/submodules/Computer_System_Nios2_cpu_debug_slave_tck.v,VERILOG,,Computer_System_Nios2_cpu,false
simulation/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v,VERILOG,,Computer_System_Nios2_cpu,false
simulation/submodules/Computer_System_Nios2_cpu_nios2_waves.do,OTHER,,Computer_System_Nios2_cpu,false
simulation/submodules/Computer_System_Nios2_cpu_ociram_default_contents.dat,DAT,,Computer_System_Nios2_cpu,false
simulation/submodules/Computer_System_Nios2_cpu_ociram_default_contents.hex,HEX,,Computer_System_Nios2_cpu,false
simulation/submodules/Computer_System_Nios2_cpu_ociram_default_contents.mif,MIF,,Computer_System_Nios2_cpu,false
simulation/submodules/Computer_System_Nios2_cpu_rf_ram_a.dat,DAT,,Computer_System_Nios2_cpu,false
simulation/submodules/Computer_System_Nios2_cpu_rf_ram_a.hex,HEX,,Computer_System_Nios2_cpu,false
simulation/submodules/Computer_System_Nios2_cpu_rf_ram_a.mif,MIF,,Computer_System_Nios2_cpu,false
simulation/submodules/Computer_System_Nios2_cpu_rf_ram_b.dat,DAT,,Computer_System_Nios2_cpu,false
simulation/submodules/Computer_System_Nios2_cpu_rf_ram_b.hex,HEX,,Computer_System_Nios2_cpu,false
simulation/submodules/Computer_System_Nios2_cpu_rf_ram_b.mif,MIF,,Computer_System_Nios2_cpu,false
simulation/submodules/Computer_System_Nios2_cpu_test_bench.v,VERILOG,,Computer_System_Nios2_cpu,false
simulation/submodules/altera_up_altpll.v,VERILOG,,altera_up_altpll,false
simulation/submodules/altera_up_avalon_reset_from_locked_signal.v,VERILOG,,altera_up_avalon_reset_from_locked_signal,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/Computer_System_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_router,false
simulation/submodules/Computer_System_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_router_001,false
simulation/submodules/Computer_System_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_router_002,false
simulation/submodules/Computer_System_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_router_003,false
simulation/submodules/Computer_System_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_router_004,false
simulation/submodules/Computer_System_mm_interconnect_0_router_005.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_router_005,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_cmd_demux,false
simulation/submodules/Computer_System_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_cmd_demux_002,false
simulation/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_cmd_mux,false
simulation/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/Computer_System_mm_interconnect_0_rsp_demux_002.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_rsp_demux_002,false
simulation/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_rsp_mux,false
simulation/submodules/Computer_System_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,Computer_System_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002.vhd,VHDL,,Computer_System_mm_interconnect_0_avalon_st_adapter_002,false
simulation/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
simulation/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
Computer_System.HEX3_HEX0,Computer_System_HEX3_HEX0
Computer_System.HEX5_HEX4,Computer_System_HEX5_HEX4
Computer_System.Interval_Timer,Computer_System_Interval_Timer
Computer_System.Interval_Timer_2,Computer_System_Interval_Timer
Computer_System.JTAG_UART,Computer_System_JTAG_UART
Computer_System.JTAG_to_FPGA_Bridge,Computer_System_JTAG_to_FPGA_Bridge
Computer_System.JTAG_to_FPGA_Bridge.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
Computer_System.JTAG_to_FPGA_Bridge.timing_adt,Computer_System_JTAG_to_FPGA_Bridge_timing_adt
Computer_System.JTAG_to_FPGA_Bridge.fifo,altera_avalon_sc_fifo
Computer_System.JTAG_to_FPGA_Bridge.b2p,altera_avalon_st_bytes_to_packets
Computer_System.JTAG_to_FPGA_Bridge.p2b,altera_avalon_st_packets_to_bytes
Computer_System.JTAG_to_FPGA_Bridge.transacto,altera_avalon_packets_to_master
Computer_System.JTAG_to_FPGA_Bridge.b2p_adapter,Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter
Computer_System.JTAG_to_FPGA_Bridge.p2b_adapter,Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter
Computer_System.JTAG_to_FPGA_Bridge.rst_controller,altera_reset_controller
Computer_System.LEDs,Computer_System_LEDs
Computer_System.Nios2,Computer_System_Nios2
Computer_System.Nios2.cpu,Computer_System_Nios2_cpu
Computer_System.Nios2_Floating_Point,fpoint_wrapper
Computer_System.Pushbuttons,Computer_System_Pushbuttons
Computer_System.SDRAM,Computer_System_SDRAM
Computer_System.Slider_Switches,Computer_System_Slider_Switches
Computer_System.System_PLL,Computer_System_System_PLL
Computer_System.System_PLL.sys_pll,altera_up_altpll
Computer_System.System_PLL.reset_from_locked,altera_up_avalon_reset_from_locked_signal
Computer_System.Nios2_custom_instruction_master_translator,altera_customins_master_translator
Computer_System.Nios2_custom_instruction_master_multi_xconnect,Computer_System_Nios2_custom_instruction_master_multi_xconnect
Computer_System.Nios2_custom_instruction_master_multi_slave_translator0,altera_customins_slave_translator
Computer_System.mm_interconnect_0,Computer_System_mm_interconnect_0
Computer_System.mm_interconnect_0.Nios2_data_master_translator,altera_merlin_master_translator
Computer_System.mm_interconnect_0.JTAG_to_FPGA_Bridge_master_translator,altera_merlin_master_translator
Computer_System.mm_interconnect_0.Nios2_instruction_master_translator,altera_merlin_master_translator
Computer_System.mm_interconnect_0.JTAG_UART_avalon_jtag_slave_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.Nios2_debug_mem_slave_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.SDRAM_s1_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.LEDs_s1_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.HEX3_HEX0_s1_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.HEX5_HEX4_s1_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.Slider_Switches_s1_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.Pushbuttons_s1_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.Interval_Timer_s1_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.Interval_Timer_2_s1_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.Nios2_data_master_agent,altera_merlin_master_agent
Computer_System.mm_interconnect_0.JTAG_to_FPGA_Bridge_master_agent,altera_merlin_master_agent
Computer_System.mm_interconnect_0.Nios2_instruction_master_agent,altera_merlin_master_agent
Computer_System.mm_interconnect_0.JTAG_UART_avalon_jtag_slave_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.Nios2_debug_mem_slave_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.SDRAM_s1_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.LEDs_s1_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.HEX3_HEX0_s1_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.HEX5_HEX4_s1_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.Slider_Switches_s1_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.Pushbuttons_s1_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.Interval_Timer_s1_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.Interval_Timer_2_s1_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.JTAG_UART_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Nios2_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.SDRAM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.SDRAM_s1_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.LEDs_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.HEX3_HEX0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.HEX5_HEX4_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Slider_Switches_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Pushbuttons_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Interval_Timer_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Interval_Timer_2_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.router,Computer_System_mm_interconnect_0_router
Computer_System.mm_interconnect_0.router_001,Computer_System_mm_interconnect_0_router_001
Computer_System.mm_interconnect_0.router_002,Computer_System_mm_interconnect_0_router_002
Computer_System.mm_interconnect_0.router_003,Computer_System_mm_interconnect_0_router_003
Computer_System.mm_interconnect_0.router_006,Computer_System_mm_interconnect_0_router_003
Computer_System.mm_interconnect_0.router_007,Computer_System_mm_interconnect_0_router_003
Computer_System.mm_interconnect_0.router_008,Computer_System_mm_interconnect_0_router_003
Computer_System.mm_interconnect_0.router_009,Computer_System_mm_interconnect_0_router_003
Computer_System.mm_interconnect_0.router_010,Computer_System_mm_interconnect_0_router_003
Computer_System.mm_interconnect_0.router_011,Computer_System_mm_interconnect_0_router_003
Computer_System.mm_interconnect_0.router_012,Computer_System_mm_interconnect_0_router_003
Computer_System.mm_interconnect_0.router_004,Computer_System_mm_interconnect_0_router_004
Computer_System.mm_interconnect_0.router_005,Computer_System_mm_interconnect_0_router_005
Computer_System.mm_interconnect_0.JTAG_to_FPGA_Bridge_master_limiter,altera_merlin_traffic_limiter
Computer_System.mm_interconnect_0.SDRAM_s1_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_0.cmd_demux,Computer_System_mm_interconnect_0_cmd_demux
Computer_System.mm_interconnect_0.cmd_demux_001,Computer_System_mm_interconnect_0_cmd_demux_001
Computer_System.mm_interconnect_0.cmd_demux_002,Computer_System_mm_interconnect_0_cmd_demux_002
Computer_System.mm_interconnect_0.rsp_demux,Computer_System_mm_interconnect_0_cmd_demux_002
Computer_System.mm_interconnect_0.rsp_demux_001,Computer_System_mm_interconnect_0_cmd_demux_002
Computer_System.mm_interconnect_0.rsp_demux_003,Computer_System_mm_interconnect_0_cmd_demux_002
Computer_System.mm_interconnect_0.rsp_demux_004,Computer_System_mm_interconnect_0_cmd_demux_002
Computer_System.mm_interconnect_0.rsp_demux_005,Computer_System_mm_interconnect_0_cmd_demux_002
Computer_System.mm_interconnect_0.rsp_demux_006,Computer_System_mm_interconnect_0_cmd_demux_002
Computer_System.mm_interconnect_0.rsp_demux_007,Computer_System_mm_interconnect_0_cmd_demux_002
Computer_System.mm_interconnect_0.rsp_demux_008,Computer_System_mm_interconnect_0_cmd_demux_002
Computer_System.mm_interconnect_0.rsp_demux_009,Computer_System_mm_interconnect_0_cmd_demux_002
Computer_System.mm_interconnect_0.cmd_mux,Computer_System_mm_interconnect_0_cmd_mux
Computer_System.mm_interconnect_0.cmd_mux_001,Computer_System_mm_interconnect_0_cmd_mux
Computer_System.mm_interconnect_0.cmd_mux_003,Computer_System_mm_interconnect_0_cmd_mux
Computer_System.mm_interconnect_0.cmd_mux_004,Computer_System_mm_interconnect_0_cmd_mux
Computer_System.mm_interconnect_0.cmd_mux_005,Computer_System_mm_interconnect_0_cmd_mux
Computer_System.mm_interconnect_0.cmd_mux_006,Computer_System_mm_interconnect_0_cmd_mux
Computer_System.mm_interconnect_0.cmd_mux_007,Computer_System_mm_interconnect_0_cmd_mux
Computer_System.mm_interconnect_0.cmd_mux_008,Computer_System_mm_interconnect_0_cmd_mux
Computer_System.mm_interconnect_0.cmd_mux_009,Computer_System_mm_interconnect_0_cmd_mux
Computer_System.mm_interconnect_0.cmd_mux_002,Computer_System_mm_interconnect_0_cmd_mux_002
Computer_System.mm_interconnect_0.rsp_demux_002,Computer_System_mm_interconnect_0_rsp_demux_002
Computer_System.mm_interconnect_0.rsp_mux,Computer_System_mm_interconnect_0_rsp_mux
Computer_System.mm_interconnect_0.rsp_mux_001,Computer_System_mm_interconnect_0_rsp_mux_001
Computer_System.mm_interconnect_0.rsp_mux_002,Computer_System_mm_interconnect_0_rsp_mux_002
Computer_System.mm_interconnect_0.SDRAM_s1_rsp_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_0.SDRAM_s1_cmd_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter.error_adapter_0,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Computer_System.mm_interconnect_0.avalon_st_adapter_001,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Computer_System.mm_interconnect_0.avalon_st_adapter_003,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Computer_System.mm_interconnect_0.avalon_st_adapter_004,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Computer_System.mm_interconnect_0.avalon_st_adapter_005,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Computer_System.mm_interconnect_0.avalon_st_adapter_006,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Computer_System.mm_interconnect_0.avalon_st_adapter_007,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter_007.error_adapter_0,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Computer_System.mm_interconnect_0.avalon_st_adapter_008,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter_008.error_adapter_0,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Computer_System.mm_interconnect_0.avalon_st_adapter_009,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter_009.error_adapter_0,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Computer_System.mm_interconnect_0.avalon_st_adapter_002,Computer_System_mm_interconnect_0_avalon_st_adapter_002
Computer_System.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0
Computer_System.irq_mapper,Computer_System_irq_mapper
Computer_System.rst_controller,altera_reset_controller
Computer_System.rst_controller_001,altera_reset_controller
Computer_System.rst_controller,altera_reset_controller
Computer_System.rst_controller_001,altera_reset_controller
