{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1455923186317 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1455923186343 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 19 17:06:24 2016 " "Processing started: Fri Feb 19 17:06:24 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1455923186343 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455923186343 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiplier -c multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiplier -c multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455923186344 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1455923192357 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplier.sv 1 1 " "Using design file multiplier.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.sv" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/ECE385-Lab5-emeyer7-helsdin2/multiplier.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455923330839 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1455923330839 ""}
{ "Error" "EVRFX_SV_IMPLICIT_PORT_CONNECTS_REQUIRE_BINDING" "control multiplier.sv(46) " "SystemVerilog error at multiplier.sv(46): can't resolve implicit port connection(s) to instance \"control\" without a module declaration or an extern equivalent" {  } { { "multiplier.sv" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/ECE385-Lab5-emeyer7-helsdin2/multiplier.sv" 46 0 0 } }  } 0 10932 "SystemVerilog error at %2!s!: can't resolve implicit port connection(s) to instance \"%1!s!\" without a module declaration or an extern equivalent" 0 0 "Analysis & Synthesis" 0 -1 1455923330843 ""}
{ "Error" "EVRFX_SV_IMPLICIT_PORT_CONNECTS_REQUIRE_BINDING" "register_A multiplier.sv(65) " "SystemVerilog error at multiplier.sv(65): can't resolve implicit port connection(s) to instance \"register_A\" without a module declaration or an extern equivalent" {  } { { "multiplier.sv" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/ECE385-Lab5-emeyer7-helsdin2/multiplier.sv" 65 0 0 } }  } 0 10932 "SystemVerilog error at %2!s!: can't resolve implicit port connection(s) to instance \"%1!s!\" without a module declaration or an extern equivalent" 0 0 "Analysis & Synthesis" 0 -1 1455923330844 ""}
{ "Error" "EVRFX_SV_IMPLICIT_PORT_CONNECTS_REQUIRE_BINDING" "register_B multiplier.sv(76) " "SystemVerilog error at multiplier.sv(76): can't resolve implicit port connection(s) to instance \"register_B\" without a module declaration or an extern equivalent" {  } { { "multiplier.sv" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/ECE385-Lab5-emeyer7-helsdin2/multiplier.sv" 76 0 0 } }  } 0 10932 "SystemVerilog error at %2!s!: can't resolve implicit port connection(s) to instance \"%1!s!\" without a module declaration or an extern equivalent" 0 0 "Analysis & Synthesis" 0 -1 1455923330844 ""}
{ "Error" "EVRFX_SV_IMPLICIT_PORT_CONNECTS_REQUIRE_BINDING" "X_register multiplier.sv(87) " "SystemVerilog error at multiplier.sv(87): can't resolve implicit port connection(s) to instance \"X_register\" without a module declaration or an extern equivalent" {  } { { "multiplier.sv" "" { Text "C:/Users/Ryan Helsdingen/Documents/School/ECE 385/ECE385_Labs/Lab_Code/ECE385-Lab5-emeyer7-helsdin2/multiplier.sv" 87 0 0 } }  } 0 10932 "SystemVerilog error at %2!s!: can't resolve implicit port connection(s) to instance \"%1!s!\" without a module declaration or an extern equivalent" 0 0 "Analysis & Synthesis" 0 -1 1455923330845 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "775 " "Peak virtual memory: 775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1455923331836 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 19 17:08:51 2016 " "Processing ended: Fri Feb 19 17:08:51 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1455923331836 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:02:27 " "Elapsed time: 00:02:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1455923331836 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:35 " "Total CPU time (on all processors): 00:01:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1455923331836 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1455923331836 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1455923334296 ""}
