<profile>

<section name = "Vitis HLS Report for 'C_drain_IO_L1_out_15_x0'" level="0">
<item name = "Date">Sun Sep 18 12:13:34 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">top</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.317 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">9861, 9861, 32.867 us, 32.867 us, 9861, 9861, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- C_drain_IO_L1_out_15_x0_loop_1">7296, 7296, 114, -, -, 64, no</column>
<column name=" + C_drain_IO_L1_out_15_x0_loop_2">112, 112, 7, -, -, 16, no</column>
<column name="  ++ C_drain_IO_L1_out_15_x0_loop_3">2, 2, 1, -, -, 2, no</column>
<column name="- C_drain_IO_L1_out_15_x0_loop_4_C_drain_IO_L1_out_15_x0_loop_5_C_drain_IO_L1_out_15_x0_loop_6">2562, 2562, 4, 1, 1, 2560, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 268, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">2, -, 32, 33, -</column>
<column name="Multiplexer">-, -, -, 251, -</column>
<column name="Register">-, -, 488, 64, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="buf_data_split_V_U">C_drain_IO_L1_out_0_x0_buf_data_split_V, 0, 32, 33, 0, 2, 32, 1, 64</column>
<column name="local_C_V_U">C_drain_IO_L1_out_0_x0_local_C_V, 2, 0, 0, 0, 512, 64, 1, 32768</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln4688_fu_563_p2">+, 0, 0, 16, 9, 9</column>
<column name="add_ln691_395_fu_433_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln691_396_fu_499_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln691_397_fu_574_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln691_398_fu_352_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln691_399_fu_376_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln691_fu_321_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln890_167_fu_421_p2">+, 0, 0, 19, 12, 1</column>
<column name="add_ln890_fu_580_p2">+, 0, 0, 18, 11, 1</column>
<column name="and_ln4680_fu_485_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11_pp0_stage0_iter3">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state9_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op111_read_state9">and, 0, 0, 2, 1, 1</column>
<column name="cmp_i_i48_fu_459_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="cmp_i_i_mid1_fu_453_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln878_fu_387_p2">icmp, 0, 0, 8, 2, 3</column>
<column name="icmp_ln890_281_fu_427_p2">icmp, 0, 0, 12, 12, 12</column>
<column name="icmp_ln890_282_fu_370_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln890_283_fu_439_p2">icmp, 0, 0, 11, 11, 10</column>
<column name="icmp_ln890_284_fu_479_p2">icmp, 0, 0, 10, 6, 7</column>
<column name="icmp_ln890_fu_327_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln890_fu_505_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln4680_1_fu_465_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln4680_2_fu_527_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln4680_fu_445_p3">select, 0, 0, 5, 1, 1</column>
<column name="select_ln890_449_fu_511_p3">select, 0, 0, 6, 1, 1</column>
<column name="select_ln890_450_fu_535_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln890_451_fu_551_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln890_452_fu_586_p3">select, 0, 0, 11, 1, 1</column>
<column name="select_ln890_fu_491_p3">select, 0, 0, 4, 1, 4</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln4680_fu_473_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">54, 10, 1, 10</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_phi_reg_pp0_iter3_fifo_data_40_reg_305">14, 3, 64, 192</column>
<column name="buf_data_split_V_address0">20, 4, 1, 4</column>
<column name="buf_data_split_V_d0">14, 3, 32, 96</column>
<column name="c4_V_reg_261">9, 2, 4, 8</column>
<column name="c5_V_reg_283">9, 2, 5, 10</column>
<column name="c6_V_92_reg_294">9, 2, 6, 12</column>
<column name="c6_V_reg_208">9, 2, 7, 14</column>
<column name="c7_V_reg_219">9, 2, 5, 10</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_1_8_x0130_blk_n">9, 2, 1, 2</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_1_9_x0131_blk_n">9, 2, 1, 2</column>
<column name="fifo_C_drain_PE_8_1_x0104_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten13_reg_250">9, 2, 12, 24</column>
<column name="indvar_flatten_reg_272">9, 2, 11, 22</column>
<column name="local_C_V_address0">14, 3, 9, 27</column>
<column name="n_V_reg_230">9, 2, 2, 4</column>
<column name="p_Val2_s_reg_241">9, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln691_398_reg_623">5, 0, 5, 0</column>
<column name="add_ln691_reg_604">7, 0, 7, 0</column>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_fifo_data_40_reg_305">64, 0, 64, 0</column>
<column name="ap_phi_reg_pp0_iter2_fifo_data_40_reg_305">64, 0, 64, 0</column>
<column name="ap_phi_reg_pp0_iter3_fifo_data_40_reg_305">64, 0, 64, 0</column>
<column name="buf_data_split_V_addr_114_reg_618">1, 0, 1, 0</column>
<column name="c4_V_reg_261">4, 0, 4, 0</column>
<column name="c5_V_reg_283">5, 0, 5, 0</column>
<column name="c6_V_92_reg_294">6, 0, 6, 0</column>
<column name="c6_V_reg_208">7, 0, 7, 0</column>
<column name="c7_V_reg_219">5, 0, 5, 0</column>
<column name="div_i_i120_udiv_reg_613">5, 0, 5, 0</column>
<column name="icmp_ln890_281_reg_655">1, 0, 1, 0</column>
<column name="indvar_flatten13_reg_250">12, 0, 12, 0</column>
<column name="indvar_flatten_reg_272">11, 0, 11, 0</column>
<column name="local_C_V_addr_40_reg_673">9, 0, 9, 0</column>
<column name="local_C_V_addr_reg_628">9, 0, 9, 0</column>
<column name="n_V_reg_230">2, 0, 2, 0</column>
<column name="p_Val2_s_reg_241">64, 0, 64, 0</column>
<column name="select_ln4680_1_reg_659">1, 0, 1, 0</column>
<column name="icmp_ln890_281_reg_655">64, 32, 1, 0</column>
<column name="select_ln4680_1_reg_659">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, C_drain_IO_L1_out_15_x0, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, C_drain_IO_L1_out_15_x0, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, C_drain_IO_L1_out_15_x0, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, C_drain_IO_L1_out_15_x0, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, C_drain_IO_L1_out_15_x0, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, C_drain_IO_L1_out_15_x0, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, C_drain_IO_L1_out_15_x0, return value</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_1_9_x0131_dout">in, 64, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_1_9_x0131, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_1_9_x0131_empty_n">in, 1, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_1_9_x0131, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_1_9_x0131_read">out, 1, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_1_9_x0131, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_1_8_x0130_din">out, 64, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_1_8_x0130, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_1_8_x0130_full_n">in, 1, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_1_8_x0130, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_1_8_x0130_write">out, 1, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_1_8_x0130, pointer</column>
<column name="fifo_C_drain_PE_8_1_x0104_dout">in, 32, ap_fifo, fifo_C_drain_PE_8_1_x0104, pointer</column>
<column name="fifo_C_drain_PE_8_1_x0104_empty_n">in, 1, ap_fifo, fifo_C_drain_PE_8_1_x0104, pointer</column>
<column name="fifo_C_drain_PE_8_1_x0104_read">out, 1, ap_fifo, fifo_C_drain_PE_8_1_x0104, pointer</column>
</table>
</item>
</section>
</profile>
