arch                                                     	circuit        	script_params	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_outputs	num_memories	num_mult	vpr_revision	vpr_status	max_vpr_mem	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	routed_wirelength	logic_block_area_total	logic_block_area_used	routing_area_total	routing_area_per_tile	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_route_time
k4_N8_topology-0.85sL2-0.15gL4-on-cb-off-sb_22nm_22nm.xml	ch_intrinsics.v	common       	2.33                 	     	0.04           	9048        	9        	0.01          	-1          	-1          	32916      	-1      	-1         	107    	99    	130        	1           	0       	0c93d6a     	success   	67012      	378                	508                  	307                 	337                   	15          	15           	225              	memory                   	auto       	0.08     	3139                 	0.90      	1.52334       	-162.433            	-1.52334            	1789             	1.16234e+06           	500048               	2.18874e+06       	9727.71              	15                               	1.89517            	-181.893 	-1.89517 	0       	0       	0.81                
