// Seed: 723394650
module module_0 #(
    parameter id_1 = 32'd39,
    parameter id_2 = 32'd34
) ();
  wire  _id_1;
  logic _id_2;
  ;
  wire id_3[id_1  <=  (  id_2  ) : 1];
  ;
endmodule
module module_1 #(
    parameter id_12 = 32'd88,
    parameter id_14 = 32'd26
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8[id_12 : 1],
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    _id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  input wire id_22;
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  output wire id_17;
  input wire id_16;
  output wor id_15;
  input wire _id_14;
  inout wire id_13;
  inout wire _id_12;
  output tri0 id_11;
  inout wire id_10;
  output wire id_9;
  output logic [7:0] id_8;
  input wire id_7;
  inout wire id_6;
  inout reg id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_15 = 1'd0;
  logic id_23;
  logic [7:0][1] id_24;
  module_0 modCall_1 ();
  always id_5 <= id_24[id_14];
  assign id_11 = 1;
endmodule
