Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.50 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.50 secs
 
--> Reading design: SB_N2BCONV.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SB_N2BCONV.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SB_N2BCONV"
Output Format                      : NGC
Target Device                      : xc3s200-4-pq208

---- Source Options
Top Module Name                    : SB_N2BCONV
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "SB_N2BCONV.v" in library work
Module <SB_N2BCONV> compiled
No errors in compilation
Analysis of file <"SB_N2BCONV.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <SB_N2BCONV> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <SB_N2BCONV>.
Module <SB_N2BCONV> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <SB_N2BCONV>.
    Related source file is "SB_N2BCONV.v".
WARNING:Xst:647 - Input <data<31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 28-bit register for signal <bcd>.
    Found 7-bit register for signal <exp>.
    Found 2-bit register for signal <instate>.
    Found 4-bit adder for signal <$add0000> created at line 40.
    Found 4-bit adder for signal <$add0001> created at line 41.
    Found 4-bit adder for signal <$add0002> created at line 42.
    Found 4-bit adder for signal <$add0003> created at line 43.
    Found 4-bit adder for signal <$add0004> created at line 44.
    Found 4-bit adder for signal <$add0005> created at line 45.
    Found 4-bit adder for signal <$add0006> created at line 46.
    Found 4-bit adder for signal <$add0007> created at line 100.
    Found 10-bit adder for signal <$sub0000> created at line 51.
    Found 10-bit subtractor for signal <$sub0001> created at line 78.
    Found 4-bit adder for signal <add0000$addsub0000> created at line 40.
    Found 4-bit comparator greater for signal <add0000$cmp_gt0000> created at line 40.
    Found 4-bit adder for signal <add0001$addsub0000> created at line 41.
    Found 4-bit comparator greater for signal <add0001$cmp_gt0000> created at line 41.
    Found 4-bit adder for signal <add0002$addsub0000> created at line 42.
    Found 4-bit comparator greater for signal <add0002$cmp_gt0000> created at line 42.
    Found 4-bit adder for signal <add0003$addsub0000> created at line 43.
    Found 4-bit comparator greater for signal <add0003$cmp_gt0000> created at line 43.
    Found 4-bit adder for signal <add0004$addsub0000> created at line 44.
    Found 4-bit comparator greater for signal <add0004$cmp_gt0000> created at line 44.
    Found 4-bit adder for signal <add0005$addsub0000> created at line 45.
    Found 4-bit comparator greater for signal <add0005$cmp_gt0000> created at line 45.
    Found 1-bit 4-to-1 multiplexer for signal <bcd_0$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <bcd_1$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <bcd_10$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <bcd_11$mux0000>.
    Found 5-bit adder for signal <bcd_11_8$add0000> created at line 61.
    Found 1-bit 4-to-1 multiplexer for signal <bcd_12$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <bcd_13$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <bcd_14$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <bcd_15$mux0000>.
    Found 5-bit adder for signal <bcd_15_12$add0000> created at line 60.
    Found 1-bit 4-to-1 multiplexer for signal <bcd_16$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <bcd_17$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <bcd_18$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <bcd_19$mux0000>.
    Found 5-bit adder for signal <bcd_19_16$add0000> created at line 59.
    Found 1-bit 4-to-1 multiplexer for signal <bcd_2$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <bcd_20$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <bcd_21$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <bcd_22$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <bcd_23$mux0000>.
    Found 5-bit adder for signal <bcd_23_20$add0000> created at line 58.
    Found 1-bit 4-to-1 multiplexer for signal <bcd_24$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <bcd_25$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <bcd_26$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <bcd_27$mux0000>.
    Found 5-bit adder for signal <bcd_27_24$add0000> created at line 57.
    Found 1-bit 4-to-1 multiplexer for signal <bcd_3$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <bcd_4$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <bcd_5$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <bcd_6$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <bcd_7$mux0000>.
    Found 5-bit adder for signal <bcd_7_4$add0000> created at line 62.
    Found 1-bit 4-to-1 multiplexer for signal <bcd_8$mux0000>.
    Found 1-bit 4-to-1 multiplexer for signal <bcd_9$mux0000>.
    Found 8-bit register for signal <cnt>.
    Found 8-bit 4-to-1 multiplexer for signal <cnt$mux0000> created at line 112.
    Found 8-bit adder for signal <cnt$share0000> created at line 112.
    Found 8-bit comparator lessequal for signal <exp$cmp_ge0000> created at line 50.
    Found 10-bit comparator greatequal for signal <exp$cmp_ge0001> created at line 51.
    Found 10-bit comparator greatequal for signal <exp$cmp_ge0002> created at line 78.
    Found 4-bit comparator greater for signal <exp$cmp_gt0000> created at line 83.
    Found 7-bit addsub for signal <exp$share0000>.
    Found 8-bit comparator greatequal for signal <instate$cmp_ge0000> created at line 38.
    Found 2-bit 4-to-1 multiplexer for signal <instate$mux0000>.
    Summary:
	inferred  45 D-type flip-flop(s).
	inferred  24 Adder/Subtractor(s).
	inferred  11 Comparator(s).
	inferred  39 Multiplexer(s).
Unit <SB_N2BCONV> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 24
 10-bit adder                                          : 1
 10-bit subtractor                                     : 1
 4-bit adder                                           : 14
 5-bit adder                                           : 6
 7-bit addsub                                          : 1
 8-bit adder                                           : 1
# Registers                                            : 31
 1-bit register                                        : 28
 2-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 11
 10-bit comparator greatequal                          : 2
 4-bit comparator greater                              : 7
 8-bit comparator greatequal                           : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 31
 1-bit 23-to-1 multiplexer                             : 1
 1-bit 4-to-1 multiplexer                              : 28
 2-bit 4-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 24
 10-bit adder                                          : 1
 10-bit subtractor                                     : 1
 4-bit adder                                           : 14
 5-bit adder                                           : 6
 7-bit addsub                                          : 1
 8-bit adder                                           : 1
# Registers                                            : 45
 Flip-Flops                                            : 45
# Comparators                                          : 11
 10-bit comparator greatequal                          : 2
 4-bit comparator greater                              : 7
 8-bit comparator greatequal                           : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 31
 1-bit 23-to-1 multiplexer                             : 1
 1-bit 4-to-1 multiplexer                              : 28
 2-bit 4-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <SB_N2BCONV> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SB_N2BCONV, actual ratio is 9.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 45
 Flip-Flops                                            : 45

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : SB_N2BCONV.ngr
Top Level Output File Name         : SB_N2BCONV
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 71

Cell Usage :
# BELS                             : 390
#      INV                         : 2
#      LUT1                        : 1
#      LUT2                        : 20
#      LUT2_D                      : 1
#      LUT2_L                      : 2
#      LUT3                        : 72
#      LUT3_D                      : 6
#      LUT3_L                      : 1
#      LUT4                        : 175
#      LUT4_D                      : 18
#      LUT4_L                      : 32
#      MUXCY                       : 14
#      MUXF5                       : 41
#      MUXF6                       : 3
#      MUXF7                       : 1
#      VCC                         : 1
# FlipFlops/Latches                : 45
#      FD                          : 7
#      FDE                         : 35
#      FDR                         : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 69
#      IBUF                        : 32
#      OBUF                        : 37
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-4 

 Number of Slices:                      174  out of   1920     9%  
 Number of Slice Flip Flops:             45  out of   3840     1%  
 Number of 4 input LUTs:                330  out of   3840     8%  
 Number of IOs:                          71
 Number of bonded IOBs:                  70  out of    141    49%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 45    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 11.498ns (Maximum Frequency: 86.969MHz)
   Minimum input arrival time before clock: 14.107ns
   Maximum output required time after clock: 8.280ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 11.498ns (frequency: 86.969MHz)
  Total number of paths / destination ports: 4237 / 46
-------------------------------------------------------------------------
Delay:               11.498ns (Levels of Logic = 13)
  Source:            cnt_0 (FF)
  Destination:       exp_6 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cnt_0 to exp_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             16   0.720   1.432  cnt_0 (cnt_0)
     LUT2:I1->O            1   0.551   0.000  Mcompar_exp_cmp_ge0002_lut<0> (Mcompar_exp_cmp_ge0002_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Mcompar_exp_cmp_ge0002_cy<0> (Mcompar_exp_cmp_ge0002_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_exp_cmp_ge0002_cy<1> (Mcompar_exp_cmp_ge0002_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_exp_cmp_ge0002_cy<2> (Mcompar_exp_cmp_ge0002_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_exp_cmp_ge0002_cy<3> (Mcompar_exp_cmp_ge0002_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_exp_cmp_ge0002_cy<4> (Mcompar_exp_cmp_ge0002_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_exp_cmp_ge0002_cy<5> (Mcompar_exp_cmp_ge0002_cy<5>)
     MUXCY:CI->O           2   0.303   0.903  Mcompar_exp_cmp_ge0002_cy<6> (Mcompar_exp_cmp_ge0002_cy<6>)
     LUT4_D:I3->O         53   0.551   2.041  Mcompar_exp_cmp_ge0002_cy<8>1 (exp_cmp_ge0002)
     LUT4:I2->O            7   0.551   1.092  exp_mux0000<6>11 (N11)
     LUT4:I3->O            1   0.551   0.000  exp_mux0000<6>_SW0_SW3_F (N107)
     MUXF5:I0->O           1   0.360   0.869  exp_mux0000<6>_SW0_SW3 (N40)
     LUT3:I2->O            1   0.551   0.000  exp_mux0000<6> (exp_mux0000<6>)
     FDE:D                     0.203          exp_6
    ----------------------------------------
    Total                     11.498ns (5.161ns logic, 6.337ns route)
                                       (44.9% logic, 55.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 7428 / 73
-------------------------------------------------------------------------
Offset:              14.107ns (Levels of Logic = 10)
  Source:            data<25> (PAD)
  Destination:       exp_6 (FF)
  Destination Clock: clk rising

  Data Path: data<25> to exp_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.821   1.261  data_25_IBUF (Madd__sub0000_lut<2>)
     LUT4:I1->O            5   0.551   0.947  exp_cmp_ge0000115 (Madd__sub0000_cy<3>)
     LUT4:I3->O            1   0.551   1.140  Madd__sub0000_xor<6>11 (_sub0000<6>)
     LUT2:I0->O            1   0.551   0.000  Mcompar_exp_cmp_ge0001_lut<6> (Mcompar_exp_cmp_ge0001_lut<6>)
     MUXCY:S->O            2   0.739   0.903  Mcompar_exp_cmp_ge0001_cy<6> (Mcompar_exp_cmp_ge0001_cy<6>)
     LUT4_D:I3->O         55   0.551   2.053  Mcompar_exp_cmp_ge0001_cy<8>1 (exp_cmp_ge0001)
     LUT3:I2->O            1   0.551   0.827  exp_mux0000<6>_SW0_SW0 (N19)
     LUT4:I3->O            1   0.551   0.000  exp_mux0000<6>_SW0_SW2_F (N105)
     MUXF5:I0->O           1   0.360   0.996  exp_mux0000<6>_SW0_SW2 (N39)
     LUT3:I1->O            1   0.551   0.000  exp_mux0000<6> (exp_mux0000<6>)
     FDE:D                     0.203          exp_6
    ----------------------------------------
    Total                     14.107ns (5.980ns logic, 8.127ns route)
                                       (42.4% logic, 57.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 37 / 37
-------------------------------------------------------------------------
Offset:              8.280ns (Levels of Logic = 1)
  Source:            instate_0 (FF)
  Destination:       instate<0> (PAD)
  Source Clock:      clk rising

  Data Path: instate_0 to instate<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             43   0.720   1.916  instate_0 (instate_0)
     OBUF:I->O                 5.644          instate_0_OBUF (instate<0>)
    ----------------------------------------
    Total                      8.280ns (6.364ns logic, 1.916ns route)
                                       (76.9% logic, 23.1% route)

=========================================================================


Total REAL time to Xst completion: 46.00 secs
Total CPU time to Xst completion: 45.31 secs
 
--> 

Total memory usage is 337460 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

