$comment
	File created using the following command:
		vcd file aula07.msim.vcd -direction
$end
$date
	Thu Sep 28 21:07:27 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula07_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & PC_OUT [8] $end
$var wire 1 ' PC_OUT [7] $end
$var wire 1 ( PC_OUT [6] $end
$var wire 1 ) PC_OUT [5] $end
$var wire 1 * PC_OUT [4] $end
$var wire 1 + PC_OUT [3] $end
$var wire 1 , PC_OUT [2] $end
$var wire 1 - PC_OUT [1] $end
$var wire 1 . PC_OUT [0] $end

$scope module i1 $end
$var wire 1 / gnd $end
$var wire 1 0 vcc $end
$var wire 1 1 unknown $end
$var wire 1 2 devoe $end
$var wire 1 3 devclrn $end
$var wire 1 4 devpor $end
$var wire 1 5 ww_devoe $end
$var wire 1 6 ww_devclrn $end
$var wire 1 7 ww_devpor $end
$var wire 1 8 ww_CLOCK_50 $end
$var wire 1 9 ww_KEY [3] $end
$var wire 1 : ww_KEY [2] $end
$var wire 1 ; ww_KEY [1] $end
$var wire 1 < ww_KEY [0] $end
$var wire 1 = ww_PC_OUT [8] $end
$var wire 1 > ww_PC_OUT [7] $end
$var wire 1 ? ww_PC_OUT [6] $end
$var wire 1 @ ww_PC_OUT [5] $end
$var wire 1 A ww_PC_OUT [4] $end
$var wire 1 B ww_PC_OUT [3] $end
$var wire 1 C ww_PC_OUT [2] $end
$var wire 1 D ww_PC_OUT [1] $end
$var wire 1 E ww_PC_OUT [0] $end
$var wire 1 F \CLOCK_50~input_o\ $end
$var wire 1 G \KEY[1]~input_o\ $end
$var wire 1 H \KEY[2]~input_o\ $end
$var wire 1 I \KEY[3]~input_o\ $end
$var wire 1 J \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 K \KEY[0]~input_o\ $end
$var wire 1 L \KEY[0]~inputCLKENA0_outclk\ $end
$var wire 1 M \CPU|incrementaPC|Add0~2\ $end
$var wire 1 N \CPU|incrementaPC|Add0~5_sumout\ $end
$var wire 1 O \ROM1|memROM~0_combout\ $end
$var wire 1 P \CPU|incrementaPC|Add0~6\ $end
$var wire 1 Q \CPU|incrementaPC|Add0~9_sumout\ $end
$var wire 1 R \ROM1|memROM~10_combout\ $end
$var wire 1 S \CPU|MUX_PC|saida_MUX[2]~3_combout\ $end
$var wire 1 T \CPU|PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 U \ROM1|memROM~9_combout\ $end
$var wire 1 V \CPU|MUX_PC|saida_MUX[1]~2_combout\ $end
$var wire 1 W \CPU|PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 X \CPU|PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 Y \ROM1|memROM~1_combout\ $end
$var wire 1 Z \ROM1|memROM~5_combout\ $end
$var wire 1 [ \ROM1|memROM~6_combout\ $end
$var wire 1 \ \ROM1|memROM~4_combout\ $end
$var wire 1 ] \CPU|UC1|saida~2_combout\ $end
$var wire 1 ^ \CPU|UC1|Equal4~0_combout\ $end
$var wire 1 _ \CPU|UC1|saida~0_combout\ $end
$var wire 1 ` \ROM1|memROM~7_combout\ $end
$var wire 1 a \CPU|ZF1|DOUT~0_combout\ $end
$var wire 1 b \CPU|ZF1|DOUT~1_combout\ $end
$var wire 1 c \CPU|ULA1|saida[3]~1_combout\ $end
$var wire 1 d \ROM1|memROM~8_combout\ $end
$var wire 1 e \CPU|ULA1|saida[0]~2_combout\ $end
$var wire 1 f \CPU|ULA1|saida[1]~3_combout\ $end
$var wire 1 g \CPU|ULA1|saida[7]~0_combout\ $end
$var wire 1 h \CPU|ULA1|saida[1]~8_combout\ $end
$var wire 1 i \CPU|UC1|saida[5]~3_combout\ $end
$var wire 1 j \CPU|ULA1|Add0~33_combout\ $end
$var wire 1 k \CPU|ULA1|Equal1~0_combout\ $end
$var wire 1 l \CPU|ULA1|Add0~36_cout\ $end
$var wire 1 m \CPU|ULA1|Add0~13_sumout\ $end
$var wire 1 n \CPU|ULA1|saida[0]~7_combout\ $end
$var wire 1 o \CPU|ULA1|Add0~14\ $end
$var wire 1 p \CPU|ULA1|Add0~17_sumout\ $end
$var wire 1 q \CPU|ZF1|DOUT~3_combout\ $end
$var wire 1 r \ROM1|memROM~11_combout\ $end
$var wire 1 s \CPU|ULA1|saida[2]~6_combout\ $end
$var wire 1 t \CPU|ULA1|Add0~18\ $end
$var wire 1 u \CPU|ULA1|Add0~9_sumout\ $end
$var wire 1 v \CPU|ULA1|saida[3]~5_combout\ $end
$var wire 1 w \CPU|ULA1|Add0~32_combout\ $end
$var wire 1 x \CPU|ULA1|Add0~10\ $end
$var wire 1 y \CPU|ULA1|Add0~5_sumout\ $end
$var wire 1 z \CPU|ZF1|DOUT~2_combout\ $end
$var wire 1 { \CPU|ULA1|saida[7]~4_combout\ $end
$var wire 1 | \CPU|ULA1|Add0~6\ $end
$var wire 1 } \CPU|ULA1|Add0~29_sumout\ $end
$var wire 1 ~ \CPU|ULA1|saida[4]~11_combout\ $end
$var wire 1 !! \CPU|ULA1|Add0~30\ $end
$var wire 1 "! \CPU|ULA1|Add0~25_sumout\ $end
$var wire 1 #! \CPU|ULA1|saida[5]~10_combout\ $end
$var wire 1 $! \CPU|ULA1|Add0~26\ $end
$var wire 1 %! \CPU|ULA1|Add0~21_sumout\ $end
$var wire 1 &! \CPU|ULA1|saida[6]~9_combout\ $end
$var wire 1 '! \CPU|ULA1|Add0~22\ $end
$var wire 1 (! \CPU|ULA1|Add0~1_sumout\ $end
$var wire 1 )! \CPU|ZF1|DOUT~4_combout\ $end
$var wire 1 *! \CPU|ZF1|DOUT~5_combout\ $end
$var wire 1 +! \CPU|ZF1|DOUT~q\ $end
$var wire 1 ,! \CPU|MUX_PC|saida_MUX[4]~0_combout\ $end
$var wire 1 -! \CPU|incrementaPC|Add0~10\ $end
$var wire 1 .! \CPU|incrementaPC|Add0~13_sumout\ $end
$var wire 1 /! \CPU|MUX_PC|saida_MUX[3]~4_combout\ $end
$var wire 1 0! \CPU|incrementaPC|Add0~14\ $end
$var wire 1 1! \CPU|incrementaPC|Add0~17_sumout\ $end
$var wire 1 2! \CPU|MUX_PC|saida_MUX[4]~5_combout\ $end
$var wire 1 3! \CPU|PC|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 4! \CPU|incrementaPC|Add0~18\ $end
$var wire 1 5! \CPU|incrementaPC|Add0~21_sumout\ $end
$var wire 1 6! \CPU|MUX_PC|saida_MUX[5]~6_combout\ $end
$var wire 1 7! \CPU|PC|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 8! \ROM1|memROM~2_combout\ $end
$var wire 1 9! \ROM1|memROM~3_combout\ $end
$var wire 1 :! \CPU|UC1|saida~1_combout\ $end
$var wire 1 ;! \CPU|incrementaPC|Add0~22\ $end
$var wire 1 <! \CPU|incrementaPC|Add0~25_sumout\ $end
$var wire 1 =! \CPU|MUX_PC|saida_MUX[6]~7_combout\ $end
$var wire 1 >! \CPU|PC|DOUT[6]~DUPLICATE_q\ $end
$var wire 1 ?! \CPU|incrementaPC|Add0~26\ $end
$var wire 1 @! \CPU|incrementaPC|Add0~29_sumout\ $end
$var wire 1 A! \CPU|MUX_PC|saida_MUX[7]~8_combout\ $end
$var wire 1 B! \CPU|PC|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 C! \CPU|incrementaPC|Add0~30\ $end
$var wire 1 D! \CPU|incrementaPC|Add0~33_sumout\ $end
$var wire 1 E! \ROM1|memROM~12_combout\ $end
$var wire 1 F! \CPU|MUX_PC|saida_MUX[8]~9_combout\ $end
$var wire 1 G! \CPU|PC|DOUT[8]~DUPLICATE_q\ $end
$var wire 1 H! \CPU|PC|DOUT[0]~0_combout\ $end
$var wire 1 I! \CPU|incrementaPC|Add0~1_sumout\ $end
$var wire 1 J! \CPU|MUX_PC|saida_MUX[0]~1_combout\ $end
$var wire 1 K! \CPU|PC|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 L! \CPU|PC|DOUT\ [8] $end
$var wire 1 M! \CPU|PC|DOUT\ [7] $end
$var wire 1 N! \CPU|PC|DOUT\ [6] $end
$var wire 1 O! \CPU|PC|DOUT\ [5] $end
$var wire 1 P! \CPU|PC|DOUT\ [4] $end
$var wire 1 Q! \CPU|PC|DOUT\ [3] $end
$var wire 1 R! \CPU|PC|DOUT\ [2] $end
$var wire 1 S! \CPU|PC|DOUT\ [1] $end
$var wire 1 T! \CPU|PC|DOUT\ [0] $end
$var wire 1 U! \CPU|REGRET|DOUT\ [8] $end
$var wire 1 V! \CPU|REGRET|DOUT\ [7] $end
$var wire 1 W! \CPU|REGRET|DOUT\ [6] $end
$var wire 1 X! \CPU|REGRET|DOUT\ [5] $end
$var wire 1 Y! \CPU|REGRET|DOUT\ [4] $end
$var wire 1 Z! \CPU|REGRET|DOUT\ [3] $end
$var wire 1 [! \CPU|REGRET|DOUT\ [2] $end
$var wire 1 \! \CPU|REGRET|DOUT\ [1] $end
$var wire 1 ]! \CPU|REGRET|DOUT\ [0] $end
$var wire 1 ^! \CPU|REGA|DOUT\ [7] $end
$var wire 1 _! \CPU|REGA|DOUT\ [6] $end
$var wire 1 `! \CPU|REGA|DOUT\ [5] $end
$var wire 1 a! \CPU|REGA|DOUT\ [4] $end
$var wire 1 b! \CPU|REGA|DOUT\ [3] $end
$var wire 1 c! \CPU|REGA|DOUT\ [2] $end
$var wire 1 d! \CPU|REGA|DOUT\ [1] $end
$var wire 1 e! \CPU|REGA|DOUT\ [0] $end
$var wire 1 f! \CPU|REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 g! \CPU|REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 h! \CPU|REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 i! \CPU|REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 j! \CPU|REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 k! \CPU|REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 l! \CPU|REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 m! \CPU|REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 n! \CPU|ULA1|ALT_INV_Add0~32_combout\ $end
$var wire 1 o! \CPU|ULA1|ALT_INV_Equal1~0_combout\ $end
$var wire 1 p! \CPU|ZF1|ALT_INV_DOUT~4_combout\ $end
$var wire 1 q! \CPU|ZF1|ALT_INV_DOUT~3_combout\ $end
$var wire 1 r! \CPU|ULA1|ALT_INV_saida[1]~3_combout\ $end
$var wire 1 s! \CPU|ULA1|ALT_INV_saida[0]~2_combout\ $end
$var wire 1 t! \CPU|ZF1|ALT_INV_DOUT~2_combout\ $end
$var wire 1 u! \CPU|ULA1|ALT_INV_saida[3]~1_combout\ $end
$var wire 1 v! \CPU|ZF1|ALT_INV_DOUT~1_combout\ $end
$var wire 1 w! \CPU|ZF1|ALT_INV_DOUT~0_combout\ $end
$var wire 1 x! \CPU|ULA1|ALT_INV_saida[7]~0_combout\ $end
$var wire 1 y! \ROM1|ALT_INV_memROM~12_combout\ $end
$var wire 1 z! \CPU|REGRET|ALT_INV_DOUT\ [8] $end
$var wire 1 {! \CPU|REGRET|ALT_INV_DOUT\ [7] $end
$var wire 1 |! \CPU|REGRET|ALT_INV_DOUT\ [6] $end
$var wire 1 }! \CPU|REGRET|ALT_INV_DOUT\ [5] $end
$var wire 1 ~! \CPU|REGRET|ALT_INV_DOUT\ [4] $end
$var wire 1 !" \CPU|REGRET|ALT_INV_DOUT\ [3] $end
$var wire 1 "" \CPU|REGRET|ALT_INV_DOUT\ [2] $end
$var wire 1 #" \CPU|REGRET|ALT_INV_DOUT\ [1] $end
$var wire 1 $" \CPU|REGRET|ALT_INV_DOUT\ [0] $end
$var wire 1 %" \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 &" \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 '" \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 (" \CPU|MUX_PC|ALT_INV_saida_MUX[4]~0_combout\ $end
$var wire 1 )" \CPU|UC1|ALT_INV_saida~2_combout\ $end
$var wire 1 *" \CPU|ZF1|ALT_INV_DOUT~q\ $end
$var wire 1 +" \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 ," \CPU|PC|ALT_INV_DOUT[0]~0_combout\ $end
$var wire 1 -" \CPU|UC1|ALT_INV_saida~1_combout\ $end
$var wire 1 ." \CPU|UC1|ALT_INV_saida~0_combout\ $end
$var wire 1 /" \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 0" \CPU|UC1|ALT_INV_Equal4~0_combout\ $end
$var wire 1 1" \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 2" \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 3" \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 4" \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 5" \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 6" \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 7" \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 8" \CPU|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 9" \CPU|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 :" \CPU|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 ;" \CPU|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 <" \CPU|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 =" \CPU|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 >" \CPU|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 ?" \CPU|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 @" \CPU|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 A" \CPU|ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 B" \CPU|ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 C" \CPU|ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 D" \CPU|ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 E" \CPU|ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 F" \CPU|ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 G" \CPU|ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 H" \CPU|ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 I" \CPU|incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 J" \CPU|incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 K" \CPU|incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 L" \CPU|incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 M" \CPU|incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 N" \CPU|incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 O" \CPU|incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 P" \CPU|incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 Q" \CPU|incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 R" \CPU|PC|ALT_INV_DOUT[8]~DUPLICATE_q\ $end
$var wire 1 S" \CPU|PC|ALT_INV_DOUT[7]~DUPLICATE_q\ $end
$var wire 1 T" \CPU|PC|ALT_INV_DOUT[6]~DUPLICATE_q\ $end
$var wire 1 U" \CPU|PC|ALT_INV_DOUT[5]~DUPLICATE_q\ $end
$var wire 1 V" \CPU|PC|ALT_INV_DOUT[4]~DUPLICATE_q\ $end
$var wire 1 W" \CPU|PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 X" \CPU|PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 Y" \CPU|PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 Z" \CPU|PC|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 [" \CPU|ULA1|ALT_INV_Add0~33_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0/
10
x1
12
13
14
15
16
17
x8
xF
xG
xH
xI
xJ
0K
0L
0M
0N
1O
0P
0Q
0R
1S
0T
0U
1V
0W
0X
0Y
0Z
1[
0\
1]
0^
1_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
1j
1k
1l
0m
0n
1o
0p
0q
1r
0s
1t
0u
0v
1w
1x
0y
1z
0{
1|
0}
0~
1!!
0"!
0#!
1$!
0%!
0&!
1'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
1/!
00!
01!
02!
03!
04!
05!
06!
07!
18!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
1I!
0J!
0K!
0n!
0o!
1p!
1q!
1r!
1s!
0t!
1u!
1v!
1w!
1x!
1y!
0%"
1&"
1'"
1("
0)"
1*"
1+"
1,"
1-"
0."
1/"
10"
01"
12"
13"
14"
05"
16"
07"
1A"
1B"
1C"
1D"
1E"
1F"
1G"
1H"
1I"
1J"
1K"
1L"
1M"
1N"
1O"
1P"
0Q"
1R"
1S"
1T"
1U"
1V"
1W"
1X"
1Y"
1Z"
0["
x"
x#
x$
0%
x9
x:
x;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
1f!
1g!
1h!
1i!
1j!
1k!
1l!
1m!
1z!
1{!
1|!
1}!
1~!
1!"
1""
1#"
1$"
18"
19"
1:"
1;"
1<"
1="
1>"
1?"
1@"
0&
0'
0(
0)
0*
0+
0,
0-
0.
$end
#20000
1%
1<
1K
1L
1S!
1R!
1T
1W
1X
1Q!
1]!
0$"
0="
0W"
0Y"
0X"
0>"
0?"
1N
1Q
0[
1R
1U
0r
1.!
0N"
1%"
0'"
0&"
11"
0O"
0P"
1B
1C
1D
0]
0_
0k
0S
0V
0/!
1-
1,
1+
1o!
1."
1)"
1,!
0("
1S
1V
1/!
1J!
#40000
0%
0<
0K
0L
#60000
1%
1<
1K
1L
1T!
1K!
0Z"
0@"
1Z
1[
0I!
1M
1Q"
01"
02"
1E
0N
1P
1`
1_
1k
0J!
1P"
1.
0Q
1-!
0o!
0."
0/"
0V
1O"
1:!
0.!
10!
0S
1N"
0-"
11!
1H!
0/!
0M"
0,"
1J!
#80000
0%
0<
0K
0L
#100000
1%
1<
1K
1L
0S!
0R!
0T
0W
0X
0Q!
1="
1W"
1Y"
1X"
1>"
1?"
1N
0P
1Q
0-!
0[
1\
1d
0R
1.!
00!
0N"
1&"
0+"
03"
11"
0O"
0P"
0B
0C
0D
01!
0.!
0Q
1^
0_
1O"
1N"
1M"
0-
0,
0+
1."
00"
0,!
0H!
0:!
1-"
1,"
1("
1S
#120000
0%
0<
0K
0L
#140000
1%
1<
1K
1L
1R!
1T
0X"
0>"
1Q
0Z
12"
0O"
1C
0^
0`
1c
1g
1i
1,
0x!
0u!
1/"
10"
1,!
1e
0j
1u
0x
1s
0z
1t!
0F"
1["
0s!
0("
1y
0|
1V
0J!
1n
1m
0o
0G"
1}
0!!
0E"
1p
0t
0A"
1"!
0$!
0D"
0u
0B"
1%!
0'!
1F"
0C"
1(!
0H"
#160000
0%
0<
0K
0L
#180000
1%
1<
1K
1L
0T!
1S!
1W
1e!
1c!
0K!
1Z"
0k!
0m!
0Y"
0?"
1@"
0N
1P
1Y
0m
1o
1u
1I!
0M
1R
0d
1E!
0y!
1+"
0&"
0Q"
0F"
1E"
06"
1P"
0E
1D
1N
0P
0p
1t
0Q
1-!
0V
0c
0g
0i
19!
0s
0u
1x
1z
0e
1j
1J!
1O"
1D"
0P"
0.
1-
1.!
1u
1Q
0-!
0["
1s!
0t!
1F"
04"
1x!
1u!
1V
0S
0y
1|
0O"
0F"
0N"
1v
1{
1~
1#!
1&!
1)!
0z
0n
1m
0.!
1G"
1/!
1s
1S
0}
1!!
1N"
0E"
1t!
0p!
0v
1A"
1n
0/!
0"!
1$!
0~
1B"
0%!
1'!
0#!
1C"
0(!
0&!
0)!
1H"
1p!
0{
#200000
0%
0<
0K
0L
#220000
1%
1<
1K
1L
1T!
1K!
0Z"
0@"
1[
0\
0I!
1M
1Q"
13"
01"
1E
0N
1P
1_
0J!
1P"
1.
0Q
1-!
0."
0V
1O"
1a
1.!
0S
0N"
0w!
1/!
#240000
0%
0<
0K
0L
#260000
1%
1<
1K
1L
0T!
0S!
0R!
0T
0W
1X
1Q!
0K!
1Z"
0="
0W"
1Y"
1X"
1>"
1?"
1@"
1N
0P
1Q
0-!
0Y
1Z
0[
1\
0.!
10!
1I!
0M
0U
0E!
1y!
1'"
0Q"
1N"
03"
11"
02"
16"
0O"
0P"
0E
1B
0C
0D
0N
11!
1.!
00!
0Q
1S
09!
1`
1^
0_
0/!
1J!
1V
1O"
0N"
0M"
1P"
0.
0-
0,
1+
01!
1."
00"
0/"
14"
0V
12!
1/!
0S
1M"
0,!
0a
02!
1w!
1("
1V
0/!
0J!
#280000
0%
0<
0K
0L
#300000
1%
1<
1K
1L
1S!
1W
0X
0Q!
1="
1W"
0Y"
0?"
1N
1Y
1d
1U
1r
0.!
1N"
0%"
0'"
0+"
06"
0P"
0B
1D
19!
1J!
0V
1/!
1-
0+
04"
1,!
0("
1V
0/!
#320000
0%
0<
0K
0L
#340000
1%
1<
1K
1L
1T!
1K!
0Z"
0@"
0Y
0Z
0\
0I!
1M
0d
0r
1%"
1+"
1Q"
13"
12"
16"
1E
0N
1P
09!
0`
0^
0k
0J!
1P"
1.
1Q
1o!
10"
1/"
14"
0V
0O"
1S
#360000
0%
0<
0K
0L
#380000
1%
1<
1K
1L
0T!
0S!
1R!
1T
0W
0K!
1Z"
1Y"
0X"
0>"
1?"
1@"
1N
0P
0Q
1-!
1I!
0M
0Q"
1O"
0P"
0E
1C
0D
0N
1.!
1Q
0-!
1V
0S
1J!
0O"
0N"
1P"
0.
0-
1,
0.!
0V
1/!
1S
1N"
0/!
#400000
0%
0<
0K
0L
#420000
1%
1<
1K
1L
1T!
1K!
0Z"
0@"
1\
0I!
1M
0R
1d
0+"
1&"
1Q"
03"
1E
1N
1c
1g
1i
1k
0J!
0P"
1.
0o!
0x!
0u!
1V
1e
0j
0u
0n
1F"
1["
0s!
1n
0m
1E"
#440000
0%
0<
0K
0L
#460000
1%
1<
1K
1L
0T!
1S!
1W
0K!
1Z"
0Y"
0?"
1@"
0N
1P
1Y
1I!
0M
1R
0d
1E!
0y!
1+"
0&"
0Q"
06"
1P"
0E
1D
1N
0P
0Q
1-!
0V
0c
0g
0i
19!
0s
1u
1z
0e
1j
1J!
1O"
0P"
0.
1-
1.!
1Q
0-!
0["
1s!
0t!
0F"
04"
1x!
1u!
1V
0S
0O"
0N"
1s
0z
0n
1m
0.!
1/!
1S
1N"
0E"
1t!
1n
0/!
#480000
0%
0<
0K
0L
#500000
1%
1<
1K
1L
1T!
1K!
0Z"
0@"
1[
0\
0I!
1M
1Q"
13"
01"
1E
0N
1P
1_
0J!
1P"
1.
0Q
1-!
0."
0V
1O"
1a
1.!
0S
0N"
0w!
1/!
#520000
0%
0<
0K
0L
#540000
1%
1<
1K
1L
0T!
0S!
0R!
0T
0W
1X
1Q!
0K!
1Z"
0="
0W"
1Y"
1X"
1>"
1?"
1@"
1N
0P
1Q
0-!
0Y
1Z
0[
1\
0.!
10!
1I!
0M
0U
0E!
1y!
1'"
0Q"
1N"
03"
11"
02"
16"
0O"
0P"
0E
1B
0C
0D
0N
11!
1.!
00!
0Q
1S
09!
1`
1^
0_
0/!
1J!
1V
1O"
0N"
0M"
1P"
0.
0-
0,
1+
01!
1."
00"
0/"
14"
0V
12!
1/!
0S
1M"
0,!
0a
02!
1w!
1("
1V
0/!
0J!
#560000
0%
0<
0K
0L
#580000
