#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x275b7d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27a7970 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x2759b00 .functor NOT 1, L_0x27e3650, C4<0>, C4<0>, C4<0>;
L_0x27e3430 .functor XOR 8, L_0x27e31d0, L_0x27e3390, C4<00000000>, C4<00000000>;
L_0x27e3540 .functor XOR 8, L_0x27e3430, L_0x27e34a0, C4<00000000>, C4<00000000>;
v0x27d00d0_0 .net *"_ivl_10", 7 0, L_0x27e34a0;  1 drivers
v0x27d01d0_0 .net *"_ivl_12", 7 0, L_0x27e3540;  1 drivers
v0x27d02b0_0 .net *"_ivl_2", 7 0, L_0x27e3130;  1 drivers
v0x27d0370_0 .net *"_ivl_4", 7 0, L_0x27e31d0;  1 drivers
v0x27d0450_0 .net *"_ivl_6", 7 0, L_0x27e3390;  1 drivers
v0x27d0580_0 .net *"_ivl_8", 7 0, L_0x27e3430;  1 drivers
v0x27d0660_0 .net "areset", 0 0, L_0x2759f10;  1 drivers
v0x27d0700_0 .var "clk", 0 0;
v0x27d07a0_0 .net "predict_history_dut", 6 0, L_0x27a90a0;  1 drivers
v0x27d0860_0 .net "predict_history_ref", 6 0, L_0x27d2200;  1 drivers
v0x27d0900_0 .net "predict_pc", 6 0, L_0x27d1490;  1 drivers
v0x27d09a0_0 .net "predict_taken_dut", 0 0, L_0x2773760;  1 drivers
v0x27d0a40_0 .net "predict_taken_ref", 0 0, L_0x27d2040;  1 drivers
v0x27d0ae0_0 .net "predict_valid", 0 0, v0x27cc900_0;  1 drivers
v0x27d0b80_0 .var/2u "stats1", 223 0;
v0x27d0c20_0 .var/2u "strobe", 0 0;
v0x27d0ce0_0 .net "tb_match", 0 0, L_0x27e3650;  1 drivers
v0x27d0e90_0 .net "tb_mismatch", 0 0, L_0x2759b00;  1 drivers
v0x27d0f30_0 .net "train_history", 6 0, L_0x27d1a40;  1 drivers
v0x27d0ff0_0 .net "train_mispredicted", 0 0, L_0x27d18e0;  1 drivers
v0x27d1090_0 .net "train_pc", 6 0, L_0x27d1bd0;  1 drivers
v0x27d1150_0 .net "train_taken", 0 0, L_0x27d16c0;  1 drivers
v0x27d11f0_0 .net "train_valid", 0 0, v0x27cd280_0;  1 drivers
v0x27d1290_0 .net "wavedrom_enable", 0 0, v0x27cd350_0;  1 drivers
v0x27d1330_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x27cd3f0_0;  1 drivers
v0x27d13d0_0 .net "wavedrom_title", 511 0, v0x27cd4d0_0;  1 drivers
L_0x27e3130 .concat [ 7 1 0 0], L_0x27d2200, L_0x27d2040;
L_0x27e31d0 .concat [ 7 1 0 0], L_0x27d2200, L_0x27d2040;
L_0x27e3390 .concat [ 7 1 0 0], L_0x27a90a0, L_0x2773760;
L_0x27e34a0 .concat [ 7 1 0 0], L_0x27d2200, L_0x27d2040;
L_0x27e3650 .cmp/eeq 8, L_0x27e3130, L_0x27e3540;
S_0x275f240 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x27a7970;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x275d8a0 .param/l "LNT" 0 3 22, C4<01>;
P_0x275d8e0 .param/l "LT" 0 3 22, C4<10>;
P_0x275d920 .param/l "SNT" 0 3 22, C4<00>;
P_0x275d960 .param/l "ST" 0 3 22, C4<11>;
P_0x275d9a0 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x275a3f0 .functor XOR 7, v0x27caaa0_0, L_0x27d1490, C4<0000000>, C4<0000000>;
L_0x2784b50 .functor XOR 7, L_0x27d1a40, L_0x27d1bd0, C4<0000000>, C4<0000000>;
v0x2797d20_0 .net *"_ivl_11", 0 0, L_0x27d1f50;  1 drivers
L_0x7fb8369261c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2797ff0_0 .net *"_ivl_12", 0 0, L_0x7fb8369261c8;  1 drivers
L_0x7fb836926210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2759b70_0 .net *"_ivl_16", 6 0, L_0x7fb836926210;  1 drivers
v0x2759db0_0 .net *"_ivl_4", 1 0, L_0x27d1d60;  1 drivers
v0x2759f80_0 .net *"_ivl_6", 8 0, L_0x27d1e60;  1 drivers
L_0x7fb836926180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x275a4e0_0 .net *"_ivl_9", 1 0, L_0x7fb836926180;  1 drivers
v0x27ca780_0 .net "areset", 0 0, L_0x2759f10;  alias, 1 drivers
v0x27ca840_0 .net "clk", 0 0, v0x27d0700_0;  1 drivers
v0x27ca900 .array "pht", 0 127, 1 0;
v0x27ca9c0_0 .net "predict_history", 6 0, L_0x27d2200;  alias, 1 drivers
v0x27caaa0_0 .var "predict_history_r", 6 0;
v0x27cab80_0 .net "predict_index", 6 0, L_0x275a3f0;  1 drivers
v0x27cac60_0 .net "predict_pc", 6 0, L_0x27d1490;  alias, 1 drivers
v0x27cad40_0 .net "predict_taken", 0 0, L_0x27d2040;  alias, 1 drivers
v0x27cae00_0 .net "predict_valid", 0 0, v0x27cc900_0;  alias, 1 drivers
v0x27caec0_0 .net "train_history", 6 0, L_0x27d1a40;  alias, 1 drivers
v0x27cafa0_0 .net "train_index", 6 0, L_0x2784b50;  1 drivers
v0x27cb080_0 .net "train_mispredicted", 0 0, L_0x27d18e0;  alias, 1 drivers
v0x27cb140_0 .net "train_pc", 6 0, L_0x27d1bd0;  alias, 1 drivers
v0x27cb220_0 .net "train_taken", 0 0, L_0x27d16c0;  alias, 1 drivers
v0x27cb2e0_0 .net "train_valid", 0 0, v0x27cd280_0;  alias, 1 drivers
E_0x276a3e0 .event posedge, v0x27ca780_0, v0x27ca840_0;
L_0x27d1d60 .array/port v0x27ca900, L_0x27d1e60;
L_0x27d1e60 .concat [ 7 2 0 0], L_0x275a3f0, L_0x7fb836926180;
L_0x27d1f50 .part L_0x27d1d60, 1, 1;
L_0x27d2040 .functor MUXZ 1, L_0x7fb8369261c8, L_0x27d1f50, v0x27cc900_0, C4<>;
L_0x27d2200 .functor MUXZ 7, L_0x7fb836926210, v0x27caaa0_0, v0x27cc900_0, C4<>;
S_0x27a2940 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 30, 3 30 0, S_0x275f240;
 .timescale -12 -12;
v0x2797900_0 .var/i "i", 31 0;
S_0x27cb500 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x27a7970;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x27cb6b0 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x2759f10 .functor BUFZ 1, v0x27cc9d0_0, C4<0>, C4<0>, C4<0>;
L_0x7fb8369260a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x27cc190_0 .net *"_ivl_10", 0 0, L_0x7fb8369260a8;  1 drivers
L_0x7fb8369260f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x27cc270_0 .net *"_ivl_14", 6 0, L_0x7fb8369260f0;  1 drivers
L_0x7fb836926138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x27cc350_0 .net *"_ivl_18", 6 0, L_0x7fb836926138;  1 drivers
L_0x7fb836926018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x27cc410_0 .net *"_ivl_2", 6 0, L_0x7fb836926018;  1 drivers
L_0x7fb836926060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x27cc4f0_0 .net *"_ivl_6", 0 0, L_0x7fb836926060;  1 drivers
v0x27cc620_0 .net "areset", 0 0, L_0x2759f10;  alias, 1 drivers
v0x27cc6c0_0 .net "clk", 0 0, v0x27d0700_0;  alias, 1 drivers
v0x27cc790_0 .net "predict_pc", 6 0, L_0x27d1490;  alias, 1 drivers
v0x27cc860_0 .var "predict_pc_r", 6 0;
v0x27cc900_0 .var "predict_valid", 0 0;
v0x27cc9d0_0 .var "reset", 0 0;
v0x27cca70_0 .net "tb_match", 0 0, L_0x27e3650;  alias, 1 drivers
v0x27ccb30_0 .net "train_history", 6 0, L_0x27d1a40;  alias, 1 drivers
v0x27ccc20_0 .var "train_history_r", 6 0;
v0x27ccce0_0 .net "train_mispredicted", 0 0, L_0x27d18e0;  alias, 1 drivers
v0x27ccdb0_0 .var "train_mispredicted_r", 0 0;
v0x27cce50_0 .net "train_pc", 6 0, L_0x27d1bd0;  alias, 1 drivers
v0x27cd050_0 .var "train_pc_r", 6 0;
v0x27cd110_0 .net "train_taken", 0 0, L_0x27d16c0;  alias, 1 drivers
v0x27cd1e0_0 .var "train_taken_r", 0 0;
v0x27cd280_0 .var "train_valid", 0 0;
v0x27cd350_0 .var "wavedrom_enable", 0 0;
v0x27cd3f0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x27cd4d0_0 .var "wavedrom_title", 511 0;
E_0x2769880/0 .event negedge, v0x27ca840_0;
E_0x2769880/1 .event posedge, v0x27ca840_0;
E_0x2769880 .event/or E_0x2769880/0, E_0x2769880/1;
L_0x27d1490 .functor MUXZ 7, L_0x7fb836926018, v0x27cc860_0, v0x27cc900_0, C4<>;
L_0x27d16c0 .functor MUXZ 1, L_0x7fb836926060, v0x27cd1e0_0, v0x27cd280_0, C4<>;
L_0x27d18e0 .functor MUXZ 1, L_0x7fb8369260a8, v0x27ccdb0_0, v0x27cd280_0, C4<>;
L_0x27d1a40 .functor MUXZ 7, L_0x7fb8369260f0, v0x27ccc20_0, v0x27cd280_0, C4<>;
L_0x27d1bd0 .functor MUXZ 7, L_0x7fb836926138, v0x27cd050_0, v0x27cd280_0, C4<>;
S_0x27cb770 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x27cb500;
 .timescale -12 -12;
v0x27cb9d0_0 .var/2u "arfail", 0 0;
v0x27cbab0_0 .var "async", 0 0;
v0x27cbb70_0 .var/2u "datafail", 0 0;
v0x27cbc10_0 .var/2u "srfail", 0 0;
E_0x2769630 .event posedge, v0x27ca840_0;
E_0x274b9f0 .event negedge, v0x27ca840_0;
TD_tb.stim1.reset_test ;
    %wait E_0x2769630;
    %wait E_0x2769630;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27cc9d0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2769630;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x274b9f0;
    %load/vec4 v0x27cca70_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x27cbb70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27cc9d0_0, 0;
    %wait E_0x2769630;
    %load/vec4 v0x27cca70_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x27cb9d0_0, 0, 1;
    %wait E_0x2769630;
    %load/vec4 v0x27cca70_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x27cbc10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27cc9d0_0, 0;
    %load/vec4 v0x27cbc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x27cb9d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x27cbab0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x27cbb70_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x27cbab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x27cbcd0 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x27cb500;
 .timescale -12 -12;
v0x27cbed0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27cbfb0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x27cb500;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27cd750 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x27a7970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
L_0x2773760 .functor OR 1, L_0x27e2700, L_0x27e2c20, C4<0>, C4<0>;
L_0x27a90a0 .functor BUFZ 7, L_0x27e2ea0, C4<0000000>, C4<0000000>, C4<0000000>;
v0x27ce040_0 .net *"_ivl_0", 1 0, L_0x27d2390;  1 drivers
L_0x7fb8369262e8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x27ce140_0 .net/2u *"_ivl_10", 31 0, L_0x7fb8369262e8;  1 drivers
v0x27ce220_0 .net *"_ivl_12", 0 0, L_0x27e2700;  1 drivers
v0x27ce2f0_0 .net *"_ivl_14", 1 0, L_0x27e2870;  1 drivers
v0x27ce3d0_0 .net *"_ivl_16", 8 0, L_0x27e2910;  1 drivers
L_0x7fb836926330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x27ce500_0 .net *"_ivl_19", 1 0, L_0x7fb836926330;  1 drivers
v0x27ce5e0_0 .net *"_ivl_2", 8 0, L_0x27d2430;  1 drivers
v0x27ce6c0_0 .net *"_ivl_20", 31 0, L_0x27e2ae0;  1 drivers
L_0x7fb836926378 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27ce7a0_0 .net *"_ivl_23", 29 0, L_0x7fb836926378;  1 drivers
L_0x7fb8369263c0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x27ce880_0 .net/2u *"_ivl_24", 31 0, L_0x7fb8369263c0;  1 drivers
v0x27ce960_0 .net *"_ivl_26", 0 0, L_0x27e2c20;  1 drivers
v0x27cea20_0 .net *"_ivl_30", 6 0, L_0x27e2ea0;  1 drivers
v0x27ceb00_0 .net *"_ivl_32", 8 0, L_0x27e2f40;  1 drivers
L_0x7fb836926408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x27cebe0_0 .net *"_ivl_35", 1 0, L_0x7fb836926408;  1 drivers
L_0x7fb836926258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x27cecc0_0 .net *"_ivl_5", 1 0, L_0x7fb836926258;  1 drivers
v0x27ceda0_0 .net *"_ivl_6", 31 0, L_0x27d2600;  1 drivers
L_0x7fb8369262a0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27cee80_0 .net *"_ivl_9", 29 0, L_0x7fb8369262a0;  1 drivers
v0x27cf070_0 .net "areset", 0 0, L_0x2759f10;  alias, 1 drivers
v0x27cf110_0 .net "clk", 0 0, v0x27d0700_0;  alias, 1 drivers
v0x27cf200 .array "counter", 127 0, 1 0;
v0x27cf2c0 .array "history", 127 0, 6 0;
v0x27cf380_0 .var "pc_reg", 6 0;
v0x27cf460_0 .net "predict_history", 6 0, L_0x27a90a0;  alias, 1 drivers
v0x27cf540_0 .net "predict_pc", 6 0, L_0x27d1490;  alias, 1 drivers
v0x27cf650_0 .net "predict_taken", 0 0, L_0x2773760;  alias, 1 drivers
v0x27cf710_0 .net "predict_valid", 0 0, v0x27cc900_0;  alias, 1 drivers
v0x27cf800_0 .net "train_history", 6 0, L_0x27d1a40;  alias, 1 drivers
v0x27cf910_0 .net "train_mispredicted", 0 0, L_0x27d18e0;  alias, 1 drivers
v0x27cfa00_0 .net "train_pc", 6 0, L_0x27d1bd0;  alias, 1 drivers
v0x27cfb10_0 .net "train_taken", 0 0, L_0x27d16c0;  alias, 1 drivers
v0x27cfc00_0 .net "train_valid", 0 0, v0x27cd280_0;  alias, 1 drivers
L_0x27d2390 .array/port v0x27cf200, L_0x27d2430;
L_0x27d2430 .concat [ 7 2 0 0], v0x27cf380_0, L_0x7fb836926258;
L_0x27d2600 .concat [ 2 30 0 0], L_0x27d2390, L_0x7fb8369262a0;
L_0x27e2700 .cmp/eq 32, L_0x27d2600, L_0x7fb8369262e8;
L_0x27e2870 .array/port v0x27cf200, L_0x27e2910;
L_0x27e2910 .concat [ 7 2 0 0], v0x27cf380_0, L_0x7fb836926330;
L_0x27e2ae0 .concat [ 2 30 0 0], L_0x27e2870, L_0x7fb836926378;
L_0x27e2c20 .cmp/eq 32, L_0x27e2ae0, L_0x7fb8369263c0;
L_0x27e2ea0 .array/port v0x27cf2c0, L_0x27e2f40;
L_0x27e2f40 .concat [ 7 2 0 0], v0x27cf380_0, L_0x7fb836926408;
S_0x27cda80 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 35, 4 35 0, S_0x27cd750;
 .timescale 0 0;
v0x27cdc60_0 .var/2s "i", 31 0;
S_0x27cdd60 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 42, 4 42 0, S_0x27cd750;
 .timescale 0 0;
v0x27cdf60_0 .var/2s "i", 31 0;
S_0x27cfeb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x27a7970;
 .timescale -12 -12;
E_0x27afbf0 .event anyedge, v0x27d0c20_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27d0c20_0;
    %nor/r;
    %assign/vec4 v0x27d0c20_0, 0;
    %wait E_0x27afbf0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27cb500;
T_4 ;
    %wait E_0x2769630;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27cc9d0_0, 0;
    %wait E_0x2769630;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27cc9d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27cc900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27ccdb0_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x27ccc20_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x27cd050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27cd1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27cd280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27cc900_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x27cc860_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27cbab0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x27cb770;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x27cbfb0;
    %join;
    %wait E_0x2769630;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27cc9d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27cc900_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x27cc860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27cc900_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x27ccc20_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x27cd050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27cd1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27cd280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27ccdb0_0, 0;
    %wait E_0x274b9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27cc9d0_0, 0;
    %wait E_0x2769630;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27cd280_0, 0;
    %wait E_0x2769630;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x27ccc20_0, 0;
    %wait E_0x2769630;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27cd280_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2769630;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x27ccc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27cd1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27cd280_0, 0;
    %wait E_0x2769630;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27cd280_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2769630;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x27cbfb0;
    %join;
    %wait E_0x2769630;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27cc9d0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x27cc860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27cc900_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x27ccc20_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x27cd050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27cd1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27cd280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27ccdb0_0, 0;
    %wait E_0x274b9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27cc9d0_0, 0;
    %wait E_0x2769630;
    %wait E_0x2769630;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27cd280_0, 0;
    %wait E_0x2769630;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27cd280_0, 0;
    %wait E_0x2769630;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27cd280_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x27ccc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27cd1e0_0, 0;
    %wait E_0x2769630;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27cd280_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2769630;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x27ccc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27cd1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27cd280_0, 0;
    %wait E_0x2769630;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27cd280_0, 0;
    %wait E_0x2769630;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27cd280_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x27ccc20_0, 0;
    %wait E_0x2769630;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27cd280_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2769630;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x27cbfb0;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2769880;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x27cd280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27cd1e0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x27cd050_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x27cc860_0, 0;
    %assign/vec4 v0x27cc900_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x27ccc20_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x27ccdb0_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x275f240;
T_5 ;
    %wait E_0x276a3e0;
    %load/vec4 v0x27ca780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x27a2940;
    %jmp t_0;
    .scope S_0x27a2940;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2797900_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x2797900_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x2797900_0;
    %store/vec4a v0x27ca900, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x2797900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2797900_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x275f240;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x27caaa0_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x27cae00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x27caaa0_0;
    %load/vec4 v0x27cad40_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x27caaa0_0, 0;
T_5.5 ;
    %load/vec4 v0x27cb2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x27cafa0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x27ca900, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x27cb220_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x27cafa0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x27ca900, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x27cafa0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27ca900, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x27cafa0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x27ca900, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x27cb220_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x27cafa0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x27ca900, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x27cafa0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27ca900, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x27cb080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x27caec0_0;
    %load/vec4 v0x27cb220_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x27caaa0_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x27cd750;
T_6 ;
    %wait E_0x276a3e0;
    %load/vec4 v0x27cf070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x27cf380_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x27cf710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x27cf540_0;
    %assign/vec4 v0x27cf380_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x27cfc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x27cfa00_0;
    %assign/vec4 v0x27cf380_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x27cd750;
T_7 ;
    %wait E_0x276a3e0;
    %load/vec4 v0x27cf070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %fork t_3, S_0x27cda80;
    %jmp t_2;
    .scope S_0x27cda80;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27cdc60_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0x27cdc60_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0x27cdc60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27cf200, 0, 4;
    %pushi/vec4 0, 0, 7;
    %ix/getv/s 3, v0x27cdc60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27cf2c0, 0, 4;
T_7.4 ; for-loop step statement
    %load/vec4 v0x27cdc60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x27cdc60_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %end;
    .scope S_0x27cd750;
t_2 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x27cfc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0x27cf800_0;
    %load/vec4 v0x27cfa00_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27cf2c0, 0, 4;
    %load/vec4 v0x27cf910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %fork t_5, S_0x27cdd60;
    %jmp t_4;
    .scope S_0x27cdd60;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27cdf60_0, 0, 32;
T_7.9 ; Top of for-loop 
    %load/vec4 v0x27cdf60_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.10, 5;
    %ix/getv/s 4, v0x27cdf60_0;
    %load/vec4a v0x27cf2c0, 4;
    %load/vec4 v0x27cf800_0;
    %cmp/e;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0x27cdf60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27cf200, 0, 4;
T_7.12 ;
T_7.11 ; for-loop step statement
    %load/vec4 v0x27cdf60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x27cdf60_0, 0, 32;
    %jmp T_7.9;
T_7.10 ; for-loop exit label
    %end;
    .scope S_0x27cd750;
t_4 %join;
T_7.7 ;
    %load/vec4 v0x27cfb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.14, 8;
    %load/vec4 v0x27cfa00_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x27cf200, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_7.16, 8;
    %load/vec4 v0x27cfa00_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x27cf200, 4;
    %pad/u 3;
    %addi 1, 0, 3;
    %jmp/1 T_7.17, 8;
T_7.16 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_7.17, 8;
 ; End of false expr.
    %blend;
T_7.17;
    %pad/u 2;
    %load/vec4 v0x27cfa00_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27cf200, 0, 4;
    %jmp T_7.15;
T_7.14 ;
    %load/vec4 v0x27cfa00_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x27cf200, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_7.18, 8;
    %load/vec4 v0x27cfa00_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x27cf200, 4;
    %subi 1, 0, 2;
    %jmp/1 T_7.19, 8;
T_7.18 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.19, 8;
 ; End of false expr.
    %blend;
T_7.19;
    %load/vec4 v0x27cfa00_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27cf200, 0, 4;
T_7.15 ;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x27cf710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.20, 8;
    %load/vec4 v0x27cf380_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x27cf200, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_7.22, 8;
    %load/vec4 v0x27cf380_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x27cf200, 4;
    %pad/u 3;
    %addi 1, 0, 3;
    %jmp/1 T_7.23, 8;
T_7.22 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_7.23, 8;
 ; End of false expr.
    %blend;
T_7.23;
    %pad/u 2;
    %load/vec4 v0x27cf380_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27cf200, 0, 4;
T_7.20 ;
T_7.6 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x27a7970;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27d0700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27d0c20_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x27a7970;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x27d0700_0;
    %inv;
    %store/vec4 v0x27d0700_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x27a7970;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27cc6c0_0, v0x27d0e90_0, v0x27d0700_0, v0x27d0660_0, v0x27d0ae0_0, v0x27d0900_0, v0x27d11f0_0, v0x27d1150_0, v0x27d0ff0_0, v0x27d0f30_0, v0x27d1090_0, v0x27d0a40_0, v0x27d09a0_0, v0x27d0860_0, v0x27d07a0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x27a7970;
T_11 ;
    %load/vec4 v0x27d0b80_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x27d0b80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27d0b80_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x27d0b80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x27d0b80_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27d0b80_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x27d0b80_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27d0b80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27d0b80_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27d0b80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x27a7970;
T_12 ;
    %wait E_0x2769880;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27d0b80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d0b80_0, 4, 32;
    %load/vec4 v0x27d0ce0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x27d0b80_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d0b80_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27d0b80_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d0b80_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x27d0a40_0;
    %load/vec4 v0x27d0a40_0;
    %load/vec4 v0x27d09a0_0;
    %xor;
    %load/vec4 v0x27d0a40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x27d0b80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d0b80_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x27d0b80_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d0b80_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x27d0860_0;
    %load/vec4 v0x27d0860_0;
    %load/vec4 v0x27d07a0_0;
    %xor;
    %load/vec4 v0x27d0860_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x27d0b80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d0b80_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x27d0b80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27d0b80_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can10_depth0/human/gshare/iter0/response1/top_module.sv";
