// Seed: 318797225
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    output supply0 id_3,
    input supply1 id_4
    , id_6
);
  assign id_6 = 1 == 1;
  wire id_7;
  tri0 id_8 = id_1;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input wire id_2,
    input supply1 id_3,
    input wire id_4,
    input tri1 id_5,
    input supply1 id_6,
    input tri1 id_7,
    output supply0 id_8,
    input uwire id_9
);
  reg id_11;
  wire id_12, id_13;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_1,
      id_8,
      id_2
  );
  assign modCall_1.id_2 = 0;
  initial begin : LABEL_0
    begin : LABEL_0
      #1 begin : LABEL_0
        id_11 <= 1;
      end
    end
  end
endmodule
