{"vcs1":{"timestamp_begin":1740576871.327697374, "rt":3.87, "ut":3.62, "st":0.19}}
{"vcselab":{"timestamp_begin":1740576875.274676094, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1740576875.601034726, "rt":0.24, "ut":0.11, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740576871.033024953}
{"VCS_COMP_START_TIME": 1740576871.033024953}
{"VCS_COMP_END_TIME": 1740576875.906619405}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1n ../testbench/top.sv -o simv"}
{"vcs1": {"peak_mem": 287756}}
{"vcselab": {"peak_mem": 150356}}
