{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607100998359 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607100998360 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 23:56:38 2020 " "Processing started: Fri Dec 04 23:56:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607100998360 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607100998360 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TN4 -c TN4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TN4 -c TN4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607100998360 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1607100998667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tn4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tn4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TN4-behavior " "Found design unit 1: TN4-behavior" {  } { { "TN4.vhd" "" { Text "C:/Users/Phi Thanh Danh/Documents/VHDL Programming/LAB4/TN4/TN4.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607100999061 ""} { "Info" "ISGN_ENTITY_NAME" "1 TN4 " "Found entity 1: TN4" {  } { { "TN4.vhd" "" { Text "C:/Users/Phi Thanh Danh/Documents/VHDL Programming/LAB4/TN4/TN4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607100999061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607100999061 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TN4 " "Elaborating entity \"TN4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1607100999096 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pr TN4.vhd(13) " "VHDL Process Statement warning at TN4.vhd(13): signal \"Pr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TN4.vhd" "" { Text "C:/Users/Phi Thanh Danh/Documents/VHDL Programming/LAB4/TN4/TN4.vhd" 13 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607100999097 "|TN4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Cl TN4.vhd(13) " "VHDL Process Statement warning at TN4.vhd(13): signal \"Cl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TN4.vhd" "" { Text "C:/Users/Phi Thanh Danh/Documents/VHDL Programming/LAB4/TN4/TN4.vhd" 13 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607100999097 "|TN4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pr TN4.vhd(16) " "VHDL Process Statement warning at TN4.vhd(16): signal \"Pr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TN4.vhd" "" { Text "C:/Users/Phi Thanh Danh/Documents/VHDL Programming/LAB4/TN4/TN4.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607100999097 "|TN4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Cl TN4.vhd(16) " "VHDL Process Statement warning at TN4.vhd(16): signal \"Cl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TN4.vhd" "" { Text "C:/Users/Phi Thanh Danh/Documents/VHDL Programming/LAB4/TN4/TN4.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607100999097 "|TN4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pr TN4.vhd(24) " "VHDL Process Statement warning at TN4.vhd(24): signal \"Pr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TN4.vhd" "" { Text "C:/Users/Phi Thanh Danh/Documents/VHDL Programming/LAB4/TN4/TN4.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607100999097 "|TN4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Cl TN4.vhd(24) " "VHDL Process Statement warning at TN4.vhd(24): signal \"Cl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TN4.vhd" "" { Text "C:/Users/Phi Thanh Danh/Documents/VHDL Programming/LAB4/TN4/TN4.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607100999097 "|TN4"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Q~reg0 Q~reg0_emulated Q~1 " "Register \"Q~reg0\" is converted into an equivalent circuit using register \"Q~reg0_emulated\" and latch \"Q~1\"" {  } { { "TN4.vhd" "" { Text "C:/Users/Phi Thanh Danh/Documents/VHDL Programming/LAB4/TN4/TN4.vhd" 6 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1607100999397 "|TN4|Q~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Qn~reg0 Qn~reg0_emulated Qn~1 " "Register \"Qn~reg0\" is converted into an equivalent circuit using register \"Qn~reg0_emulated\" and latch \"Qn~1\"" {  } { { "TN4.vhd" "" { Text "C:/Users/Phi Thanh Danh/Documents/VHDL Programming/LAB4/TN4/TN4.vhd" 6 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1607100999397 "|TN4|Qn~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1607100999397 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1607100999564 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607100999564 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1607100999611 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1607100999611 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1607100999611 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1607100999611 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607100999642 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 23:56:39 2020 " "Processing ended: Fri Dec 04 23:56:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607100999642 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607100999642 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607100999642 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607100999642 ""}
