<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><componentInstances/><component name="AHBtoAPB::work"/><component name="AXI4_Interconnect::work"/><component name="AXItoAHBL::work"/><component name="CLK_DIV2::work"/><component name="Core_AHBL::work"/><component name="Core_APB::work"/><component name="Core_UART::work"/><component name="CoreAXI4_Lite::work"/><component name="CoreDMA_Controller::work"/><component name="NGMUX::work"/><component name="OSC_160MHz::work"/><component name="PCIe_INIT_MONITOR::work"/><component name="PCIe_TX_PLL::work"/><component name="PF_DDR4_SS::work"/><component name="PF_RESET::work"/><component name="SRAM_AXI::work"/><component name="tpsram::work"/><component name="AXItoAPB::work"/><component name="UART_SD::work"/><component name="CoreDMA_IO_CTRL::work"/><component name="PCIe_TL_CLK::work"/><component name="PCIe_EP::work"/><component name="top::work"/><component name="PF_CCC_C0::work"/><component name="CORERESET_PF_C0::work"/><device die="PA5M100T" family="PolarFire" package="fcvg484"/><component name="PF_DDR4_SS_DDRPHY_BLK::work"/><SmartGen version="8.0"/></workspace>