============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 26 2019  09:41:48 pm
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                       Leakage    Dynamic     Total   
    Instance    Cells Power(nW)  Power(nW)  Power(nW) 
------------------------------------------------------
dsc_mul           281  7181.612 436550.210 443731.822 
  stoch2bin_out    58  2326.613 125224.010 127550.624 
  prg_c            75  1623.850  86168.579  87792.429 
    prg_ab         72  1597.467  84179.435  85776.902 
      ctr4         24   930.125  51109.200  52039.325 
      comp4_a      16   222.447  10856.717  11079.164 
        comp1       2    49.307   2142.998   2192.304 
        comp2       2    49.307   2098.390   2147.697 
        comp3       2    49.307   1882.022   1931.328 
        comp0       2    17.348    563.583    580.931 
      comp4_b      16   222.447  11122.750  11345.197 
        comp1       2    49.307   2185.487   2234.793 
        comp2       2    49.307   2145.469   2194.776 
        comp3       2    49.307   1911.344   1960.650 
        comp0       2    17.348    613.106    630.454 
      comp4_c      16   222.447  11090.769  11313.217 
        comp1       2    49.307   2143.822   2193.129 
        comp2       2    49.307   2154.045   2203.352 
        comp3       2    49.307   1897.002   1946.309 
        comp0       2    17.348    581.035    598.383 
  prg_b            72  1616.924 101617.884 103234.808 
    prg_ab         71  1577.714  98448.603 100026.317 
      ctr4         23   910.372  62858.035  63768.407 
      comp4_a      16   222.447  11724.118  11946.566 
        comp1       2    49.307   2185.018   2234.324 
        comp2       2    49.307   2199.144   2248.451 
        comp3       2    49.307   1810.541   1859.847 
        comp0       2    17.348    597.001    614.349 
      comp4_b      16   222.447  11850.629  12073.076 
        comp1       2    49.307   2202.433   2251.740 
        comp2       2    49.307   2222.418   2271.725 
        comp3       2    49.307   1846.740   1896.046 
        comp0       2    17.348    643.538    660.886 
      comp4_c      16   222.447  12015.820  12238.268 
        comp1       2    49.307   2226.284   2275.591 
        comp2       2    49.307   2255.251   2304.558 
        comp3       2    49.307   1876.079   1925.385 
        comp0       2    17.348    562.290    579.638 
  prg_a            72  1567.528  99184.500 100752.028 
    prg_ab         70  1560.174  98318.899  99879.073 
      ctr4         22   892.833  63567.698  64460.530 
      comp4_a      16   222.447  11621.243  11843.691 
        comp1       2    49.307   2177.975   2227.281 
        comp2       2    49.307   2279.195   2328.501 
        comp3       2    49.307   2025.230   2074.537 
        comp0       2    17.348    617.633    634.981 
      comp4_b      16   222.447  11314.786  11537.233 
        comp1       2    49.307   2195.389   2244.695 
        comp2       2    49.307   2279.690   2328.997 
        comp3       2    49.307   2018.387   2067.693 
        comp0       2    17.348    635.180    652.528 
      comp4_c      16   222.447  11815.172  12037.620 
        comp1       2    49.307   2180.457   2229.764 
        comp2       2    49.307   2334.798   2384.104 
        comp3       2    49.307   2018.389   2067.696 
        comp0       2    17.348    629.244    646.591 

