<p>Complete the timing diagram for this circuit, assuming all <span class="math"><em>Q</em></span> outputs begin in the low state:</p>
<p><br /><span class="math">$\epsfbox{02986x01.eps}$</span><br /></p>
<p><br /><span class="math">$\epsfbox{02986x02.eps}$</span><br /></p>
<p><br /><span class="math">$\epsfbox{02986x03.eps}$</span><br /></p>
<p>Follow-up question: explain why the &quot;high&quot; state at the <span class="math"><em>D</em></span> input of the first flip-flop does not ripple through <em>all</em> the flip-flops at the first clock pulse.</p>
<p>This question reviews the principles of D-type flip-flops, timing diagrams, and serves as an introduction to shift registers.</p>
