Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed May 25 13:16:34 2022
| Host         : JYPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file wordle_control_sets_placed.rpt
| Design       : wordle
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    34 |
|    Minimum number of control sets                        |    34 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   106 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    34 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |    14 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             325 |           89 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             228 |           61 |
| Yes          | No                    | No                     |             115 |           36 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              34 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-------------------------------+----------------------------------+------------------+----------------+--------------+
|         Clock Signal        |         Enable Signal         |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+-------------------------------+----------------------------------+------------------+----------------+--------------+
|  clkout_reg_n_0_BUFG        |                               |                                  |                1 |              2 |         2.00 |
|  scan_cnt_reg[2]_i_2_n_0    | s3/cur_data[7]_i_1_n_0        |                                  |                1 |              4 |         4.00 |
|  scan_cnt_reg[2]_i_2__0_n_0 | s2/times[3]_i_1_n_0           | sw_IBUF[7]                       |                1 |              4 |         4.00 |
|  scan_cnt_reg[2]_i_2__0_n_0 | s2/data__0[7]                 | sw_IBUF[7]                       |                1 |              4 |         4.00 |
|  scan_cnt_reg[2]_i_2__0_n_0 | s2/data__0[19]                | sw_IBUF[7]                       |                1 |              4 |         4.00 |
|  scan_cnt_reg[2]_i_2__0_n_0 | s2/data__0[3]                 | sw_IBUF[7]                       |                1 |              4 |         4.00 |
|  scan_cnt_reg[2]_i_2__0_n_0 | s2/data__0[11]                | sw_IBUF[7]                       |                1 |              4 |         4.00 |
|  scan_cnt_reg[2]_i_2_n_0    | s3/remaining_times[3]_i_1_n_0 |                                  |                2 |              4 |         2.00 |
|  scan_cnt_reg[2]_i_2_n_0    | s3/cur_data[11]_i_1_n_0       |                                  |                1 |              4 |         4.00 |
|  scan_cnt_reg[2]_i_2_n_0    | s3/cur_data[15]_i_1_n_0       |                                  |                1 |              4 |         4.00 |
|  scan_cnt_reg[2]_i_2_n_0    | s3/cur_data[19]_i_1_n_0       |                                  |                1 |              4 |         4.00 |
|  scan_cnt_reg[2]_i_2__0_n_0 |                               | sw_IBUF[7]                       |                1 |              4 |         4.00 |
|  scan_cnt_reg[2]_i_2__0_n_0 | s2/data[15]_i_1_n_0           | sw_IBUF[7]                       |                1 |              4 |         4.00 |
|  scan_cnt_reg[2]_i_2_n_0    | s3/cur_data[3]_i_1_n_0        |                                  |                1 |              4 |         4.00 |
|  scan_cnt_reg[2]_i_2_n_0    |                               | sw_IBUF[7]                       |                4 |              5 |         1.25 |
|  scan_cnt_reg[2]_i_2_n_0    |                               |                                  |                3 |              6 |         2.00 |
|  scan_cnt_reg[2]_i_2__0_n_0 |                               |                                  |                4 |              7 |         1.75 |
|  scan_cnt_reg[2]_i_2_n_0    | s3/led_state                  | s3/led_state[9]_i_1_n_0          |                5 |             10 |         2.00 |
|  scan_cnt_reg[2]_i_2_n_0    | s3/state                      |                                  |                3 |             11 |         3.67 |
|  scan_cnt_reg[2]_i_2__0_n_0 | s2/state                      |                                  |                3 |             12 |         4.00 |
|  scan_cnt_reg[2]_i_2_n_0    | s3/password[19]_i_1_n_0       |                                  |                8 |             20 |         2.50 |
|  scan_cnt_reg[2]_i_2__0_n_0 | s2/display_data               |                                  |                7 |             24 |         3.43 |
|  scan_cnt_reg[2]_i_2_n_0    | s3/display_data               |                                  |                8 |             24 |         3.00 |
|  clk_IBUF_BUFG              |                               | clkout                           |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG              |                               | s2/clkout                        |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG              |                               | s2/l_clkout                      |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG              |                               | s3/clkout                        |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG              |                               | s3/l_clkout                      |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG              |                               | s3/rc/clear                      |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG              |                               | s3/rc/frequency_count[0]_i_1_n_0 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG              |                               |                                  |               19 |             43 |         2.26 |
| ~clkout_reg_n_0_BUFG        |                               |                                  |               17 |             67 |         3.94 |
| ~scan_cnt_reg[2]_i_2__0_n_0 |                               |                                  |               22 |            100 |         4.55 |
| ~scan_cnt_reg[2]_i_2_n_0    |                               |                                  |               23 |            100 |         4.35 |
+-----------------------------+-------------------------------+----------------------------------+------------------+----------------+--------------+


