// Seed: 721926913
module module_0 (
    id_1
);
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_4 = 32'd28
) (
    id_1,
    id_2,
    id_3[-1 : id_4],
    _id_4[1 : id_4]
);
  input logic [7:0] _id_4;
  input logic [7:0] id_3;
  module_0 modCall_1 (id_2);
  inout wire id_2;
  input wire id_1;
  if (-1) parameter id_5 = -1;
  else assign id_2 = id_2;
endmodule
module module_2 (
    input tri id_0,
    input supply1 id_1,
    output wor id_2,
    input wire id_3
);
  logic id_5 = 1;
  logic id_6;
  assign module_3.id_0 = 0;
endmodule
module module_3 (
    output tri1 id_0,
    input tri id_1,
    output supply0 id_2,
    input tri0 id_3
);
  assign id_2 = 1;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_3
  );
endmodule
