// Seed: 146787138
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  assign module_1.id_6 = 0;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_13;
  ;
endmodule
module module_1 (
    input wand id_0
    , id_13,
    output tri1 id_1,
    output wire id_2,
    output uwire id_3,
    output supply0 id_4,
    input tri0 id_5,
    input supply0 id_6,
    output tri id_7,
    output wand id_8,
    output supply0 id_9,
    output uwire id_10,
    output uwire id_11
);
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
  integer id_14;
  ;
  xnor primCall (id_10, id_5, id_13, id_6);
  assign id_1 = -1;
endmodule
