
AMS-Master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aed8  080001d8  080001d8  000101d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  0800b0b0  0800b0b0  0001b0b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b0dc  0800b0dc  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  0800b0dc  0800b0dc  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b0dc  0800b0dc  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b0dc  0800b0dc  0001b0dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b0e0  0800b0e0  0001b0e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800b0e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007bc  20000078  0800b158  00020078  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000834  0800b158  00020834  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019df9  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e02  00000000  00000000  00039e9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017c8  00000000  00000000  0003cca0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000016d8  00000000  00000000  0003e468  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029efa  00000000  00000000  0003fb40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000184be  00000000  00000000  00069a3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011b5ea  00000000  00000000  00081ef8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0019d4e2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006ae0  00000000  00000000  0019d534  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000078 	.word	0x20000078
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800b098 	.word	0x0800b098

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000007c 	.word	0x2000007c
 8000214:	0800b098 	.word	0x0800b098

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	; 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpun>:
 8000ac4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d102      	bne.n	8000ad4 <__aeabi_dcmpun+0x10>
 8000ace:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad2:	d10a      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ad4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000adc:	d102      	bne.n	8000ae4 <__aeabi_dcmpun+0x20>
 8000ade:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae2:	d102      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	f04f 0001 	mov.w	r0, #1
 8000aee:	4770      	bx	lr

08000af0 <__aeabi_d2uiz>:
 8000af0:	004a      	lsls	r2, r1, #1
 8000af2:	d211      	bcs.n	8000b18 <__aeabi_d2uiz+0x28>
 8000af4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000af8:	d211      	bcs.n	8000b1e <__aeabi_d2uiz+0x2e>
 8000afa:	d50d      	bpl.n	8000b18 <__aeabi_d2uiz+0x28>
 8000afc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b00:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b04:	d40e      	bmi.n	8000b24 <__aeabi_d2uiz+0x34>
 8000b06:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b0a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b0e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b12:	fa23 f002 	lsr.w	r0, r3, r2
 8000b16:	4770      	bx	lr
 8000b18:	f04f 0000 	mov.w	r0, #0
 8000b1c:	4770      	bx	lr
 8000b1e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b22:	d102      	bne.n	8000b2a <__aeabi_d2uiz+0x3a>
 8000b24:	f04f 30ff 	mov.w	r0, #4294967295
 8000b28:	4770      	bx	lr
 8000b2a:	f04f 0000 	mov.w	r0, #0
 8000b2e:	4770      	bx	lr

08000b30 <__aeabi_d2f>:
 8000b30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b34:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b38:	bf24      	itt	cs
 8000b3a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b3e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b42:	d90d      	bls.n	8000b60 <__aeabi_d2f+0x30>
 8000b44:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b48:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b4c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b50:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b54:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b58:	bf08      	it	eq
 8000b5a:	f020 0001 	biceq.w	r0, r0, #1
 8000b5e:	4770      	bx	lr
 8000b60:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b64:	d121      	bne.n	8000baa <__aeabi_d2f+0x7a>
 8000b66:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b6a:	bfbc      	itt	lt
 8000b6c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b70:	4770      	bxlt	lr
 8000b72:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b76:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b7a:	f1c2 0218 	rsb	r2, r2, #24
 8000b7e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b82:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b86:	fa20 f002 	lsr.w	r0, r0, r2
 8000b8a:	bf18      	it	ne
 8000b8c:	f040 0001 	orrne.w	r0, r0, #1
 8000b90:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b94:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b98:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b9c:	ea40 000c 	orr.w	r0, r0, ip
 8000ba0:	fa23 f302 	lsr.w	r3, r3, r2
 8000ba4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ba8:	e7cc      	b.n	8000b44 <__aeabi_d2f+0x14>
 8000baa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bae:	d107      	bne.n	8000bc0 <__aeabi_d2f+0x90>
 8000bb0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bb4:	bf1e      	ittt	ne
 8000bb6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bba:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bbe:	4770      	bxne	lr
 8000bc0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bc4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bc8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop

08000bd0 <__aeabi_d2lz>:
 8000bd0:	b538      	push	{r3, r4, r5, lr}
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	4604      	mov	r4, r0
 8000bd8:	460d      	mov	r5, r1
 8000bda:	f7ff ff4b 	bl	8000a74 <__aeabi_dcmplt>
 8000bde:	b928      	cbnz	r0, 8000bec <__aeabi_d2lz+0x1c>
 8000be0:	4620      	mov	r0, r4
 8000be2:	4629      	mov	r1, r5
 8000be4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000be8:	f000 b80a 	b.w	8000c00 <__aeabi_d2ulz>
 8000bec:	4620      	mov	r0, r4
 8000bee:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000bf2:	f000 f805 	bl	8000c00 <__aeabi_d2ulz>
 8000bf6:	4240      	negs	r0, r0
 8000bf8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bfc:	bd38      	pop	{r3, r4, r5, pc}
 8000bfe:	bf00      	nop

08000c00 <__aeabi_d2ulz>:
 8000c00:	b5d0      	push	{r4, r6, r7, lr}
 8000c02:	4b0c      	ldr	r3, [pc, #48]	; (8000c34 <__aeabi_d2ulz+0x34>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	4606      	mov	r6, r0
 8000c08:	460f      	mov	r7, r1
 8000c0a:	f7ff fcc1 	bl	8000590 <__aeabi_dmul>
 8000c0e:	f7ff ff6f 	bl	8000af0 <__aeabi_d2uiz>
 8000c12:	4604      	mov	r4, r0
 8000c14:	f7ff fc42 	bl	800049c <__aeabi_ui2d>
 8000c18:	4b07      	ldr	r3, [pc, #28]	; (8000c38 <__aeabi_d2ulz+0x38>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	f7ff fcb8 	bl	8000590 <__aeabi_dmul>
 8000c20:	4602      	mov	r2, r0
 8000c22:	460b      	mov	r3, r1
 8000c24:	4630      	mov	r0, r6
 8000c26:	4639      	mov	r1, r7
 8000c28:	f7ff fafa 	bl	8000220 <__aeabi_dsub>
 8000c2c:	f7ff ff60 	bl	8000af0 <__aeabi_d2uiz>
 8000c30:	4621      	mov	r1, r4
 8000c32:	bdd0      	pop	{r4, r6, r7, pc}
 8000c34:	3df00000 	.word	0x3df00000
 8000c38:	41f00000 	.word	0x41f00000

08000c3c <init_PEC15_Table>:

int16_t pec15Table[256];
const int16_t CRC15_POLY = 0x4599;

void init_PEC15_Table(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	b085      	sub	sp, #20
 8000c40:	af00      	add	r7, sp, #0
    int16_t remainder;

    for (int i = 0; i < 256; i++)
 8000c42:	2300      	movs	r3, #0
 8000c44:	60bb      	str	r3, [r7, #8]
 8000c46:	e026      	b.n	8000c96 <init_PEC15_Table+0x5a>
    {
        remainder = i << 7;
 8000c48:	68bb      	ldr	r3, [r7, #8]
 8000c4a:	01db      	lsls	r3, r3, #7
 8000c4c:	81fb      	strh	r3, [r7, #14]
        for (int bit = 8; bit > 0; --bit)
 8000c4e:	2308      	movs	r3, #8
 8000c50:	607b      	str	r3, [r7, #4]
 8000c52:	e015      	b.n	8000c80 <init_PEC15_Table+0x44>
        {
            if (remainder & 0x4000)
 8000c54:	89fb      	ldrh	r3, [r7, #14]
 8000c56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d009      	beq.n	8000c72 <init_PEC15_Table+0x36>
            {
                remainder = ((remainder << 1));
 8000c5e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000c62:	005b      	lsls	r3, r3, #1
 8000c64:	81fb      	strh	r3, [r7, #14]
                remainder = (remainder ^ CRC15_POLY);
 8000c66:	f244 5299 	movw	r2, #17817	; 0x4599
 8000c6a:	89fb      	ldrh	r3, [r7, #14]
 8000c6c:	4053      	eors	r3, r2
 8000c6e:	81fb      	strh	r3, [r7, #14]
 8000c70:	e003      	b.n	8000c7a <init_PEC15_Table+0x3e>
            }
            else
            {
                remainder = ((remainder << 1));
 8000c72:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000c76:	005b      	lsls	r3, r3, #1
 8000c78:	81fb      	strh	r3, [r7, #14]
        for (int bit = 8; bit > 0; --bit)
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	3b01      	subs	r3, #1
 8000c7e:	607b      	str	r3, [r7, #4]
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	dce6      	bgt.n	8000c54 <init_PEC15_Table+0x18>
            }
        }
        pec15Table[i] = remainder & 0xFFFF;
 8000c86:	4909      	ldr	r1, [pc, #36]	; (8000cac <init_PEC15_Table+0x70>)
 8000c88:	68bb      	ldr	r3, [r7, #8]
 8000c8a:	89fa      	ldrh	r2, [r7, #14]
 8000c8c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    for (int i = 0; i < 256; i++)
 8000c90:	68bb      	ldr	r3, [r7, #8]
 8000c92:	3301      	adds	r3, #1
 8000c94:	60bb      	str	r3, [r7, #8]
 8000c96:	68bb      	ldr	r3, [r7, #8]
 8000c98:	2bff      	cmp	r3, #255	; 0xff
 8000c9a:	ddd5      	ble.n	8000c48 <init_PEC15_Table+0xc>
    }
}
 8000c9c:	bf00      	nop
 8000c9e:	bf00      	nop
 8000ca0:	3714      	adds	r7, #20
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca8:	4770      	bx	lr
 8000caa:	bf00      	nop
 8000cac:	20000094 	.word	0x20000094

08000cb0 <pec15>:


uint16_t pec15(uint8_t *data, int len)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	b087      	sub	sp, #28
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
 8000cb8:	6039      	str	r1, [r7, #0]
    int16_t remainder, address;

    remainder = 16; // PEC seed
 8000cba:	2310      	movs	r3, #16
 8000cbc:	82fb      	strh	r3, [r7, #22]

    for (int i = 0; i < len; i++)
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	613b      	str	r3, [r7, #16]
 8000cc2:	e01a      	b.n	8000cfa <pec15+0x4a>
    {
        address = ((remainder >> 7) ^ data[i]) & 0xff; // calculate PEC table address
 8000cc4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000cc8:	11db      	asrs	r3, r3, #7
 8000cca:	b21a      	sxth	r2, r3
 8000ccc:	693b      	ldr	r3, [r7, #16]
 8000cce:	6879      	ldr	r1, [r7, #4]
 8000cd0:	440b      	add	r3, r1
 8000cd2:	781b      	ldrb	r3, [r3, #0]
 8000cd4:	b21b      	sxth	r3, r3
 8000cd6:	4053      	eors	r3, r2
 8000cd8:	b21b      	sxth	r3, r3
 8000cda:	b2db      	uxtb	r3, r3
 8000cdc:	81fb      	strh	r3, [r7, #14]
        remainder = (remainder << 8) ^ pec15Table[address];
 8000cde:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000ce2:	021b      	lsls	r3, r3, #8
 8000ce4:	b21a      	sxth	r2, r3
 8000ce6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000cea:	490a      	ldr	r1, [pc, #40]	; (8000d14 <pec15+0x64>)
 8000cec:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8000cf0:	4053      	eors	r3, r2
 8000cf2:	82fb      	strh	r3, [r7, #22]
    for (int i = 0; i < len; i++)
 8000cf4:	693b      	ldr	r3, [r7, #16]
 8000cf6:	3301      	adds	r3, #1
 8000cf8:	613b      	str	r3, [r7, #16]
 8000cfa:	693a      	ldr	r2, [r7, #16]
 8000cfc:	683b      	ldr	r3, [r7, #0]
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	dbe0      	blt.n	8000cc4 <pec15+0x14>
    }
    return (remainder * 2); // The CRC15 has a 0 in the LSB so the final value must be multiplied by 2
 8000d02:	8afb      	ldrh	r3, [r7, #22]
 8000d04:	005b      	lsls	r3, r3, #1
 8000d06:	b29b      	uxth	r3, r3
}
 8000d08:	4618      	mov	r0, r3
 8000d0a:	371c      	adds	r7, #28
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d12:	4770      	bx	lr
 8000d14:	20000094 	.word	0x20000094

08000d18 <init_LTC6811>:


void init_LTC6811(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	af00      	add	r7, sp, #0
    init_PEC15_Table();
 8000d1c:	f7ff ff8e 	bl	8000c3c <init_PEC15_Table>
}
 8000d20:	bf00      	nop
 8000d22:	bd80      	pop	{r7, pc}

08000d24 <update_config>:


void update_config(ltc6811_config *config)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b084      	sub	sp, #16
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
    uint8_t cfgr[6] = {0};
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	60bb      	str	r3, [r7, #8]
 8000d30:	2300      	movs	r3, #0
 8000d32:	81bb      	strh	r3, [r7, #12]

    cfgr[0] = config->gpio_pulldowns << 3;
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	781b      	ldrb	r3, [r3, #0]
 8000d38:	00db      	lsls	r3, r3, #3
 8000d3a:	b2db      	uxtb	r3, r3
 8000d3c:	723b      	strb	r3, [r7, #8]
    cfgr[0] |= config->refon << 2;
 8000d3e:	7a3b      	ldrb	r3, [r7, #8]
 8000d40:	b25a      	sxtb	r2, r3
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	785b      	ldrb	r3, [r3, #1]
 8000d46:	009b      	lsls	r3, r3, #2
 8000d48:	b25b      	sxtb	r3, r3
 8000d4a:	4313      	orrs	r3, r2
 8000d4c:	b25b      	sxtb	r3, r3
 8000d4e:	b2db      	uxtb	r3, r3
 8000d50:	723b      	strb	r3, [r7, #8]
    cfgr[0] |= config->adcopt;
 8000d52:	7a3b      	ldrb	r3, [r7, #8]
 8000d54:	687a      	ldr	r2, [r7, #4]
 8000d56:	7892      	ldrb	r2, [r2, #2]
 8000d58:	4313      	orrs	r3, r2
 8000d5a:	b2db      	uxtb	r3, r3
 8000d5c:	723b      	strb	r3, [r7, #8]

    cfgr[1] = config->vuv;
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	889b      	ldrh	r3, [r3, #4]
 8000d62:	b2db      	uxtb	r3, r3
 8000d64:	727b      	strb	r3, [r7, #9]

    cfgr[2] = config->vuv >> 8;
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	889b      	ldrh	r3, [r3, #4]
 8000d6a:	0a1b      	lsrs	r3, r3, #8
 8000d6c:	b29b      	uxth	r3, r3
 8000d6e:	b2db      	uxtb	r3, r3
 8000d70:	72bb      	strb	r3, [r7, #10]
    cfgr[2] |= config->vov << 4;
 8000d72:	7abb      	ldrb	r3, [r7, #10]
 8000d74:	b25a      	sxtb	r2, r3
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	88db      	ldrh	r3, [r3, #6]
 8000d7a:	011b      	lsls	r3, r3, #4
 8000d7c:	b25b      	sxtb	r3, r3
 8000d7e:	4313      	orrs	r3, r2
 8000d80:	b25b      	sxtb	r3, r3
 8000d82:	b2db      	uxtb	r3, r3
 8000d84:	72bb      	strb	r3, [r7, #10]

    cfgr[3] = config->vov >> 4;
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	88db      	ldrh	r3, [r3, #6]
 8000d8a:	091b      	lsrs	r3, r3, #4
 8000d8c:	b29b      	uxth	r3, r3
 8000d8e:	b2db      	uxtb	r3, r3
 8000d90:	72fb      	strb	r3, [r7, #11]

    cfgr[4] = config -> dcc;
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	895b      	ldrh	r3, [r3, #10]
 8000d96:	b2db      	uxtb	r3, r3
 8000d98:	733b      	strb	r3, [r7, #12]

    cfgr[5] = config->dcto << 4;
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	7a1b      	ldrb	r3, [r3, #8]
 8000d9e:	011b      	lsls	r3, r3, #4
 8000da0:	b2db      	uxtb	r3, r3
 8000da2:	737b      	strb	r3, [r7, #13]
    cfgr[5] |= config -> dcc >> 4;
 8000da4:	7b7a      	ldrb	r2, [r7, #13]
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	895b      	ldrh	r3, [r3, #10]
 8000daa:	091b      	lsrs	r3, r3, #4
 8000dac:	b29b      	uxth	r3, r3
 8000dae:	b2db      	uxtb	r3, r3
 8000db0:	4313      	orrs	r3, r2
 8000db2:	b2db      	uxtb	r3, r3
 8000db4:	737b      	strb	r3, [r7, #13]



    wake_sleep();
 8000db6:	f000 f80a 	bl	8000dce <wake_sleep>

    broadcast_write(WRCFGA, cfgr);
 8000dba:	f107 0308 	add.w	r3, r7, #8
 8000dbe:	4619      	mov	r1, r3
 8000dc0:	2001      	movs	r0, #1
 8000dc2:	f000 f879 	bl	8000eb8 <broadcast_write>
}
 8000dc6:	bf00      	nop
 8000dc8:	3710      	adds	r7, #16
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}

08000dce <wake_sleep>:

////NEED TO CHANGE TO HAL
void wake_sleep()
{
 8000dce:	b580      	push	{r7, lr}
 8000dd0:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LTC6820_CS, GPIO_PIN_RESET);
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000dd8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ddc:	f005 fcb0 	bl	8006740 <HAL_GPIO_WritePin>

	HAL_Delay(1);
 8000de0:	2001      	movs	r0, #1
 8000de2:	f002 f8af 	bl	8002f44 <HAL_Delay>

    HAL_GPIO_WritePin(LTC6820_CS, GPIO_PIN_SET);
 8000de6:	2201      	movs	r2, #1
 8000de8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000dec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000df0:	f005 fca6 	bl	8006740 <HAL_GPIO_WritePin>

    HAL_Delay(1);
 8000df4:	2001      	movs	r0, #1
 8000df6:	f002 f8a5 	bl	8002f44 <HAL_Delay>
}
 8000dfa:	bf00      	nop
 8000dfc:	bd80      	pop	{r7, pc}

08000dfe <wake_standby>:


void wake_standby()
{
 8000dfe:	b580      	push	{r7, lr}
 8000e00:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LTC6820_CS, GPIO_PIN_RESET);
 8000e02:	2200      	movs	r2, #0
 8000e04:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e0c:	f005 fc98 	bl	8006740 <HAL_GPIO_WritePin>

	HAL_Delay(1);
 8000e10:	2001      	movs	r0, #1
 8000e12:	f002 f897 	bl	8002f44 <HAL_Delay>

    HAL_GPIO_WritePin(LTC6820_CS, GPIO_PIN_SET);
 8000e16:	2201      	movs	r2, #1
 8000e18:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e1c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e20:	f005 fc8e 	bl	8006740 <HAL_GPIO_WritePin>

    HAL_Delay(1);
 8000e24:	2001      	movs	r0, #1
 8000e26:	f002 f88d 	bl	8002f44 <HAL_Delay>
}
 8000e2a:	bf00      	nop
 8000e2c:	bd80      	pop	{r7, pc}
	...

08000e30 <broadcast_command>:


void broadcast_command(uint16_t command_code)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b084      	sub	sp, #16
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	4603      	mov	r3, r0
 8000e38:	80fb      	strh	r3, [r7, #6]
    uint8_t CMD[2];

    // see Table 36 (Broadcast Command Format) in LTC6811 datasheet
    CMD[0] = 0;                  // CMD0 bits 3 thru 7  = 0
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	733b      	strb	r3, [r7, #12]
    CMD[0] |= command_code >> 8; // CMD0 bits 0 thru 2  = top 3 bits of command code
 8000e3e:	7b3a      	ldrb	r2, [r7, #12]
 8000e40:	88fb      	ldrh	r3, [r7, #6]
 8000e42:	0a1b      	lsrs	r3, r3, #8
 8000e44:	b29b      	uxth	r3, r3
 8000e46:	b2db      	uxtb	r3, r3
 8000e48:	4313      	orrs	r3, r2
 8000e4a:	b2db      	uxtb	r3, r3
 8000e4c:	733b      	strb	r3, [r7, #12]
    CMD[1] = command_code;       // CMD1                = bottom 8 bits of command code
 8000e4e:	88fb      	ldrh	r3, [r7, #6]
 8000e50:	b2db      	uxtb	r3, r3
 8000e52:	737b      	strb	r3, [r7, #13]

    uint16_t crc = pec15(CMD, 2); // CRC for CMD
 8000e54:	f107 030c 	add.w	r3, r7, #12
 8000e58:	2102      	movs	r1, #2
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	f7ff ff28 	bl	8000cb0 <pec15>
 8000e60:	4603      	mov	r3, r0
 8000e62:	81fb      	strh	r3, [r7, #14]

    uint8_t tx_msg[4];

    // Send 2-byte CMD and 2-byte PEC15.

    tx_msg[0] = CMD[0];
 8000e64:	7b3b      	ldrb	r3, [r7, #12]
 8000e66:	723b      	strb	r3, [r7, #8]
    tx_msg[1] = CMD[1];
 8000e68:	7b7b      	ldrb	r3, [r7, #13]
 8000e6a:	727b      	strb	r3, [r7, #9]
    tx_msg[2] = crc >> 8;
 8000e6c:	89fb      	ldrh	r3, [r7, #14]
 8000e6e:	0a1b      	lsrs	r3, r3, #8
 8000e70:	b29b      	uxth	r3, r3
 8000e72:	b2db      	uxtb	r3, r3
 8000e74:	72bb      	strb	r3, [r7, #10]
    tx_msg[3] = crc;
 8000e76:	89fb      	ldrh	r3, [r7, #14]
 8000e78:	b2db      	uxtb	r3, r3
 8000e7a:	72fb      	strb	r3, [r7, #11]




#ifdef ALWAYS_STANDBY_WAKE
    wake_standby();
 8000e7c:	f7ff ffbf 	bl	8000dfe <wake_standby>
#endif
    HAL_GPIO_WritePin(LTC6820_CS, GPIO_PIN_RESET);
 8000e80:	2200      	movs	r2, #0
 8000e82:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e86:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e8a:	f005 fc59 	bl	8006740 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi3, tx_msg, 4, 1000);
 8000e8e:	f107 0108 	add.w	r1, r7, #8
 8000e92:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e96:	2204      	movs	r2, #4
 8000e98:	4806      	ldr	r0, [pc, #24]	; (8000eb4 <broadcast_command+0x84>)
 8000e9a:	f006 ff6a 	bl	8007d72 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(LTC6820_CS, GPIO_PIN_SET);
 8000e9e:	2201      	movs	r2, #1
 8000ea0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ea4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ea8:	f005 fc4a 	bl	8006740 <HAL_GPIO_WritePin>
}
 8000eac:	bf00      	nop
 8000eae:	3710      	adds	r7, #16
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	2000051c 	.word	0x2000051c

08000eb8 <broadcast_write>:


void broadcast_write(uint16_t command_code, uint8_t *tx_reg)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b086      	sub	sp, #24
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	6039      	str	r1, [r7, #0]
 8000ec2:	80fb      	strh	r3, [r7, #6]
    uint8_t CMD[2];

    // see Table 36 (Broadcast Command Format) in LTC6811 datasheet
    CMD[0] = 0;                  // CMD0 bits 3 thru 7  = 0
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	753b      	strb	r3, [r7, #20]
    CMD[0] |= command_code >> 8; // CMD0 bits 0 thru 2  = top 3 bits of command code
 8000ec8:	7d3a      	ldrb	r2, [r7, #20]
 8000eca:	88fb      	ldrh	r3, [r7, #6]
 8000ecc:	0a1b      	lsrs	r3, r3, #8
 8000ece:	b29b      	uxth	r3, r3
 8000ed0:	b2db      	uxtb	r3, r3
 8000ed2:	4313      	orrs	r3, r2
 8000ed4:	b2db      	uxtb	r3, r3
 8000ed6:	753b      	strb	r3, [r7, #20]
    CMD[1] = command_code;       // CMD1                = bottom 8 bits of command code
 8000ed8:	88fb      	ldrh	r3, [r7, #6]
 8000eda:	b2db      	uxtb	r3, r3
 8000edc:	757b      	strb	r3, [r7, #21]

    uint16_t crc = pec15(CMD, 2); // CRC for CMD
 8000ede:	f107 0314 	add.w	r3, r7, #20
 8000ee2:	2102      	movs	r1, #2
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f7ff fee3 	bl	8000cb0 <pec15>
 8000eea:	4603      	mov	r3, r0
 8000eec:	82fb      	strh	r3, [r7, #22]

    uint8_t tx_msg[12];

    // Send 2-byte CMD and 2-byte PEC15, then 6-byte register and 2-byte PEC15. No shift bytes.

    tx_msg[0] = CMD[0];
 8000eee:	7d3b      	ldrb	r3, [r7, #20]
 8000ef0:	723b      	strb	r3, [r7, #8]
    tx_msg[1] = CMD[1];
 8000ef2:	7d7b      	ldrb	r3, [r7, #21]
 8000ef4:	727b      	strb	r3, [r7, #9]
    tx_msg[2] = crc >> 8;
 8000ef6:	8afb      	ldrh	r3, [r7, #22]
 8000ef8:	0a1b      	lsrs	r3, r3, #8
 8000efa:	b29b      	uxth	r3, r3
 8000efc:	b2db      	uxtb	r3, r3
 8000efe:	72bb      	strb	r3, [r7, #10]
    tx_msg[3] = crc;
 8000f00:	8afb      	ldrh	r3, [r7, #22]
 8000f02:	b2db      	uxtb	r3, r3
 8000f04:	72fb      	strb	r3, [r7, #11]

    crc = pec15(tx_reg, 6); // CRC for register value
 8000f06:	2106      	movs	r1, #6
 8000f08:	6838      	ldr	r0, [r7, #0]
 8000f0a:	f7ff fed1 	bl	8000cb0 <pec15>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	82fb      	strh	r3, [r7, #22]

    tx_msg[4] = tx_reg[0];
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	781b      	ldrb	r3, [r3, #0]
 8000f16:	733b      	strb	r3, [r7, #12]
    tx_msg[5] = tx_reg[1];
 8000f18:	683b      	ldr	r3, [r7, #0]
 8000f1a:	785b      	ldrb	r3, [r3, #1]
 8000f1c:	737b      	strb	r3, [r7, #13]
    tx_msg[6] = tx_reg[2];
 8000f1e:	683b      	ldr	r3, [r7, #0]
 8000f20:	789b      	ldrb	r3, [r3, #2]
 8000f22:	73bb      	strb	r3, [r7, #14]
    tx_msg[7] = tx_reg[3];
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	78db      	ldrb	r3, [r3, #3]
 8000f28:	73fb      	strb	r3, [r7, #15]
    tx_msg[8] = tx_reg[4];
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	791b      	ldrb	r3, [r3, #4]
 8000f2e:	743b      	strb	r3, [r7, #16]
    tx_msg[9] = tx_reg[5];
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	795b      	ldrb	r3, [r3, #5]
 8000f34:	747b      	strb	r3, [r7, #17]
    tx_msg[10] = crc >> 8;
 8000f36:	8afb      	ldrh	r3, [r7, #22]
 8000f38:	0a1b      	lsrs	r3, r3, #8
 8000f3a:	b29b      	uxth	r3, r3
 8000f3c:	b2db      	uxtb	r3, r3
 8000f3e:	74bb      	strb	r3, [r7, #18]
    tx_msg[11] = crc;
 8000f40:	8afb      	ldrh	r3, [r7, #22]
 8000f42:	b2db      	uxtb	r3, r3
 8000f44:	74fb      	strb	r3, [r7, #19]




#ifdef ALWAYS_STANDBY_WAKE
    wake_standby();
 8000f46:	f7ff ff5a 	bl	8000dfe <wake_standby>
#endif
    HAL_GPIO_WritePin(LTC6820_CS, GPIO_PIN_RESET);
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f50:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f54:	f005 fbf4 	bl	8006740 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi3, tx_msg, 12, 1000);
 8000f58:	f107 0108 	add.w	r1, r7, #8
 8000f5c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f60:	220c      	movs	r2, #12
 8000f62:	4807      	ldr	r0, [pc, #28]	; (8000f80 <broadcast_write+0xc8>)
 8000f64:	f006 ff05 	bl	8007d72 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(LTC6820_CS, GPIO_PIN_SET);
 8000f68:	2201      	movs	r2, #1
 8000f6a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f72:	f005 fbe5 	bl	8006740 <HAL_GPIO_WritePin>
}
 8000f76:	bf00      	nop
 8000f78:	3718      	adds	r7, #24
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	2000051c 	.word	0x2000051c

08000f84 <address_read>:
}



void address_read(uint8_t address, uint16_t command_code, uint8_t *rx_reg)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b08a      	sub	sp, #40	; 0x28
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	603a      	str	r2, [r7, #0]
 8000f8e:	71fb      	strb	r3, [r7, #7]
 8000f90:	460b      	mov	r3, r1
 8000f92:	80bb      	strh	r3, [r7, #4]
    uint8_t CMD[2];

    // see Table 37 (Address Command Format) in LTC6811 datasheet
    CMD[0] = 0x80;               // CMD0 bit 7          = 1
 8000f94:	2380      	movs	r3, #128	; 0x80
 8000f96:	773b      	strb	r3, [r7, #28]
    CMD[0] |= address << 3;      // CMD0 bits 3 thu 6   = address
 8000f98:	7f3b      	ldrb	r3, [r7, #28]
 8000f9a:	b25a      	sxtb	r2, r3
 8000f9c:	79fb      	ldrb	r3, [r7, #7]
 8000f9e:	00db      	lsls	r3, r3, #3
 8000fa0:	b25b      	sxtb	r3, r3
 8000fa2:	4313      	orrs	r3, r2
 8000fa4:	b25b      	sxtb	r3, r3
 8000fa6:	b2db      	uxtb	r3, r3
 8000fa8:	773b      	strb	r3, [r7, #28]
    CMD[0] |= command_code >> 8; // CMD0 bits 0 thru 2  = top 3 bits of command code
 8000faa:	7f3a      	ldrb	r2, [r7, #28]
 8000fac:	88bb      	ldrh	r3, [r7, #4]
 8000fae:	0a1b      	lsrs	r3, r3, #8
 8000fb0:	b29b      	uxth	r3, r3
 8000fb2:	b2db      	uxtb	r3, r3
 8000fb4:	4313      	orrs	r3, r2
 8000fb6:	b2db      	uxtb	r3, r3
 8000fb8:	773b      	strb	r3, [r7, #28]
    CMD[1] = command_code;       // CMD1                = bottom 8 bits of command code
 8000fba:	88bb      	ldrh	r3, [r7, #4]
 8000fbc:	b2db      	uxtb	r3, r3
 8000fbe:	777b      	strb	r3, [r7, #29]

    uint16_t crc = pec15(CMD, 2);
 8000fc0:	f107 031c 	add.w	r3, r7, #28
 8000fc4:	2102      	movs	r1, #2
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f7ff fe72 	bl	8000cb0 <pec15>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	847b      	strh	r3, [r7, #34]	; 0x22

    uint8_t tx_msg[12];

    // Send 2-byte CMD and PEC15, then read 6-byte register and 2-byte PEC15

    tx_msg[0] = CMD[0];
 8000fd0:	7f3b      	ldrb	r3, [r7, #28]
 8000fd2:	743b      	strb	r3, [r7, #16]
    tx_msg[1] = CMD[1];
 8000fd4:	7f7b      	ldrb	r3, [r7, #29]
 8000fd6:	747b      	strb	r3, [r7, #17]
    tx_msg[2] = crc >> 8;
 8000fd8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8000fda:	0a1b      	lsrs	r3, r3, #8
 8000fdc:	b29b      	uxth	r3, r3
 8000fde:	b2db      	uxtb	r3, r3
 8000fe0:	74bb      	strb	r3, [r7, #18]
    tx_msg[3] = crc;
 8000fe2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8000fe4:	b2db      	uxtb	r3, r3
 8000fe6:	74fb      	strb	r3, [r7, #19]
    tx_msg[4] = 0;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	753b      	strb	r3, [r7, #20]
    tx_msg[5] = 0;
 8000fec:	2300      	movs	r3, #0
 8000fee:	757b      	strb	r3, [r7, #21]
    tx_msg[6] = 0;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	75bb      	strb	r3, [r7, #22]
    tx_msg[7] = 0;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	75fb      	strb	r3, [r7, #23]
    tx_msg[8] = 0;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	763b      	strb	r3, [r7, #24]
    tx_msg[9] = 0;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	767b      	strb	r3, [r7, #25]
    tx_msg[10] = 0;
 8001000:	2300      	movs	r3, #0
 8001002:	76bb      	strb	r3, [r7, #26]
    tx_msg[11] = 0;
 8001004:	2300      	movs	r3, #0
 8001006:	76fb      	strb	r3, [r7, #27]

    uint8_t rx_msg[8] = {0};
 8001008:	2300      	movs	r3, #0
 800100a:	60bb      	str	r3, [r7, #8]
 800100c:	2300      	movs	r3, #0
 800100e:	60fb      	str	r3, [r7, #12]

	#ifdef ALWAYS_STANDBY_WAKE
		wake_standby();
 8001010:	f7ff fef5 	bl	8000dfe <wake_standby>
	#endif
	HAL_GPIO_WritePin(LTC6820_CS, GPIO_PIN_RESET);
 8001014:	2200      	movs	r2, #0
 8001016:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800101a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800101e:	f005 fb8f 	bl	8006740 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi3, tx_msg, 4, 1000);
 8001022:	f107 0110 	add.w	r1, r7, #16
 8001026:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800102a:	2204      	movs	r2, #4
 800102c:	481d      	ldr	r0, [pc, #116]	; (80010a4 <address_read+0x120>)
 800102e:	f006 fea0 	bl	8007d72 <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi3, rx_msg, 8, 1000);
 8001032:	f107 0108 	add.w	r1, r7, #8
 8001036:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800103a:	2208      	movs	r2, #8
 800103c:	4819      	ldr	r0, [pc, #100]	; (80010a4 <address_read+0x120>)
 800103e:	f007 f806 	bl	800804e <HAL_SPI_Receive>
    HAL_GPIO_WritePin(LTC6820_CS, GPIO_PIN_SET);
 8001042:	2201      	movs	r2, #1
 8001044:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001048:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800104c:	f005 fb78 	bl	8006740 <HAL_GPIO_WritePin>
        crc = pec15(rx_msg, 6); // calculate PEC15 for received message (first 6 bytes)
 8001050:	f107 0308 	add.w	r3, r7, #8
 8001054:	2106      	movs	r1, #6
 8001056:	4618      	mov	r0, r3
 8001058:	f7ff fe2a 	bl	8000cb0 <pec15>
 800105c:	4603      	mov	r3, r0
 800105e:	847b      	strh	r3, [r7, #34]	; 0x22

        uint16_t rx_crc = (rx_msg[6] << 8) + rx_msg[7]; // received PEC15
 8001060:	7bbb      	ldrb	r3, [r7, #14]
 8001062:	b29b      	uxth	r3, r3
 8001064:	021b      	lsls	r3, r3, #8
 8001066:	b29a      	uxth	r2, r3
 8001068:	7bfb      	ldrb	r3, [r7, #15]
 800106a:	b29b      	uxth	r3, r3
 800106c:	4413      	add	r3, r2
 800106e:	843b      	strh	r3, [r7, #32]

        if (crc == rx_crc)
 8001070:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8001072:	8c3b      	ldrh	r3, [r7, #32]
 8001074:	429a      	cmp	r2, r3
 8001076:	d111      	bne.n	800109c <address_read+0x118>
        {
            for (int i = 0; i < 6; i++)
 8001078:	2300      	movs	r3, #0
 800107a:	627b      	str	r3, [r7, #36]	; 0x24
 800107c:	e00b      	b.n	8001096 <address_read+0x112>
            {
                rx_reg[i] = rx_msg[i];
 800107e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001080:	683a      	ldr	r2, [r7, #0]
 8001082:	4413      	add	r3, r2
 8001084:	f107 0108 	add.w	r1, r7, #8
 8001088:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800108a:	440a      	add	r2, r1
 800108c:	7812      	ldrb	r2, [r2, #0]
 800108e:	701a      	strb	r2, [r3, #0]
            for (int i = 0; i < 6; i++)
 8001090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001092:	3301      	adds	r3, #1
 8001094:	627b      	str	r3, [r7, #36]	; 0x24
 8001096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001098:	2b05      	cmp	r3, #5
 800109a:	ddf0      	ble.n	800107e <address_read+0xfa>
            }
        }
}
 800109c:	bf00      	nop
 800109e:	3728      	adds	r7, #40	; 0x28
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	2000051c 	.word	0x2000051c

080010a8 <extract_voltage_reg>:



void extract_voltage_reg(uint8_t *voltage_reg, float *voltages)
{
 80010a8:	b480      	push	{r7}
 80010aa:	b085      	sub	sp, #20
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
 80010b0:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < 3; i++)
 80010b2:	2300      	movs	r3, #0
 80010b4:	60fb      	str	r3, [r7, #12]
 80010b6:	e036      	b.n	8001126 <extract_voltage_reg+0x7e>
    {
        if (voltage_reg[i * 2] == 0xFF && voltage_reg[(i * 2) + 1] == 0xFF)
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	005b      	lsls	r3, r3, #1
 80010bc:	461a      	mov	r2, r3
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	4413      	add	r3, r2
 80010c2:	781b      	ldrb	r3, [r3, #0]
 80010c4:	2bff      	cmp	r3, #255	; 0xff
 80010c6:	d10e      	bne.n	80010e6 <extract_voltage_reg+0x3e>
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	005b      	lsls	r3, r3, #1
 80010cc:	3301      	adds	r3, #1
 80010ce:	687a      	ldr	r2, [r7, #4]
 80010d0:	4413      	add	r3, r2
 80010d2:	781b      	ldrb	r3, [r3, #0]
 80010d4:	2bff      	cmp	r3, #255	; 0xff
 80010d6:	d106      	bne.n	80010e6 <extract_voltage_reg+0x3e>
        {
#ifdef NAN
            voltages[i] = NAN;
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	009b      	lsls	r3, r3, #2
 80010dc:	683a      	ldr	r2, [r7, #0]
 80010de:	4413      	add	r3, r2
 80010e0:	4a16      	ldr	r2, [pc, #88]	; (800113c <extract_voltage_reg+0x94>)
 80010e2:	601a      	str	r2, [r3, #0]
 80010e4:	e01c      	b.n	8001120 <extract_voltage_reg+0x78>
#endif
        }
        else
        {
            voltages[i] = (float)(voltage_reg[i * 2] + (voltage_reg[(i * 2) + 1] << 8)) * 0.0001f;
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	005b      	lsls	r3, r3, #1
 80010ea:	461a      	mov	r2, r3
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	4413      	add	r3, r2
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	4619      	mov	r1, r3
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	005b      	lsls	r3, r3, #1
 80010f8:	3301      	adds	r3, #1
 80010fa:	687a      	ldr	r2, [r7, #4]
 80010fc:	4413      	add	r3, r2
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	021b      	lsls	r3, r3, #8
 8001102:	440b      	add	r3, r1
 8001104:	ee07 3a90 	vmov	s15, r3
 8001108:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	009b      	lsls	r3, r3, #2
 8001110:	683a      	ldr	r2, [r7, #0]
 8001112:	4413      	add	r3, r2
 8001114:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8001140 <extract_voltage_reg+0x98>
 8001118:	ee67 7a87 	vmul.f32	s15, s15, s14
 800111c:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < 3; i++)
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	3301      	adds	r3, #1
 8001124:	60fb      	str	r3, [r7, #12]
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	2b02      	cmp	r3, #2
 800112a:	ddc5      	ble.n	80010b8 <extract_voltage_reg+0x10>
        }
    }
}
 800112c:	bf00      	nop
 800112e:	bf00      	nop
 8001130:	3714      	adds	r7, #20
 8001132:	46bd      	mov	sp, r7
 8001134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001138:	4770      	bx	lr
 800113a:	bf00      	nop
 800113c:	7fc00000 	.word	0x7fc00000
 8001140:	38d1b717 	.word	0x38d1b717

08001144 <extract_all_voltages>:


void extract_all_voltages(ltc6811 *ltc6811, float *cell_voltage, int slave_num)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b094      	sub	sp, #80	; 0x50
 8001148:	af00      	add	r7, sp, #0
 800114a:	60f8      	str	r0, [r7, #12]
 800114c:	60b9      	str	r1, [r7, #8]
 800114e:	607a      	str	r2, [r7, #4]

    int cell = 0;
 8001150:	2300      	movs	r3, #0
 8001152:	64fb      	str	r3, [r7, #76]	; 0x4c

    for (int slave = 0; slave < slave_num; slave++)
 8001154:	2300      	movs	r3, #0
 8001156:	64bb      	str	r3, [r7, #72]	; 0x48
 8001158:	e066      	b.n	8001228 <extract_all_voltages+0xe4>
    {
        int i_max = ltc6811[slave].cell_count;
 800115a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800115c:	4613      	mov	r3, r2
 800115e:	009b      	lsls	r3, r3, #2
 8001160:	4413      	add	r3, r2
 8001162:	00db      	lsls	r3, r3, #3
 8001164:	461a      	mov	r2, r3
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	4413      	add	r3, r2
 800116a:	785b      	ldrb	r3, [r3, #1]
 800116c:	643b      	str	r3, [r7, #64]	; 0x40

        float reg_voltages[12];

        extract_voltage_reg(ltc6811[slave].cva_reg, &reg_voltages[0]);
 800116e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001170:	4613      	mov	r3, r2
 8001172:	009b      	lsls	r3, r3, #2
 8001174:	4413      	add	r3, r2
 8001176:	00db      	lsls	r3, r3, #3
 8001178:	461a      	mov	r2, r3
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	4413      	add	r3, r2
 800117e:	3302      	adds	r3, #2
 8001180:	f107 0210 	add.w	r2, r7, #16
 8001184:	4611      	mov	r1, r2
 8001186:	4618      	mov	r0, r3
 8001188:	f7ff ff8e 	bl	80010a8 <extract_voltage_reg>
        extract_voltage_reg(ltc6811[slave].cvb_reg, &reg_voltages[3]);
 800118c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800118e:	4613      	mov	r3, r2
 8001190:	009b      	lsls	r3, r3, #2
 8001192:	4413      	add	r3, r2
 8001194:	00db      	lsls	r3, r3, #3
 8001196:	461a      	mov	r2, r3
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	4413      	add	r3, r2
 800119c:	f103 0208 	add.w	r2, r3, #8
 80011a0:	f107 0310 	add.w	r3, r7, #16
 80011a4:	330c      	adds	r3, #12
 80011a6:	4619      	mov	r1, r3
 80011a8:	4610      	mov	r0, r2
 80011aa:	f7ff ff7d 	bl	80010a8 <extract_voltage_reg>
        extract_voltage_reg(ltc6811[slave].cvc_reg, &reg_voltages[6]);
 80011ae:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80011b0:	4613      	mov	r3, r2
 80011b2:	009b      	lsls	r3, r3, #2
 80011b4:	4413      	add	r3, r2
 80011b6:	00db      	lsls	r3, r3, #3
 80011b8:	461a      	mov	r2, r3
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	4413      	add	r3, r2
 80011be:	f103 020e 	add.w	r2, r3, #14
 80011c2:	f107 0310 	add.w	r3, r7, #16
 80011c6:	3318      	adds	r3, #24
 80011c8:	4619      	mov	r1, r3
 80011ca:	4610      	mov	r0, r2
 80011cc:	f7ff ff6c 	bl	80010a8 <extract_voltage_reg>
        extract_voltage_reg(ltc6811[slave].cvd_reg, &reg_voltages[9]);
 80011d0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80011d2:	4613      	mov	r3, r2
 80011d4:	009b      	lsls	r3, r3, #2
 80011d6:	4413      	add	r3, r2
 80011d8:	00db      	lsls	r3, r3, #3
 80011da:	461a      	mov	r2, r3
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	4413      	add	r3, r2
 80011e0:	f103 0214 	add.w	r2, r3, #20
 80011e4:	f107 0310 	add.w	r3, r7, #16
 80011e8:	3324      	adds	r3, #36	; 0x24
 80011ea:	4619      	mov	r1, r3
 80011ec:	4610      	mov	r0, r2
 80011ee:	f7ff ff5b 	bl	80010a8 <extract_voltage_reg>

        for (int i = 0; i < i_max; i++)
 80011f2:	2300      	movs	r3, #0
 80011f4:	647b      	str	r3, [r7, #68]	; 0x44
 80011f6:	e010      	b.n	800121a <extract_all_voltages+0xd6>
        {
            cell_voltage[cell] = reg_voltages[i];
 80011f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80011fa:	009b      	lsls	r3, r3, #2
 80011fc:	68ba      	ldr	r2, [r7, #8]
 80011fe:	4413      	add	r3, r2
 8001200:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001202:	0092      	lsls	r2, r2, #2
 8001204:	3250      	adds	r2, #80	; 0x50
 8001206:	443a      	add	r2, r7
 8001208:	3a40      	subs	r2, #64	; 0x40
 800120a:	6812      	ldr	r2, [r2, #0]
 800120c:	601a      	str	r2, [r3, #0]
            cell++;
 800120e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001210:	3301      	adds	r3, #1
 8001212:	64fb      	str	r3, [r7, #76]	; 0x4c
        for (int i = 0; i < i_max; i++)
 8001214:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001216:	3301      	adds	r3, #1
 8001218:	647b      	str	r3, [r7, #68]	; 0x44
 800121a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800121c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800121e:	429a      	cmp	r2, r3
 8001220:	dbea      	blt.n	80011f8 <extract_all_voltages+0xb4>
    for (int slave = 0; slave < slave_num; slave++)
 8001222:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001224:	3301      	adds	r3, #1
 8001226:	64bb      	str	r3, [r7, #72]	; 0x48
 8001228:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	429a      	cmp	r2, r3
 800122e:	db94      	blt.n	800115a <extract_all_voltages+0x16>
        }
    }
}
 8001230:	bf00      	nop
 8001232:	bf00      	nop
 8001234:	3750      	adds	r7, #80	; 0x50
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}

0800123a <read_all_voltages>:


void read_all_voltages(ltc6811 *ltc6811, int slave_num)
{
 800123a:	b580      	push	{r7, lr}
 800123c:	b084      	sub	sp, #16
 800123e:	af00      	add	r7, sp, #0
 8001240:	6078      	str	r0, [r7, #4]
 8001242:	6039      	str	r1, [r7, #0]

    for (int slave = 0; slave < slave_num; slave++)
 8001244:	2300      	movs	r3, #0
 8001246:	60fb      	str	r3, [r7, #12]
 8001248:	e05a      	b.n	8001300 <read_all_voltages+0xc6>
    {
        address_read(ltc6811[slave].address, RDCVA, ltc6811[slave].cva_reg);
 800124a:	68fa      	ldr	r2, [r7, #12]
 800124c:	4613      	mov	r3, r2
 800124e:	009b      	lsls	r3, r3, #2
 8001250:	4413      	add	r3, r2
 8001252:	00db      	lsls	r3, r3, #3
 8001254:	461a      	mov	r2, r3
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	4413      	add	r3, r2
 800125a:	7818      	ldrb	r0, [r3, #0]
 800125c:	68fa      	ldr	r2, [r7, #12]
 800125e:	4613      	mov	r3, r2
 8001260:	009b      	lsls	r3, r3, #2
 8001262:	4413      	add	r3, r2
 8001264:	00db      	lsls	r3, r3, #3
 8001266:	461a      	mov	r2, r3
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	4413      	add	r3, r2
 800126c:	3302      	adds	r3, #2
 800126e:	461a      	mov	r2, r3
 8001270:	2104      	movs	r1, #4
 8001272:	f7ff fe87 	bl	8000f84 <address_read>
        address_read(ltc6811[slave].address, RDCVB, ltc6811[slave].cvb_reg);
 8001276:	68fa      	ldr	r2, [r7, #12]
 8001278:	4613      	mov	r3, r2
 800127a:	009b      	lsls	r3, r3, #2
 800127c:	4413      	add	r3, r2
 800127e:	00db      	lsls	r3, r3, #3
 8001280:	461a      	mov	r2, r3
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	4413      	add	r3, r2
 8001286:	7818      	ldrb	r0, [r3, #0]
 8001288:	68fa      	ldr	r2, [r7, #12]
 800128a:	4613      	mov	r3, r2
 800128c:	009b      	lsls	r3, r3, #2
 800128e:	4413      	add	r3, r2
 8001290:	00db      	lsls	r3, r3, #3
 8001292:	461a      	mov	r2, r3
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	4413      	add	r3, r2
 8001298:	3308      	adds	r3, #8
 800129a:	461a      	mov	r2, r3
 800129c:	2106      	movs	r1, #6
 800129e:	f7ff fe71 	bl	8000f84 <address_read>
        address_read(ltc6811[slave].address, RDCVC, ltc6811[slave].cvc_reg);
 80012a2:	68fa      	ldr	r2, [r7, #12]
 80012a4:	4613      	mov	r3, r2
 80012a6:	009b      	lsls	r3, r3, #2
 80012a8:	4413      	add	r3, r2
 80012aa:	00db      	lsls	r3, r3, #3
 80012ac:	461a      	mov	r2, r3
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	4413      	add	r3, r2
 80012b2:	7818      	ldrb	r0, [r3, #0]
 80012b4:	68fa      	ldr	r2, [r7, #12]
 80012b6:	4613      	mov	r3, r2
 80012b8:	009b      	lsls	r3, r3, #2
 80012ba:	4413      	add	r3, r2
 80012bc:	00db      	lsls	r3, r3, #3
 80012be:	461a      	mov	r2, r3
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	4413      	add	r3, r2
 80012c4:	330e      	adds	r3, #14
 80012c6:	461a      	mov	r2, r3
 80012c8:	2108      	movs	r1, #8
 80012ca:	f7ff fe5b 	bl	8000f84 <address_read>
        address_read(ltc6811[slave].address, RDCVD, ltc6811[slave].cvd_reg);
 80012ce:	68fa      	ldr	r2, [r7, #12]
 80012d0:	4613      	mov	r3, r2
 80012d2:	009b      	lsls	r3, r3, #2
 80012d4:	4413      	add	r3, r2
 80012d6:	00db      	lsls	r3, r3, #3
 80012d8:	461a      	mov	r2, r3
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	4413      	add	r3, r2
 80012de:	7818      	ldrb	r0, [r3, #0]
 80012e0:	68fa      	ldr	r2, [r7, #12]
 80012e2:	4613      	mov	r3, r2
 80012e4:	009b      	lsls	r3, r3, #2
 80012e6:	4413      	add	r3, r2
 80012e8:	00db      	lsls	r3, r3, #3
 80012ea:	461a      	mov	r2, r3
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	4413      	add	r3, r2
 80012f0:	3314      	adds	r3, #20
 80012f2:	461a      	mov	r2, r3
 80012f4:	210a      	movs	r1, #10
 80012f6:	f7ff fe45 	bl	8000f84 <address_read>
    for (int slave = 0; slave < slave_num; slave++)
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	3301      	adds	r3, #1
 80012fe:	60fb      	str	r3, [r7, #12]
 8001300:	68fa      	ldr	r2, [r7, #12]
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	429a      	cmp	r2, r3
 8001306:	dba0      	blt.n	800124a <read_all_voltages+0x10>
    }
}
 8001308:	bf00      	nop
 800130a:	bf00      	nop
 800130c:	3710      	adds	r7, #16
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}

08001312 <generate_i2c>:

void generate_i2c(uint8_t * comm_reg, uint8_t *comm_data, uint8_t len)
// comm_data is an array with maximum 3 bytes to be written to COMM register
// len is number of bytes to be written (how many are in comm_data)

{
 8001312:	b480      	push	{r7}
 8001314:	b085      	sub	sp, #20
 8001316:	af00      	add	r7, sp, #0
 8001318:	60f8      	str	r0, [r7, #12]
 800131a:	60b9      	str	r1, [r7, #8]
 800131c:	4613      	mov	r3, r2
 800131e:	71fb      	strb	r3, [r7, #7]

	switch (len) {
 8001320:	79fb      	ldrb	r3, [r7, #7]
 8001322:	2b02      	cmp	r3, #2
 8001324:	d002      	beq.n	800132c <generate_i2c+0x1a>
 8001326:	2b03      	cmp	r3, #3
 8001328:	d02f      	beq.n	800138a <generate_i2c+0x78>
	    comm_reg[5] = ((comm_data[2] << 4) & 0b1111) | 0b00001001; //mask with lower half data byte and master ack bits

		//how to send stop bits (does it automatically if using all 5 bytes?)
	    break;
    }
}
 800132a:	e05d      	b.n	80013e8 <generate_i2c+0xd6>
        comm_reg[0] = ((comm_data[0] >> 4) & 0b00001111) | 0b01100000; //mask with upper half data bit and start bits
 800132c:	68bb      	ldr	r3, [r7, #8]
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	091b      	lsrs	r3, r3, #4
 8001332:	b2db      	uxtb	r3, r3
 8001334:	b25b      	sxtb	r3, r3
 8001336:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800133a:	b25b      	sxtb	r3, r3
 800133c:	b2da      	uxtb	r2, r3
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	701a      	strb	r2, [r3, #0]
	    comm_reg[1] = (comm_data[0] << 4) & 0b11110000; //mask with lower half data byte and master ack bits
 8001342:	68bb      	ldr	r3, [r7, #8]
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	011a      	lsls	r2, r3, #4
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	3301      	adds	r3, #1
 800134c:	b2d2      	uxtb	r2, r2
 800134e:	701a      	strb	r2, [r3, #0]
	    comm_reg[2] = (comm_data[1] >> 4) & 0b00001111; //mask with upper half data bit and blank bits
 8001350:	68bb      	ldr	r3, [r7, #8]
 8001352:	3301      	adds	r3, #1
 8001354:	781a      	ldrb	r2, [r3, #0]
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	3302      	adds	r3, #2
 800135a:	0912      	lsrs	r2, r2, #4
 800135c:	b2d2      	uxtb	r2, r2
 800135e:	701a      	strb	r2, [r3, #0]
	    comm_reg[3] = ((comm_data[1] << 4) & 0b11110000) | 0b00001001; //mask with lower half data byte and master ack bits
 8001360:	68bb      	ldr	r3, [r7, #8]
 8001362:	3301      	adds	r3, #1
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	011b      	lsls	r3, r3, #4
 8001368:	b25b      	sxtb	r3, r3
 800136a:	f043 0309 	orr.w	r3, r3, #9
 800136e:	b25a      	sxtb	r2, r3
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	3303      	adds	r3, #3
 8001374:	b2d2      	uxtb	r2, r2
 8001376:	701a      	strb	r2, [r3, #0]
	    comm_reg[4] = 0x00;
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	3304      	adds	r3, #4
 800137c:	2200      	movs	r2, #0
 800137e:	701a      	strb	r2, [r3, #0]
	    comm_reg[5] = 0x00;
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	3305      	adds	r3, #5
 8001384:	2200      	movs	r2, #0
 8001386:	701a      	strb	r2, [r3, #0]
	    break;
 8001388:	e02e      	b.n	80013e8 <generate_i2c+0xd6>
	    comm_reg[0] = ((comm_data[0] >> 4) & 0b00001111) | 0b01100000; //mask with upper half data bit and start bits
 800138a:	68bb      	ldr	r3, [r7, #8]
 800138c:	781b      	ldrb	r3, [r3, #0]
 800138e:	091b      	lsrs	r3, r3, #4
 8001390:	b2db      	uxtb	r3, r3
 8001392:	b25b      	sxtb	r3, r3
 8001394:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001398:	b25b      	sxtb	r3, r3
 800139a:	b2da      	uxtb	r2, r3
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	701a      	strb	r2, [r3, #0]
	    comm_reg[1] = (comm_data[0] << 4) & 0b11110000; //mask with lower half data byte and master ack bits
 80013a0:	68bb      	ldr	r3, [r7, #8]
 80013a2:	781b      	ldrb	r3, [r3, #0]
 80013a4:	011a      	lsls	r2, r3, #4
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	3301      	adds	r3, #1
 80013aa:	b2d2      	uxtb	r2, r2
 80013ac:	701a      	strb	r2, [r3, #0]
	    comm_reg[2] = (comm_data[1] >> 4) & 0b00001111; //mask with upper half data bit and blank bits
 80013ae:	68bb      	ldr	r3, [r7, #8]
 80013b0:	3301      	adds	r3, #1
 80013b2:	781a      	ldrb	r2, [r3, #0]
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	3302      	adds	r3, #2
 80013b8:	0912      	lsrs	r2, r2, #4
 80013ba:	b2d2      	uxtb	r2, r2
 80013bc:	701a      	strb	r2, [r3, #0]
	    comm_reg[3] = (comm_data[1] << 4) & 0b11110000; //mask with lower half data byte and master ack bits
 80013be:	68bb      	ldr	r3, [r7, #8]
 80013c0:	3301      	adds	r3, #1
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	011a      	lsls	r2, r3, #4
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	3303      	adds	r3, #3
 80013ca:	b2d2      	uxtb	r2, r2
 80013cc:	701a      	strb	r2, [r3, #0]
	    comm_reg[4] = (comm_data[2] >> 4) & 0b00001111; //mask with upper half data bit and blank bits
 80013ce:	68bb      	ldr	r3, [r7, #8]
 80013d0:	3302      	adds	r3, #2
 80013d2:	781a      	ldrb	r2, [r3, #0]
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	3304      	adds	r3, #4
 80013d8:	0912      	lsrs	r2, r2, #4
 80013da:	b2d2      	uxtb	r2, r2
 80013dc:	701a      	strb	r2, [r3, #0]
	    comm_reg[5] = ((comm_data[2] << 4) & 0b1111) | 0b00001001; //mask with lower half data byte and master ack bits
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	3305      	adds	r3, #5
 80013e2:	2209      	movs	r2, #9
 80013e4:	701a      	strb	r2, [r3, #0]
	    break;
 80013e6:	bf00      	nop
}
 80013e8:	bf00      	nop
 80013ea:	3714      	adds	r7, #20
 80013ec:	46bd      	mov	sp, r7
 80013ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f2:	4770      	bx	lr

080013f4 <send_comm>:


void send_comm(uint8_t *i2c_message, uint8_t len, int mux_num) {
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b086      	sub	sp, #24
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	60f8      	str	r0, [r7, #12]
 80013fc:	460b      	mov	r3, r1
 80013fe:	607a      	str	r2, [r7, #4]
 8001400:	72fb      	strb	r3, [r7, #11]

    uint8_t comm_reg[6];

    generate_i2c(comm_reg, i2c_message, len);
 8001402:	7afa      	ldrb	r2, [r7, #11]
 8001404:	f107 0310 	add.w	r3, r7, #16
 8001408:	68f9      	ldr	r1, [r7, #12]
 800140a:	4618      	mov	r0, r3
 800140c:	f7ff ff81 	bl	8001312 <generate_i2c>

    if (mux_num)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d004      	beq.n	8001420 <send_comm+0x2c>
    {
    	comm_reg[1] |= 0b00100000;
 8001416:	7c7b      	ldrb	r3, [r7, #17]
 8001418:	f043 0320 	orr.w	r3, r3, #32
 800141c:	b2db      	uxtb	r3, r3
 800141e:	747b      	strb	r3, [r7, #17]
    }


    wake_sleep();
 8001420:	f7ff fcd5 	bl	8000dce <wake_sleep>

    broadcast_write(WRCOMM, comm_reg);
 8001424:	f107 0310 	add.w	r3, r7, #16
 8001428:	4619      	mov	r1, r3
 800142a:	f240 7021 	movw	r0, #1825	; 0x721
 800142e:	f7ff fd43 	bl	8000eb8 <broadcast_write>

    broadcast_command_stcomm(STCOMM);
 8001432:	f240 7023 	movw	r0, #1827	; 0x723
 8001436:	f000 f805 	bl	8001444 <broadcast_command_stcomm>


}
 800143a:	bf00      	nop
 800143c:	3718      	adds	r7, #24
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}
	...

08001444 <broadcast_command_stcomm>:


void broadcast_command_stcomm(uint16_t command_code)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b088      	sub	sp, #32
 8001448:	af00      	add	r7, sp, #0
 800144a:	4603      	mov	r3, r0
 800144c:	80fb      	strh	r3, [r7, #6]
uint8_t CMD[2];

// see Table 36 (Broadcast Command Format) in LTC6811 datasheet
CMD[0] = 0;                  // CMD0 bits 3 thru 7  = 0
 800144e:	2300      	movs	r3, #0
 8001450:	773b      	strb	r3, [r7, #28]
CMD[0] |= command_code >> 8; // CMD0 bits 0 thru 2  = top 3 bits of command code
 8001452:	7f3a      	ldrb	r2, [r7, #28]
 8001454:	88fb      	ldrh	r3, [r7, #6]
 8001456:	0a1b      	lsrs	r3, r3, #8
 8001458:	b29b      	uxth	r3, r3
 800145a:	b2db      	uxtb	r3, r3
 800145c:	4313      	orrs	r3, r2
 800145e:	b2db      	uxtb	r3, r3
 8001460:	773b      	strb	r3, [r7, #28]
CMD[1] = command_code;       // CMD1                = bottom 8 bits of command code
 8001462:	88fb      	ldrh	r3, [r7, #6]
 8001464:	b2db      	uxtb	r3, r3
 8001466:	777b      	strb	r3, [r7, #29]

uint16_t crc = pec15(CMD, 2); // CRC for CMD
 8001468:	f107 031c 	add.w	r3, r7, #28
 800146c:	2102      	movs	r1, #2
 800146e:	4618      	mov	r0, r3
 8001470:	f7ff fc1e 	bl	8000cb0 <pec15>
 8001474:	4603      	mov	r3, r0
 8001476:	83fb      	strh	r3, [r7, #30]





uint8_t tx_msg[13] = {CMD[0], CMD[1], crc >> 8, crc, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 8001478:	7f3b      	ldrb	r3, [r7, #28]
 800147a:	733b      	strb	r3, [r7, #12]
 800147c:	7f7b      	ldrb	r3, [r7, #29]
 800147e:	737b      	strb	r3, [r7, #13]
 8001480:	8bfb      	ldrh	r3, [r7, #30]
 8001482:	0a1b      	lsrs	r3, r3, #8
 8001484:	b29b      	uxth	r3, r3
 8001486:	b2db      	uxtb	r3, r3
 8001488:	73bb      	strb	r3, [r7, #14]
 800148a:	8bfb      	ldrh	r3, [r7, #30]
 800148c:	b2db      	uxtb	r3, r3
 800148e:	73fb      	strb	r3, [r7, #15]
 8001490:	2300      	movs	r3, #0
 8001492:	743b      	strb	r3, [r7, #16]
 8001494:	2300      	movs	r3, #0
 8001496:	747b      	strb	r3, [r7, #17]
 8001498:	2300      	movs	r3, #0
 800149a:	74bb      	strb	r3, [r7, #18]
 800149c:	2300      	movs	r3, #0
 800149e:	74fb      	strb	r3, [r7, #19]
 80014a0:	2300      	movs	r3, #0
 80014a2:	753b      	strb	r3, [r7, #20]
 80014a4:	2300      	movs	r3, #0
 80014a6:	757b      	strb	r3, [r7, #21]
 80014a8:	2300      	movs	r3, #0
 80014aa:	75bb      	strb	r3, [r7, #22]
 80014ac:	2300      	movs	r3, #0
 80014ae:	75fb      	strb	r3, [r7, #23]
 80014b0:	2300      	movs	r3, #0
 80014b2:	763b      	strb	r3, [r7, #24]



#ifdef ALWAYS_STANDBY_WAKE
wake_standby();
 80014b4:	f7ff fca3 	bl	8000dfe <wake_standby>
#endif

HAL_GPIO_WritePin(LTC6820_CS, GPIO_PIN_RESET);
 80014b8:	2200      	movs	r2, #0
 80014ba:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80014be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014c2:	f005 f93d 	bl	8006740 <HAL_GPIO_WritePin>
HAL_SPI_Transmit(&hspi3, tx_msg, 13, 1000);
 80014c6:	f107 010c 	add.w	r1, r7, #12
 80014ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014ce:	220d      	movs	r2, #13
 80014d0:	4806      	ldr	r0, [pc, #24]	; (80014ec <broadcast_command_stcomm+0xa8>)
 80014d2:	f006 fc4e 	bl	8007d72 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LTC6820_CS, GPIO_PIN_SET);
 80014d6:	2201      	movs	r2, #1
 80014d8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80014dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014e0:	f005 f92e 	bl	8006740 <HAL_GPIO_WritePin>
}
 80014e4:	bf00      	nop
 80014e6:	3720      	adds	r7, #32
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	2000051c 	.word	0x2000051c

080014f0 <calc_temp>:


double calc_temp(double adc_voltage) {
 80014f0:	b5b0      	push	{r4, r5, r7, lr}
 80014f2:	b086      	sub	sp, #24
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	ed87 0b00 	vstr	d0, [r7]
	//stole this shit from arduino forum!!!
  double steinhart;
  double resistance = 10000 * adc_voltage / (3 - adc_voltage);
 80014fa:	a333      	add	r3, pc, #204	; (adr r3, 80015c8 <calc_temp+0xd8>)
 80014fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001500:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001504:	f7ff f844 	bl	8000590 <__aeabi_dmul>
 8001508:	4602      	mov	r2, r0
 800150a:	460b      	mov	r3, r1
 800150c:	4614      	mov	r4, r2
 800150e:	461d      	mov	r5, r3
 8001510:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001514:	f04f 0000 	mov.w	r0, #0
 8001518:	4933      	ldr	r1, [pc, #204]	; (80015e8 <calc_temp+0xf8>)
 800151a:	f7fe fe81 	bl	8000220 <__aeabi_dsub>
 800151e:	4602      	mov	r2, r0
 8001520:	460b      	mov	r3, r1
 8001522:	4620      	mov	r0, r4
 8001524:	4629      	mov	r1, r5
 8001526:	f7ff f95d 	bl	80007e4 <__aeabi_ddiv>
 800152a:	4602      	mov	r2, r0
 800152c:	460b      	mov	r3, r1
 800152e:	e9c7 2304 	strd	r2, r3, [r7, #16]
  steinhart = resistance / 10000;     // (R/Ro)
 8001532:	a325      	add	r3, pc, #148	; (adr r3, 80015c8 <calc_temp+0xd8>)
 8001534:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001538:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800153c:	f7ff f952 	bl	80007e4 <__aeabi_ddiv>
 8001540:	4602      	mov	r2, r0
 8001542:	460b      	mov	r3, r1
 8001544:	e9c7 2302 	strd	r2, r3, [r7, #8]
  steinhart = log(steinhart);                  // ln(R/Ro)
 8001548:	ed97 0b02 	vldr	d0, [r7, #8]
 800154c:	f009 fba0 	bl	800ac90 <log>
 8001550:	ed87 0b02 	vstr	d0, [r7, #8]
  steinhart /= 3950;                   // 1/B * ln(R/Ro)
 8001554:	a31e      	add	r3, pc, #120	; (adr r3, 80015d0 <calc_temp+0xe0>)
 8001556:	e9d3 2300 	ldrd	r2, r3, [r3]
 800155a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800155e:	f7ff f941 	bl	80007e4 <__aeabi_ddiv>
 8001562:	4602      	mov	r2, r0
 8001564:	460b      	mov	r3, r1
 8001566:	e9c7 2302 	strd	r2, r3, [r7, #8]
  steinhart += 1.0 / (25 + 273.15); // + (1/To)
 800156a:	a31b      	add	r3, pc, #108	; (adr r3, 80015d8 <calc_temp+0xe8>)
 800156c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001570:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001574:	f7fe fe56 	bl	8000224 <__adddf3>
 8001578:	4602      	mov	r2, r0
 800157a:	460b      	mov	r3, r1
 800157c:	e9c7 2302 	strd	r2, r3, [r7, #8]
  steinhart = 1.0 / steinhart;                 // Invert
 8001580:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001584:	f04f 0000 	mov.w	r0, #0
 8001588:	4918      	ldr	r1, [pc, #96]	; (80015ec <calc_temp+0xfc>)
 800158a:	f7ff f92b 	bl	80007e4 <__aeabi_ddiv>
 800158e:	4602      	mov	r2, r0
 8001590:	460b      	mov	r3, r1
 8001592:	e9c7 2302 	strd	r2, r3, [r7, #8]
  steinhart -= 273.15;
 8001596:	a312      	add	r3, pc, #72	; (adr r3, 80015e0 <calc_temp+0xf0>)
 8001598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800159c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80015a0:	f7fe fe3e 	bl	8000220 <__aeabi_dsub>
 80015a4:	4602      	mov	r2, r0
 80015a6:	460b      	mov	r3, r1
 80015a8:	e9c7 2302 	strd	r2, r3, [r7, #8]

  return steinhart;
 80015ac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80015b0:	ec43 2b17 	vmov	d7, r2, r3
}
 80015b4:	eeb0 0a47 	vmov.f32	s0, s14
 80015b8:	eef0 0a67 	vmov.f32	s1, s15
 80015bc:	3718      	adds	r7, #24
 80015be:	46bd      	mov	sp, r7
 80015c0:	bdb0      	pop	{r4, r5, r7, pc}
 80015c2:	bf00      	nop
 80015c4:	f3af 8000 	nop.w
 80015c8:	00000000 	.word	0x00000000
 80015cc:	40c38800 	.word	0x40c38800
 80015d0:	00000000 	.word	0x00000000
 80015d4:	40aedc00 	.word	0x40aedc00
 80015d8:	dcb5db83 	.word	0xdcb5db83
 80015dc:	3f6b79e1 	.word	0x3f6b79e1
 80015e0:	66666666 	.word	0x66666666
 80015e4:	40711266 	.word	0x40711266
 80015e8:	40080000 	.word	0x40080000
 80015ec:	3ff00000 	.word	0x3ff00000

080015f0 <read_all_temps>:


int read_all_temps(ltc6811 *ltc6811_arr, float *thermistor_temps, uint8_t mux_channels, int slave_num)
{
 80015f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015f2:	b099      	sub	sp, #100	; 0x64
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	60f8      	str	r0, [r7, #12]
 80015f8:	60b9      	str	r1, [r7, #8]
 80015fa:	603b      	str	r3, [r7, #0]
 80015fc:	4613      	mov	r3, r2
 80015fe:	71fb      	strb	r3, [r7, #7]
	double thermistor_voltage;
	int thermistor_num = 0;
 8001600:	2300      	movs	r3, #0
 8001602:	65fb      	str	r3, [r7, #92]	; 0x5c
	int overtemp_limit = 100;
 8001604:	2364      	movs	r3, #100	; 0x64
 8001606:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint8_t mux_off[2] = {0b10010000, 0b00000000};
 8001608:	2390      	movs	r3, #144	; 0x90
 800160a:	87bb      	strh	r3, [r7, #60]	; 0x3c


	//FOR EACH SLAVE
	  wake_sleep();
 800160c:	f7ff fbdf 	bl	8000dce <wake_sleep>
	  broadcast_command(ADAX(MD_27k_14k, CHG_GPIO_3)); //measure gpio 3 (non mux'd thermistor)
 8001610:	f240 40e3 	movw	r0, #1251	; 0x4e3
 8001614:	f7ff fc0c 	bl	8000e30 <broadcast_command>

	  broadcast_command(ADAX(MD_27k_14k, CHG_GPIO_2)); //measure gpio 2 (non mux'd thermistor)
 8001618:	f240 40e2 	movw	r0, #1250	; 0x4e2
 800161c:	f7ff fc08 	bl	8000e30 <broadcast_command>

	  for (int slave = 0; slave < slave_num; slave++) //loop through and read every slave AUXA register to see temps
 8001620:	2300      	movs	r3, #0
 8001622:	65bb      	str	r3, [r7, #88]	; 0x58
 8001624:	e104      	b.n	8001830 <read_all_temps+0x240>
	  {

		  ltc6811 selected_slave = ltc6811_arr[slave]; //increment over all slaves
 8001626:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001628:	4613      	mov	r3, r2
 800162a:	009b      	lsls	r3, r3, #2
 800162c:	4413      	add	r3, r2
 800162e:	00db      	lsls	r3, r3, #3
 8001630:	461a      	mov	r2, r3
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	4413      	add	r3, r2
 8001636:	461c      	mov	r4, r3
 8001638:	f107 0610 	add.w	r6, r7, #16
 800163c:	f104 0c20 	add.w	ip, r4, #32
 8001640:	4635      	mov	r5, r6
 8001642:	4623      	mov	r3, r4
 8001644:	6818      	ldr	r0, [r3, #0]
 8001646:	6859      	ldr	r1, [r3, #4]
 8001648:	689a      	ldr	r2, [r3, #8]
 800164a:	68db      	ldr	r3, [r3, #12]
 800164c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800164e:	3410      	adds	r4, #16
 8001650:	3610      	adds	r6, #16
 8001652:	4564      	cmp	r4, ip
 8001654:	d1f4      	bne.n	8001640 <read_all_temps+0x50>
 8001656:	4633      	mov	r3, r6
 8001658:	4622      	mov	r2, r4
 800165a:	6810      	ldr	r0, [r2, #0]
 800165c:	6851      	ldr	r1, [r2, #4]
 800165e:	c303      	stmia	r3!, {r0, r1}


		  //READ GPIO 3
		  address_read(selected_slave.address, RDAUXA, selected_slave.auxa_reg);
 8001660:	7c38      	ldrb	r0, [r7, #16]
 8001662:	f107 0310 	add.w	r3, r7, #16
 8001666:	331a      	adds	r3, #26
 8001668:	461a      	mov	r2, r3
 800166a:	210c      	movs	r1, #12
 800166c:	f7ff fc8a 	bl	8000f84 <address_read>

		  thermistor_voltage = ((selected_slave.auxa_reg[5] << 8) | selected_slave.auxa_reg[4]) * 0.0001;
 8001670:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001674:	021b      	lsls	r3, r3, #8
 8001676:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800167a:	4313      	orrs	r3, r2
 800167c:	4618      	mov	r0, r3
 800167e:	f7fe ff1d 	bl	80004bc <__aeabi_i2d>
 8001682:	a371      	add	r3, pc, #452	; (adr r3, 8001848 <read_all_temps+0x258>)
 8001684:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001688:	f7fe ff82 	bl	8000590 <__aeabi_dmul>
 800168c:	4602      	mov	r2, r0
 800168e:	460b      	mov	r3, r1
 8001690:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40

		  thermistor_temps[thermistor_num] = calc_temp(thermistor_voltage); //convert voltage to temperature in degrees celcius
 8001694:	ed97 0b10 	vldr	d0, [r7, #64]	; 0x40
 8001698:	f7ff ff2a 	bl	80014f0 <calc_temp>
 800169c:	ec51 0b10 	vmov	r0, r1, d0
 80016a0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80016a2:	009b      	lsls	r3, r3, #2
 80016a4:	68ba      	ldr	r2, [r7, #8]
 80016a6:	18d4      	adds	r4, r2, r3
 80016a8:	f7ff fa42 	bl	8000b30 <__aeabi_d2f>
 80016ac:	4603      	mov	r3, r0
 80016ae:	6023      	str	r3, [r4, #0]

		  if(thermistor_temps[thermistor_num] > overtemp_limit) //if overtemp, trigger shutdown
 80016b0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80016b2:	009b      	lsls	r3, r3, #2
 80016b4:	68ba      	ldr	r2, [r7, #8]
 80016b6:	4413      	add	r3, r2
 80016b8:	ed93 7a00 	vldr	s14, [r3]
 80016bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80016be:	ee07 3a90 	vmov	s15, r3
 80016c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016c6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016ce:	dd01      	ble.n	80016d4 <read_all_temps+0xe4>
		  {
			  return 1; //ADD SDC
 80016d0:	2301      	movs	r3, #1
 80016d2:	e0b3      	b.n	800183c <read_all_temps+0x24c>
		  }

		  thermistor_num++;
 80016d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80016d6:	3301      	adds	r3, #1
 80016d8:	65fb      	str	r3, [r7, #92]	; 0x5c


		 for (int mux = 0; mux < 2; mux++) //loop through both muxes on a slave
 80016da:	2300      	movs	r3, #0
 80016dc:	657b      	str	r3, [r7, #84]	; 0x54
 80016de:	e064      	b.n	80017aa <read_all_temps+0x1ba>
			 {
			  	 uint8_t i2c_data[2] = {0b10010000, 0b00001000};	//bits 4 - 7 are address bits for the mux IC, bits 11 - 15 are the address bits for the mux channel, start with channel 0
 80016e0:	f44f 6309 	mov.w	r3, #2192	; 0x890
 80016e4:	873b      	strh	r3, [r7, #56]	; 0x38

				 for (int mux_channel = 0;  mux_channel < mux_channels; mux_channel++)
 80016e6:	2300      	movs	r3, #0
 80016e8:	653b      	str	r3, [r7, #80]	; 0x50
 80016ea:	e050      	b.n	800178e <read_all_temps+0x19e>
				 	 {

					 send_comm(i2c_data, 2, mux); //generate commands to access each mux channel
 80016ec:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80016f0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80016f2:	2102      	movs	r1, #2
 80016f4:	4618      	mov	r0, r3
 80016f6:	f7ff fe7d 	bl	80013f4 <send_comm>

					 broadcast_command(ADAX(MD_27k_14k, CHG_GPIO_1)); //measure gpio 1 (mux output)
 80016fa:	f240 40e1 	movw	r0, #1249	; 0x4e1
 80016fe:	f7ff fb97 	bl	8000e30 <broadcast_command>


					 address_read(selected_slave.address, RDAUXA, selected_slave.auxa_reg); //read auxa_reg where adc value was stored
 8001702:	7c38      	ldrb	r0, [r7, #16]
 8001704:	f107 0310 	add.w	r3, r7, #16
 8001708:	331a      	adds	r3, #26
 800170a:	461a      	mov	r2, r3
 800170c:	210c      	movs	r1, #12
 800170e:	f7ff fc39 	bl	8000f84 <address_read>


					 thermistor_voltage = ((selected_slave.auxa_reg[1] << 8) | selected_slave.auxa_reg[0]) * 0.0001;
 8001712:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001716:	021b      	lsls	r3, r3, #8
 8001718:	f897 202a 	ldrb.w	r2, [r7, #42]	; 0x2a
 800171c:	4313      	orrs	r3, r2
 800171e:	4618      	mov	r0, r3
 8001720:	f7fe fecc 	bl	80004bc <__aeabi_i2d>
 8001724:	a348      	add	r3, pc, #288	; (adr r3, 8001848 <read_all_temps+0x258>)
 8001726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800172a:	f7fe ff31 	bl	8000590 <__aeabi_dmul>
 800172e:	4602      	mov	r2, r0
 8001730:	460b      	mov	r3, r1
 8001732:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40


					 thermistor_temps[thermistor_num] = calc_temp(thermistor_voltage); //convert voltage to temperature in degrees celcius
 8001736:	ed97 0b10 	vldr	d0, [r7, #64]	; 0x40
 800173a:	f7ff fed9 	bl	80014f0 <calc_temp>
 800173e:	ec51 0b10 	vmov	r0, r1, d0
 8001742:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001744:	009b      	lsls	r3, r3, #2
 8001746:	68ba      	ldr	r2, [r7, #8]
 8001748:	18d4      	adds	r4, r2, r3
 800174a:	f7ff f9f1 	bl	8000b30 <__aeabi_d2f>
 800174e:	4603      	mov	r3, r0
 8001750:	6023      	str	r3, [r4, #0]


					 if(thermistor_temps[thermistor_num] > overtemp_limit) //if overtemp, trigger shutdown
 8001752:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001754:	009b      	lsls	r3, r3, #2
 8001756:	68ba      	ldr	r2, [r7, #8]
 8001758:	4413      	add	r3, r2
 800175a:	ed93 7a00 	vldr	s14, [r3]
 800175e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001760:	ee07 3a90 	vmov	s15, r3
 8001764:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001768:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800176c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001770:	dd01      	ble.n	8001776 <read_all_temps+0x186>
					 	 {
						  return 1; //AMS_OK fault
 8001772:	2301      	movs	r3, #1
			  return 1; //ADD SDC
 8001774:	e062      	b.n	800183c <read_all_temps+0x24c>
					 	 }

					  thermistor_num++;
 8001776:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001778:	3301      	adds	r3, #1
 800177a:	65fb      	str	r3, [r7, #92]	; 0x5c

					  i2c_data[1]++;
 800177c:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8001780:	3301      	adds	r3, #1
 8001782:	b2db      	uxtb	r3, r3
 8001784:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
				 for (int mux_channel = 0;  mux_channel < mux_channels; mux_channel++)
 8001788:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800178a:	3301      	adds	r3, #1
 800178c:	653b      	str	r3, [r7, #80]	; 0x50
 800178e:	79fb      	ldrb	r3, [r7, #7]
 8001790:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8001792:	429a      	cmp	r2, r3
 8001794:	dbaa      	blt.n	80016ec <read_all_temps+0xfc>

				 	 }
				  send_comm(mux_off, 2, mux);
 8001796:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800179a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800179c:	2102      	movs	r1, #2
 800179e:	4618      	mov	r0, r3
 80017a0:	f7ff fe28 	bl	80013f4 <send_comm>
		 for (int mux = 0; mux < 2; mux++) //loop through both muxes on a slave
 80017a4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80017a6:	3301      	adds	r3, #1
 80017a8:	657b      	str	r3, [r7, #84]	; 0x54
 80017aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80017ac:	2b01      	cmp	r3, #1
 80017ae:	dd97      	ble.n	80016e0 <read_all_temps+0xf0>

			 }


		  address_read(selected_slave.address, RDAUXA, selected_slave.auxa_reg);
 80017b0:	7c38      	ldrb	r0, [r7, #16]
 80017b2:	f107 0310 	add.w	r3, r7, #16
 80017b6:	331a      	adds	r3, #26
 80017b8:	461a      	mov	r2, r3
 80017ba:	210c      	movs	r1, #12
 80017bc:	f7ff fbe2 	bl	8000f84 <address_read>

		  thermistor_voltage = ((selected_slave.auxa_reg[3] << 8) | selected_slave.auxa_reg[2]) * 0.0001;
 80017c0:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80017c4:	021b      	lsls	r3, r3, #8
 80017c6:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 80017ca:	4313      	orrs	r3, r2
 80017cc:	4618      	mov	r0, r3
 80017ce:	f7fe fe75 	bl	80004bc <__aeabi_i2d>
 80017d2:	a31d      	add	r3, pc, #116	; (adr r3, 8001848 <read_all_temps+0x258>)
 80017d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017d8:	f7fe feda 	bl	8000590 <__aeabi_dmul>
 80017dc:	4602      	mov	r2, r0
 80017de:	460b      	mov	r3, r1
 80017e0:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40

		  thermistor_temps[thermistor_num] = calc_temp(thermistor_voltage); //convert voltage to temperature in degrees celcius
 80017e4:	ed97 0b10 	vldr	d0, [r7, #64]	; 0x40
 80017e8:	f7ff fe82 	bl	80014f0 <calc_temp>
 80017ec:	ec51 0b10 	vmov	r0, r1, d0
 80017f0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80017f2:	009b      	lsls	r3, r3, #2
 80017f4:	68ba      	ldr	r2, [r7, #8]
 80017f6:	18d4      	adds	r4, r2, r3
 80017f8:	f7ff f99a 	bl	8000b30 <__aeabi_d2f>
 80017fc:	4603      	mov	r3, r0
 80017fe:	6023      	str	r3, [r4, #0]

		  if(thermistor_temps[thermistor_num] > overtemp_limit) //if overtemp, trigger shutdown
 8001800:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001802:	009b      	lsls	r3, r3, #2
 8001804:	68ba      	ldr	r2, [r7, #8]
 8001806:	4413      	add	r3, r2
 8001808:	ed93 7a00 	vldr	s14, [r3]
 800180c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800180e:	ee07 3a90 	vmov	s15, r3
 8001812:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001816:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800181a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800181e:	dd01      	ble.n	8001824 <read_all_temps+0x234>
		  {
			  return 1; //ADD SDC
 8001820:	2301      	movs	r3, #1
 8001822:	e00b      	b.n	800183c <read_all_temps+0x24c>
		  }

		  thermistor_num++;
 8001824:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001826:	3301      	adds	r3, #1
 8001828:	65fb      	str	r3, [r7, #92]	; 0x5c
	  for (int slave = 0; slave < slave_num; slave++) //loop through and read every slave AUXA register to see temps
 800182a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800182c:	3301      	adds	r3, #1
 800182e:	65bb      	str	r3, [r7, #88]	; 0x58
 8001830:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001832:	683b      	ldr	r3, [r7, #0]
 8001834:	429a      	cmp	r2, r3
 8001836:	f6ff aef6 	blt.w	8001626 <read_all_temps+0x36>
	  }




	  return 0;
 800183a:	2300      	movs	r3, #0




}
 800183c:	4618      	mov	r0, r3
 800183e:	3764      	adds	r7, #100	; 0x64
 8001840:	46bd      	mov	sp, r7
 8001842:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001844:	f3af 8000 	nop.w
 8001848:	eb1c432d 	.word	0xeb1c432d
 800184c:	3f1a36e2 	.word	0x3f1a36e2

08001850 <send_can1>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

//FIGURE OUT WHICH BUS IS LOGGING AND WHICH IS COMMANDS
void send_can1(uint8_t ID, uint32_t DLC, uint8_t *Tx_Data)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b08e      	sub	sp, #56	; 0x38
 8001854:	af00      	add	r7, sp, #0
 8001856:	4603      	mov	r3, r0
 8001858:	60b9      	str	r1, [r7, #8]
 800185a:	607a      	str	r2, [r7, #4]
 800185c:	73fb      	strb	r3, [r7, #15]
FDCAN_TxHeaderTypeDef   TxHeader;

TxHeader.Identifier = ID;
 800185e:	7bfb      	ldrb	r3, [r7, #15]
 8001860:	617b      	str	r3, [r7, #20]
TxHeader.IdType = FDCAN_STANDARD_ID;
 8001862:	2300      	movs	r3, #0
 8001864:	61bb      	str	r3, [r7, #24]
TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 8001866:	2300      	movs	r3, #0
 8001868:	61fb      	str	r3, [r7, #28]
TxHeader.DataLength = DLC;
 800186a:	68bb      	ldr	r3, [r7, #8]
 800186c:	623b      	str	r3, [r7, #32]
TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 800186e:	2300      	movs	r3, #0
 8001870:	627b      	str	r3, [r7, #36]	; 0x24
TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 8001872:	2300      	movs	r3, #0
 8001874:	62bb      	str	r3, [r7, #40]	; 0x28
TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 8001876:	2300      	movs	r3, #0
 8001878:	62fb      	str	r3, [r7, #44]	; 0x2c
TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 800187a:	2300      	movs	r3, #0
 800187c:	633b      	str	r3, [r7, #48]	; 0x30
TxHeader.MessageMarker = 0;
 800187e:	2300      	movs	r3, #0
 8001880:	637b      	str	r3, [r7, #52]	; 0x34

HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, Tx_Data);
 8001882:	f107 0314 	add.w	r3, r7, #20
 8001886:	687a      	ldr	r2, [r7, #4]
 8001888:	4619      	mov	r1, r3
 800188a:	4803      	ldr	r0, [pc, #12]	; (8001898 <send_can1+0x48>)
 800188c:	f004 f947 	bl	8005b1e <HAL_FDCAN_AddMessageToTxFifoQ>
}
 8001890:	bf00      	nop
 8001892:	3738      	adds	r7, #56	; 0x38
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}
 8001898:	2000042c 	.word	0x2000042c
 800189c:	00000000 	.word	0x00000000

080018a0 <current_sense_voltage_to_current>:



//take voltage from current sensor and calculate current
int64_t current_sense_voltage_to_current (double current_sense_voltage)
{
 80018a0:	b5b0      	push	{r4, r5, r7, lr}
 80018a2:	b082      	sub	sp, #8
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	ed87 0b00 	vstr	d0, [r7]
return (current_sense_voltage - CURRENT_SENSE_OFFSET) / CURRENT_SENSE_RATIO * -1;  //multiplied by -1 because current sensor is backwards
 80018aa:	a312      	add	r3, pc, #72	; (adr r3, 80018f4 <current_sense_voltage_to_current+0x54>)
 80018ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018b0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80018b4:	f7fe fcb4 	bl	8000220 <__aeabi_dsub>
 80018b8:	4602      	mov	r2, r0
 80018ba:	460b      	mov	r3, r1
 80018bc:	4610      	mov	r0, r2
 80018be:	4619      	mov	r1, r3
 80018c0:	f04f 0200 	mov.w	r2, #0
 80018c4:	4b0a      	ldr	r3, [pc, #40]	; (80018f0 <current_sense_voltage_to_current+0x50>)
 80018c6:	f7fe ff8d 	bl	80007e4 <__aeabi_ddiv>
 80018ca:	4602      	mov	r2, r0
 80018cc:	460b      	mov	r3, r1
 80018ce:	4614      	mov	r4, r2
 80018d0:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 80018d4:	4620      	mov	r0, r4
 80018d6:	4629      	mov	r1, r5
 80018d8:	f7ff f97a 	bl	8000bd0 <__aeabi_d2lz>
 80018dc:	4602      	mov	r2, r0
 80018de:	460b      	mov	r3, r1
}
 80018e0:	4610      	mov	r0, r2
 80018e2:	4619      	mov	r1, r3
 80018e4:	3708      	adds	r7, #8
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bdb0      	pop	{r4, r5, r7, pc}
 80018ea:	bf00      	nop
 80018ec:	f3af 8000 	nop.w
 80018f0:	40290000 	.word	0x40290000
 80018f4:	00000000 	.word	0x00000000
 80018f8:	40a38800 	.word	0x40a38800

080018fc <reset_SOC>:


//once battery is charged, reset SOC value
//use lookup table / formula to measure pack voltage and estimate SOC
void reset_SOC()
{
 80018fc:	b5b0      	push	{r4, r5, r7, lr}
 80018fe:	af00      	add	r7, sp, #0
last_SOC_update_ms = HAL_GetTick();
 8001900:	f001 fb14 	bl	8002f2c <HAL_GetTick>
 8001904:	4603      	mov	r3, r0
 8001906:	2200      	movs	r2, #0
 8001908:	461c      	mov	r4, r3
 800190a:	4615      	mov	r5, r2
 800190c:	4b05      	ldr	r3, [pc, #20]	; (8001924 <reset_SOC+0x28>)
 800190e:	e9c3 4500 	strd	r4, r5, [r3]
SOC = 100;
 8001912:	4905      	ldr	r1, [pc, #20]	; (8001928 <reset_SOC+0x2c>)
 8001914:	f04f 0200 	mov.w	r2, #0
 8001918:	4b04      	ldr	r3, [pc, #16]	; (800192c <reset_SOC+0x30>)
 800191a:	e9c1 2300 	strd	r2, r3, [r1]
}
 800191e:	bf00      	nop
 8001920:	bdb0      	pop	{r4, r5, r7, pc}
 8001922:	bf00      	nop
 8001924:	20000620 	.word	0x20000620
 8001928:	20000618 	.word	0x20000618
 800192c:	40590000 	.word	0x40590000

08001930 <update_SOC>:


//take current and time since last caulcations to update SOC
//NEED TO UPDATE TO HAL
void update_SOC ()
{
 8001930:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001934:	b082      	sub	sp, #8
 8001936:	af00      	add	r7, sp, #0

//double current_sense_voltage = vcu_adc_read_millivolts(&hadc1, ADC_CHANNEL_4);
current_sense_voltage = (adc_val[0] * 2900 / 4096) + 54;
 8001938:	4b37      	ldr	r3, [pc, #220]	; (8001a18 <update_SOC+0xe8>)
 800193a:	881b      	ldrh	r3, [r3, #0]
 800193c:	461a      	mov	r2, r3
 800193e:	f640 3354 	movw	r3, #2900	; 0xb54
 8001942:	fb02 f303 	mul.w	r3, r2, r3
 8001946:	2b00      	cmp	r3, #0
 8001948:	da01      	bge.n	800194e <update_SOC+0x1e>
 800194a:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 800194e:	131b      	asrs	r3, r3, #12
 8001950:	3336      	adds	r3, #54	; 0x36
 8001952:	4618      	mov	r0, r3
 8001954:	f7fe fdb2 	bl	80004bc <__aeabi_i2d>
 8001958:	4602      	mov	r2, r0
 800195a:	460b      	mov	r3, r1
 800195c:	492f      	ldr	r1, [pc, #188]	; (8001a1c <update_SOC+0xec>)
 800195e:	e9c1 2300 	strd	r2, r3, [r1]
current = current_sense_voltage_to_current(current_sense_voltage);
 8001962:	4b2e      	ldr	r3, [pc, #184]	; (8001a1c <update_SOC+0xec>)
 8001964:	ed93 7b00 	vldr	d7, [r3]
 8001968:	eeb0 0a47 	vmov.f32	s0, s14
 800196c:	eef0 0a67 	vmov.f32	s1, s15
 8001970:	f7ff ff96 	bl	80018a0 <current_sense_voltage_to_current>
 8001974:	4602      	mov	r2, r0
 8001976:	460b      	mov	r3, r1
 8001978:	4610      	mov	r0, r2
 800197a:	4619      	mov	r1, r3
 800197c:	f7fe fdda 	bl	8000534 <__aeabi_l2d>
 8001980:	4602      	mov	r2, r0
 8001982:	460b      	mov	r3, r1
 8001984:	4926      	ldr	r1, [pc, #152]	; (8001a20 <update_SOC+0xf0>)
 8001986:	e9c1 2300 	strd	r2, r3, [r1]

uint64_t current_ms = HAL_GetTick();
 800198a:	f001 facf 	bl	8002f2c <HAL_GetTick>
 800198e:	4603      	mov	r3, r0
 8001990:	2200      	movs	r2, #0
 8001992:	4698      	mov	r8, r3
 8001994:	4691      	mov	r9, r2
 8001996:	e9c7 8900 	strd	r8, r9, [r7]

time_since_last_update = current_ms - last_SOC_update_ms;
 800199a:	4b22      	ldr	r3, [pc, #136]	; (8001a24 <update_SOC+0xf4>)
 800199c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019a0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80019a4:	1a84      	subs	r4, r0, r2
 80019a6:	eb61 0503 	sbc.w	r5, r1, r3
 80019aa:	4622      	mov	r2, r4
 80019ac:	462b      	mov	r3, r5
 80019ae:	491e      	ldr	r1, [pc, #120]	; (8001a28 <update_SOC+0xf8>)
 80019b0:	e9c1 2300 	strd	r2, r3, [r1]

last_SOC_update_ms = current_ms;
 80019b4:	491b      	ldr	r1, [pc, #108]	; (8001a24 <update_SOC+0xf4>)
 80019b6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80019ba:	e9c1 2300 	strd	r2, r3, [r1]

SOC -= current * time_since_last_update / BATTERY_CAPCITY;
 80019be:	4b1b      	ldr	r3, [pc, #108]	; (8001a2c <update_SOC+0xfc>)
 80019c0:	e9d3 4500 	ldrd	r4, r5, [r3]
 80019c4:	4b18      	ldr	r3, [pc, #96]	; (8001a28 <update_SOC+0xf8>)
 80019c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019ca:	4610      	mov	r0, r2
 80019cc:	4619      	mov	r1, r3
 80019ce:	f7fe fdb1 	bl	8000534 <__aeabi_l2d>
 80019d2:	4b13      	ldr	r3, [pc, #76]	; (8001a20 <update_SOC+0xf0>)
 80019d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019d8:	f7fe fdda 	bl	8000590 <__aeabi_dmul>
 80019dc:	4602      	mov	r2, r0
 80019de:	460b      	mov	r3, r1
 80019e0:	4610      	mov	r0, r2
 80019e2:	4619      	mov	r1, r3
 80019e4:	a30a      	add	r3, pc, #40	; (adr r3, 8001a10 <update_SOC+0xe0>)
 80019e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019ea:	f7fe fefb 	bl	80007e4 <__aeabi_ddiv>
 80019ee:	4602      	mov	r2, r0
 80019f0:	460b      	mov	r3, r1
 80019f2:	4620      	mov	r0, r4
 80019f4:	4629      	mov	r1, r5
 80019f6:	f7fe fc13 	bl	8000220 <__aeabi_dsub>
 80019fa:	4602      	mov	r2, r0
 80019fc:	460b      	mov	r3, r1
 80019fe:	490b      	ldr	r1, [pc, #44]	; (8001a2c <update_SOC+0xfc>)
 8001a00:	e9c1 2300 	strd	r2, r3, [r1]

}
 8001a04:	bf00      	nop
 8001a06:	3708      	adds	r7, #8
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001a0e:	bf00      	nop
 8001a10:	00000000 	.word	0x00000000
 8001a14:	40c38800 	.word	0x40c38800
 8001a18:	20000628 	.word	0x20000628
 8001a1c:	20000630 	.word	0x20000630
 8001a20:	20000638 	.word	0x20000638
 8001a24:	20000620 	.word	0x20000620
 8001a28:	20000640 	.word	0x20000640
 8001a2c:	20000618 	.word	0x20000618

08001a30 <update_moving_average>:

void update_moving_average(float *current_avg, float new_sample)
{
 8001a30:	b480      	push	{r7}
 8001a32:	b083      	sub	sp, #12
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
 8001a38:	ed87 0a00 	vstr	s0, [r7]

	*current_avg = ((MOVING_AVERAGE_SAMPLES - 1) * *current_avg + new_sample) / MOVING_AVERAGE_SAMPLES;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	edd3 7a00 	vldr	s15, [r3]
 8001a42:	eeb2 7a02 	vmov.f32	s14, #34	; 0x41100000  9.0
 8001a46:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001a4a:	edd7 7a00 	vldr	s15, [r7]
 8001a4e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a52:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8001a56:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	edc3 7a00 	vstr	s15, [r3]
}
 8001a60:	bf00      	nop
 8001a62:	370c      	adds	r7, #12
 8001a64:	46bd      	mov	sp, r7
 8001a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6a:	4770      	bx	lr

08001a6c <check_fusable_link>:

int check_fusable_link(float ma, float cell_voltage)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b083      	sub	sp, #12
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	ed87 0a01 	vstr	s0, [r7, #4]
 8001a76:	edc7 0a00 	vstr	s1, [r7]

	if(cell_voltage < ma * voltage_sag_allowed_float)
 8001a7a:	4b0b      	ldr	r3, [pc, #44]	; (8001aa8 <check_fusable_link+0x3c>)
 8001a7c:	ed93 7a00 	vldr	s14, [r3]
 8001a80:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a84:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a88:	ed97 7a00 	vldr	s14, [r7]
 8001a8c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a94:	d501      	bpl.n	8001a9a <check_fusable_link+0x2e>
	{
		return 1; //ADD SDC?
 8001a96:	2301      	movs	r3, #1
 8001a98:	e000      	b.n	8001a9c <check_fusable_link+0x30>
	}
	return 0;
 8001a9a:	2300      	movs	r3, #0
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	370c      	adds	r7, #12
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa6:	4770      	bx	lr
 8001aa8:	20000000 	.word	0x20000000

08001aac <HAL_TIM_IC_CaptureCallback>:




void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b082      	sub	sp, #8
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)  // If the interrupt is triggered by channel 1
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	7f1b      	ldrb	r3, [r3, #28]
 8001ab8:	2b02      	cmp	r3, #2
 8001aba:	d125      	bne.n	8001b08 <HAL_TIM_IC_CaptureCallback+0x5c>
	{
		// Read the IC value
		ICValue = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8001abc:	2104      	movs	r1, #4
 8001abe:	6878      	ldr	r0, [r7, #4]
 8001ac0:	f008 f8cc 	bl	8009c5c <HAL_TIM_ReadCapturedValue>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	4a12      	ldr	r2, [pc, #72]	; (8001b10 <HAL_TIM_IC_CaptureCallback+0x64>)
 8001ac8:	6013      	str	r3, [r2, #0]

		if (ICValue != 0)
 8001aca:	4b11      	ldr	r3, [pc, #68]	; (8001b10 <HAL_TIM_IC_CaptureCallback+0x64>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d01a      	beq.n	8001b08 <HAL_TIM_IC_CaptureCallback+0x5c>
		{
			// calculate the Duty Cycle
			duty = (HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1) *100)/ICValue;
 8001ad2:	2100      	movs	r1, #0
 8001ad4:	6878      	ldr	r0, [r7, #4]
 8001ad6:	f008 f8c1 	bl	8009c5c <HAL_TIM_ReadCapturedValue>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2264      	movs	r2, #100	; 0x64
 8001ade:	fb03 f202 	mul.w	r2, r3, r2
 8001ae2:	4b0b      	ldr	r3, [pc, #44]	; (8001b10 <HAL_TIM_IC_CaptureCallback+0x64>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001aea:	ee07 3a90 	vmov	s15, r3
 8001aee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001af2:	4b08      	ldr	r3, [pc, #32]	; (8001b14 <HAL_TIM_IC_CaptureCallback+0x68>)
 8001af4:	edc3 7a00 	vstr	s15, [r3]

			frequency = 7500/ICValue;
 8001af8:	4b05      	ldr	r3, [pc, #20]	; (8001b10 <HAL_TIM_IC_CaptureCallback+0x64>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f641 524c 	movw	r2, #7500	; 0x1d4c
 8001b00:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b04:	4a04      	ldr	r2, [pc, #16]	; (8001b18 <HAL_TIM_IC_CaptureCallback+0x6c>)
 8001b06:	6013      	str	r3, [r2, #0]
		}
	}
}
 8001b08:	bf00      	nop
 8001b0a:	3708      	adds	r7, #8
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	200007ec 	.word	0x200007ec
 8001b14:	200007f4 	.word	0x200007f4
 8001b18:	200007f0 	.word	0x200007f0
 8001b1c:	00000000 	.word	0x00000000

08001b20 <check_voltages>:
	update_config(config);
}


int check_voltages(float *cell_voltage, int num_cells)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b084      	sub	sp, #16
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
 8001b28:	6039      	str	r1, [r7, #0]
	for (int cell = 0; cell < num_cells; cell++)
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	60fb      	str	r3, [r7, #12]
 8001b2e:	e021      	b.n	8001b74 <check_voltages+0x54>
	{
		if (cell_voltage[cell] > CELL_OVERVOLTAGE || cell_voltage[cell] < CELL_UNDERVOLTAGE)
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	009b      	lsls	r3, r3, #2
 8001b34:	687a      	ldr	r2, [r7, #4]
 8001b36:	4413      	add	r3, r2
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f7fe fcd0 	bl	80004e0 <__aeabi_f2d>
 8001b40:	a311      	add	r3, pc, #68	; (adr r3, 8001b88 <check_voltages+0x68>)
 8001b42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b46:	f7fe ffb3 	bl	8000ab0 <__aeabi_dcmpgt>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d10c      	bne.n	8001b6a <check_voltages+0x4a>
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	009b      	lsls	r3, r3, #2
 8001b54:	687a      	ldr	r2, [r7, #4]
 8001b56:	4413      	add	r3, r2
 8001b58:	edd3 7a00 	vldr	s15, [r3]
 8001b5c:	eeb0 7a04 	vmov.f32	s14, #4	; 0x40200000  2.5
 8001b60:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b68:	d501      	bpl.n	8001b6e <check_voltages+0x4e>
		{
			return 1;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	e007      	b.n	8001b7e <check_voltages+0x5e>
	for (int cell = 0; cell < num_cells; cell++)
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	3301      	adds	r3, #1
 8001b72:	60fb      	str	r3, [r7, #12]
 8001b74:	68fa      	ldr	r2, [r7, #12]
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	429a      	cmp	r2, r3
 8001b7a:	dbd9      	blt.n	8001b30 <check_voltages+0x10>
		}

	}
	return 0;
 8001b7c:	2300      	movs	r3, #0
}
 8001b7e:	4618      	mov	r0, r3
 8001b80:	3710      	adds	r7, #16
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	cccccccd 	.word	0xcccccccd
 8001b8c:	4010cccc 	.word	0x4010cccc

08001b90 <HAL_FDCAN_RxFifo0Callback>:


// FDCAN1 Callback
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b082      	sub	sp, #8
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
 8001b98:	6039      	str	r1, [r7, #0]
  if((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET)
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	f003 0301 	and.w	r3, r3, #1
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d014      	beq.n	8001bce <HAL_FDCAN_RxFifo0Callback+0x3e>
  {
    /* Retreive Rx messages from RX FIFO0 */
    if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader1, RxData1) != HAL_OK)
 8001ba4:	4b0c      	ldr	r3, [pc, #48]	; (8001bd8 <HAL_FDCAN_RxFifo0Callback+0x48>)
 8001ba6:	4a0d      	ldr	r2, [pc, #52]	; (8001bdc <HAL_FDCAN_RxFifo0Callback+0x4c>)
 8001ba8:	2140      	movs	r1, #64	; 0x40
 8001baa:	6878      	ldr	r0, [r7, #4]
 8001bac:	f003 fffc 	bl	8005ba8 <HAL_FDCAN_GetRxMessage>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <HAL_FDCAN_RxFifo0Callback+0x2a>
    {
    /* Reception Error */
    Error_Handler();
 8001bb6:	f000 fd71 	bl	800269c <Error_Handler>
    }

    if (HAL_FDCAN_ActivateNotification(hfdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	2101      	movs	r1, #1
 8001bbe:	6878      	ldr	r0, [r7, #4]
 8001bc0:	f004 f8cc 	bl	8005d5c <HAL_FDCAN_ActivateNotification>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d001      	beq.n	8001bce <HAL_FDCAN_RxFifo0Callback+0x3e>
    {
      /* Notification Error */
      Error_Handler();
 8001bca:	f000 fd67 	bl	800269c <Error_Handler>
    }
  }
}
 8001bce:	bf00      	nop
 8001bd0:	3708      	adds	r7, #8
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	20000820 	.word	0x20000820
 8001bdc:	200007f8 	.word	0x200007f8

08001be0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b092      	sub	sp, #72	; 0x48
 8001be4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001be6:	f001 f93c 	bl	8002e62 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001bea:	f000 f93d 	bl	8001e68 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001bee:	f000 fced 	bl	80025cc <MX_GPIO_Init>
  MX_DMA_Init();
 8001bf2:	f000 fcb9 	bl	8002568 <MX_DMA_Init>
  MX_RTC_Init();
 8001bf6:	f000 fafd 	bl	80021f4 <MX_RTC_Init>
  MX_FDCAN1_Init();
 8001bfa:	f000 fa6f 	bl	80020dc <MX_FDCAN1_Init>
  MX_FDCAN2_Init();
 8001bfe:	f000 fab3 	bl	8002168 <MX_FDCAN2_Init>
  MX_SPI3_Init();
 8001c02:	f000 fb59 	bl	80022b8 <MX_SPI3_Init>
  MX_ADC1_Init();
 8001c06:	f000 f97b 	bl	8001f00 <MX_ADC1_Init>
  MX_ADC2_Init();
 8001c0a:	f000 f9f1 	bl	8001ff0 <MX_ADC2_Init>
  MX_TIM2_Init();
 8001c0e:	f000 fb91 	bl	8002334 <MX_TIM2_Init>
  MX_TIM15_Init();
 8001c12:	f000 fc05 	bl	8002420 <MX_TIM15_Init>


  //HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, FDCAN_REJECT, FDCAN_REJECT, FDCAN_REJECT_REMOTE, FDCAN_REJECT_REMOTE);


  HAL_Delay(100); // 100ms should allow all relevant power circuitry to stabilize
 8001c16:	2064      	movs	r0, #100	; 0x64
 8001c18:	f001 f994 	bl	8002f44 <HAL_Delay>

  //start ADCs
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8001c1c:	217f      	movs	r1, #127	; 0x7f
 8001c1e:	4884      	ldr	r0, [pc, #528]	; (8001e30 <main+0x250>)
 8001c20:	f003 f852 	bl	8004cc8 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_val, 1);
 8001c24:	2201      	movs	r2, #1
 8001c26:	4983      	ldr	r1, [pc, #524]	; (8001e34 <main+0x254>)
 8001c28:	4881      	ldr	r0, [pc, #516]	; (8001e30 <main+0x250>)
 8001c2a:	f001 ff09 	bl	8003a40 <HAL_ADC_Start_DMA>
  HAL_ADC_Start(&hadc1);
 8001c2e:	4880      	ldr	r0, [pc, #512]	; (8001e30 <main+0x250>)
 8001c30:	f001 fe22 	bl	8003878 <HAL_ADC_Start>

  HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 8001c34:	217f      	movs	r1, #127	; 0x7f
 8001c36:	4880      	ldr	r0, [pc, #512]	; (8001e38 <main+0x258>)
 8001c38:	f003 f846 	bl	8004cc8 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc2, (uint32_t*)adc_val2, 2);
 8001c3c:	2202      	movs	r2, #2
 8001c3e:	497f      	ldr	r1, [pc, #508]	; (8001e3c <main+0x25c>)
 8001c40:	487d      	ldr	r0, [pc, #500]	; (8001e38 <main+0x258>)
 8001c42:	f001 fefd 	bl	8003a40 <HAL_ADC_Start_DMA>
  HAL_ADC_Start(&hadc2);
 8001c46:	487c      	ldr	r0, [pc, #496]	; (8001e38 <main+0x258>)
 8001c48:	f001 fe16 	bl	8003878 <HAL_ADC_Start>

  //start PWM measurement for IMD measurement
  HAL_TIM_IC_Start_IT(&htim15, TIM_CHANNEL_2);   // main channel
 8001c4c:	2104      	movs	r1, #4
 8001c4e:	487c      	ldr	r0, [pc, #496]	; (8001e40 <main+0x260>)
 8001c50:	f007 fa2c 	bl	80090ac <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start(&htim15, TIM_CHANNEL_1);   // indirect channel
 8001c54:	2100      	movs	r1, #0
 8001c56:	487a      	ldr	r0, [pc, #488]	; (8001e40 <main+0x260>)
 8001c58:	f007 f924 	bl	8008ea4 <HAL_TIM_IC_Start>

  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8001c5c:	210c      	movs	r1, #12
 8001c5e:	4879      	ldr	r0, [pc, #484]	; (8001e44 <main+0x264>)
 8001c60:	f006 ffac 	bl	8008bbc <HAL_TIM_PWM_Start>


  FDCAN_FilterTypeDef sFilterConfig1;

  sFilterConfig1.IdType = FDCAN_STANDARD_ID;
 8001c64:	2300      	movs	r3, #0
 8001c66:	617b      	str	r3, [r7, #20]
  sFilterConfig1.FilterIndex = 0;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	61bb      	str	r3, [r7, #24]
  sFilterConfig1.FilterType = FDCAN_FILTER_RANGE;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	61fb      	str	r3, [r7, #28]
  sFilterConfig1.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8001c70:	2301      	movs	r3, #1
 8001c72:	623b      	str	r3, [r7, #32]
  sFilterConfig1.FilterID1 = 0x12;
 8001c74:	2312      	movs	r3, #18
 8001c76:	627b      	str	r3, [r7, #36]	; 0x24
  sFilterConfig1.FilterID2 = 0x12;
 8001c78:	2312      	movs	r3, #18
 8001c7a:	62bb      	str	r3, [r7, #40]	; 0x28

  HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, FDCAN_REJECT, FDCAN_REJECT, FDCAN_REJECT_REMOTE, FDCAN_REJECT_REMOTE);
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	9300      	str	r3, [sp, #0]
 8001c80:	2301      	movs	r3, #1
 8001c82:	2202      	movs	r2, #2
 8001c84:	2102      	movs	r1, #2
 8001c86:	4870      	ldr	r0, [pc, #448]	; (8001e48 <main+0x268>)
 8001c88:	f003 fef0 	bl	8005a6c <HAL_FDCAN_ConfigGlobalFilter>

  HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig1);
 8001c8c:	f107 0314 	add.w	r3, r7, #20
 8001c90:	4619      	mov	r1, r3
 8001c92:	486d      	ldr	r0, [pc, #436]	; (8001e48 <main+0x268>)
 8001c94:	f003 fe90 	bl	80059b8 <HAL_FDCAN_ConfigFilter>


  HAL_FDCAN_Start(&hfdcan1);
 8001c98:	486b      	ldr	r0, [pc, #428]	; (8001e48 <main+0x268>)
 8001c9a:	f003 ff18 	bl	8005ace <HAL_FDCAN_Start>
  HAL_FDCAN_Start(&hfdcan2);
 8001c9e:	486b      	ldr	r0, [pc, #428]	; (8001e4c <main+0x26c>)
 8001ca0:	f003 ff15 	bl	8005ace <HAL_FDCAN_Start>

  HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	2101      	movs	r1, #1
 8001ca8:	4867      	ldr	r0, [pc, #412]	; (8001e48 <main+0x268>)
 8001caa:	f004 f857 	bl	8005d5c <HAL_FDCAN_ActivateNotification>


  //reset_SOC();

  init_LTC6811();
 8001cae:	f7ff f833 	bl	8000d18 <init_LTC6811>

  wake_sleep(); // wake LTC6811 from sleep
 8001cb2:	f7ff f88c 	bl	8000dce <wake_sleep>

  // Configuration for all LTC6811s
  struct ltc6811_config ltc6811_config;
  ltc6811_config.gpio_pulldowns = GPIO1_NO_PULLDOWN | GPIO2_NO_PULLDOWN | GPIO3_NO_PULLDOWN | GPIO4_NO_PULLDOWN | GPIO5_NO_PULLDOWN;
 8001cb6:	231f      	movs	r3, #31
 8001cb8:	723b      	strb	r3, [r7, #8]
  ltc6811_config.refon = REFON_STAY_POWERED;
 8001cba:	2301      	movs	r3, #1
 8001cbc:	727b      	strb	r3, [r7, #9]
  ltc6811_config.adcopt = ADCOPT_MODE_0;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	72bb      	strb	r3, [r7, #10]
  ltc6811_config.vuv = 0;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	81bb      	strh	r3, [r7, #12]
  ltc6811_config.vov = 0;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	81fb      	strh	r3, [r7, #14]
  ltc6811_config.dcc = 0;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	827b      	strh	r3, [r7, #18]
  ltc6811_config.dcto = 0;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	743b      	strb	r3, [r7, #16]
  update_config(&ltc6811_config);
 8001cd2:	f107 0308 	add.w	r3, r7, #8
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f7ff f824 	bl	8000d24 <update_config>


  // configure LTC6811 structs to match real life setup
  for (int i = 0; i < NUM_OF_SLAVES; i++)
 8001cdc:	2300      	movs	r3, #0
 8001cde:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001ce0:	e01f      	b.n	8001d22 <main+0x142>
  {
      ltc6811_arr[i].address = i;
 8001ce2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ce4:	b2d8      	uxtb	r0, r3
 8001ce6:	495a      	ldr	r1, [pc, #360]	; (8001e50 <main+0x270>)
 8001ce8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001cea:	4613      	mov	r3, r2
 8001cec:	009b      	lsls	r3, r3, #2
 8001cee:	4413      	add	r3, r2
 8001cf0:	00db      	lsls	r3, r3, #3
 8001cf2:	440b      	add	r3, r1
 8001cf4:	4602      	mov	r2, r0
 8001cf6:	701a      	strb	r2, [r3, #0]
      ltc6811_arr[i].cell_count = (i % 2 == 0) ? EVEN_SLAVE_CELLS : ODD_SLAVE_CELLS;
 8001cf8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001cfa:	f003 0301 	and.w	r3, r3, #1
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d101      	bne.n	8001d06 <main+0x126>
 8001d02:	200c      	movs	r0, #12
 8001d04:	e000      	b.n	8001d08 <main+0x128>
 8001d06:	200b      	movs	r0, #11
 8001d08:	4951      	ldr	r1, [pc, #324]	; (8001e50 <main+0x270>)
 8001d0a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001d0c:	4613      	mov	r3, r2
 8001d0e:	009b      	lsls	r3, r3, #2
 8001d10:	4413      	add	r3, r2
 8001d12:	00db      	lsls	r3, r3, #3
 8001d14:	440b      	add	r3, r1
 8001d16:	3301      	adds	r3, #1
 8001d18:	4602      	mov	r2, r0
 8001d1a:	701a      	strb	r2, [r3, #0]
  for (int i = 0; i < NUM_OF_SLAVES; i++)
 8001d1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d1e:	3301      	adds	r3, #1
 8001d20:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001d22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d24:	2b01      	cmp	r3, #1
 8001d26:	dddc      	ble.n	8001ce2 <main+0x102>
  }

  reset_SOC();
 8001d28:	f7ff fde8 	bl	80018fc <reset_SOC>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);	//set AMS_OK
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	2104      	movs	r1, #4
 8001d30:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d34:	f004 fd04 	bl	8006740 <HAL_GPIO_WritePin>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      wake_sleep(); // wake LTC6811 from sleep
 8001d38:	f7ff f849 	bl	8000dce <wake_sleep>
      // send command to read cell voltages
      broadcast_command(ADCV(MD_27k_14k, DCP_NOT_PERMITTED, CH_ALL));
 8001d3c:	f44f 7038 	mov.w	r0, #736	; 0x2e0
 8001d40:	f7ff f876 	bl	8000e30 <broadcast_command>

      HAL_Delay(1); // reading all cell voltages @ "27kHz" should take 1ms
 8001d44:	2001      	movs	r0, #1
 8001d46:	f001 f8fd 	bl	8002f44 <HAL_Delay>

      // read cell voltage registers from all slaves on the bus
      read_all_voltages(ltc6811_arr, NUM_OF_SLAVES);
 8001d4a:	2102      	movs	r1, #2
 8001d4c:	4840      	ldr	r0, [pc, #256]	; (8001e50 <main+0x270>)
 8001d4e:	f7ff fa74 	bl	800123a <read_all_voltages>

      // calculate actual voltage values
      extract_all_voltages(ltc6811_arr, cell_voltage, NUM_OF_SLAVES);
 8001d52:	2202      	movs	r2, #2
 8001d54:	493f      	ldr	r1, [pc, #252]	; (8001e54 <main+0x274>)
 8001d56:	483e      	ldr	r0, [pc, #248]	; (8001e50 <main+0x270>)
 8001d58:	f7ff f9f4 	bl	8001144 <extract_all_voltages>

      check_voltages(cell_voltage, NUM_OF_CELLS);
 8001d5c:	2118      	movs	r1, #24
 8001d5e:	483d      	ldr	r0, [pc, #244]	; (8001e54 <main+0x274>)
 8001d60:	f7ff fede 	bl	8001b20 <check_voltages>



      float sum_voltage = 0;
 8001d64:	f04f 0300 	mov.w	r3, #0
 8001d68:	63bb      	str	r3, [r7, #56]	; 0x38
      for(int i = 0; i < NUM_OF_CELLS; i++)
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	637b      	str	r3, [r7, #52]	; 0x34
 8001d6e:	e01d      	b.n	8001dac <main+0x1cc>
      {
      update_moving_average(&cell_voltage_ma[i], cell_voltage[i]);
 8001d70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d72:	009b      	lsls	r3, r3, #2
 8001d74:	4a38      	ldr	r2, [pc, #224]	; (8001e58 <main+0x278>)
 8001d76:	441a      	add	r2, r3
 8001d78:	4936      	ldr	r1, [pc, #216]	; (8001e54 <main+0x274>)
 8001d7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d7c:	009b      	lsls	r3, r3, #2
 8001d7e:	440b      	add	r3, r1
 8001d80:	edd3 7a00 	vldr	s15, [r3]
 8001d84:	eeb0 0a67 	vmov.f32	s0, s15
 8001d88:	4610      	mov	r0, r2
 8001d8a:	f7ff fe51 	bl	8001a30 <update_moving_average>
      sum_voltage += cell_voltage_ma[i];
 8001d8e:	4a32      	ldr	r2, [pc, #200]	; (8001e58 <main+0x278>)
 8001d90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d92:	009b      	lsls	r3, r3, #2
 8001d94:	4413      	add	r3, r2
 8001d96:	edd3 7a00 	vldr	s15, [r3]
 8001d9a:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8001d9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001da2:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
      for(int i = 0; i < NUM_OF_CELLS; i++)
 8001da6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001da8:	3301      	adds	r3, #1
 8001daa:	637b      	str	r3, [r7, #52]	; 0x34
 8001dac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001dae:	2b17      	cmp	r3, #23
 8001db0:	ddde      	ble.n	8001d70 <main+0x190>
      }
      float average_voltage = sum_voltage / NUM_OF_CELLS;
 8001db2:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8001db6:	eef2 6a08 	vmov.f32	s13, #40	; 0x41400000  12.0
 8001dba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001dbe:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001dc2:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c

      for(int i = 0; i < NUM_OF_CELLS; i++)
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	633b      	str	r3, [r7, #48]	; 0x30
 8001dca:	e012      	b.n	8001df2 <main+0x212>
      {
      if(check_fusable_link(average_voltage, cell_voltage[i]))
 8001dcc:	4a21      	ldr	r2, [pc, #132]	; (8001e54 <main+0x274>)
 8001dce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001dd0:	009b      	lsls	r3, r3, #2
 8001dd2:	4413      	add	r3, r2
 8001dd4:	edd3 7a00 	vldr	s15, [r3]
 8001dd8:	eef0 0a67 	vmov.f32	s1, s15
 8001ddc:	ed97 0a0b 	vldr	s0, [r7, #44]	; 0x2c
 8001de0:	f7ff fe44 	bl	8001a6c <check_fusable_link>
 8001de4:	4603      	mov	r3, r0
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d000      	beq.n	8001dec <main+0x20c>
      {
    	  //AMS_OK = 1; //OPEN AMS FAULT
    	  //fuse_pop = 1;
    	  asm("NOP");
 8001dea:	bf00      	nop
      for(int i = 0; i < NUM_OF_CELLS; i++)
 8001dec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001dee:	3301      	adds	r3, #1
 8001df0:	633b      	str	r3, [r7, #48]	; 0x30
 8001df2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001df4:	2b17      	cmp	r3, #23
 8001df6:	dde9      	ble.n	8001dcc <main+0x1ec>
      }
      }


	  if(read_all_temps(ltc6811_arr, thermistor_temps, NUM_OF_MUX_CHANNELS, NUM_OF_SLAVES)) //0 = no fault, 1 = fault
 8001df8:	2302      	movs	r3, #2
 8001dfa:	2208      	movs	r2, #8
 8001dfc:	4917      	ldr	r1, [pc, #92]	; (8001e5c <main+0x27c>)
 8001dfe:	4814      	ldr	r0, [pc, #80]	; (8001e50 <main+0x270>)
 8001e00:	f7ff fbf6 	bl	80015f0 <read_all_temps>
 8001e04:	4603      	mov	r3, r0
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d002      	beq.n	8001e10 <main+0x230>
	  {
		  AMS_OK = 1; //AMS FAULT
 8001e0a:	4b15      	ldr	r3, [pc, #84]	; (8001e60 <main+0x280>)
 8001e0c:	2201      	movs	r2, #1
 8001e0e:	601a      	str	r2, [r3, #0]
//		  //OPEN AMS RELAY FOR SDC
//		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);
//		  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_2);
//
//	  }
	  uint8_t Tx_Data[8] = {0, 1, 2, 3, 4, 5, 6, 7};
 8001e10:	4a14      	ldr	r2, [pc, #80]	; (8001e64 <main+0x284>)
 8001e12:	463b      	mov	r3, r7
 8001e14:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001e18:	e883 0003 	stmia.w	r3, {r0, r1}
	  send_can1(11, FDCAN_DLC_BYTES_8, Tx_Data);
 8001e1c:	463b      	mov	r3, r7
 8001e1e:	461a      	mov	r2, r3
 8001e20:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8001e24:	200b      	movs	r0, #11
 8001e26:	f7ff fd13 	bl	8001850 <send_can1>

//	  uint8_t Tx_Data2[12] = {0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11};
//	  send_can2(10, FDCAN_DLC_BYTES_12, Tx_Data2);


	  update_SOC();
 8001e2a:	f7ff fd81 	bl	8001930 <update_SOC>
  {
 8001e2e:	e783      	b.n	8001d38 <main+0x158>
 8001e30:	20000294 	.word	0x20000294
 8001e34:	20000628 	.word	0x20000628
 8001e38:	20000300 	.word	0x20000300
 8001e3c:	2000062c 	.word	0x2000062c
 8001e40:	200005cc 	.word	0x200005cc
 8001e44:	20000580 	.word	0x20000580
 8001e48:	2000042c 	.word	0x2000042c
 8001e4c:	20000490 	.word	0x20000490
 8001e50:	20000708 	.word	0x20000708
 8001e54:	20000648 	.word	0x20000648
 8001e58:	200006a8 	.word	0x200006a8
 8001e5c:	20000758 	.word	0x20000758
 8001e60:	200007e8 	.word	0x200007e8
 8001e64:	0800b0b0 	.word	0x0800b0b0

08001e68 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b094      	sub	sp, #80	; 0x50
 8001e6c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e6e:	f107 0318 	add.w	r3, r7, #24
 8001e72:	2238      	movs	r2, #56	; 0x38
 8001e74:	2100      	movs	r1, #0
 8001e76:	4618      	mov	r0, r3
 8001e78:	f008 ff00 	bl	800ac7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e7c:	1d3b      	adds	r3, r7, #4
 8001e7e:	2200      	movs	r2, #0
 8001e80:	601a      	str	r2, [r3, #0]
 8001e82:	605a      	str	r2, [r3, #4]
 8001e84:	609a      	str	r2, [r3, #8]
 8001e86:	60da      	str	r2, [r3, #12]
 8001e88:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e8a:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001e8e:	f004 fc6f 	bl	8006770 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001e92:	2309      	movs	r3, #9
 8001e94:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001e96:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e9a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ea0:	2302      	movs	r3, #2
 8001ea2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001ea4:	2303      	movs	r3, #3
 8001ea6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV3;
 8001ea8:	2303      	movs	r3, #3
 8001eaa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 20;
 8001eac:	2314      	movs	r3, #20
 8001eae:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001eb0:	2302      	movs	r3, #2
 8001eb2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001eb4:	2302      	movs	r3, #2
 8001eb6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001eb8:	2302      	movs	r3, #2
 8001eba:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ebc:	f107 0318 	add.w	r3, r7, #24
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	f004 fd09 	bl	80068d8 <HAL_RCC_OscConfig>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d001      	beq.n	8001ed0 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8001ecc:	f000 fbe6 	bl	800269c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ed0:	230f      	movs	r3, #15
 8001ed2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ed4:	2303      	movs	r3, #3
 8001ed6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001edc:	2300      	movs	r3, #0
 8001ede:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001ee4:	1d3b      	adds	r3, r7, #4
 8001ee6:	2102      	movs	r1, #2
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f005 f80d 	bl	8006f08 <HAL_RCC_ClockConfig>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d001      	beq.n	8001ef8 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001ef4:	f000 fbd2 	bl	800269c <Error_Handler>
  }
}
 8001ef8:	bf00      	nop
 8001efa:	3750      	adds	r7, #80	; 0x50
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}

08001f00 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b08c      	sub	sp, #48	; 0x30
 8001f04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001f06:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	601a      	str	r2, [r3, #0]
 8001f0e:	605a      	str	r2, [r3, #4]
 8001f10:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001f12:	1d3b      	adds	r3, r7, #4
 8001f14:	2220      	movs	r2, #32
 8001f16:	2100      	movs	r1, #0
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f008 feaf 	bl	800ac7c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001f1e:	4b32      	ldr	r3, [pc, #200]	; (8001fe8 <MX_ADC1_Init+0xe8>)
 8001f20:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001f24:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001f26:	4b30      	ldr	r3, [pc, #192]	; (8001fe8 <MX_ADC1_Init+0xe8>)
 8001f28:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001f2c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001f2e:	4b2e      	ldr	r3, [pc, #184]	; (8001fe8 <MX_ADC1_Init+0xe8>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001f34:	4b2c      	ldr	r3, [pc, #176]	; (8001fe8 <MX_ADC1_Init+0xe8>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001f3a:	4b2b      	ldr	r3, [pc, #172]	; (8001fe8 <MX_ADC1_Init+0xe8>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001f40:	4b29      	ldr	r3, [pc, #164]	; (8001fe8 <MX_ADC1_Init+0xe8>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001f46:	4b28      	ldr	r3, [pc, #160]	; (8001fe8 <MX_ADC1_Init+0xe8>)
 8001f48:	2204      	movs	r2, #4
 8001f4a:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001f4c:	4b26      	ldr	r3, [pc, #152]	; (8001fe8 <MX_ADC1_Init+0xe8>)
 8001f4e:	2200      	movs	r2, #0
 8001f50:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001f52:	4b25      	ldr	r3, [pc, #148]	; (8001fe8 <MX_ADC1_Init+0xe8>)
 8001f54:	2201      	movs	r2, #1
 8001f56:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8001f58:	4b23      	ldr	r3, [pc, #140]	; (8001fe8 <MX_ADC1_Init+0xe8>)
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001f5e:	4b22      	ldr	r3, [pc, #136]	; (8001fe8 <MX_ADC1_Init+0xe8>)
 8001f60:	2200      	movs	r2, #0
 8001f62:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001f66:	4b20      	ldr	r3, [pc, #128]	; (8001fe8 <MX_ADC1_Init+0xe8>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001f6c:	4b1e      	ldr	r3, [pc, #120]	; (8001fe8 <MX_ADC1_Init+0xe8>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001f72:	4b1d      	ldr	r3, [pc, #116]	; (8001fe8 <MX_ADC1_Init+0xe8>)
 8001f74:	2201      	movs	r2, #1
 8001f76:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001f7a:	4b1b      	ldr	r3, [pc, #108]	; (8001fe8 <MX_ADC1_Init+0xe8>)
 8001f7c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001f80:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001f82:	4b19      	ldr	r3, [pc, #100]	; (8001fe8 <MX_ADC1_Init+0xe8>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001f8a:	4817      	ldr	r0, [pc, #92]	; (8001fe8 <MX_ADC1_Init+0xe8>)
 8001f8c:	f001 fab2 	bl	80034f4 <HAL_ADC_Init>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d001      	beq.n	8001f9a <MX_ADC1_Init+0x9a>
  {
    Error_Handler();
 8001f96:	f000 fb81 	bl	800269c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001f9e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fa2:	4619      	mov	r1, r3
 8001fa4:	4810      	ldr	r0, [pc, #64]	; (8001fe8 <MX_ADC1_Init+0xe8>)
 8001fa6:	f002 ff23 	bl	8004df0 <HAL_ADCEx_MultiModeConfigChannel>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d001      	beq.n	8001fb4 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 8001fb0:	f000 fb74 	bl	800269c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001fb4:	4b0d      	ldr	r3, [pc, #52]	; (8001fec <MX_ADC1_Init+0xec>)
 8001fb6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001fb8:	2306      	movs	r3, #6
 8001fba:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001fbc:	2307      	movs	r3, #7
 8001fbe:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001fc0:	237f      	movs	r3, #127	; 0x7f
 8001fc2:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001fc4:	2304      	movs	r3, #4
 8001fc6:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001fcc:	1d3b      	adds	r3, r7, #4
 8001fce:	4619      	mov	r1, r3
 8001fd0:	4805      	ldr	r0, [pc, #20]	; (8001fe8 <MX_ADC1_Init+0xe8>)
 8001fd2:	f002 f891 	bl	80040f8 <HAL_ADC_ConfigChannel>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d001      	beq.n	8001fe0 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 8001fdc:	f000 fb5e 	bl	800269c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001fe0:	bf00      	nop
 8001fe2:	3730      	adds	r7, #48	; 0x30
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}
 8001fe8:	20000294 	.word	0x20000294
 8001fec:	10c00010 	.word	0x10c00010

08001ff0 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b088      	sub	sp, #32
 8001ff4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001ff6:	463b      	mov	r3, r7
 8001ff8:	2220      	movs	r2, #32
 8001ffa:	2100      	movs	r1, #0
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f008 fe3d 	bl	800ac7c <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8002002:	4b32      	ldr	r3, [pc, #200]	; (80020cc <MX_ADC2_Init+0xdc>)
 8002004:	4a32      	ldr	r2, [pc, #200]	; (80020d0 <MX_ADC2_Init+0xe0>)
 8002006:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002008:	4b30      	ldr	r3, [pc, #192]	; (80020cc <MX_ADC2_Init+0xdc>)
 800200a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800200e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8002010:	4b2e      	ldr	r3, [pc, #184]	; (80020cc <MX_ADC2_Init+0xdc>)
 8002012:	2200      	movs	r2, #0
 8002014:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002016:	4b2d      	ldr	r3, [pc, #180]	; (80020cc <MX_ADC2_Init+0xdc>)
 8002018:	2200      	movs	r2, #0
 800201a:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 800201c:	4b2b      	ldr	r3, [pc, #172]	; (80020cc <MX_ADC2_Init+0xdc>)
 800201e:	2200      	movs	r2, #0
 8002020:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002022:	4b2a      	ldr	r3, [pc, #168]	; (80020cc <MX_ADC2_Init+0xdc>)
 8002024:	2201      	movs	r2, #1
 8002026:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8002028:	4b28      	ldr	r3, [pc, #160]	; (80020cc <MX_ADC2_Init+0xdc>)
 800202a:	2208      	movs	r2, #8
 800202c:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800202e:	4b27      	ldr	r3, [pc, #156]	; (80020cc <MX_ADC2_Init+0xdc>)
 8002030:	2200      	movs	r2, #0
 8002032:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8002034:	4b25      	ldr	r3, [pc, #148]	; (80020cc <MX_ADC2_Init+0xdc>)
 8002036:	2201      	movs	r2, #1
 8002038:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 2;
 800203a:	4b24      	ldr	r3, [pc, #144]	; (80020cc <MX_ADC2_Init+0xdc>)
 800203c:	2202      	movs	r2, #2
 800203e:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8002040:	4b22      	ldr	r3, [pc, #136]	; (80020cc <MX_ADC2_Init+0xdc>)
 8002042:	2200      	movs	r2, #0
 8002044:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002048:	4b20      	ldr	r3, [pc, #128]	; (80020cc <MX_ADC2_Init+0xdc>)
 800204a:	2200      	movs	r2, #0
 800204c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800204e:	4b1f      	ldr	r3, [pc, #124]	; (80020cc <MX_ADC2_Init+0xdc>)
 8002050:	2200      	movs	r2, #0
 8002052:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8002054:	4b1d      	ldr	r3, [pc, #116]	; (80020cc <MX_ADC2_Init+0xdc>)
 8002056:	2201      	movs	r2, #1
 8002058:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800205c:	4b1b      	ldr	r3, [pc, #108]	; (80020cc <MX_ADC2_Init+0xdc>)
 800205e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002062:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8002064:	4b19      	ldr	r3, [pc, #100]	; (80020cc <MX_ADC2_Init+0xdc>)
 8002066:	2200      	movs	r2, #0
 8002068:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800206c:	4817      	ldr	r0, [pc, #92]	; (80020cc <MX_ADC2_Init+0xdc>)
 800206e:	f001 fa41 	bl	80034f4 <HAL_ADC_Init>
 8002072:	4603      	mov	r3, r0
 8002074:	2b00      	cmp	r3, #0
 8002076:	d001      	beq.n	800207c <MX_ADC2_Init+0x8c>
  {
    Error_Handler();
 8002078:	f000 fb10 	bl	800269c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 800207c:	4b15      	ldr	r3, [pc, #84]	; (80020d4 <MX_ADC2_Init+0xe4>)
 800207e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002080:	2306      	movs	r3, #6
 8002082:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8002084:	2307      	movs	r3, #7
 8002086:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002088:	237f      	movs	r3, #127	; 0x7f
 800208a:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800208c:	2304      	movs	r3, #4
 800208e:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8002090:	2300      	movs	r3, #0
 8002092:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002094:	463b      	mov	r3, r7
 8002096:	4619      	mov	r1, r3
 8002098:	480c      	ldr	r0, [pc, #48]	; (80020cc <MX_ADC2_Init+0xdc>)
 800209a:	f002 f82d 	bl	80040f8 <HAL_ADC_ConfigChannel>
 800209e:	4603      	mov	r3, r0
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d001      	beq.n	80020a8 <MX_ADC2_Init+0xb8>
  {
    Error_Handler();
 80020a4:	f000 fafa 	bl	800269c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80020a8:	4b0b      	ldr	r3, [pc, #44]	; (80020d8 <MX_ADC2_Init+0xe8>)
 80020aa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80020ac:	230c      	movs	r3, #12
 80020ae:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80020b0:	463b      	mov	r3, r7
 80020b2:	4619      	mov	r1, r3
 80020b4:	4805      	ldr	r0, [pc, #20]	; (80020cc <MX_ADC2_Init+0xdc>)
 80020b6:	f002 f81f 	bl	80040f8 <HAL_ADC_ConfigChannel>
 80020ba:	4603      	mov	r3, r0
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d001      	beq.n	80020c4 <MX_ADC2_Init+0xd4>
  {
    Error_Handler();
 80020c0:	f000 faec 	bl	800269c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80020c4:	bf00      	nop
 80020c6:	3720      	adds	r7, #32
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}
 80020cc:	20000300 	.word	0x20000300
 80020d0:	50000100 	.word	0x50000100
 80020d4:	47520000 	.word	0x47520000
 80020d8:	36902000 	.word	0x36902000

080020dc <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80020e0:	4b1f      	ldr	r3, [pc, #124]	; (8002160 <MX_FDCAN1_Init+0x84>)
 80020e2:	4a20      	ldr	r2, [pc, #128]	; (8002164 <MX_FDCAN1_Init+0x88>)
 80020e4:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 80020e6:	4b1e      	ldr	r3, [pc, #120]	; (8002160 <MX_FDCAN1_Init+0x84>)
 80020e8:	2200      	movs	r2, #0
 80020ea:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80020ec:	4b1c      	ldr	r3, [pc, #112]	; (8002160 <MX_FDCAN1_Init+0x84>)
 80020ee:	2200      	movs	r2, #0
 80020f0:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80020f2:	4b1b      	ldr	r3, [pc, #108]	; (8002160 <MX_FDCAN1_Init+0x84>)
 80020f4:	2200      	movs	r2, #0
 80020f6:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 80020f8:	4b19      	ldr	r3, [pc, #100]	; (8002160 <MX_FDCAN1_Init+0x84>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80020fe:	4b18      	ldr	r3, [pc, #96]	; (8002160 <MX_FDCAN1_Init+0x84>)
 8002100:	2200      	movs	r2, #0
 8002102:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8002104:	4b16      	ldr	r3, [pc, #88]	; (8002160 <MX_FDCAN1_Init+0x84>)
 8002106:	2200      	movs	r2, #0
 8002108:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 2;
 800210a:	4b15      	ldr	r3, [pc, #84]	; (8002160 <MX_FDCAN1_Init+0x84>)
 800210c:	2202      	movs	r2, #2
 800210e:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 2;
 8002110:	4b13      	ldr	r3, [pc, #76]	; (8002160 <MX_FDCAN1_Init+0x84>)
 8002112:	2202      	movs	r2, #2
 8002114:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 31;
 8002116:	4b12      	ldr	r3, [pc, #72]	; (8002160 <MX_FDCAN1_Init+0x84>)
 8002118:	221f      	movs	r2, #31
 800211a:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 8;
 800211c:	4b10      	ldr	r3, [pc, #64]	; (8002160 <MX_FDCAN1_Init+0x84>)
 800211e:	2208      	movs	r2, #8
 8002120:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 2;
 8002122:	4b0f      	ldr	r3, [pc, #60]	; (8002160 <MX_FDCAN1_Init+0x84>)
 8002124:	2202      	movs	r2, #2
 8002126:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 2;
 8002128:	4b0d      	ldr	r3, [pc, #52]	; (8002160 <MX_FDCAN1_Init+0x84>)
 800212a:	2202      	movs	r2, #2
 800212c:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 31;
 800212e:	4b0c      	ldr	r3, [pc, #48]	; (8002160 <MX_FDCAN1_Init+0x84>)
 8002130:	221f      	movs	r2, #31
 8002132:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 8;
 8002134:	4b0a      	ldr	r3, [pc, #40]	; (8002160 <MX_FDCAN1_Init+0x84>)
 8002136:	2208      	movs	r2, #8
 8002138:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.StdFiltersNbr = 1;
 800213a:	4b09      	ldr	r3, [pc, #36]	; (8002160 <MX_FDCAN1_Init+0x84>)
 800213c:	2201      	movs	r2, #1
 800213e:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8002140:	4b07      	ldr	r3, [pc, #28]	; (8002160 <MX_FDCAN1_Init+0x84>)
 8002142:	2200      	movs	r2, #0
 8002144:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8002146:	4b06      	ldr	r3, [pc, #24]	; (8002160 <MX_FDCAN1_Init+0x84>)
 8002148:	2200      	movs	r2, #0
 800214a:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 800214c:	4804      	ldr	r0, [pc, #16]	; (8002160 <MX_FDCAN1_Init+0x84>)
 800214e:	f003 fad9 	bl	8005704 <HAL_FDCAN_Init>
 8002152:	4603      	mov	r3, r0
 8002154:	2b00      	cmp	r3, #0
 8002156:	d001      	beq.n	800215c <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8002158:	f000 faa0 	bl	800269c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 800215c:	bf00      	nop
 800215e:	bd80      	pop	{r7, pc}
 8002160:	2000042c 	.word	0x2000042c
 8002164:	40006400 	.word	0x40006400

08002168 <MX_FDCAN2_Init>:
  * @brief FDCAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN2_Init(void)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 800216c:	4b1f      	ldr	r3, [pc, #124]	; (80021ec <MX_FDCAN2_Init+0x84>)
 800216e:	4a20      	ldr	r2, [pc, #128]	; (80021f0 <MX_FDCAN2_Init+0x88>)
 8002170:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8002172:	4b1e      	ldr	r3, [pc, #120]	; (80021ec <MX_FDCAN2_Init+0x84>)
 8002174:	2200      	movs	r2, #0
 8002176:	605a      	str	r2, [r3, #4]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8002178:	4b1c      	ldr	r3, [pc, #112]	; (80021ec <MX_FDCAN2_Init+0x84>)
 800217a:	2200      	movs	r2, #0
 800217c:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 800217e:	4b1b      	ldr	r3, [pc, #108]	; (80021ec <MX_FDCAN2_Init+0x84>)
 8002180:	2200      	movs	r2, #0
 8002182:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 8002184:	4b19      	ldr	r3, [pc, #100]	; (80021ec <MX_FDCAN2_Init+0x84>)
 8002186:	2200      	movs	r2, #0
 8002188:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 800218a:	4b18      	ldr	r3, [pc, #96]	; (80021ec <MX_FDCAN2_Init+0x84>)
 800218c:	2200      	movs	r2, #0
 800218e:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8002190:	4b16      	ldr	r3, [pc, #88]	; (80021ec <MX_FDCAN2_Init+0x84>)
 8002192:	2200      	movs	r2, #0
 8002194:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 2;
 8002196:	4b15      	ldr	r3, [pc, #84]	; (80021ec <MX_FDCAN2_Init+0x84>)
 8002198:	2202      	movs	r2, #2
 800219a:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 2;
 800219c:	4b13      	ldr	r3, [pc, #76]	; (80021ec <MX_FDCAN2_Init+0x84>)
 800219e:	2202      	movs	r2, #2
 80021a0:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 31;
 80021a2:	4b12      	ldr	r3, [pc, #72]	; (80021ec <MX_FDCAN2_Init+0x84>)
 80021a4:	221f      	movs	r2, #31
 80021a6:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 8;
 80021a8:	4b10      	ldr	r3, [pc, #64]	; (80021ec <MX_FDCAN2_Init+0x84>)
 80021aa:	2208      	movs	r2, #8
 80021ac:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 2;
 80021ae:	4b0f      	ldr	r3, [pc, #60]	; (80021ec <MX_FDCAN2_Init+0x84>)
 80021b0:	2202      	movs	r2, #2
 80021b2:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan2.Init.DataSyncJumpWidth = 2;
 80021b4:	4b0d      	ldr	r3, [pc, #52]	; (80021ec <MX_FDCAN2_Init+0x84>)
 80021b6:	2202      	movs	r2, #2
 80021b8:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan2.Init.DataTimeSeg1 = 5;
 80021ba:	4b0c      	ldr	r3, [pc, #48]	; (80021ec <MX_FDCAN2_Init+0x84>)
 80021bc:	2205      	movs	r2, #5
 80021be:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan2.Init.DataTimeSeg2 = 2;
 80021c0:	4b0a      	ldr	r3, [pc, #40]	; (80021ec <MX_FDCAN2_Init+0x84>)
 80021c2:	2202      	movs	r2, #2
 80021c4:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan2.Init.StdFiltersNbr = 1;
 80021c6:	4b09      	ldr	r3, [pc, #36]	; (80021ec <MX_FDCAN2_Init+0x84>)
 80021c8:	2201      	movs	r2, #1
 80021ca:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan2.Init.ExtFiltersNbr = 0;
 80021cc:	4b07      	ldr	r3, [pc, #28]	; (80021ec <MX_FDCAN2_Init+0x84>)
 80021ce:	2200      	movs	r2, #0
 80021d0:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80021d2:	4b06      	ldr	r3, [pc, #24]	; (80021ec <MX_FDCAN2_Init+0x84>)
 80021d4:	2200      	movs	r2, #0
 80021d6:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 80021d8:	4804      	ldr	r0, [pc, #16]	; (80021ec <MX_FDCAN2_Init+0x84>)
 80021da:	f003 fa93 	bl	8005704 <HAL_FDCAN_Init>
 80021de:	4603      	mov	r3, r0
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d001      	beq.n	80021e8 <MX_FDCAN2_Init+0x80>
  {
    Error_Handler();
 80021e4:	f000 fa5a 	bl	800269c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 80021e8:	bf00      	nop
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	20000490 	.word	0x20000490
 80021f0:	40006800 	.word	0x40006800

080021f4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b086      	sub	sp, #24
 80021f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80021fa:	1d3b      	adds	r3, r7, #4
 80021fc:	2200      	movs	r2, #0
 80021fe:	601a      	str	r2, [r3, #0]
 8002200:	605a      	str	r2, [r3, #4]
 8002202:	609a      	str	r2, [r3, #8]
 8002204:	60da      	str	r2, [r3, #12]
 8002206:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8002208:	2300      	movs	r3, #0
 800220a:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800220c:	4b28      	ldr	r3, [pc, #160]	; (80022b0 <MX_RTC_Init+0xbc>)
 800220e:	4a29      	ldr	r2, [pc, #164]	; (80022b4 <MX_RTC_Init+0xc0>)
 8002210:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002212:	4b27      	ldr	r3, [pc, #156]	; (80022b0 <MX_RTC_Init+0xbc>)
 8002214:	2200      	movs	r2, #0
 8002216:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8002218:	4b25      	ldr	r3, [pc, #148]	; (80022b0 <MX_RTC_Init+0xbc>)
 800221a:	227f      	movs	r2, #127	; 0x7f
 800221c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800221e:	4b24      	ldr	r3, [pc, #144]	; (80022b0 <MX_RTC_Init+0xbc>)
 8002220:	22ff      	movs	r2, #255	; 0xff
 8002222:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002224:	4b22      	ldr	r3, [pc, #136]	; (80022b0 <MX_RTC_Init+0xbc>)
 8002226:	2200      	movs	r2, #0
 8002228:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800222a:	4b21      	ldr	r3, [pc, #132]	; (80022b0 <MX_RTC_Init+0xbc>)
 800222c:	2200      	movs	r2, #0
 800222e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002230:	4b1f      	ldr	r3, [pc, #124]	; (80022b0 <MX_RTC_Init+0xbc>)
 8002232:	2200      	movs	r2, #0
 8002234:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002236:	4b1e      	ldr	r3, [pc, #120]	; (80022b0 <MX_RTC_Init+0xbc>)
 8002238:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800223c:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 800223e:	4b1c      	ldr	r3, [pc, #112]	; (80022b0 <MX_RTC_Init+0xbc>)
 8002240:	2200      	movs	r2, #0
 8002242:	621a      	str	r2, [r3, #32]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002244:	481a      	ldr	r0, [pc, #104]	; (80022b0 <MX_RTC_Init+0xbc>)
 8002246:	f005 fa91 	bl	800776c <HAL_RTC_Init>
 800224a:	4603      	mov	r3, r0
 800224c:	2b00      	cmp	r3, #0
 800224e:	d001      	beq.n	8002254 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8002250:	f000 fa24 	bl	800269c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8002254:	2300      	movs	r3, #0
 8002256:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8002258:	2300      	movs	r3, #0
 800225a:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 800225c:	2300      	movs	r3, #0
 800225e:	71bb      	strb	r3, [r7, #6]
  sTime.SubSeconds = 0x0;
 8002260:	2300      	movs	r3, #0
 8002262:	60bb      	str	r3, [r7, #8]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002264:	2300      	movs	r3, #0
 8002266:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002268:	2300      	movs	r3, #0
 800226a:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800226c:	1d3b      	adds	r3, r7, #4
 800226e:	2201      	movs	r2, #1
 8002270:	4619      	mov	r1, r3
 8002272:	480f      	ldr	r0, [pc, #60]	; (80022b0 <MX_RTC_Init+0xbc>)
 8002274:	f005 faef 	bl	8007856 <HAL_RTC_SetTime>
 8002278:	4603      	mov	r3, r0
 800227a:	2b00      	cmp	r3, #0
 800227c:	d001      	beq.n	8002282 <MX_RTC_Init+0x8e>
  {
    Error_Handler();
 800227e:	f000 fa0d 	bl	800269c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002282:	2301      	movs	r3, #1
 8002284:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8002286:	2301      	movs	r3, #1
 8002288:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 800228a:	2301      	movs	r3, #1
 800228c:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 800228e:	2300      	movs	r3, #0
 8002290:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002292:	463b      	mov	r3, r7
 8002294:	2201      	movs	r2, #1
 8002296:	4619      	mov	r1, r3
 8002298:	4805      	ldr	r0, [pc, #20]	; (80022b0 <MX_RTC_Init+0xbc>)
 800229a:	f005 fb79 	bl	8007990 <HAL_RTC_SetDate>
 800229e:	4603      	mov	r3, r0
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d001      	beq.n	80022a8 <MX_RTC_Init+0xb4>
  {
    Error_Handler();
 80022a4:	f000 f9fa 	bl	800269c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80022a8:	bf00      	nop
 80022aa:	3718      	adds	r7, #24
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}
 80022b0:	200004f4 	.word	0x200004f4
 80022b4:	40002800 	.word	0x40002800

080022b8 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80022bc:	4b1b      	ldr	r3, [pc, #108]	; (800232c <MX_SPI3_Init+0x74>)
 80022be:	4a1c      	ldr	r2, [pc, #112]	; (8002330 <MX_SPI3_Init+0x78>)
 80022c0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80022c2:	4b1a      	ldr	r3, [pc, #104]	; (800232c <MX_SPI3_Init+0x74>)
 80022c4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80022c8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80022ca:	4b18      	ldr	r3, [pc, #96]	; (800232c <MX_SPI3_Init+0x74>)
 80022cc:	2200      	movs	r2, #0
 80022ce:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80022d0:	4b16      	ldr	r3, [pc, #88]	; (800232c <MX_SPI3_Init+0x74>)
 80022d2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80022d6:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80022d8:	4b14      	ldr	r3, [pc, #80]	; (800232c <MX_SPI3_Init+0x74>)
 80022da:	2200      	movs	r2, #0
 80022dc:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80022de:	4b13      	ldr	r3, [pc, #76]	; (800232c <MX_SPI3_Init+0x74>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80022e4:	4b11      	ldr	r3, [pc, #68]	; (800232c <MX_SPI3_Init+0x74>)
 80022e6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80022ea:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80022ec:	4b0f      	ldr	r3, [pc, #60]	; (800232c <MX_SPI3_Init+0x74>)
 80022ee:	2238      	movs	r2, #56	; 0x38
 80022f0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80022f2:	4b0e      	ldr	r3, [pc, #56]	; (800232c <MX_SPI3_Init+0x74>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80022f8:	4b0c      	ldr	r3, [pc, #48]	; (800232c <MX_SPI3_Init+0x74>)
 80022fa:	2200      	movs	r2, #0
 80022fc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022fe:	4b0b      	ldr	r3, [pc, #44]	; (800232c <MX_SPI3_Init+0x74>)
 8002300:	2200      	movs	r2, #0
 8002302:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8002304:	4b09      	ldr	r3, [pc, #36]	; (800232c <MX_SPI3_Init+0x74>)
 8002306:	2207      	movs	r2, #7
 8002308:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800230a:	4b08      	ldr	r3, [pc, #32]	; (800232c <MX_SPI3_Init+0x74>)
 800230c:	2200      	movs	r2, #0
 800230e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002310:	4b06      	ldr	r3, [pc, #24]	; (800232c <MX_SPI3_Init+0x74>)
 8002312:	2208      	movs	r2, #8
 8002314:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002316:	4805      	ldr	r0, [pc, #20]	; (800232c <MX_SPI3_Init+0x74>)
 8002318:	f005 fc80 	bl	8007c1c <HAL_SPI_Init>
 800231c:	4603      	mov	r3, r0
 800231e:	2b00      	cmp	r3, #0
 8002320:	d001      	beq.n	8002326 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8002322:	f000 f9bb 	bl	800269c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002326:	bf00      	nop
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	2000051c 	.word	0x2000051c
 8002330:	40003c00 	.word	0x40003c00

08002334 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b08e      	sub	sp, #56	; 0x38
 8002338:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800233a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800233e:	2200      	movs	r2, #0
 8002340:	601a      	str	r2, [r3, #0]
 8002342:	605a      	str	r2, [r3, #4]
 8002344:	609a      	str	r2, [r3, #8]
 8002346:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002348:	f107 031c 	add.w	r3, r7, #28
 800234c:	2200      	movs	r2, #0
 800234e:	601a      	str	r2, [r3, #0]
 8002350:	605a      	str	r2, [r3, #4]
 8002352:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002354:	463b      	mov	r3, r7
 8002356:	2200      	movs	r2, #0
 8002358:	601a      	str	r2, [r3, #0]
 800235a:	605a      	str	r2, [r3, #4]
 800235c:	609a      	str	r2, [r3, #8]
 800235e:	60da      	str	r2, [r3, #12]
 8002360:	611a      	str	r2, [r3, #16]
 8002362:	615a      	str	r2, [r3, #20]
 8002364:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002366:	4b2d      	ldr	r3, [pc, #180]	; (800241c <MX_TIM2_Init+0xe8>)
 8002368:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800236c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 119;
 800236e:	4b2b      	ldr	r3, [pc, #172]	; (800241c <MX_TIM2_Init+0xe8>)
 8002370:	2277      	movs	r2, #119	; 0x77
 8002372:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002374:	4b29      	ldr	r3, [pc, #164]	; (800241c <MX_TIM2_Init+0xe8>)
 8002376:	2200      	movs	r2, #0
 8002378:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 800237a:	4b28      	ldr	r3, [pc, #160]	; (800241c <MX_TIM2_Init+0xe8>)
 800237c:	2263      	movs	r2, #99	; 0x63
 800237e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002380:	4b26      	ldr	r3, [pc, #152]	; (800241c <MX_TIM2_Init+0xe8>)
 8002382:	2200      	movs	r2, #0
 8002384:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002386:	4b25      	ldr	r3, [pc, #148]	; (800241c <MX_TIM2_Init+0xe8>)
 8002388:	2200      	movs	r2, #0
 800238a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800238c:	4823      	ldr	r0, [pc, #140]	; (800241c <MX_TIM2_Init+0xe8>)
 800238e:	f006 fb5d 	bl	8008a4c <HAL_TIM_Base_Init>
 8002392:	4603      	mov	r3, r0
 8002394:	2b00      	cmp	r3, #0
 8002396:	d001      	beq.n	800239c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8002398:	f000 f980 	bl	800269c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800239c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023a0:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80023a2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80023a6:	4619      	mov	r1, r3
 80023a8:	481c      	ldr	r0, [pc, #112]	; (800241c <MX_TIM2_Init+0xe8>)
 80023aa:	f007 faff 	bl	80099ac <HAL_TIM_ConfigClockSource>
 80023ae:	4603      	mov	r3, r0
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d001      	beq.n	80023b8 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80023b4:	f000 f972 	bl	800269c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80023b8:	4818      	ldr	r0, [pc, #96]	; (800241c <MX_TIM2_Init+0xe8>)
 80023ba:	f006 fb9e 	bl	8008afa <HAL_TIM_PWM_Init>
 80023be:	4603      	mov	r3, r0
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d001      	beq.n	80023c8 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80023c4:	f000 f96a 	bl	800269c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023c8:	2300      	movs	r3, #0
 80023ca:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023cc:	2300      	movs	r3, #0
 80023ce:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80023d0:	f107 031c 	add.w	r3, r7, #28
 80023d4:	4619      	mov	r1, r3
 80023d6:	4811      	ldr	r0, [pc, #68]	; (800241c <MX_TIM2_Init+0xe8>)
 80023d8:	f008 fb4a 	bl	800aa70 <HAL_TIMEx_MasterConfigSynchronization>
 80023dc:	4603      	mov	r3, r0
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d001      	beq.n	80023e6 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80023e2:	f000 f95b 	bl	800269c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80023e6:	2360      	movs	r3, #96	; 0x60
 80023e8:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80023ea:	2300      	movs	r3, #0
 80023ec:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80023ee:	2300      	movs	r3, #0
 80023f0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80023f2:	2300      	movs	r3, #0
 80023f4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80023f6:	463b      	mov	r3, r7
 80023f8:	220c      	movs	r2, #12
 80023fa:	4619      	mov	r1, r3
 80023fc:	4807      	ldr	r0, [pc, #28]	; (800241c <MX_TIM2_Init+0xe8>)
 80023fe:	f007 f9c1 	bl	8009784 <HAL_TIM_PWM_ConfigChannel>
 8002402:	4603      	mov	r3, r0
 8002404:	2b00      	cmp	r3, #0
 8002406:	d001      	beq.n	800240c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8002408:	f000 f948 	bl	800269c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800240c:	4803      	ldr	r0, [pc, #12]	; (800241c <MX_TIM2_Init+0xe8>)
 800240e:	f000 fc39 	bl	8002c84 <HAL_TIM_MspPostInit>

}
 8002412:	bf00      	nop
 8002414:	3738      	adds	r7, #56	; 0x38
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	20000580 	.word	0x20000580

08002420 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b090      	sub	sp, #64	; 0x40
 8002424:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002426:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800242a:	2200      	movs	r2, #0
 800242c:	601a      	str	r2, [r3, #0]
 800242e:	605a      	str	r2, [r3, #4]
 8002430:	609a      	str	r2, [r3, #8]
 8002432:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002434:	f107 031c 	add.w	r3, r7, #28
 8002438:	2200      	movs	r2, #0
 800243a:	601a      	str	r2, [r3, #0]
 800243c:	605a      	str	r2, [r3, #4]
 800243e:	609a      	str	r2, [r3, #8]
 8002440:	60da      	str	r2, [r3, #12]
 8002442:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002444:	f107 030c 	add.w	r3, r7, #12
 8002448:	2200      	movs	r2, #0
 800244a:	601a      	str	r2, [r3, #0]
 800244c:	605a      	str	r2, [r3, #4]
 800244e:	609a      	str	r2, [r3, #8]
 8002450:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002452:	463b      	mov	r3, r7
 8002454:	2200      	movs	r2, #0
 8002456:	601a      	str	r2, [r3, #0]
 8002458:	605a      	str	r2, [r3, #4]
 800245a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 800245c:	4b40      	ldr	r3, [pc, #256]	; (8002560 <MX_TIM15_Init+0x140>)
 800245e:	4a41      	ldr	r2, [pc, #260]	; (8002564 <MX_TIM15_Init+0x144>)
 8002460:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 16000;
 8002462:	4b3f      	ldr	r3, [pc, #252]	; (8002560 <MX_TIM15_Init+0x140>)
 8002464:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 8002468:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 800246a:	4b3d      	ldr	r3, [pc, #244]	; (8002560 <MX_TIM15_Init+0x140>)
 800246c:	2200      	movs	r2, #0
 800246e:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 8002470:	4b3b      	ldr	r3, [pc, #236]	; (8002560 <MX_TIM15_Init+0x140>)
 8002472:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002476:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8002478:	4b39      	ldr	r3, [pc, #228]	; (8002560 <MX_TIM15_Init+0x140>)
 800247a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800247e:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8002480:	4b37      	ldr	r3, [pc, #220]	; (8002560 <MX_TIM15_Init+0x140>)
 8002482:	2200      	movs	r2, #0
 8002484:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002486:	4b36      	ldr	r3, [pc, #216]	; (8002560 <MX_TIM15_Init+0x140>)
 8002488:	2200      	movs	r2, #0
 800248a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 800248c:	4834      	ldr	r0, [pc, #208]	; (8002560 <MX_TIM15_Init+0x140>)
 800248e:	f006 fadd 	bl	8008a4c <HAL_TIM_Base_Init>
 8002492:	4603      	mov	r3, r0
 8002494:	2b00      	cmp	r3, #0
 8002496:	d001      	beq.n	800249c <MX_TIM15_Init+0x7c>
  {
    Error_Handler();
 8002498:	f000 f900 	bl	800269c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800249c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80024a0:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 80024a2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80024a6:	4619      	mov	r1, r3
 80024a8:	482d      	ldr	r0, [pc, #180]	; (8002560 <MX_TIM15_Init+0x140>)
 80024aa:	f007 fa7f 	bl	80099ac <HAL_TIM_ConfigClockSource>
 80024ae:	4603      	mov	r3, r0
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d001      	beq.n	80024b8 <MX_TIM15_Init+0x98>
  {
    Error_Handler();
 80024b4:	f000 f8f2 	bl	800269c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim15) != HAL_OK)
 80024b8:	4829      	ldr	r0, [pc, #164]	; (8002560 <MX_TIM15_Init+0x140>)
 80024ba:	f006 fc91 	bl	8008de0 <HAL_TIM_IC_Init>
 80024be:	4603      	mov	r3, r0
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d001      	beq.n	80024c8 <MX_TIM15_Init+0xa8>
  {
    Error_Handler();
 80024c4:	f000 f8ea 	bl	800269c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 80024c8:	2304      	movs	r3, #4
 80024ca:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 80024cc:	2360      	movs	r3, #96	; 0x60
 80024ce:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80024d0:	2300      	movs	r3, #0
 80024d2:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 80024d4:	2300      	movs	r3, #0
 80024d6:	62bb      	str	r3, [r7, #40]	; 0x28
  sSlaveConfig.TriggerFilter = 0;
 80024d8:	2300      	movs	r3, #0
 80024da:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim15, &sSlaveConfig) != HAL_OK)
 80024dc:	f107 031c 	add.w	r3, r7, #28
 80024e0:	4619      	mov	r1, r3
 80024e2:	481f      	ldr	r0, [pc, #124]	; (8002560 <MX_TIM15_Init+0x140>)
 80024e4:	f007 fb78 	bl	8009bd8 <HAL_TIM_SlaveConfigSynchro>
 80024e8:	4603      	mov	r3, r0
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d001      	beq.n	80024f2 <MX_TIM15_Init+0xd2>
  {
    Error_Handler();
 80024ee:	f000 f8d5 	bl	800269c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80024f2:	2302      	movs	r3, #2
 80024f4:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80024f6:	2302      	movs	r3, #2
 80024f8:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80024fa:	2300      	movs	r3, #0
 80024fc:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 80024fe:	2300      	movs	r3, #0
 8002500:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim15, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002502:	f107 030c 	add.w	r3, r7, #12
 8002506:	2200      	movs	r2, #0
 8002508:	4619      	mov	r1, r3
 800250a:	4815      	ldr	r0, [pc, #84]	; (8002560 <MX_TIM15_Init+0x140>)
 800250c:	f007 f89d 	bl	800964a <HAL_TIM_IC_ConfigChannel>
 8002510:	4603      	mov	r3, r0
 8002512:	2b00      	cmp	r3, #0
 8002514:	d001      	beq.n	800251a <MX_TIM15_Init+0xfa>
  {
    Error_Handler();
 8002516:	f000 f8c1 	bl	800269c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800251a:	2300      	movs	r3, #0
 800251c:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800251e:	2301      	movs	r3, #1
 8002520:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim15, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002522:	f107 030c 	add.w	r3, r7, #12
 8002526:	2204      	movs	r2, #4
 8002528:	4619      	mov	r1, r3
 800252a:	480d      	ldr	r0, [pc, #52]	; (8002560 <MX_TIM15_Init+0x140>)
 800252c:	f007 f88d 	bl	800964a <HAL_TIM_IC_ConfigChannel>
 8002530:	4603      	mov	r3, r0
 8002532:	2b00      	cmp	r3, #0
 8002534:	d001      	beq.n	800253a <MX_TIM15_Init+0x11a>
  {
    Error_Handler();
 8002536:	f000 f8b1 	bl	800269c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800253a:	2300      	movs	r3, #0
 800253c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800253e:	2300      	movs	r3, #0
 8002540:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8002542:	463b      	mov	r3, r7
 8002544:	4619      	mov	r1, r3
 8002546:	4806      	ldr	r0, [pc, #24]	; (8002560 <MX_TIM15_Init+0x140>)
 8002548:	f008 fa92 	bl	800aa70 <HAL_TIMEx_MasterConfigSynchronization>
 800254c:	4603      	mov	r3, r0
 800254e:	2b00      	cmp	r3, #0
 8002550:	d001      	beq.n	8002556 <MX_TIM15_Init+0x136>
  {
    Error_Handler();
 8002552:	f000 f8a3 	bl	800269c <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 8002556:	bf00      	nop
 8002558:	3740      	adds	r7, #64	; 0x40
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	200005cc 	.word	0x200005cc
 8002564:	40014000 	.word	0x40014000

08002568 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b082      	sub	sp, #8
 800256c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800256e:	4b16      	ldr	r3, [pc, #88]	; (80025c8 <MX_DMA_Init+0x60>)
 8002570:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002572:	4a15      	ldr	r2, [pc, #84]	; (80025c8 <MX_DMA_Init+0x60>)
 8002574:	f043 0304 	orr.w	r3, r3, #4
 8002578:	6493      	str	r3, [r2, #72]	; 0x48
 800257a:	4b13      	ldr	r3, [pc, #76]	; (80025c8 <MX_DMA_Init+0x60>)
 800257c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800257e:	f003 0304 	and.w	r3, r3, #4
 8002582:	607b      	str	r3, [r7, #4]
 8002584:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002586:	4b10      	ldr	r3, [pc, #64]	; (80025c8 <MX_DMA_Init+0x60>)
 8002588:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800258a:	4a0f      	ldr	r2, [pc, #60]	; (80025c8 <MX_DMA_Init+0x60>)
 800258c:	f043 0301 	orr.w	r3, r3, #1
 8002590:	6493      	str	r3, [r2, #72]	; 0x48
 8002592:	4b0d      	ldr	r3, [pc, #52]	; (80025c8 <MX_DMA_Init+0x60>)
 8002594:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002596:	f003 0301 	and.w	r3, r3, #1
 800259a:	603b      	str	r3, [r7, #0]
 800259c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800259e:	2200      	movs	r2, #0
 80025a0:	2100      	movs	r1, #0
 80025a2:	200b      	movs	r0, #11
 80025a4:	f002 fe07 	bl	80051b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80025a8:	200b      	movs	r0, #11
 80025aa:	f002 fe1e 	bl	80051ea <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80025ae:	2200      	movs	r2, #0
 80025b0:	2100      	movs	r1, #0
 80025b2:	200c      	movs	r0, #12
 80025b4:	f002 fdff 	bl	80051b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80025b8:	200c      	movs	r0, #12
 80025ba:	f002 fe16 	bl	80051ea <HAL_NVIC_EnableIRQ>

}
 80025be:	bf00      	nop
 80025c0:	3708      	adds	r7, #8
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	40021000 	.word	0x40021000

080025cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b08a      	sub	sp, #40	; 0x28
 80025d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025d2:	f107 0314 	add.w	r3, r7, #20
 80025d6:	2200      	movs	r2, #0
 80025d8:	601a      	str	r2, [r3, #0]
 80025da:	605a      	str	r2, [r3, #4]
 80025dc:	609a      	str	r2, [r3, #8]
 80025de:	60da      	str	r2, [r3, #12]
 80025e0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80025e2:	4b2c      	ldr	r3, [pc, #176]	; (8002694 <MX_GPIO_Init+0xc8>)
 80025e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025e6:	4a2b      	ldr	r2, [pc, #172]	; (8002694 <MX_GPIO_Init+0xc8>)
 80025e8:	f043 0320 	orr.w	r3, r3, #32
 80025ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80025ee:	4b29      	ldr	r3, [pc, #164]	; (8002694 <MX_GPIO_Init+0xc8>)
 80025f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025f2:	f003 0320 	and.w	r3, r3, #32
 80025f6:	613b      	str	r3, [r7, #16]
 80025f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80025fa:	4b26      	ldr	r3, [pc, #152]	; (8002694 <MX_GPIO_Init+0xc8>)
 80025fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025fe:	4a25      	ldr	r2, [pc, #148]	; (8002694 <MX_GPIO_Init+0xc8>)
 8002600:	f043 0301 	orr.w	r3, r3, #1
 8002604:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002606:	4b23      	ldr	r3, [pc, #140]	; (8002694 <MX_GPIO_Init+0xc8>)
 8002608:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800260a:	f003 0301 	and.w	r3, r3, #1
 800260e:	60fb      	str	r3, [r7, #12]
 8002610:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002612:	4b20      	ldr	r3, [pc, #128]	; (8002694 <MX_GPIO_Init+0xc8>)
 8002614:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002616:	4a1f      	ldr	r2, [pc, #124]	; (8002694 <MX_GPIO_Init+0xc8>)
 8002618:	f043 0302 	orr.w	r3, r3, #2
 800261c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800261e:	4b1d      	ldr	r3, [pc, #116]	; (8002694 <MX_GPIO_Init+0xc8>)
 8002620:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002622:	f003 0302 	and.w	r3, r3, #2
 8002626:	60bb      	str	r3, [r7, #8]
 8002628:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800262a:	4b1a      	ldr	r3, [pc, #104]	; (8002694 <MX_GPIO_Init+0xc8>)
 800262c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800262e:	4a19      	ldr	r2, [pc, #100]	; (8002694 <MX_GPIO_Init+0xc8>)
 8002630:	f043 0304 	orr.w	r3, r3, #4
 8002634:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002636:	4b17      	ldr	r3, [pc, #92]	; (8002694 <MX_GPIO_Init+0xc8>)
 8002638:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800263a:	f003 0304 	and.w	r3, r3, #4
 800263e:	607b      	str	r3, [r7, #4]
 8002640:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_15, GPIO_PIN_RESET);
 8002642:	2200      	movs	r2, #0
 8002644:	f248 0104 	movw	r1, #32772	; 0x8004
 8002648:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800264c:	f004 f878 	bl	8006740 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA2 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_15;
 8002650:	f248 0304 	movw	r3, #32772	; 0x8004
 8002654:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002656:	2301      	movs	r3, #1
 8002658:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800265a:	2300      	movs	r3, #0
 800265c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800265e:	2300      	movs	r3, #0
 8002660:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002662:	f107 0314 	add.w	r3, r7, #20
 8002666:	4619      	mov	r1, r3
 8002668:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800266c:	f003 fee6 	bl	800643c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002670:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002674:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002676:	2300      	movs	r3, #0
 8002678:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800267a:	2300      	movs	r3, #0
 800267c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800267e:	f107 0314 	add.w	r3, r7, #20
 8002682:	4619      	mov	r1, r3
 8002684:	4804      	ldr	r0, [pc, #16]	; (8002698 <MX_GPIO_Init+0xcc>)
 8002686:	f003 fed9 	bl	800643c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800268a:	bf00      	nop
 800268c:	3728      	adds	r7, #40	; 0x28
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}
 8002692:	bf00      	nop
 8002694:	40021000 	.word	0x40021000
 8002698:	48000400 	.word	0x48000400

0800269c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800269c:	b480      	push	{r7}
 800269e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80026a0:	b672      	cpsid	i
}
 80026a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80026a4:	e7fe      	b.n	80026a4 <Error_Handler+0x8>
	...

080026a8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b082      	sub	sp, #8
 80026ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026ae:	4b13      	ldr	r3, [pc, #76]	; (80026fc <HAL_MspInit+0x54>)
 80026b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80026b2:	4a12      	ldr	r2, [pc, #72]	; (80026fc <HAL_MspInit+0x54>)
 80026b4:	f043 0301 	orr.w	r3, r3, #1
 80026b8:	6613      	str	r3, [r2, #96]	; 0x60
 80026ba:	4b10      	ldr	r3, [pc, #64]	; (80026fc <HAL_MspInit+0x54>)
 80026bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80026be:	f003 0301 	and.w	r3, r3, #1
 80026c2:	607b      	str	r3, [r7, #4]
 80026c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80026c6:	4b0d      	ldr	r3, [pc, #52]	; (80026fc <HAL_MspInit+0x54>)
 80026c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026ca:	4a0c      	ldr	r2, [pc, #48]	; (80026fc <HAL_MspInit+0x54>)
 80026cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026d0:	6593      	str	r3, [r2, #88]	; 0x58
 80026d2:	4b0a      	ldr	r3, [pc, #40]	; (80026fc <HAL_MspInit+0x54>)
 80026d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026da:	603b      	str	r3, [r7, #0]
 80026dc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Configure the internal voltage reference buffer voltage scale
  */
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE2);
 80026de:	2020      	movs	r0, #32
 80026e0:	f000 fc52 	bl	8002f88 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>

  /** Enable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_EnableVREFBUF();
 80026e4:	f000 fc78 	bl	8002fd8 <HAL_SYSCFG_EnableVREFBUF>

  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 80026e8:	2000      	movs	r0, #0
 80026ea:	f000 fc61 	bl	8002fb0 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80026ee:	f004 f8e3 	bl	80068b8 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80026f2:	bf00      	nop
 80026f4:	3708      	adds	r7, #8
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}
 80026fa:	bf00      	nop
 80026fc:	40021000 	.word	0x40021000

08002700 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b0a0      	sub	sp, #128	; 0x80
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002708:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800270c:	2200      	movs	r2, #0
 800270e:	601a      	str	r2, [r3, #0]
 8002710:	605a      	str	r2, [r3, #4]
 8002712:	609a      	str	r2, [r3, #8]
 8002714:	60da      	str	r2, [r3, #12]
 8002716:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002718:	f107 0318 	add.w	r3, r7, #24
 800271c:	2254      	movs	r2, #84	; 0x54
 800271e:	2100      	movs	r1, #0
 8002720:	4618      	mov	r0, r3
 8002722:	f008 faab 	bl	800ac7c <memset>
  if(hadc->Instance==ADC1)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800272e:	d171      	bne.n	8002814 <HAL_ADC_MspInit+0x114>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002730:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002734:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8002736:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800273a:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800273c:	f107 0318 	add.w	r3, r7, #24
 8002740:	4618      	mov	r0, r3
 8002742:	f004 fdc5 	bl	80072d0 <HAL_RCCEx_PeriphCLKConfig>
 8002746:	4603      	mov	r3, r0
 8002748:	2b00      	cmp	r3, #0
 800274a:	d001      	beq.n	8002750 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 800274c:	f7ff ffa6 	bl	800269c <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8002750:	4b6d      	ldr	r3, [pc, #436]	; (8002908 <HAL_ADC_MspInit+0x208>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	3301      	adds	r3, #1
 8002756:	4a6c      	ldr	r2, [pc, #432]	; (8002908 <HAL_ADC_MspInit+0x208>)
 8002758:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800275a:	4b6b      	ldr	r3, [pc, #428]	; (8002908 <HAL_ADC_MspInit+0x208>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	2b01      	cmp	r3, #1
 8002760:	d10b      	bne.n	800277a <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8002762:	4b6a      	ldr	r3, [pc, #424]	; (800290c <HAL_ADC_MspInit+0x20c>)
 8002764:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002766:	4a69      	ldr	r2, [pc, #420]	; (800290c <HAL_ADC_MspInit+0x20c>)
 8002768:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800276c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800276e:	4b67      	ldr	r3, [pc, #412]	; (800290c <HAL_ADC_MspInit+0x20c>)
 8002770:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002772:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002776:	617b      	str	r3, [r7, #20]
 8002778:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800277a:	4b64      	ldr	r3, [pc, #400]	; (800290c <HAL_ADC_MspInit+0x20c>)
 800277c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800277e:	4a63      	ldr	r2, [pc, #396]	; (800290c <HAL_ADC_MspInit+0x20c>)
 8002780:	f043 0301 	orr.w	r3, r3, #1
 8002784:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002786:	4b61      	ldr	r3, [pc, #388]	; (800290c <HAL_ADC_MspInit+0x20c>)
 8002788:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800278a:	f003 0301 	and.w	r3, r3, #1
 800278e:	613b      	str	r3, [r7, #16]
 8002790:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002792:	2308      	movs	r3, #8
 8002794:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002796:	2303      	movs	r3, #3
 8002798:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800279a:	2300      	movs	r3, #0
 800279c:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800279e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80027a2:	4619      	mov	r1, r3
 80027a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027a8:	f003 fe48 	bl	800643c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80027ac:	4b58      	ldr	r3, [pc, #352]	; (8002910 <HAL_ADC_MspInit+0x210>)
 80027ae:	4a59      	ldr	r2, [pc, #356]	; (8002914 <HAL_ADC_MspInit+0x214>)
 80027b0:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80027b2:	4b57      	ldr	r3, [pc, #348]	; (8002910 <HAL_ADC_MspInit+0x210>)
 80027b4:	2205      	movs	r2, #5
 80027b6:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80027b8:	4b55      	ldr	r3, [pc, #340]	; (8002910 <HAL_ADC_MspInit+0x210>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80027be:	4b54      	ldr	r3, [pc, #336]	; (8002910 <HAL_ADC_MspInit+0x210>)
 80027c0:	2200      	movs	r2, #0
 80027c2:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80027c4:	4b52      	ldr	r3, [pc, #328]	; (8002910 <HAL_ADC_MspInit+0x210>)
 80027c6:	2280      	movs	r2, #128	; 0x80
 80027c8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80027ca:	4b51      	ldr	r3, [pc, #324]	; (8002910 <HAL_ADC_MspInit+0x210>)
 80027cc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80027d0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80027d2:	4b4f      	ldr	r3, [pc, #316]	; (8002910 <HAL_ADC_MspInit+0x210>)
 80027d4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80027d8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80027da:	4b4d      	ldr	r3, [pc, #308]	; (8002910 <HAL_ADC_MspInit+0x210>)
 80027dc:	2220      	movs	r2, #32
 80027de:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80027e0:	4b4b      	ldr	r3, [pc, #300]	; (8002910 <HAL_ADC_MspInit+0x210>)
 80027e2:	2200      	movs	r2, #0
 80027e4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80027e6:	484a      	ldr	r0, [pc, #296]	; (8002910 <HAL_ADC_MspInit+0x210>)
 80027e8:	f002 fd1a 	bl	8005220 <HAL_DMA_Init>
 80027ec:	4603      	mov	r3, r0
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d001      	beq.n	80027f6 <HAL_ADC_MspInit+0xf6>
    {
      Error_Handler();
 80027f2:	f7ff ff53 	bl	800269c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	4a45      	ldr	r2, [pc, #276]	; (8002910 <HAL_ADC_MspInit+0x210>)
 80027fa:	655a      	str	r2, [r3, #84]	; 0x54
 80027fc:	4a44      	ldr	r2, [pc, #272]	; (8002910 <HAL_ADC_MspInit+0x210>)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002802:	2200      	movs	r2, #0
 8002804:	2100      	movs	r1, #0
 8002806:	2012      	movs	r0, #18
 8002808:	f002 fcd5 	bl	80051b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800280c:	2012      	movs	r0, #18
 800280e:	f002 fcec 	bl	80051ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8002812:	e075      	b.n	8002900 <HAL_ADC_MspInit+0x200>
  else if(hadc->Instance==ADC2)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a3f      	ldr	r2, [pc, #252]	; (8002918 <HAL_ADC_MspInit+0x218>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d170      	bne.n	8002900 <HAL_ADC_MspInit+0x200>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800281e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002822:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8002824:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8002828:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800282a:	f107 0318 	add.w	r3, r7, #24
 800282e:	4618      	mov	r0, r3
 8002830:	f004 fd4e 	bl	80072d0 <HAL_RCCEx_PeriphCLKConfig>
 8002834:	4603      	mov	r3, r0
 8002836:	2b00      	cmp	r3, #0
 8002838:	d001      	beq.n	800283e <HAL_ADC_MspInit+0x13e>
      Error_Handler();
 800283a:	f7ff ff2f 	bl	800269c <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800283e:	4b32      	ldr	r3, [pc, #200]	; (8002908 <HAL_ADC_MspInit+0x208>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	3301      	adds	r3, #1
 8002844:	4a30      	ldr	r2, [pc, #192]	; (8002908 <HAL_ADC_MspInit+0x208>)
 8002846:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8002848:	4b2f      	ldr	r3, [pc, #188]	; (8002908 <HAL_ADC_MspInit+0x208>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	2b01      	cmp	r3, #1
 800284e:	d10b      	bne.n	8002868 <HAL_ADC_MspInit+0x168>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8002850:	4b2e      	ldr	r3, [pc, #184]	; (800290c <HAL_ADC_MspInit+0x20c>)
 8002852:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002854:	4a2d      	ldr	r2, [pc, #180]	; (800290c <HAL_ADC_MspInit+0x20c>)
 8002856:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800285a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800285c:	4b2b      	ldr	r3, [pc, #172]	; (800290c <HAL_ADC_MspInit+0x20c>)
 800285e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002860:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002864:	60fb      	str	r3, [r7, #12]
 8002866:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002868:	4b28      	ldr	r3, [pc, #160]	; (800290c <HAL_ADC_MspInit+0x20c>)
 800286a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800286c:	4a27      	ldr	r2, [pc, #156]	; (800290c <HAL_ADC_MspInit+0x20c>)
 800286e:	f043 0301 	orr.w	r3, r3, #1
 8002872:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002874:	4b25      	ldr	r3, [pc, #148]	; (800290c <HAL_ADC_MspInit+0x20c>)
 8002876:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002878:	f003 0301 	and.w	r3, r3, #1
 800287c:	60bb      	str	r3, [r7, #8]
 800287e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002880:	2330      	movs	r3, #48	; 0x30
 8002882:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002884:	2303      	movs	r3, #3
 8002886:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002888:	2300      	movs	r3, #0
 800288a:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800288c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002890:	4619      	mov	r1, r3
 8002892:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002896:	f003 fdd1 	bl	800643c <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 800289a:	4b20      	ldr	r3, [pc, #128]	; (800291c <HAL_ADC_MspInit+0x21c>)
 800289c:	4a20      	ldr	r2, [pc, #128]	; (8002920 <HAL_ADC_MspInit+0x220>)
 800289e:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 80028a0:	4b1e      	ldr	r3, [pc, #120]	; (800291c <HAL_ADC_MspInit+0x21c>)
 80028a2:	2224      	movs	r2, #36	; 0x24
 80028a4:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80028a6:	4b1d      	ldr	r3, [pc, #116]	; (800291c <HAL_ADC_MspInit+0x21c>)
 80028a8:	2200      	movs	r2, #0
 80028aa:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80028ac:	4b1b      	ldr	r3, [pc, #108]	; (800291c <HAL_ADC_MspInit+0x21c>)
 80028ae:	2200      	movs	r2, #0
 80028b0:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80028b2:	4b1a      	ldr	r3, [pc, #104]	; (800291c <HAL_ADC_MspInit+0x21c>)
 80028b4:	2280      	movs	r2, #128	; 0x80
 80028b6:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80028b8:	4b18      	ldr	r3, [pc, #96]	; (800291c <HAL_ADC_MspInit+0x21c>)
 80028ba:	f44f 7280 	mov.w	r2, #256	; 0x100
 80028be:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80028c0:	4b16      	ldr	r3, [pc, #88]	; (800291c <HAL_ADC_MspInit+0x21c>)
 80028c2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80028c6:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 80028c8:	4b14      	ldr	r3, [pc, #80]	; (800291c <HAL_ADC_MspInit+0x21c>)
 80028ca:	2220      	movs	r2, #32
 80028cc:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 80028ce:	4b13      	ldr	r3, [pc, #76]	; (800291c <HAL_ADC_MspInit+0x21c>)
 80028d0:	2200      	movs	r2, #0
 80028d2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 80028d4:	4811      	ldr	r0, [pc, #68]	; (800291c <HAL_ADC_MspInit+0x21c>)
 80028d6:	f002 fca3 	bl	8005220 <HAL_DMA_Init>
 80028da:	4603      	mov	r3, r0
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d001      	beq.n	80028e4 <HAL_ADC_MspInit+0x1e4>
      Error_Handler();
 80028e0:	f7ff fedc 	bl	800269c <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	4a0d      	ldr	r2, [pc, #52]	; (800291c <HAL_ADC_MspInit+0x21c>)
 80028e8:	655a      	str	r2, [r3, #84]	; 0x54
 80028ea:	4a0c      	ldr	r2, [pc, #48]	; (800291c <HAL_ADC_MspInit+0x21c>)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80028f0:	2200      	movs	r2, #0
 80028f2:	2100      	movs	r1, #0
 80028f4:	2012      	movs	r0, #18
 80028f6:	f002 fc5e 	bl	80051b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80028fa:	2012      	movs	r0, #18
 80028fc:	f002 fc75 	bl	80051ea <HAL_NVIC_EnableIRQ>
}
 8002900:	bf00      	nop
 8002902:	3780      	adds	r7, #128	; 0x80
 8002904:	46bd      	mov	sp, r7
 8002906:	bd80      	pop	{r7, pc}
 8002908:	20000828 	.word	0x20000828
 800290c:	40021000 	.word	0x40021000
 8002910:	2000036c 	.word	0x2000036c
 8002914:	40020008 	.word	0x40020008
 8002918:	50000100 	.word	0x50000100
 800291c:	200003cc 	.word	0x200003cc
 8002920:	4002001c 	.word	0x4002001c

08002924 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b0a0      	sub	sp, #128	; 0x80
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800292c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002930:	2200      	movs	r2, #0
 8002932:	601a      	str	r2, [r3, #0]
 8002934:	605a      	str	r2, [r3, #4]
 8002936:	609a      	str	r2, [r3, #8]
 8002938:	60da      	str	r2, [r3, #12]
 800293a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800293c:	f107 0318 	add.w	r3, r7, #24
 8002940:	2254      	movs	r2, #84	; 0x54
 8002942:	2100      	movs	r1, #0
 8002944:	4618      	mov	r0, r3
 8002946:	f008 f999 	bl	800ac7c <memset>
  if(hfdcan->Instance==FDCAN1)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a59      	ldr	r2, [pc, #356]	; (8002ab4 <HAL_FDCAN_MspInit+0x190>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d153      	bne.n	80029fc <HAL_FDCAN_MspInit+0xd8>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002954:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002958:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 800295a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800295e:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002960:	f107 0318 	add.w	r3, r7, #24
 8002964:	4618      	mov	r0, r3
 8002966:	f004 fcb3 	bl	80072d0 <HAL_RCCEx_PeriphCLKConfig>
 800296a:	4603      	mov	r3, r0
 800296c:	2b00      	cmp	r3, #0
 800296e:	d001      	beq.n	8002974 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8002970:	f7ff fe94 	bl	800269c <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8002974:	4b50      	ldr	r3, [pc, #320]	; (8002ab8 <HAL_FDCAN_MspInit+0x194>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	3301      	adds	r3, #1
 800297a:	4a4f      	ldr	r2, [pc, #316]	; (8002ab8 <HAL_FDCAN_MspInit+0x194>)
 800297c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 800297e:	4b4e      	ldr	r3, [pc, #312]	; (8002ab8 <HAL_FDCAN_MspInit+0x194>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	2b01      	cmp	r3, #1
 8002984:	d10b      	bne.n	800299e <HAL_FDCAN_MspInit+0x7a>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8002986:	4b4d      	ldr	r3, [pc, #308]	; (8002abc <HAL_FDCAN_MspInit+0x198>)
 8002988:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800298a:	4a4c      	ldr	r2, [pc, #304]	; (8002abc <HAL_FDCAN_MspInit+0x198>)
 800298c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002990:	6593      	str	r3, [r2, #88]	; 0x58
 8002992:	4b4a      	ldr	r3, [pc, #296]	; (8002abc <HAL_FDCAN_MspInit+0x198>)
 8002994:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002996:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800299a:	617b      	str	r3, [r7, #20]
 800299c:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800299e:	4b47      	ldr	r3, [pc, #284]	; (8002abc <HAL_FDCAN_MspInit+0x198>)
 80029a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029a2:	4a46      	ldr	r2, [pc, #280]	; (8002abc <HAL_FDCAN_MspInit+0x198>)
 80029a4:	f043 0301 	orr.w	r3, r3, #1
 80029a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80029aa:	4b44      	ldr	r3, [pc, #272]	; (8002abc <HAL_FDCAN_MspInit+0x198>)
 80029ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029ae:	f003 0301 	and.w	r3, r3, #1
 80029b2:	613b      	str	r3, [r7, #16]
 80029b4:	693b      	ldr	r3, [r7, #16]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80029b6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80029ba:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029bc:	2302      	movs	r3, #2
 80029be:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029c0:	2300      	movs	r3, #0
 80029c2:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029c4:	2300      	movs	r3, #0
 80029c6:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80029c8:	2309      	movs	r3, #9
 80029ca:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029cc:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80029d0:	4619      	mov	r1, r3
 80029d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029d6:	f003 fd31 	bl	800643c <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 80029da:	2200      	movs	r2, #0
 80029dc:	2100      	movs	r1, #0
 80029de:	2015      	movs	r0, #21
 80029e0:	f002 fbe9 	bl	80051b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 80029e4:	2015      	movs	r0, #21
 80029e6:	f002 fc00 	bl	80051ea <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 0, 0);
 80029ea:	2200      	movs	r2, #0
 80029ec:	2100      	movs	r1, #0
 80029ee:	2016      	movs	r0, #22
 80029f0:	f002 fbe1 	bl	80051b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 80029f4:	2016      	movs	r0, #22
 80029f6:	f002 fbf8 	bl	80051ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }

}
 80029fa:	e056      	b.n	8002aaa <HAL_FDCAN_MspInit+0x186>
  else if(hfdcan->Instance==FDCAN2)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4a2f      	ldr	r2, [pc, #188]	; (8002ac0 <HAL_FDCAN_MspInit+0x19c>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d151      	bne.n	8002aaa <HAL_FDCAN_MspInit+0x186>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002a06:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a0a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8002a0c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002a10:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a12:	f107 0318 	add.w	r3, r7, #24
 8002a16:	4618      	mov	r0, r3
 8002a18:	f004 fc5a 	bl	80072d0 <HAL_RCCEx_PeriphCLKConfig>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d001      	beq.n	8002a26 <HAL_FDCAN_MspInit+0x102>
      Error_Handler();
 8002a22:	f7ff fe3b 	bl	800269c <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8002a26:	4b24      	ldr	r3, [pc, #144]	; (8002ab8 <HAL_FDCAN_MspInit+0x194>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	3301      	adds	r3, #1
 8002a2c:	4a22      	ldr	r2, [pc, #136]	; (8002ab8 <HAL_FDCAN_MspInit+0x194>)
 8002a2e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8002a30:	4b21      	ldr	r3, [pc, #132]	; (8002ab8 <HAL_FDCAN_MspInit+0x194>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	2b01      	cmp	r3, #1
 8002a36:	d10b      	bne.n	8002a50 <HAL_FDCAN_MspInit+0x12c>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8002a38:	4b20      	ldr	r3, [pc, #128]	; (8002abc <HAL_FDCAN_MspInit+0x198>)
 8002a3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a3c:	4a1f      	ldr	r2, [pc, #124]	; (8002abc <HAL_FDCAN_MspInit+0x198>)
 8002a3e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002a42:	6593      	str	r3, [r2, #88]	; 0x58
 8002a44:	4b1d      	ldr	r3, [pc, #116]	; (8002abc <HAL_FDCAN_MspInit+0x198>)
 8002a46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a4c:	60fb      	str	r3, [r7, #12]
 8002a4e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a50:	4b1a      	ldr	r3, [pc, #104]	; (8002abc <HAL_FDCAN_MspInit+0x198>)
 8002a52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a54:	4a19      	ldr	r2, [pc, #100]	; (8002abc <HAL_FDCAN_MspInit+0x198>)
 8002a56:	f043 0302 	orr.w	r3, r3, #2
 8002a5a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a5c:	4b17      	ldr	r3, [pc, #92]	; (8002abc <HAL_FDCAN_MspInit+0x198>)
 8002a5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a60:	f003 0302 	and.w	r3, r3, #2
 8002a64:	60bb      	str	r3, [r7, #8]
 8002a66:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8002a68:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8002a6c:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a6e:	2302      	movs	r3, #2
 8002a70:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a72:	2300      	movs	r3, #0
 8002a74:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a76:	2300      	movs	r3, #0
 8002a78:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8002a7a:	2309      	movs	r3, #9
 8002a7c:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a7e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002a82:	4619      	mov	r1, r3
 8002a84:	480f      	ldr	r0, [pc, #60]	; (8002ac4 <HAL_FDCAN_MspInit+0x1a0>)
 8002a86:	f003 fcd9 	bl	800643c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 0, 0);
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	2100      	movs	r1, #0
 8002a8e:	2056      	movs	r0, #86	; 0x56
 8002a90:	f002 fb91 	bl	80051b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 8002a94:	2056      	movs	r0, #86	; 0x56
 8002a96:	f002 fba8 	bl	80051ea <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN2_IT1_IRQn, 0, 0);
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	2100      	movs	r1, #0
 8002a9e:	2057      	movs	r0, #87	; 0x57
 8002aa0:	f002 fb89 	bl	80051b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT1_IRQn);
 8002aa4:	2057      	movs	r0, #87	; 0x57
 8002aa6:	f002 fba0 	bl	80051ea <HAL_NVIC_EnableIRQ>
}
 8002aaa:	bf00      	nop
 8002aac:	3780      	adds	r7, #128	; 0x80
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	40006400 	.word	0x40006400
 8002ab8:	2000082c 	.word	0x2000082c
 8002abc:	40021000 	.word	0x40021000
 8002ac0:	40006800 	.word	0x40006800
 8002ac4:	48000400 	.word	0x48000400

08002ac8 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b098      	sub	sp, #96	; 0x60
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002ad0:	f107 030c 	add.w	r3, r7, #12
 8002ad4:	2254      	movs	r2, #84	; 0x54
 8002ad6:	2100      	movs	r1, #0
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f008 f8cf 	bl	800ac7c <memset>
  if(hrtc->Instance==RTC)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4a15      	ldr	r2, [pc, #84]	; (8002b38 <HAL_RTC_MspInit+0x70>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d123      	bne.n	8002b30 <HAL_RTC_MspInit+0x68>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002ae8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8002aec:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002aee:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002af2:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002af4:	f107 030c 	add.w	r3, r7, #12
 8002af8:	4618      	mov	r0, r3
 8002afa:	f004 fbe9 	bl	80072d0 <HAL_RCCEx_PeriphCLKConfig>
 8002afe:	4603      	mov	r3, r0
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d001      	beq.n	8002b08 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8002b04:	f7ff fdca 	bl	800269c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002b08:	4b0c      	ldr	r3, [pc, #48]	; (8002b3c <HAL_RTC_MspInit+0x74>)
 8002b0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b0e:	4a0b      	ldr	r2, [pc, #44]	; (8002b3c <HAL_RTC_MspInit+0x74>)
 8002b10:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002b14:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8002b18:	4b08      	ldr	r3, [pc, #32]	; (8002b3c <HAL_RTC_MspInit+0x74>)
 8002b1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b1c:	4a07      	ldr	r2, [pc, #28]	; (8002b3c <HAL_RTC_MspInit+0x74>)
 8002b1e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002b22:	6593      	str	r3, [r2, #88]	; 0x58
 8002b24:	4b05      	ldr	r3, [pc, #20]	; (8002b3c <HAL_RTC_MspInit+0x74>)
 8002b26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b2c:	60bb      	str	r3, [r7, #8]
 8002b2e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002b30:	bf00      	nop
 8002b32:	3760      	adds	r7, #96	; 0x60
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}
 8002b38:	40002800 	.word	0x40002800
 8002b3c:	40021000 	.word	0x40021000

08002b40 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b08a      	sub	sp, #40	; 0x28
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b48:	f107 0314 	add.w	r3, r7, #20
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	601a      	str	r2, [r3, #0]
 8002b50:	605a      	str	r2, [r3, #4]
 8002b52:	609a      	str	r2, [r3, #8]
 8002b54:	60da      	str	r2, [r3, #12]
 8002b56:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a17      	ldr	r2, [pc, #92]	; (8002bbc <HAL_SPI_MspInit+0x7c>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d128      	bne.n	8002bb4 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002b62:	4b17      	ldr	r3, [pc, #92]	; (8002bc0 <HAL_SPI_MspInit+0x80>)
 8002b64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b66:	4a16      	ldr	r2, [pc, #88]	; (8002bc0 <HAL_SPI_MspInit+0x80>)
 8002b68:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002b6c:	6593      	str	r3, [r2, #88]	; 0x58
 8002b6e:	4b14      	ldr	r3, [pc, #80]	; (8002bc0 <HAL_SPI_MspInit+0x80>)
 8002b70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b72:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002b76:	613b      	str	r3, [r7, #16]
 8002b78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b7a:	4b11      	ldr	r3, [pc, #68]	; (8002bc0 <HAL_SPI_MspInit+0x80>)
 8002b7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b7e:	4a10      	ldr	r2, [pc, #64]	; (8002bc0 <HAL_SPI_MspInit+0x80>)
 8002b80:	f043 0304 	orr.w	r3, r3, #4
 8002b84:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b86:	4b0e      	ldr	r3, [pc, #56]	; (8002bc0 <HAL_SPI_MspInit+0x80>)
 8002b88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b8a:	f003 0304 	and.w	r3, r3, #4
 8002b8e:	60fb      	str	r3, [r7, #12]
 8002b90:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8002b92:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002b96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b98:	2302      	movs	r3, #2
 8002b9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002ba4:	2306      	movs	r3, #6
 8002ba6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ba8:	f107 0314 	add.w	r3, r7, #20
 8002bac:	4619      	mov	r1, r3
 8002bae:	4805      	ldr	r0, [pc, #20]	; (8002bc4 <HAL_SPI_MspInit+0x84>)
 8002bb0:	f003 fc44 	bl	800643c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002bb4:	bf00      	nop
 8002bb6:	3728      	adds	r7, #40	; 0x28
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd80      	pop	{r7, pc}
 8002bbc:	40003c00 	.word	0x40003c00
 8002bc0:	40021000 	.word	0x40021000
 8002bc4:	48000800 	.word	0x48000800

08002bc8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b08a      	sub	sp, #40	; 0x28
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bd0:	f107 0314 	add.w	r3, r7, #20
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	601a      	str	r2, [r3, #0]
 8002bd8:	605a      	str	r2, [r3, #4]
 8002bda:	609a      	str	r2, [r3, #8]
 8002bdc:	60da      	str	r2, [r3, #12]
 8002bde:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002be8:	d10c      	bne.n	8002c04 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002bea:	4b23      	ldr	r3, [pc, #140]	; (8002c78 <HAL_TIM_Base_MspInit+0xb0>)
 8002bec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bee:	4a22      	ldr	r2, [pc, #136]	; (8002c78 <HAL_TIM_Base_MspInit+0xb0>)
 8002bf0:	f043 0301 	orr.w	r3, r3, #1
 8002bf4:	6593      	str	r3, [r2, #88]	; 0x58
 8002bf6:	4b20      	ldr	r3, [pc, #128]	; (8002c78 <HAL_TIM_Base_MspInit+0xb0>)
 8002bf8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bfa:	f003 0301 	and.w	r3, r3, #1
 8002bfe:	613b      	str	r3, [r7, #16]
 8002c00:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 8002c02:	e035      	b.n	8002c70 <HAL_TIM_Base_MspInit+0xa8>
  else if(htim_base->Instance==TIM15)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a1c      	ldr	r2, [pc, #112]	; (8002c7c <HAL_TIM_Base_MspInit+0xb4>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d130      	bne.n	8002c70 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8002c0e:	4b1a      	ldr	r3, [pc, #104]	; (8002c78 <HAL_TIM_Base_MspInit+0xb0>)
 8002c10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c12:	4a19      	ldr	r2, [pc, #100]	; (8002c78 <HAL_TIM_Base_MspInit+0xb0>)
 8002c14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c18:	6613      	str	r3, [r2, #96]	; 0x60
 8002c1a:	4b17      	ldr	r3, [pc, #92]	; (8002c78 <HAL_TIM_Base_MspInit+0xb0>)
 8002c1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c1e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c22:	60fb      	str	r3, [r7, #12]
 8002c24:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c26:	4b14      	ldr	r3, [pc, #80]	; (8002c78 <HAL_TIM_Base_MspInit+0xb0>)
 8002c28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c2a:	4a13      	ldr	r2, [pc, #76]	; (8002c78 <HAL_TIM_Base_MspInit+0xb0>)
 8002c2c:	f043 0302 	orr.w	r3, r3, #2
 8002c30:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002c32:	4b11      	ldr	r3, [pc, #68]	; (8002c78 <HAL_TIM_Base_MspInit+0xb0>)
 8002c34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c36:	f003 0302 	and.w	r3, r3, #2
 8002c3a:	60bb      	str	r3, [r7, #8]
 8002c3c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002c3e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002c42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c44:	2302      	movs	r3, #2
 8002c46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM15;
 8002c50:	2301      	movs	r3, #1
 8002c52:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c54:	f107 0314 	add.w	r3, r7, #20
 8002c58:	4619      	mov	r1, r3
 8002c5a:	4809      	ldr	r0, [pc, #36]	; (8002c80 <HAL_TIM_Base_MspInit+0xb8>)
 8002c5c:	f003 fbee 	bl	800643c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8002c60:	2200      	movs	r2, #0
 8002c62:	2100      	movs	r1, #0
 8002c64:	2018      	movs	r0, #24
 8002c66:	f002 faa6 	bl	80051b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8002c6a:	2018      	movs	r0, #24
 8002c6c:	f002 fabd 	bl	80051ea <HAL_NVIC_EnableIRQ>
}
 8002c70:	bf00      	nop
 8002c72:	3728      	adds	r7, #40	; 0x28
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bd80      	pop	{r7, pc}
 8002c78:	40021000 	.word	0x40021000
 8002c7c:	40014000 	.word	0x40014000
 8002c80:	48000400 	.word	0x48000400

08002c84 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b088      	sub	sp, #32
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c8c:	f107 030c 	add.w	r3, r7, #12
 8002c90:	2200      	movs	r2, #0
 8002c92:	601a      	str	r2, [r3, #0]
 8002c94:	605a      	str	r2, [r3, #4]
 8002c96:	609a      	str	r2, [r3, #8]
 8002c98:	60da      	str	r2, [r3, #12]
 8002c9a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ca4:	d11d      	bne.n	8002ce2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ca6:	4b11      	ldr	r3, [pc, #68]	; (8002cec <HAL_TIM_MspPostInit+0x68>)
 8002ca8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002caa:	4a10      	ldr	r2, [pc, #64]	; (8002cec <HAL_TIM_MspPostInit+0x68>)
 8002cac:	f043 0301 	orr.w	r3, r3, #1
 8002cb0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002cb2:	4b0e      	ldr	r3, [pc, #56]	; (8002cec <HAL_TIM_MspPostInit+0x68>)
 8002cb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cb6:	f003 0301 	and.w	r3, r3, #1
 8002cba:	60bb      	str	r3, [r7, #8]
 8002cbc:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA10     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002cbe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002cc2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cc4:	2302      	movs	r3, #2
 8002cc6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cc8:	2300      	movs	r3, #0
 8002cca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM2;
 8002cd0:	230a      	movs	r3, #10
 8002cd2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cd4:	f107 030c 	add.w	r3, r7, #12
 8002cd8:	4619      	mov	r1, r3
 8002cda:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002cde:	f003 fbad 	bl	800643c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002ce2:	bf00      	nop
 8002ce4:	3720      	adds	r7, #32
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}
 8002cea:	bf00      	nop
 8002cec:	40021000 	.word	0x40021000

08002cf0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002cf4:	e7fe      	b.n	8002cf4 <NMI_Handler+0x4>

08002cf6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002cf6:	b480      	push	{r7}
 8002cf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002cfa:	e7fe      	b.n	8002cfa <HardFault_Handler+0x4>

08002cfc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d00:	e7fe      	b.n	8002d00 <MemManage_Handler+0x4>

08002d02 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d02:	b480      	push	{r7}
 8002d04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d06:	e7fe      	b.n	8002d06 <BusFault_Handler+0x4>

08002d08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d0c:	e7fe      	b.n	8002d0c <UsageFault_Handler+0x4>

08002d0e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002d0e:	b480      	push	{r7}
 8002d10:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002d12:	bf00      	nop
 8002d14:	46bd      	mov	sp, r7
 8002d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1a:	4770      	bx	lr

08002d1c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d20:	bf00      	nop
 8002d22:	46bd      	mov	sp, r7
 8002d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d28:	4770      	bx	lr

08002d2a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002d2a:	b480      	push	{r7}
 8002d2c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002d2e:	bf00      	nop
 8002d30:	46bd      	mov	sp, r7
 8002d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d36:	4770      	bx	lr

08002d38 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d3c:	f000 f8e4 	bl	8002f08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d40:	bf00      	nop
 8002d42:	bd80      	pop	{r7, pc}

08002d44 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002d48:	4802      	ldr	r0, [pc, #8]	; (8002d54 <DMA1_Channel1_IRQHandler+0x10>)
 8002d4a:	f002 fb8c 	bl	8005466 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002d4e:	bf00      	nop
 8002d50:	bd80      	pop	{r7, pc}
 8002d52:	bf00      	nop
 8002d54:	2000036c 	.word	0x2000036c

08002d58 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8002d5c:	4802      	ldr	r0, [pc, #8]	; (8002d68 <DMA1_Channel2_IRQHandler+0x10>)
 8002d5e:	f002 fb82 	bl	8005466 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002d62:	bf00      	nop
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	bf00      	nop
 8002d68:	200003cc 	.word	0x200003cc

08002d6c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002d70:	4803      	ldr	r0, [pc, #12]	; (8002d80 <ADC1_2_IRQHandler+0x14>)
 8002d72:	f000 ff39 	bl	8003be8 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8002d76:	4803      	ldr	r0, [pc, #12]	; (8002d84 <ADC1_2_IRQHandler+0x18>)
 8002d78:	f000 ff36 	bl	8003be8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8002d7c:	bf00      	nop
 8002d7e:	bd80      	pop	{r7, pc}
 8002d80:	20000294 	.word	0x20000294
 8002d84:	20000300 	.word	0x20000300

08002d88 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8002d8c:	4802      	ldr	r0, [pc, #8]	; (8002d98 <FDCAN1_IT0_IRQHandler+0x10>)
 8002d8e:	f003 f8cb 	bl	8005f28 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8002d92:	bf00      	nop
 8002d94:	bd80      	pop	{r7, pc}
 8002d96:	bf00      	nop
 8002d98:	2000042c 	.word	0x2000042c

08002d9c <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8002da0:	4802      	ldr	r0, [pc, #8]	; (8002dac <FDCAN1_IT1_IRQHandler+0x10>)
 8002da2:	f003 f8c1 	bl	8005f28 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 8002da6:	bf00      	nop
 8002da8:	bd80      	pop	{r7, pc}
 8002daa:	bf00      	nop
 8002dac:	2000042c 	.word	0x2000042c

08002db0 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim15);
 8002db4:	4802      	ldr	r0, [pc, #8]	; (8002dc0 <TIM1_BRK_TIM15_IRQHandler+0x10>)
 8002db6:	f006 fac9 	bl	800934c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8002dba:	bf00      	nop
 8002dbc:	bd80      	pop	{r7, pc}
 8002dbe:	bf00      	nop
 8002dc0:	200005cc 	.word	0x200005cc

08002dc4 <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8002dc8:	4802      	ldr	r0, [pc, #8]	; (8002dd4 <FDCAN2_IT0_IRQHandler+0x10>)
 8002dca:	f003 f8ad 	bl	8005f28 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 8002dce:	bf00      	nop
 8002dd0:	bd80      	pop	{r7, pc}
 8002dd2:	bf00      	nop
 8002dd4:	20000490 	.word	0x20000490

08002dd8 <FDCAN2_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 1.
  */
void FDCAN2_IT1_IRQHandler(void)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT1_IRQn 0 */

  /* USER CODE END FDCAN2_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8002ddc:	4802      	ldr	r0, [pc, #8]	; (8002de8 <FDCAN2_IT1_IRQHandler+0x10>)
 8002dde:	f003 f8a3 	bl	8005f28 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT1_IRQn 1 */

  /* USER CODE END FDCAN2_IT1_IRQn 1 */
}
 8002de2:	bf00      	nop
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	bf00      	nop
 8002de8:	20000490 	.word	0x20000490

08002dec <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002dec:	b480      	push	{r7}
 8002dee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002df0:	4b06      	ldr	r3, [pc, #24]	; (8002e0c <SystemInit+0x20>)
 8002df2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002df6:	4a05      	ldr	r2, [pc, #20]	; (8002e0c <SystemInit+0x20>)
 8002df8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002dfc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002e00:	bf00      	nop
 8002e02:	46bd      	mov	sp, r7
 8002e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e08:	4770      	bx	lr
 8002e0a:	bf00      	nop
 8002e0c:	e000ed00 	.word	0xe000ed00

08002e10 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002e10:	480d      	ldr	r0, [pc, #52]	; (8002e48 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002e12:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002e14:	480d      	ldr	r0, [pc, #52]	; (8002e4c <LoopForever+0x6>)
  ldr r1, =_edata
 8002e16:	490e      	ldr	r1, [pc, #56]	; (8002e50 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002e18:	4a0e      	ldr	r2, [pc, #56]	; (8002e54 <LoopForever+0xe>)
  movs r3, #0
 8002e1a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002e1c:	e002      	b.n	8002e24 <LoopCopyDataInit>

08002e1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e22:	3304      	adds	r3, #4

08002e24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e28:	d3f9      	bcc.n	8002e1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e2a:	4a0b      	ldr	r2, [pc, #44]	; (8002e58 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002e2c:	4c0b      	ldr	r4, [pc, #44]	; (8002e5c <LoopForever+0x16>)
  movs r3, #0
 8002e2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e30:	e001      	b.n	8002e36 <LoopFillZerobss>

08002e32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e34:	3204      	adds	r2, #4

08002e36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e38:	d3fb      	bcc.n	8002e32 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002e3a:	f7ff ffd7 	bl	8002dec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002e3e:	f007 fef9 	bl	800ac34 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002e42:	f7fe fecd 	bl	8001be0 <main>

08002e46 <LoopForever>:

LoopForever:
    b LoopForever
 8002e46:	e7fe      	b.n	8002e46 <LoopForever>
  ldr   r0, =_estack
 8002e48:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002e4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e50:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8002e54:	0800b0e4 	.word	0x0800b0e4
  ldr r2, =_sbss
 8002e58:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8002e5c:	20000834 	.word	0x20000834

08002e60 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002e60:	e7fe      	b.n	8002e60 <ADC3_IRQHandler>

08002e62 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e62:	b580      	push	{r7, lr}
 8002e64:	b082      	sub	sp, #8
 8002e66:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e6c:	2003      	movs	r0, #3
 8002e6e:	f002 f997 	bl	80051a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002e72:	2000      	movs	r0, #0
 8002e74:	f000 f80e 	bl	8002e94 <HAL_InitTick>
 8002e78:	4603      	mov	r3, r0
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d002      	beq.n	8002e84 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	71fb      	strb	r3, [r7, #7]
 8002e82:	e001      	b.n	8002e88 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002e84:	f7ff fc10 	bl	80026a8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002e88:	79fb      	ldrb	r3, [r7, #7]

}
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	3708      	adds	r7, #8
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}
	...

08002e94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b084      	sub	sp, #16
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002ea0:	4b16      	ldr	r3, [pc, #88]	; (8002efc <HAL_InitTick+0x68>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d022      	beq.n	8002eee <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002ea8:	4b15      	ldr	r3, [pc, #84]	; (8002f00 <HAL_InitTick+0x6c>)
 8002eaa:	681a      	ldr	r2, [r3, #0]
 8002eac:	4b13      	ldr	r3, [pc, #76]	; (8002efc <HAL_InitTick+0x68>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002eb4:	fbb1 f3f3 	udiv	r3, r1, r3
 8002eb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f002 f9a2 	bl	8005206 <HAL_SYSTICK_Config>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d10f      	bne.n	8002ee8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2b0f      	cmp	r3, #15
 8002ecc:	d809      	bhi.n	8002ee2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ece:	2200      	movs	r2, #0
 8002ed0:	6879      	ldr	r1, [r7, #4]
 8002ed2:	f04f 30ff 	mov.w	r0, #4294967295
 8002ed6:	f002 f96e 	bl	80051b6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002eda:	4a0a      	ldr	r2, [pc, #40]	; (8002f04 <HAL_InitTick+0x70>)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6013      	str	r3, [r2, #0]
 8002ee0:	e007      	b.n	8002ef2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	73fb      	strb	r3, [r7, #15]
 8002ee6:	e004      	b.n	8002ef2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	73fb      	strb	r3, [r7, #15]
 8002eec:	e001      	b.n	8002ef2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002ef2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	3710      	adds	r7, #16
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bd80      	pop	{r7, pc}
 8002efc:	2000000c 	.word	0x2000000c
 8002f00:	20000004 	.word	0x20000004
 8002f04:	20000008 	.word	0x20000008

08002f08 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f0c:	4b05      	ldr	r3, [pc, #20]	; (8002f24 <HAL_IncTick+0x1c>)
 8002f0e:	681a      	ldr	r2, [r3, #0]
 8002f10:	4b05      	ldr	r3, [pc, #20]	; (8002f28 <HAL_IncTick+0x20>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4413      	add	r3, r2
 8002f16:	4a03      	ldr	r2, [pc, #12]	; (8002f24 <HAL_IncTick+0x1c>)
 8002f18:	6013      	str	r3, [r2, #0]
}
 8002f1a:	bf00      	nop
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f22:	4770      	bx	lr
 8002f24:	20000830 	.word	0x20000830
 8002f28:	2000000c 	.word	0x2000000c

08002f2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	af00      	add	r7, sp, #0
  return uwTick;
 8002f30:	4b03      	ldr	r3, [pc, #12]	; (8002f40 <HAL_GetTick+0x14>)
 8002f32:	681b      	ldr	r3, [r3, #0]
}
 8002f34:	4618      	mov	r0, r3
 8002f36:	46bd      	mov	sp, r7
 8002f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3c:	4770      	bx	lr
 8002f3e:	bf00      	nop
 8002f40:	20000830 	.word	0x20000830

08002f44 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b084      	sub	sp, #16
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f4c:	f7ff ffee 	bl	8002f2c <HAL_GetTick>
 8002f50:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f5c:	d004      	beq.n	8002f68 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f5e:	4b09      	ldr	r3, [pc, #36]	; (8002f84 <HAL_Delay+0x40>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	68fa      	ldr	r2, [r7, #12]
 8002f64:	4413      	add	r3, r2
 8002f66:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002f68:	bf00      	nop
 8002f6a:	f7ff ffdf 	bl	8002f2c <HAL_GetTick>
 8002f6e:	4602      	mov	r2, r0
 8002f70:	68bb      	ldr	r3, [r7, #8]
 8002f72:	1ad3      	subs	r3, r2, r3
 8002f74:	68fa      	ldr	r2, [r7, #12]
 8002f76:	429a      	cmp	r2, r3
 8002f78:	d8f7      	bhi.n	8002f6a <HAL_Delay+0x26>
  {
  }
}
 8002f7a:	bf00      	nop
 8002f7c:	bf00      	nop
 8002f7e:	3710      	adds	r7, #16
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd80      	pop	{r7, pc}
 8002f84:	2000000c 	.word	0x2000000c

08002f88 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
  *            @arg SYSCFG_VREFBUF_VOLTAGE_SCALE2: VREFBUF_OUT around 2.9 V.
  *                                                This requires VDDA equal to or higher than 3.15 V.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	b083      	sub	sp, #12
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
 8002f90:	4b06      	ldr	r3, [pc, #24]	; (8002fac <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002f98:	4904      	ldr	r1, [pc, #16]	; (8002fac <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	600b      	str	r3, [r1, #0]
}
 8002fa0:	bf00      	nop
 8002fa2:	370c      	adds	r7, #12
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002faa:	4770      	bx	lr
 8002fac:	40010030 	.word	0x40010030

08002fb0 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE: VREF+ pin is internally connect to VREFINT output.
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE: VREF+ pin is high impedance.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b083      	sub	sp, #12
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 8002fb8:	4b06      	ldr	r3, [pc, #24]	; (8002fd4 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f023 0202 	bic.w	r2, r3, #2
 8002fc0:	4904      	ldr	r1, [pc, #16]	; (8002fd4 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	600b      	str	r3, [r1, #0]
}
 8002fc8:	bf00      	nop
 8002fca:	370c      	adds	r7, #12
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd2:	4770      	bx	lr
 8002fd4:	40010030 	.word	0x40010030

08002fd8 <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b082      	sub	sp, #8
 8002fdc:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8002fde:	4b0f      	ldr	r3, [pc, #60]	; (800301c <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4a0e      	ldr	r2, [pc, #56]	; (800301c <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8002fe4:	f043 0301 	orr.w	r3, r3, #1
 8002fe8:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002fea:	f7ff ff9f 	bl	8002f2c <HAL_GetTick>
 8002fee:	6078      	str	r0, [r7, #4]

  /* Wait for VRR bit  */
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0x00U)
 8002ff0:	e008      	b.n	8003004 <HAL_SYSCFG_EnableVREFBUF+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 8002ff2:	f7ff ff9b 	bl	8002f2c <HAL_GetTick>
 8002ff6:	4602      	mov	r2, r0
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	1ad3      	subs	r3, r2, r3
 8002ffc:	2b0a      	cmp	r3, #10
 8002ffe:	d901      	bls.n	8003004 <HAL_SYSCFG_EnableVREFBUF+0x2c>
    {
      return HAL_TIMEOUT;
 8003000:	2303      	movs	r3, #3
 8003002:	e006      	b.n	8003012 <HAL_SYSCFG_EnableVREFBUF+0x3a>
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0x00U)
 8003004:	4b05      	ldr	r3, [pc, #20]	; (800301c <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f003 0308 	and.w	r3, r3, #8
 800300c:	2b00      	cmp	r3, #0
 800300e:	d0f0      	beq.n	8002ff2 <HAL_SYSCFG_EnableVREFBUF+0x1a>
    }
  }

  return HAL_OK;
 8003010:	2300      	movs	r3, #0
}
 8003012:	4618      	mov	r0, r3
 8003014:	3708      	adds	r7, #8
 8003016:	46bd      	mov	sp, r7
 8003018:	bd80      	pop	{r7, pc}
 800301a:	bf00      	nop
 800301c:	40010030 	.word	0x40010030

08003020 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003020:	b480      	push	{r7}
 8003022:	b083      	sub	sp, #12
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
 8003028:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	689b      	ldr	r3, [r3, #8]
 800302e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	431a      	orrs	r2, r3
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	609a      	str	r2, [r3, #8]
}
 800303a:	bf00      	nop
 800303c:	370c      	adds	r7, #12
 800303e:	46bd      	mov	sp, r7
 8003040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003044:	4770      	bx	lr

08003046 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003046:	b480      	push	{r7}
 8003048:	b083      	sub	sp, #12
 800304a:	af00      	add	r7, sp, #0
 800304c:	6078      	str	r0, [r7, #4]
 800304e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	689b      	ldr	r3, [r3, #8]
 8003054:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	431a      	orrs	r2, r3
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	609a      	str	r2, [r3, #8]
}
 8003060:	bf00      	nop
 8003062:	370c      	adds	r7, #12
 8003064:	46bd      	mov	sp, r7
 8003066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306a:	4770      	bx	lr

0800306c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800306c:	b480      	push	{r7}
 800306e:	b083      	sub	sp, #12
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800307c:	4618      	mov	r0, r3
 800307e:	370c      	adds	r7, #12
 8003080:	46bd      	mov	sp, r7
 8003082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003086:	4770      	bx	lr

08003088 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003088:	b480      	push	{r7}
 800308a:	b087      	sub	sp, #28
 800308c:	af00      	add	r7, sp, #0
 800308e:	60f8      	str	r0, [r7, #12]
 8003090:	60b9      	str	r1, [r7, #8]
 8003092:	607a      	str	r2, [r7, #4]
 8003094:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	3360      	adds	r3, #96	; 0x60
 800309a:	461a      	mov	r2, r3
 800309c:	68bb      	ldr	r3, [r7, #8]
 800309e:	009b      	lsls	r3, r3, #2
 80030a0:	4413      	add	r3, r2
 80030a2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80030a4:	697b      	ldr	r3, [r7, #20]
 80030a6:	681a      	ldr	r2, [r3, #0]
 80030a8:	4b08      	ldr	r3, [pc, #32]	; (80030cc <LL_ADC_SetOffset+0x44>)
 80030aa:	4013      	ands	r3, r2
 80030ac:	687a      	ldr	r2, [r7, #4]
 80030ae:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80030b2:	683a      	ldr	r2, [r7, #0]
 80030b4:	430a      	orrs	r2, r1
 80030b6:	4313      	orrs	r3, r2
 80030b8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80030c0:	bf00      	nop
 80030c2:	371c      	adds	r7, #28
 80030c4:	46bd      	mov	sp, r7
 80030c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ca:	4770      	bx	lr
 80030cc:	03fff000 	.word	0x03fff000

080030d0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80030d0:	b480      	push	{r7}
 80030d2:	b085      	sub	sp, #20
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
 80030d8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	3360      	adds	r3, #96	; 0x60
 80030de:	461a      	mov	r2, r3
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	009b      	lsls	r3, r3, #2
 80030e4:	4413      	add	r3, r2
 80030e6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	3714      	adds	r7, #20
 80030f4:	46bd      	mov	sp, r7
 80030f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fa:	4770      	bx	lr

080030fc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80030fc:	b480      	push	{r7}
 80030fe:	b087      	sub	sp, #28
 8003100:	af00      	add	r7, sp, #0
 8003102:	60f8      	str	r0, [r7, #12]
 8003104:	60b9      	str	r1, [r7, #8]
 8003106:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	3360      	adds	r3, #96	; 0x60
 800310c:	461a      	mov	r2, r3
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	009b      	lsls	r3, r3, #2
 8003112:	4413      	add	r3, r2
 8003114:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003116:	697b      	ldr	r3, [r7, #20]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	431a      	orrs	r2, r3
 8003122:	697b      	ldr	r3, [r7, #20]
 8003124:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003126:	bf00      	nop
 8003128:	371c      	adds	r7, #28
 800312a:	46bd      	mov	sp, r7
 800312c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003130:	4770      	bx	lr

08003132 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8003132:	b480      	push	{r7}
 8003134:	b087      	sub	sp, #28
 8003136:	af00      	add	r7, sp, #0
 8003138:	60f8      	str	r0, [r7, #12]
 800313a:	60b9      	str	r1, [r7, #8]
 800313c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	3360      	adds	r3, #96	; 0x60
 8003142:	461a      	mov	r2, r3
 8003144:	68bb      	ldr	r3, [r7, #8]
 8003146:	009b      	lsls	r3, r3, #2
 8003148:	4413      	add	r3, r2
 800314a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	431a      	orrs	r2, r3
 8003158:	697b      	ldr	r3, [r7, #20]
 800315a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800315c:	bf00      	nop
 800315e:	371c      	adds	r7, #28
 8003160:	46bd      	mov	sp, r7
 8003162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003166:	4770      	bx	lr

08003168 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8003168:	b480      	push	{r7}
 800316a:	b087      	sub	sp, #28
 800316c:	af00      	add	r7, sp, #0
 800316e:	60f8      	str	r0, [r7, #12]
 8003170:	60b9      	str	r1, [r7, #8]
 8003172:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	3360      	adds	r3, #96	; 0x60
 8003178:	461a      	mov	r2, r3
 800317a:	68bb      	ldr	r3, [r7, #8]
 800317c:	009b      	lsls	r3, r3, #2
 800317e:	4413      	add	r3, r2
 8003180:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003182:	697b      	ldr	r3, [r7, #20]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	431a      	orrs	r2, r3
 800318e:	697b      	ldr	r3, [r7, #20]
 8003190:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8003192:	bf00      	nop
 8003194:	371c      	adds	r7, #28
 8003196:	46bd      	mov	sp, r7
 8003198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319c:	4770      	bx	lr

0800319e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800319e:	b480      	push	{r7}
 80031a0:	b083      	sub	sp, #12
 80031a2:	af00      	add	r7, sp, #0
 80031a4:	6078      	str	r0, [r7, #4]
 80031a6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	695b      	ldr	r3, [r3, #20]
 80031ac:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	431a      	orrs	r2, r3
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	615a      	str	r2, [r3, #20]
}
 80031b8:	bf00      	nop
 80031ba:	370c      	adds	r7, #12
 80031bc:	46bd      	mov	sp, r7
 80031be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c2:	4770      	bx	lr

080031c4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80031c4:	b480      	push	{r7}
 80031c6:	b083      	sub	sp, #12
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	68db      	ldr	r3, [r3, #12]
 80031d0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d101      	bne.n	80031dc <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80031d8:	2301      	movs	r3, #1
 80031da:	e000      	b.n	80031de <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80031dc:	2300      	movs	r3, #0
}
 80031de:	4618      	mov	r0, r3
 80031e0:	370c      	adds	r7, #12
 80031e2:	46bd      	mov	sp, r7
 80031e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e8:	4770      	bx	lr

080031ea <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80031ea:	b480      	push	{r7}
 80031ec:	b087      	sub	sp, #28
 80031ee:	af00      	add	r7, sp, #0
 80031f0:	60f8      	str	r0, [r7, #12]
 80031f2:	60b9      	str	r1, [r7, #8]
 80031f4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	3330      	adds	r3, #48	; 0x30
 80031fa:	461a      	mov	r2, r3
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	0a1b      	lsrs	r3, r3, #8
 8003200:	009b      	lsls	r3, r3, #2
 8003202:	f003 030c 	and.w	r3, r3, #12
 8003206:	4413      	add	r3, r2
 8003208:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800320a:	697b      	ldr	r3, [r7, #20]
 800320c:	681a      	ldr	r2, [r3, #0]
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	f003 031f 	and.w	r3, r3, #31
 8003214:	211f      	movs	r1, #31
 8003216:	fa01 f303 	lsl.w	r3, r1, r3
 800321a:	43db      	mvns	r3, r3
 800321c:	401a      	ands	r2, r3
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	0e9b      	lsrs	r3, r3, #26
 8003222:	f003 011f 	and.w	r1, r3, #31
 8003226:	68bb      	ldr	r3, [r7, #8]
 8003228:	f003 031f 	and.w	r3, r3, #31
 800322c:	fa01 f303 	lsl.w	r3, r1, r3
 8003230:	431a      	orrs	r2, r3
 8003232:	697b      	ldr	r3, [r7, #20]
 8003234:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003236:	bf00      	nop
 8003238:	371c      	adds	r7, #28
 800323a:	46bd      	mov	sp, r7
 800323c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003240:	4770      	bx	lr

08003242 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003242:	b480      	push	{r7}
 8003244:	b083      	sub	sp, #12
 8003246:	af00      	add	r7, sp, #0
 8003248:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800324e:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8003252:	2b00      	cmp	r3, #0
 8003254:	d101      	bne.n	800325a <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8003256:	2301      	movs	r3, #1
 8003258:	e000      	b.n	800325c <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800325a:	2300      	movs	r3, #0
}
 800325c:	4618      	mov	r0, r3
 800325e:	370c      	adds	r7, #12
 8003260:	46bd      	mov	sp, r7
 8003262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003266:	4770      	bx	lr

08003268 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003268:	b480      	push	{r7}
 800326a:	b087      	sub	sp, #28
 800326c:	af00      	add	r7, sp, #0
 800326e:	60f8      	str	r0, [r7, #12]
 8003270:	60b9      	str	r1, [r7, #8]
 8003272:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	3314      	adds	r3, #20
 8003278:	461a      	mov	r2, r3
 800327a:	68bb      	ldr	r3, [r7, #8]
 800327c:	0e5b      	lsrs	r3, r3, #25
 800327e:	009b      	lsls	r3, r3, #2
 8003280:	f003 0304 	and.w	r3, r3, #4
 8003284:	4413      	add	r3, r2
 8003286:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003288:	697b      	ldr	r3, [r7, #20]
 800328a:	681a      	ldr	r2, [r3, #0]
 800328c:	68bb      	ldr	r3, [r7, #8]
 800328e:	0d1b      	lsrs	r3, r3, #20
 8003290:	f003 031f 	and.w	r3, r3, #31
 8003294:	2107      	movs	r1, #7
 8003296:	fa01 f303 	lsl.w	r3, r1, r3
 800329a:	43db      	mvns	r3, r3
 800329c:	401a      	ands	r2, r3
 800329e:	68bb      	ldr	r3, [r7, #8]
 80032a0:	0d1b      	lsrs	r3, r3, #20
 80032a2:	f003 031f 	and.w	r3, r3, #31
 80032a6:	6879      	ldr	r1, [r7, #4]
 80032a8:	fa01 f303 	lsl.w	r3, r1, r3
 80032ac:	431a      	orrs	r2, r3
 80032ae:	697b      	ldr	r3, [r7, #20]
 80032b0:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80032b2:	bf00      	nop
 80032b4:	371c      	adds	r7, #28
 80032b6:	46bd      	mov	sp, r7
 80032b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032bc:	4770      	bx	lr
	...

080032c0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80032c0:	b480      	push	{r7}
 80032c2:	b085      	sub	sp, #20
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	60f8      	str	r0, [r7, #12]
 80032c8:	60b9      	str	r1, [r7, #8]
 80032ca:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	4a0f      	ldr	r2, [pc, #60]	; (800330c <LL_ADC_SetChannelSingleDiff+0x4c>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d10a      	bne.n	80032ea <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80032da:	68bb      	ldr	r3, [r7, #8]
 80032dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032e0:	431a      	orrs	r2, r3
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 80032e8:	e00a      	b.n	8003300 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80032f0:	68bb      	ldr	r3, [r7, #8]
 80032f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032f6:	43db      	mvns	r3, r3
 80032f8:	401a      	ands	r2, r3
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8003300:	bf00      	nop
 8003302:	3714      	adds	r7, #20
 8003304:	46bd      	mov	sp, r7
 8003306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330a:	4770      	bx	lr
 800330c:	407f0000 	.word	0x407f0000

08003310 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003310:	b480      	push	{r7}
 8003312:	b083      	sub	sp, #12
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	689b      	ldr	r3, [r3, #8]
 800331c:	f003 031f 	and.w	r3, r3, #31
}
 8003320:	4618      	mov	r0, r3
 8003322:	370c      	adds	r7, #12
 8003324:	46bd      	mov	sp, r7
 8003326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332a:	4770      	bx	lr

0800332c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800332c:	b480      	push	{r7}
 800332e:	b083      	sub	sp, #12
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	689b      	ldr	r3, [r3, #8]
 8003338:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 800333c:	4618      	mov	r0, r3
 800333e:	370c      	adds	r7, #12
 8003340:	46bd      	mov	sp, r7
 8003342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003346:	4770      	bx	lr

08003348 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003348:	b480      	push	{r7}
 800334a:	b083      	sub	sp, #12
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	689b      	ldr	r3, [r3, #8]
 8003354:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8003358:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800335c:	687a      	ldr	r2, [r7, #4]
 800335e:	6093      	str	r3, [r2, #8]
}
 8003360:	bf00      	nop
 8003362:	370c      	adds	r7, #12
 8003364:	46bd      	mov	sp, r7
 8003366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336a:	4770      	bx	lr

0800336c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 800336c:	b480      	push	{r7}
 800336e:	b083      	sub	sp, #12
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	689b      	ldr	r3, [r3, #8]
 8003378:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800337c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003380:	d101      	bne.n	8003386 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003382:	2301      	movs	r3, #1
 8003384:	e000      	b.n	8003388 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003386:	2300      	movs	r3, #0
}
 8003388:	4618      	mov	r0, r3
 800338a:	370c      	adds	r7, #12
 800338c:	46bd      	mov	sp, r7
 800338e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003392:	4770      	bx	lr

08003394 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003394:	b480      	push	{r7}
 8003396:	b083      	sub	sp, #12
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	689b      	ldr	r3, [r3, #8]
 80033a0:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80033a4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80033a8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80033b0:	bf00      	nop
 80033b2:	370c      	adds	r7, #12
 80033b4:	46bd      	mov	sp, r7
 80033b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ba:	4770      	bx	lr

080033bc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80033bc:	b480      	push	{r7}
 80033be:	b083      	sub	sp, #12
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	689b      	ldr	r3, [r3, #8]
 80033c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033cc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80033d0:	d101      	bne.n	80033d6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80033d2:	2301      	movs	r3, #1
 80033d4:	e000      	b.n	80033d8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80033d6:	2300      	movs	r3, #0
}
 80033d8:	4618      	mov	r0, r3
 80033da:	370c      	adds	r7, #12
 80033dc:	46bd      	mov	sp, r7
 80033de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e2:	4770      	bx	lr

080033e4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80033e4:	b480      	push	{r7}
 80033e6:	b083      	sub	sp, #12
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	689b      	ldr	r3, [r3, #8]
 80033f0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80033f4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80033f8:	f043 0201 	orr.w	r2, r3, #1
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003400:	bf00      	nop
 8003402:	370c      	adds	r7, #12
 8003404:	46bd      	mov	sp, r7
 8003406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340a:	4770      	bx	lr

0800340c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800340c:	b480      	push	{r7}
 800340e:	b083      	sub	sp, #12
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	689b      	ldr	r3, [r3, #8]
 8003418:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800341c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003420:	f043 0202 	orr.w	r2, r3, #2
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003428:	bf00      	nop
 800342a:	370c      	adds	r7, #12
 800342c:	46bd      	mov	sp, r7
 800342e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003432:	4770      	bx	lr

08003434 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003434:	b480      	push	{r7}
 8003436:	b083      	sub	sp, #12
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	689b      	ldr	r3, [r3, #8]
 8003440:	f003 0301 	and.w	r3, r3, #1
 8003444:	2b01      	cmp	r3, #1
 8003446:	d101      	bne.n	800344c <LL_ADC_IsEnabled+0x18>
 8003448:	2301      	movs	r3, #1
 800344a:	e000      	b.n	800344e <LL_ADC_IsEnabled+0x1a>
 800344c:	2300      	movs	r3, #0
}
 800344e:	4618      	mov	r0, r3
 8003450:	370c      	adds	r7, #12
 8003452:	46bd      	mov	sp, r7
 8003454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003458:	4770      	bx	lr

0800345a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 800345a:	b480      	push	{r7}
 800345c:	b083      	sub	sp, #12
 800345e:	af00      	add	r7, sp, #0
 8003460:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	689b      	ldr	r3, [r3, #8]
 8003466:	f003 0302 	and.w	r3, r3, #2
 800346a:	2b02      	cmp	r3, #2
 800346c:	d101      	bne.n	8003472 <LL_ADC_IsDisableOngoing+0x18>
 800346e:	2301      	movs	r3, #1
 8003470:	e000      	b.n	8003474 <LL_ADC_IsDisableOngoing+0x1a>
 8003472:	2300      	movs	r3, #0
}
 8003474:	4618      	mov	r0, r3
 8003476:	370c      	adds	r7, #12
 8003478:	46bd      	mov	sp, r7
 800347a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347e:	4770      	bx	lr

08003480 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003480:	b480      	push	{r7}
 8003482:	b083      	sub	sp, #12
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	689b      	ldr	r3, [r3, #8]
 800348c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003490:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003494:	f043 0204 	orr.w	r2, r3, #4
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800349c:	bf00      	nop
 800349e:	370c      	adds	r7, #12
 80034a0:	46bd      	mov	sp, r7
 80034a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a6:	4770      	bx	lr

080034a8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80034a8:	b480      	push	{r7}
 80034aa:	b083      	sub	sp, #12
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	689b      	ldr	r3, [r3, #8]
 80034b4:	f003 0304 	and.w	r3, r3, #4
 80034b8:	2b04      	cmp	r3, #4
 80034ba:	d101      	bne.n	80034c0 <LL_ADC_REG_IsConversionOngoing+0x18>
 80034bc:	2301      	movs	r3, #1
 80034be:	e000      	b.n	80034c2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80034c0:	2300      	movs	r3, #0
}
 80034c2:	4618      	mov	r0, r3
 80034c4:	370c      	adds	r7, #12
 80034c6:	46bd      	mov	sp, r7
 80034c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034cc:	4770      	bx	lr

080034ce <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80034ce:	b480      	push	{r7}
 80034d0:	b083      	sub	sp, #12
 80034d2:	af00      	add	r7, sp, #0
 80034d4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	689b      	ldr	r3, [r3, #8]
 80034da:	f003 0308 	and.w	r3, r3, #8
 80034de:	2b08      	cmp	r3, #8
 80034e0:	d101      	bne.n	80034e6 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80034e2:	2301      	movs	r3, #1
 80034e4:	e000      	b.n	80034e8 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80034e6:	2300      	movs	r3, #0
}
 80034e8:	4618      	mov	r0, r3
 80034ea:	370c      	adds	r7, #12
 80034ec:	46bd      	mov	sp, r7
 80034ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f2:	4770      	bx	lr

080034f4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80034f4:	b590      	push	{r4, r7, lr}
 80034f6:	b089      	sub	sp, #36	; 0x24
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80034fc:	2300      	movs	r3, #0
 80034fe:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003500:	2300      	movs	r3, #0
 8003502:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d101      	bne.n	800350e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800350a:	2301      	movs	r3, #1
 800350c:	e1af      	b.n	800386e <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	695b      	ldr	r3, [r3, #20]
 8003512:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003518:	2b00      	cmp	r3, #0
 800351a:	d109      	bne.n	8003530 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800351c:	6878      	ldr	r0, [r7, #4]
 800351e:	f7ff f8ef 	bl	8002700 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2200      	movs	r2, #0
 8003526:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2200      	movs	r2, #0
 800352c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4618      	mov	r0, r3
 8003536:	f7ff ff19 	bl	800336c <LL_ADC_IsDeepPowerDownEnabled>
 800353a:	4603      	mov	r3, r0
 800353c:	2b00      	cmp	r3, #0
 800353e:	d004      	beq.n	800354a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4618      	mov	r0, r3
 8003546:	f7ff feff 	bl	8003348 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4618      	mov	r0, r3
 8003550:	f7ff ff34 	bl	80033bc <LL_ADC_IsInternalRegulatorEnabled>
 8003554:	4603      	mov	r3, r0
 8003556:	2b00      	cmp	r3, #0
 8003558:	d115      	bne.n	8003586 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4618      	mov	r0, r3
 8003560:	f7ff ff18 	bl	8003394 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003564:	4b9f      	ldr	r3, [pc, #636]	; (80037e4 <HAL_ADC_Init+0x2f0>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	099b      	lsrs	r3, r3, #6
 800356a:	4a9f      	ldr	r2, [pc, #636]	; (80037e8 <HAL_ADC_Init+0x2f4>)
 800356c:	fba2 2303 	umull	r2, r3, r2, r3
 8003570:	099b      	lsrs	r3, r3, #6
 8003572:	3301      	adds	r3, #1
 8003574:	005b      	lsls	r3, r3, #1
 8003576:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003578:	e002      	b.n	8003580 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800357a:	68bb      	ldr	r3, [r7, #8]
 800357c:	3b01      	subs	r3, #1
 800357e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003580:	68bb      	ldr	r3, [r7, #8]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d1f9      	bne.n	800357a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	4618      	mov	r0, r3
 800358c:	f7ff ff16 	bl	80033bc <LL_ADC_IsInternalRegulatorEnabled>
 8003590:	4603      	mov	r3, r0
 8003592:	2b00      	cmp	r3, #0
 8003594:	d10d      	bne.n	80035b2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800359a:	f043 0210 	orr.w	r2, r3, #16
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035a6:	f043 0201 	orr.w	r2, r3, #1
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4618      	mov	r0, r3
 80035b8:	f7ff ff76 	bl	80034a8 <LL_ADC_REG_IsConversionOngoing>
 80035bc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035c2:	f003 0310 	and.w	r3, r3, #16
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	f040 8148 	bne.w	800385c <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80035cc:	697b      	ldr	r3, [r7, #20]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	f040 8144 	bne.w	800385c <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035d8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80035dc:	f043 0202 	orr.w	r2, r3, #2
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4618      	mov	r0, r3
 80035ea:	f7ff ff23 	bl	8003434 <LL_ADC_IsEnabled>
 80035ee:	4603      	mov	r3, r0
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d141      	bne.n	8003678 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80035fc:	d004      	beq.n	8003608 <HAL_ADC_Init+0x114>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4a7a      	ldr	r2, [pc, #488]	; (80037ec <HAL_ADC_Init+0x2f8>)
 8003604:	4293      	cmp	r3, r2
 8003606:	d10f      	bne.n	8003628 <HAL_ADC_Init+0x134>
 8003608:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800360c:	f7ff ff12 	bl	8003434 <LL_ADC_IsEnabled>
 8003610:	4604      	mov	r4, r0
 8003612:	4876      	ldr	r0, [pc, #472]	; (80037ec <HAL_ADC_Init+0x2f8>)
 8003614:	f7ff ff0e 	bl	8003434 <LL_ADC_IsEnabled>
 8003618:	4603      	mov	r3, r0
 800361a:	4323      	orrs	r3, r4
 800361c:	2b00      	cmp	r3, #0
 800361e:	bf0c      	ite	eq
 8003620:	2301      	moveq	r3, #1
 8003622:	2300      	movne	r3, #0
 8003624:	b2db      	uxtb	r3, r3
 8003626:	e012      	b.n	800364e <HAL_ADC_Init+0x15a>
 8003628:	4871      	ldr	r0, [pc, #452]	; (80037f0 <HAL_ADC_Init+0x2fc>)
 800362a:	f7ff ff03 	bl	8003434 <LL_ADC_IsEnabled>
 800362e:	4604      	mov	r4, r0
 8003630:	4870      	ldr	r0, [pc, #448]	; (80037f4 <HAL_ADC_Init+0x300>)
 8003632:	f7ff feff 	bl	8003434 <LL_ADC_IsEnabled>
 8003636:	4603      	mov	r3, r0
 8003638:	431c      	orrs	r4, r3
 800363a:	486f      	ldr	r0, [pc, #444]	; (80037f8 <HAL_ADC_Init+0x304>)
 800363c:	f7ff fefa 	bl	8003434 <LL_ADC_IsEnabled>
 8003640:	4603      	mov	r3, r0
 8003642:	4323      	orrs	r3, r4
 8003644:	2b00      	cmp	r3, #0
 8003646:	bf0c      	ite	eq
 8003648:	2301      	moveq	r3, #1
 800364a:	2300      	movne	r3, #0
 800364c:	b2db      	uxtb	r3, r3
 800364e:	2b00      	cmp	r3, #0
 8003650:	d012      	beq.n	8003678 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800365a:	d004      	beq.n	8003666 <HAL_ADC_Init+0x172>
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4a62      	ldr	r2, [pc, #392]	; (80037ec <HAL_ADC_Init+0x2f8>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d101      	bne.n	800366a <HAL_ADC_Init+0x176>
 8003666:	4a65      	ldr	r2, [pc, #404]	; (80037fc <HAL_ADC_Init+0x308>)
 8003668:	e000      	b.n	800366c <HAL_ADC_Init+0x178>
 800366a:	4a65      	ldr	r2, [pc, #404]	; (8003800 <HAL_ADC_Init+0x30c>)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	4619      	mov	r1, r3
 8003672:	4610      	mov	r0, r2
 8003674:	f7ff fcd4 	bl	8003020 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	7f5b      	ldrb	r3, [r3, #29]
 800367c:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003682:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8003688:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800368e:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003696:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003698:	4313      	orrs	r3, r2
 800369a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80036a2:	2b01      	cmp	r3, #1
 80036a4:	d106      	bne.n	80036b4 <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036aa:	3b01      	subs	r3, #1
 80036ac:	045b      	lsls	r3, r3, #17
 80036ae:	69ba      	ldr	r2, [r7, #24]
 80036b0:	4313      	orrs	r3, r2
 80036b2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d009      	beq.n	80036d0 <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036c0:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036c8:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80036ca:	69ba      	ldr	r2, [r7, #24]
 80036cc:	4313      	orrs	r3, r2
 80036ce:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	68da      	ldr	r2, [r3, #12]
 80036d6:	4b4b      	ldr	r3, [pc, #300]	; (8003804 <HAL_ADC_Init+0x310>)
 80036d8:	4013      	ands	r3, r2
 80036da:	687a      	ldr	r2, [r7, #4]
 80036dc:	6812      	ldr	r2, [r2, #0]
 80036de:	69b9      	ldr	r1, [r7, #24]
 80036e0:	430b      	orrs	r3, r1
 80036e2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	691b      	ldr	r3, [r3, #16]
 80036ea:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	430a      	orrs	r2, r1
 80036f8:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4618      	mov	r0, r3
 8003700:	f7ff fed2 	bl	80034a8 <LL_ADC_REG_IsConversionOngoing>
 8003704:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4618      	mov	r0, r3
 800370c:	f7ff fedf 	bl	80034ce <LL_ADC_INJ_IsConversionOngoing>
 8003710:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d17f      	bne.n	8003818 <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d17c      	bne.n	8003818 <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003722:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800372a:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800372c:	4313      	orrs	r3, r2
 800372e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	68db      	ldr	r3, [r3, #12]
 8003736:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800373a:	f023 0302 	bic.w	r3, r3, #2
 800373e:	687a      	ldr	r2, [r7, #4]
 8003740:	6812      	ldr	r2, [r2, #0]
 8003742:	69b9      	ldr	r1, [r7, #24]
 8003744:	430b      	orrs	r3, r1
 8003746:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	691b      	ldr	r3, [r3, #16]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d017      	beq.n	8003780 <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	691a      	ldr	r2, [r3, #16]
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800375e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003768:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800376c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003770:	687a      	ldr	r2, [r7, #4]
 8003772:	6911      	ldr	r1, [r2, #16]
 8003774:	687a      	ldr	r2, [r7, #4]
 8003776:	6812      	ldr	r2, [r2, #0]
 8003778:	430b      	orrs	r3, r1
 800377a:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 800377e:	e013      	b.n	80037a8 <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	691a      	ldr	r2, [r3, #16]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800378e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003798:	687a      	ldr	r2, [r7, #4]
 800379a:	6812      	ldr	r2, [r2, #0]
 800379c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80037a0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80037a4:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80037ae:	2b01      	cmp	r3, #1
 80037b0:	d12a      	bne.n	8003808 <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	691b      	ldr	r3, [r3, #16]
 80037b8:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80037bc:	f023 0304 	bic.w	r3, r3, #4
 80037c0:	687a      	ldr	r2, [r7, #4]
 80037c2:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80037c4:	687a      	ldr	r2, [r7, #4]
 80037c6:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80037c8:	4311      	orrs	r1, r2
 80037ca:	687a      	ldr	r2, [r7, #4]
 80037cc:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80037ce:	4311      	orrs	r1, r2
 80037d0:	687a      	ldr	r2, [r7, #4]
 80037d2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80037d4:	430a      	orrs	r2, r1
 80037d6:	431a      	orrs	r2, r3
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f042 0201 	orr.w	r2, r2, #1
 80037e0:	611a      	str	r2, [r3, #16]
 80037e2:	e019      	b.n	8003818 <HAL_ADC_Init+0x324>
 80037e4:	20000004 	.word	0x20000004
 80037e8:	053e2d63 	.word	0x053e2d63
 80037ec:	50000100 	.word	0x50000100
 80037f0:	50000400 	.word	0x50000400
 80037f4:	50000500 	.word	0x50000500
 80037f8:	50000600 	.word	0x50000600
 80037fc:	50000300 	.word	0x50000300
 8003800:	50000700 	.word	0x50000700
 8003804:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	691a      	ldr	r2, [r3, #16]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f022 0201 	bic.w	r2, r2, #1
 8003816:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	695b      	ldr	r3, [r3, #20]
 800381c:	2b01      	cmp	r3, #1
 800381e:	d10c      	bne.n	800383a <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003826:	f023 010f 	bic.w	r1, r3, #15
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6a1b      	ldr	r3, [r3, #32]
 800382e:	1e5a      	subs	r2, r3, #1
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	430a      	orrs	r2, r1
 8003836:	631a      	str	r2, [r3, #48]	; 0x30
 8003838:	e007      	b.n	800384a <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f022 020f 	bic.w	r2, r2, #15
 8003848:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800384e:	f023 0303 	bic.w	r3, r3, #3
 8003852:	f043 0201 	orr.w	r2, r3, #1
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	65da      	str	r2, [r3, #92]	; 0x5c
 800385a:	e007      	b.n	800386c <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003860:	f043 0210 	orr.w	r2, r3, #16
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003868:	2301      	movs	r3, #1
 800386a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800386c:	7ffb      	ldrb	r3, [r7, #31]
}
 800386e:	4618      	mov	r0, r3
 8003870:	3724      	adds	r7, #36	; 0x24
 8003872:	46bd      	mov	sp, r7
 8003874:	bd90      	pop	{r4, r7, pc}
 8003876:	bf00      	nop

08003878 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b086      	sub	sp, #24
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003888:	d004      	beq.n	8003894 <HAL_ADC_Start+0x1c>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4a67      	ldr	r2, [pc, #412]	; (8003a2c <HAL_ADC_Start+0x1b4>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d101      	bne.n	8003898 <HAL_ADC_Start+0x20>
 8003894:	4b66      	ldr	r3, [pc, #408]	; (8003a30 <HAL_ADC_Start+0x1b8>)
 8003896:	e000      	b.n	800389a <HAL_ADC_Start+0x22>
 8003898:	4b66      	ldr	r3, [pc, #408]	; (8003a34 <HAL_ADC_Start+0x1bc>)
 800389a:	4618      	mov	r0, r3
 800389c:	f7ff fd38 	bl	8003310 <LL_ADC_GetMultimode>
 80038a0:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4618      	mov	r0, r3
 80038a8:	f7ff fdfe 	bl	80034a8 <LL_ADC_REG_IsConversionOngoing>
 80038ac:	4603      	mov	r3, r0
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	f040 80b4 	bne.w	8003a1c <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80038ba:	2b01      	cmp	r3, #1
 80038bc:	d101      	bne.n	80038c2 <HAL_ADC_Start+0x4a>
 80038be:	2302      	movs	r3, #2
 80038c0:	e0af      	b.n	8003a22 <HAL_ADC_Start+0x1aa>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2201      	movs	r2, #1
 80038c6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80038ca:	6878      	ldr	r0, [r7, #4]
 80038cc:	f001 f854 	bl	8004978 <ADC_Enable>
 80038d0:	4603      	mov	r3, r0
 80038d2:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80038d4:	7dfb      	ldrb	r3, [r7, #23]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	f040 809b 	bne.w	8003a12 <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038e0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80038e4:	f023 0301 	bic.w	r3, r3, #1
 80038e8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4a4d      	ldr	r2, [pc, #308]	; (8003a2c <HAL_ADC_Start+0x1b4>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d009      	beq.n	800390e <HAL_ADC_Start+0x96>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4a4e      	ldr	r2, [pc, #312]	; (8003a38 <HAL_ADC_Start+0x1c0>)
 8003900:	4293      	cmp	r3, r2
 8003902:	d002      	beq.n	800390a <HAL_ADC_Start+0x92>
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	e003      	b.n	8003912 <HAL_ADC_Start+0x9a>
 800390a:	4b4c      	ldr	r3, [pc, #304]	; (8003a3c <HAL_ADC_Start+0x1c4>)
 800390c:	e001      	b.n	8003912 <HAL_ADC_Start+0x9a>
 800390e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003912:	687a      	ldr	r2, [r7, #4]
 8003914:	6812      	ldr	r2, [r2, #0]
 8003916:	4293      	cmp	r3, r2
 8003918:	d002      	beq.n	8003920 <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d105      	bne.n	800392c <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003924:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	65da      	str	r2, [r3, #92]	; 0x5c
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003930:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003934:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003938:	d106      	bne.n	8003948 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800393e:	f023 0206 	bic.w	r2, r3, #6
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	661a      	str	r2, [r3, #96]	; 0x60
 8003946:	e002      	b.n	800394e <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2200      	movs	r2, #0
 800394c:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	221c      	movs	r2, #28
 8003954:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2200      	movs	r2, #0
 800395a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4a32      	ldr	r2, [pc, #200]	; (8003a2c <HAL_ADC_Start+0x1b4>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d009      	beq.n	800397c <HAL_ADC_Start+0x104>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4a32      	ldr	r2, [pc, #200]	; (8003a38 <HAL_ADC_Start+0x1c0>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d002      	beq.n	8003978 <HAL_ADC_Start+0x100>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	e003      	b.n	8003980 <HAL_ADC_Start+0x108>
 8003978:	4b30      	ldr	r3, [pc, #192]	; (8003a3c <HAL_ADC_Start+0x1c4>)
 800397a:	e001      	b.n	8003980 <HAL_ADC_Start+0x108>
 800397c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003980:	687a      	ldr	r2, [r7, #4]
 8003982:	6812      	ldr	r2, [r2, #0]
 8003984:	4293      	cmp	r3, r2
 8003986:	d008      	beq.n	800399a <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d005      	beq.n	800399a <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	2b05      	cmp	r3, #5
 8003992:	d002      	beq.n	800399a <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003994:	693b      	ldr	r3, [r7, #16]
 8003996:	2b09      	cmp	r3, #9
 8003998:	d114      	bne.n	80039c4 <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	68db      	ldr	r3, [r3, #12]
 80039a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d007      	beq.n	80039b8 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039ac:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80039b0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4618      	mov	r0, r3
 80039be:	f7ff fd5f 	bl	8003480 <LL_ADC_REG_StartConversion>
 80039c2:	e02d      	b.n	8003a20 <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039c8:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	65da      	str	r2, [r3, #92]	; 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4a15      	ldr	r2, [pc, #84]	; (8003a2c <HAL_ADC_Start+0x1b4>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d009      	beq.n	80039ee <HAL_ADC_Start+0x176>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4a16      	ldr	r2, [pc, #88]	; (8003a38 <HAL_ADC_Start+0x1c0>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d002      	beq.n	80039ea <HAL_ADC_Start+0x172>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	e003      	b.n	80039f2 <HAL_ADC_Start+0x17a>
 80039ea:	4b14      	ldr	r3, [pc, #80]	; (8003a3c <HAL_ADC_Start+0x1c4>)
 80039ec:	e001      	b.n	80039f2 <HAL_ADC_Start+0x17a>
 80039ee:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80039f2:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	68db      	ldr	r3, [r3, #12]
 80039f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d00f      	beq.n	8003a20 <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a04:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003a08:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	65da      	str	r2, [r3, #92]	; 0x5c
 8003a10:	e006      	b.n	8003a20 <HAL_ADC_Start+0x1a8>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2200      	movs	r2, #0
 8003a16:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8003a1a:	e001      	b.n	8003a20 <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003a1c:	2302      	movs	r3, #2
 8003a1e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003a20:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a22:	4618      	mov	r0, r3
 8003a24:	3718      	adds	r7, #24
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}
 8003a2a:	bf00      	nop
 8003a2c:	50000100 	.word	0x50000100
 8003a30:	50000300 	.word	0x50000300
 8003a34:	50000700 	.word	0x50000700
 8003a38:	50000500 	.word	0x50000500
 8003a3c:	50000400 	.word	0x50000400

08003a40 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b086      	sub	sp, #24
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	60f8      	str	r0, [r7, #12]
 8003a48:	60b9      	str	r1, [r7, #8]
 8003a4a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003a54:	d004      	beq.n	8003a60 <HAL_ADC_Start_DMA+0x20>
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a5a      	ldr	r2, [pc, #360]	; (8003bc4 <HAL_ADC_Start_DMA+0x184>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d101      	bne.n	8003a64 <HAL_ADC_Start_DMA+0x24>
 8003a60:	4b59      	ldr	r3, [pc, #356]	; (8003bc8 <HAL_ADC_Start_DMA+0x188>)
 8003a62:	e000      	b.n	8003a66 <HAL_ADC_Start_DMA+0x26>
 8003a64:	4b59      	ldr	r3, [pc, #356]	; (8003bcc <HAL_ADC_Start_DMA+0x18c>)
 8003a66:	4618      	mov	r0, r3
 8003a68:	f7ff fc52 	bl	8003310 <LL_ADC_GetMultimode>
 8003a6c:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4618      	mov	r0, r3
 8003a74:	f7ff fd18 	bl	80034a8 <LL_ADC_REG_IsConversionOngoing>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	f040 809b 	bne.w	8003bb6 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003a86:	2b01      	cmp	r3, #1
 8003a88:	d101      	bne.n	8003a8e <HAL_ADC_Start_DMA+0x4e>
 8003a8a:	2302      	movs	r3, #2
 8003a8c:	e096      	b.n	8003bbc <HAL_ADC_Start_DMA+0x17c>
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	2201      	movs	r2, #1
 8003a92:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a4d      	ldr	r2, [pc, #308]	; (8003bd0 <HAL_ADC_Start_DMA+0x190>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d008      	beq.n	8003ab2 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003aa0:	693b      	ldr	r3, [r7, #16]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d005      	beq.n	8003ab2 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003aa6:	693b      	ldr	r3, [r7, #16]
 8003aa8:	2b05      	cmp	r3, #5
 8003aaa:	d002      	beq.n	8003ab2 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003aac:	693b      	ldr	r3, [r7, #16]
 8003aae:	2b09      	cmp	r3, #9
 8003ab0:	d17a      	bne.n	8003ba8 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003ab2:	68f8      	ldr	r0, [r7, #12]
 8003ab4:	f000 ff60 	bl	8004978 <ADC_Enable>
 8003ab8:	4603      	mov	r3, r0
 8003aba:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003abc:	7dfb      	ldrb	r3, [r7, #23]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d16d      	bne.n	8003b9e <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ac6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003aca:	f023 0301 	bic.w	r3, r3, #1
 8003ace:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4a3a      	ldr	r2, [pc, #232]	; (8003bc4 <HAL_ADC_Start_DMA+0x184>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d009      	beq.n	8003af4 <HAL_ADC_Start_DMA+0xb4>
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a3b      	ldr	r2, [pc, #236]	; (8003bd4 <HAL_ADC_Start_DMA+0x194>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d002      	beq.n	8003af0 <HAL_ADC_Start_DMA+0xb0>
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	e003      	b.n	8003af8 <HAL_ADC_Start_DMA+0xb8>
 8003af0:	4b39      	ldr	r3, [pc, #228]	; (8003bd8 <HAL_ADC_Start_DMA+0x198>)
 8003af2:	e001      	b.n	8003af8 <HAL_ADC_Start_DMA+0xb8>
 8003af4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003af8:	68fa      	ldr	r2, [r7, #12]
 8003afa:	6812      	ldr	r2, [r2, #0]
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d002      	beq.n	8003b06 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003b00:	693b      	ldr	r3, [r7, #16]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d105      	bne.n	8003b12 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b0a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b16:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d006      	beq.n	8003b2c <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b22:	f023 0206 	bic.w	r2, r3, #6
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	661a      	str	r2, [r3, #96]	; 0x60
 8003b2a:	e002      	b.n	8003b32 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2200      	movs	r2, #0
 8003b30:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b36:	4a29      	ldr	r2, [pc, #164]	; (8003bdc <HAL_ADC_Start_DMA+0x19c>)
 8003b38:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b3e:	4a28      	ldr	r2, [pc, #160]	; (8003be0 <HAL_ADC_Start_DMA+0x1a0>)
 8003b40:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b46:	4a27      	ldr	r2, [pc, #156]	; (8003be4 <HAL_ADC_Start_DMA+0x1a4>)
 8003b48:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	221c      	movs	r2, #28
 8003b50:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	2200      	movs	r2, #0
 8003b56:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	685a      	ldr	r2, [r3, #4]
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f042 0210 	orr.w	r2, r2, #16
 8003b68:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	68da      	ldr	r2, [r3, #12]
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f042 0201 	orr.w	r2, r2, #1
 8003b78:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	3340      	adds	r3, #64	; 0x40
 8003b84:	4619      	mov	r1, r3
 8003b86:	68ba      	ldr	r2, [r7, #8]
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	f001 fbf1 	bl	8005370 <HAL_DMA_Start_IT>
 8003b8e:	4603      	mov	r3, r0
 8003b90:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4618      	mov	r0, r3
 8003b98:	f7ff fc72 	bl	8003480 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8003b9c:	e00d      	b.n	8003bba <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 8003ba6:	e008      	b.n	8003bba <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8003ba8:	2301      	movs	r3, #1
 8003baa:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8003bb4:	e001      	b.n	8003bba <HAL_ADC_Start_DMA+0x17a>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003bb6:	2302      	movs	r3, #2
 8003bb8:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003bba:	7dfb      	ldrb	r3, [r7, #23]
}
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	3718      	adds	r7, #24
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	bd80      	pop	{r7, pc}
 8003bc4:	50000100 	.word	0x50000100
 8003bc8:	50000300 	.word	0x50000300
 8003bcc:	50000700 	.word	0x50000700
 8003bd0:	50000600 	.word	0x50000600
 8003bd4:	50000500 	.word	0x50000500
 8003bd8:	50000400 	.word	0x50000400
 8003bdc:	08004afb 	.word	0x08004afb
 8003be0:	08004bd3 	.word	0x08004bd3
 8003be4:	08004bef 	.word	0x08004bef

08003be8 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b08a      	sub	sp, #40	; 0x28
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	685b      	ldr	r3, [r3, #4]
 8003c02:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003c0c:	d004      	beq.n	8003c18 <HAL_ADC_IRQHandler+0x30>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	4a8e      	ldr	r2, [pc, #568]	; (8003e4c <HAL_ADC_IRQHandler+0x264>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d101      	bne.n	8003c1c <HAL_ADC_IRQHandler+0x34>
 8003c18:	4b8d      	ldr	r3, [pc, #564]	; (8003e50 <HAL_ADC_IRQHandler+0x268>)
 8003c1a:	e000      	b.n	8003c1e <HAL_ADC_IRQHandler+0x36>
 8003c1c:	4b8d      	ldr	r3, [pc, #564]	; (8003e54 <HAL_ADC_IRQHandler+0x26c>)
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f7ff fb76 	bl	8003310 <LL_ADC_GetMultimode>
 8003c24:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003c26:	69fb      	ldr	r3, [r7, #28]
 8003c28:	f003 0302 	and.w	r3, r3, #2
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d017      	beq.n	8003c60 <HAL_ADC_IRQHandler+0x78>
 8003c30:	69bb      	ldr	r3, [r7, #24]
 8003c32:	f003 0302 	and.w	r3, r3, #2
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d012      	beq.n	8003c60 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c3e:	f003 0310 	and.w	r3, r3, #16
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d105      	bne.n	8003c52 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c4a:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	65da      	str	r2, [r3, #92]	; 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8003c52:	6878      	ldr	r0, [r7, #4]
 8003c54:	f001 f8c2 	bl	8004ddc <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	2202      	movs	r2, #2
 8003c5e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003c60:	69fb      	ldr	r3, [r7, #28]
 8003c62:	f003 0304 	and.w	r3, r3, #4
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d004      	beq.n	8003c74 <HAL_ADC_IRQHandler+0x8c>
 8003c6a:	69bb      	ldr	r3, [r7, #24]
 8003c6c:	f003 0304 	and.w	r3, r3, #4
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d10b      	bne.n	8003c8c <HAL_ADC_IRQHandler+0xa4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003c74:	69fb      	ldr	r3, [r7, #28]
 8003c76:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	f000 8094 	beq.w	8003da8 <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003c80:	69bb      	ldr	r3, [r7, #24]
 8003c82:	f003 0308 	and.w	r3, r3, #8
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	f000 808e 	beq.w	8003da8 <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c90:	f003 0310 	and.w	r3, r3, #16
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d105      	bne.n	8003ca4 <HAL_ADC_IRQHandler+0xbc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c9c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4618      	mov	r0, r3
 8003caa:	f7ff fa8b 	bl	80031c4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003cae:	4603      	mov	r3, r0
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d072      	beq.n	8003d9a <HAL_ADC_IRQHandler+0x1b2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a64      	ldr	r2, [pc, #400]	; (8003e4c <HAL_ADC_IRQHandler+0x264>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d009      	beq.n	8003cd2 <HAL_ADC_IRQHandler+0xea>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a65      	ldr	r2, [pc, #404]	; (8003e58 <HAL_ADC_IRQHandler+0x270>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d002      	beq.n	8003cce <HAL_ADC_IRQHandler+0xe6>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	e003      	b.n	8003cd6 <HAL_ADC_IRQHandler+0xee>
 8003cce:	4b63      	ldr	r3, [pc, #396]	; (8003e5c <HAL_ADC_IRQHandler+0x274>)
 8003cd0:	e001      	b.n	8003cd6 <HAL_ADC_IRQHandler+0xee>
 8003cd2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003cd6:	687a      	ldr	r2, [r7, #4]
 8003cd8:	6812      	ldr	r2, [r2, #0]
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d008      	beq.n	8003cf0 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003cde:	697b      	ldr	r3, [r7, #20]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d005      	beq.n	8003cf0 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	2b05      	cmp	r3, #5
 8003ce8:	d002      	beq.n	8003cf0 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003cea:	697b      	ldr	r3, [r7, #20]
 8003cec:	2b09      	cmp	r3, #9
 8003cee:	d104      	bne.n	8003cfa <HAL_ADC_IRQHandler+0x112>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	68db      	ldr	r3, [r3, #12]
 8003cf6:	623b      	str	r3, [r7, #32]
 8003cf8:	e014      	b.n	8003d24 <HAL_ADC_IRQHandler+0x13c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4a53      	ldr	r2, [pc, #332]	; (8003e4c <HAL_ADC_IRQHandler+0x264>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d009      	beq.n	8003d18 <HAL_ADC_IRQHandler+0x130>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a53      	ldr	r2, [pc, #332]	; (8003e58 <HAL_ADC_IRQHandler+0x270>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d002      	beq.n	8003d14 <HAL_ADC_IRQHandler+0x12c>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	e003      	b.n	8003d1c <HAL_ADC_IRQHandler+0x134>
 8003d14:	4b51      	ldr	r3, [pc, #324]	; (8003e5c <HAL_ADC_IRQHandler+0x274>)
 8003d16:	e001      	b.n	8003d1c <HAL_ADC_IRQHandler+0x134>
 8003d18:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003d1c:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	68db      	ldr	r3, [r3, #12]
 8003d22:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8003d24:	6a3b      	ldr	r3, [r7, #32]
 8003d26:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d135      	bne.n	8003d9a <HAL_ADC_IRQHandler+0x1b2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f003 0308 	and.w	r3, r3, #8
 8003d38:	2b08      	cmp	r3, #8
 8003d3a:	d12e      	bne.n	8003d9a <HAL_ADC_IRQHandler+0x1b2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4618      	mov	r0, r3
 8003d42:	f7ff fbb1 	bl	80034a8 <LL_ADC_REG_IsConversionOngoing>
 8003d46:	4603      	mov	r3, r0
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d11a      	bne.n	8003d82 <HAL_ADC_IRQHandler+0x19a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	685a      	ldr	r2, [r3, #4]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f022 020c 	bic.w	r2, r2, #12
 8003d5a:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d60:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	65da      	str	r2, [r3, #92]	; 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d6c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d112      	bne.n	8003d9a <HAL_ADC_IRQHandler+0x1b2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d78:	f043 0201 	orr.w	r2, r3, #1
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	65da      	str	r2, [r3, #92]	; 0x5c
 8003d80:	e00b      	b.n	8003d9a <HAL_ADC_IRQHandler+0x1b2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d86:	f043 0210 	orr.w	r2, r3, #16
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	65da      	str	r2, [r3, #92]	; 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d92:	f043 0201 	orr.w	r2, r3, #1
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	661a      	str	r2, [r3, #96]	; 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003d9a:	6878      	ldr	r0, [r7, #4]
 8003d9c:	f000 f984 	bl	80040a8 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	220c      	movs	r2, #12
 8003da6:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003da8:	69fb      	ldr	r3, [r7, #28]
 8003daa:	f003 0320 	and.w	r3, r3, #32
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d004      	beq.n	8003dbc <HAL_ADC_IRQHandler+0x1d4>
 8003db2:	69bb      	ldr	r3, [r7, #24]
 8003db4:	f003 0320 	and.w	r3, r3, #32
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d10b      	bne.n	8003dd4 <HAL_ADC_IRQHandler+0x1ec>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003dbc:	69fb      	ldr	r3, [r7, #28]
 8003dbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	f000 80b3 	beq.w	8003f2e <HAL_ADC_IRQHandler+0x346>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003dc8:	69bb      	ldr	r3, [r7, #24]
 8003dca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	f000 80ad 	beq.w	8003f2e <HAL_ADC_IRQHandler+0x346>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dd8:	f003 0310 	and.w	r3, r3, #16
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d105      	bne.n	8003dec <HAL_ADC_IRQHandler+0x204>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003de4:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4618      	mov	r0, r3
 8003df2:	f7ff fa26 	bl	8003242 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8003df6:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	f7ff f9e1 	bl	80031c4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003e02:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4a10      	ldr	r2, [pc, #64]	; (8003e4c <HAL_ADC_IRQHandler+0x264>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d009      	beq.n	8003e22 <HAL_ADC_IRQHandler+0x23a>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4a11      	ldr	r2, [pc, #68]	; (8003e58 <HAL_ADC_IRQHandler+0x270>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d002      	beq.n	8003e1e <HAL_ADC_IRQHandler+0x236>
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	e003      	b.n	8003e26 <HAL_ADC_IRQHandler+0x23e>
 8003e1e:	4b0f      	ldr	r3, [pc, #60]	; (8003e5c <HAL_ADC_IRQHandler+0x274>)
 8003e20:	e001      	b.n	8003e26 <HAL_ADC_IRQHandler+0x23e>
 8003e22:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003e26:	687a      	ldr	r2, [r7, #4]
 8003e28:	6812      	ldr	r2, [r2, #0]
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d008      	beq.n	8003e40 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003e2e:	697b      	ldr	r3, [r7, #20]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d005      	beq.n	8003e40 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003e34:	697b      	ldr	r3, [r7, #20]
 8003e36:	2b06      	cmp	r3, #6
 8003e38:	d002      	beq.n	8003e40 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003e3a:	697b      	ldr	r3, [r7, #20]
 8003e3c:	2b07      	cmp	r3, #7
 8003e3e:	d10f      	bne.n	8003e60 <HAL_ADC_IRQHandler+0x278>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	68db      	ldr	r3, [r3, #12]
 8003e46:	623b      	str	r3, [r7, #32]
 8003e48:	e01f      	b.n	8003e8a <HAL_ADC_IRQHandler+0x2a2>
 8003e4a:	bf00      	nop
 8003e4c:	50000100 	.word	0x50000100
 8003e50:	50000300 	.word	0x50000300
 8003e54:	50000700 	.word	0x50000700
 8003e58:	50000500 	.word	0x50000500
 8003e5c:	50000400 	.word	0x50000400
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4a8b      	ldr	r2, [pc, #556]	; (8004094 <HAL_ADC_IRQHandler+0x4ac>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d009      	beq.n	8003e7e <HAL_ADC_IRQHandler+0x296>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a8a      	ldr	r2, [pc, #552]	; (8004098 <HAL_ADC_IRQHandler+0x4b0>)
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d002      	beq.n	8003e7a <HAL_ADC_IRQHandler+0x292>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	e003      	b.n	8003e82 <HAL_ADC_IRQHandler+0x29a>
 8003e7a:	4b88      	ldr	r3, [pc, #544]	; (800409c <HAL_ADC_IRQHandler+0x4b4>)
 8003e7c:	e001      	b.n	8003e82 <HAL_ADC_IRQHandler+0x29a>
 8003e7e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003e82:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003e84:	693b      	ldr	r3, [r7, #16]
 8003e86:	68db      	ldr	r3, [r3, #12]
 8003e88:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d047      	beq.n	8003f20 <HAL_ADC_IRQHandler+0x338>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8003e90:	6a3b      	ldr	r3, [r7, #32]
 8003e92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d007      	beq.n	8003eaa <HAL_ADC_IRQHandler+0x2c2>
 8003e9a:	68bb      	ldr	r3, [r7, #8]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d03f      	beq.n	8003f20 <HAL_ADC_IRQHandler+0x338>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8003ea0:	6a3b      	ldr	r3, [r7, #32]
 8003ea2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d13a      	bne.n	8003f20 <HAL_ADC_IRQHandler+0x338>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003eb4:	2b40      	cmp	r3, #64	; 0x40
 8003eb6:	d133      	bne.n	8003f20 <HAL_ADC_IRQHandler+0x338>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003eb8:	6a3b      	ldr	r3, [r7, #32]
 8003eba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d12e      	bne.n	8003f20 <HAL_ADC_IRQHandler+0x338>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	f7ff fb01 	bl	80034ce <LL_ADC_INJ_IsConversionOngoing>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d11a      	bne.n	8003f08 <HAL_ADC_IRQHandler+0x320>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	685a      	ldr	r2, [r3, #4]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003ee0:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ee6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	65da      	str	r2, [r3, #92]	; 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ef2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d112      	bne.n	8003f20 <HAL_ADC_IRQHandler+0x338>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003efe:	f043 0201 	orr.w	r2, r3, #1
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	65da      	str	r2, [r3, #92]	; 0x5c
 8003f06:	e00b      	b.n	8003f20 <HAL_ADC_IRQHandler+0x338>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f0c:	f043 0210 	orr.w	r2, r3, #16
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	65da      	str	r2, [r3, #92]	; 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f18:	f043 0201 	orr.w	r2, r3, #1
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	661a      	str	r2, [r3, #96]	; 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003f20:	6878      	ldr	r0, [r7, #4]
 8003f22:	f000 ff33 	bl	8004d8c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	2260      	movs	r2, #96	; 0x60
 8003f2c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003f2e:	69fb      	ldr	r3, [r7, #28]
 8003f30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d011      	beq.n	8003f5c <HAL_ADC_IRQHandler+0x374>
 8003f38:	69bb      	ldr	r3, [r7, #24]
 8003f3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d00c      	beq.n	8003f5c <HAL_ADC_IRQHandler+0x374>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f46:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003f4e:	6878      	ldr	r0, [r7, #4]
 8003f50:	f000 f8be 	bl	80040d0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	2280      	movs	r2, #128	; 0x80
 8003f5a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003f5c:	69fb      	ldr	r3, [r7, #28]
 8003f5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d012      	beq.n	8003f8c <HAL_ADC_IRQHandler+0x3a4>
 8003f66:	69bb      	ldr	r3, [r7, #24]
 8003f68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d00d      	beq.n	8003f8c <HAL_ADC_IRQHandler+0x3a4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f74:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003f7c:	6878      	ldr	r0, [r7, #4]
 8003f7e:	f000 ff19 	bl	8004db4 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003f8a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003f8c:	69fb      	ldr	r3, [r7, #28]
 8003f8e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d012      	beq.n	8003fbc <HAL_ADC_IRQHandler+0x3d4>
 8003f96:	69bb      	ldr	r3, [r7, #24]
 8003f98:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d00d      	beq.n	8003fbc <HAL_ADC_IRQHandler+0x3d4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fa4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003fac:	6878      	ldr	r0, [r7, #4]
 8003fae:	f000 ff0b 	bl	8004dc8 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003fba:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003fbc:	69fb      	ldr	r3, [r7, #28]
 8003fbe:	f003 0310 	and.w	r3, r3, #16
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d043      	beq.n	800404e <HAL_ADC_IRQHandler+0x466>
 8003fc6:	69bb      	ldr	r3, [r7, #24]
 8003fc8:	f003 0310 	and.w	r3, r3, #16
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d03e      	beq.n	800404e <HAL_ADC_IRQHandler+0x466>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d102      	bne.n	8003fde <HAL_ADC_IRQHandler+0x3f6>
    {
      overrun_error = 1UL;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	627b      	str	r3, [r7, #36]	; 0x24
 8003fdc:	e021      	b.n	8004022 <HAL_ADC_IRQHandler+0x43a>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8003fde:	697b      	ldr	r3, [r7, #20]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d015      	beq.n	8004010 <HAL_ADC_IRQHandler+0x428>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003fec:	d004      	beq.n	8003ff8 <HAL_ADC_IRQHandler+0x410>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	4a28      	ldr	r2, [pc, #160]	; (8004094 <HAL_ADC_IRQHandler+0x4ac>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d101      	bne.n	8003ffc <HAL_ADC_IRQHandler+0x414>
 8003ff8:	4b29      	ldr	r3, [pc, #164]	; (80040a0 <HAL_ADC_IRQHandler+0x4b8>)
 8003ffa:	e000      	b.n	8003ffe <HAL_ADC_IRQHandler+0x416>
 8003ffc:	4b29      	ldr	r3, [pc, #164]	; (80040a4 <HAL_ADC_IRQHandler+0x4bc>)
 8003ffe:	4618      	mov	r0, r3
 8004000:	f7ff f994 	bl	800332c <LL_ADC_GetMultiDMATransfer>
 8004004:	4603      	mov	r3, r0
 8004006:	2b00      	cmp	r3, #0
 8004008:	d00b      	beq.n	8004022 <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 800400a:	2301      	movs	r3, #1
 800400c:	627b      	str	r3, [r7, #36]	; 0x24
 800400e:	e008      	b.n	8004022 <HAL_ADC_IRQHandler+0x43a>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	68db      	ldr	r3, [r3, #12]
 8004016:	f003 0301 	and.w	r3, r3, #1
 800401a:	2b00      	cmp	r3, #0
 800401c:	d001      	beq.n	8004022 <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 800401e:	2301      	movs	r3, #1
 8004020:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8004022:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004024:	2b01      	cmp	r3, #1
 8004026:	d10e      	bne.n	8004046 <HAL_ADC_IRQHandler+0x45e>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800402c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004038:	f043 0202 	orr.w	r2, r3, #2
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	661a      	str	r2, [r3, #96]	; 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8004040:	6878      	ldr	r0, [r7, #4]
 8004042:	f000 f84f 	bl	80040e4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	2210      	movs	r2, #16
 800404c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800404e:	69fb      	ldr	r3, [r7, #28]
 8004050:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004054:	2b00      	cmp	r3, #0
 8004056:	d018      	beq.n	800408a <HAL_ADC_IRQHandler+0x4a2>
 8004058:	69bb      	ldr	r3, [r7, #24]
 800405a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800405e:	2b00      	cmp	r3, #0
 8004060:	d013      	beq.n	800408a <HAL_ADC_IRQHandler+0x4a2>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004066:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004072:	f043 0208 	orr.w	r2, r3, #8
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	661a      	str	r2, [r3, #96]	; 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004082:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8004084:	6878      	ldr	r0, [r7, #4]
 8004086:	f000 fe8b 	bl	8004da0 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800408a:	bf00      	nop
 800408c:	3728      	adds	r7, #40	; 0x28
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}
 8004092:	bf00      	nop
 8004094:	50000100 	.word	0x50000100
 8004098:	50000500 	.word	0x50000500
 800409c:	50000400 	.word	0x50000400
 80040a0:	50000300 	.word	0x50000300
 80040a4:	50000700 	.word	0x50000700

080040a8 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80040a8:	b480      	push	{r7}
 80040aa:	b083      	sub	sp, #12
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80040b0:	bf00      	nop
 80040b2:	370c      	adds	r7, #12
 80040b4:	46bd      	mov	sp, r7
 80040b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ba:	4770      	bx	lr

080040bc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80040bc:	b480      	push	{r7}
 80040be:	b083      	sub	sp, #12
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80040c4:	bf00      	nop
 80040c6:	370c      	adds	r7, #12
 80040c8:	46bd      	mov	sp, r7
 80040ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ce:	4770      	bx	lr

080040d0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80040d0:	b480      	push	{r7}
 80040d2:	b083      	sub	sp, #12
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80040d8:	bf00      	nop
 80040da:	370c      	adds	r7, #12
 80040dc:	46bd      	mov	sp, r7
 80040de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e2:	4770      	bx	lr

080040e4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80040e4:	b480      	push	{r7}
 80040e6:	b083      	sub	sp, #12
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80040ec:	bf00      	nop
 80040ee:	370c      	adds	r7, #12
 80040f0:	46bd      	mov	sp, r7
 80040f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f6:	4770      	bx	lr

080040f8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b0b6      	sub	sp, #216	; 0xd8
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
 8004100:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004102:	2300      	movs	r3, #0
 8004104:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004108:	2300      	movs	r3, #0
 800410a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8004112:	2b01      	cmp	r3, #1
 8004114:	d102      	bne.n	800411c <HAL_ADC_ConfigChannel+0x24>
 8004116:	2302      	movs	r3, #2
 8004118:	f000 bc13 	b.w	8004942 <HAL_ADC_ConfigChannel+0x84a>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2201      	movs	r2, #1
 8004120:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4618      	mov	r0, r3
 800412a:	f7ff f9bd 	bl	80034a8 <LL_ADC_REG_IsConversionOngoing>
 800412e:	4603      	mov	r3, r0
 8004130:	2b00      	cmp	r3, #0
 8004132:	f040 83f3 	bne.w	800491c <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6818      	ldr	r0, [r3, #0]
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	6859      	ldr	r1, [r3, #4]
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	461a      	mov	r2, r3
 8004144:	f7ff f851 	bl	80031ea <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4618      	mov	r0, r3
 800414e:	f7ff f9ab 	bl	80034a8 <LL_ADC_REG_IsConversionOngoing>
 8004152:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4618      	mov	r0, r3
 800415c:	f7ff f9b7 	bl	80034ce <LL_ADC_INJ_IsConversionOngoing>
 8004160:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004164:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8004168:	2b00      	cmp	r3, #0
 800416a:	f040 81d9 	bne.w	8004520 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800416e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004172:	2b00      	cmp	r3, #0
 8004174:	f040 81d4 	bne.w	8004520 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	689b      	ldr	r3, [r3, #8]
 800417c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004180:	d10f      	bne.n	80041a2 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6818      	ldr	r0, [r3, #0]
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	2200      	movs	r2, #0
 800418c:	4619      	mov	r1, r3
 800418e:	f7ff f86b 	bl	8003268 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800419a:	4618      	mov	r0, r3
 800419c:	f7fe ffff 	bl	800319e <LL_ADC_SetSamplingTimeCommonConfig>
 80041a0:	e00e      	b.n	80041c0 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6818      	ldr	r0, [r3, #0]
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	6819      	ldr	r1, [r3, #0]
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	689b      	ldr	r3, [r3, #8]
 80041ae:	461a      	mov	r2, r3
 80041b0:	f7ff f85a 	bl	8003268 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	2100      	movs	r1, #0
 80041ba:	4618      	mov	r0, r3
 80041bc:	f7fe ffef 	bl	800319e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	695a      	ldr	r2, [r3, #20]
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	68db      	ldr	r3, [r3, #12]
 80041ca:	08db      	lsrs	r3, r3, #3
 80041cc:	f003 0303 	and.w	r3, r3, #3
 80041d0:	005b      	lsls	r3, r3, #1
 80041d2:	fa02 f303 	lsl.w	r3, r2, r3
 80041d6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	691b      	ldr	r3, [r3, #16]
 80041de:	2b04      	cmp	r3, #4
 80041e0:	d022      	beq.n	8004228 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6818      	ldr	r0, [r3, #0]
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	6919      	ldr	r1, [r3, #16]
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	681a      	ldr	r2, [r3, #0]
 80041ee:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80041f2:	f7fe ff49 	bl	8003088 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6818      	ldr	r0, [r3, #0]
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	6919      	ldr	r1, [r3, #16]
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	699b      	ldr	r3, [r3, #24]
 8004202:	461a      	mov	r2, r3
 8004204:	f7fe ff95 	bl	8003132 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6818      	ldr	r0, [r3, #0]
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	6919      	ldr	r1, [r3, #16]
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	7f1b      	ldrb	r3, [r3, #28]
 8004214:	2b01      	cmp	r3, #1
 8004216:	d102      	bne.n	800421e <HAL_ADC_ConfigChannel+0x126>
 8004218:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800421c:	e000      	b.n	8004220 <HAL_ADC_ConfigChannel+0x128>
 800421e:	2300      	movs	r3, #0
 8004220:	461a      	mov	r2, r3
 8004222:	f7fe ffa1 	bl	8003168 <LL_ADC_SetOffsetSaturation>
 8004226:	e17b      	b.n	8004520 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	2100      	movs	r1, #0
 800422e:	4618      	mov	r0, r3
 8004230:	f7fe ff4e 	bl	80030d0 <LL_ADC_GetOffsetChannel>
 8004234:	4603      	mov	r3, r0
 8004236:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800423a:	2b00      	cmp	r3, #0
 800423c:	d10a      	bne.n	8004254 <HAL_ADC_ConfigChannel+0x15c>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	2100      	movs	r1, #0
 8004244:	4618      	mov	r0, r3
 8004246:	f7fe ff43 	bl	80030d0 <LL_ADC_GetOffsetChannel>
 800424a:	4603      	mov	r3, r0
 800424c:	0e9b      	lsrs	r3, r3, #26
 800424e:	f003 021f 	and.w	r2, r3, #31
 8004252:	e01e      	b.n	8004292 <HAL_ADC_ConfigChannel+0x19a>
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	2100      	movs	r1, #0
 800425a:	4618      	mov	r0, r3
 800425c:	f7fe ff38 	bl	80030d0 <LL_ADC_GetOffsetChannel>
 8004260:	4603      	mov	r3, r0
 8004262:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004266:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800426a:	fa93 f3a3 	rbit	r3, r3
 800426e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004272:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004276:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800427a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800427e:	2b00      	cmp	r3, #0
 8004280:	d101      	bne.n	8004286 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8004282:	2320      	movs	r3, #32
 8004284:	e004      	b.n	8004290 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8004286:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800428a:	fab3 f383 	clz	r3, r3
 800428e:	b2db      	uxtb	r3, r3
 8004290:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800429a:	2b00      	cmp	r3, #0
 800429c:	d105      	bne.n	80042aa <HAL_ADC_ConfigChannel+0x1b2>
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	0e9b      	lsrs	r3, r3, #26
 80042a4:	f003 031f 	and.w	r3, r3, #31
 80042a8:	e018      	b.n	80042dc <HAL_ADC_ConfigChannel+0x1e4>
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042b2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80042b6:	fa93 f3a3 	rbit	r3, r3
 80042ba:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80042be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80042c2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80042c6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d101      	bne.n	80042d2 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 80042ce:	2320      	movs	r3, #32
 80042d0:	e004      	b.n	80042dc <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 80042d2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80042d6:	fab3 f383 	clz	r3, r3
 80042da:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80042dc:	429a      	cmp	r2, r3
 80042de:	d106      	bne.n	80042ee <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	2200      	movs	r2, #0
 80042e6:	2100      	movs	r1, #0
 80042e8:	4618      	mov	r0, r3
 80042ea:	f7fe ff07 	bl	80030fc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	2101      	movs	r1, #1
 80042f4:	4618      	mov	r0, r3
 80042f6:	f7fe feeb 	bl	80030d0 <LL_ADC_GetOffsetChannel>
 80042fa:	4603      	mov	r3, r0
 80042fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004300:	2b00      	cmp	r3, #0
 8004302:	d10a      	bne.n	800431a <HAL_ADC_ConfigChannel+0x222>
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	2101      	movs	r1, #1
 800430a:	4618      	mov	r0, r3
 800430c:	f7fe fee0 	bl	80030d0 <LL_ADC_GetOffsetChannel>
 8004310:	4603      	mov	r3, r0
 8004312:	0e9b      	lsrs	r3, r3, #26
 8004314:	f003 021f 	and.w	r2, r3, #31
 8004318:	e01e      	b.n	8004358 <HAL_ADC_ConfigChannel+0x260>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	2101      	movs	r1, #1
 8004320:	4618      	mov	r0, r3
 8004322:	f7fe fed5 	bl	80030d0 <LL_ADC_GetOffsetChannel>
 8004326:	4603      	mov	r3, r0
 8004328:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800432c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004330:	fa93 f3a3 	rbit	r3, r3
 8004334:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8004338:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800433c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8004340:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004344:	2b00      	cmp	r3, #0
 8004346:	d101      	bne.n	800434c <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8004348:	2320      	movs	r3, #32
 800434a:	e004      	b.n	8004356 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 800434c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004350:	fab3 f383 	clz	r3, r3
 8004354:	b2db      	uxtb	r3, r3
 8004356:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004360:	2b00      	cmp	r3, #0
 8004362:	d105      	bne.n	8004370 <HAL_ADC_ConfigChannel+0x278>
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	0e9b      	lsrs	r3, r3, #26
 800436a:	f003 031f 	and.w	r3, r3, #31
 800436e:	e018      	b.n	80043a2 <HAL_ADC_ConfigChannel+0x2aa>
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004378:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800437c:	fa93 f3a3 	rbit	r3, r3
 8004380:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8004384:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004388:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 800438c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004390:	2b00      	cmp	r3, #0
 8004392:	d101      	bne.n	8004398 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8004394:	2320      	movs	r3, #32
 8004396:	e004      	b.n	80043a2 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8004398:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800439c:	fab3 f383 	clz	r3, r3
 80043a0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80043a2:	429a      	cmp	r2, r3
 80043a4:	d106      	bne.n	80043b4 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	2200      	movs	r2, #0
 80043ac:	2101      	movs	r1, #1
 80043ae:	4618      	mov	r0, r3
 80043b0:	f7fe fea4 	bl	80030fc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	2102      	movs	r1, #2
 80043ba:	4618      	mov	r0, r3
 80043bc:	f7fe fe88 	bl	80030d0 <LL_ADC_GetOffsetChannel>
 80043c0:	4603      	mov	r3, r0
 80043c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d10a      	bne.n	80043e0 <HAL_ADC_ConfigChannel+0x2e8>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	2102      	movs	r1, #2
 80043d0:	4618      	mov	r0, r3
 80043d2:	f7fe fe7d 	bl	80030d0 <LL_ADC_GetOffsetChannel>
 80043d6:	4603      	mov	r3, r0
 80043d8:	0e9b      	lsrs	r3, r3, #26
 80043da:	f003 021f 	and.w	r2, r3, #31
 80043de:	e01e      	b.n	800441e <HAL_ADC_ConfigChannel+0x326>
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	2102      	movs	r1, #2
 80043e6:	4618      	mov	r0, r3
 80043e8:	f7fe fe72 	bl	80030d0 <LL_ADC_GetOffsetChannel>
 80043ec:	4603      	mov	r3, r0
 80043ee:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80043f6:	fa93 f3a3 	rbit	r3, r3
 80043fa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80043fe:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004402:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8004406:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800440a:	2b00      	cmp	r3, #0
 800440c:	d101      	bne.n	8004412 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800440e:	2320      	movs	r3, #32
 8004410:	e004      	b.n	800441c <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8004412:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004416:	fab3 f383 	clz	r3, r3
 800441a:	b2db      	uxtb	r3, r3
 800441c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004426:	2b00      	cmp	r3, #0
 8004428:	d105      	bne.n	8004436 <HAL_ADC_ConfigChannel+0x33e>
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	0e9b      	lsrs	r3, r3, #26
 8004430:	f003 031f 	and.w	r3, r3, #31
 8004434:	e016      	b.n	8004464 <HAL_ADC_ConfigChannel+0x36c>
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800443e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004442:	fa93 f3a3 	rbit	r3, r3
 8004446:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8004448:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800444a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 800444e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004452:	2b00      	cmp	r3, #0
 8004454:	d101      	bne.n	800445a <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8004456:	2320      	movs	r3, #32
 8004458:	e004      	b.n	8004464 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800445a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800445e:	fab3 f383 	clz	r3, r3
 8004462:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004464:	429a      	cmp	r2, r3
 8004466:	d106      	bne.n	8004476 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	2200      	movs	r2, #0
 800446e:	2102      	movs	r1, #2
 8004470:	4618      	mov	r0, r3
 8004472:	f7fe fe43 	bl	80030fc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	2103      	movs	r1, #3
 800447c:	4618      	mov	r0, r3
 800447e:	f7fe fe27 	bl	80030d0 <LL_ADC_GetOffsetChannel>
 8004482:	4603      	mov	r3, r0
 8004484:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004488:	2b00      	cmp	r3, #0
 800448a:	d10a      	bne.n	80044a2 <HAL_ADC_ConfigChannel+0x3aa>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	2103      	movs	r1, #3
 8004492:	4618      	mov	r0, r3
 8004494:	f7fe fe1c 	bl	80030d0 <LL_ADC_GetOffsetChannel>
 8004498:	4603      	mov	r3, r0
 800449a:	0e9b      	lsrs	r3, r3, #26
 800449c:	f003 021f 	and.w	r2, r3, #31
 80044a0:	e017      	b.n	80044d2 <HAL_ADC_ConfigChannel+0x3da>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	2103      	movs	r1, #3
 80044a8:	4618      	mov	r0, r3
 80044aa:	f7fe fe11 	bl	80030d0 <LL_ADC_GetOffsetChannel>
 80044ae:	4603      	mov	r3, r0
 80044b0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80044b4:	fa93 f3a3 	rbit	r3, r3
 80044b8:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80044ba:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80044bc:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80044be:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d101      	bne.n	80044c8 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80044c4:	2320      	movs	r3, #32
 80044c6:	e003      	b.n	80044d0 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80044c8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80044ca:	fab3 f383 	clz	r3, r3
 80044ce:	b2db      	uxtb	r3, r3
 80044d0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d105      	bne.n	80044ea <HAL_ADC_ConfigChannel+0x3f2>
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	0e9b      	lsrs	r3, r3, #26
 80044e4:	f003 031f 	and.w	r3, r3, #31
 80044e8:	e011      	b.n	800450e <HAL_ADC_ConfigChannel+0x416>
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044f0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80044f2:	fa93 f3a3 	rbit	r3, r3
 80044f6:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80044f8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80044fa:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80044fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d101      	bne.n	8004506 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8004502:	2320      	movs	r3, #32
 8004504:	e003      	b.n	800450e <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8004506:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004508:	fab3 f383 	clz	r3, r3
 800450c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800450e:	429a      	cmp	r2, r3
 8004510:	d106      	bne.n	8004520 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	2200      	movs	r2, #0
 8004518:	2103      	movs	r1, #3
 800451a:	4618      	mov	r0, r3
 800451c:	f7fe fdee 	bl	80030fc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4618      	mov	r0, r3
 8004526:	f7fe ff85 	bl	8003434 <LL_ADC_IsEnabled>
 800452a:	4603      	mov	r3, r0
 800452c:	2b00      	cmp	r3, #0
 800452e:	f040 813d 	bne.w	80047ac <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6818      	ldr	r0, [r3, #0]
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	6819      	ldr	r1, [r3, #0]
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	68db      	ldr	r3, [r3, #12]
 800453e:	461a      	mov	r2, r3
 8004540:	f7fe febe 	bl	80032c0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	68db      	ldr	r3, [r3, #12]
 8004548:	4aa2      	ldr	r2, [pc, #648]	; (80047d4 <HAL_ADC_ConfigChannel+0x6dc>)
 800454a:	4293      	cmp	r3, r2
 800454c:	f040 812e 	bne.w	80047ac <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800455c:	2b00      	cmp	r3, #0
 800455e:	d10b      	bne.n	8004578 <HAL_ADC_ConfigChannel+0x480>
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	0e9b      	lsrs	r3, r3, #26
 8004566:	3301      	adds	r3, #1
 8004568:	f003 031f 	and.w	r3, r3, #31
 800456c:	2b09      	cmp	r3, #9
 800456e:	bf94      	ite	ls
 8004570:	2301      	movls	r3, #1
 8004572:	2300      	movhi	r3, #0
 8004574:	b2db      	uxtb	r3, r3
 8004576:	e019      	b.n	80045ac <HAL_ADC_ConfigChannel+0x4b4>
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800457e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004580:	fa93 f3a3 	rbit	r3, r3
 8004584:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8004586:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004588:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 800458a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800458c:	2b00      	cmp	r3, #0
 800458e:	d101      	bne.n	8004594 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8004590:	2320      	movs	r3, #32
 8004592:	e003      	b.n	800459c <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8004594:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004596:	fab3 f383 	clz	r3, r3
 800459a:	b2db      	uxtb	r3, r3
 800459c:	3301      	adds	r3, #1
 800459e:	f003 031f 	and.w	r3, r3, #31
 80045a2:	2b09      	cmp	r3, #9
 80045a4:	bf94      	ite	ls
 80045a6:	2301      	movls	r3, #1
 80045a8:	2300      	movhi	r3, #0
 80045aa:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d079      	beq.n	80046a4 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d107      	bne.n	80045cc <HAL_ADC_ConfigChannel+0x4d4>
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	0e9b      	lsrs	r3, r3, #26
 80045c2:	3301      	adds	r3, #1
 80045c4:	069b      	lsls	r3, r3, #26
 80045c6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80045ca:	e015      	b.n	80045f8 <HAL_ADC_ConfigChannel+0x500>
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80045d4:	fa93 f3a3 	rbit	r3, r3
 80045d8:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80045da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80045dc:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80045de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d101      	bne.n	80045e8 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 80045e4:	2320      	movs	r3, #32
 80045e6:	e003      	b.n	80045f0 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 80045e8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80045ea:	fab3 f383 	clz	r3, r3
 80045ee:	b2db      	uxtb	r3, r3
 80045f0:	3301      	adds	r3, #1
 80045f2:	069b      	lsls	r3, r3, #26
 80045f4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004600:	2b00      	cmp	r3, #0
 8004602:	d109      	bne.n	8004618 <HAL_ADC_ConfigChannel+0x520>
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	0e9b      	lsrs	r3, r3, #26
 800460a:	3301      	adds	r3, #1
 800460c:	f003 031f 	and.w	r3, r3, #31
 8004610:	2101      	movs	r1, #1
 8004612:	fa01 f303 	lsl.w	r3, r1, r3
 8004616:	e017      	b.n	8004648 <HAL_ADC_ConfigChannel+0x550>
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800461e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004620:	fa93 f3a3 	rbit	r3, r3
 8004624:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8004626:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004628:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 800462a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800462c:	2b00      	cmp	r3, #0
 800462e:	d101      	bne.n	8004634 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8004630:	2320      	movs	r3, #32
 8004632:	e003      	b.n	800463c <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8004634:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004636:	fab3 f383 	clz	r3, r3
 800463a:	b2db      	uxtb	r3, r3
 800463c:	3301      	adds	r3, #1
 800463e:	f003 031f 	and.w	r3, r3, #31
 8004642:	2101      	movs	r1, #1
 8004644:	fa01 f303 	lsl.w	r3, r1, r3
 8004648:	ea42 0103 	orr.w	r1, r2, r3
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004654:	2b00      	cmp	r3, #0
 8004656:	d10a      	bne.n	800466e <HAL_ADC_ConfigChannel+0x576>
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	0e9b      	lsrs	r3, r3, #26
 800465e:	3301      	adds	r3, #1
 8004660:	f003 021f 	and.w	r2, r3, #31
 8004664:	4613      	mov	r3, r2
 8004666:	005b      	lsls	r3, r3, #1
 8004668:	4413      	add	r3, r2
 800466a:	051b      	lsls	r3, r3, #20
 800466c:	e018      	b.n	80046a0 <HAL_ADC_ConfigChannel+0x5a8>
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004674:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004676:	fa93 f3a3 	rbit	r3, r3
 800467a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800467c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800467e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8004680:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004682:	2b00      	cmp	r3, #0
 8004684:	d101      	bne.n	800468a <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8004686:	2320      	movs	r3, #32
 8004688:	e003      	b.n	8004692 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800468a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800468c:	fab3 f383 	clz	r3, r3
 8004690:	b2db      	uxtb	r3, r3
 8004692:	3301      	adds	r3, #1
 8004694:	f003 021f 	and.w	r2, r3, #31
 8004698:	4613      	mov	r3, r2
 800469a:	005b      	lsls	r3, r3, #1
 800469c:	4413      	add	r3, r2
 800469e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80046a0:	430b      	orrs	r3, r1
 80046a2:	e07e      	b.n	80047a2 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d107      	bne.n	80046c0 <HAL_ADC_ConfigChannel+0x5c8>
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	0e9b      	lsrs	r3, r3, #26
 80046b6:	3301      	adds	r3, #1
 80046b8:	069b      	lsls	r3, r3, #26
 80046ba:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80046be:	e015      	b.n	80046ec <HAL_ADC_ConfigChannel+0x5f4>
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046c8:	fa93 f3a3 	rbit	r3, r3
 80046cc:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80046ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046d0:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80046d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d101      	bne.n	80046dc <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80046d8:	2320      	movs	r3, #32
 80046da:	e003      	b.n	80046e4 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80046dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046de:	fab3 f383 	clz	r3, r3
 80046e2:	b2db      	uxtb	r3, r3
 80046e4:	3301      	adds	r3, #1
 80046e6:	069b      	lsls	r3, r3, #26
 80046e8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d109      	bne.n	800470c <HAL_ADC_ConfigChannel+0x614>
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	0e9b      	lsrs	r3, r3, #26
 80046fe:	3301      	adds	r3, #1
 8004700:	f003 031f 	and.w	r3, r3, #31
 8004704:	2101      	movs	r1, #1
 8004706:	fa01 f303 	lsl.w	r3, r1, r3
 800470a:	e017      	b.n	800473c <HAL_ADC_ConfigChannel+0x644>
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004712:	6a3b      	ldr	r3, [r7, #32]
 8004714:	fa93 f3a3 	rbit	r3, r3
 8004718:	61fb      	str	r3, [r7, #28]
  return result;
 800471a:	69fb      	ldr	r3, [r7, #28]
 800471c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800471e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004720:	2b00      	cmp	r3, #0
 8004722:	d101      	bne.n	8004728 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8004724:	2320      	movs	r3, #32
 8004726:	e003      	b.n	8004730 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8004728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800472a:	fab3 f383 	clz	r3, r3
 800472e:	b2db      	uxtb	r3, r3
 8004730:	3301      	adds	r3, #1
 8004732:	f003 031f 	and.w	r3, r3, #31
 8004736:	2101      	movs	r1, #1
 8004738:	fa01 f303 	lsl.w	r3, r1, r3
 800473c:	ea42 0103 	orr.w	r1, r2, r3
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004748:	2b00      	cmp	r3, #0
 800474a:	d10d      	bne.n	8004768 <HAL_ADC_ConfigChannel+0x670>
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	0e9b      	lsrs	r3, r3, #26
 8004752:	3301      	adds	r3, #1
 8004754:	f003 021f 	and.w	r2, r3, #31
 8004758:	4613      	mov	r3, r2
 800475a:	005b      	lsls	r3, r3, #1
 800475c:	4413      	add	r3, r2
 800475e:	3b1e      	subs	r3, #30
 8004760:	051b      	lsls	r3, r3, #20
 8004762:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004766:	e01b      	b.n	80047a0 <HAL_ADC_ConfigChannel+0x6a8>
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800476e:	697b      	ldr	r3, [r7, #20]
 8004770:	fa93 f3a3 	rbit	r3, r3
 8004774:	613b      	str	r3, [r7, #16]
  return result;
 8004776:	693b      	ldr	r3, [r7, #16]
 8004778:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800477a:	69bb      	ldr	r3, [r7, #24]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d101      	bne.n	8004784 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8004780:	2320      	movs	r3, #32
 8004782:	e003      	b.n	800478c <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8004784:	69bb      	ldr	r3, [r7, #24]
 8004786:	fab3 f383 	clz	r3, r3
 800478a:	b2db      	uxtb	r3, r3
 800478c:	3301      	adds	r3, #1
 800478e:	f003 021f 	and.w	r2, r3, #31
 8004792:	4613      	mov	r3, r2
 8004794:	005b      	lsls	r3, r3, #1
 8004796:	4413      	add	r3, r2
 8004798:	3b1e      	subs	r3, #30
 800479a:	051b      	lsls	r3, r3, #20
 800479c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80047a0:	430b      	orrs	r3, r1
 80047a2:	683a      	ldr	r2, [r7, #0]
 80047a4:	6892      	ldr	r2, [r2, #8]
 80047a6:	4619      	mov	r1, r3
 80047a8:	f7fe fd5e 	bl	8003268 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	681a      	ldr	r2, [r3, #0]
 80047b0:	4b09      	ldr	r3, [pc, #36]	; (80047d8 <HAL_ADC_ConfigChannel+0x6e0>)
 80047b2:	4013      	ands	r3, r2
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	f000 80be 	beq.w	8004936 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80047c2:	d004      	beq.n	80047ce <HAL_ADC_ConfigChannel+0x6d6>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4a04      	ldr	r2, [pc, #16]	; (80047dc <HAL_ADC_ConfigChannel+0x6e4>)
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d10a      	bne.n	80047e4 <HAL_ADC_ConfigChannel+0x6ec>
 80047ce:	4b04      	ldr	r3, [pc, #16]	; (80047e0 <HAL_ADC_ConfigChannel+0x6e8>)
 80047d0:	e009      	b.n	80047e6 <HAL_ADC_ConfigChannel+0x6ee>
 80047d2:	bf00      	nop
 80047d4:	407f0000 	.word	0x407f0000
 80047d8:	80080000 	.word	0x80080000
 80047dc:	50000100 	.word	0x50000100
 80047e0:	50000300 	.word	0x50000300
 80047e4:	4b59      	ldr	r3, [pc, #356]	; (800494c <HAL_ADC_ConfigChannel+0x854>)
 80047e6:	4618      	mov	r0, r3
 80047e8:	f7fe fc40 	bl	800306c <LL_ADC_GetCommonPathInternalCh>
 80047ec:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4a56      	ldr	r2, [pc, #344]	; (8004950 <HAL_ADC_ConfigChannel+0x858>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d004      	beq.n	8004804 <HAL_ADC_ConfigChannel+0x70c>
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	4a55      	ldr	r2, [pc, #340]	; (8004954 <HAL_ADC_ConfigChannel+0x85c>)
 8004800:	4293      	cmp	r3, r2
 8004802:	d13a      	bne.n	800487a <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004804:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004808:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800480c:	2b00      	cmp	r3, #0
 800480e:	d134      	bne.n	800487a <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004818:	d005      	beq.n	8004826 <HAL_ADC_ConfigChannel+0x72e>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	4a4e      	ldr	r2, [pc, #312]	; (8004958 <HAL_ADC_ConfigChannel+0x860>)
 8004820:	4293      	cmp	r3, r2
 8004822:	f040 8085 	bne.w	8004930 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800482e:	d004      	beq.n	800483a <HAL_ADC_ConfigChannel+0x742>
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a49      	ldr	r2, [pc, #292]	; (800495c <HAL_ADC_ConfigChannel+0x864>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d101      	bne.n	800483e <HAL_ADC_ConfigChannel+0x746>
 800483a:	4a49      	ldr	r2, [pc, #292]	; (8004960 <HAL_ADC_ConfigChannel+0x868>)
 800483c:	e000      	b.n	8004840 <HAL_ADC_ConfigChannel+0x748>
 800483e:	4a43      	ldr	r2, [pc, #268]	; (800494c <HAL_ADC_ConfigChannel+0x854>)
 8004840:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004844:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004848:	4619      	mov	r1, r3
 800484a:	4610      	mov	r0, r2
 800484c:	f7fe fbfb 	bl	8003046 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004850:	4b44      	ldr	r3, [pc, #272]	; (8004964 <HAL_ADC_ConfigChannel+0x86c>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	099b      	lsrs	r3, r3, #6
 8004856:	4a44      	ldr	r2, [pc, #272]	; (8004968 <HAL_ADC_ConfigChannel+0x870>)
 8004858:	fba2 2303 	umull	r2, r3, r2, r3
 800485c:	099b      	lsrs	r3, r3, #6
 800485e:	1c5a      	adds	r2, r3, #1
 8004860:	4613      	mov	r3, r2
 8004862:	005b      	lsls	r3, r3, #1
 8004864:	4413      	add	r3, r2
 8004866:	009b      	lsls	r3, r3, #2
 8004868:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800486a:	e002      	b.n	8004872 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	3b01      	subs	r3, #1
 8004870:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d1f9      	bne.n	800486c <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004878:	e05a      	b.n	8004930 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a3b      	ldr	r2, [pc, #236]	; (800496c <HAL_ADC_ConfigChannel+0x874>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d125      	bne.n	80048d0 <HAL_ADC_ConfigChannel+0x7d8>
 8004884:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004888:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800488c:	2b00      	cmp	r3, #0
 800488e:	d11f      	bne.n	80048d0 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	4a31      	ldr	r2, [pc, #196]	; (800495c <HAL_ADC_ConfigChannel+0x864>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d104      	bne.n	80048a4 <HAL_ADC_ConfigChannel+0x7ac>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4a34      	ldr	r2, [pc, #208]	; (8004970 <HAL_ADC_ConfigChannel+0x878>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d047      	beq.n	8004934 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80048ac:	d004      	beq.n	80048b8 <HAL_ADC_ConfigChannel+0x7c0>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	4a2a      	ldr	r2, [pc, #168]	; (800495c <HAL_ADC_ConfigChannel+0x864>)
 80048b4:	4293      	cmp	r3, r2
 80048b6:	d101      	bne.n	80048bc <HAL_ADC_ConfigChannel+0x7c4>
 80048b8:	4a29      	ldr	r2, [pc, #164]	; (8004960 <HAL_ADC_ConfigChannel+0x868>)
 80048ba:	e000      	b.n	80048be <HAL_ADC_ConfigChannel+0x7c6>
 80048bc:	4a23      	ldr	r2, [pc, #140]	; (800494c <HAL_ADC_ConfigChannel+0x854>)
 80048be:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80048c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80048c6:	4619      	mov	r1, r3
 80048c8:	4610      	mov	r0, r2
 80048ca:	f7fe fbbc 	bl	8003046 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80048ce:	e031      	b.n	8004934 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	4a27      	ldr	r2, [pc, #156]	; (8004974 <HAL_ADC_ConfigChannel+0x87c>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d12d      	bne.n	8004936 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80048da:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80048de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d127      	bne.n	8004936 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	4a1c      	ldr	r2, [pc, #112]	; (800495c <HAL_ADC_ConfigChannel+0x864>)
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d022      	beq.n	8004936 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80048f8:	d004      	beq.n	8004904 <HAL_ADC_ConfigChannel+0x80c>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4a17      	ldr	r2, [pc, #92]	; (800495c <HAL_ADC_ConfigChannel+0x864>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d101      	bne.n	8004908 <HAL_ADC_ConfigChannel+0x810>
 8004904:	4a16      	ldr	r2, [pc, #88]	; (8004960 <HAL_ADC_ConfigChannel+0x868>)
 8004906:	e000      	b.n	800490a <HAL_ADC_ConfigChannel+0x812>
 8004908:	4a10      	ldr	r2, [pc, #64]	; (800494c <HAL_ADC_ConfigChannel+0x854>)
 800490a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800490e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004912:	4619      	mov	r1, r3
 8004914:	4610      	mov	r0, r2
 8004916:	f7fe fb96 	bl	8003046 <LL_ADC_SetCommonPathInternalCh>
 800491a:	e00c      	b.n	8004936 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004920:	f043 0220 	orr.w	r2, r3, #32
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8004928:	2301      	movs	r3, #1
 800492a:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 800492e:	e002      	b.n	8004936 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004930:	bf00      	nop
 8004932:	e000      	b.n	8004936 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004934:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2200      	movs	r2, #0
 800493a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800493e:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8004942:	4618      	mov	r0, r3
 8004944:	37d8      	adds	r7, #216	; 0xd8
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}
 800494a:	bf00      	nop
 800494c:	50000700 	.word	0x50000700
 8004950:	c3210000 	.word	0xc3210000
 8004954:	90c00010 	.word	0x90c00010
 8004958:	50000600 	.word	0x50000600
 800495c:	50000100 	.word	0x50000100
 8004960:	50000300 	.word	0x50000300
 8004964:	20000004 	.word	0x20000004
 8004968:	053e2d63 	.word	0x053e2d63
 800496c:	c7520000 	.word	0xc7520000
 8004970:	50000500 	.word	0x50000500
 8004974:	cb840000 	.word	0xcb840000

08004978 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b084      	sub	sp, #16
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4618      	mov	r0, r3
 8004986:	f7fe fd55 	bl	8003434 <LL_ADC_IsEnabled>
 800498a:	4603      	mov	r3, r0
 800498c:	2b00      	cmp	r3, #0
 800498e:	d14d      	bne.n	8004a2c <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	689a      	ldr	r2, [r3, #8]
 8004996:	4b28      	ldr	r3, [pc, #160]	; (8004a38 <ADC_Enable+0xc0>)
 8004998:	4013      	ands	r3, r2
 800499a:	2b00      	cmp	r3, #0
 800499c:	d00d      	beq.n	80049ba <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049a2:	f043 0210 	orr.w	r2, r3, #16
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80049ae:	f043 0201 	orr.w	r2, r3, #1
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 80049b6:	2301      	movs	r3, #1
 80049b8:	e039      	b.n	8004a2e <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	4618      	mov	r0, r3
 80049c0:	f7fe fd10 	bl	80033e4 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80049c4:	f7fe fab2 	bl	8002f2c <HAL_GetTick>
 80049c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80049ca:	e028      	b.n	8004a1e <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4618      	mov	r0, r3
 80049d2:	f7fe fd2f 	bl	8003434 <LL_ADC_IsEnabled>
 80049d6:	4603      	mov	r3, r0
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d104      	bne.n	80049e6 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	4618      	mov	r0, r3
 80049e2:	f7fe fcff 	bl	80033e4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80049e6:	f7fe faa1 	bl	8002f2c <HAL_GetTick>
 80049ea:	4602      	mov	r2, r0
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	1ad3      	subs	r3, r2, r3
 80049f0:	2b02      	cmp	r3, #2
 80049f2:	d914      	bls.n	8004a1e <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f003 0301 	and.w	r3, r3, #1
 80049fe:	2b01      	cmp	r3, #1
 8004a00:	d00d      	beq.n	8004a1e <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a06:	f043 0210 	orr.w	r2, r3, #16
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a12:	f043 0201 	orr.w	r2, r3, #1
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	e007      	b.n	8004a2e <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f003 0301 	and.w	r3, r3, #1
 8004a28:	2b01      	cmp	r3, #1
 8004a2a:	d1cf      	bne.n	80049cc <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004a2c:	2300      	movs	r3, #0
}
 8004a2e:	4618      	mov	r0, r3
 8004a30:	3710      	adds	r7, #16
 8004a32:	46bd      	mov	sp, r7
 8004a34:	bd80      	pop	{r7, pc}
 8004a36:	bf00      	nop
 8004a38:	8000003f 	.word	0x8000003f

08004a3c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b084      	sub	sp, #16
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4618      	mov	r0, r3
 8004a4a:	f7fe fd06 	bl	800345a <LL_ADC_IsDisableOngoing>
 8004a4e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	4618      	mov	r0, r3
 8004a56:	f7fe fced 	bl	8003434 <LL_ADC_IsEnabled>
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d047      	beq.n	8004af0 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d144      	bne.n	8004af0 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	689b      	ldr	r3, [r3, #8]
 8004a6c:	f003 030d 	and.w	r3, r3, #13
 8004a70:	2b01      	cmp	r3, #1
 8004a72:	d10c      	bne.n	8004a8e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	4618      	mov	r0, r3
 8004a7a:	f7fe fcc7 	bl	800340c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	2203      	movs	r2, #3
 8004a84:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004a86:	f7fe fa51 	bl	8002f2c <HAL_GetTick>
 8004a8a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004a8c:	e029      	b.n	8004ae2 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a92:	f043 0210 	orr.w	r2, r3, #16
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a9e:	f043 0201 	orr.w	r2, r3, #1
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	e023      	b.n	8004af2 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004aaa:	f7fe fa3f 	bl	8002f2c <HAL_GetTick>
 8004aae:	4602      	mov	r2, r0
 8004ab0:	68bb      	ldr	r3, [r7, #8]
 8004ab2:	1ad3      	subs	r3, r2, r3
 8004ab4:	2b02      	cmp	r3, #2
 8004ab6:	d914      	bls.n	8004ae2 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	689b      	ldr	r3, [r3, #8]
 8004abe:	f003 0301 	and.w	r3, r3, #1
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d00d      	beq.n	8004ae2 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004aca:	f043 0210 	orr.w	r2, r3, #16
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ad6:	f043 0201 	orr.w	r2, r3, #1
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8004ade:	2301      	movs	r3, #1
 8004ae0:	e007      	b.n	8004af2 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	689b      	ldr	r3, [r3, #8]
 8004ae8:	f003 0301 	and.w	r3, r3, #1
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d1dc      	bne.n	8004aaa <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004af0:	2300      	movs	r3, #0
}
 8004af2:	4618      	mov	r0, r3
 8004af4:	3710      	adds	r7, #16
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bd80      	pop	{r7, pc}

08004afa <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004afa:	b580      	push	{r7, lr}
 8004afc:	b084      	sub	sp, #16
 8004afe:	af00      	add	r7, sp, #0
 8004b00:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b06:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b0c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d14b      	bne.n	8004bac <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b18:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f003 0308 	and.w	r3, r3, #8
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d021      	beq.n	8004b72 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	4618      	mov	r0, r3
 8004b34:	f7fe fb46 	bl	80031c4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004b38:	4603      	mov	r3, r0
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d032      	beq.n	8004ba4 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	68db      	ldr	r3, [r3, #12]
 8004b44:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d12b      	bne.n	8004ba4 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b50:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b5c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d11f      	bne.n	8004ba4 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b68:	f043 0201 	orr.w	r2, r3, #1
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	65da      	str	r2, [r3, #92]	; 0x5c
 8004b70:	e018      	b.n	8004ba4 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	68db      	ldr	r3, [r3, #12]
 8004b78:	f003 0302 	and.w	r3, r3, #2
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d111      	bne.n	8004ba4 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b84:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b90:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d105      	bne.n	8004ba4 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b9c:	f043 0201 	orr.w	r2, r3, #1
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004ba4:	68f8      	ldr	r0, [r7, #12]
 8004ba6:	f7ff fa7f 	bl	80040a8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004baa:	e00e      	b.n	8004bca <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bb0:	f003 0310 	and.w	r3, r3, #16
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d003      	beq.n	8004bc0 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8004bb8:	68f8      	ldr	r0, [r7, #12]
 8004bba:	f7ff fa93 	bl	80040e4 <HAL_ADC_ErrorCallback>
}
 8004bbe:	e004      	b.n	8004bca <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bc6:	6878      	ldr	r0, [r7, #4]
 8004bc8:	4798      	blx	r3
}
 8004bca:	bf00      	nop
 8004bcc:	3710      	adds	r7, #16
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bd80      	pop	{r7, pc}

08004bd2 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004bd2:	b580      	push	{r7, lr}
 8004bd4:	b084      	sub	sp, #16
 8004bd6:	af00      	add	r7, sp, #0
 8004bd8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bde:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004be0:	68f8      	ldr	r0, [r7, #12]
 8004be2:	f7ff fa6b 	bl	80040bc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004be6:	bf00      	nop
 8004be8:	3710      	adds	r7, #16
 8004bea:	46bd      	mov	sp, r7
 8004bec:	bd80      	pop	{r7, pc}

08004bee <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004bee:	b580      	push	{r7, lr}
 8004bf0:	b084      	sub	sp, #16
 8004bf2:	af00      	add	r7, sp, #0
 8004bf4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bfa:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c00:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c0c:	f043 0204 	orr.w	r2, r3, #4
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004c14:	68f8      	ldr	r0, [r7, #12]
 8004c16:	f7ff fa65 	bl	80040e4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004c1a:	bf00      	nop
 8004c1c:	3710      	adds	r7, #16
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bd80      	pop	{r7, pc}

08004c22 <LL_ADC_IsEnabled>:
{
 8004c22:	b480      	push	{r7}
 8004c24:	b083      	sub	sp, #12
 8004c26:	af00      	add	r7, sp, #0
 8004c28:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	689b      	ldr	r3, [r3, #8]
 8004c2e:	f003 0301 	and.w	r3, r3, #1
 8004c32:	2b01      	cmp	r3, #1
 8004c34:	d101      	bne.n	8004c3a <LL_ADC_IsEnabled+0x18>
 8004c36:	2301      	movs	r3, #1
 8004c38:	e000      	b.n	8004c3c <LL_ADC_IsEnabled+0x1a>
 8004c3a:	2300      	movs	r3, #0
}
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	370c      	adds	r7, #12
 8004c40:	46bd      	mov	sp, r7
 8004c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c46:	4770      	bx	lr

08004c48 <LL_ADC_StartCalibration>:
{
 8004c48:	b480      	push	{r7}
 8004c4a:	b083      	sub	sp, #12
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
 8004c50:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	689b      	ldr	r3, [r3, #8]
 8004c56:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8004c5a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004c5e:	683a      	ldr	r2, [r7, #0]
 8004c60:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004c64:	4313      	orrs	r3, r2
 8004c66:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	609a      	str	r2, [r3, #8]
}
 8004c6e:	bf00      	nop
 8004c70:	370c      	adds	r7, #12
 8004c72:	46bd      	mov	sp, r7
 8004c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c78:	4770      	bx	lr

08004c7a <LL_ADC_IsCalibrationOnGoing>:
{
 8004c7a:	b480      	push	{r7}
 8004c7c:	b083      	sub	sp, #12
 8004c7e:	af00      	add	r7, sp, #0
 8004c80:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	689b      	ldr	r3, [r3, #8]
 8004c86:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004c8a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004c8e:	d101      	bne.n	8004c94 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8004c90:	2301      	movs	r3, #1
 8004c92:	e000      	b.n	8004c96 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8004c94:	2300      	movs	r3, #0
}
 8004c96:	4618      	mov	r0, r3
 8004c98:	370c      	adds	r7, #12
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca0:	4770      	bx	lr

08004ca2 <LL_ADC_REG_IsConversionOngoing>:
{
 8004ca2:	b480      	push	{r7}
 8004ca4:	b083      	sub	sp, #12
 8004ca6:	af00      	add	r7, sp, #0
 8004ca8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	689b      	ldr	r3, [r3, #8]
 8004cae:	f003 0304 	and.w	r3, r3, #4
 8004cb2:	2b04      	cmp	r3, #4
 8004cb4:	d101      	bne.n	8004cba <LL_ADC_REG_IsConversionOngoing+0x18>
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	e000      	b.n	8004cbc <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004cba:	2300      	movs	r3, #0
}
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	370c      	adds	r7, #12
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc6:	4770      	bx	lr

08004cc8 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b084      	sub	sp, #16
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]
 8004cd0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8004cdc:	2b01      	cmp	r3, #1
 8004cde:	d101      	bne.n	8004ce4 <HAL_ADCEx_Calibration_Start+0x1c>
 8004ce0:	2302      	movs	r3, #2
 8004ce2:	e04d      	b.n	8004d80 <HAL_ADCEx_Calibration_Start+0xb8>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8004cec:	6878      	ldr	r0, [r7, #4]
 8004cee:	f7ff fea5 	bl	8004a3c <ADC_Disable>
 8004cf2:	4603      	mov	r3, r0
 8004cf4:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8004cf6:	7bfb      	ldrb	r3, [r7, #15]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d136      	bne.n	8004d6a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d00:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004d04:	f023 0302 	bic.w	r3, r3, #2
 8004d08:	f043 0202 	orr.w	r2, r3, #2
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	65da      	str	r2, [r3, #92]	; 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	6839      	ldr	r1, [r7, #0]
 8004d16:	4618      	mov	r0, r3
 8004d18:	f7ff ff96 	bl	8004c48 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004d1c:	e014      	b.n	8004d48 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8004d1e:	68bb      	ldr	r3, [r7, #8]
 8004d20:	3301      	adds	r3, #1
 8004d22:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004d24:	68bb      	ldr	r3, [r7, #8]
 8004d26:	4a18      	ldr	r2, [pc, #96]	; (8004d88 <HAL_ADCEx_Calibration_Start+0xc0>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d90d      	bls.n	8004d48 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d30:	f023 0312 	bic.w	r3, r3, #18
 8004d34:	f043 0210 	orr.w	r2, r3, #16
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	65da      	str	r2, [r3, #92]	; 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2200      	movs	r2, #0
 8004d40:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8004d44:	2301      	movs	r3, #1
 8004d46:	e01b      	b.n	8004d80 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	f7ff ff94 	bl	8004c7a <LL_ADC_IsCalibrationOnGoing>
 8004d52:	4603      	mov	r3, r0
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d1e2      	bne.n	8004d1e <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d5c:	f023 0303 	bic.w	r3, r3, #3
 8004d60:	f043 0201 	orr.w	r2, r3, #1
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	65da      	str	r2, [r3, #92]	; 0x5c
 8004d68:	e005      	b.n	8004d76 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d6e:	f043 0210 	orr.w	r2, r3, #16
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2200      	movs	r2, #0
 8004d7a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8004d7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d80:	4618      	mov	r0, r3
 8004d82:	3710      	adds	r7, #16
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bd80      	pop	{r7, pc}
 8004d88:	0004de01 	.word	0x0004de01

08004d8c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b083      	sub	sp, #12
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8004d94:	bf00      	nop
 8004d96:	370c      	adds	r7, #12
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9e:	4770      	bx	lr

08004da0 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8004da0:	b480      	push	{r7}
 8004da2:	b083      	sub	sp, #12
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8004da8:	bf00      	nop
 8004daa:	370c      	adds	r7, #12
 8004dac:	46bd      	mov	sp, r7
 8004dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db2:	4770      	bx	lr

08004db4 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8004db4:	b480      	push	{r7}
 8004db6:	b083      	sub	sp, #12
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004dbc:	bf00      	nop
 8004dbe:	370c      	adds	r7, #12
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc6:	4770      	bx	lr

08004dc8 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8004dc8:	b480      	push	{r7}
 8004dca:	b083      	sub	sp, #12
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004dd0:	bf00      	nop
 8004dd2:	370c      	adds	r7, #12
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dda:	4770      	bx	lr

08004ddc <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	b083      	sub	sp, #12
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004de4:	bf00      	nop
 8004de6:	370c      	adds	r7, #12
 8004de8:	46bd      	mov	sp, r7
 8004dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dee:	4770      	bx	lr

08004df0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004df0:	b590      	push	{r4, r7, lr}
 8004df2:	b0a1      	sub	sp, #132	; 0x84
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
 8004df8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8004e06:	2b01      	cmp	r3, #1
 8004e08:	d101      	bne.n	8004e0e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004e0a:	2302      	movs	r3, #2
 8004e0c:	e0e7      	b.n	8004fde <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2201      	movs	r2, #1
 8004e12:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8004e16:	2300      	movs	r3, #0
 8004e18:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004e26:	d102      	bne.n	8004e2e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004e28:	4b6f      	ldr	r3, [pc, #444]	; (8004fe8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004e2a:	60bb      	str	r3, [r7, #8]
 8004e2c:	e009      	b.n	8004e42 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	4a6e      	ldr	r2, [pc, #440]	; (8004fec <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004e34:	4293      	cmp	r3, r2
 8004e36:	d102      	bne.n	8004e3e <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8004e38:	4b6d      	ldr	r3, [pc, #436]	; (8004ff0 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004e3a:	60bb      	str	r3, [r7, #8]
 8004e3c:	e001      	b.n	8004e42 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8004e3e:	2300      	movs	r3, #0
 8004e40:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8004e42:	68bb      	ldr	r3, [r7, #8]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d10b      	bne.n	8004e60 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e4c:	f043 0220 	orr.w	r2, r3, #32
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2200      	movs	r2, #0
 8004e58:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	e0be      	b.n	8004fde <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8004e60:	68bb      	ldr	r3, [r7, #8]
 8004e62:	4618      	mov	r0, r3
 8004e64:	f7ff ff1d 	bl	8004ca2 <LL_ADC_REG_IsConversionOngoing>
 8004e68:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	4618      	mov	r0, r3
 8004e70:	f7ff ff17 	bl	8004ca2 <LL_ADC_REG_IsConversionOngoing>
 8004e74:	4603      	mov	r3, r0
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	f040 80a0 	bne.w	8004fbc <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8004e7c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	f040 809c 	bne.w	8004fbc <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004e8c:	d004      	beq.n	8004e98 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4a55      	ldr	r2, [pc, #340]	; (8004fe8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004e94:	4293      	cmp	r3, r2
 8004e96:	d101      	bne.n	8004e9c <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8004e98:	4b56      	ldr	r3, [pc, #344]	; (8004ff4 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8004e9a:	e000      	b.n	8004e9e <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8004e9c:	4b56      	ldr	r3, [pc, #344]	; (8004ff8 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8004e9e:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d04b      	beq.n	8004f40 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004ea8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004eaa:	689b      	ldr	r3, [r3, #8]
 8004eac:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	6859      	ldr	r1, [r3, #4]
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004eba:	035b      	lsls	r3, r3, #13
 8004ebc:	430b      	orrs	r3, r1
 8004ebe:	431a      	orrs	r2, r3
 8004ec0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004ec2:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004ecc:	d004      	beq.n	8004ed8 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	4a45      	ldr	r2, [pc, #276]	; (8004fe8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004ed4:	4293      	cmp	r3, r2
 8004ed6:	d10f      	bne.n	8004ef8 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8004ed8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8004edc:	f7ff fea1 	bl	8004c22 <LL_ADC_IsEnabled>
 8004ee0:	4604      	mov	r4, r0
 8004ee2:	4841      	ldr	r0, [pc, #260]	; (8004fe8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004ee4:	f7ff fe9d 	bl	8004c22 <LL_ADC_IsEnabled>
 8004ee8:	4603      	mov	r3, r0
 8004eea:	4323      	orrs	r3, r4
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	bf0c      	ite	eq
 8004ef0:	2301      	moveq	r3, #1
 8004ef2:	2300      	movne	r3, #0
 8004ef4:	b2db      	uxtb	r3, r3
 8004ef6:	e012      	b.n	8004f1e <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8004ef8:	483c      	ldr	r0, [pc, #240]	; (8004fec <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004efa:	f7ff fe92 	bl	8004c22 <LL_ADC_IsEnabled>
 8004efe:	4604      	mov	r4, r0
 8004f00:	483b      	ldr	r0, [pc, #236]	; (8004ff0 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004f02:	f7ff fe8e 	bl	8004c22 <LL_ADC_IsEnabled>
 8004f06:	4603      	mov	r3, r0
 8004f08:	431c      	orrs	r4, r3
 8004f0a:	483c      	ldr	r0, [pc, #240]	; (8004ffc <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8004f0c:	f7ff fe89 	bl	8004c22 <LL_ADC_IsEnabled>
 8004f10:	4603      	mov	r3, r0
 8004f12:	4323      	orrs	r3, r4
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	bf0c      	ite	eq
 8004f18:	2301      	moveq	r3, #1
 8004f1a:	2300      	movne	r3, #0
 8004f1c:	b2db      	uxtb	r3, r3
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d056      	beq.n	8004fd0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004f22:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004f24:	689b      	ldr	r3, [r3, #8]
 8004f26:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8004f2a:	f023 030f 	bic.w	r3, r3, #15
 8004f2e:	683a      	ldr	r2, [r7, #0]
 8004f30:	6811      	ldr	r1, [r2, #0]
 8004f32:	683a      	ldr	r2, [r7, #0]
 8004f34:	6892      	ldr	r2, [r2, #8]
 8004f36:	430a      	orrs	r2, r1
 8004f38:	431a      	orrs	r2, r3
 8004f3a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004f3c:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004f3e:	e047      	b.n	8004fd0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004f40:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004f42:	689b      	ldr	r3, [r3, #8]
 8004f44:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004f48:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004f4a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004f54:	d004      	beq.n	8004f60 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	4a23      	ldr	r2, [pc, #140]	; (8004fe8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d10f      	bne.n	8004f80 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8004f60:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8004f64:	f7ff fe5d 	bl	8004c22 <LL_ADC_IsEnabled>
 8004f68:	4604      	mov	r4, r0
 8004f6a:	481f      	ldr	r0, [pc, #124]	; (8004fe8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004f6c:	f7ff fe59 	bl	8004c22 <LL_ADC_IsEnabled>
 8004f70:	4603      	mov	r3, r0
 8004f72:	4323      	orrs	r3, r4
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	bf0c      	ite	eq
 8004f78:	2301      	moveq	r3, #1
 8004f7a:	2300      	movne	r3, #0
 8004f7c:	b2db      	uxtb	r3, r3
 8004f7e:	e012      	b.n	8004fa6 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8004f80:	481a      	ldr	r0, [pc, #104]	; (8004fec <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004f82:	f7ff fe4e 	bl	8004c22 <LL_ADC_IsEnabled>
 8004f86:	4604      	mov	r4, r0
 8004f88:	4819      	ldr	r0, [pc, #100]	; (8004ff0 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004f8a:	f7ff fe4a 	bl	8004c22 <LL_ADC_IsEnabled>
 8004f8e:	4603      	mov	r3, r0
 8004f90:	431c      	orrs	r4, r3
 8004f92:	481a      	ldr	r0, [pc, #104]	; (8004ffc <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8004f94:	f7ff fe45 	bl	8004c22 <LL_ADC_IsEnabled>
 8004f98:	4603      	mov	r3, r0
 8004f9a:	4323      	orrs	r3, r4
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	bf0c      	ite	eq
 8004fa0:	2301      	moveq	r3, #1
 8004fa2:	2300      	movne	r3, #0
 8004fa4:	b2db      	uxtb	r3, r3
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d012      	beq.n	8004fd0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004faa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004fac:	689b      	ldr	r3, [r3, #8]
 8004fae:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8004fb2:	f023 030f 	bic.w	r3, r3, #15
 8004fb6:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8004fb8:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004fba:	e009      	b.n	8004fd0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fc0:	f043 0220 	orr.w	r2, r3, #32
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8004fc8:	2301      	movs	r3, #1
 8004fca:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8004fce:	e000      	b.n	8004fd2 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004fd0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8004fda:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8004fde:	4618      	mov	r0, r3
 8004fe0:	3784      	adds	r7, #132	; 0x84
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	bd90      	pop	{r4, r7, pc}
 8004fe6:	bf00      	nop
 8004fe8:	50000100 	.word	0x50000100
 8004fec:	50000400 	.word	0x50000400
 8004ff0:	50000500 	.word	0x50000500
 8004ff4:	50000300 	.word	0x50000300
 8004ff8:	50000700 	.word	0x50000700
 8004ffc:	50000600 	.word	0x50000600

08005000 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005000:	b480      	push	{r7}
 8005002:	b085      	sub	sp, #20
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	f003 0307 	and.w	r3, r3, #7
 800500e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005010:	4b0c      	ldr	r3, [pc, #48]	; (8005044 <__NVIC_SetPriorityGrouping+0x44>)
 8005012:	68db      	ldr	r3, [r3, #12]
 8005014:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005016:	68ba      	ldr	r2, [r7, #8]
 8005018:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800501c:	4013      	ands	r3, r2
 800501e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005024:	68bb      	ldr	r3, [r7, #8]
 8005026:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005028:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800502c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005030:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005032:	4a04      	ldr	r2, [pc, #16]	; (8005044 <__NVIC_SetPriorityGrouping+0x44>)
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	60d3      	str	r3, [r2, #12]
}
 8005038:	bf00      	nop
 800503a:	3714      	adds	r7, #20
 800503c:	46bd      	mov	sp, r7
 800503e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005042:	4770      	bx	lr
 8005044:	e000ed00 	.word	0xe000ed00

08005048 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005048:	b480      	push	{r7}
 800504a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800504c:	4b04      	ldr	r3, [pc, #16]	; (8005060 <__NVIC_GetPriorityGrouping+0x18>)
 800504e:	68db      	ldr	r3, [r3, #12]
 8005050:	0a1b      	lsrs	r3, r3, #8
 8005052:	f003 0307 	and.w	r3, r3, #7
}
 8005056:	4618      	mov	r0, r3
 8005058:	46bd      	mov	sp, r7
 800505a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505e:	4770      	bx	lr
 8005060:	e000ed00 	.word	0xe000ed00

08005064 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005064:	b480      	push	{r7}
 8005066:	b083      	sub	sp, #12
 8005068:	af00      	add	r7, sp, #0
 800506a:	4603      	mov	r3, r0
 800506c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800506e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005072:	2b00      	cmp	r3, #0
 8005074:	db0b      	blt.n	800508e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005076:	79fb      	ldrb	r3, [r7, #7]
 8005078:	f003 021f 	and.w	r2, r3, #31
 800507c:	4907      	ldr	r1, [pc, #28]	; (800509c <__NVIC_EnableIRQ+0x38>)
 800507e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005082:	095b      	lsrs	r3, r3, #5
 8005084:	2001      	movs	r0, #1
 8005086:	fa00 f202 	lsl.w	r2, r0, r2
 800508a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800508e:	bf00      	nop
 8005090:	370c      	adds	r7, #12
 8005092:	46bd      	mov	sp, r7
 8005094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005098:	4770      	bx	lr
 800509a:	bf00      	nop
 800509c:	e000e100 	.word	0xe000e100

080050a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80050a0:	b480      	push	{r7}
 80050a2:	b083      	sub	sp, #12
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	4603      	mov	r3, r0
 80050a8:	6039      	str	r1, [r7, #0]
 80050aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80050ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	db0a      	blt.n	80050ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	b2da      	uxtb	r2, r3
 80050b8:	490c      	ldr	r1, [pc, #48]	; (80050ec <__NVIC_SetPriority+0x4c>)
 80050ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050be:	0112      	lsls	r2, r2, #4
 80050c0:	b2d2      	uxtb	r2, r2
 80050c2:	440b      	add	r3, r1
 80050c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80050c8:	e00a      	b.n	80050e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	b2da      	uxtb	r2, r3
 80050ce:	4908      	ldr	r1, [pc, #32]	; (80050f0 <__NVIC_SetPriority+0x50>)
 80050d0:	79fb      	ldrb	r3, [r7, #7]
 80050d2:	f003 030f 	and.w	r3, r3, #15
 80050d6:	3b04      	subs	r3, #4
 80050d8:	0112      	lsls	r2, r2, #4
 80050da:	b2d2      	uxtb	r2, r2
 80050dc:	440b      	add	r3, r1
 80050de:	761a      	strb	r2, [r3, #24]
}
 80050e0:	bf00      	nop
 80050e2:	370c      	adds	r7, #12
 80050e4:	46bd      	mov	sp, r7
 80050e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ea:	4770      	bx	lr
 80050ec:	e000e100 	.word	0xe000e100
 80050f0:	e000ed00 	.word	0xe000ed00

080050f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80050f4:	b480      	push	{r7}
 80050f6:	b089      	sub	sp, #36	; 0x24
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	60f8      	str	r0, [r7, #12]
 80050fc:	60b9      	str	r1, [r7, #8]
 80050fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	f003 0307 	and.w	r3, r3, #7
 8005106:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005108:	69fb      	ldr	r3, [r7, #28]
 800510a:	f1c3 0307 	rsb	r3, r3, #7
 800510e:	2b04      	cmp	r3, #4
 8005110:	bf28      	it	cs
 8005112:	2304      	movcs	r3, #4
 8005114:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005116:	69fb      	ldr	r3, [r7, #28]
 8005118:	3304      	adds	r3, #4
 800511a:	2b06      	cmp	r3, #6
 800511c:	d902      	bls.n	8005124 <NVIC_EncodePriority+0x30>
 800511e:	69fb      	ldr	r3, [r7, #28]
 8005120:	3b03      	subs	r3, #3
 8005122:	e000      	b.n	8005126 <NVIC_EncodePriority+0x32>
 8005124:	2300      	movs	r3, #0
 8005126:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005128:	f04f 32ff 	mov.w	r2, #4294967295
 800512c:	69bb      	ldr	r3, [r7, #24]
 800512e:	fa02 f303 	lsl.w	r3, r2, r3
 8005132:	43da      	mvns	r2, r3
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	401a      	ands	r2, r3
 8005138:	697b      	ldr	r3, [r7, #20]
 800513a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800513c:	f04f 31ff 	mov.w	r1, #4294967295
 8005140:	697b      	ldr	r3, [r7, #20]
 8005142:	fa01 f303 	lsl.w	r3, r1, r3
 8005146:	43d9      	mvns	r1, r3
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800514c:	4313      	orrs	r3, r2
         );
}
 800514e:	4618      	mov	r0, r3
 8005150:	3724      	adds	r7, #36	; 0x24
 8005152:	46bd      	mov	sp, r7
 8005154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005158:	4770      	bx	lr
	...

0800515c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b082      	sub	sp, #8
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	3b01      	subs	r3, #1
 8005168:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800516c:	d301      	bcc.n	8005172 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800516e:	2301      	movs	r3, #1
 8005170:	e00f      	b.n	8005192 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005172:	4a0a      	ldr	r2, [pc, #40]	; (800519c <SysTick_Config+0x40>)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	3b01      	subs	r3, #1
 8005178:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800517a:	210f      	movs	r1, #15
 800517c:	f04f 30ff 	mov.w	r0, #4294967295
 8005180:	f7ff ff8e 	bl	80050a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005184:	4b05      	ldr	r3, [pc, #20]	; (800519c <SysTick_Config+0x40>)
 8005186:	2200      	movs	r2, #0
 8005188:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800518a:	4b04      	ldr	r3, [pc, #16]	; (800519c <SysTick_Config+0x40>)
 800518c:	2207      	movs	r2, #7
 800518e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005190:	2300      	movs	r3, #0
}
 8005192:	4618      	mov	r0, r3
 8005194:	3708      	adds	r7, #8
 8005196:	46bd      	mov	sp, r7
 8005198:	bd80      	pop	{r7, pc}
 800519a:	bf00      	nop
 800519c:	e000e010 	.word	0xe000e010

080051a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b082      	sub	sp, #8
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80051a8:	6878      	ldr	r0, [r7, #4]
 80051aa:	f7ff ff29 	bl	8005000 <__NVIC_SetPriorityGrouping>
}
 80051ae:	bf00      	nop
 80051b0:	3708      	adds	r7, #8
 80051b2:	46bd      	mov	sp, r7
 80051b4:	bd80      	pop	{r7, pc}

080051b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80051b6:	b580      	push	{r7, lr}
 80051b8:	b086      	sub	sp, #24
 80051ba:	af00      	add	r7, sp, #0
 80051bc:	4603      	mov	r3, r0
 80051be:	60b9      	str	r1, [r7, #8]
 80051c0:	607a      	str	r2, [r7, #4]
 80051c2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80051c4:	f7ff ff40 	bl	8005048 <__NVIC_GetPriorityGrouping>
 80051c8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80051ca:	687a      	ldr	r2, [r7, #4]
 80051cc:	68b9      	ldr	r1, [r7, #8]
 80051ce:	6978      	ldr	r0, [r7, #20]
 80051d0:	f7ff ff90 	bl	80050f4 <NVIC_EncodePriority>
 80051d4:	4602      	mov	r2, r0
 80051d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80051da:	4611      	mov	r1, r2
 80051dc:	4618      	mov	r0, r3
 80051de:	f7ff ff5f 	bl	80050a0 <__NVIC_SetPriority>
}
 80051e2:	bf00      	nop
 80051e4:	3718      	adds	r7, #24
 80051e6:	46bd      	mov	sp, r7
 80051e8:	bd80      	pop	{r7, pc}

080051ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80051ea:	b580      	push	{r7, lr}
 80051ec:	b082      	sub	sp, #8
 80051ee:	af00      	add	r7, sp, #0
 80051f0:	4603      	mov	r3, r0
 80051f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80051f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051f8:	4618      	mov	r0, r3
 80051fa:	f7ff ff33 	bl	8005064 <__NVIC_EnableIRQ>
}
 80051fe:	bf00      	nop
 8005200:	3708      	adds	r7, #8
 8005202:	46bd      	mov	sp, r7
 8005204:	bd80      	pop	{r7, pc}

08005206 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005206:	b580      	push	{r7, lr}
 8005208:	b082      	sub	sp, #8
 800520a:	af00      	add	r7, sp, #0
 800520c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800520e:	6878      	ldr	r0, [r7, #4]
 8005210:	f7ff ffa4 	bl	800515c <SysTick_Config>
 8005214:	4603      	mov	r3, r0
}
 8005216:	4618      	mov	r0, r3
 8005218:	3708      	adds	r7, #8
 800521a:	46bd      	mov	sp, r7
 800521c:	bd80      	pop	{r7, pc}
	...

08005220 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	b084      	sub	sp, #16
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d101      	bne.n	8005232 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800522e:	2301      	movs	r3, #1
 8005230:	e08d      	b.n	800534e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	461a      	mov	r2, r3
 8005238:	4b47      	ldr	r3, [pc, #284]	; (8005358 <HAL_DMA_Init+0x138>)
 800523a:	429a      	cmp	r2, r3
 800523c:	d80f      	bhi.n	800525e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	461a      	mov	r2, r3
 8005244:	4b45      	ldr	r3, [pc, #276]	; (800535c <HAL_DMA_Init+0x13c>)
 8005246:	4413      	add	r3, r2
 8005248:	4a45      	ldr	r2, [pc, #276]	; (8005360 <HAL_DMA_Init+0x140>)
 800524a:	fba2 2303 	umull	r2, r3, r2, r3
 800524e:	091b      	lsrs	r3, r3, #4
 8005250:	009a      	lsls	r2, r3, #2
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	4a42      	ldr	r2, [pc, #264]	; (8005364 <HAL_DMA_Init+0x144>)
 800525a:	641a      	str	r2, [r3, #64]	; 0x40
 800525c:	e00e      	b.n	800527c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	461a      	mov	r2, r3
 8005264:	4b40      	ldr	r3, [pc, #256]	; (8005368 <HAL_DMA_Init+0x148>)
 8005266:	4413      	add	r3, r2
 8005268:	4a3d      	ldr	r2, [pc, #244]	; (8005360 <HAL_DMA_Init+0x140>)
 800526a:	fba2 2303 	umull	r2, r3, r2, r3
 800526e:	091b      	lsrs	r3, r3, #4
 8005270:	009a      	lsls	r2, r3, #2
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	4a3c      	ldr	r2, [pc, #240]	; (800536c <HAL_DMA_Init+0x14c>)
 800527a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2202      	movs	r2, #2
 8005280:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8005292:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005296:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80052a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	691b      	ldr	r3, [r3, #16]
 80052a6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80052ac:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	699b      	ldr	r3, [r3, #24]
 80052b2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80052b8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6a1b      	ldr	r3, [r3, #32]
 80052be:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80052c0:	68fa      	ldr	r2, [r7, #12]
 80052c2:	4313      	orrs	r3, r2
 80052c4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	68fa      	ldr	r2, [r7, #12]
 80052cc:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80052ce:	6878      	ldr	r0, [r7, #4]
 80052d0:	f000 f9b6 	bl	8005640 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	689b      	ldr	r3, [r3, #8]
 80052d8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80052dc:	d102      	bne.n	80052e4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2200      	movs	r2, #0
 80052e2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	685a      	ldr	r2, [r3, #4]
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80052ec:	b2d2      	uxtb	r2, r2
 80052ee:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80052f4:	687a      	ldr	r2, [r7, #4]
 80052f6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80052f8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	685b      	ldr	r3, [r3, #4]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d010      	beq.n	8005324 <HAL_DMA_Init+0x104>
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	685b      	ldr	r3, [r3, #4]
 8005306:	2b04      	cmp	r3, #4
 8005308:	d80c      	bhi.n	8005324 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800530a:	6878      	ldr	r0, [r7, #4]
 800530c:	f000 f9d6 	bl	80056bc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005314:	2200      	movs	r2, #0
 8005316:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800531c:	687a      	ldr	r2, [r7, #4]
 800531e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8005320:	605a      	str	r2, [r3, #4]
 8005322:	e008      	b.n	8005336 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2200      	movs	r2, #0
 8005328:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2200      	movs	r2, #0
 800532e:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2200      	movs	r2, #0
 8005334:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2200      	movs	r2, #0
 800533a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2201      	movs	r2, #1
 8005340:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2200      	movs	r2, #0
 8005348:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800534c:	2300      	movs	r3, #0
}
 800534e:	4618      	mov	r0, r3
 8005350:	3710      	adds	r7, #16
 8005352:	46bd      	mov	sp, r7
 8005354:	bd80      	pop	{r7, pc}
 8005356:	bf00      	nop
 8005358:	40020407 	.word	0x40020407
 800535c:	bffdfff8 	.word	0xbffdfff8
 8005360:	cccccccd 	.word	0xcccccccd
 8005364:	40020000 	.word	0x40020000
 8005368:	bffdfbf8 	.word	0xbffdfbf8
 800536c:	40020400 	.word	0x40020400

08005370 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b086      	sub	sp, #24
 8005374:	af00      	add	r7, sp, #0
 8005376:	60f8      	str	r0, [r7, #12]
 8005378:	60b9      	str	r1, [r7, #8]
 800537a:	607a      	str	r2, [r7, #4]
 800537c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800537e:	2300      	movs	r3, #0
 8005380:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005388:	2b01      	cmp	r3, #1
 800538a:	d101      	bne.n	8005390 <HAL_DMA_Start_IT+0x20>
 800538c:	2302      	movs	r3, #2
 800538e:	e066      	b.n	800545e <HAL_DMA_Start_IT+0xee>
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	2201      	movs	r2, #1
 8005394:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800539e:	b2db      	uxtb	r3, r3
 80053a0:	2b01      	cmp	r3, #1
 80053a2:	d155      	bne.n	8005450 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	2202      	movs	r2, #2
 80053a8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	2200      	movs	r2, #0
 80053b0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	681a      	ldr	r2, [r3, #0]
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f022 0201 	bic.w	r2, r2, #1
 80053c0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	687a      	ldr	r2, [r7, #4]
 80053c6:	68b9      	ldr	r1, [r7, #8]
 80053c8:	68f8      	ldr	r0, [r7, #12]
 80053ca:	f000 f8fb 	bl	80055c4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d008      	beq.n	80053e8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	681a      	ldr	r2, [r3, #0]
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f042 020e 	orr.w	r2, r2, #14
 80053e4:	601a      	str	r2, [r3, #0]
 80053e6:	e00f      	b.n	8005408 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	681a      	ldr	r2, [r3, #0]
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f022 0204 	bic.w	r2, r2, #4
 80053f6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	681a      	ldr	r2, [r3, #0]
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f042 020a 	orr.w	r2, r2, #10
 8005406:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005412:	2b00      	cmp	r3, #0
 8005414:	d007      	beq.n	8005426 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800541a:	681a      	ldr	r2, [r3, #0]
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005420:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005424:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800542a:	2b00      	cmp	r3, #0
 800542c:	d007      	beq.n	800543e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005432:	681a      	ldr	r2, [r3, #0]
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005438:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800543c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	681a      	ldr	r2, [r3, #0]
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f042 0201 	orr.w	r2, r2, #1
 800544c:	601a      	str	r2, [r3, #0]
 800544e:	e005      	b.n	800545c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	2200      	movs	r2, #0
 8005454:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005458:	2302      	movs	r3, #2
 800545a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800545c:	7dfb      	ldrb	r3, [r7, #23]
}
 800545e:	4618      	mov	r0, r3
 8005460:	3718      	adds	r7, #24
 8005462:	46bd      	mov	sp, r7
 8005464:	bd80      	pop	{r7, pc}

08005466 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005466:	b580      	push	{r7, lr}
 8005468:	b084      	sub	sp, #16
 800546a:	af00      	add	r7, sp, #0
 800546c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005482:	f003 031f 	and.w	r3, r3, #31
 8005486:	2204      	movs	r2, #4
 8005488:	409a      	lsls	r2, r3
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	4013      	ands	r3, r2
 800548e:	2b00      	cmp	r3, #0
 8005490:	d026      	beq.n	80054e0 <HAL_DMA_IRQHandler+0x7a>
 8005492:	68bb      	ldr	r3, [r7, #8]
 8005494:	f003 0304 	and.w	r3, r3, #4
 8005498:	2b00      	cmp	r3, #0
 800549a:	d021      	beq.n	80054e0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f003 0320 	and.w	r3, r3, #32
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d107      	bne.n	80054ba <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	681a      	ldr	r2, [r3, #0]
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f022 0204 	bic.w	r2, r2, #4
 80054b8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054be:	f003 021f 	and.w	r2, r3, #31
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054c6:	2104      	movs	r1, #4
 80054c8:	fa01 f202 	lsl.w	r2, r1, r2
 80054cc:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d071      	beq.n	80055ba <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054da:	6878      	ldr	r0, [r7, #4]
 80054dc:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80054de:	e06c      	b.n	80055ba <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054e4:	f003 031f 	and.w	r3, r3, #31
 80054e8:	2202      	movs	r2, #2
 80054ea:	409a      	lsls	r2, r3
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	4013      	ands	r3, r2
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d02e      	beq.n	8005552 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80054f4:	68bb      	ldr	r3, [r7, #8]
 80054f6:	f003 0302 	and.w	r3, r3, #2
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d029      	beq.n	8005552 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f003 0320 	and.w	r3, r3, #32
 8005508:	2b00      	cmp	r3, #0
 800550a:	d10b      	bne.n	8005524 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	681a      	ldr	r2, [r3, #0]
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f022 020a 	bic.w	r2, r2, #10
 800551a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2201      	movs	r2, #1
 8005520:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005528:	f003 021f 	and.w	r2, r3, #31
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005530:	2102      	movs	r1, #2
 8005532:	fa01 f202 	lsl.w	r2, r1, r2
 8005536:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2200      	movs	r2, #0
 800553c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005544:	2b00      	cmp	r3, #0
 8005546:	d038      	beq.n	80055ba <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800554c:	6878      	ldr	r0, [r7, #4]
 800554e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8005550:	e033      	b.n	80055ba <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005556:	f003 031f 	and.w	r3, r3, #31
 800555a:	2208      	movs	r2, #8
 800555c:	409a      	lsls	r2, r3
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	4013      	ands	r3, r2
 8005562:	2b00      	cmp	r3, #0
 8005564:	d02a      	beq.n	80055bc <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8005566:	68bb      	ldr	r3, [r7, #8]
 8005568:	f003 0308 	and.w	r3, r3, #8
 800556c:	2b00      	cmp	r3, #0
 800556e:	d025      	beq.n	80055bc <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	681a      	ldr	r2, [r3, #0]
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f022 020e 	bic.w	r2, r2, #14
 800557e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005584:	f003 021f 	and.w	r2, r3, #31
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800558c:	2101      	movs	r1, #1
 800558e:	fa01 f202 	lsl.w	r2, r1, r2
 8005592:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2201      	movs	r2, #1
 8005598:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2201      	movs	r2, #1
 800559e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2200      	movs	r2, #0
 80055a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d004      	beq.n	80055bc <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055b6:	6878      	ldr	r0, [r7, #4]
 80055b8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80055ba:	bf00      	nop
 80055bc:	bf00      	nop
}
 80055be:	3710      	adds	r7, #16
 80055c0:	46bd      	mov	sp, r7
 80055c2:	bd80      	pop	{r7, pc}

080055c4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80055c4:	b480      	push	{r7}
 80055c6:	b085      	sub	sp, #20
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	60f8      	str	r0, [r7, #12]
 80055cc:	60b9      	str	r1, [r7, #8]
 80055ce:	607a      	str	r2, [r7, #4]
 80055d0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055d6:	68fa      	ldr	r2, [r7, #12]
 80055d8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80055da:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d004      	beq.n	80055ee <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055e8:	68fa      	ldr	r2, [r7, #12]
 80055ea:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80055ec:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055f2:	f003 021f 	and.w	r2, r3, #31
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055fa:	2101      	movs	r1, #1
 80055fc:	fa01 f202 	lsl.w	r2, r1, r2
 8005600:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	683a      	ldr	r2, [r7, #0]
 8005608:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	689b      	ldr	r3, [r3, #8]
 800560e:	2b10      	cmp	r3, #16
 8005610:	d108      	bne.n	8005624 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	687a      	ldr	r2, [r7, #4]
 8005618:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	68ba      	ldr	r2, [r7, #8]
 8005620:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005622:	e007      	b.n	8005634 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	68ba      	ldr	r2, [r7, #8]
 800562a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	687a      	ldr	r2, [r7, #4]
 8005632:	60da      	str	r2, [r3, #12]
}
 8005634:	bf00      	nop
 8005636:	3714      	adds	r7, #20
 8005638:	46bd      	mov	sp, r7
 800563a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563e:	4770      	bx	lr

08005640 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005640:	b480      	push	{r7}
 8005642:	b087      	sub	sp, #28
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	461a      	mov	r2, r3
 800564e:	4b16      	ldr	r3, [pc, #88]	; (80056a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8005650:	429a      	cmp	r2, r3
 8005652:	d802      	bhi.n	800565a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8005654:	4b15      	ldr	r3, [pc, #84]	; (80056ac <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8005656:	617b      	str	r3, [r7, #20]
 8005658:	e001      	b.n	800565e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800565a:	4b15      	ldr	r3, [pc, #84]	; (80056b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800565c:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800565e:	697b      	ldr	r3, [r7, #20]
 8005660:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	b2db      	uxtb	r3, r3
 8005668:	3b08      	subs	r3, #8
 800566a:	4a12      	ldr	r2, [pc, #72]	; (80056b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800566c:	fba2 2303 	umull	r2, r3, r2, r3
 8005670:	091b      	lsrs	r3, r3, #4
 8005672:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005678:	089b      	lsrs	r3, r3, #2
 800567a:	009a      	lsls	r2, r3, #2
 800567c:	693b      	ldr	r3, [r7, #16]
 800567e:	4413      	add	r3, r2
 8005680:	461a      	mov	r2, r3
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	4a0b      	ldr	r2, [pc, #44]	; (80056b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800568a:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	f003 031f 	and.w	r3, r3, #31
 8005692:	2201      	movs	r2, #1
 8005694:	409a      	lsls	r2, r3
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	651a      	str	r2, [r3, #80]	; 0x50
}
 800569a:	bf00      	nop
 800569c:	371c      	adds	r7, #28
 800569e:	46bd      	mov	sp, r7
 80056a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a4:	4770      	bx	lr
 80056a6:	bf00      	nop
 80056a8:	40020407 	.word	0x40020407
 80056ac:	40020800 	.word	0x40020800
 80056b0:	40020820 	.word	0x40020820
 80056b4:	cccccccd 	.word	0xcccccccd
 80056b8:	40020880 	.word	0x40020880

080056bc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80056bc:	b480      	push	{r7}
 80056be:	b085      	sub	sp, #20
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	685b      	ldr	r3, [r3, #4]
 80056c8:	b2db      	uxtb	r3, r3
 80056ca:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80056cc:	68fa      	ldr	r2, [r7, #12]
 80056ce:	4b0b      	ldr	r3, [pc, #44]	; (80056fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80056d0:	4413      	add	r3, r2
 80056d2:	009b      	lsls	r3, r3, #2
 80056d4:	461a      	mov	r2, r3
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	4a08      	ldr	r2, [pc, #32]	; (8005700 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80056de:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	3b01      	subs	r3, #1
 80056e4:	f003 031f 	and.w	r3, r3, #31
 80056e8:	2201      	movs	r2, #1
 80056ea:	409a      	lsls	r2, r3
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80056f0:	bf00      	nop
 80056f2:	3714      	adds	r7, #20
 80056f4:	46bd      	mov	sp, r7
 80056f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fa:	4770      	bx	lr
 80056fc:	1000823f 	.word	0x1000823f
 8005700:	40020940 	.word	0x40020940

08005704 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8005704:	b580      	push	{r7, lr}
 8005706:	b084      	sub	sp, #16
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d101      	bne.n	8005716 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8005712:	2301      	movs	r3, #1
 8005714:	e147      	b.n	80059a6 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800571c:	b2db      	uxtb	r3, r3
 800571e:	2b00      	cmp	r3, #0
 8005720:	d106      	bne.n	8005730 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2200      	movs	r2, #0
 8005726:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800572a:	6878      	ldr	r0, [r7, #4]
 800572c:	f7fd f8fa 	bl	8002924 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	699a      	ldr	r2, [r3, #24]
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f022 0210 	bic.w	r2, r2, #16
 800573e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005740:	f7fd fbf4 	bl	8002f2c <HAL_GetTick>
 8005744:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005746:	e012      	b.n	800576e <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005748:	f7fd fbf0 	bl	8002f2c <HAL_GetTick>
 800574c:	4602      	mov	r2, r0
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	1ad3      	subs	r3, r2, r3
 8005752:	2b0a      	cmp	r3, #10
 8005754:	d90b      	bls.n	800576e <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800575a:	f043 0201 	orr.w	r2, r3, #1
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	2203      	movs	r2, #3
 8005766:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800576a:	2301      	movs	r3, #1
 800576c:	e11b      	b.n	80059a6 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	699b      	ldr	r3, [r3, #24]
 8005774:	f003 0308 	and.w	r3, r3, #8
 8005778:	2b08      	cmp	r3, #8
 800577a:	d0e5      	beq.n	8005748 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	699a      	ldr	r2, [r3, #24]
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f042 0201 	orr.w	r2, r2, #1
 800578a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800578c:	f7fd fbce 	bl	8002f2c <HAL_GetTick>
 8005790:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005792:	e012      	b.n	80057ba <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005794:	f7fd fbca 	bl	8002f2c <HAL_GetTick>
 8005798:	4602      	mov	r2, r0
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	1ad3      	subs	r3, r2, r3
 800579e:	2b0a      	cmp	r3, #10
 80057a0:	d90b      	bls.n	80057ba <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057a6:	f043 0201 	orr.w	r2, r3, #1
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2203      	movs	r2, #3
 80057b2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 80057b6:	2301      	movs	r3, #1
 80057b8:	e0f5      	b.n	80059a6 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	699b      	ldr	r3, [r3, #24]
 80057c0:	f003 0301 	and.w	r3, r3, #1
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d0e5      	beq.n	8005794 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	699a      	ldr	r2, [r3, #24]
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f042 0202 	orr.w	r2, r2, #2
 80057d6:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	4a74      	ldr	r2, [pc, #464]	; (80059b0 <HAL_FDCAN_Init+0x2ac>)
 80057de:	4293      	cmp	r3, r2
 80057e0:	d103      	bne.n	80057ea <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80057e2:	4a74      	ldr	r2, [pc, #464]	; (80059b4 <HAL_FDCAN_Init+0x2b0>)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	685b      	ldr	r3, [r3, #4]
 80057e8:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	7c1b      	ldrb	r3, [r3, #16]
 80057ee:	2b01      	cmp	r3, #1
 80057f0:	d108      	bne.n	8005804 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	699a      	ldr	r2, [r3, #24]
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005800:	619a      	str	r2, [r3, #24]
 8005802:	e007      	b.n	8005814 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	699a      	ldr	r2, [r3, #24]
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005812:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	7c5b      	ldrb	r3, [r3, #17]
 8005818:	2b01      	cmp	r3, #1
 800581a:	d108      	bne.n	800582e <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	699a      	ldr	r2, [r3, #24]
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800582a:	619a      	str	r2, [r3, #24]
 800582c:	e007      	b.n	800583e <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	699a      	ldr	r2, [r3, #24]
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800583c:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	7c9b      	ldrb	r3, [r3, #18]
 8005842:	2b01      	cmp	r3, #1
 8005844:	d108      	bne.n	8005858 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	699a      	ldr	r2, [r3, #24]
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005854:	619a      	str	r2, [r3, #24]
 8005856:	e007      	b.n	8005868 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	699a      	ldr	r2, [r3, #24]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005866:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	699b      	ldr	r3, [r3, #24]
 800586e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	689a      	ldr	r2, [r3, #8]
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	430a      	orrs	r2, r1
 800587c:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	699a      	ldr	r2, [r3, #24]
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 800588c:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	691a      	ldr	r2, [r3, #16]
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f022 0210 	bic.w	r2, r2, #16
 800589c:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	68db      	ldr	r3, [r3, #12]
 80058a2:	2b01      	cmp	r3, #1
 80058a4:	d108      	bne.n	80058b8 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	699a      	ldr	r2, [r3, #24]
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f042 0204 	orr.w	r2, r2, #4
 80058b4:	619a      	str	r2, [r3, #24]
 80058b6:	e02c      	b.n	8005912 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	68db      	ldr	r3, [r3, #12]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d028      	beq.n	8005912 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	68db      	ldr	r3, [r3, #12]
 80058c4:	2b02      	cmp	r3, #2
 80058c6:	d01c      	beq.n	8005902 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	699a      	ldr	r2, [r3, #24]
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80058d6:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	691a      	ldr	r2, [r3, #16]
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f042 0210 	orr.w	r2, r2, #16
 80058e6:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	68db      	ldr	r3, [r3, #12]
 80058ec:	2b03      	cmp	r3, #3
 80058ee:	d110      	bne.n	8005912 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	699a      	ldr	r2, [r3, #24]
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f042 0220 	orr.w	r2, r2, #32
 80058fe:	619a      	str	r2, [r3, #24]
 8005900:	e007      	b.n	8005912 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	699a      	ldr	r2, [r3, #24]
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f042 0220 	orr.w	r2, r2, #32
 8005910:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	699b      	ldr	r3, [r3, #24]
 8005916:	3b01      	subs	r3, #1
 8005918:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	69db      	ldr	r3, [r3, #28]
 800591e:	3b01      	subs	r3, #1
 8005920:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005922:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	6a1b      	ldr	r3, [r3, #32]
 8005928:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800592a:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	695b      	ldr	r3, [r3, #20]
 8005932:	3b01      	subs	r3, #1
 8005934:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800593a:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800593c:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	689b      	ldr	r3, [r3, #8]
 8005942:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005946:	d115      	bne.n	8005974 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800594c:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005952:	3b01      	subs	r3, #1
 8005954:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005956:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800595c:	3b01      	subs	r3, #1
 800595e:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8005960:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005968:	3b01      	subs	r3, #1
 800596a:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8005970:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005972:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	430a      	orrs	r2, r1
 8005986:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800598a:	6878      	ldr	r0, [r7, #4]
 800598c:	f000 fc6e 	bl	800626c <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2200      	movs	r2, #0
 8005994:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2200      	movs	r2, #0
 800599a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2201      	movs	r2, #1
 80059a0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 80059a4:	2300      	movs	r3, #0
}
 80059a6:	4618      	mov	r0, r3
 80059a8:	3710      	adds	r7, #16
 80059aa:	46bd      	mov	sp, r7
 80059ac:	bd80      	pop	{r7, pc}
 80059ae:	bf00      	nop
 80059b0:	40006400 	.word	0x40006400
 80059b4:	40006500 	.word	0x40006500

080059b8 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, FDCAN_FilterTypeDef *sFilterConfig)
{
 80059b8:	b480      	push	{r7}
 80059ba:	b087      	sub	sp, #28
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
 80059c0:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80059c8:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80059ca:	7dfb      	ldrb	r3, [r7, #23]
 80059cc:	2b01      	cmp	r3, #1
 80059ce:	d002      	beq.n	80059d6 <HAL_FDCAN_ConfigFilter+0x1e>
 80059d0:	7dfb      	ldrb	r3, [r7, #23]
 80059d2:	2b02      	cmp	r3, #2
 80059d4:	d13d      	bne.n	8005a52 <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d119      	bne.n	8005a12 <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80059de:	683b      	ldr	r3, [r7, #0]
 80059e0:	689b      	ldr	r3, [r3, #8]
 80059e2:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	68db      	ldr	r3, [r3, #12]
 80059e8:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80059ea:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 80059ec:	683b      	ldr	r3, [r7, #0]
 80059ee:	691b      	ldr	r3, [r3, #16]
 80059f0:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 80059f2:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80059f8:	4313      	orrs	r3, r2
 80059fa:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	685b      	ldr	r3, [r3, #4]
 8005a04:	009b      	lsls	r3, r3, #2
 8005a06:	4413      	add	r3, r2
 8005a08:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8005a0a:	68bb      	ldr	r3, [r7, #8]
 8005a0c:	693a      	ldr	r2, [r7, #16]
 8005a0e:	601a      	str	r2, [r3, #0]
 8005a10:	e01d      	b.n	8005a4e <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	68db      	ldr	r3, [r3, #12]
 8005a16:	075a      	lsls	r2, r3, #29
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	691b      	ldr	r3, [r3, #16]
 8005a1c:	4313      	orrs	r3, r2
 8005a1e:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	689b      	ldr	r3, [r3, #8]
 8005a24:	079a      	lsls	r2, r3, #30
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	695b      	ldr	r3, [r3, #20]
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	685b      	ldr	r3, [r3, #4]
 8005a36:	00db      	lsls	r3, r3, #3
 8005a38:	4413      	add	r3, r2
 8005a3a:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	693a      	ldr	r2, [r7, #16]
 8005a40:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8005a42:	68bb      	ldr	r3, [r7, #8]
 8005a44:	3304      	adds	r3, #4
 8005a46:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8005a48:	68bb      	ldr	r3, [r7, #8]
 8005a4a:	68fa      	ldr	r2, [r7, #12]
 8005a4c:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8005a4e:	2300      	movs	r3, #0
 8005a50:	e006      	b.n	8005a60 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a56:	f043 0202 	orr.w	r2, r3, #2
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8005a5e:	2301      	movs	r3, #1
  }
}
 8005a60:	4618      	mov	r0, r3
 8005a62:	371c      	adds	r7, #28
 8005a64:	46bd      	mov	sp, r7
 8005a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6a:	4770      	bx	lr

08005a6c <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8005a6c:	b480      	push	{r7}
 8005a6e:	b085      	sub	sp, #20
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	60f8      	str	r0, [r7, #12]
 8005a74:	60b9      	str	r1, [r7, #8]
 8005a76:	607a      	str	r2, [r7, #4]
 8005a78:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005a80:	b2db      	uxtb	r3, r3
 8005a82:	2b01      	cmp	r3, #1
 8005a84:	d116      	bne.n	8005ab4 <HAL_FDCAN_ConfigGlobalFilter+0x48>
  {
    /* Configure global filter */
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005a8e:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005a92:	68bb      	ldr	r3, [r7, #8]
 8005a94:	011a      	lsls	r2, r3, #4
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	009b      	lsls	r3, r3, #2
 8005a9a:	431a      	orrs	r2, r3
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	005b      	lsls	r3, r3, #1
 8005aa0:	431a      	orrs	r2, r3
 8005aa2:	69bb      	ldr	r3, [r7, #24]
 8005aa4:	431a      	orrs	r2, r3
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	430a      	orrs	r2, r1
 8005aac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
                (NonMatchingExt << FDCAN_RXGFC_ANFE_Pos)  |
                (RejectRemoteStd << FDCAN_RXGFC_RRFS_Pos) |
                (RejectRemoteExt << FDCAN_RXGFC_RRFE_Pos)));

    /* Return function status */
    return HAL_OK;
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	e006      	b.n	8005ac2 <HAL_FDCAN_ConfigGlobalFilter+0x56>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ab8:	f043 0204 	orr.w	r2, r3, #4
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8005ac0:	2301      	movs	r3, #1
  }
}
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	3714      	adds	r7, #20
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005acc:	4770      	bx	lr

08005ace <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8005ace:	b480      	push	{r7}
 8005ad0:	b083      	sub	sp, #12
 8005ad2:	af00      	add	r7, sp, #0
 8005ad4:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005adc:	b2db      	uxtb	r3, r3
 8005ade:	2b01      	cmp	r3, #1
 8005ae0:	d110      	bne.n	8005b04 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2202      	movs	r2, #2
 8005ae6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	699a      	ldr	r2, [r3, #24]
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f022 0201 	bic.w	r2, r2, #1
 8005af8:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2200      	movs	r2, #0
 8005afe:	661a      	str	r2, [r3, #96]	; 0x60

    /* Return function status */
    return HAL_OK;
 8005b00:	2300      	movs	r3, #0
 8005b02:	e006      	b.n	8005b12 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b08:	f043 0204 	orr.w	r2, r3, #4
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8005b10:	2301      	movs	r3, #1
  }
}
 8005b12:	4618      	mov	r0, r3
 8005b14:	370c      	adds	r7, #12
 8005b16:	46bd      	mov	sp, r7
 8005b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1c:	4770      	bx	lr

08005b1e <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader,
                                                uint8_t *pTxData)
{
 8005b1e:	b580      	push	{r7, lr}
 8005b20:	b086      	sub	sp, #24
 8005b22:	af00      	add	r7, sp, #0
 8005b24:	60f8      	str	r0, [r7, #12]
 8005b26:	60b9      	str	r1, [r7, #8]
 8005b28:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005b30:	b2db      	uxtb	r3, r3
 8005b32:	2b02      	cmp	r3, #2
 8005b34:	d12c      	bne.n	8005b90 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005b3e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d007      	beq.n	8005b56 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b4a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8005b52:	2301      	movs	r3, #1
 8005b54:	e023      	b.n	8005b9e <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005b5e:	0c1b      	lsrs	r3, r3, #16
 8005b60:	f003 0303 	and.w	r3, r3, #3
 8005b64:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8005b66:	697b      	ldr	r3, [r7, #20]
 8005b68:	687a      	ldr	r2, [r7, #4]
 8005b6a:	68b9      	ldr	r1, [r7, #8]
 8005b6c:	68f8      	ldr	r0, [r7, #12]
 8005b6e:	f000 fbe9 	bl	8006344 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	2101      	movs	r1, #1
 8005b78:	697a      	ldr	r2, [r7, #20]
 8005b7a:	fa01 f202 	lsl.w	r2, r1, r2
 8005b7e:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8005b82:	2201      	movs	r2, #1
 8005b84:	697b      	ldr	r3, [r7, #20]
 8005b86:	409a      	lsls	r2, r3
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Return function status */
    return HAL_OK;
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	e006      	b.n	8005b9e <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b94:	f043 0208 	orr.w	r2, r3, #8
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8005b9c:	2301      	movs	r3, #1
  }
}
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	3718      	adds	r7, #24
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	bd80      	pop	{r7, pc}
	...

08005ba8 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8005ba8:	b480      	push	{r7}
 8005baa:	b08b      	sub	sp, #44	; 0x2c
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	60f8      	str	r0, [r7, #12]
 8005bb0:	60b9      	str	r1, [r7, #8]
 8005bb2:	607a      	str	r2, [r7, #4]
 8005bb4:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005bbc:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8005bbe:	7efb      	ldrb	r3, [r7, #27]
 8005bc0:	2b02      	cmp	r3, #2
 8005bc2:	f040 80bc 	bne.w	8005d3e <HAL_FDCAN_GetRxMessage+0x196>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8005bc6:	68bb      	ldr	r3, [r7, #8]
 8005bc8:	2b40      	cmp	r3, #64	; 0x40
 8005bca:	d121      	bne.n	8005c10 <HAL_FDCAN_GetRxMessage+0x68>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005bd4:	f003 030f 	and.w	r3, r3, #15
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d107      	bne.n	8005bec <HAL_FDCAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005be0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8005be8:	2301      	movs	r3, #1
 8005bea:	e0af      	b.n	8005d4c <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 0 element address */
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005bf4:	0a1b      	lsrs	r3, r3, #8
 8005bf6:	f003 0303 	and.w	r3, r3, #3
 8005bfa:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8005c00:	69fa      	ldr	r2, [r7, #28]
 8005c02:	4613      	mov	r3, r2
 8005c04:	00db      	lsls	r3, r3, #3
 8005c06:	4413      	add	r3, r2
 8005c08:	00db      	lsls	r3, r3, #3
 8005c0a:	440b      	add	r3, r1
 8005c0c:	627b      	str	r3, [r7, #36]	; 0x24
 8005c0e:	e020      	b.n	8005c52 <HAL_FDCAN_GetRxMessage+0xaa>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005c18:	f003 030f 	and.w	r3, r3, #15
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d107      	bne.n	8005c30 <HAL_FDCAN_GetRxMessage+0x88>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c24:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8005c2c:	2301      	movs	r3, #1
 8005c2e:	e08d      	b.n	8005d4c <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 1 element address */
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005c38:	0a1b      	lsrs	r3, r3, #8
 8005c3a:	f003 0303 	and.w	r3, r3, #3
 8005c3e:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8005c44:	69fa      	ldr	r2, [r7, #28]
 8005c46:	4613      	mov	r3, r2
 8005c48:	00db      	lsls	r3, r3, #3
 8005c4a:	4413      	add	r3, r2
 8005c4c:	00db      	lsls	r3, r3, #3
 8005c4e:	440b      	add	r3, r1
 8005c50:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8005c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	685b      	ldr	r3, [r3, #4]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d107      	bne.n	8005c76 <HAL_FDCAN_GetRxMessage+0xce>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8005c66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	0c9b      	lsrs	r3, r3, #18
 8005c6c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	601a      	str	r2, [r3, #0]
 8005c74:	e005      	b.n	8005c82 <HAL_FDCAN_GetRxMessage+0xda>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8005c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8005c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8005c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8005c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c9c:	3304      	adds	r3, #4
 8005c9e:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8005ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	b29a      	uxth	r2, r3
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 8005caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8005cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f403 1280 	and.w	r2, r3, #1048576	; 0x100000
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8005cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8005cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	0e1b      	lsrs	r3, r3, #24
 8005cd4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8005cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	0fda      	lsrs	r2, r3, #31
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8005ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ce8:	3304      	adds	r3, #4
 8005cea:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8005cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cee:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	623b      	str	r3, [r7, #32]
 8005cf4:	e00a      	b.n	8005d0c <HAL_FDCAN_GetRxMessage+0x164>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8005cf6:	697a      	ldr	r2, [r7, #20]
 8005cf8:	6a3b      	ldr	r3, [r7, #32]
 8005cfa:	441a      	add	r2, r3
 8005cfc:	6839      	ldr	r1, [r7, #0]
 8005cfe:	6a3b      	ldr	r3, [r7, #32]
 8005d00:	440b      	add	r3, r1
 8005d02:	7812      	ldrb	r2, [r2, #0]
 8005d04:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8005d06:	6a3b      	ldr	r3, [r7, #32]
 8005d08:	3301      	adds	r3, #1
 8005d0a:	623b      	str	r3, [r7, #32]
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	68db      	ldr	r3, [r3, #12]
 8005d10:	0c1b      	lsrs	r3, r3, #16
 8005d12:	4a11      	ldr	r2, [pc, #68]	; (8005d58 <HAL_FDCAN_GetRxMessage+0x1b0>)
 8005d14:	5cd3      	ldrb	r3, [r2, r3]
 8005d16:	461a      	mov	r2, r3
 8005d18:	6a3b      	ldr	r3, [r7, #32]
 8005d1a:	4293      	cmp	r3, r2
 8005d1c:	d3eb      	bcc.n	8005cf6 <HAL_FDCAN_GetRxMessage+0x14e>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8005d1e:	68bb      	ldr	r3, [r7, #8]
 8005d20:	2b40      	cmp	r3, #64	; 0x40
 8005d22:	d105      	bne.n	8005d30 <HAL_FDCAN_GetRxMessage+0x188>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	69fa      	ldr	r2, [r7, #28]
 8005d2a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8005d2e:	e004      	b.n	8005d3a <HAL_FDCAN_GetRxMessage+0x192>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	69fa      	ldr	r2, [r7, #28]
 8005d36:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    }

    /* Return function status */
    return HAL_OK;
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	e006      	b.n	8005d4c <HAL_FDCAN_GetRxMessage+0x1a4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d42:	f043 0208 	orr.w	r2, r3, #8
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8005d4a:	2301      	movs	r3, #1
  }
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	372c      	adds	r7, #44	; 0x2c
 8005d50:	46bd      	mov	sp, r7
 8005d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d56:	4770      	bx	lr
 8005d58:	0800b0c8 	.word	0x0800b0c8

08005d5c <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	b087      	sub	sp, #28
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	60f8      	str	r0, [r7, #12]
 8005d64:	60b9      	str	r1, [r7, #8]
 8005d66:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005d6e:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8005d70:	7dfb      	ldrb	r3, [r7, #23]
 8005d72:	2b01      	cmp	r3, #1
 8005d74:	d003      	beq.n	8005d7e <HAL_FDCAN_ActivateNotification+0x22>
 8005d76:	7dfb      	ldrb	r3, [r7, #23]
 8005d78:	2b02      	cmp	r3, #2
 8005d7a:	f040 80c8 	bne.w	8005f0e <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d84:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8005d86:	68bb      	ldr	r3, [r7, #8]
 8005d88:	f003 0307 	and.w	r3, r3, #7
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d004      	beq.n	8005d9a <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8005d90:	693b      	ldr	r3, [r7, #16]
 8005d92:	f003 0301 	and.w	r3, r3, #1
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d03b      	beq.n	8005e12 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8005d9a:	68bb      	ldr	r3, [r7, #8]
 8005d9c:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d004      	beq.n	8005dae <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8005da4:	693b      	ldr	r3, [r7, #16]
 8005da6:	f003 0302 	and.w	r3, r3, #2
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d031      	beq.n	8005e12 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8005dae:	68bb      	ldr	r3, [r7, #8]
 8005db0:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d004      	beq.n	8005dc2 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8005db8:	693b      	ldr	r3, [r7, #16]
 8005dba:	f003 0304 	and.w	r3, r3, #4
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d027      	beq.n	8005e12 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8005dc2:	68bb      	ldr	r3, [r7, #8]
 8005dc4:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d004      	beq.n	8005dd6 <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8005dcc:	693b      	ldr	r3, [r7, #16]
 8005dce:	f003 0308 	and.w	r3, r3, #8
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d01d      	beq.n	8005e12 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8005dd6:	68bb      	ldr	r3, [r7, #8]
 8005dd8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d004      	beq.n	8005dea <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8005de0:	693b      	ldr	r3, [r7, #16]
 8005de2:	f003 0310 	and.w	r3, r3, #16
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d013      	beq.n	8005e12 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8005dea:	68bb      	ldr	r3, [r7, #8]
 8005dec:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d004      	beq.n	8005dfe <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8005df4:	693b      	ldr	r3, [r7, #16]
 8005df6:	f003 0320 	and.w	r3, r3, #32
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d009      	beq.n	8005e12 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8005dfe:	68bb      	ldr	r3, [r7, #8]
 8005e00:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d00c      	beq.n	8005e22 <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8005e08:	693b      	ldr	r3, [r7, #16]
 8005e0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d107      	bne.n	8005e22 <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f042 0201 	orr.w	r2, r2, #1
 8005e20:	65da      	str	r2, [r3, #92]	; 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8005e22:	68bb      	ldr	r3, [r7, #8]
 8005e24:	f003 0307 	and.w	r3, r3, #7
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d004      	beq.n	8005e36 <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8005e2c:	693b      	ldr	r3, [r7, #16]
 8005e2e:	f003 0301 	and.w	r3, r3, #1
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d13b      	bne.n	8005eae <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8005e36:	68bb      	ldr	r3, [r7, #8]
 8005e38:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d004      	beq.n	8005e4a <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8005e40:	693b      	ldr	r3, [r7, #16]
 8005e42:	f003 0302 	and.w	r3, r3, #2
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d131      	bne.n	8005eae <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8005e4a:	68bb      	ldr	r3, [r7, #8]
 8005e4c:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d004      	beq.n	8005e5e <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8005e54:	693b      	ldr	r3, [r7, #16]
 8005e56:	f003 0304 	and.w	r3, r3, #4
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d127      	bne.n	8005eae <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8005e5e:	68bb      	ldr	r3, [r7, #8]
 8005e60:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d004      	beq.n	8005e72 <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8005e68:	693b      	ldr	r3, [r7, #16]
 8005e6a:	f003 0308 	and.w	r3, r3, #8
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d11d      	bne.n	8005eae <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8005e72:	68bb      	ldr	r3, [r7, #8]
 8005e74:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d004      	beq.n	8005e86 <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8005e7c:	693b      	ldr	r3, [r7, #16]
 8005e7e:	f003 0310 	and.w	r3, r3, #16
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d113      	bne.n	8005eae <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8005e86:	68bb      	ldr	r3, [r7, #8]
 8005e88:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d004      	beq.n	8005e9a <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8005e90:	693b      	ldr	r3, [r7, #16]
 8005e92:	f003 0320 	and.w	r3, r3, #32
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d109      	bne.n	8005eae <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8005e9a:	68bb      	ldr	r3, [r7, #8]
 8005e9c:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d00c      	beq.n	8005ebe <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8005ea4:	693b      	ldr	r3, [r7, #16]
 8005ea6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d007      	beq.n	8005ebe <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f042 0202 	orr.w	r2, r2, #2
 8005ebc:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8005ebe:	68bb      	ldr	r3, [r7, #8]
 8005ec0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d009      	beq.n	8005edc <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f8d3 10dc 	ldr.w	r1, [r3, #220]	; 0xdc
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	687a      	ldr	r2, [r7, #4]
 8005ed6:	430a      	orrs	r2, r1
 8005ed8:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8005edc:	68bb      	ldr	r3, [r7, #8]
 8005ede:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d009      	beq.n	8005efa <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	687a      	ldr	r2, [r7, #4]
 8005ef4:	430a      	orrs	r2, r1
 8005ef6:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	68ba      	ldr	r2, [r7, #8]
 8005f06:	430a      	orrs	r2, r1
 8005f08:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return function status */
    return HAL_OK;
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	e006      	b.n	8005f1c <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f12:	f043 0202 	orr.w	r2, r3, #2
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8005f1a:	2301      	movs	r3, #1
  }
}
 8005f1c:	4618      	mov	r0, r3
 8005f1e:	371c      	adds	r7, #28
 8005f20:	46bd      	mov	sp, r7
 8005f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f26:	4770      	bx	lr

08005f28 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b08a      	sub	sp, #40	; 0x28
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
  uint32_t Errors;
  uint32_t ErrorStatusITs;
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f36:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8005f3a:	627b      	str	r3, [r7, #36]	; 0x24
  TxEventFifoITs &= hfdcan->Instance->IE;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f44:	4013      	ands	r3, r2
 8005f46:	627b      	str	r3, [r7, #36]	; 0x24
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f4e:	f003 0307 	and.w	r3, r3, #7
 8005f52:	623b      	str	r3, [r7, #32]
  RxFifo0ITs &= hfdcan->Instance->IE;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f5a:	6a3a      	ldr	r2, [r7, #32]
 8005f5c:	4013      	ands	r3, r2
 8005f5e:	623b      	str	r3, [r7, #32]
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f66:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005f6a:	61fb      	str	r3, [r7, #28]
  RxFifo1ITs &= hfdcan->Instance->IE;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f72:	69fa      	ldr	r2, [r7, #28]
 8005f74:	4013      	ands	r3, r2
 8005f76:	61fb      	str	r3, [r7, #28]
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f7e:	f403 0371 	and.w	r3, r3, #15794176	; 0xf10000
 8005f82:	61bb      	str	r3, [r7, #24]
  Errors &= hfdcan->Instance->IE;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f8a:	69ba      	ldr	r2, [r7, #24]
 8005f8c:	4013      	ands	r3, r2
 8005f8e:	61bb      	str	r3, [r7, #24]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f96:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8005f9a:	617b      	str	r3, [r7, #20]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fa2:	697a      	ldr	r2, [r7, #20]
 8005fa4:	4013      	ands	r3, r2
 8005fa6:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005fae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d00d      	beq.n	8005fd2 <HAL_FDCAN_IRQHandler+0xaa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != 0U)
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d006      	beq.n	8005fd2 <HAL_FDCAN_IRQHandler+0xaa>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	2240      	movs	r2, #64	; 0x40
 8005fca:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8005fcc:	6878      	ldr	r0, [r7, #4]
 8005fce:	f000 f92e 	bl	800622e <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005fd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d01b      	beq.n	8006018 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fe6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d014      	beq.n	8006018 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8005ff6:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006000:	693a      	ldr	r2, [r7, #16]
 8006002:	4013      	ands	r3, r2
 8006004:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800600e:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8006010:	6939      	ldr	r1, [r7, #16]
 8006012:	6878      	ldr	r0, [r7, #4]
 8006014:	f000 f8ec 	bl	80061f0 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8006018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800601a:	2b00      	cmp	r3, #0
 800601c:	d007      	beq.n	800602e <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006024:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8006026:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006028:	6878      	ldr	r0, [r7, #4]
 800602a:	f000 f8b6 	bl	800619a <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800602e:	6a3b      	ldr	r3, [r7, #32]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d007      	beq.n	8006044 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	6a3a      	ldr	r2, [r7, #32]
 800603a:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 800603c:	6a39      	ldr	r1, [r7, #32]
 800603e:	6878      	ldr	r0, [r7, #4]
 8006040:	f7fb fda6 	bl	8001b90 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8006044:	69fb      	ldr	r3, [r7, #28]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d007      	beq.n	800605a <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	69fa      	ldr	r2, [r7, #28]
 8006050:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8006052:	69f9      	ldr	r1, [r7, #28]
 8006054:	6878      	ldr	r0, [r7, #4]
 8006056:	f000 f8ab 	bl	80061b0 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006060:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006064:	2b00      	cmp	r3, #0
 8006066:	d00e      	beq.n	8006086 <HAL_FDCAN_IRQHandler+0x15e>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != 0U)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800606e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006072:	2b00      	cmp	r3, #0
 8006074:	d007      	beq.n	8006086 <HAL_FDCAN_IRQHandler+0x15e>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800607e:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8006080:	6878      	ldr	r0, [r7, #4]
 8006082:	f000 f8a0 	bl	80061c6 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800608c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006090:	2b00      	cmp	r3, #0
 8006092:	d01a      	beq.n	80060ca <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != 0U)
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800609a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d013      	beq.n	80060ca <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 80060aa:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80060b4:	68fa      	ldr	r2, [r7, #12]
 80060b6:	4013      	ands	r3, r2
 80060b8:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	2280      	movs	r2, #128	; 0x80
 80060c0:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 80060c2:	68f9      	ldr	r1, [r7, #12]
 80060c4:	6878      	ldr	r0, [r7, #4]
 80060c6:	f000 f888 	bl	80061da <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80060d0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d00e      	beq.n	80060f6 <HAL_FDCAN_IRQHandler+0x1ce>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != 0U)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060de:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d007      	beq.n	80060f6 <HAL_FDCAN_IRQHandler+0x1ce>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80060ee:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 80060f0:	6878      	ldr	r0, [r7, #4]
 80060f2:	f000 f888 	bl	8006206 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80060fc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006100:	2b00      	cmp	r3, #0
 8006102:	d00e      	beq.n	8006122 <HAL_FDCAN_IRQHandler+0x1fa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != 0U)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800610a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800610e:	2b00      	cmp	r3, #0
 8006110:	d007      	beq.n	8006122 <HAL_FDCAN_IRQHandler+0x1fa>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800611a:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 800611c:	6878      	ldr	r0, [r7, #4]
 800611e:	f000 f87c 	bl	800621a <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006128:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800612c:	2b00      	cmp	r3, #0
 800612e:	d011      	beq.n	8006154 <HAL_FDCAN_IRQHandler+0x22c>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != 0U)
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006136:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800613a:	2b00      	cmp	r3, #0
 800613c:	d00a      	beq.n	8006154 <HAL_FDCAN_IRQHandler+0x22c>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006146:	651a      	str	r2, [r3, #80]	; 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800614c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	661a      	str	r2, [r3, #96]	; 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8006154:	697b      	ldr	r3, [r7, #20]
 8006156:	2b00      	cmp	r3, #0
 8006158:	d007      	beq.n	800616a <HAL_FDCAN_IRQHandler+0x242>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	697a      	ldr	r2, [r7, #20]
 8006160:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8006162:	6979      	ldr	r1, [r7, #20]
 8006164:	6878      	ldr	r0, [r7, #4]
 8006166:	f000 f876 	bl	8006256 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 800616a:	69bb      	ldr	r3, [r7, #24]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d009      	beq.n	8006184 <HAL_FDCAN_IRQHandler+0x25c>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	69ba      	ldr	r2, [r7, #24]
 8006176:	651a      	str	r2, [r3, #80]	; 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800617c:	69bb      	ldr	r3, [r7, #24]
 800617e:	431a      	orrs	r2, r3
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006188:	2b00      	cmp	r3, #0
 800618a:	d002      	beq.n	8006192 <HAL_FDCAN_IRQHandler+0x26a>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 800618c:	6878      	ldr	r0, [r7, #4]
 800618e:	f000 f858 	bl	8006242 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8006192:	bf00      	nop
 8006194:	3728      	adds	r7, #40	; 0x28
 8006196:	46bd      	mov	sp, r7
 8006198:	bd80      	pop	{r7, pc}

0800619a <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 800619a:	b480      	push	{r7}
 800619c:	b083      	sub	sp, #12
 800619e:	af00      	add	r7, sp, #0
 80061a0:	6078      	str	r0, [r7, #4]
 80061a2:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 80061a4:	bf00      	nop
 80061a6:	370c      	adds	r7, #12
 80061a8:	46bd      	mov	sp, r7
 80061aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ae:	4770      	bx	lr

080061b0 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 80061b0:	b480      	push	{r7}
 80061b2:	b083      	sub	sp, #12
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
 80061b8:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 80061ba:	bf00      	nop
 80061bc:	370c      	adds	r7, #12
 80061be:	46bd      	mov	sp, r7
 80061c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c4:	4770      	bx	lr

080061c6 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80061c6:	b480      	push	{r7}
 80061c8:	b083      	sub	sp, #12
 80061ca:	af00      	add	r7, sp, #0
 80061cc:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 80061ce:	bf00      	nop
 80061d0:	370c      	adds	r7, #12
 80061d2:	46bd      	mov	sp, r7
 80061d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d8:	4770      	bx	lr

080061da <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80061da:	b480      	push	{r7}
 80061dc:	b083      	sub	sp, #12
 80061de:	af00      	add	r7, sp, #0
 80061e0:	6078      	str	r0, [r7, #4]
 80061e2:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 80061e4:	bf00      	nop
 80061e6:	370c      	adds	r7, #12
 80061e8:	46bd      	mov	sp, r7
 80061ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ee:	4770      	bx	lr

080061f0 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80061f0:	b480      	push	{r7}
 80061f2:	b083      	sub	sp, #12
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
 80061f8:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 80061fa:	bf00      	nop
 80061fc:	370c      	adds	r7, #12
 80061fe:	46bd      	mov	sp, r7
 8006200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006204:	4770      	bx	lr

08006206 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006206:	b480      	push	{r7}
 8006208:	b083      	sub	sp, #12
 800620a:	af00      	add	r7, sp, #0
 800620c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 800620e:	bf00      	nop
 8006210:	370c      	adds	r7, #12
 8006212:	46bd      	mov	sp, r7
 8006214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006218:	4770      	bx	lr

0800621a <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800621a:	b480      	push	{r7}
 800621c:	b083      	sub	sp, #12
 800621e:	af00      	add	r7, sp, #0
 8006220:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8006222:	bf00      	nop
 8006224:	370c      	adds	r7, #12
 8006226:	46bd      	mov	sp, r7
 8006228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622c:	4770      	bx	lr

0800622e <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800622e:	b480      	push	{r7}
 8006230:	b083      	sub	sp, #12
 8006232:	af00      	add	r7, sp, #0
 8006234:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8006236:	bf00      	nop
 8006238:	370c      	adds	r7, #12
 800623a:	46bd      	mov	sp, r7
 800623c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006240:	4770      	bx	lr

08006242 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006242:	b480      	push	{r7}
 8006244:	b083      	sub	sp, #12
 8006246:	af00      	add	r7, sp, #0
 8006248:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 800624a:	bf00      	nop
 800624c:	370c      	adds	r7, #12
 800624e:	46bd      	mov	sp, r7
 8006250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006254:	4770      	bx	lr

08006256 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8006256:	b480      	push	{r7}
 8006258:	b083      	sub	sp, #12
 800625a:	af00      	add	r7, sp, #0
 800625c:	6078      	str	r0, [r7, #4]
 800625e:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8006260:	bf00      	nop
 8006262:	370c      	adds	r7, #12
 8006264:	46bd      	mov	sp, r7
 8006266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626a:	4770      	bx	lr

0800626c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800626c:	b480      	push	{r7}
 800626e:	b085      	sub	sp, #20
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8006274:	4b30      	ldr	r3, [pc, #192]	; (8006338 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 8006276:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	4a2f      	ldr	r2, [pc, #188]	; (800633c <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d103      	bne.n	800628a <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8006282:	68bb      	ldr	r3, [r7, #8]
 8006284:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8006288:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	4a2c      	ldr	r2, [pc, #176]	; (8006340 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 8006290:	4293      	cmp	r3, r2
 8006292:	d103      	bne.n	800629c <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 8006294:	68bb      	ldr	r3, [r7, #8]
 8006296:	f503 63d4 	add.w	r3, r3, #1696	; 0x6a0
 800629a:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	68ba      	ldr	r2, [r7, #8]
 80062a0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80062aa:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062b2:	041a      	lsls	r2, r3, #16
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	430a      	orrs	r2, r1
 80062ba:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 80062be:	68bb      	ldr	r3, [r7, #8]
 80062c0:	f103 0270 	add.w	r2, r3, #112	; 0x70
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80062d0:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062d8:	061a      	lsls	r2, r3, #24
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	430a      	orrs	r2, r1
 80062e0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 80062e4:	68bb      	ldr	r3, [r7, #8]
 80062e6:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 80062ee:	68bb      	ldr	r3, [r7, #8]
 80062f0:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	f503 7218 	add.w	r2, r3, #608	; 0x260
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8006302:	68bb      	ldr	r3, [r7, #8]
 8006304:	f503 721e 	add.w	r2, r3, #632	; 0x278
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	60fb      	str	r3, [r7, #12]
 8006310:	e005      	b.n	800631e <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	2200      	movs	r2, #0
 8006316:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	3304      	adds	r3, #4
 800631c:	60fb      	str	r3, [r7, #12]
 800631e:	68bb      	ldr	r3, [r7, #8]
 8006320:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8006324:	68fa      	ldr	r2, [r7, #12]
 8006326:	429a      	cmp	r2, r3
 8006328:	d3f3      	bcc.n	8006312 <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 800632a:	bf00      	nop
 800632c:	bf00      	nop
 800632e:	3714      	adds	r7, #20
 8006330:	46bd      	mov	sp, r7
 8006332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006336:	4770      	bx	lr
 8006338:	4000a400 	.word	0x4000a400
 800633c:	40006800 	.word	0x40006800
 8006340:	40006c00 	.word	0x40006c00

08006344 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData,
                                   uint32_t BufferIndex)
{
 8006344:	b480      	push	{r7}
 8006346:	b089      	sub	sp, #36	; 0x24
 8006348:	af00      	add	r7, sp, #0
 800634a:	60f8      	str	r0, [r7, #12]
 800634c:	60b9      	str	r1, [r7, #8]
 800634e:	607a      	str	r2, [r7, #4]
 8006350:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8006352:	68bb      	ldr	r3, [r7, #8]
 8006354:	685b      	ldr	r3, [r3, #4]
 8006356:	2b00      	cmp	r3, #0
 8006358:	d10a      	bne.n	8006370 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800635a:	68bb      	ldr	r3, [r7, #8]
 800635c:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 800635e:	68bb      	ldr	r3, [r7, #8]
 8006360:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8006362:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8006364:	68bb      	ldr	r3, [r7, #8]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800636a:	4313      	orrs	r3, r2
 800636c:	61fb      	str	r3, [r7, #28]
 800636e:	e00a      	b.n	8006386 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8006370:	68bb      	ldr	r3, [r7, #8]
 8006372:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8006374:	68bb      	ldr	r3, [r7, #8]
 8006376:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8006378:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 800637a:	68bb      	ldr	r3, [r7, #8]
 800637c:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 800637e:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8006380:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006384:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8006386:	68bb      	ldr	r3, [r7, #8]
 8006388:	6a1b      	ldr	r3, [r3, #32]
 800638a:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 800638c:	68bb      	ldr	r3, [r7, #8]
 800638e:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8006390:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8006392:	68bb      	ldr	r3, [r7, #8]
 8006394:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8006396:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8006398:	68bb      	ldr	r3, [r7, #8]
 800639a:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 800639c:	431a      	orrs	r2, r3
                 pTxHeader->DataLength);
 800639e:	68bb      	ldr	r3, [r7, #8]
 80063a0:	68db      	ldr	r3, [r3, #12]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80063a2:	4313      	orrs	r3, r2
 80063a4:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80063aa:	683a      	ldr	r2, [r7, #0]
 80063ac:	4613      	mov	r3, r2
 80063ae:	00db      	lsls	r3, r3, #3
 80063b0:	4413      	add	r3, r2
 80063b2:	00db      	lsls	r3, r3, #3
 80063b4:	440b      	add	r3, r1
 80063b6:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 80063b8:	69bb      	ldr	r3, [r7, #24]
 80063ba:	69fa      	ldr	r2, [r7, #28]
 80063bc:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80063be:	69bb      	ldr	r3, [r7, #24]
 80063c0:	3304      	adds	r3, #4
 80063c2:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 80063c4:	69bb      	ldr	r3, [r7, #24]
 80063c6:	693a      	ldr	r2, [r7, #16]
 80063c8:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80063ca:	69bb      	ldr	r3, [r7, #24]
 80063cc:	3304      	adds	r3, #4
 80063ce:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 80063d0:	2300      	movs	r3, #0
 80063d2:	617b      	str	r3, [r7, #20]
 80063d4:	e020      	b.n	8006418 <FDCAN_CopyMessageToRAM+0xd4>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80063d6:	697b      	ldr	r3, [r7, #20]
 80063d8:	3303      	adds	r3, #3
 80063da:	687a      	ldr	r2, [r7, #4]
 80063dc:	4413      	add	r3, r2
 80063de:	781b      	ldrb	r3, [r3, #0]
 80063e0:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80063e2:	697b      	ldr	r3, [r7, #20]
 80063e4:	3302      	adds	r3, #2
 80063e6:	6879      	ldr	r1, [r7, #4]
 80063e8:	440b      	add	r3, r1
 80063ea:	781b      	ldrb	r3, [r3, #0]
 80063ec:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80063ee:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80063f0:	697b      	ldr	r3, [r7, #20]
 80063f2:	3301      	adds	r3, #1
 80063f4:	6879      	ldr	r1, [r7, #4]
 80063f6:	440b      	add	r3, r1
 80063f8:	781b      	ldrb	r3, [r3, #0]
 80063fa:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80063fc:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 80063fe:	6879      	ldr	r1, [r7, #4]
 8006400:	697a      	ldr	r2, [r7, #20]
 8006402:	440a      	add	r2, r1
 8006404:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8006406:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8006408:	69bb      	ldr	r3, [r7, #24]
 800640a:	601a      	str	r2, [r3, #0]
    TxAddress++;
 800640c:	69bb      	ldr	r3, [r7, #24]
 800640e:	3304      	adds	r3, #4
 8006410:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8006412:	697b      	ldr	r3, [r7, #20]
 8006414:	3304      	adds	r3, #4
 8006416:	617b      	str	r3, [r7, #20]
 8006418:	68bb      	ldr	r3, [r7, #8]
 800641a:	68db      	ldr	r3, [r3, #12]
 800641c:	0c1b      	lsrs	r3, r3, #16
 800641e:	4a06      	ldr	r2, [pc, #24]	; (8006438 <FDCAN_CopyMessageToRAM+0xf4>)
 8006420:	5cd3      	ldrb	r3, [r2, r3]
 8006422:	461a      	mov	r2, r3
 8006424:	697b      	ldr	r3, [r7, #20]
 8006426:	4293      	cmp	r3, r2
 8006428:	d3d5      	bcc.n	80063d6 <FDCAN_CopyMessageToRAM+0x92>
  }
}
 800642a:	bf00      	nop
 800642c:	bf00      	nop
 800642e:	3724      	adds	r7, #36	; 0x24
 8006430:	46bd      	mov	sp, r7
 8006432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006436:	4770      	bx	lr
 8006438:	0800b0c8 	.word	0x0800b0c8

0800643c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800643c:	b480      	push	{r7}
 800643e:	b087      	sub	sp, #28
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
 8006444:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006446:	2300      	movs	r3, #0
 8006448:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800644a:	e15a      	b.n	8006702 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800644c:	683b      	ldr	r3, [r7, #0]
 800644e:	681a      	ldr	r2, [r3, #0]
 8006450:	2101      	movs	r1, #1
 8006452:	697b      	ldr	r3, [r7, #20]
 8006454:	fa01 f303 	lsl.w	r3, r1, r3
 8006458:	4013      	ands	r3, r2
 800645a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	2b00      	cmp	r3, #0
 8006460:	f000 814c 	beq.w	80066fc <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	685b      	ldr	r3, [r3, #4]
 8006468:	f003 0303 	and.w	r3, r3, #3
 800646c:	2b01      	cmp	r3, #1
 800646e:	d005      	beq.n	800647c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006470:	683b      	ldr	r3, [r7, #0]
 8006472:	685b      	ldr	r3, [r3, #4]
 8006474:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006478:	2b02      	cmp	r3, #2
 800647a:	d130      	bne.n	80064de <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	689b      	ldr	r3, [r3, #8]
 8006480:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006482:	697b      	ldr	r3, [r7, #20]
 8006484:	005b      	lsls	r3, r3, #1
 8006486:	2203      	movs	r2, #3
 8006488:	fa02 f303 	lsl.w	r3, r2, r3
 800648c:	43db      	mvns	r3, r3
 800648e:	693a      	ldr	r2, [r7, #16]
 8006490:	4013      	ands	r3, r2
 8006492:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006494:	683b      	ldr	r3, [r7, #0]
 8006496:	68da      	ldr	r2, [r3, #12]
 8006498:	697b      	ldr	r3, [r7, #20]
 800649a:	005b      	lsls	r3, r3, #1
 800649c:	fa02 f303 	lsl.w	r3, r2, r3
 80064a0:	693a      	ldr	r2, [r7, #16]
 80064a2:	4313      	orrs	r3, r2
 80064a4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	693a      	ldr	r2, [r7, #16]
 80064aa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	685b      	ldr	r3, [r3, #4]
 80064b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80064b2:	2201      	movs	r2, #1
 80064b4:	697b      	ldr	r3, [r7, #20]
 80064b6:	fa02 f303 	lsl.w	r3, r2, r3
 80064ba:	43db      	mvns	r3, r3
 80064bc:	693a      	ldr	r2, [r7, #16]
 80064be:	4013      	ands	r3, r2
 80064c0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	685b      	ldr	r3, [r3, #4]
 80064c6:	091b      	lsrs	r3, r3, #4
 80064c8:	f003 0201 	and.w	r2, r3, #1
 80064cc:	697b      	ldr	r3, [r7, #20]
 80064ce:	fa02 f303 	lsl.w	r3, r2, r3
 80064d2:	693a      	ldr	r2, [r7, #16]
 80064d4:	4313      	orrs	r3, r2
 80064d6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	693a      	ldr	r2, [r7, #16]
 80064dc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80064de:	683b      	ldr	r3, [r7, #0]
 80064e0:	685b      	ldr	r3, [r3, #4]
 80064e2:	f003 0303 	and.w	r3, r3, #3
 80064e6:	2b03      	cmp	r3, #3
 80064e8:	d017      	beq.n	800651a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	68db      	ldr	r3, [r3, #12]
 80064ee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80064f0:	697b      	ldr	r3, [r7, #20]
 80064f2:	005b      	lsls	r3, r3, #1
 80064f4:	2203      	movs	r2, #3
 80064f6:	fa02 f303 	lsl.w	r3, r2, r3
 80064fa:	43db      	mvns	r3, r3
 80064fc:	693a      	ldr	r2, [r7, #16]
 80064fe:	4013      	ands	r3, r2
 8006500:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	689a      	ldr	r2, [r3, #8]
 8006506:	697b      	ldr	r3, [r7, #20]
 8006508:	005b      	lsls	r3, r3, #1
 800650a:	fa02 f303 	lsl.w	r3, r2, r3
 800650e:	693a      	ldr	r2, [r7, #16]
 8006510:	4313      	orrs	r3, r2
 8006512:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	693a      	ldr	r2, [r7, #16]
 8006518:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	685b      	ldr	r3, [r3, #4]
 800651e:	f003 0303 	and.w	r3, r3, #3
 8006522:	2b02      	cmp	r3, #2
 8006524:	d123      	bne.n	800656e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006526:	697b      	ldr	r3, [r7, #20]
 8006528:	08da      	lsrs	r2, r3, #3
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	3208      	adds	r2, #8
 800652e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006532:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006534:	697b      	ldr	r3, [r7, #20]
 8006536:	f003 0307 	and.w	r3, r3, #7
 800653a:	009b      	lsls	r3, r3, #2
 800653c:	220f      	movs	r2, #15
 800653e:	fa02 f303 	lsl.w	r3, r2, r3
 8006542:	43db      	mvns	r3, r3
 8006544:	693a      	ldr	r2, [r7, #16]
 8006546:	4013      	ands	r3, r2
 8006548:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	691a      	ldr	r2, [r3, #16]
 800654e:	697b      	ldr	r3, [r7, #20]
 8006550:	f003 0307 	and.w	r3, r3, #7
 8006554:	009b      	lsls	r3, r3, #2
 8006556:	fa02 f303 	lsl.w	r3, r2, r3
 800655a:	693a      	ldr	r2, [r7, #16]
 800655c:	4313      	orrs	r3, r2
 800655e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8006560:	697b      	ldr	r3, [r7, #20]
 8006562:	08da      	lsrs	r2, r3, #3
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	3208      	adds	r2, #8
 8006568:	6939      	ldr	r1, [r7, #16]
 800656a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006574:	697b      	ldr	r3, [r7, #20]
 8006576:	005b      	lsls	r3, r3, #1
 8006578:	2203      	movs	r2, #3
 800657a:	fa02 f303 	lsl.w	r3, r2, r3
 800657e:	43db      	mvns	r3, r3
 8006580:	693a      	ldr	r2, [r7, #16]
 8006582:	4013      	ands	r3, r2
 8006584:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006586:	683b      	ldr	r3, [r7, #0]
 8006588:	685b      	ldr	r3, [r3, #4]
 800658a:	f003 0203 	and.w	r2, r3, #3
 800658e:	697b      	ldr	r3, [r7, #20]
 8006590:	005b      	lsls	r3, r3, #1
 8006592:	fa02 f303 	lsl.w	r3, r2, r3
 8006596:	693a      	ldr	r2, [r7, #16]
 8006598:	4313      	orrs	r3, r2
 800659a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	693a      	ldr	r2, [r7, #16]
 80065a0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80065a2:	683b      	ldr	r3, [r7, #0]
 80065a4:	685b      	ldr	r3, [r3, #4]
 80065a6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	f000 80a6 	beq.w	80066fc <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80065b0:	4b5b      	ldr	r3, [pc, #364]	; (8006720 <HAL_GPIO_Init+0x2e4>)
 80065b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80065b4:	4a5a      	ldr	r2, [pc, #360]	; (8006720 <HAL_GPIO_Init+0x2e4>)
 80065b6:	f043 0301 	orr.w	r3, r3, #1
 80065ba:	6613      	str	r3, [r2, #96]	; 0x60
 80065bc:	4b58      	ldr	r3, [pc, #352]	; (8006720 <HAL_GPIO_Init+0x2e4>)
 80065be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80065c0:	f003 0301 	and.w	r3, r3, #1
 80065c4:	60bb      	str	r3, [r7, #8]
 80065c6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80065c8:	4a56      	ldr	r2, [pc, #344]	; (8006724 <HAL_GPIO_Init+0x2e8>)
 80065ca:	697b      	ldr	r3, [r7, #20]
 80065cc:	089b      	lsrs	r3, r3, #2
 80065ce:	3302      	adds	r3, #2
 80065d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80065d4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80065d6:	697b      	ldr	r3, [r7, #20]
 80065d8:	f003 0303 	and.w	r3, r3, #3
 80065dc:	009b      	lsls	r3, r3, #2
 80065de:	220f      	movs	r2, #15
 80065e0:	fa02 f303 	lsl.w	r3, r2, r3
 80065e4:	43db      	mvns	r3, r3
 80065e6:	693a      	ldr	r2, [r7, #16]
 80065e8:	4013      	ands	r3, r2
 80065ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80065f2:	d01f      	beq.n	8006634 <HAL_GPIO_Init+0x1f8>
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	4a4c      	ldr	r2, [pc, #304]	; (8006728 <HAL_GPIO_Init+0x2ec>)
 80065f8:	4293      	cmp	r3, r2
 80065fa:	d019      	beq.n	8006630 <HAL_GPIO_Init+0x1f4>
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	4a4b      	ldr	r2, [pc, #300]	; (800672c <HAL_GPIO_Init+0x2f0>)
 8006600:	4293      	cmp	r3, r2
 8006602:	d013      	beq.n	800662c <HAL_GPIO_Init+0x1f0>
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	4a4a      	ldr	r2, [pc, #296]	; (8006730 <HAL_GPIO_Init+0x2f4>)
 8006608:	4293      	cmp	r3, r2
 800660a:	d00d      	beq.n	8006628 <HAL_GPIO_Init+0x1ec>
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	4a49      	ldr	r2, [pc, #292]	; (8006734 <HAL_GPIO_Init+0x2f8>)
 8006610:	4293      	cmp	r3, r2
 8006612:	d007      	beq.n	8006624 <HAL_GPIO_Init+0x1e8>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	4a48      	ldr	r2, [pc, #288]	; (8006738 <HAL_GPIO_Init+0x2fc>)
 8006618:	4293      	cmp	r3, r2
 800661a:	d101      	bne.n	8006620 <HAL_GPIO_Init+0x1e4>
 800661c:	2305      	movs	r3, #5
 800661e:	e00a      	b.n	8006636 <HAL_GPIO_Init+0x1fa>
 8006620:	2306      	movs	r3, #6
 8006622:	e008      	b.n	8006636 <HAL_GPIO_Init+0x1fa>
 8006624:	2304      	movs	r3, #4
 8006626:	e006      	b.n	8006636 <HAL_GPIO_Init+0x1fa>
 8006628:	2303      	movs	r3, #3
 800662a:	e004      	b.n	8006636 <HAL_GPIO_Init+0x1fa>
 800662c:	2302      	movs	r3, #2
 800662e:	e002      	b.n	8006636 <HAL_GPIO_Init+0x1fa>
 8006630:	2301      	movs	r3, #1
 8006632:	e000      	b.n	8006636 <HAL_GPIO_Init+0x1fa>
 8006634:	2300      	movs	r3, #0
 8006636:	697a      	ldr	r2, [r7, #20]
 8006638:	f002 0203 	and.w	r2, r2, #3
 800663c:	0092      	lsls	r2, r2, #2
 800663e:	4093      	lsls	r3, r2
 8006640:	693a      	ldr	r2, [r7, #16]
 8006642:	4313      	orrs	r3, r2
 8006644:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006646:	4937      	ldr	r1, [pc, #220]	; (8006724 <HAL_GPIO_Init+0x2e8>)
 8006648:	697b      	ldr	r3, [r7, #20]
 800664a:	089b      	lsrs	r3, r3, #2
 800664c:	3302      	adds	r3, #2
 800664e:	693a      	ldr	r2, [r7, #16]
 8006650:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006654:	4b39      	ldr	r3, [pc, #228]	; (800673c <HAL_GPIO_Init+0x300>)
 8006656:	689b      	ldr	r3, [r3, #8]
 8006658:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	43db      	mvns	r3, r3
 800665e:	693a      	ldr	r2, [r7, #16]
 8006660:	4013      	ands	r3, r2
 8006662:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006664:	683b      	ldr	r3, [r7, #0]
 8006666:	685b      	ldr	r3, [r3, #4]
 8006668:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800666c:	2b00      	cmp	r3, #0
 800666e:	d003      	beq.n	8006678 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8006670:	693a      	ldr	r2, [r7, #16]
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	4313      	orrs	r3, r2
 8006676:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006678:	4a30      	ldr	r2, [pc, #192]	; (800673c <HAL_GPIO_Init+0x300>)
 800667a:	693b      	ldr	r3, [r7, #16]
 800667c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800667e:	4b2f      	ldr	r3, [pc, #188]	; (800673c <HAL_GPIO_Init+0x300>)
 8006680:	68db      	ldr	r3, [r3, #12]
 8006682:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	43db      	mvns	r3, r3
 8006688:	693a      	ldr	r2, [r7, #16]
 800668a:	4013      	ands	r3, r2
 800668c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	685b      	ldr	r3, [r3, #4]
 8006692:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006696:	2b00      	cmp	r3, #0
 8006698:	d003      	beq.n	80066a2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800669a:	693a      	ldr	r2, [r7, #16]
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	4313      	orrs	r3, r2
 80066a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80066a2:	4a26      	ldr	r2, [pc, #152]	; (800673c <HAL_GPIO_Init+0x300>)
 80066a4:	693b      	ldr	r3, [r7, #16]
 80066a6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80066a8:	4b24      	ldr	r3, [pc, #144]	; (800673c <HAL_GPIO_Init+0x300>)
 80066aa:	685b      	ldr	r3, [r3, #4]
 80066ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	43db      	mvns	r3, r3
 80066b2:	693a      	ldr	r2, [r7, #16]
 80066b4:	4013      	ands	r3, r2
 80066b6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80066b8:	683b      	ldr	r3, [r7, #0]
 80066ba:	685b      	ldr	r3, [r3, #4]
 80066bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d003      	beq.n	80066cc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80066c4:	693a      	ldr	r2, [r7, #16]
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	4313      	orrs	r3, r2
 80066ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80066cc:	4a1b      	ldr	r2, [pc, #108]	; (800673c <HAL_GPIO_Init+0x300>)
 80066ce:	693b      	ldr	r3, [r7, #16]
 80066d0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80066d2:	4b1a      	ldr	r3, [pc, #104]	; (800673c <HAL_GPIO_Init+0x300>)
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	43db      	mvns	r3, r3
 80066dc:	693a      	ldr	r2, [r7, #16]
 80066de:	4013      	ands	r3, r2
 80066e0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	685b      	ldr	r3, [r3, #4]
 80066e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d003      	beq.n	80066f6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80066ee:	693a      	ldr	r2, [r7, #16]
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	4313      	orrs	r3, r2
 80066f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80066f6:	4a11      	ldr	r2, [pc, #68]	; (800673c <HAL_GPIO_Init+0x300>)
 80066f8:	693b      	ldr	r3, [r7, #16]
 80066fa:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80066fc:	697b      	ldr	r3, [r7, #20]
 80066fe:	3301      	adds	r3, #1
 8006700:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	681a      	ldr	r2, [r3, #0]
 8006706:	697b      	ldr	r3, [r7, #20]
 8006708:	fa22 f303 	lsr.w	r3, r2, r3
 800670c:	2b00      	cmp	r3, #0
 800670e:	f47f ae9d 	bne.w	800644c <HAL_GPIO_Init+0x10>
  }
}
 8006712:	bf00      	nop
 8006714:	bf00      	nop
 8006716:	371c      	adds	r7, #28
 8006718:	46bd      	mov	sp, r7
 800671a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671e:	4770      	bx	lr
 8006720:	40021000 	.word	0x40021000
 8006724:	40010000 	.word	0x40010000
 8006728:	48000400 	.word	0x48000400
 800672c:	48000800 	.word	0x48000800
 8006730:	48000c00 	.word	0x48000c00
 8006734:	48001000 	.word	0x48001000
 8006738:	48001400 	.word	0x48001400
 800673c:	40010400 	.word	0x40010400

08006740 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006740:	b480      	push	{r7}
 8006742:	b083      	sub	sp, #12
 8006744:	af00      	add	r7, sp, #0
 8006746:	6078      	str	r0, [r7, #4]
 8006748:	460b      	mov	r3, r1
 800674a:	807b      	strh	r3, [r7, #2]
 800674c:	4613      	mov	r3, r2
 800674e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006750:	787b      	ldrb	r3, [r7, #1]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d003      	beq.n	800675e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006756:	887a      	ldrh	r2, [r7, #2]
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800675c:	e002      	b.n	8006764 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800675e:	887a      	ldrh	r2, [r7, #2]
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006764:	bf00      	nop
 8006766:	370c      	adds	r7, #12
 8006768:	46bd      	mov	sp, r7
 800676a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676e:	4770      	bx	lr

08006770 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006770:	b480      	push	{r7}
 8006772:	b085      	sub	sp, #20
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2b00      	cmp	r3, #0
 800677c:	d141      	bne.n	8006802 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800677e:	4b4b      	ldr	r3, [pc, #300]	; (80068ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006786:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800678a:	d131      	bne.n	80067f0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800678c:	4b47      	ldr	r3, [pc, #284]	; (80068ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800678e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006792:	4a46      	ldr	r2, [pc, #280]	; (80068ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006794:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006798:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800679c:	4b43      	ldr	r3, [pc, #268]	; (80068ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80067a4:	4a41      	ldr	r2, [pc, #260]	; (80068ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80067aa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80067ac:	4b40      	ldr	r3, [pc, #256]	; (80068b0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	2232      	movs	r2, #50	; 0x32
 80067b2:	fb02 f303 	mul.w	r3, r2, r3
 80067b6:	4a3f      	ldr	r2, [pc, #252]	; (80068b4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80067b8:	fba2 2303 	umull	r2, r3, r2, r3
 80067bc:	0c9b      	lsrs	r3, r3, #18
 80067be:	3301      	adds	r3, #1
 80067c0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80067c2:	e002      	b.n	80067ca <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	3b01      	subs	r3, #1
 80067c8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80067ca:	4b38      	ldr	r3, [pc, #224]	; (80068ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067cc:	695b      	ldr	r3, [r3, #20]
 80067ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80067d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80067d6:	d102      	bne.n	80067de <HAL_PWREx_ControlVoltageScaling+0x6e>
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d1f2      	bne.n	80067c4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80067de:	4b33      	ldr	r3, [pc, #204]	; (80068ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067e0:	695b      	ldr	r3, [r3, #20]
 80067e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80067e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80067ea:	d158      	bne.n	800689e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80067ec:	2303      	movs	r3, #3
 80067ee:	e057      	b.n	80068a0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80067f0:	4b2e      	ldr	r3, [pc, #184]	; (80068ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80067f6:	4a2d      	ldr	r2, [pc, #180]	; (80068ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80067fc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8006800:	e04d      	b.n	800689e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006808:	d141      	bne.n	800688e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800680a:	4b28      	ldr	r3, [pc, #160]	; (80068ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006812:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006816:	d131      	bne.n	800687c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006818:	4b24      	ldr	r3, [pc, #144]	; (80068ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800681a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800681e:	4a23      	ldr	r2, [pc, #140]	; (80068ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006820:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006824:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006828:	4b20      	ldr	r3, [pc, #128]	; (80068ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006830:	4a1e      	ldr	r2, [pc, #120]	; (80068ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006832:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006836:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006838:	4b1d      	ldr	r3, [pc, #116]	; (80068b0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	2232      	movs	r2, #50	; 0x32
 800683e:	fb02 f303 	mul.w	r3, r2, r3
 8006842:	4a1c      	ldr	r2, [pc, #112]	; (80068b4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006844:	fba2 2303 	umull	r2, r3, r2, r3
 8006848:	0c9b      	lsrs	r3, r3, #18
 800684a:	3301      	adds	r3, #1
 800684c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800684e:	e002      	b.n	8006856 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	3b01      	subs	r3, #1
 8006854:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006856:	4b15      	ldr	r3, [pc, #84]	; (80068ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006858:	695b      	ldr	r3, [r3, #20]
 800685a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800685e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006862:	d102      	bne.n	800686a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	2b00      	cmp	r3, #0
 8006868:	d1f2      	bne.n	8006850 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800686a:	4b10      	ldr	r3, [pc, #64]	; (80068ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800686c:	695b      	ldr	r3, [r3, #20]
 800686e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006872:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006876:	d112      	bne.n	800689e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006878:	2303      	movs	r3, #3
 800687a:	e011      	b.n	80068a0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800687c:	4b0b      	ldr	r3, [pc, #44]	; (80068ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800687e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006882:	4a0a      	ldr	r2, [pc, #40]	; (80068ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006884:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006888:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800688c:	e007      	b.n	800689e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800688e:	4b07      	ldr	r3, [pc, #28]	; (80068ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006896:	4a05      	ldr	r2, [pc, #20]	; (80068ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006898:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800689c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800689e:	2300      	movs	r3, #0
}
 80068a0:	4618      	mov	r0, r3
 80068a2:	3714      	adds	r7, #20
 80068a4:	46bd      	mov	sp, r7
 80068a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068aa:	4770      	bx	lr
 80068ac:	40007000 	.word	0x40007000
 80068b0:	20000004 	.word	0x20000004
 80068b4:	431bde83 	.word	0x431bde83

080068b8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80068b8:	b480      	push	{r7}
 80068ba:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80068bc:	4b05      	ldr	r3, [pc, #20]	; (80068d4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80068be:	689b      	ldr	r3, [r3, #8]
 80068c0:	4a04      	ldr	r2, [pc, #16]	; (80068d4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80068c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80068c6:	6093      	str	r3, [r2, #8]
}
 80068c8:	bf00      	nop
 80068ca:	46bd      	mov	sp, r7
 80068cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d0:	4770      	bx	lr
 80068d2:	bf00      	nop
 80068d4:	40007000 	.word	0x40007000

080068d8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80068d8:	b580      	push	{r7, lr}
 80068da:	b088      	sub	sp, #32
 80068dc:	af00      	add	r7, sp, #0
 80068de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d101      	bne.n	80068ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80068e6:	2301      	movs	r3, #1
 80068e8:	e306      	b.n	8006ef8 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f003 0301 	and.w	r3, r3, #1
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d075      	beq.n	80069e2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80068f6:	4b97      	ldr	r3, [pc, #604]	; (8006b54 <HAL_RCC_OscConfig+0x27c>)
 80068f8:	689b      	ldr	r3, [r3, #8]
 80068fa:	f003 030c 	and.w	r3, r3, #12
 80068fe:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006900:	4b94      	ldr	r3, [pc, #592]	; (8006b54 <HAL_RCC_OscConfig+0x27c>)
 8006902:	68db      	ldr	r3, [r3, #12]
 8006904:	f003 0303 	and.w	r3, r3, #3
 8006908:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800690a:	69bb      	ldr	r3, [r7, #24]
 800690c:	2b0c      	cmp	r3, #12
 800690e:	d102      	bne.n	8006916 <HAL_RCC_OscConfig+0x3e>
 8006910:	697b      	ldr	r3, [r7, #20]
 8006912:	2b03      	cmp	r3, #3
 8006914:	d002      	beq.n	800691c <HAL_RCC_OscConfig+0x44>
 8006916:	69bb      	ldr	r3, [r7, #24]
 8006918:	2b08      	cmp	r3, #8
 800691a:	d10b      	bne.n	8006934 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800691c:	4b8d      	ldr	r3, [pc, #564]	; (8006b54 <HAL_RCC_OscConfig+0x27c>)
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006924:	2b00      	cmp	r3, #0
 8006926:	d05b      	beq.n	80069e0 <HAL_RCC_OscConfig+0x108>
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	685b      	ldr	r3, [r3, #4]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d157      	bne.n	80069e0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006930:	2301      	movs	r3, #1
 8006932:	e2e1      	b.n	8006ef8 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	685b      	ldr	r3, [r3, #4]
 8006938:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800693c:	d106      	bne.n	800694c <HAL_RCC_OscConfig+0x74>
 800693e:	4b85      	ldr	r3, [pc, #532]	; (8006b54 <HAL_RCC_OscConfig+0x27c>)
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	4a84      	ldr	r2, [pc, #528]	; (8006b54 <HAL_RCC_OscConfig+0x27c>)
 8006944:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006948:	6013      	str	r3, [r2, #0]
 800694a:	e01d      	b.n	8006988 <HAL_RCC_OscConfig+0xb0>
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	685b      	ldr	r3, [r3, #4]
 8006950:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006954:	d10c      	bne.n	8006970 <HAL_RCC_OscConfig+0x98>
 8006956:	4b7f      	ldr	r3, [pc, #508]	; (8006b54 <HAL_RCC_OscConfig+0x27c>)
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	4a7e      	ldr	r2, [pc, #504]	; (8006b54 <HAL_RCC_OscConfig+0x27c>)
 800695c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006960:	6013      	str	r3, [r2, #0]
 8006962:	4b7c      	ldr	r3, [pc, #496]	; (8006b54 <HAL_RCC_OscConfig+0x27c>)
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	4a7b      	ldr	r2, [pc, #492]	; (8006b54 <HAL_RCC_OscConfig+0x27c>)
 8006968:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800696c:	6013      	str	r3, [r2, #0]
 800696e:	e00b      	b.n	8006988 <HAL_RCC_OscConfig+0xb0>
 8006970:	4b78      	ldr	r3, [pc, #480]	; (8006b54 <HAL_RCC_OscConfig+0x27c>)
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	4a77      	ldr	r2, [pc, #476]	; (8006b54 <HAL_RCC_OscConfig+0x27c>)
 8006976:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800697a:	6013      	str	r3, [r2, #0]
 800697c:	4b75      	ldr	r3, [pc, #468]	; (8006b54 <HAL_RCC_OscConfig+0x27c>)
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	4a74      	ldr	r2, [pc, #464]	; (8006b54 <HAL_RCC_OscConfig+0x27c>)
 8006982:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006986:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	685b      	ldr	r3, [r3, #4]
 800698c:	2b00      	cmp	r3, #0
 800698e:	d013      	beq.n	80069b8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006990:	f7fc facc 	bl	8002f2c <HAL_GetTick>
 8006994:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006996:	e008      	b.n	80069aa <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006998:	f7fc fac8 	bl	8002f2c <HAL_GetTick>
 800699c:	4602      	mov	r2, r0
 800699e:	693b      	ldr	r3, [r7, #16]
 80069a0:	1ad3      	subs	r3, r2, r3
 80069a2:	2b64      	cmp	r3, #100	; 0x64
 80069a4:	d901      	bls.n	80069aa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80069a6:	2303      	movs	r3, #3
 80069a8:	e2a6      	b.n	8006ef8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80069aa:	4b6a      	ldr	r3, [pc, #424]	; (8006b54 <HAL_RCC_OscConfig+0x27c>)
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d0f0      	beq.n	8006998 <HAL_RCC_OscConfig+0xc0>
 80069b6:	e014      	b.n	80069e2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069b8:	f7fc fab8 	bl	8002f2c <HAL_GetTick>
 80069bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80069be:	e008      	b.n	80069d2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80069c0:	f7fc fab4 	bl	8002f2c <HAL_GetTick>
 80069c4:	4602      	mov	r2, r0
 80069c6:	693b      	ldr	r3, [r7, #16]
 80069c8:	1ad3      	subs	r3, r2, r3
 80069ca:	2b64      	cmp	r3, #100	; 0x64
 80069cc:	d901      	bls.n	80069d2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80069ce:	2303      	movs	r3, #3
 80069d0:	e292      	b.n	8006ef8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80069d2:	4b60      	ldr	r3, [pc, #384]	; (8006b54 <HAL_RCC_OscConfig+0x27c>)
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d1f0      	bne.n	80069c0 <HAL_RCC_OscConfig+0xe8>
 80069de:	e000      	b.n	80069e2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80069e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	f003 0302 	and.w	r3, r3, #2
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d075      	beq.n	8006ada <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80069ee:	4b59      	ldr	r3, [pc, #356]	; (8006b54 <HAL_RCC_OscConfig+0x27c>)
 80069f0:	689b      	ldr	r3, [r3, #8]
 80069f2:	f003 030c 	and.w	r3, r3, #12
 80069f6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80069f8:	4b56      	ldr	r3, [pc, #344]	; (8006b54 <HAL_RCC_OscConfig+0x27c>)
 80069fa:	68db      	ldr	r3, [r3, #12]
 80069fc:	f003 0303 	and.w	r3, r3, #3
 8006a00:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8006a02:	69bb      	ldr	r3, [r7, #24]
 8006a04:	2b0c      	cmp	r3, #12
 8006a06:	d102      	bne.n	8006a0e <HAL_RCC_OscConfig+0x136>
 8006a08:	697b      	ldr	r3, [r7, #20]
 8006a0a:	2b02      	cmp	r3, #2
 8006a0c:	d002      	beq.n	8006a14 <HAL_RCC_OscConfig+0x13c>
 8006a0e:	69bb      	ldr	r3, [r7, #24]
 8006a10:	2b04      	cmp	r3, #4
 8006a12:	d11f      	bne.n	8006a54 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006a14:	4b4f      	ldr	r3, [pc, #316]	; (8006b54 <HAL_RCC_OscConfig+0x27c>)
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d005      	beq.n	8006a2c <HAL_RCC_OscConfig+0x154>
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	68db      	ldr	r3, [r3, #12]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d101      	bne.n	8006a2c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8006a28:	2301      	movs	r3, #1
 8006a2a:	e265      	b.n	8006ef8 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a2c:	4b49      	ldr	r3, [pc, #292]	; (8006b54 <HAL_RCC_OscConfig+0x27c>)
 8006a2e:	685b      	ldr	r3, [r3, #4]
 8006a30:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	691b      	ldr	r3, [r3, #16]
 8006a38:	061b      	lsls	r3, r3, #24
 8006a3a:	4946      	ldr	r1, [pc, #280]	; (8006b54 <HAL_RCC_OscConfig+0x27c>)
 8006a3c:	4313      	orrs	r3, r2
 8006a3e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006a40:	4b45      	ldr	r3, [pc, #276]	; (8006b58 <HAL_RCC_OscConfig+0x280>)
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	4618      	mov	r0, r3
 8006a46:	f7fc fa25 	bl	8002e94 <HAL_InitTick>
 8006a4a:	4603      	mov	r3, r0
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d043      	beq.n	8006ad8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8006a50:	2301      	movs	r3, #1
 8006a52:	e251      	b.n	8006ef8 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	68db      	ldr	r3, [r3, #12]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d023      	beq.n	8006aa4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006a5c:	4b3d      	ldr	r3, [pc, #244]	; (8006b54 <HAL_RCC_OscConfig+0x27c>)
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	4a3c      	ldr	r2, [pc, #240]	; (8006b54 <HAL_RCC_OscConfig+0x27c>)
 8006a62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006a66:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a68:	f7fc fa60 	bl	8002f2c <HAL_GetTick>
 8006a6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006a6e:	e008      	b.n	8006a82 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006a70:	f7fc fa5c 	bl	8002f2c <HAL_GetTick>
 8006a74:	4602      	mov	r2, r0
 8006a76:	693b      	ldr	r3, [r7, #16]
 8006a78:	1ad3      	subs	r3, r2, r3
 8006a7a:	2b02      	cmp	r3, #2
 8006a7c:	d901      	bls.n	8006a82 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8006a7e:	2303      	movs	r3, #3
 8006a80:	e23a      	b.n	8006ef8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006a82:	4b34      	ldr	r3, [pc, #208]	; (8006b54 <HAL_RCC_OscConfig+0x27c>)
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d0f0      	beq.n	8006a70 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a8e:	4b31      	ldr	r3, [pc, #196]	; (8006b54 <HAL_RCC_OscConfig+0x27c>)
 8006a90:	685b      	ldr	r3, [r3, #4]
 8006a92:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	691b      	ldr	r3, [r3, #16]
 8006a9a:	061b      	lsls	r3, r3, #24
 8006a9c:	492d      	ldr	r1, [pc, #180]	; (8006b54 <HAL_RCC_OscConfig+0x27c>)
 8006a9e:	4313      	orrs	r3, r2
 8006aa0:	604b      	str	r3, [r1, #4]
 8006aa2:	e01a      	b.n	8006ada <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006aa4:	4b2b      	ldr	r3, [pc, #172]	; (8006b54 <HAL_RCC_OscConfig+0x27c>)
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	4a2a      	ldr	r2, [pc, #168]	; (8006b54 <HAL_RCC_OscConfig+0x27c>)
 8006aaa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006aae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ab0:	f7fc fa3c 	bl	8002f2c <HAL_GetTick>
 8006ab4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006ab6:	e008      	b.n	8006aca <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006ab8:	f7fc fa38 	bl	8002f2c <HAL_GetTick>
 8006abc:	4602      	mov	r2, r0
 8006abe:	693b      	ldr	r3, [r7, #16]
 8006ac0:	1ad3      	subs	r3, r2, r3
 8006ac2:	2b02      	cmp	r3, #2
 8006ac4:	d901      	bls.n	8006aca <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8006ac6:	2303      	movs	r3, #3
 8006ac8:	e216      	b.n	8006ef8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006aca:	4b22      	ldr	r3, [pc, #136]	; (8006b54 <HAL_RCC_OscConfig+0x27c>)
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d1f0      	bne.n	8006ab8 <HAL_RCC_OscConfig+0x1e0>
 8006ad6:	e000      	b.n	8006ada <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006ad8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f003 0308 	and.w	r3, r3, #8
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d041      	beq.n	8006b6a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	695b      	ldr	r3, [r3, #20]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d01c      	beq.n	8006b28 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006aee:	4b19      	ldr	r3, [pc, #100]	; (8006b54 <HAL_RCC_OscConfig+0x27c>)
 8006af0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006af4:	4a17      	ldr	r2, [pc, #92]	; (8006b54 <HAL_RCC_OscConfig+0x27c>)
 8006af6:	f043 0301 	orr.w	r3, r3, #1
 8006afa:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006afe:	f7fc fa15 	bl	8002f2c <HAL_GetTick>
 8006b02:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006b04:	e008      	b.n	8006b18 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006b06:	f7fc fa11 	bl	8002f2c <HAL_GetTick>
 8006b0a:	4602      	mov	r2, r0
 8006b0c:	693b      	ldr	r3, [r7, #16]
 8006b0e:	1ad3      	subs	r3, r2, r3
 8006b10:	2b02      	cmp	r3, #2
 8006b12:	d901      	bls.n	8006b18 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006b14:	2303      	movs	r3, #3
 8006b16:	e1ef      	b.n	8006ef8 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006b18:	4b0e      	ldr	r3, [pc, #56]	; (8006b54 <HAL_RCC_OscConfig+0x27c>)
 8006b1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006b1e:	f003 0302 	and.w	r3, r3, #2
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d0ef      	beq.n	8006b06 <HAL_RCC_OscConfig+0x22e>
 8006b26:	e020      	b.n	8006b6a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006b28:	4b0a      	ldr	r3, [pc, #40]	; (8006b54 <HAL_RCC_OscConfig+0x27c>)
 8006b2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006b2e:	4a09      	ldr	r2, [pc, #36]	; (8006b54 <HAL_RCC_OscConfig+0x27c>)
 8006b30:	f023 0301 	bic.w	r3, r3, #1
 8006b34:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b38:	f7fc f9f8 	bl	8002f2c <HAL_GetTick>
 8006b3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006b3e:	e00d      	b.n	8006b5c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006b40:	f7fc f9f4 	bl	8002f2c <HAL_GetTick>
 8006b44:	4602      	mov	r2, r0
 8006b46:	693b      	ldr	r3, [r7, #16]
 8006b48:	1ad3      	subs	r3, r2, r3
 8006b4a:	2b02      	cmp	r3, #2
 8006b4c:	d906      	bls.n	8006b5c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006b4e:	2303      	movs	r3, #3
 8006b50:	e1d2      	b.n	8006ef8 <HAL_RCC_OscConfig+0x620>
 8006b52:	bf00      	nop
 8006b54:	40021000 	.word	0x40021000
 8006b58:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006b5c:	4b8c      	ldr	r3, [pc, #560]	; (8006d90 <HAL_RCC_OscConfig+0x4b8>)
 8006b5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006b62:	f003 0302 	and.w	r3, r3, #2
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d1ea      	bne.n	8006b40 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	f003 0304 	and.w	r3, r3, #4
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	f000 80a6 	beq.w	8006cc4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006b78:	2300      	movs	r3, #0
 8006b7a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006b7c:	4b84      	ldr	r3, [pc, #528]	; (8006d90 <HAL_RCC_OscConfig+0x4b8>)
 8006b7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d101      	bne.n	8006b8c <HAL_RCC_OscConfig+0x2b4>
 8006b88:	2301      	movs	r3, #1
 8006b8a:	e000      	b.n	8006b8e <HAL_RCC_OscConfig+0x2b6>
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d00d      	beq.n	8006bae <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006b92:	4b7f      	ldr	r3, [pc, #508]	; (8006d90 <HAL_RCC_OscConfig+0x4b8>)
 8006b94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b96:	4a7e      	ldr	r2, [pc, #504]	; (8006d90 <HAL_RCC_OscConfig+0x4b8>)
 8006b98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b9c:	6593      	str	r3, [r2, #88]	; 0x58
 8006b9e:	4b7c      	ldr	r3, [pc, #496]	; (8006d90 <HAL_RCC_OscConfig+0x4b8>)
 8006ba0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ba2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ba6:	60fb      	str	r3, [r7, #12]
 8006ba8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006baa:	2301      	movs	r3, #1
 8006bac:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006bae:	4b79      	ldr	r3, [pc, #484]	; (8006d94 <HAL_RCC_OscConfig+0x4bc>)
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d118      	bne.n	8006bec <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006bba:	4b76      	ldr	r3, [pc, #472]	; (8006d94 <HAL_RCC_OscConfig+0x4bc>)
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	4a75      	ldr	r2, [pc, #468]	; (8006d94 <HAL_RCC_OscConfig+0x4bc>)
 8006bc0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006bc4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006bc6:	f7fc f9b1 	bl	8002f2c <HAL_GetTick>
 8006bca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006bcc:	e008      	b.n	8006be0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006bce:	f7fc f9ad 	bl	8002f2c <HAL_GetTick>
 8006bd2:	4602      	mov	r2, r0
 8006bd4:	693b      	ldr	r3, [r7, #16]
 8006bd6:	1ad3      	subs	r3, r2, r3
 8006bd8:	2b02      	cmp	r3, #2
 8006bda:	d901      	bls.n	8006be0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8006bdc:	2303      	movs	r3, #3
 8006bde:	e18b      	b.n	8006ef8 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006be0:	4b6c      	ldr	r3, [pc, #432]	; (8006d94 <HAL_RCC_OscConfig+0x4bc>)
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d0f0      	beq.n	8006bce <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	689b      	ldr	r3, [r3, #8]
 8006bf0:	2b01      	cmp	r3, #1
 8006bf2:	d108      	bne.n	8006c06 <HAL_RCC_OscConfig+0x32e>
 8006bf4:	4b66      	ldr	r3, [pc, #408]	; (8006d90 <HAL_RCC_OscConfig+0x4b8>)
 8006bf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006bfa:	4a65      	ldr	r2, [pc, #404]	; (8006d90 <HAL_RCC_OscConfig+0x4b8>)
 8006bfc:	f043 0301 	orr.w	r3, r3, #1
 8006c00:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006c04:	e024      	b.n	8006c50 <HAL_RCC_OscConfig+0x378>
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	689b      	ldr	r3, [r3, #8]
 8006c0a:	2b05      	cmp	r3, #5
 8006c0c:	d110      	bne.n	8006c30 <HAL_RCC_OscConfig+0x358>
 8006c0e:	4b60      	ldr	r3, [pc, #384]	; (8006d90 <HAL_RCC_OscConfig+0x4b8>)
 8006c10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c14:	4a5e      	ldr	r2, [pc, #376]	; (8006d90 <HAL_RCC_OscConfig+0x4b8>)
 8006c16:	f043 0304 	orr.w	r3, r3, #4
 8006c1a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006c1e:	4b5c      	ldr	r3, [pc, #368]	; (8006d90 <HAL_RCC_OscConfig+0x4b8>)
 8006c20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c24:	4a5a      	ldr	r2, [pc, #360]	; (8006d90 <HAL_RCC_OscConfig+0x4b8>)
 8006c26:	f043 0301 	orr.w	r3, r3, #1
 8006c2a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006c2e:	e00f      	b.n	8006c50 <HAL_RCC_OscConfig+0x378>
 8006c30:	4b57      	ldr	r3, [pc, #348]	; (8006d90 <HAL_RCC_OscConfig+0x4b8>)
 8006c32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c36:	4a56      	ldr	r2, [pc, #344]	; (8006d90 <HAL_RCC_OscConfig+0x4b8>)
 8006c38:	f023 0301 	bic.w	r3, r3, #1
 8006c3c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006c40:	4b53      	ldr	r3, [pc, #332]	; (8006d90 <HAL_RCC_OscConfig+0x4b8>)
 8006c42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c46:	4a52      	ldr	r2, [pc, #328]	; (8006d90 <HAL_RCC_OscConfig+0x4b8>)
 8006c48:	f023 0304 	bic.w	r3, r3, #4
 8006c4c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	689b      	ldr	r3, [r3, #8]
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d016      	beq.n	8006c86 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c58:	f7fc f968 	bl	8002f2c <HAL_GetTick>
 8006c5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006c5e:	e00a      	b.n	8006c76 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c60:	f7fc f964 	bl	8002f2c <HAL_GetTick>
 8006c64:	4602      	mov	r2, r0
 8006c66:	693b      	ldr	r3, [r7, #16]
 8006c68:	1ad3      	subs	r3, r2, r3
 8006c6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c6e:	4293      	cmp	r3, r2
 8006c70:	d901      	bls.n	8006c76 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8006c72:	2303      	movs	r3, #3
 8006c74:	e140      	b.n	8006ef8 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006c76:	4b46      	ldr	r3, [pc, #280]	; (8006d90 <HAL_RCC_OscConfig+0x4b8>)
 8006c78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c7c:	f003 0302 	and.w	r3, r3, #2
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d0ed      	beq.n	8006c60 <HAL_RCC_OscConfig+0x388>
 8006c84:	e015      	b.n	8006cb2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c86:	f7fc f951 	bl	8002f2c <HAL_GetTick>
 8006c8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006c8c:	e00a      	b.n	8006ca4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c8e:	f7fc f94d 	bl	8002f2c <HAL_GetTick>
 8006c92:	4602      	mov	r2, r0
 8006c94:	693b      	ldr	r3, [r7, #16]
 8006c96:	1ad3      	subs	r3, r2, r3
 8006c98:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	d901      	bls.n	8006ca4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8006ca0:	2303      	movs	r3, #3
 8006ca2:	e129      	b.n	8006ef8 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006ca4:	4b3a      	ldr	r3, [pc, #232]	; (8006d90 <HAL_RCC_OscConfig+0x4b8>)
 8006ca6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006caa:	f003 0302 	and.w	r3, r3, #2
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d1ed      	bne.n	8006c8e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006cb2:	7ffb      	ldrb	r3, [r7, #31]
 8006cb4:	2b01      	cmp	r3, #1
 8006cb6:	d105      	bne.n	8006cc4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006cb8:	4b35      	ldr	r3, [pc, #212]	; (8006d90 <HAL_RCC_OscConfig+0x4b8>)
 8006cba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006cbc:	4a34      	ldr	r2, [pc, #208]	; (8006d90 <HAL_RCC_OscConfig+0x4b8>)
 8006cbe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006cc2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f003 0320 	and.w	r3, r3, #32
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d03c      	beq.n	8006d4a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	699b      	ldr	r3, [r3, #24]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d01c      	beq.n	8006d12 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006cd8:	4b2d      	ldr	r3, [pc, #180]	; (8006d90 <HAL_RCC_OscConfig+0x4b8>)
 8006cda:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006cde:	4a2c      	ldr	r2, [pc, #176]	; (8006d90 <HAL_RCC_OscConfig+0x4b8>)
 8006ce0:	f043 0301 	orr.w	r3, r3, #1
 8006ce4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ce8:	f7fc f920 	bl	8002f2c <HAL_GetTick>
 8006cec:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006cee:	e008      	b.n	8006d02 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006cf0:	f7fc f91c 	bl	8002f2c <HAL_GetTick>
 8006cf4:	4602      	mov	r2, r0
 8006cf6:	693b      	ldr	r3, [r7, #16]
 8006cf8:	1ad3      	subs	r3, r2, r3
 8006cfa:	2b02      	cmp	r3, #2
 8006cfc:	d901      	bls.n	8006d02 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8006cfe:	2303      	movs	r3, #3
 8006d00:	e0fa      	b.n	8006ef8 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006d02:	4b23      	ldr	r3, [pc, #140]	; (8006d90 <HAL_RCC_OscConfig+0x4b8>)
 8006d04:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006d08:	f003 0302 	and.w	r3, r3, #2
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d0ef      	beq.n	8006cf0 <HAL_RCC_OscConfig+0x418>
 8006d10:	e01b      	b.n	8006d4a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006d12:	4b1f      	ldr	r3, [pc, #124]	; (8006d90 <HAL_RCC_OscConfig+0x4b8>)
 8006d14:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006d18:	4a1d      	ldr	r2, [pc, #116]	; (8006d90 <HAL_RCC_OscConfig+0x4b8>)
 8006d1a:	f023 0301 	bic.w	r3, r3, #1
 8006d1e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d22:	f7fc f903 	bl	8002f2c <HAL_GetTick>
 8006d26:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006d28:	e008      	b.n	8006d3c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006d2a:	f7fc f8ff 	bl	8002f2c <HAL_GetTick>
 8006d2e:	4602      	mov	r2, r0
 8006d30:	693b      	ldr	r3, [r7, #16]
 8006d32:	1ad3      	subs	r3, r2, r3
 8006d34:	2b02      	cmp	r3, #2
 8006d36:	d901      	bls.n	8006d3c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8006d38:	2303      	movs	r3, #3
 8006d3a:	e0dd      	b.n	8006ef8 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006d3c:	4b14      	ldr	r3, [pc, #80]	; (8006d90 <HAL_RCC_OscConfig+0x4b8>)
 8006d3e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006d42:	f003 0302 	and.w	r3, r3, #2
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d1ef      	bne.n	8006d2a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	69db      	ldr	r3, [r3, #28]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	f000 80d1 	beq.w	8006ef6 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006d54:	4b0e      	ldr	r3, [pc, #56]	; (8006d90 <HAL_RCC_OscConfig+0x4b8>)
 8006d56:	689b      	ldr	r3, [r3, #8]
 8006d58:	f003 030c 	and.w	r3, r3, #12
 8006d5c:	2b0c      	cmp	r3, #12
 8006d5e:	f000 808b 	beq.w	8006e78 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	69db      	ldr	r3, [r3, #28]
 8006d66:	2b02      	cmp	r3, #2
 8006d68:	d15e      	bne.n	8006e28 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d6a:	4b09      	ldr	r3, [pc, #36]	; (8006d90 <HAL_RCC_OscConfig+0x4b8>)
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	4a08      	ldr	r2, [pc, #32]	; (8006d90 <HAL_RCC_OscConfig+0x4b8>)
 8006d70:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006d74:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d76:	f7fc f8d9 	bl	8002f2c <HAL_GetTick>
 8006d7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006d7c:	e00c      	b.n	8006d98 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006d7e:	f7fc f8d5 	bl	8002f2c <HAL_GetTick>
 8006d82:	4602      	mov	r2, r0
 8006d84:	693b      	ldr	r3, [r7, #16]
 8006d86:	1ad3      	subs	r3, r2, r3
 8006d88:	2b02      	cmp	r3, #2
 8006d8a:	d905      	bls.n	8006d98 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8006d8c:	2303      	movs	r3, #3
 8006d8e:	e0b3      	b.n	8006ef8 <HAL_RCC_OscConfig+0x620>
 8006d90:	40021000 	.word	0x40021000
 8006d94:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006d98:	4b59      	ldr	r3, [pc, #356]	; (8006f00 <HAL_RCC_OscConfig+0x628>)
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d1ec      	bne.n	8006d7e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006da4:	4b56      	ldr	r3, [pc, #344]	; (8006f00 <HAL_RCC_OscConfig+0x628>)
 8006da6:	68da      	ldr	r2, [r3, #12]
 8006da8:	4b56      	ldr	r3, [pc, #344]	; (8006f04 <HAL_RCC_OscConfig+0x62c>)
 8006daa:	4013      	ands	r3, r2
 8006dac:	687a      	ldr	r2, [r7, #4]
 8006dae:	6a11      	ldr	r1, [r2, #32]
 8006db0:	687a      	ldr	r2, [r7, #4]
 8006db2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006db4:	3a01      	subs	r2, #1
 8006db6:	0112      	lsls	r2, r2, #4
 8006db8:	4311      	orrs	r1, r2
 8006dba:	687a      	ldr	r2, [r7, #4]
 8006dbc:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8006dbe:	0212      	lsls	r2, r2, #8
 8006dc0:	4311      	orrs	r1, r2
 8006dc2:	687a      	ldr	r2, [r7, #4]
 8006dc4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006dc6:	0852      	lsrs	r2, r2, #1
 8006dc8:	3a01      	subs	r2, #1
 8006dca:	0552      	lsls	r2, r2, #21
 8006dcc:	4311      	orrs	r1, r2
 8006dce:	687a      	ldr	r2, [r7, #4]
 8006dd0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006dd2:	0852      	lsrs	r2, r2, #1
 8006dd4:	3a01      	subs	r2, #1
 8006dd6:	0652      	lsls	r2, r2, #25
 8006dd8:	4311      	orrs	r1, r2
 8006dda:	687a      	ldr	r2, [r7, #4]
 8006ddc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006dde:	06d2      	lsls	r2, r2, #27
 8006de0:	430a      	orrs	r2, r1
 8006de2:	4947      	ldr	r1, [pc, #284]	; (8006f00 <HAL_RCC_OscConfig+0x628>)
 8006de4:	4313      	orrs	r3, r2
 8006de6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006de8:	4b45      	ldr	r3, [pc, #276]	; (8006f00 <HAL_RCC_OscConfig+0x628>)
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	4a44      	ldr	r2, [pc, #272]	; (8006f00 <HAL_RCC_OscConfig+0x628>)
 8006dee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006df2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006df4:	4b42      	ldr	r3, [pc, #264]	; (8006f00 <HAL_RCC_OscConfig+0x628>)
 8006df6:	68db      	ldr	r3, [r3, #12]
 8006df8:	4a41      	ldr	r2, [pc, #260]	; (8006f00 <HAL_RCC_OscConfig+0x628>)
 8006dfa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006dfe:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e00:	f7fc f894 	bl	8002f2c <HAL_GetTick>
 8006e04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006e06:	e008      	b.n	8006e1a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e08:	f7fc f890 	bl	8002f2c <HAL_GetTick>
 8006e0c:	4602      	mov	r2, r0
 8006e0e:	693b      	ldr	r3, [r7, #16]
 8006e10:	1ad3      	subs	r3, r2, r3
 8006e12:	2b02      	cmp	r3, #2
 8006e14:	d901      	bls.n	8006e1a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8006e16:	2303      	movs	r3, #3
 8006e18:	e06e      	b.n	8006ef8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006e1a:	4b39      	ldr	r3, [pc, #228]	; (8006f00 <HAL_RCC_OscConfig+0x628>)
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d0f0      	beq.n	8006e08 <HAL_RCC_OscConfig+0x530>
 8006e26:	e066      	b.n	8006ef6 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006e28:	4b35      	ldr	r3, [pc, #212]	; (8006f00 <HAL_RCC_OscConfig+0x628>)
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	4a34      	ldr	r2, [pc, #208]	; (8006f00 <HAL_RCC_OscConfig+0x628>)
 8006e2e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006e32:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8006e34:	4b32      	ldr	r3, [pc, #200]	; (8006f00 <HAL_RCC_OscConfig+0x628>)
 8006e36:	68db      	ldr	r3, [r3, #12]
 8006e38:	4a31      	ldr	r2, [pc, #196]	; (8006f00 <HAL_RCC_OscConfig+0x628>)
 8006e3a:	f023 0303 	bic.w	r3, r3, #3
 8006e3e:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8006e40:	4b2f      	ldr	r3, [pc, #188]	; (8006f00 <HAL_RCC_OscConfig+0x628>)
 8006e42:	68db      	ldr	r3, [r3, #12]
 8006e44:	4a2e      	ldr	r2, [pc, #184]	; (8006f00 <HAL_RCC_OscConfig+0x628>)
 8006e46:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8006e4a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006e4e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e50:	f7fc f86c 	bl	8002f2c <HAL_GetTick>
 8006e54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006e56:	e008      	b.n	8006e6a <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e58:	f7fc f868 	bl	8002f2c <HAL_GetTick>
 8006e5c:	4602      	mov	r2, r0
 8006e5e:	693b      	ldr	r3, [r7, #16]
 8006e60:	1ad3      	subs	r3, r2, r3
 8006e62:	2b02      	cmp	r3, #2
 8006e64:	d901      	bls.n	8006e6a <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8006e66:	2303      	movs	r3, #3
 8006e68:	e046      	b.n	8006ef8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006e6a:	4b25      	ldr	r3, [pc, #148]	; (8006f00 <HAL_RCC_OscConfig+0x628>)
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d1f0      	bne.n	8006e58 <HAL_RCC_OscConfig+0x580>
 8006e76:	e03e      	b.n	8006ef6 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	69db      	ldr	r3, [r3, #28]
 8006e7c:	2b01      	cmp	r3, #1
 8006e7e:	d101      	bne.n	8006e84 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8006e80:	2301      	movs	r3, #1
 8006e82:	e039      	b.n	8006ef8 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8006e84:	4b1e      	ldr	r3, [pc, #120]	; (8006f00 <HAL_RCC_OscConfig+0x628>)
 8006e86:	68db      	ldr	r3, [r3, #12]
 8006e88:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006e8a:	697b      	ldr	r3, [r7, #20]
 8006e8c:	f003 0203 	and.w	r2, r3, #3
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	6a1b      	ldr	r3, [r3, #32]
 8006e94:	429a      	cmp	r2, r3
 8006e96:	d12c      	bne.n	8006ef2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006e98:	697b      	ldr	r3, [r7, #20]
 8006e9a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ea2:	3b01      	subs	r3, #1
 8006ea4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006ea6:	429a      	cmp	r2, r3
 8006ea8:	d123      	bne.n	8006ef2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006eaa:	697b      	ldr	r3, [r7, #20]
 8006eac:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006eb4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006eb6:	429a      	cmp	r2, r3
 8006eb8:	d11b      	bne.n	8006ef2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006eba:	697b      	ldr	r3, [r7, #20]
 8006ebc:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ec4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006ec6:	429a      	cmp	r2, r3
 8006ec8:	d113      	bne.n	8006ef2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006eca:	697b      	ldr	r3, [r7, #20]
 8006ecc:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ed4:	085b      	lsrs	r3, r3, #1
 8006ed6:	3b01      	subs	r3, #1
 8006ed8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006eda:	429a      	cmp	r2, r3
 8006edc:	d109      	bne.n	8006ef2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006ede:	697b      	ldr	r3, [r7, #20]
 8006ee0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ee8:	085b      	lsrs	r3, r3, #1
 8006eea:	3b01      	subs	r3, #1
 8006eec:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006eee:	429a      	cmp	r2, r3
 8006ef0:	d001      	beq.n	8006ef6 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8006ef2:	2301      	movs	r3, #1
 8006ef4:	e000      	b.n	8006ef8 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8006ef6:	2300      	movs	r3, #0
}
 8006ef8:	4618      	mov	r0, r3
 8006efa:	3720      	adds	r7, #32
 8006efc:	46bd      	mov	sp, r7
 8006efe:	bd80      	pop	{r7, pc}
 8006f00:	40021000 	.word	0x40021000
 8006f04:	019f800c 	.word	0x019f800c

08006f08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b086      	sub	sp, #24
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
 8006f10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006f12:	2300      	movs	r3, #0
 8006f14:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d101      	bne.n	8006f20 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006f1c:	2301      	movs	r3, #1
 8006f1e:	e11e      	b.n	800715e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006f20:	4b91      	ldr	r3, [pc, #580]	; (8007168 <HAL_RCC_ClockConfig+0x260>)
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	f003 030f 	and.w	r3, r3, #15
 8006f28:	683a      	ldr	r2, [r7, #0]
 8006f2a:	429a      	cmp	r2, r3
 8006f2c:	d910      	bls.n	8006f50 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006f2e:	4b8e      	ldr	r3, [pc, #568]	; (8007168 <HAL_RCC_ClockConfig+0x260>)
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	f023 020f 	bic.w	r2, r3, #15
 8006f36:	498c      	ldr	r1, [pc, #560]	; (8007168 <HAL_RCC_ClockConfig+0x260>)
 8006f38:	683b      	ldr	r3, [r7, #0]
 8006f3a:	4313      	orrs	r3, r2
 8006f3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006f3e:	4b8a      	ldr	r3, [pc, #552]	; (8007168 <HAL_RCC_ClockConfig+0x260>)
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	f003 030f 	and.w	r3, r3, #15
 8006f46:	683a      	ldr	r2, [r7, #0]
 8006f48:	429a      	cmp	r2, r3
 8006f4a:	d001      	beq.n	8006f50 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006f4c:	2301      	movs	r3, #1
 8006f4e:	e106      	b.n	800715e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	f003 0301 	and.w	r3, r3, #1
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d073      	beq.n	8007044 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	685b      	ldr	r3, [r3, #4]
 8006f60:	2b03      	cmp	r3, #3
 8006f62:	d129      	bne.n	8006fb8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006f64:	4b81      	ldr	r3, [pc, #516]	; (800716c <HAL_RCC_ClockConfig+0x264>)
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d101      	bne.n	8006f74 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8006f70:	2301      	movs	r3, #1
 8006f72:	e0f4      	b.n	800715e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8006f74:	f000 f966 	bl	8007244 <RCC_GetSysClockFreqFromPLLSource>
 8006f78:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8006f7a:	693b      	ldr	r3, [r7, #16]
 8006f7c:	4a7c      	ldr	r2, [pc, #496]	; (8007170 <HAL_RCC_ClockConfig+0x268>)
 8006f7e:	4293      	cmp	r3, r2
 8006f80:	d93f      	bls.n	8007002 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006f82:	4b7a      	ldr	r3, [pc, #488]	; (800716c <HAL_RCC_ClockConfig+0x264>)
 8006f84:	689b      	ldr	r3, [r3, #8]
 8006f86:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d009      	beq.n	8006fa2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d033      	beq.n	8007002 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d12f      	bne.n	8007002 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006fa2:	4b72      	ldr	r3, [pc, #456]	; (800716c <HAL_RCC_ClockConfig+0x264>)
 8006fa4:	689b      	ldr	r3, [r3, #8]
 8006fa6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006faa:	4a70      	ldr	r2, [pc, #448]	; (800716c <HAL_RCC_ClockConfig+0x264>)
 8006fac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006fb0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006fb2:	2380      	movs	r3, #128	; 0x80
 8006fb4:	617b      	str	r3, [r7, #20]
 8006fb6:	e024      	b.n	8007002 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	685b      	ldr	r3, [r3, #4]
 8006fbc:	2b02      	cmp	r3, #2
 8006fbe:	d107      	bne.n	8006fd0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006fc0:	4b6a      	ldr	r3, [pc, #424]	; (800716c <HAL_RCC_ClockConfig+0x264>)
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d109      	bne.n	8006fe0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006fcc:	2301      	movs	r3, #1
 8006fce:	e0c6      	b.n	800715e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006fd0:	4b66      	ldr	r3, [pc, #408]	; (800716c <HAL_RCC_ClockConfig+0x264>)
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d101      	bne.n	8006fe0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006fdc:	2301      	movs	r3, #1
 8006fde:	e0be      	b.n	800715e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8006fe0:	f000 f8ce 	bl	8007180 <HAL_RCC_GetSysClockFreq>
 8006fe4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8006fe6:	693b      	ldr	r3, [r7, #16]
 8006fe8:	4a61      	ldr	r2, [pc, #388]	; (8007170 <HAL_RCC_ClockConfig+0x268>)
 8006fea:	4293      	cmp	r3, r2
 8006fec:	d909      	bls.n	8007002 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006fee:	4b5f      	ldr	r3, [pc, #380]	; (800716c <HAL_RCC_ClockConfig+0x264>)
 8006ff0:	689b      	ldr	r3, [r3, #8]
 8006ff2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006ff6:	4a5d      	ldr	r2, [pc, #372]	; (800716c <HAL_RCC_ClockConfig+0x264>)
 8006ff8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ffc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8006ffe:	2380      	movs	r3, #128	; 0x80
 8007000:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007002:	4b5a      	ldr	r3, [pc, #360]	; (800716c <HAL_RCC_ClockConfig+0x264>)
 8007004:	689b      	ldr	r3, [r3, #8]
 8007006:	f023 0203 	bic.w	r2, r3, #3
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	685b      	ldr	r3, [r3, #4]
 800700e:	4957      	ldr	r1, [pc, #348]	; (800716c <HAL_RCC_ClockConfig+0x264>)
 8007010:	4313      	orrs	r3, r2
 8007012:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007014:	f7fb ff8a 	bl	8002f2c <HAL_GetTick>
 8007018:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800701a:	e00a      	b.n	8007032 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800701c:	f7fb ff86 	bl	8002f2c <HAL_GetTick>
 8007020:	4602      	mov	r2, r0
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	1ad3      	subs	r3, r2, r3
 8007026:	f241 3288 	movw	r2, #5000	; 0x1388
 800702a:	4293      	cmp	r3, r2
 800702c:	d901      	bls.n	8007032 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800702e:	2303      	movs	r3, #3
 8007030:	e095      	b.n	800715e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007032:	4b4e      	ldr	r3, [pc, #312]	; (800716c <HAL_RCC_ClockConfig+0x264>)
 8007034:	689b      	ldr	r3, [r3, #8]
 8007036:	f003 020c 	and.w	r2, r3, #12
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	685b      	ldr	r3, [r3, #4]
 800703e:	009b      	lsls	r3, r3, #2
 8007040:	429a      	cmp	r2, r3
 8007042:	d1eb      	bne.n	800701c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f003 0302 	and.w	r3, r3, #2
 800704c:	2b00      	cmp	r3, #0
 800704e:	d023      	beq.n	8007098 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f003 0304 	and.w	r3, r3, #4
 8007058:	2b00      	cmp	r3, #0
 800705a:	d005      	beq.n	8007068 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800705c:	4b43      	ldr	r3, [pc, #268]	; (800716c <HAL_RCC_ClockConfig+0x264>)
 800705e:	689b      	ldr	r3, [r3, #8]
 8007060:	4a42      	ldr	r2, [pc, #264]	; (800716c <HAL_RCC_ClockConfig+0x264>)
 8007062:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8007066:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f003 0308 	and.w	r3, r3, #8
 8007070:	2b00      	cmp	r3, #0
 8007072:	d007      	beq.n	8007084 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8007074:	4b3d      	ldr	r3, [pc, #244]	; (800716c <HAL_RCC_ClockConfig+0x264>)
 8007076:	689b      	ldr	r3, [r3, #8]
 8007078:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800707c:	4a3b      	ldr	r2, [pc, #236]	; (800716c <HAL_RCC_ClockConfig+0x264>)
 800707e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8007082:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007084:	4b39      	ldr	r3, [pc, #228]	; (800716c <HAL_RCC_ClockConfig+0x264>)
 8007086:	689b      	ldr	r3, [r3, #8]
 8007088:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	689b      	ldr	r3, [r3, #8]
 8007090:	4936      	ldr	r1, [pc, #216]	; (800716c <HAL_RCC_ClockConfig+0x264>)
 8007092:	4313      	orrs	r3, r2
 8007094:	608b      	str	r3, [r1, #8]
 8007096:	e008      	b.n	80070aa <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8007098:	697b      	ldr	r3, [r7, #20]
 800709a:	2b80      	cmp	r3, #128	; 0x80
 800709c:	d105      	bne.n	80070aa <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800709e:	4b33      	ldr	r3, [pc, #204]	; (800716c <HAL_RCC_ClockConfig+0x264>)
 80070a0:	689b      	ldr	r3, [r3, #8]
 80070a2:	4a32      	ldr	r2, [pc, #200]	; (800716c <HAL_RCC_ClockConfig+0x264>)
 80070a4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80070a8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80070aa:	4b2f      	ldr	r3, [pc, #188]	; (8007168 <HAL_RCC_ClockConfig+0x260>)
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f003 030f 	and.w	r3, r3, #15
 80070b2:	683a      	ldr	r2, [r7, #0]
 80070b4:	429a      	cmp	r2, r3
 80070b6:	d21d      	bcs.n	80070f4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80070b8:	4b2b      	ldr	r3, [pc, #172]	; (8007168 <HAL_RCC_ClockConfig+0x260>)
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	f023 020f 	bic.w	r2, r3, #15
 80070c0:	4929      	ldr	r1, [pc, #164]	; (8007168 <HAL_RCC_ClockConfig+0x260>)
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	4313      	orrs	r3, r2
 80070c6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80070c8:	f7fb ff30 	bl	8002f2c <HAL_GetTick>
 80070cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80070ce:	e00a      	b.n	80070e6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80070d0:	f7fb ff2c 	bl	8002f2c <HAL_GetTick>
 80070d4:	4602      	mov	r2, r0
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	1ad3      	subs	r3, r2, r3
 80070da:	f241 3288 	movw	r2, #5000	; 0x1388
 80070de:	4293      	cmp	r3, r2
 80070e0:	d901      	bls.n	80070e6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80070e2:	2303      	movs	r3, #3
 80070e4:	e03b      	b.n	800715e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80070e6:	4b20      	ldr	r3, [pc, #128]	; (8007168 <HAL_RCC_ClockConfig+0x260>)
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f003 030f 	and.w	r3, r3, #15
 80070ee:	683a      	ldr	r2, [r7, #0]
 80070f0:	429a      	cmp	r2, r3
 80070f2:	d1ed      	bne.n	80070d0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f003 0304 	and.w	r3, r3, #4
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d008      	beq.n	8007112 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007100:	4b1a      	ldr	r3, [pc, #104]	; (800716c <HAL_RCC_ClockConfig+0x264>)
 8007102:	689b      	ldr	r3, [r3, #8]
 8007104:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	68db      	ldr	r3, [r3, #12]
 800710c:	4917      	ldr	r1, [pc, #92]	; (800716c <HAL_RCC_ClockConfig+0x264>)
 800710e:	4313      	orrs	r3, r2
 8007110:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f003 0308 	and.w	r3, r3, #8
 800711a:	2b00      	cmp	r3, #0
 800711c:	d009      	beq.n	8007132 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800711e:	4b13      	ldr	r3, [pc, #76]	; (800716c <HAL_RCC_ClockConfig+0x264>)
 8007120:	689b      	ldr	r3, [r3, #8]
 8007122:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	691b      	ldr	r3, [r3, #16]
 800712a:	00db      	lsls	r3, r3, #3
 800712c:	490f      	ldr	r1, [pc, #60]	; (800716c <HAL_RCC_ClockConfig+0x264>)
 800712e:	4313      	orrs	r3, r2
 8007130:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007132:	f000 f825 	bl	8007180 <HAL_RCC_GetSysClockFreq>
 8007136:	4602      	mov	r2, r0
 8007138:	4b0c      	ldr	r3, [pc, #48]	; (800716c <HAL_RCC_ClockConfig+0x264>)
 800713a:	689b      	ldr	r3, [r3, #8]
 800713c:	091b      	lsrs	r3, r3, #4
 800713e:	f003 030f 	and.w	r3, r3, #15
 8007142:	490c      	ldr	r1, [pc, #48]	; (8007174 <HAL_RCC_ClockConfig+0x26c>)
 8007144:	5ccb      	ldrb	r3, [r1, r3]
 8007146:	f003 031f 	and.w	r3, r3, #31
 800714a:	fa22 f303 	lsr.w	r3, r2, r3
 800714e:	4a0a      	ldr	r2, [pc, #40]	; (8007178 <HAL_RCC_ClockConfig+0x270>)
 8007150:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8007152:	4b0a      	ldr	r3, [pc, #40]	; (800717c <HAL_RCC_ClockConfig+0x274>)
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	4618      	mov	r0, r3
 8007158:	f7fb fe9c 	bl	8002e94 <HAL_InitTick>
 800715c:	4603      	mov	r3, r0
}
 800715e:	4618      	mov	r0, r3
 8007160:	3718      	adds	r7, #24
 8007162:	46bd      	mov	sp, r7
 8007164:	bd80      	pop	{r7, pc}
 8007166:	bf00      	nop
 8007168:	40022000 	.word	0x40022000
 800716c:	40021000 	.word	0x40021000
 8007170:	04c4b400 	.word	0x04c4b400
 8007174:	0800b0b8 	.word	0x0800b0b8
 8007178:	20000004 	.word	0x20000004
 800717c:	20000008 	.word	0x20000008

08007180 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007180:	b480      	push	{r7}
 8007182:	b087      	sub	sp, #28
 8007184:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8007186:	4b2c      	ldr	r3, [pc, #176]	; (8007238 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007188:	689b      	ldr	r3, [r3, #8]
 800718a:	f003 030c 	and.w	r3, r3, #12
 800718e:	2b04      	cmp	r3, #4
 8007190:	d102      	bne.n	8007198 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007192:	4b2a      	ldr	r3, [pc, #168]	; (800723c <HAL_RCC_GetSysClockFreq+0xbc>)
 8007194:	613b      	str	r3, [r7, #16]
 8007196:	e047      	b.n	8007228 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007198:	4b27      	ldr	r3, [pc, #156]	; (8007238 <HAL_RCC_GetSysClockFreq+0xb8>)
 800719a:	689b      	ldr	r3, [r3, #8]
 800719c:	f003 030c 	and.w	r3, r3, #12
 80071a0:	2b08      	cmp	r3, #8
 80071a2:	d102      	bne.n	80071aa <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80071a4:	4b26      	ldr	r3, [pc, #152]	; (8007240 <HAL_RCC_GetSysClockFreq+0xc0>)
 80071a6:	613b      	str	r3, [r7, #16]
 80071a8:	e03e      	b.n	8007228 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80071aa:	4b23      	ldr	r3, [pc, #140]	; (8007238 <HAL_RCC_GetSysClockFreq+0xb8>)
 80071ac:	689b      	ldr	r3, [r3, #8]
 80071ae:	f003 030c 	and.w	r3, r3, #12
 80071b2:	2b0c      	cmp	r3, #12
 80071b4:	d136      	bne.n	8007224 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80071b6:	4b20      	ldr	r3, [pc, #128]	; (8007238 <HAL_RCC_GetSysClockFreq+0xb8>)
 80071b8:	68db      	ldr	r3, [r3, #12]
 80071ba:	f003 0303 	and.w	r3, r3, #3
 80071be:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80071c0:	4b1d      	ldr	r3, [pc, #116]	; (8007238 <HAL_RCC_GetSysClockFreq+0xb8>)
 80071c2:	68db      	ldr	r3, [r3, #12]
 80071c4:	091b      	lsrs	r3, r3, #4
 80071c6:	f003 030f 	and.w	r3, r3, #15
 80071ca:	3301      	adds	r3, #1
 80071cc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	2b03      	cmp	r3, #3
 80071d2:	d10c      	bne.n	80071ee <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80071d4:	4a1a      	ldr	r2, [pc, #104]	; (8007240 <HAL_RCC_GetSysClockFreq+0xc0>)
 80071d6:	68bb      	ldr	r3, [r7, #8]
 80071d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80071dc:	4a16      	ldr	r2, [pc, #88]	; (8007238 <HAL_RCC_GetSysClockFreq+0xb8>)
 80071de:	68d2      	ldr	r2, [r2, #12]
 80071e0:	0a12      	lsrs	r2, r2, #8
 80071e2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80071e6:	fb02 f303 	mul.w	r3, r2, r3
 80071ea:	617b      	str	r3, [r7, #20]
      break;
 80071ec:	e00c      	b.n	8007208 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80071ee:	4a13      	ldr	r2, [pc, #76]	; (800723c <HAL_RCC_GetSysClockFreq+0xbc>)
 80071f0:	68bb      	ldr	r3, [r7, #8]
 80071f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80071f6:	4a10      	ldr	r2, [pc, #64]	; (8007238 <HAL_RCC_GetSysClockFreq+0xb8>)
 80071f8:	68d2      	ldr	r2, [r2, #12]
 80071fa:	0a12      	lsrs	r2, r2, #8
 80071fc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007200:	fb02 f303 	mul.w	r3, r2, r3
 8007204:	617b      	str	r3, [r7, #20]
      break;
 8007206:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007208:	4b0b      	ldr	r3, [pc, #44]	; (8007238 <HAL_RCC_GetSysClockFreq+0xb8>)
 800720a:	68db      	ldr	r3, [r3, #12]
 800720c:	0e5b      	lsrs	r3, r3, #25
 800720e:	f003 0303 	and.w	r3, r3, #3
 8007212:	3301      	adds	r3, #1
 8007214:	005b      	lsls	r3, r3, #1
 8007216:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8007218:	697a      	ldr	r2, [r7, #20]
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007220:	613b      	str	r3, [r7, #16]
 8007222:	e001      	b.n	8007228 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8007224:	2300      	movs	r3, #0
 8007226:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8007228:	693b      	ldr	r3, [r7, #16]
}
 800722a:	4618      	mov	r0, r3
 800722c:	371c      	adds	r7, #28
 800722e:	46bd      	mov	sp, r7
 8007230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007234:	4770      	bx	lr
 8007236:	bf00      	nop
 8007238:	40021000 	.word	0x40021000
 800723c:	00f42400 	.word	0x00f42400
 8007240:	016e3600 	.word	0x016e3600

08007244 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8007244:	b480      	push	{r7}
 8007246:	b087      	sub	sp, #28
 8007248:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800724a:	4b1e      	ldr	r3, [pc, #120]	; (80072c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800724c:	68db      	ldr	r3, [r3, #12]
 800724e:	f003 0303 	and.w	r3, r3, #3
 8007252:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007254:	4b1b      	ldr	r3, [pc, #108]	; (80072c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007256:	68db      	ldr	r3, [r3, #12]
 8007258:	091b      	lsrs	r3, r3, #4
 800725a:	f003 030f 	and.w	r3, r3, #15
 800725e:	3301      	adds	r3, #1
 8007260:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8007262:	693b      	ldr	r3, [r7, #16]
 8007264:	2b03      	cmp	r3, #3
 8007266:	d10c      	bne.n	8007282 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007268:	4a17      	ldr	r2, [pc, #92]	; (80072c8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007270:	4a14      	ldr	r2, [pc, #80]	; (80072c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007272:	68d2      	ldr	r2, [r2, #12]
 8007274:	0a12      	lsrs	r2, r2, #8
 8007276:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800727a:	fb02 f303 	mul.w	r3, r2, r3
 800727e:	617b      	str	r3, [r7, #20]
    break;
 8007280:	e00c      	b.n	800729c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007282:	4a12      	ldr	r2, [pc, #72]	; (80072cc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	fbb2 f3f3 	udiv	r3, r2, r3
 800728a:	4a0e      	ldr	r2, [pc, #56]	; (80072c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800728c:	68d2      	ldr	r2, [r2, #12]
 800728e:	0a12      	lsrs	r2, r2, #8
 8007290:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007294:	fb02 f303 	mul.w	r3, r2, r3
 8007298:	617b      	str	r3, [r7, #20]
    break;
 800729a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800729c:	4b09      	ldr	r3, [pc, #36]	; (80072c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800729e:	68db      	ldr	r3, [r3, #12]
 80072a0:	0e5b      	lsrs	r3, r3, #25
 80072a2:	f003 0303 	and.w	r3, r3, #3
 80072a6:	3301      	adds	r3, #1
 80072a8:	005b      	lsls	r3, r3, #1
 80072aa:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80072ac:	697a      	ldr	r2, [r7, #20]
 80072ae:	68bb      	ldr	r3, [r7, #8]
 80072b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80072b4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80072b6:	687b      	ldr	r3, [r7, #4]
}
 80072b8:	4618      	mov	r0, r3
 80072ba:	371c      	adds	r7, #28
 80072bc:	46bd      	mov	sp, r7
 80072be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c2:	4770      	bx	lr
 80072c4:	40021000 	.word	0x40021000
 80072c8:	016e3600 	.word	0x016e3600
 80072cc:	00f42400 	.word	0x00f42400

080072d0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80072d0:	b580      	push	{r7, lr}
 80072d2:	b086      	sub	sp, #24
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80072d8:	2300      	movs	r3, #0
 80072da:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80072dc:	2300      	movs	r3, #0
 80072de:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	f000 8098 	beq.w	800741e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80072ee:	2300      	movs	r3, #0
 80072f0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80072f2:	4b43      	ldr	r3, [pc, #268]	; (8007400 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80072f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d10d      	bne.n	800731a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80072fe:	4b40      	ldr	r3, [pc, #256]	; (8007400 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007300:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007302:	4a3f      	ldr	r2, [pc, #252]	; (8007400 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007304:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007308:	6593      	str	r3, [r2, #88]	; 0x58
 800730a:	4b3d      	ldr	r3, [pc, #244]	; (8007400 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800730c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800730e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007312:	60bb      	str	r3, [r7, #8]
 8007314:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007316:	2301      	movs	r3, #1
 8007318:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800731a:	4b3a      	ldr	r3, [pc, #232]	; (8007404 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	4a39      	ldr	r2, [pc, #228]	; (8007404 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007320:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007324:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007326:	f7fb fe01 	bl	8002f2c <HAL_GetTick>
 800732a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800732c:	e009      	b.n	8007342 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800732e:	f7fb fdfd 	bl	8002f2c <HAL_GetTick>
 8007332:	4602      	mov	r2, r0
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	1ad3      	subs	r3, r2, r3
 8007338:	2b02      	cmp	r3, #2
 800733a:	d902      	bls.n	8007342 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800733c:	2303      	movs	r3, #3
 800733e:	74fb      	strb	r3, [r7, #19]
        break;
 8007340:	e005      	b.n	800734e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007342:	4b30      	ldr	r3, [pc, #192]	; (8007404 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800734a:	2b00      	cmp	r3, #0
 800734c:	d0ef      	beq.n	800732e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800734e:	7cfb      	ldrb	r3, [r7, #19]
 8007350:	2b00      	cmp	r3, #0
 8007352:	d159      	bne.n	8007408 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007354:	4b2a      	ldr	r3, [pc, #168]	; (8007400 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007356:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800735a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800735e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007360:	697b      	ldr	r3, [r7, #20]
 8007362:	2b00      	cmp	r3, #0
 8007364:	d01e      	beq.n	80073a4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800736a:	697a      	ldr	r2, [r7, #20]
 800736c:	429a      	cmp	r2, r3
 800736e:	d019      	beq.n	80073a4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007370:	4b23      	ldr	r3, [pc, #140]	; (8007400 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007372:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007376:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800737a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800737c:	4b20      	ldr	r3, [pc, #128]	; (8007400 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800737e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007382:	4a1f      	ldr	r2, [pc, #124]	; (8007400 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007384:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007388:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800738c:	4b1c      	ldr	r3, [pc, #112]	; (8007400 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800738e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007392:	4a1b      	ldr	r2, [pc, #108]	; (8007400 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007394:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007398:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800739c:	4a18      	ldr	r2, [pc, #96]	; (8007400 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800739e:	697b      	ldr	r3, [r7, #20]
 80073a0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80073a4:	697b      	ldr	r3, [r7, #20]
 80073a6:	f003 0301 	and.w	r3, r3, #1
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d016      	beq.n	80073dc <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073ae:	f7fb fdbd 	bl	8002f2c <HAL_GetTick>
 80073b2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80073b4:	e00b      	b.n	80073ce <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80073b6:	f7fb fdb9 	bl	8002f2c <HAL_GetTick>
 80073ba:	4602      	mov	r2, r0
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	1ad3      	subs	r3, r2, r3
 80073c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80073c4:	4293      	cmp	r3, r2
 80073c6:	d902      	bls.n	80073ce <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80073c8:	2303      	movs	r3, #3
 80073ca:	74fb      	strb	r3, [r7, #19]
            break;
 80073cc:	e006      	b.n	80073dc <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80073ce:	4b0c      	ldr	r3, [pc, #48]	; (8007400 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80073d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80073d4:	f003 0302 	and.w	r3, r3, #2
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d0ec      	beq.n	80073b6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80073dc:	7cfb      	ldrb	r3, [r7, #19]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d10b      	bne.n	80073fa <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80073e2:	4b07      	ldr	r3, [pc, #28]	; (8007400 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80073e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80073e8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073f0:	4903      	ldr	r1, [pc, #12]	; (8007400 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80073f2:	4313      	orrs	r3, r2
 80073f4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80073f8:	e008      	b.n	800740c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80073fa:	7cfb      	ldrb	r3, [r7, #19]
 80073fc:	74bb      	strb	r3, [r7, #18]
 80073fe:	e005      	b.n	800740c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8007400:	40021000 	.word	0x40021000
 8007404:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007408:	7cfb      	ldrb	r3, [r7, #19]
 800740a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800740c:	7c7b      	ldrb	r3, [r7, #17]
 800740e:	2b01      	cmp	r3, #1
 8007410:	d105      	bne.n	800741e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007412:	4ba7      	ldr	r3, [pc, #668]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007414:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007416:	4aa6      	ldr	r2, [pc, #664]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007418:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800741c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f003 0301 	and.w	r3, r3, #1
 8007426:	2b00      	cmp	r3, #0
 8007428:	d00a      	beq.n	8007440 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800742a:	4ba1      	ldr	r3, [pc, #644]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800742c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007430:	f023 0203 	bic.w	r2, r3, #3
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	685b      	ldr	r3, [r3, #4]
 8007438:	499d      	ldr	r1, [pc, #628]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800743a:	4313      	orrs	r3, r2
 800743c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	f003 0302 	and.w	r3, r3, #2
 8007448:	2b00      	cmp	r3, #0
 800744a:	d00a      	beq.n	8007462 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800744c:	4b98      	ldr	r3, [pc, #608]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800744e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007452:	f023 020c 	bic.w	r2, r3, #12
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	689b      	ldr	r3, [r3, #8]
 800745a:	4995      	ldr	r1, [pc, #596]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800745c:	4313      	orrs	r3, r2
 800745e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	f003 0304 	and.w	r3, r3, #4
 800746a:	2b00      	cmp	r3, #0
 800746c:	d00a      	beq.n	8007484 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800746e:	4b90      	ldr	r3, [pc, #576]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007470:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007474:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	68db      	ldr	r3, [r3, #12]
 800747c:	498c      	ldr	r1, [pc, #560]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800747e:	4313      	orrs	r3, r2
 8007480:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	f003 0308 	and.w	r3, r3, #8
 800748c:	2b00      	cmp	r3, #0
 800748e:	d00a      	beq.n	80074a6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007490:	4b87      	ldr	r3, [pc, #540]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007492:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007496:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	691b      	ldr	r3, [r3, #16]
 800749e:	4984      	ldr	r1, [pc, #528]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80074a0:	4313      	orrs	r3, r2
 80074a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f003 0310 	and.w	r3, r3, #16
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d00a      	beq.n	80074c8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80074b2:	4b7f      	ldr	r3, [pc, #508]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80074b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074b8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	695b      	ldr	r3, [r3, #20]
 80074c0:	497b      	ldr	r1, [pc, #492]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80074c2:	4313      	orrs	r3, r2
 80074c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	f003 0320 	and.w	r3, r3, #32
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d00a      	beq.n	80074ea <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80074d4:	4b76      	ldr	r3, [pc, #472]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80074d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074da:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	699b      	ldr	r3, [r3, #24]
 80074e2:	4973      	ldr	r1, [pc, #460]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80074e4:	4313      	orrs	r3, r2
 80074e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d00a      	beq.n	800750c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80074f6:	4b6e      	ldr	r3, [pc, #440]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80074f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074fc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	69db      	ldr	r3, [r3, #28]
 8007504:	496a      	ldr	r1, [pc, #424]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007506:	4313      	orrs	r3, r2
 8007508:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007514:	2b00      	cmp	r3, #0
 8007516:	d00a      	beq.n	800752e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007518:	4b65      	ldr	r3, [pc, #404]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800751a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800751e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	6a1b      	ldr	r3, [r3, #32]
 8007526:	4962      	ldr	r1, [pc, #392]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007528:	4313      	orrs	r3, r2
 800752a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007536:	2b00      	cmp	r3, #0
 8007538:	d00a      	beq.n	8007550 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800753a:	4b5d      	ldr	r3, [pc, #372]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800753c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007540:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007548:	4959      	ldr	r1, [pc, #356]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800754a:	4313      	orrs	r3, r2
 800754c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007558:	2b00      	cmp	r3, #0
 800755a:	d00a      	beq.n	8007572 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800755c:	4b54      	ldr	r3, [pc, #336]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800755e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007562:	f023 0203 	bic.w	r2, r3, #3
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800756a:	4951      	ldr	r1, [pc, #324]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800756c:	4313      	orrs	r3, r2
 800756e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800757a:	2b00      	cmp	r3, #0
 800757c:	d00a      	beq.n	8007594 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800757e:	4b4c      	ldr	r3, [pc, #304]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007580:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007584:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800758c:	4948      	ldr	r1, [pc, #288]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800758e:	4313      	orrs	r3, r2
 8007590:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800759c:	2b00      	cmp	r3, #0
 800759e:	d015      	beq.n	80075cc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80075a0:	4b43      	ldr	r3, [pc, #268]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80075a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075a6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075ae:	4940      	ldr	r1, [pc, #256]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80075b0:	4313      	orrs	r3, r2
 80075b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075ba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80075be:	d105      	bne.n	80075cc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80075c0:	4b3b      	ldr	r3, [pc, #236]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80075c2:	68db      	ldr	r3, [r3, #12]
 80075c4:	4a3a      	ldr	r2, [pc, #232]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80075c6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80075ca:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d015      	beq.n	8007604 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80075d8:	4b35      	ldr	r3, [pc, #212]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80075da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075de:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075e6:	4932      	ldr	r1, [pc, #200]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80075e8:	4313      	orrs	r3, r2
 80075ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80075f6:	d105      	bne.n	8007604 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80075f8:	4b2d      	ldr	r3, [pc, #180]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80075fa:	68db      	ldr	r3, [r3, #12]
 80075fc:	4a2c      	ldr	r2, [pc, #176]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80075fe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007602:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800760c:	2b00      	cmp	r3, #0
 800760e:	d015      	beq.n	800763c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007610:	4b27      	ldr	r3, [pc, #156]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007612:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007616:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800761e:	4924      	ldr	r1, [pc, #144]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007620:	4313      	orrs	r3, r2
 8007622:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800762a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800762e:	d105      	bne.n	800763c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007630:	4b1f      	ldr	r3, [pc, #124]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007632:	68db      	ldr	r3, [r3, #12]
 8007634:	4a1e      	ldr	r2, [pc, #120]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007636:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800763a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007644:	2b00      	cmp	r3, #0
 8007646:	d015      	beq.n	8007674 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007648:	4b19      	ldr	r3, [pc, #100]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800764a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800764e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007656:	4916      	ldr	r1, [pc, #88]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007658:	4313      	orrs	r3, r2
 800765a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007662:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007666:	d105      	bne.n	8007674 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007668:	4b11      	ldr	r3, [pc, #68]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800766a:	68db      	ldr	r3, [r3, #12]
 800766c:	4a10      	ldr	r2, [pc, #64]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800766e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007672:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800767c:	2b00      	cmp	r3, #0
 800767e:	d019      	beq.n	80076b4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007680:	4b0b      	ldr	r3, [pc, #44]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007682:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007686:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800768e:	4908      	ldr	r1, [pc, #32]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007690:	4313      	orrs	r3, r2
 8007692:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800769a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800769e:	d109      	bne.n	80076b4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80076a0:	4b03      	ldr	r3, [pc, #12]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80076a2:	68db      	ldr	r3, [r3, #12]
 80076a4:	4a02      	ldr	r2, [pc, #8]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80076a6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80076aa:	60d3      	str	r3, [r2, #12]
 80076ac:	e002      	b.n	80076b4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80076ae:	bf00      	nop
 80076b0:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d015      	beq.n	80076ec <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80076c0:	4b29      	ldr	r3, [pc, #164]	; (8007768 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80076c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076c6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80076ce:	4926      	ldr	r1, [pc, #152]	; (8007768 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80076d0:	4313      	orrs	r3, r2
 80076d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80076da:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80076de:	d105      	bne.n	80076ec <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80076e0:	4b21      	ldr	r3, [pc, #132]	; (8007768 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80076e2:	68db      	ldr	r3, [r3, #12]
 80076e4:	4a20      	ldr	r2, [pc, #128]	; (8007768 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80076e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80076ea:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d015      	beq.n	8007724 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80076f8:	4b1b      	ldr	r3, [pc, #108]	; (8007768 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80076fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076fe:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007706:	4918      	ldr	r1, [pc, #96]	; (8007768 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007708:	4313      	orrs	r3, r2
 800770a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007712:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007716:	d105      	bne.n	8007724 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007718:	4b13      	ldr	r3, [pc, #76]	; (8007768 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800771a:	68db      	ldr	r3, [r3, #12]
 800771c:	4a12      	ldr	r2, [pc, #72]	; (8007768 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800771e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007722:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800772c:	2b00      	cmp	r3, #0
 800772e:	d015      	beq.n	800775c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007730:	4b0d      	ldr	r3, [pc, #52]	; (8007768 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007732:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007736:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800773e:	490a      	ldr	r1, [pc, #40]	; (8007768 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007740:	4313      	orrs	r3, r2
 8007742:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800774a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800774e:	d105      	bne.n	800775c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007750:	4b05      	ldr	r3, [pc, #20]	; (8007768 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007752:	68db      	ldr	r3, [r3, #12]
 8007754:	4a04      	ldr	r2, [pc, #16]	; (8007768 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007756:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800775a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800775c:	7cbb      	ldrb	r3, [r7, #18]
}
 800775e:	4618      	mov	r0, r3
 8007760:	3718      	adds	r7, #24
 8007762:	46bd      	mov	sp, r7
 8007764:	bd80      	pop	{r7, pc}
 8007766:	bf00      	nop
 8007768:	40021000 	.word	0x40021000

0800776c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800776c:	b580      	push	{r7, lr}
 800776e:	b084      	sub	sp, #16
 8007770:	af00      	add	r7, sp, #0
 8007772:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8007774:	2301      	movs	r3, #1
 8007776:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	2b00      	cmp	r3, #0
 800777c:	d066      	beq.n	800784c <HAL_RTC_Init+0xe0>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007784:	b2db      	uxtb	r3, r3
 8007786:	2b00      	cmp	r3, #0
 8007788:	d106      	bne.n	8007798 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	2200      	movs	r2, #0
 800778e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8007792:	6878      	ldr	r0, [r7, #4]
 8007794:	f7fb f998 	bl	8002ac8 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	2202      	movs	r2, #2
 800779c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	22ca      	movs	r2, #202	; 0xca
 80077a6:	625a      	str	r2, [r3, #36]	; 0x24
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	2253      	movs	r2, #83	; 0x53
 80077ae:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80077b0:	6878      	ldr	r0, [r7, #4]
 80077b2:	f000 f99a 	bl	8007aea <RTC_EnterInitMode>
 80077b6:	4603      	mov	r3, r0
 80077b8:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80077ba:	7bfb      	ldrb	r3, [r7, #15]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d13a      	bne.n	8007836 <HAL_RTC_Init+0xca>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      CLEAR_BIT(hrtc->Instance->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	699b      	ldr	r3, [r3, #24]
 80077c6:	687a      	ldr	r2, [r7, #4]
 80077c8:	6812      	ldr	r2, [r2, #0]
 80077ca:	f023 638e 	bic.w	r3, r3, #74448896	; 0x4700000
 80077ce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80077d2:	6193      	str	r3, [r2, #24]
      /* Set RTC_CR register */
      SET_BIT(hrtc->Instance->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	6999      	ldr	r1, [r3, #24]
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	685a      	ldr	r2, [r3, #4]
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	691b      	ldr	r3, [r3, #16]
 80077e2:	431a      	orrs	r2, r3
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	699b      	ldr	r3, [r3, #24]
 80077e8:	431a      	orrs	r2, r3
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	430a      	orrs	r2, r1
 80077f0:	619a      	str	r2, [r3, #24]

      /* Configure the RTC PRER */
      WRITE_REG(hrtc->Instance->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	68d9      	ldr	r1, [r3, #12]
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	689b      	ldr	r3, [r3, #8]
 80077fa:	041a      	lsls	r2, r3, #16
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	430a      	orrs	r2, r1
 8007802:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8007804:	6878      	ldr	r0, [r7, #4]
 8007806:	f000 f9a6 	bl	8007b56 <RTC_ExitInitMode>
 800780a:	4603      	mov	r3, r0
 800780c:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800780e:	7bfb      	ldrb	r3, [r7, #15]
 8007810:	2b00      	cmp	r3, #0
 8007812:	d110      	bne.n	8007836 <HAL_RTC_Init+0xca>
      {
        MODIFY_REG(hrtc->Instance->CR, \
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	699b      	ldr	r3, [r3, #24]
 800781a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	6a1a      	ldr	r2, [r3, #32]
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	69db      	ldr	r3, [r3, #28]
 8007826:	431a      	orrs	r2, r3
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	695b      	ldr	r3, [r3, #20]
 800782c:	431a      	orrs	r2, r3
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	430a      	orrs	r2, r1
 8007834:	619a      	str	r2, [r3, #24]
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	22ff      	movs	r2, #255	; 0xff
 800783c:	625a      	str	r2, [r3, #36]	; 0x24

    if (status == HAL_OK)
 800783e:	7bfb      	ldrb	r3, [r7, #15]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d103      	bne.n	800784c <HAL_RTC_Init+0xe0>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	2201      	movs	r2, #1
 8007848:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
  }

  return status;
 800784c:	7bfb      	ldrb	r3, [r7, #15]
}
 800784e:	4618      	mov	r0, r3
 8007850:	3710      	adds	r7, #16
 8007852:	46bd      	mov	sp, r7
 8007854:	bd80      	pop	{r7, pc}

08007856 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007856:	b590      	push	{r4, r7, lr}
 8007858:	b087      	sub	sp, #28
 800785a:	af00      	add	r7, sp, #0
 800785c:	60f8      	str	r0, [r7, #12]
 800785e:	60b9      	str	r1, [r7, #8]
 8007860:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007868:	2b01      	cmp	r3, #1
 800786a:	d101      	bne.n	8007870 <HAL_RTC_SetTime+0x1a>
 800786c:	2302      	movs	r3, #2
 800786e:	e08b      	b.n	8007988 <HAL_RTC_SetTime+0x132>
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	2201      	movs	r2, #1
 8007874:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	2202      	movs	r2, #2
 800787c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	22ca      	movs	r2, #202	; 0xca
 8007886:	625a      	str	r2, [r3, #36]	; 0x24
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	2253      	movs	r2, #83	; 0x53
 800788e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8007890:	68f8      	ldr	r0, [r7, #12]
 8007892:	f000 f92a 	bl	8007aea <RTC_EnterInitMode>
 8007896:	4603      	mov	r3, r0
 8007898:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800789a:	7cfb      	ldrb	r3, [r7, #19]
 800789c:	2b00      	cmp	r3, #0
 800789e:	d163      	bne.n	8007968 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d126      	bne.n	80078f4 <HAL_RTC_SetTime+0x9e>
    {
      if (READ_BIT(hrtc->Instance->CR, RTC_CR_FMT) != 0U)
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	699b      	ldr	r3, [r3, #24]
 80078ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d102      	bne.n	80078ba <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80078b4:	68bb      	ldr	r3, [r7, #8]
 80078b6:	2200      	movs	r2, #0
 80078b8:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80078ba:	68bb      	ldr	r3, [r7, #8]
 80078bc:	781b      	ldrb	r3, [r3, #0]
 80078be:	4618      	mov	r0, r3
 80078c0:	f000 f98c 	bl	8007bdc <RTC_ByteToBcd2>
 80078c4:	4603      	mov	r3, r0
 80078c6:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80078c8:	68bb      	ldr	r3, [r7, #8]
 80078ca:	785b      	ldrb	r3, [r3, #1]
 80078cc:	4618      	mov	r0, r3
 80078ce:	f000 f985 	bl	8007bdc <RTC_ByteToBcd2>
 80078d2:	4603      	mov	r3, r0
 80078d4:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80078d6:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80078d8:	68bb      	ldr	r3, [r7, #8]
 80078da:	789b      	ldrb	r3, [r3, #2]
 80078dc:	4618      	mov	r0, r3
 80078de:	f000 f97d 	bl	8007bdc <RTC_ByteToBcd2>
 80078e2:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80078e4:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 80078e8:	68bb      	ldr	r3, [r7, #8]
 80078ea:	78db      	ldrb	r3, [r3, #3]
 80078ec:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80078ee:	4313      	orrs	r3, r2
 80078f0:	617b      	str	r3, [r7, #20]
 80078f2:	e018      	b.n	8007926 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if (READ_BIT(hrtc->Instance->CR, RTC_CR_FMT) != 0U)
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	699b      	ldr	r3, [r3, #24]
 80078fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d102      	bne.n	8007908 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8007902:	68bb      	ldr	r3, [r7, #8]
 8007904:	2200      	movs	r2, #0
 8007906:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007908:	68bb      	ldr	r3, [r7, #8]
 800790a:	781b      	ldrb	r3, [r3, #0]
 800790c:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800790e:	68bb      	ldr	r3, [r7, #8]
 8007910:	785b      	ldrb	r3, [r3, #1]
 8007912:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007914:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8007916:	68ba      	ldr	r2, [r7, #8]
 8007918:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800791a:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800791c:	68bb      	ldr	r3, [r7, #8]
 800791e:	78db      	ldrb	r3, [r3, #3]
 8007920:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007922:	4313      	orrs	r3, r2
 8007924:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    WRITE_REG(hrtc->Instance->TR, (tmpreg & RTC_TR_RESERVED_MASK));
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	681a      	ldr	r2, [r3, #0]
 800792a:	697b      	ldr	r3, [r7, #20]
 800792c:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8007930:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8007934:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    CLEAR_BIT(hrtc->Instance->CR, RTC_CR_BKP);
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	699a      	ldr	r2, [r3, #24]
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007944:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    SET_BIT(hrtc->Instance->CR, (sTime->DayLightSaving | sTime->StoreOperation));
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	6999      	ldr	r1, [r3, #24]
 800794c:	68bb      	ldr	r3, [r7, #8]
 800794e:	68da      	ldr	r2, [r3, #12]
 8007950:	68bb      	ldr	r3, [r7, #8]
 8007952:	691b      	ldr	r3, [r3, #16]
 8007954:	431a      	orrs	r2, r3
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	430a      	orrs	r2, r1
 800795c:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800795e:	68f8      	ldr	r0, [r7, #12]
 8007960:	f000 f8f9 	bl	8007b56 <RTC_ExitInitMode>
 8007964:	4603      	mov	r3, r0
 8007966:	74fb      	strb	r3, [r7, #19]
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	22ff      	movs	r2, #255	; 0xff
 800796e:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8007970:	7cfb      	ldrb	r3, [r7, #19]
 8007972:	2b00      	cmp	r3, #0
 8007974:	d103      	bne.n	800797e <HAL_RTC_SetTime+0x128>
  {
     hrtc->State = HAL_RTC_STATE_READY;
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	2201      	movs	r2, #1
 800797a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  }
    __HAL_UNLOCK(hrtc);
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	2200      	movs	r2, #0
 8007982:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8007986:	7cfb      	ldrb	r3, [r7, #19]
}
 8007988:	4618      	mov	r0, r3
 800798a:	371c      	adds	r7, #28
 800798c:	46bd      	mov	sp, r7
 800798e:	bd90      	pop	{r4, r7, pc}

08007990 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007990:	b590      	push	{r4, r7, lr}
 8007992:	b087      	sub	sp, #28
 8007994:	af00      	add	r7, sp, #0
 8007996:	60f8      	str	r0, [r7, #12]
 8007998:	60b9      	str	r1, [r7, #8]
 800799a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80079a2:	2b01      	cmp	r3, #1
 80079a4:	d101      	bne.n	80079aa <HAL_RTC_SetDate+0x1a>
 80079a6:	2302      	movs	r3, #2
 80079a8:	e075      	b.n	8007a96 <HAL_RTC_SetDate+0x106>
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	2201      	movs	r2, #1
 80079ae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_BUSY;
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	2202      	movs	r2, #2
 80079b6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d10e      	bne.n	80079de <HAL_RTC_SetDate+0x4e>
 80079c0:	68bb      	ldr	r3, [r7, #8]
 80079c2:	785b      	ldrb	r3, [r3, #1]
 80079c4:	f003 0310 	and.w	r3, r3, #16
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d008      	beq.n	80079de <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80079cc:	68bb      	ldr	r3, [r7, #8]
 80079ce:	785b      	ldrb	r3, [r3, #1]
 80079d0:	f023 0310 	bic.w	r3, r3, #16
 80079d4:	b2db      	uxtb	r3, r3
 80079d6:	330a      	adds	r3, #10
 80079d8:	b2da      	uxtb	r2, r3
 80079da:	68bb      	ldr	r3, [r7, #8]
 80079dc:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d11c      	bne.n	8007a1e <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80079e4:	68bb      	ldr	r3, [r7, #8]
 80079e6:	78db      	ldrb	r3, [r3, #3]
 80079e8:	4618      	mov	r0, r3
 80079ea:	f000 f8f7 	bl	8007bdc <RTC_ByteToBcd2>
 80079ee:	4603      	mov	r3, r0
 80079f0:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80079f2:	68bb      	ldr	r3, [r7, #8]
 80079f4:	785b      	ldrb	r3, [r3, #1]
 80079f6:	4618      	mov	r0, r3
 80079f8:	f000 f8f0 	bl	8007bdc <RTC_ByteToBcd2>
 80079fc:	4603      	mov	r3, r0
 80079fe:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8007a00:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8007a02:	68bb      	ldr	r3, [r7, #8]
 8007a04:	789b      	ldrb	r3, [r3, #2]
 8007a06:	4618      	mov	r0, r3
 8007a08:	f000 f8e8 	bl	8007bdc <RTC_ByteToBcd2>
 8007a0c:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007a0e:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8007a12:	68bb      	ldr	r3, [r7, #8]
 8007a14:	781b      	ldrb	r3, [r3, #0]
 8007a16:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8007a18:	4313      	orrs	r3, r2
 8007a1a:	617b      	str	r3, [r7, #20]
 8007a1c:	e00e      	b.n	8007a3c <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8007a1e:	68bb      	ldr	r3, [r7, #8]
 8007a20:	78db      	ldrb	r3, [r3, #3]
 8007a22:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8007a24:	68bb      	ldr	r3, [r7, #8]
 8007a26:	785b      	ldrb	r3, [r3, #1]
 8007a28:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8007a2a:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8007a2c:	68ba      	ldr	r2, [r7, #8]
 8007a2e:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8007a30:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8007a32:	68bb      	ldr	r3, [r7, #8]
 8007a34:	781b      	ldrb	r3, [r3, #0]
 8007a36:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8007a38:	4313      	orrs	r3, r2
 8007a3a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	22ca      	movs	r2, #202	; 0xca
 8007a42:	625a      	str	r2, [r3, #36]	; 0x24
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	2253      	movs	r2, #83	; 0x53
 8007a4a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8007a4c:	68f8      	ldr	r0, [r7, #12]
 8007a4e:	f000 f84c 	bl	8007aea <RTC_EnterInitMode>
 8007a52:	4603      	mov	r3, r0
 8007a54:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8007a56:	7cfb      	ldrb	r3, [r7, #19]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d10c      	bne.n	8007a76 <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    WRITE_REG(hrtc->Instance->DR, (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK));
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	681a      	ldr	r2, [r3, #0]
 8007a60:	697b      	ldr	r3, [r7, #20]
 8007a62:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007a66:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007a6a:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8007a6c:	68f8      	ldr	r0, [r7, #12]
 8007a6e:	f000 f872 	bl	8007b56 <RTC_ExitInitMode>
 8007a72:	4603      	mov	r3, r0
 8007a74:	74fb      	strb	r3, [r7, #19]
  }
	
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	22ff      	movs	r2, #255	; 0xff
 8007a7c:	625a      	str	r2, [r3, #36]	; 0x24
 
  if (status == HAL_OK)
 8007a7e:	7cfb      	ldrb	r3, [r7, #19]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d103      	bne.n	8007a8c <HAL_RTC_SetDate+0xfc>
  {

    hrtc->State = HAL_RTC_STATE_READY ;
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	2201      	movs	r2, #1
 8007a88:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  }
  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	2200      	movs	r2, #0
 8007a90:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8007a94:	7cfb      	ldrb	r3, [r7, #19]
}
 8007a96:	4618      	mov	r0, r3
 8007a98:	371c      	adds	r7, #28
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	bd90      	pop	{r4, r7, pc}

08007a9e <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007a9e:	b580      	push	{r7, lr}
 8007aa0:	b084      	sub	sp, #16
 8007aa2:	af00      	add	r7, sp, #0
 8007aa4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->ICSR, RTC_ICSR_RSF);
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	68da      	ldr	r2, [r3, #12]
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f022 0220 	bic.w	r2, r2, #32
 8007ab4:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8007ab6:	f7fb fa39 	bl	8002f2c <HAL_GetTick>
 8007aba:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_RSF) == 0U)
 8007abc:	e009      	b.n	8007ad2 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007abe:	f7fb fa35 	bl	8002f2c <HAL_GetTick>
 8007ac2:	4602      	mov	r2, r0
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	1ad3      	subs	r3, r2, r3
 8007ac8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007acc:	d901      	bls.n	8007ad2 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8007ace:	2303      	movs	r3, #3
 8007ad0:	e007      	b.n	8007ae2 <HAL_RTC_WaitForSynchro+0x44>
  while (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_RSF) == 0U)
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	68db      	ldr	r3, [r3, #12]
 8007ad8:	f003 0320 	and.w	r3, r3, #32
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d0ee      	beq.n	8007abe <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 8007ae0:	2300      	movs	r3, #0
}
 8007ae2:	4618      	mov	r0, r3
 8007ae4:	3710      	adds	r7, #16
 8007ae6:	46bd      	mov	sp, r7
 8007ae8:	bd80      	pop	{r7, pc}

08007aea <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007aea:	b580      	push	{r7, lr}
 8007aec:	b084      	sub	sp, #16
 8007aee:	af00      	add	r7, sp, #0
 8007af0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007af2:	2300      	movs	r3, #0
 8007af4:	73fb      	strb	r3, [r7, #15]

  /* Check if the Initialization mode is set */
  if (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U)
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	68db      	ldr	r3, [r3, #12]
 8007afc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d123      	bne.n	8007b4c <RTC_EnterInitMode+0x62>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	68da      	ldr	r2, [r3, #12]
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007b12:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8007b14:	f7fb fa0a 	bl	8002f2c <HAL_GetTick>
 8007b18:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007b1a:	e00d      	b.n	8007b38 <RTC_EnterInitMode+0x4e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8007b1c:	f7fb fa06 	bl	8002f2c <HAL_GetTick>
 8007b20:	4602      	mov	r2, r0
 8007b22:	68bb      	ldr	r3, [r7, #8]
 8007b24:	1ad3      	subs	r3, r2, r3
 8007b26:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007b2a:	d905      	bls.n	8007b38 <RTC_EnterInitMode+0x4e>
      {
        status = HAL_TIMEOUT;
 8007b2c:	2303      	movs	r3, #3
 8007b2e:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2203      	movs	r2, #3
 8007b34:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    while ((READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	68db      	ldr	r3, [r3, #12]
 8007b3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d102      	bne.n	8007b4c <RTC_EnterInitMode+0x62>
 8007b46:	7bfb      	ldrb	r3, [r7, #15]
 8007b48:	2b03      	cmp	r3, #3
 8007b4a:	d1e7      	bne.n	8007b1c <RTC_EnterInitMode+0x32>
      }
    }
  }

  return status;
 8007b4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b4e:	4618      	mov	r0, r3
 8007b50:	3710      	adds	r7, #16
 8007b52:	46bd      	mov	sp, r7
 8007b54:	bd80      	pop	{r7, pc}

08007b56 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007b56:	b580      	push	{r7, lr}
 8007b58:	b084      	sub	sp, #16
 8007b5a:	af00      	add	r7, sp, #0
 8007b5c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007b5e:	2300      	movs	r3, #0
 8007b60:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	68da      	ldr	r2, [r3, #12]
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007b70:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	699b      	ldr	r3, [r3, #24]
 8007b78:	f003 0320 	and.w	r3, r3, #32
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d10c      	bne.n	8007b9a <RTC_ExitInitMode+0x44>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007b80:	6878      	ldr	r0, [r7, #4]
 8007b82:	f7ff ff8c 	bl	8007a9e <HAL_RTC_WaitForSynchro>
 8007b86:	4603      	mov	r3, r0
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d022      	beq.n	8007bd2 <RTC_ExitInitMode+0x7c>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	2203      	movs	r2, #3
 8007b90:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      status = HAL_TIMEOUT;
 8007b94:	2303      	movs	r3, #3
 8007b96:	73fb      	strb	r3, [r7, #15]
 8007b98:	e01b      	b.n	8007bd2 <RTC_ExitInitMode+0x7c>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD);
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	699a      	ldr	r2, [r3, #24]
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	f022 0220 	bic.w	r2, r2, #32
 8007ba8:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007baa:	6878      	ldr	r0, [r7, #4]
 8007bac:	f7ff ff77 	bl	8007a9e <HAL_RTC_WaitForSynchro>
 8007bb0:	4603      	mov	r3, r0
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d005      	beq.n	8007bc2 <RTC_ExitInitMode+0x6c>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2203      	movs	r2, #3
 8007bba:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      status = HAL_TIMEOUT;
 8007bbe:	2303      	movs	r3, #3
 8007bc0:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD);
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	699a      	ldr	r2, [r3, #24]
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	f042 0220 	orr.w	r2, r2, #32
 8007bd0:	619a      	str	r2, [r3, #24]
  }

  return status;
 8007bd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bd4:	4618      	mov	r0, r3
 8007bd6:	3710      	adds	r7, #16
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	bd80      	pop	{r7, pc}

08007bdc <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8007bdc:	b480      	push	{r7}
 8007bde:	b085      	sub	sp, #20
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	4603      	mov	r3, r0
 8007be4:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8007be6:	2300      	movs	r3, #0
 8007be8:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 8007bea:	79fb      	ldrb	r3, [r7, #7]
 8007bec:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 8007bee:	e005      	b.n	8007bfc <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	3301      	adds	r3, #1
 8007bf4:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 8007bf6:	7afb      	ldrb	r3, [r7, #11]
 8007bf8:	3b0a      	subs	r3, #10
 8007bfa:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 8007bfc:	7afb      	ldrb	r3, [r7, #11]
 8007bfe:	2b09      	cmp	r3, #9
 8007c00:	d8f6      	bhi.n	8007bf0 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	b2db      	uxtb	r3, r3
 8007c06:	011b      	lsls	r3, r3, #4
 8007c08:	b2da      	uxtb	r2, r3
 8007c0a:	7afb      	ldrb	r3, [r7, #11]
 8007c0c:	4313      	orrs	r3, r2
 8007c0e:	b2db      	uxtb	r3, r3
}
 8007c10:	4618      	mov	r0, r3
 8007c12:	3714      	adds	r7, #20
 8007c14:	46bd      	mov	sp, r7
 8007c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1a:	4770      	bx	lr

08007c1c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007c1c:	b580      	push	{r7, lr}
 8007c1e:	b084      	sub	sp, #16
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d101      	bne.n	8007c2e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007c2a:	2301      	movs	r3, #1
 8007c2c:	e09d      	b.n	8007d6a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d108      	bne.n	8007c48 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	685b      	ldr	r3, [r3, #4]
 8007c3a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007c3e:	d009      	beq.n	8007c54 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2200      	movs	r2, #0
 8007c44:	61da      	str	r2, [r3, #28]
 8007c46:	e005      	b.n	8007c54 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	2200      	movs	r2, #0
 8007c4c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	2200      	movs	r2, #0
 8007c52:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	2200      	movs	r2, #0
 8007c58:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007c60:	b2db      	uxtb	r3, r3
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d106      	bne.n	8007c74 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	2200      	movs	r2, #0
 8007c6a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007c6e:	6878      	ldr	r0, [r7, #4]
 8007c70:	f7fa ff66 	bl	8002b40 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	2202      	movs	r2, #2
 8007c78:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	681a      	ldr	r2, [r3, #0]
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007c8a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	68db      	ldr	r3, [r3, #12]
 8007c90:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007c94:	d902      	bls.n	8007c9c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007c96:	2300      	movs	r3, #0
 8007c98:	60fb      	str	r3, [r7, #12]
 8007c9a:	e002      	b.n	8007ca2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007c9c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007ca0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	68db      	ldr	r3, [r3, #12]
 8007ca6:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8007caa:	d007      	beq.n	8007cbc <HAL_SPI_Init+0xa0>
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	68db      	ldr	r3, [r3, #12]
 8007cb0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007cb4:	d002      	beq.n	8007cbc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	2200      	movs	r2, #0
 8007cba:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	685b      	ldr	r3, [r3, #4]
 8007cc0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	689b      	ldr	r3, [r3, #8]
 8007cc8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007ccc:	431a      	orrs	r2, r3
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	691b      	ldr	r3, [r3, #16]
 8007cd2:	f003 0302 	and.w	r3, r3, #2
 8007cd6:	431a      	orrs	r2, r3
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	695b      	ldr	r3, [r3, #20]
 8007cdc:	f003 0301 	and.w	r3, r3, #1
 8007ce0:	431a      	orrs	r2, r3
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	699b      	ldr	r3, [r3, #24]
 8007ce6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007cea:	431a      	orrs	r2, r3
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	69db      	ldr	r3, [r3, #28]
 8007cf0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007cf4:	431a      	orrs	r2, r3
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	6a1b      	ldr	r3, [r3, #32]
 8007cfa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007cfe:	ea42 0103 	orr.w	r1, r2, r3
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d06:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	430a      	orrs	r2, r1
 8007d10:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	699b      	ldr	r3, [r3, #24]
 8007d16:	0c1b      	lsrs	r3, r3, #16
 8007d18:	f003 0204 	and.w	r2, r3, #4
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d20:	f003 0310 	and.w	r3, r3, #16
 8007d24:	431a      	orrs	r2, r3
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d2a:	f003 0308 	and.w	r3, r3, #8
 8007d2e:	431a      	orrs	r2, r3
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	68db      	ldr	r3, [r3, #12]
 8007d34:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8007d38:	ea42 0103 	orr.w	r1, r2, r3
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	430a      	orrs	r2, r1
 8007d48:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	69da      	ldr	r2, [r3, #28]
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007d58:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2201      	movs	r2, #1
 8007d64:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8007d68:	2300      	movs	r3, #0
}
 8007d6a:	4618      	mov	r0, r3
 8007d6c:	3710      	adds	r7, #16
 8007d6e:	46bd      	mov	sp, r7
 8007d70:	bd80      	pop	{r7, pc}

08007d72 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007d72:	b580      	push	{r7, lr}
 8007d74:	b088      	sub	sp, #32
 8007d76:	af00      	add	r7, sp, #0
 8007d78:	60f8      	str	r0, [r7, #12]
 8007d7a:	60b9      	str	r1, [r7, #8]
 8007d7c:	603b      	str	r3, [r7, #0]
 8007d7e:	4613      	mov	r3, r2
 8007d80:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007d82:	2300      	movs	r3, #0
 8007d84:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007d8c:	2b01      	cmp	r3, #1
 8007d8e:	d101      	bne.n	8007d94 <HAL_SPI_Transmit+0x22>
 8007d90:	2302      	movs	r3, #2
 8007d92:	e158      	b.n	8008046 <HAL_SPI_Transmit+0x2d4>
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	2201      	movs	r2, #1
 8007d98:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007d9c:	f7fb f8c6 	bl	8002f2c <HAL_GetTick>
 8007da0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007da2:	88fb      	ldrh	r3, [r7, #6]
 8007da4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007dac:	b2db      	uxtb	r3, r3
 8007dae:	2b01      	cmp	r3, #1
 8007db0:	d002      	beq.n	8007db8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007db2:	2302      	movs	r3, #2
 8007db4:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007db6:	e13d      	b.n	8008034 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8007db8:	68bb      	ldr	r3, [r7, #8]
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d002      	beq.n	8007dc4 <HAL_SPI_Transmit+0x52>
 8007dbe:	88fb      	ldrh	r3, [r7, #6]
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d102      	bne.n	8007dca <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007dc4:	2301      	movs	r3, #1
 8007dc6:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007dc8:	e134      	b.n	8008034 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	2203      	movs	r2, #3
 8007dce:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	2200      	movs	r2, #0
 8007dd6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	68ba      	ldr	r2, [r7, #8]
 8007ddc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	88fa      	ldrh	r2, [r7, #6]
 8007de2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	88fa      	ldrh	r2, [r7, #6]
 8007de8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	2200      	movs	r2, #0
 8007dee:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	2200      	movs	r2, #0
 8007df4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	2200      	movs	r2, #0
 8007e04:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	2200      	movs	r2, #0
 8007e0a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	689b      	ldr	r3, [r3, #8]
 8007e10:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007e14:	d10f      	bne.n	8007e36 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	681a      	ldr	r2, [r3, #0]
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007e24:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	681a      	ldr	r2, [r3, #0]
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007e34:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e40:	2b40      	cmp	r3, #64	; 0x40
 8007e42:	d007      	beq.n	8007e54 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	681a      	ldr	r2, [r3, #0]
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007e52:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	68db      	ldr	r3, [r3, #12]
 8007e58:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007e5c:	d94b      	bls.n	8007ef6 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	685b      	ldr	r3, [r3, #4]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d002      	beq.n	8007e6c <HAL_SPI_Transmit+0xfa>
 8007e66:	8afb      	ldrh	r3, [r7, #22]
 8007e68:	2b01      	cmp	r3, #1
 8007e6a:	d13e      	bne.n	8007eea <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e70:	881a      	ldrh	r2, [r3, #0]
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e7c:	1c9a      	adds	r2, r3, #2
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e86:	b29b      	uxth	r3, r3
 8007e88:	3b01      	subs	r3, #1
 8007e8a:	b29a      	uxth	r2, r3
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007e90:	e02b      	b.n	8007eea <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	689b      	ldr	r3, [r3, #8]
 8007e98:	f003 0302 	and.w	r3, r3, #2
 8007e9c:	2b02      	cmp	r3, #2
 8007e9e:	d112      	bne.n	8007ec6 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ea4:	881a      	ldrh	r2, [r3, #0]
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007eb0:	1c9a      	adds	r2, r3, #2
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007eba:	b29b      	uxth	r3, r3
 8007ebc:	3b01      	subs	r3, #1
 8007ebe:	b29a      	uxth	r2, r3
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007ec4:	e011      	b.n	8007eea <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007ec6:	f7fb f831 	bl	8002f2c <HAL_GetTick>
 8007eca:	4602      	mov	r2, r0
 8007ecc:	69bb      	ldr	r3, [r7, #24]
 8007ece:	1ad3      	subs	r3, r2, r3
 8007ed0:	683a      	ldr	r2, [r7, #0]
 8007ed2:	429a      	cmp	r2, r3
 8007ed4:	d803      	bhi.n	8007ede <HAL_SPI_Transmit+0x16c>
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007edc:	d102      	bne.n	8007ee4 <HAL_SPI_Transmit+0x172>
 8007ede:	683b      	ldr	r3, [r7, #0]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d102      	bne.n	8007eea <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8007ee4:	2303      	movs	r3, #3
 8007ee6:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007ee8:	e0a4      	b.n	8008034 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007eee:	b29b      	uxth	r3, r3
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d1ce      	bne.n	8007e92 <HAL_SPI_Transmit+0x120>
 8007ef4:	e07c      	b.n	8007ff0 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	685b      	ldr	r3, [r3, #4]
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d002      	beq.n	8007f04 <HAL_SPI_Transmit+0x192>
 8007efe:	8afb      	ldrh	r3, [r7, #22]
 8007f00:	2b01      	cmp	r3, #1
 8007f02:	d170      	bne.n	8007fe6 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f08:	b29b      	uxth	r3, r3
 8007f0a:	2b01      	cmp	r3, #1
 8007f0c:	d912      	bls.n	8007f34 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f12:	881a      	ldrh	r2, [r3, #0]
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f1e:	1c9a      	adds	r2, r3, #2
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f28:	b29b      	uxth	r3, r3
 8007f2a:	3b02      	subs	r3, #2
 8007f2c:	b29a      	uxth	r2, r3
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007f32:	e058      	b.n	8007fe6 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	330c      	adds	r3, #12
 8007f3e:	7812      	ldrb	r2, [r2, #0]
 8007f40:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f46:	1c5a      	adds	r2, r3, #1
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f50:	b29b      	uxth	r3, r3
 8007f52:	3b01      	subs	r3, #1
 8007f54:	b29a      	uxth	r2, r3
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8007f5a:	e044      	b.n	8007fe6 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	689b      	ldr	r3, [r3, #8]
 8007f62:	f003 0302 	and.w	r3, r3, #2
 8007f66:	2b02      	cmp	r3, #2
 8007f68:	d12b      	bne.n	8007fc2 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f6e:	b29b      	uxth	r3, r3
 8007f70:	2b01      	cmp	r3, #1
 8007f72:	d912      	bls.n	8007f9a <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f78:	881a      	ldrh	r2, [r3, #0]
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f84:	1c9a      	adds	r2, r3, #2
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f8e:	b29b      	uxth	r3, r3
 8007f90:	3b02      	subs	r3, #2
 8007f92:	b29a      	uxth	r2, r3
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007f98:	e025      	b.n	8007fe6 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	330c      	adds	r3, #12
 8007fa4:	7812      	ldrb	r2, [r2, #0]
 8007fa6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fac:	1c5a      	adds	r2, r3, #1
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007fb6:	b29b      	uxth	r3, r3
 8007fb8:	3b01      	subs	r3, #1
 8007fba:	b29a      	uxth	r2, r3
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007fc0:	e011      	b.n	8007fe6 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007fc2:	f7fa ffb3 	bl	8002f2c <HAL_GetTick>
 8007fc6:	4602      	mov	r2, r0
 8007fc8:	69bb      	ldr	r3, [r7, #24]
 8007fca:	1ad3      	subs	r3, r2, r3
 8007fcc:	683a      	ldr	r2, [r7, #0]
 8007fce:	429a      	cmp	r2, r3
 8007fd0:	d803      	bhi.n	8007fda <HAL_SPI_Transmit+0x268>
 8007fd2:	683b      	ldr	r3, [r7, #0]
 8007fd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fd8:	d102      	bne.n	8007fe0 <HAL_SPI_Transmit+0x26e>
 8007fda:	683b      	ldr	r3, [r7, #0]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d102      	bne.n	8007fe6 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8007fe0:	2303      	movs	r3, #3
 8007fe2:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007fe4:	e026      	b.n	8008034 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007fea:	b29b      	uxth	r3, r3
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d1b5      	bne.n	8007f5c <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007ff0:	69ba      	ldr	r2, [r7, #24]
 8007ff2:	6839      	ldr	r1, [r7, #0]
 8007ff4:	68f8      	ldr	r0, [r7, #12]
 8007ff6:	f000 fce3 	bl	80089c0 <SPI_EndRxTxTransaction>
 8007ffa:	4603      	mov	r3, r0
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d002      	beq.n	8008006 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	2220      	movs	r2, #32
 8008004:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	689b      	ldr	r3, [r3, #8]
 800800a:	2b00      	cmp	r3, #0
 800800c:	d10a      	bne.n	8008024 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800800e:	2300      	movs	r3, #0
 8008010:	613b      	str	r3, [r7, #16]
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	68db      	ldr	r3, [r3, #12]
 8008018:	613b      	str	r3, [r7, #16]
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	689b      	ldr	r3, [r3, #8]
 8008020:	613b      	str	r3, [r7, #16]
 8008022:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008028:	2b00      	cmp	r3, #0
 800802a:	d002      	beq.n	8008032 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 800802c:	2301      	movs	r3, #1
 800802e:	77fb      	strb	r3, [r7, #31]
 8008030:	e000      	b.n	8008034 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8008032:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	2201      	movs	r2, #1
 8008038:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	2200      	movs	r2, #0
 8008040:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8008044:	7ffb      	ldrb	r3, [r7, #31]
}
 8008046:	4618      	mov	r0, r3
 8008048:	3720      	adds	r7, #32
 800804a:	46bd      	mov	sp, r7
 800804c:	bd80      	pop	{r7, pc}

0800804e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800804e:	b580      	push	{r7, lr}
 8008050:	b088      	sub	sp, #32
 8008052:	af02      	add	r7, sp, #8
 8008054:	60f8      	str	r0, [r7, #12]
 8008056:	60b9      	str	r1, [r7, #8]
 8008058:	603b      	str	r3, [r7, #0]
 800805a:	4613      	mov	r3, r2
 800805c:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800805e:	2300      	movs	r3, #0
 8008060:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	685b      	ldr	r3, [r3, #4]
 8008066:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800806a:	d112      	bne.n	8008092 <HAL_SPI_Receive+0x44>
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	689b      	ldr	r3, [r3, #8]
 8008070:	2b00      	cmp	r3, #0
 8008072:	d10e      	bne.n	8008092 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	2204      	movs	r2, #4
 8008078:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800807c:	88fa      	ldrh	r2, [r7, #6]
 800807e:	683b      	ldr	r3, [r7, #0]
 8008080:	9300      	str	r3, [sp, #0]
 8008082:	4613      	mov	r3, r2
 8008084:	68ba      	ldr	r2, [r7, #8]
 8008086:	68b9      	ldr	r1, [r7, #8]
 8008088:	68f8      	ldr	r0, [r7, #12]
 800808a:	f000 f910 	bl	80082ae <HAL_SPI_TransmitReceive>
 800808e:	4603      	mov	r3, r0
 8008090:	e109      	b.n	80082a6 <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8008098:	2b01      	cmp	r3, #1
 800809a:	d101      	bne.n	80080a0 <HAL_SPI_Receive+0x52>
 800809c:	2302      	movs	r3, #2
 800809e:	e102      	b.n	80082a6 <HAL_SPI_Receive+0x258>
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	2201      	movs	r2, #1
 80080a4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80080a8:	f7fa ff40 	bl	8002f2c <HAL_GetTick>
 80080ac:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80080b4:	b2db      	uxtb	r3, r3
 80080b6:	2b01      	cmp	r3, #1
 80080b8:	d002      	beq.n	80080c0 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80080ba:	2302      	movs	r3, #2
 80080bc:	75fb      	strb	r3, [r7, #23]
    goto error;
 80080be:	e0e9      	b.n	8008294 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 80080c0:	68bb      	ldr	r3, [r7, #8]
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d002      	beq.n	80080cc <HAL_SPI_Receive+0x7e>
 80080c6:	88fb      	ldrh	r3, [r7, #6]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d102      	bne.n	80080d2 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80080cc:	2301      	movs	r3, #1
 80080ce:	75fb      	strb	r3, [r7, #23]
    goto error;
 80080d0:	e0e0      	b.n	8008294 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	2204      	movs	r2, #4
 80080d6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	2200      	movs	r2, #0
 80080de:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	68ba      	ldr	r2, [r7, #8]
 80080e4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	88fa      	ldrh	r2, [r7, #6]
 80080ea:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	88fa      	ldrh	r2, [r7, #6]
 80080f2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	2200      	movs	r2, #0
 80080fa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	2200      	movs	r2, #0
 8008100:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	2200      	movs	r2, #0
 8008106:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	2200      	movs	r2, #0
 800810c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	2200      	movs	r2, #0
 8008112:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	68db      	ldr	r3, [r3, #12]
 8008118:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800811c:	d908      	bls.n	8008130 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	685a      	ldr	r2, [r3, #4]
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800812c:	605a      	str	r2, [r3, #4]
 800812e:	e007      	b.n	8008140 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	685a      	ldr	r2, [r3, #4]
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800813e:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	689b      	ldr	r3, [r3, #8]
 8008144:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008148:	d10f      	bne.n	800816a <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	681a      	ldr	r2, [r3, #0]
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008158:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	681a      	ldr	r2, [r3, #0]
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008168:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008174:	2b40      	cmp	r3, #64	; 0x40
 8008176:	d007      	beq.n	8008188 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	681a      	ldr	r2, [r3, #0]
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008186:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	68db      	ldr	r3, [r3, #12]
 800818c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008190:	d867      	bhi.n	8008262 <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008192:	e030      	b.n	80081f6 <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	689b      	ldr	r3, [r3, #8]
 800819a:	f003 0301 	and.w	r3, r3, #1
 800819e:	2b01      	cmp	r3, #1
 80081a0:	d117      	bne.n	80081d2 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	f103 020c 	add.w	r2, r3, #12
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081ae:	7812      	ldrb	r2, [r2, #0]
 80081b0:	b2d2      	uxtb	r2, r2
 80081b2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081b8:	1c5a      	adds	r2, r3, #1
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80081c4:	b29b      	uxth	r3, r3
 80081c6:	3b01      	subs	r3, #1
 80081c8:	b29a      	uxth	r2, r3
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80081d0:	e011      	b.n	80081f6 <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80081d2:	f7fa feab 	bl	8002f2c <HAL_GetTick>
 80081d6:	4602      	mov	r2, r0
 80081d8:	693b      	ldr	r3, [r7, #16]
 80081da:	1ad3      	subs	r3, r2, r3
 80081dc:	683a      	ldr	r2, [r7, #0]
 80081de:	429a      	cmp	r2, r3
 80081e0:	d803      	bhi.n	80081ea <HAL_SPI_Receive+0x19c>
 80081e2:	683b      	ldr	r3, [r7, #0]
 80081e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081e8:	d102      	bne.n	80081f0 <HAL_SPI_Receive+0x1a2>
 80081ea:	683b      	ldr	r3, [r7, #0]
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d102      	bne.n	80081f6 <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 80081f0:	2303      	movs	r3, #3
 80081f2:	75fb      	strb	r3, [r7, #23]
          goto error;
 80081f4:	e04e      	b.n	8008294 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80081fc:	b29b      	uxth	r3, r3
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d1c8      	bne.n	8008194 <HAL_SPI_Receive+0x146>
 8008202:	e034      	b.n	800826e <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	689b      	ldr	r3, [r3, #8]
 800820a:	f003 0301 	and.w	r3, r3, #1
 800820e:	2b01      	cmp	r3, #1
 8008210:	d115      	bne.n	800823e <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	68da      	ldr	r2, [r3, #12]
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800821c:	b292      	uxth	r2, r2
 800821e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008224:	1c9a      	adds	r2, r3, #2
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008230:	b29b      	uxth	r3, r3
 8008232:	3b01      	subs	r3, #1
 8008234:	b29a      	uxth	r2, r3
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800823c:	e011      	b.n	8008262 <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800823e:	f7fa fe75 	bl	8002f2c <HAL_GetTick>
 8008242:	4602      	mov	r2, r0
 8008244:	693b      	ldr	r3, [r7, #16]
 8008246:	1ad3      	subs	r3, r2, r3
 8008248:	683a      	ldr	r2, [r7, #0]
 800824a:	429a      	cmp	r2, r3
 800824c:	d803      	bhi.n	8008256 <HAL_SPI_Receive+0x208>
 800824e:	683b      	ldr	r3, [r7, #0]
 8008250:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008254:	d102      	bne.n	800825c <HAL_SPI_Receive+0x20e>
 8008256:	683b      	ldr	r3, [r7, #0]
 8008258:	2b00      	cmp	r3, #0
 800825a:	d102      	bne.n	8008262 <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 800825c:	2303      	movs	r3, #3
 800825e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008260:	e018      	b.n	8008294 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008268:	b29b      	uxth	r3, r3
 800826a:	2b00      	cmp	r3, #0
 800826c:	d1ca      	bne.n	8008204 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800826e:	693a      	ldr	r2, [r7, #16]
 8008270:	6839      	ldr	r1, [r7, #0]
 8008272:	68f8      	ldr	r0, [r7, #12]
 8008274:	f000 fb4c 	bl	8008910 <SPI_EndRxTransaction>
 8008278:	4603      	mov	r3, r0
 800827a:	2b00      	cmp	r3, #0
 800827c:	d002      	beq.n	8008284 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	2220      	movs	r2, #32
 8008282:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008288:	2b00      	cmp	r3, #0
 800828a:	d002      	beq.n	8008292 <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 800828c:	2301      	movs	r3, #1
 800828e:	75fb      	strb	r3, [r7, #23]
 8008290:	e000      	b.n	8008294 <HAL_SPI_Receive+0x246>
  }

error :
 8008292:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	2201      	movs	r2, #1
 8008298:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	2200      	movs	r2, #0
 80082a0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80082a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80082a6:	4618      	mov	r0, r3
 80082a8:	3718      	adds	r7, #24
 80082aa:	46bd      	mov	sp, r7
 80082ac:	bd80      	pop	{r7, pc}

080082ae <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80082ae:	b580      	push	{r7, lr}
 80082b0:	b08a      	sub	sp, #40	; 0x28
 80082b2:	af00      	add	r7, sp, #0
 80082b4:	60f8      	str	r0, [r7, #12]
 80082b6:	60b9      	str	r1, [r7, #8]
 80082b8:	607a      	str	r2, [r7, #4]
 80082ba:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80082bc:	2301      	movs	r3, #1
 80082be:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80082c0:	2300      	movs	r3, #0
 80082c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80082cc:	2b01      	cmp	r3, #1
 80082ce:	d101      	bne.n	80082d4 <HAL_SPI_TransmitReceive+0x26>
 80082d0:	2302      	movs	r3, #2
 80082d2:	e1fb      	b.n	80086cc <HAL_SPI_TransmitReceive+0x41e>
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	2201      	movs	r2, #1
 80082d8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80082dc:	f7fa fe26 	bl	8002f2c <HAL_GetTick>
 80082e0:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80082e8:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	685b      	ldr	r3, [r3, #4]
 80082ee:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80082f0:	887b      	ldrh	r3, [r7, #2]
 80082f2:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80082f4:	887b      	ldrh	r3, [r7, #2]
 80082f6:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80082f8:	7efb      	ldrb	r3, [r7, #27]
 80082fa:	2b01      	cmp	r3, #1
 80082fc:	d00e      	beq.n	800831c <HAL_SPI_TransmitReceive+0x6e>
 80082fe:	697b      	ldr	r3, [r7, #20]
 8008300:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008304:	d106      	bne.n	8008314 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	689b      	ldr	r3, [r3, #8]
 800830a:	2b00      	cmp	r3, #0
 800830c:	d102      	bne.n	8008314 <HAL_SPI_TransmitReceive+0x66>
 800830e:	7efb      	ldrb	r3, [r7, #27]
 8008310:	2b04      	cmp	r3, #4
 8008312:	d003      	beq.n	800831c <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8008314:	2302      	movs	r3, #2
 8008316:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800831a:	e1cd      	b.n	80086b8 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800831c:	68bb      	ldr	r3, [r7, #8]
 800831e:	2b00      	cmp	r3, #0
 8008320:	d005      	beq.n	800832e <HAL_SPI_TransmitReceive+0x80>
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	2b00      	cmp	r3, #0
 8008326:	d002      	beq.n	800832e <HAL_SPI_TransmitReceive+0x80>
 8008328:	887b      	ldrh	r3, [r7, #2]
 800832a:	2b00      	cmp	r3, #0
 800832c:	d103      	bne.n	8008336 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800832e:	2301      	movs	r3, #1
 8008330:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8008334:	e1c0      	b.n	80086b8 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800833c:	b2db      	uxtb	r3, r3
 800833e:	2b04      	cmp	r3, #4
 8008340:	d003      	beq.n	800834a <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	2205      	movs	r2, #5
 8008346:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	2200      	movs	r2, #0
 800834e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	687a      	ldr	r2, [r7, #4]
 8008354:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	887a      	ldrh	r2, [r7, #2]
 800835a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	887a      	ldrh	r2, [r7, #2]
 8008362:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	68ba      	ldr	r2, [r7, #8]
 800836a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	887a      	ldrh	r2, [r7, #2]
 8008370:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	887a      	ldrh	r2, [r7, #2]
 8008376:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	2200      	movs	r2, #0
 800837c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	2200      	movs	r2, #0
 8008382:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	68db      	ldr	r3, [r3, #12]
 8008388:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800838c:	d802      	bhi.n	8008394 <HAL_SPI_TransmitReceive+0xe6>
 800838e:	8a3b      	ldrh	r3, [r7, #16]
 8008390:	2b01      	cmp	r3, #1
 8008392:	d908      	bls.n	80083a6 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	685a      	ldr	r2, [r3, #4]
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80083a2:	605a      	str	r2, [r3, #4]
 80083a4:	e007      	b.n	80083b6 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	685a      	ldr	r2, [r3, #4]
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80083b4:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083c0:	2b40      	cmp	r3, #64	; 0x40
 80083c2:	d007      	beq.n	80083d4 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	681a      	ldr	r2, [r3, #0]
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80083d2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	68db      	ldr	r3, [r3, #12]
 80083d8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80083dc:	d97c      	bls.n	80084d8 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	685b      	ldr	r3, [r3, #4]
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d002      	beq.n	80083ec <HAL_SPI_TransmitReceive+0x13e>
 80083e6:	8a7b      	ldrh	r3, [r7, #18]
 80083e8:	2b01      	cmp	r3, #1
 80083ea:	d169      	bne.n	80084c0 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083f0:	881a      	ldrh	r2, [r3, #0]
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083fc:	1c9a      	adds	r2, r3, #2
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008406:	b29b      	uxth	r3, r3
 8008408:	3b01      	subs	r3, #1
 800840a:	b29a      	uxth	r2, r3
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008410:	e056      	b.n	80084c0 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	689b      	ldr	r3, [r3, #8]
 8008418:	f003 0302 	and.w	r3, r3, #2
 800841c:	2b02      	cmp	r3, #2
 800841e:	d11b      	bne.n	8008458 <HAL_SPI_TransmitReceive+0x1aa>
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008424:	b29b      	uxth	r3, r3
 8008426:	2b00      	cmp	r3, #0
 8008428:	d016      	beq.n	8008458 <HAL_SPI_TransmitReceive+0x1aa>
 800842a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800842c:	2b01      	cmp	r3, #1
 800842e:	d113      	bne.n	8008458 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008434:	881a      	ldrh	r2, [r3, #0]
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008440:	1c9a      	adds	r2, r3, #2
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800844a:	b29b      	uxth	r3, r3
 800844c:	3b01      	subs	r3, #1
 800844e:	b29a      	uxth	r2, r3
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008454:	2300      	movs	r3, #0
 8008456:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	689b      	ldr	r3, [r3, #8]
 800845e:	f003 0301 	and.w	r3, r3, #1
 8008462:	2b01      	cmp	r3, #1
 8008464:	d11c      	bne.n	80084a0 <HAL_SPI_TransmitReceive+0x1f2>
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800846c:	b29b      	uxth	r3, r3
 800846e:	2b00      	cmp	r3, #0
 8008470:	d016      	beq.n	80084a0 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	68da      	ldr	r2, [r3, #12]
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800847c:	b292      	uxth	r2, r2
 800847e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008484:	1c9a      	adds	r2, r3, #2
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008490:	b29b      	uxth	r3, r3
 8008492:	3b01      	subs	r3, #1
 8008494:	b29a      	uxth	r2, r3
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800849c:	2301      	movs	r3, #1
 800849e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80084a0:	f7fa fd44 	bl	8002f2c <HAL_GetTick>
 80084a4:	4602      	mov	r2, r0
 80084a6:	69fb      	ldr	r3, [r7, #28]
 80084a8:	1ad3      	subs	r3, r2, r3
 80084aa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80084ac:	429a      	cmp	r2, r3
 80084ae:	d807      	bhi.n	80084c0 <HAL_SPI_TransmitReceive+0x212>
 80084b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084b6:	d003      	beq.n	80084c0 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 80084b8:	2303      	movs	r3, #3
 80084ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80084be:	e0fb      	b.n	80086b8 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80084c4:	b29b      	uxth	r3, r3
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d1a3      	bne.n	8008412 <HAL_SPI_TransmitReceive+0x164>
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80084d0:	b29b      	uxth	r3, r3
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d19d      	bne.n	8008412 <HAL_SPI_TransmitReceive+0x164>
 80084d6:	e0df      	b.n	8008698 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	685b      	ldr	r3, [r3, #4]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d003      	beq.n	80084e8 <HAL_SPI_TransmitReceive+0x23a>
 80084e0:	8a7b      	ldrh	r3, [r7, #18]
 80084e2:	2b01      	cmp	r3, #1
 80084e4:	f040 80cb 	bne.w	800867e <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80084ec:	b29b      	uxth	r3, r3
 80084ee:	2b01      	cmp	r3, #1
 80084f0:	d912      	bls.n	8008518 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084f6:	881a      	ldrh	r2, [r3, #0]
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008502:	1c9a      	adds	r2, r3, #2
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800850c:	b29b      	uxth	r3, r3
 800850e:	3b02      	subs	r3, #2
 8008510:	b29a      	uxth	r2, r3
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008516:	e0b2      	b.n	800867e <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	330c      	adds	r3, #12
 8008522:	7812      	ldrb	r2, [r2, #0]
 8008524:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800852a:	1c5a      	adds	r2, r3, #1
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008534:	b29b      	uxth	r3, r3
 8008536:	3b01      	subs	r3, #1
 8008538:	b29a      	uxth	r2, r3
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800853e:	e09e      	b.n	800867e <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	689b      	ldr	r3, [r3, #8]
 8008546:	f003 0302 	and.w	r3, r3, #2
 800854a:	2b02      	cmp	r3, #2
 800854c:	d134      	bne.n	80085b8 <HAL_SPI_TransmitReceive+0x30a>
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008552:	b29b      	uxth	r3, r3
 8008554:	2b00      	cmp	r3, #0
 8008556:	d02f      	beq.n	80085b8 <HAL_SPI_TransmitReceive+0x30a>
 8008558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800855a:	2b01      	cmp	r3, #1
 800855c:	d12c      	bne.n	80085b8 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008562:	b29b      	uxth	r3, r3
 8008564:	2b01      	cmp	r3, #1
 8008566:	d912      	bls.n	800858e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800856c:	881a      	ldrh	r2, [r3, #0]
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008578:	1c9a      	adds	r2, r3, #2
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008582:	b29b      	uxth	r3, r3
 8008584:	3b02      	subs	r3, #2
 8008586:	b29a      	uxth	r2, r3
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800858c:	e012      	b.n	80085b4 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	330c      	adds	r3, #12
 8008598:	7812      	ldrb	r2, [r2, #0]
 800859a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085a0:	1c5a      	adds	r2, r3, #1
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80085aa:	b29b      	uxth	r3, r3
 80085ac:	3b01      	subs	r3, #1
 80085ae:	b29a      	uxth	r2, r3
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80085b4:	2300      	movs	r3, #0
 80085b6:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	689b      	ldr	r3, [r3, #8]
 80085be:	f003 0301 	and.w	r3, r3, #1
 80085c2:	2b01      	cmp	r3, #1
 80085c4:	d148      	bne.n	8008658 <HAL_SPI_TransmitReceive+0x3aa>
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80085cc:	b29b      	uxth	r3, r3
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d042      	beq.n	8008658 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80085d8:	b29b      	uxth	r3, r3
 80085da:	2b01      	cmp	r3, #1
 80085dc:	d923      	bls.n	8008626 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	68da      	ldr	r2, [r3, #12]
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085e8:	b292      	uxth	r2, r2
 80085ea:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085f0:	1c9a      	adds	r2, r3, #2
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80085fc:	b29b      	uxth	r3, r3
 80085fe:	3b02      	subs	r3, #2
 8008600:	b29a      	uxth	r2, r3
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800860e:	b29b      	uxth	r3, r3
 8008610:	2b01      	cmp	r3, #1
 8008612:	d81f      	bhi.n	8008654 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	685a      	ldr	r2, [r3, #4]
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008622:	605a      	str	r2, [r3, #4]
 8008624:	e016      	b.n	8008654 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	f103 020c 	add.w	r2, r3, #12
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008632:	7812      	ldrb	r2, [r2, #0]
 8008634:	b2d2      	uxtb	r2, r2
 8008636:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800863c:	1c5a      	adds	r2, r3, #1
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008648:	b29b      	uxth	r3, r3
 800864a:	3b01      	subs	r3, #1
 800864c:	b29a      	uxth	r2, r3
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008654:	2301      	movs	r3, #1
 8008656:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008658:	f7fa fc68 	bl	8002f2c <HAL_GetTick>
 800865c:	4602      	mov	r2, r0
 800865e:	69fb      	ldr	r3, [r7, #28]
 8008660:	1ad3      	subs	r3, r2, r3
 8008662:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008664:	429a      	cmp	r2, r3
 8008666:	d803      	bhi.n	8008670 <HAL_SPI_TransmitReceive+0x3c2>
 8008668:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800866a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800866e:	d102      	bne.n	8008676 <HAL_SPI_TransmitReceive+0x3c8>
 8008670:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008672:	2b00      	cmp	r3, #0
 8008674:	d103      	bne.n	800867e <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8008676:	2303      	movs	r3, #3
 8008678:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800867c:	e01c      	b.n	80086b8 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008682:	b29b      	uxth	r3, r3
 8008684:	2b00      	cmp	r3, #0
 8008686:	f47f af5b 	bne.w	8008540 <HAL_SPI_TransmitReceive+0x292>
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008690:	b29b      	uxth	r3, r3
 8008692:	2b00      	cmp	r3, #0
 8008694:	f47f af54 	bne.w	8008540 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008698:	69fa      	ldr	r2, [r7, #28]
 800869a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800869c:	68f8      	ldr	r0, [r7, #12]
 800869e:	f000 f98f 	bl	80089c0 <SPI_EndRxTxTransaction>
 80086a2:	4603      	mov	r3, r0
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d006      	beq.n	80086b6 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 80086a8:	2301      	movs	r3, #1
 80086aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	2220      	movs	r2, #32
 80086b2:	661a      	str	r2, [r3, #96]	; 0x60
 80086b4:	e000      	b.n	80086b8 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 80086b6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	2201      	movs	r2, #1
 80086bc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	2200      	movs	r2, #0
 80086c4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80086c8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80086cc:	4618      	mov	r0, r3
 80086ce:	3728      	adds	r7, #40	; 0x28
 80086d0:	46bd      	mov	sp, r7
 80086d2:	bd80      	pop	{r7, pc}

080086d4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80086d4:	b580      	push	{r7, lr}
 80086d6:	b088      	sub	sp, #32
 80086d8:	af00      	add	r7, sp, #0
 80086da:	60f8      	str	r0, [r7, #12]
 80086dc:	60b9      	str	r1, [r7, #8]
 80086de:	603b      	str	r3, [r7, #0]
 80086e0:	4613      	mov	r3, r2
 80086e2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80086e4:	f7fa fc22 	bl	8002f2c <HAL_GetTick>
 80086e8:	4602      	mov	r2, r0
 80086ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086ec:	1a9b      	subs	r3, r3, r2
 80086ee:	683a      	ldr	r2, [r7, #0]
 80086f0:	4413      	add	r3, r2
 80086f2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80086f4:	f7fa fc1a 	bl	8002f2c <HAL_GetTick>
 80086f8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80086fa:	4b39      	ldr	r3, [pc, #228]	; (80087e0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	015b      	lsls	r3, r3, #5
 8008700:	0d1b      	lsrs	r3, r3, #20
 8008702:	69fa      	ldr	r2, [r7, #28]
 8008704:	fb02 f303 	mul.w	r3, r2, r3
 8008708:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800870a:	e054      	b.n	80087b6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800870c:	683b      	ldr	r3, [r7, #0]
 800870e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008712:	d050      	beq.n	80087b6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008714:	f7fa fc0a 	bl	8002f2c <HAL_GetTick>
 8008718:	4602      	mov	r2, r0
 800871a:	69bb      	ldr	r3, [r7, #24]
 800871c:	1ad3      	subs	r3, r2, r3
 800871e:	69fa      	ldr	r2, [r7, #28]
 8008720:	429a      	cmp	r2, r3
 8008722:	d902      	bls.n	800872a <SPI_WaitFlagStateUntilTimeout+0x56>
 8008724:	69fb      	ldr	r3, [r7, #28]
 8008726:	2b00      	cmp	r3, #0
 8008728:	d13d      	bne.n	80087a6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	685a      	ldr	r2, [r3, #4]
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008738:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	685b      	ldr	r3, [r3, #4]
 800873e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008742:	d111      	bne.n	8008768 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	689b      	ldr	r3, [r3, #8]
 8008748:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800874c:	d004      	beq.n	8008758 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	689b      	ldr	r3, [r3, #8]
 8008752:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008756:	d107      	bne.n	8008768 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	681a      	ldr	r2, [r3, #0]
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008766:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800876c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008770:	d10f      	bne.n	8008792 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	681a      	ldr	r2, [r3, #0]
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008780:	601a      	str	r2, [r3, #0]
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	681a      	ldr	r2, [r3, #0]
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008790:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	2201      	movs	r2, #1
 8008796:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	2200      	movs	r2, #0
 800879e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80087a2:	2303      	movs	r3, #3
 80087a4:	e017      	b.n	80087d6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80087a6:	697b      	ldr	r3, [r7, #20]
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d101      	bne.n	80087b0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80087ac:	2300      	movs	r3, #0
 80087ae:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80087b0:	697b      	ldr	r3, [r7, #20]
 80087b2:	3b01      	subs	r3, #1
 80087b4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	689a      	ldr	r2, [r3, #8]
 80087bc:	68bb      	ldr	r3, [r7, #8]
 80087be:	4013      	ands	r3, r2
 80087c0:	68ba      	ldr	r2, [r7, #8]
 80087c2:	429a      	cmp	r2, r3
 80087c4:	bf0c      	ite	eq
 80087c6:	2301      	moveq	r3, #1
 80087c8:	2300      	movne	r3, #0
 80087ca:	b2db      	uxtb	r3, r3
 80087cc:	461a      	mov	r2, r3
 80087ce:	79fb      	ldrb	r3, [r7, #7]
 80087d0:	429a      	cmp	r2, r3
 80087d2:	d19b      	bne.n	800870c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80087d4:	2300      	movs	r3, #0
}
 80087d6:	4618      	mov	r0, r3
 80087d8:	3720      	adds	r7, #32
 80087da:	46bd      	mov	sp, r7
 80087dc:	bd80      	pop	{r7, pc}
 80087de:	bf00      	nop
 80087e0:	20000004 	.word	0x20000004

080087e4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80087e4:	b580      	push	{r7, lr}
 80087e6:	b08a      	sub	sp, #40	; 0x28
 80087e8:	af00      	add	r7, sp, #0
 80087ea:	60f8      	str	r0, [r7, #12]
 80087ec:	60b9      	str	r1, [r7, #8]
 80087ee:	607a      	str	r2, [r7, #4]
 80087f0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80087f2:	2300      	movs	r3, #0
 80087f4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80087f6:	f7fa fb99 	bl	8002f2c <HAL_GetTick>
 80087fa:	4602      	mov	r2, r0
 80087fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087fe:	1a9b      	subs	r3, r3, r2
 8008800:	683a      	ldr	r2, [r7, #0]
 8008802:	4413      	add	r3, r2
 8008804:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8008806:	f7fa fb91 	bl	8002f2c <HAL_GetTick>
 800880a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	330c      	adds	r3, #12
 8008812:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8008814:	4b3d      	ldr	r3, [pc, #244]	; (800890c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8008816:	681a      	ldr	r2, [r3, #0]
 8008818:	4613      	mov	r3, r2
 800881a:	009b      	lsls	r3, r3, #2
 800881c:	4413      	add	r3, r2
 800881e:	00da      	lsls	r2, r3, #3
 8008820:	1ad3      	subs	r3, r2, r3
 8008822:	0d1b      	lsrs	r3, r3, #20
 8008824:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008826:	fb02 f303 	mul.w	r3, r2, r3
 800882a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800882c:	e060      	b.n	80088f0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800882e:	68bb      	ldr	r3, [r7, #8]
 8008830:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8008834:	d107      	bne.n	8008846 <SPI_WaitFifoStateUntilTimeout+0x62>
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	2b00      	cmp	r3, #0
 800883a:	d104      	bne.n	8008846 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800883c:	69fb      	ldr	r3, [r7, #28]
 800883e:	781b      	ldrb	r3, [r3, #0]
 8008840:	b2db      	uxtb	r3, r3
 8008842:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8008844:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8008846:	683b      	ldr	r3, [r7, #0]
 8008848:	f1b3 3fff 	cmp.w	r3, #4294967295
 800884c:	d050      	beq.n	80088f0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800884e:	f7fa fb6d 	bl	8002f2c <HAL_GetTick>
 8008852:	4602      	mov	r2, r0
 8008854:	6a3b      	ldr	r3, [r7, #32]
 8008856:	1ad3      	subs	r3, r2, r3
 8008858:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800885a:	429a      	cmp	r2, r3
 800885c:	d902      	bls.n	8008864 <SPI_WaitFifoStateUntilTimeout+0x80>
 800885e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008860:	2b00      	cmp	r3, #0
 8008862:	d13d      	bne.n	80088e0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	685a      	ldr	r2, [r3, #4]
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008872:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	685b      	ldr	r3, [r3, #4]
 8008878:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800887c:	d111      	bne.n	80088a2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	689b      	ldr	r3, [r3, #8]
 8008882:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008886:	d004      	beq.n	8008892 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	689b      	ldr	r3, [r3, #8]
 800888c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008890:	d107      	bne.n	80088a2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	681a      	ldr	r2, [r3, #0]
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80088a0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80088a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80088aa:	d10f      	bne.n	80088cc <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	681a      	ldr	r2, [r3, #0]
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80088ba:	601a      	str	r2, [r3, #0]
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	681a      	ldr	r2, [r3, #0]
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80088ca:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	2201      	movs	r2, #1
 80088d0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	2200      	movs	r2, #0
 80088d8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80088dc:	2303      	movs	r3, #3
 80088de:	e010      	b.n	8008902 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80088e0:	69bb      	ldr	r3, [r7, #24]
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d101      	bne.n	80088ea <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80088e6:	2300      	movs	r3, #0
 80088e8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 80088ea:	69bb      	ldr	r3, [r7, #24]
 80088ec:	3b01      	subs	r3, #1
 80088ee:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	689a      	ldr	r2, [r3, #8]
 80088f6:	68bb      	ldr	r3, [r7, #8]
 80088f8:	4013      	ands	r3, r2
 80088fa:	687a      	ldr	r2, [r7, #4]
 80088fc:	429a      	cmp	r2, r3
 80088fe:	d196      	bne.n	800882e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8008900:	2300      	movs	r3, #0
}
 8008902:	4618      	mov	r0, r3
 8008904:	3728      	adds	r7, #40	; 0x28
 8008906:	46bd      	mov	sp, r7
 8008908:	bd80      	pop	{r7, pc}
 800890a:	bf00      	nop
 800890c:	20000004 	.word	0x20000004

08008910 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008910:	b580      	push	{r7, lr}
 8008912:	b086      	sub	sp, #24
 8008914:	af02      	add	r7, sp, #8
 8008916:	60f8      	str	r0, [r7, #12]
 8008918:	60b9      	str	r1, [r7, #8]
 800891a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	685b      	ldr	r3, [r3, #4]
 8008920:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008924:	d111      	bne.n	800894a <SPI_EndRxTransaction+0x3a>
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	689b      	ldr	r3, [r3, #8]
 800892a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800892e:	d004      	beq.n	800893a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	689b      	ldr	r3, [r3, #8]
 8008934:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008938:	d107      	bne.n	800894a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	681a      	ldr	r2, [r3, #0]
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008948:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	9300      	str	r3, [sp, #0]
 800894e:	68bb      	ldr	r3, [r7, #8]
 8008950:	2200      	movs	r2, #0
 8008952:	2180      	movs	r1, #128	; 0x80
 8008954:	68f8      	ldr	r0, [r7, #12]
 8008956:	f7ff febd 	bl	80086d4 <SPI_WaitFlagStateUntilTimeout>
 800895a:	4603      	mov	r3, r0
 800895c:	2b00      	cmp	r3, #0
 800895e:	d007      	beq.n	8008970 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008964:	f043 0220 	orr.w	r2, r3, #32
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800896c:	2303      	movs	r3, #3
 800896e:	e023      	b.n	80089b8 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	685b      	ldr	r3, [r3, #4]
 8008974:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008978:	d11d      	bne.n	80089b6 <SPI_EndRxTransaction+0xa6>
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	689b      	ldr	r3, [r3, #8]
 800897e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008982:	d004      	beq.n	800898e <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	689b      	ldr	r3, [r3, #8]
 8008988:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800898c:	d113      	bne.n	80089b6 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	9300      	str	r3, [sp, #0]
 8008992:	68bb      	ldr	r3, [r7, #8]
 8008994:	2200      	movs	r2, #0
 8008996:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800899a:	68f8      	ldr	r0, [r7, #12]
 800899c:	f7ff ff22 	bl	80087e4 <SPI_WaitFifoStateUntilTimeout>
 80089a0:	4603      	mov	r3, r0
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d007      	beq.n	80089b6 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80089aa:	f043 0220 	orr.w	r2, r3, #32
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80089b2:	2303      	movs	r3, #3
 80089b4:	e000      	b.n	80089b8 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80089b6:	2300      	movs	r3, #0
}
 80089b8:	4618      	mov	r0, r3
 80089ba:	3710      	adds	r7, #16
 80089bc:	46bd      	mov	sp, r7
 80089be:	bd80      	pop	{r7, pc}

080089c0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80089c0:	b580      	push	{r7, lr}
 80089c2:	b086      	sub	sp, #24
 80089c4:	af02      	add	r7, sp, #8
 80089c6:	60f8      	str	r0, [r7, #12]
 80089c8:	60b9      	str	r1, [r7, #8]
 80089ca:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	9300      	str	r3, [sp, #0]
 80089d0:	68bb      	ldr	r3, [r7, #8]
 80089d2:	2200      	movs	r2, #0
 80089d4:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80089d8:	68f8      	ldr	r0, [r7, #12]
 80089da:	f7ff ff03 	bl	80087e4 <SPI_WaitFifoStateUntilTimeout>
 80089de:	4603      	mov	r3, r0
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d007      	beq.n	80089f4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80089e8:	f043 0220 	orr.w	r2, r3, #32
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80089f0:	2303      	movs	r3, #3
 80089f2:	e027      	b.n	8008a44 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	9300      	str	r3, [sp, #0]
 80089f8:	68bb      	ldr	r3, [r7, #8]
 80089fa:	2200      	movs	r2, #0
 80089fc:	2180      	movs	r1, #128	; 0x80
 80089fe:	68f8      	ldr	r0, [r7, #12]
 8008a00:	f7ff fe68 	bl	80086d4 <SPI_WaitFlagStateUntilTimeout>
 8008a04:	4603      	mov	r3, r0
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d007      	beq.n	8008a1a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008a0e:	f043 0220 	orr.w	r2, r3, #32
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008a16:	2303      	movs	r3, #3
 8008a18:	e014      	b.n	8008a44 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	9300      	str	r3, [sp, #0]
 8008a1e:	68bb      	ldr	r3, [r7, #8]
 8008a20:	2200      	movs	r2, #0
 8008a22:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8008a26:	68f8      	ldr	r0, [r7, #12]
 8008a28:	f7ff fedc 	bl	80087e4 <SPI_WaitFifoStateUntilTimeout>
 8008a2c:	4603      	mov	r3, r0
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d007      	beq.n	8008a42 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008a36:	f043 0220 	orr.w	r2, r3, #32
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008a3e:	2303      	movs	r3, #3
 8008a40:	e000      	b.n	8008a44 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8008a42:	2300      	movs	r3, #0
}
 8008a44:	4618      	mov	r0, r3
 8008a46:	3710      	adds	r7, #16
 8008a48:	46bd      	mov	sp, r7
 8008a4a:	bd80      	pop	{r7, pc}

08008a4c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008a4c:	b580      	push	{r7, lr}
 8008a4e:	b082      	sub	sp, #8
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d101      	bne.n	8008a5e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008a5a:	2301      	movs	r3, #1
 8008a5c:	e049      	b.n	8008af2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008a64:	b2db      	uxtb	r3, r3
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d106      	bne.n	8008a78 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	2200      	movs	r2, #0
 8008a6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008a72:	6878      	ldr	r0, [r7, #4]
 8008a74:	f7fa f8a8 	bl	8002bc8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	2202      	movs	r2, #2
 8008a7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681a      	ldr	r2, [r3, #0]
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	3304      	adds	r3, #4
 8008a88:	4619      	mov	r1, r3
 8008a8a:	4610      	mov	r0, r2
 8008a8c:	f001 f952 	bl	8009d34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	2201      	movs	r2, #1
 8008a94:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	2201      	movs	r2, #1
 8008a9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	2201      	movs	r2, #1
 8008aa4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	2201      	movs	r2, #1
 8008aac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2201      	movs	r2, #1
 8008ab4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	2201      	movs	r2, #1
 8008abc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	2201      	movs	r2, #1
 8008ac4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	2201      	movs	r2, #1
 8008acc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	2201      	movs	r2, #1
 8008ad4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	2201      	movs	r2, #1
 8008adc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	2201      	movs	r2, #1
 8008ae4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2201      	movs	r2, #1
 8008aec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008af0:	2300      	movs	r3, #0
}
 8008af2:	4618      	mov	r0, r3
 8008af4:	3708      	adds	r7, #8
 8008af6:	46bd      	mov	sp, r7
 8008af8:	bd80      	pop	{r7, pc}

08008afa <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008afa:	b580      	push	{r7, lr}
 8008afc:	b082      	sub	sp, #8
 8008afe:	af00      	add	r7, sp, #0
 8008b00:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d101      	bne.n	8008b0c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008b08:	2301      	movs	r3, #1
 8008b0a:	e049      	b.n	8008ba0 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008b12:	b2db      	uxtb	r3, r3
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d106      	bne.n	8008b26 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	2200      	movs	r2, #0
 8008b1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008b20:	6878      	ldr	r0, [r7, #4]
 8008b22:	f000 f841 	bl	8008ba8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	2202      	movs	r2, #2
 8008b2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681a      	ldr	r2, [r3, #0]
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	3304      	adds	r3, #4
 8008b36:	4619      	mov	r1, r3
 8008b38:	4610      	mov	r0, r2
 8008b3a:	f001 f8fb 	bl	8009d34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	2201      	movs	r2, #1
 8008b42:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	2201      	movs	r2, #1
 8008b4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	2201      	movs	r2, #1
 8008b52:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	2201      	movs	r2, #1
 8008b5a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	2201      	movs	r2, #1
 8008b62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	2201      	movs	r2, #1
 8008b6a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	2201      	movs	r2, #1
 8008b72:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	2201      	movs	r2, #1
 8008b7a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	2201      	movs	r2, #1
 8008b82:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	2201      	movs	r2, #1
 8008b8a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	2201      	movs	r2, #1
 8008b92:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	2201      	movs	r2, #1
 8008b9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008b9e:	2300      	movs	r3, #0
}
 8008ba0:	4618      	mov	r0, r3
 8008ba2:	3708      	adds	r7, #8
 8008ba4:	46bd      	mov	sp, r7
 8008ba6:	bd80      	pop	{r7, pc}

08008ba8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008ba8:	b480      	push	{r7}
 8008baa:	b083      	sub	sp, #12
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008bb0:	bf00      	nop
 8008bb2:	370c      	adds	r7, #12
 8008bb4:	46bd      	mov	sp, r7
 8008bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bba:	4770      	bx	lr

08008bbc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008bbc:	b580      	push	{r7, lr}
 8008bbe:	b084      	sub	sp, #16
 8008bc0:	af00      	add	r7, sp, #0
 8008bc2:	6078      	str	r0, [r7, #4]
 8008bc4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008bc6:	683b      	ldr	r3, [r7, #0]
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d109      	bne.n	8008be0 <HAL_TIM_PWM_Start+0x24>
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008bd2:	b2db      	uxtb	r3, r3
 8008bd4:	2b01      	cmp	r3, #1
 8008bd6:	bf14      	ite	ne
 8008bd8:	2301      	movne	r3, #1
 8008bda:	2300      	moveq	r3, #0
 8008bdc:	b2db      	uxtb	r3, r3
 8008bde:	e03c      	b.n	8008c5a <HAL_TIM_PWM_Start+0x9e>
 8008be0:	683b      	ldr	r3, [r7, #0]
 8008be2:	2b04      	cmp	r3, #4
 8008be4:	d109      	bne.n	8008bfa <HAL_TIM_PWM_Start+0x3e>
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008bec:	b2db      	uxtb	r3, r3
 8008bee:	2b01      	cmp	r3, #1
 8008bf0:	bf14      	ite	ne
 8008bf2:	2301      	movne	r3, #1
 8008bf4:	2300      	moveq	r3, #0
 8008bf6:	b2db      	uxtb	r3, r3
 8008bf8:	e02f      	b.n	8008c5a <HAL_TIM_PWM_Start+0x9e>
 8008bfa:	683b      	ldr	r3, [r7, #0]
 8008bfc:	2b08      	cmp	r3, #8
 8008bfe:	d109      	bne.n	8008c14 <HAL_TIM_PWM_Start+0x58>
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008c06:	b2db      	uxtb	r3, r3
 8008c08:	2b01      	cmp	r3, #1
 8008c0a:	bf14      	ite	ne
 8008c0c:	2301      	movne	r3, #1
 8008c0e:	2300      	moveq	r3, #0
 8008c10:	b2db      	uxtb	r3, r3
 8008c12:	e022      	b.n	8008c5a <HAL_TIM_PWM_Start+0x9e>
 8008c14:	683b      	ldr	r3, [r7, #0]
 8008c16:	2b0c      	cmp	r3, #12
 8008c18:	d109      	bne.n	8008c2e <HAL_TIM_PWM_Start+0x72>
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008c20:	b2db      	uxtb	r3, r3
 8008c22:	2b01      	cmp	r3, #1
 8008c24:	bf14      	ite	ne
 8008c26:	2301      	movne	r3, #1
 8008c28:	2300      	moveq	r3, #0
 8008c2a:	b2db      	uxtb	r3, r3
 8008c2c:	e015      	b.n	8008c5a <HAL_TIM_PWM_Start+0x9e>
 8008c2e:	683b      	ldr	r3, [r7, #0]
 8008c30:	2b10      	cmp	r3, #16
 8008c32:	d109      	bne.n	8008c48 <HAL_TIM_PWM_Start+0x8c>
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008c3a:	b2db      	uxtb	r3, r3
 8008c3c:	2b01      	cmp	r3, #1
 8008c3e:	bf14      	ite	ne
 8008c40:	2301      	movne	r3, #1
 8008c42:	2300      	moveq	r3, #0
 8008c44:	b2db      	uxtb	r3, r3
 8008c46:	e008      	b.n	8008c5a <HAL_TIM_PWM_Start+0x9e>
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008c4e:	b2db      	uxtb	r3, r3
 8008c50:	2b01      	cmp	r3, #1
 8008c52:	bf14      	ite	ne
 8008c54:	2301      	movne	r3, #1
 8008c56:	2300      	moveq	r3, #0
 8008c58:	b2db      	uxtb	r3, r3
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d001      	beq.n	8008c62 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8008c5e:	2301      	movs	r3, #1
 8008c60:	e0a6      	b.n	8008db0 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008c62:	683b      	ldr	r3, [r7, #0]
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d104      	bne.n	8008c72 <HAL_TIM_PWM_Start+0xb6>
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	2202      	movs	r2, #2
 8008c6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008c70:	e023      	b.n	8008cba <HAL_TIM_PWM_Start+0xfe>
 8008c72:	683b      	ldr	r3, [r7, #0]
 8008c74:	2b04      	cmp	r3, #4
 8008c76:	d104      	bne.n	8008c82 <HAL_TIM_PWM_Start+0xc6>
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	2202      	movs	r2, #2
 8008c7c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008c80:	e01b      	b.n	8008cba <HAL_TIM_PWM_Start+0xfe>
 8008c82:	683b      	ldr	r3, [r7, #0]
 8008c84:	2b08      	cmp	r3, #8
 8008c86:	d104      	bne.n	8008c92 <HAL_TIM_PWM_Start+0xd6>
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	2202      	movs	r2, #2
 8008c8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008c90:	e013      	b.n	8008cba <HAL_TIM_PWM_Start+0xfe>
 8008c92:	683b      	ldr	r3, [r7, #0]
 8008c94:	2b0c      	cmp	r3, #12
 8008c96:	d104      	bne.n	8008ca2 <HAL_TIM_PWM_Start+0xe6>
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	2202      	movs	r2, #2
 8008c9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008ca0:	e00b      	b.n	8008cba <HAL_TIM_PWM_Start+0xfe>
 8008ca2:	683b      	ldr	r3, [r7, #0]
 8008ca4:	2b10      	cmp	r3, #16
 8008ca6:	d104      	bne.n	8008cb2 <HAL_TIM_PWM_Start+0xf6>
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	2202      	movs	r2, #2
 8008cac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008cb0:	e003      	b.n	8008cba <HAL_TIM_PWM_Start+0xfe>
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	2202      	movs	r2, #2
 8008cb6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	2201      	movs	r2, #1
 8008cc0:	6839      	ldr	r1, [r7, #0]
 8008cc2:	4618      	mov	r0, r3
 8008cc4:	f001 feae 	bl	800aa24 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	4a3a      	ldr	r2, [pc, #232]	; (8008db8 <HAL_TIM_PWM_Start+0x1fc>)
 8008cce:	4293      	cmp	r3, r2
 8008cd0:	d018      	beq.n	8008d04 <HAL_TIM_PWM_Start+0x148>
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	4a39      	ldr	r2, [pc, #228]	; (8008dbc <HAL_TIM_PWM_Start+0x200>)
 8008cd8:	4293      	cmp	r3, r2
 8008cda:	d013      	beq.n	8008d04 <HAL_TIM_PWM_Start+0x148>
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	4a37      	ldr	r2, [pc, #220]	; (8008dc0 <HAL_TIM_PWM_Start+0x204>)
 8008ce2:	4293      	cmp	r3, r2
 8008ce4:	d00e      	beq.n	8008d04 <HAL_TIM_PWM_Start+0x148>
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	4a36      	ldr	r2, [pc, #216]	; (8008dc4 <HAL_TIM_PWM_Start+0x208>)
 8008cec:	4293      	cmp	r3, r2
 8008cee:	d009      	beq.n	8008d04 <HAL_TIM_PWM_Start+0x148>
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	4a34      	ldr	r2, [pc, #208]	; (8008dc8 <HAL_TIM_PWM_Start+0x20c>)
 8008cf6:	4293      	cmp	r3, r2
 8008cf8:	d004      	beq.n	8008d04 <HAL_TIM_PWM_Start+0x148>
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	4a33      	ldr	r2, [pc, #204]	; (8008dcc <HAL_TIM_PWM_Start+0x210>)
 8008d00:	4293      	cmp	r3, r2
 8008d02:	d101      	bne.n	8008d08 <HAL_TIM_PWM_Start+0x14c>
 8008d04:	2301      	movs	r3, #1
 8008d06:	e000      	b.n	8008d0a <HAL_TIM_PWM_Start+0x14e>
 8008d08:	2300      	movs	r3, #0
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d007      	beq.n	8008d1e <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008d1c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	4a25      	ldr	r2, [pc, #148]	; (8008db8 <HAL_TIM_PWM_Start+0x1fc>)
 8008d24:	4293      	cmp	r3, r2
 8008d26:	d022      	beq.n	8008d6e <HAL_TIM_PWM_Start+0x1b2>
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008d30:	d01d      	beq.n	8008d6e <HAL_TIM_PWM_Start+0x1b2>
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	4a26      	ldr	r2, [pc, #152]	; (8008dd0 <HAL_TIM_PWM_Start+0x214>)
 8008d38:	4293      	cmp	r3, r2
 8008d3a:	d018      	beq.n	8008d6e <HAL_TIM_PWM_Start+0x1b2>
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	4a24      	ldr	r2, [pc, #144]	; (8008dd4 <HAL_TIM_PWM_Start+0x218>)
 8008d42:	4293      	cmp	r3, r2
 8008d44:	d013      	beq.n	8008d6e <HAL_TIM_PWM_Start+0x1b2>
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	4a23      	ldr	r2, [pc, #140]	; (8008dd8 <HAL_TIM_PWM_Start+0x21c>)
 8008d4c:	4293      	cmp	r3, r2
 8008d4e:	d00e      	beq.n	8008d6e <HAL_TIM_PWM_Start+0x1b2>
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	4a19      	ldr	r2, [pc, #100]	; (8008dbc <HAL_TIM_PWM_Start+0x200>)
 8008d56:	4293      	cmp	r3, r2
 8008d58:	d009      	beq.n	8008d6e <HAL_TIM_PWM_Start+0x1b2>
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	4a18      	ldr	r2, [pc, #96]	; (8008dc0 <HAL_TIM_PWM_Start+0x204>)
 8008d60:	4293      	cmp	r3, r2
 8008d62:	d004      	beq.n	8008d6e <HAL_TIM_PWM_Start+0x1b2>
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	4a18      	ldr	r2, [pc, #96]	; (8008dcc <HAL_TIM_PWM_Start+0x210>)
 8008d6a:	4293      	cmp	r3, r2
 8008d6c:	d115      	bne.n	8008d9a <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	689a      	ldr	r2, [r3, #8]
 8008d74:	4b19      	ldr	r3, [pc, #100]	; (8008ddc <HAL_TIM_PWM_Start+0x220>)
 8008d76:	4013      	ands	r3, r2
 8008d78:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	2b06      	cmp	r3, #6
 8008d7e:	d015      	beq.n	8008dac <HAL_TIM_PWM_Start+0x1f0>
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008d86:	d011      	beq.n	8008dac <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	681a      	ldr	r2, [r3, #0]
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	f042 0201 	orr.w	r2, r2, #1
 8008d96:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d98:	e008      	b.n	8008dac <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	681a      	ldr	r2, [r3, #0]
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	f042 0201 	orr.w	r2, r2, #1
 8008da8:	601a      	str	r2, [r3, #0]
 8008daa:	e000      	b.n	8008dae <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008dac:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008dae:	2300      	movs	r3, #0
}
 8008db0:	4618      	mov	r0, r3
 8008db2:	3710      	adds	r7, #16
 8008db4:	46bd      	mov	sp, r7
 8008db6:	bd80      	pop	{r7, pc}
 8008db8:	40012c00 	.word	0x40012c00
 8008dbc:	40013400 	.word	0x40013400
 8008dc0:	40014000 	.word	0x40014000
 8008dc4:	40014400 	.word	0x40014400
 8008dc8:	40014800 	.word	0x40014800
 8008dcc:	40015000 	.word	0x40015000
 8008dd0:	40000400 	.word	0x40000400
 8008dd4:	40000800 	.word	0x40000800
 8008dd8:	40000c00 	.word	0x40000c00
 8008ddc:	00010007 	.word	0x00010007

08008de0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8008de0:	b580      	push	{r7, lr}
 8008de2:	b082      	sub	sp, #8
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d101      	bne.n	8008df2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8008dee:	2301      	movs	r3, #1
 8008df0:	e049      	b.n	8008e86 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008df8:	b2db      	uxtb	r3, r3
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d106      	bne.n	8008e0c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	2200      	movs	r2, #0
 8008e02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8008e06:	6878      	ldr	r0, [r7, #4]
 8008e08:	f000 f841 	bl	8008e8e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	2202      	movs	r2, #2
 8008e10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681a      	ldr	r2, [r3, #0]
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	3304      	adds	r3, #4
 8008e1c:	4619      	mov	r1, r3
 8008e1e:	4610      	mov	r0, r2
 8008e20:	f000 ff88 	bl	8009d34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	2201      	movs	r2, #1
 8008e28:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	2201      	movs	r2, #1
 8008e30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	2201      	movs	r2, #1
 8008e38:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	2201      	movs	r2, #1
 8008e40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	2201      	movs	r2, #1
 8008e48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	2201      	movs	r2, #1
 8008e50:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	2201      	movs	r2, #1
 8008e58:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	2201      	movs	r2, #1
 8008e60:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	2201      	movs	r2, #1
 8008e68:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	2201      	movs	r2, #1
 8008e70:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	2201      	movs	r2, #1
 8008e78:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	2201      	movs	r2, #1
 8008e80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008e84:	2300      	movs	r3, #0
}
 8008e86:	4618      	mov	r0, r3
 8008e88:	3708      	adds	r7, #8
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	bd80      	pop	{r7, pc}

08008e8e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8008e8e:	b480      	push	{r7}
 8008e90:	b083      	sub	sp, #12
 8008e92:	af00      	add	r7, sp, #0
 8008e94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8008e96:	bf00      	nop
 8008e98:	370c      	adds	r7, #12
 8008e9a:	46bd      	mov	sp, r7
 8008e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea0:	4770      	bx	lr
	...

08008ea4 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008ea4:	b580      	push	{r7, lr}
 8008ea6:	b084      	sub	sp, #16
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	6078      	str	r0, [r7, #4]
 8008eac:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d104      	bne.n	8008ebe <HAL_TIM_IC_Start+0x1a>
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008eba:	b2db      	uxtb	r3, r3
 8008ebc:	e023      	b.n	8008f06 <HAL_TIM_IC_Start+0x62>
 8008ebe:	683b      	ldr	r3, [r7, #0]
 8008ec0:	2b04      	cmp	r3, #4
 8008ec2:	d104      	bne.n	8008ece <HAL_TIM_IC_Start+0x2a>
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008eca:	b2db      	uxtb	r3, r3
 8008ecc:	e01b      	b.n	8008f06 <HAL_TIM_IC_Start+0x62>
 8008ece:	683b      	ldr	r3, [r7, #0]
 8008ed0:	2b08      	cmp	r3, #8
 8008ed2:	d104      	bne.n	8008ede <HAL_TIM_IC_Start+0x3a>
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008eda:	b2db      	uxtb	r3, r3
 8008edc:	e013      	b.n	8008f06 <HAL_TIM_IC_Start+0x62>
 8008ede:	683b      	ldr	r3, [r7, #0]
 8008ee0:	2b0c      	cmp	r3, #12
 8008ee2:	d104      	bne.n	8008eee <HAL_TIM_IC_Start+0x4a>
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008eea:	b2db      	uxtb	r3, r3
 8008eec:	e00b      	b.n	8008f06 <HAL_TIM_IC_Start+0x62>
 8008eee:	683b      	ldr	r3, [r7, #0]
 8008ef0:	2b10      	cmp	r3, #16
 8008ef2:	d104      	bne.n	8008efe <HAL_TIM_IC_Start+0x5a>
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008efa:	b2db      	uxtb	r3, r3
 8008efc:	e003      	b.n	8008f06 <HAL_TIM_IC_Start+0x62>
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008f04:	b2db      	uxtb	r3, r3
 8008f06:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8008f08:	683b      	ldr	r3, [r7, #0]
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d104      	bne.n	8008f18 <HAL_TIM_IC_Start+0x74>
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008f14:	b2db      	uxtb	r3, r3
 8008f16:	e013      	b.n	8008f40 <HAL_TIM_IC_Start+0x9c>
 8008f18:	683b      	ldr	r3, [r7, #0]
 8008f1a:	2b04      	cmp	r3, #4
 8008f1c:	d104      	bne.n	8008f28 <HAL_TIM_IC_Start+0x84>
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008f24:	b2db      	uxtb	r3, r3
 8008f26:	e00b      	b.n	8008f40 <HAL_TIM_IC_Start+0x9c>
 8008f28:	683b      	ldr	r3, [r7, #0]
 8008f2a:	2b08      	cmp	r3, #8
 8008f2c:	d104      	bne.n	8008f38 <HAL_TIM_IC_Start+0x94>
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8008f34:	b2db      	uxtb	r3, r3
 8008f36:	e003      	b.n	8008f40 <HAL_TIM_IC_Start+0x9c>
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8008f3e:	b2db      	uxtb	r3, r3
 8008f40:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8008f42:	7bfb      	ldrb	r3, [r7, #15]
 8008f44:	2b01      	cmp	r3, #1
 8008f46:	d102      	bne.n	8008f4e <HAL_TIM_IC_Start+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8008f48:	7bbb      	ldrb	r3, [r7, #14]
 8008f4a:	2b01      	cmp	r3, #1
 8008f4c:	d001      	beq.n	8008f52 <HAL_TIM_IC_Start+0xae>
  {
    return HAL_ERROR;
 8008f4e:	2301      	movs	r3, #1
 8008f50:	e097      	b.n	8009082 <HAL_TIM_IC_Start+0x1de>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008f52:	683b      	ldr	r3, [r7, #0]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d104      	bne.n	8008f62 <HAL_TIM_IC_Start+0xbe>
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	2202      	movs	r2, #2
 8008f5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008f60:	e023      	b.n	8008faa <HAL_TIM_IC_Start+0x106>
 8008f62:	683b      	ldr	r3, [r7, #0]
 8008f64:	2b04      	cmp	r3, #4
 8008f66:	d104      	bne.n	8008f72 <HAL_TIM_IC_Start+0xce>
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	2202      	movs	r2, #2
 8008f6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008f70:	e01b      	b.n	8008faa <HAL_TIM_IC_Start+0x106>
 8008f72:	683b      	ldr	r3, [r7, #0]
 8008f74:	2b08      	cmp	r3, #8
 8008f76:	d104      	bne.n	8008f82 <HAL_TIM_IC_Start+0xde>
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	2202      	movs	r2, #2
 8008f7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008f80:	e013      	b.n	8008faa <HAL_TIM_IC_Start+0x106>
 8008f82:	683b      	ldr	r3, [r7, #0]
 8008f84:	2b0c      	cmp	r3, #12
 8008f86:	d104      	bne.n	8008f92 <HAL_TIM_IC_Start+0xee>
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	2202      	movs	r2, #2
 8008f8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008f90:	e00b      	b.n	8008faa <HAL_TIM_IC_Start+0x106>
 8008f92:	683b      	ldr	r3, [r7, #0]
 8008f94:	2b10      	cmp	r3, #16
 8008f96:	d104      	bne.n	8008fa2 <HAL_TIM_IC_Start+0xfe>
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	2202      	movs	r2, #2
 8008f9c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008fa0:	e003      	b.n	8008faa <HAL_TIM_IC_Start+0x106>
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	2202      	movs	r2, #2
 8008fa6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008faa:	683b      	ldr	r3, [r7, #0]
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d104      	bne.n	8008fba <HAL_TIM_IC_Start+0x116>
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	2202      	movs	r2, #2
 8008fb4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008fb8:	e013      	b.n	8008fe2 <HAL_TIM_IC_Start+0x13e>
 8008fba:	683b      	ldr	r3, [r7, #0]
 8008fbc:	2b04      	cmp	r3, #4
 8008fbe:	d104      	bne.n	8008fca <HAL_TIM_IC_Start+0x126>
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	2202      	movs	r2, #2
 8008fc4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008fc8:	e00b      	b.n	8008fe2 <HAL_TIM_IC_Start+0x13e>
 8008fca:	683b      	ldr	r3, [r7, #0]
 8008fcc:	2b08      	cmp	r3, #8
 8008fce:	d104      	bne.n	8008fda <HAL_TIM_IC_Start+0x136>
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	2202      	movs	r2, #2
 8008fd4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008fd8:	e003      	b.n	8008fe2 <HAL_TIM_IC_Start+0x13e>
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	2202      	movs	r2, #2
 8008fde:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	2201      	movs	r2, #1
 8008fe8:	6839      	ldr	r1, [r7, #0]
 8008fea:	4618      	mov	r0, r3
 8008fec:	f001 fd1a 	bl	800aa24 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	4a25      	ldr	r2, [pc, #148]	; (800908c <HAL_TIM_IC_Start+0x1e8>)
 8008ff6:	4293      	cmp	r3, r2
 8008ff8:	d022      	beq.n	8009040 <HAL_TIM_IC_Start+0x19c>
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009002:	d01d      	beq.n	8009040 <HAL_TIM_IC_Start+0x19c>
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	4a21      	ldr	r2, [pc, #132]	; (8009090 <HAL_TIM_IC_Start+0x1ec>)
 800900a:	4293      	cmp	r3, r2
 800900c:	d018      	beq.n	8009040 <HAL_TIM_IC_Start+0x19c>
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	4a20      	ldr	r2, [pc, #128]	; (8009094 <HAL_TIM_IC_Start+0x1f0>)
 8009014:	4293      	cmp	r3, r2
 8009016:	d013      	beq.n	8009040 <HAL_TIM_IC_Start+0x19c>
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	4a1e      	ldr	r2, [pc, #120]	; (8009098 <HAL_TIM_IC_Start+0x1f4>)
 800901e:	4293      	cmp	r3, r2
 8009020:	d00e      	beq.n	8009040 <HAL_TIM_IC_Start+0x19c>
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	4a1d      	ldr	r2, [pc, #116]	; (800909c <HAL_TIM_IC_Start+0x1f8>)
 8009028:	4293      	cmp	r3, r2
 800902a:	d009      	beq.n	8009040 <HAL_TIM_IC_Start+0x19c>
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	4a1b      	ldr	r2, [pc, #108]	; (80090a0 <HAL_TIM_IC_Start+0x1fc>)
 8009032:	4293      	cmp	r3, r2
 8009034:	d004      	beq.n	8009040 <HAL_TIM_IC_Start+0x19c>
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	4a1a      	ldr	r2, [pc, #104]	; (80090a4 <HAL_TIM_IC_Start+0x200>)
 800903c:	4293      	cmp	r3, r2
 800903e:	d115      	bne.n	800906c <HAL_TIM_IC_Start+0x1c8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	689a      	ldr	r2, [r3, #8]
 8009046:	4b18      	ldr	r3, [pc, #96]	; (80090a8 <HAL_TIM_IC_Start+0x204>)
 8009048:	4013      	ands	r3, r2
 800904a:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800904c:	68bb      	ldr	r3, [r7, #8]
 800904e:	2b06      	cmp	r3, #6
 8009050:	d015      	beq.n	800907e <HAL_TIM_IC_Start+0x1da>
 8009052:	68bb      	ldr	r3, [r7, #8]
 8009054:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009058:	d011      	beq.n	800907e <HAL_TIM_IC_Start+0x1da>
    {
      __HAL_TIM_ENABLE(htim);
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	681a      	ldr	r2, [r3, #0]
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	f042 0201 	orr.w	r2, r2, #1
 8009068:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800906a:	e008      	b.n	800907e <HAL_TIM_IC_Start+0x1da>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	681a      	ldr	r2, [r3, #0]
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	f042 0201 	orr.w	r2, r2, #1
 800907a:	601a      	str	r2, [r3, #0]
 800907c:	e000      	b.n	8009080 <HAL_TIM_IC_Start+0x1dc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800907e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009080:	2300      	movs	r3, #0
}
 8009082:	4618      	mov	r0, r3
 8009084:	3710      	adds	r7, #16
 8009086:	46bd      	mov	sp, r7
 8009088:	bd80      	pop	{r7, pc}
 800908a:	bf00      	nop
 800908c:	40012c00 	.word	0x40012c00
 8009090:	40000400 	.word	0x40000400
 8009094:	40000800 	.word	0x40000800
 8009098:	40000c00 	.word	0x40000c00
 800909c:	40013400 	.word	0x40013400
 80090a0:	40014000 	.word	0x40014000
 80090a4:	40015000 	.word	0x40015000
 80090a8:	00010007 	.word	0x00010007

080090ac <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80090ac:	b580      	push	{r7, lr}
 80090ae:	b084      	sub	sp, #16
 80090b0:	af00      	add	r7, sp, #0
 80090b2:	6078      	str	r0, [r7, #4]
 80090b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80090b6:	2300      	movs	r3, #0
 80090b8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80090ba:	683b      	ldr	r3, [r7, #0]
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d104      	bne.n	80090ca <HAL_TIM_IC_Start_IT+0x1e>
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80090c6:	b2db      	uxtb	r3, r3
 80090c8:	e023      	b.n	8009112 <HAL_TIM_IC_Start_IT+0x66>
 80090ca:	683b      	ldr	r3, [r7, #0]
 80090cc:	2b04      	cmp	r3, #4
 80090ce:	d104      	bne.n	80090da <HAL_TIM_IC_Start_IT+0x2e>
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80090d6:	b2db      	uxtb	r3, r3
 80090d8:	e01b      	b.n	8009112 <HAL_TIM_IC_Start_IT+0x66>
 80090da:	683b      	ldr	r3, [r7, #0]
 80090dc:	2b08      	cmp	r3, #8
 80090de:	d104      	bne.n	80090ea <HAL_TIM_IC_Start_IT+0x3e>
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80090e6:	b2db      	uxtb	r3, r3
 80090e8:	e013      	b.n	8009112 <HAL_TIM_IC_Start_IT+0x66>
 80090ea:	683b      	ldr	r3, [r7, #0]
 80090ec:	2b0c      	cmp	r3, #12
 80090ee:	d104      	bne.n	80090fa <HAL_TIM_IC_Start_IT+0x4e>
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80090f6:	b2db      	uxtb	r3, r3
 80090f8:	e00b      	b.n	8009112 <HAL_TIM_IC_Start_IT+0x66>
 80090fa:	683b      	ldr	r3, [r7, #0]
 80090fc:	2b10      	cmp	r3, #16
 80090fe:	d104      	bne.n	800910a <HAL_TIM_IC_Start_IT+0x5e>
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009106:	b2db      	uxtb	r3, r3
 8009108:	e003      	b.n	8009112 <HAL_TIM_IC_Start_IT+0x66>
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8009110:	b2db      	uxtb	r3, r3
 8009112:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8009114:	683b      	ldr	r3, [r7, #0]
 8009116:	2b00      	cmp	r3, #0
 8009118:	d104      	bne.n	8009124 <HAL_TIM_IC_Start_IT+0x78>
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009120:	b2db      	uxtb	r3, r3
 8009122:	e013      	b.n	800914c <HAL_TIM_IC_Start_IT+0xa0>
 8009124:	683b      	ldr	r3, [r7, #0]
 8009126:	2b04      	cmp	r3, #4
 8009128:	d104      	bne.n	8009134 <HAL_TIM_IC_Start_IT+0x88>
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009130:	b2db      	uxtb	r3, r3
 8009132:	e00b      	b.n	800914c <HAL_TIM_IC_Start_IT+0xa0>
 8009134:	683b      	ldr	r3, [r7, #0]
 8009136:	2b08      	cmp	r3, #8
 8009138:	d104      	bne.n	8009144 <HAL_TIM_IC_Start_IT+0x98>
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8009140:	b2db      	uxtb	r3, r3
 8009142:	e003      	b.n	800914c <HAL_TIM_IC_Start_IT+0xa0>
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800914a:	b2db      	uxtb	r3, r3
 800914c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800914e:	7bbb      	ldrb	r3, [r7, #14]
 8009150:	2b01      	cmp	r3, #1
 8009152:	d102      	bne.n	800915a <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8009154:	7b7b      	ldrb	r3, [r7, #13]
 8009156:	2b01      	cmp	r3, #1
 8009158:	d001      	beq.n	800915e <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 800915a:	2301      	movs	r3, #1
 800915c:	e0e2      	b.n	8009324 <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800915e:	683b      	ldr	r3, [r7, #0]
 8009160:	2b00      	cmp	r3, #0
 8009162:	d104      	bne.n	800916e <HAL_TIM_IC_Start_IT+0xc2>
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	2202      	movs	r2, #2
 8009168:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800916c:	e023      	b.n	80091b6 <HAL_TIM_IC_Start_IT+0x10a>
 800916e:	683b      	ldr	r3, [r7, #0]
 8009170:	2b04      	cmp	r3, #4
 8009172:	d104      	bne.n	800917e <HAL_TIM_IC_Start_IT+0xd2>
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	2202      	movs	r2, #2
 8009178:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800917c:	e01b      	b.n	80091b6 <HAL_TIM_IC_Start_IT+0x10a>
 800917e:	683b      	ldr	r3, [r7, #0]
 8009180:	2b08      	cmp	r3, #8
 8009182:	d104      	bne.n	800918e <HAL_TIM_IC_Start_IT+0xe2>
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	2202      	movs	r2, #2
 8009188:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800918c:	e013      	b.n	80091b6 <HAL_TIM_IC_Start_IT+0x10a>
 800918e:	683b      	ldr	r3, [r7, #0]
 8009190:	2b0c      	cmp	r3, #12
 8009192:	d104      	bne.n	800919e <HAL_TIM_IC_Start_IT+0xf2>
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	2202      	movs	r2, #2
 8009198:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800919c:	e00b      	b.n	80091b6 <HAL_TIM_IC_Start_IT+0x10a>
 800919e:	683b      	ldr	r3, [r7, #0]
 80091a0:	2b10      	cmp	r3, #16
 80091a2:	d104      	bne.n	80091ae <HAL_TIM_IC_Start_IT+0x102>
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	2202      	movs	r2, #2
 80091a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80091ac:	e003      	b.n	80091b6 <HAL_TIM_IC_Start_IT+0x10a>
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	2202      	movs	r2, #2
 80091b2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80091b6:	683b      	ldr	r3, [r7, #0]
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d104      	bne.n	80091c6 <HAL_TIM_IC_Start_IT+0x11a>
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	2202      	movs	r2, #2
 80091c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80091c4:	e013      	b.n	80091ee <HAL_TIM_IC_Start_IT+0x142>
 80091c6:	683b      	ldr	r3, [r7, #0]
 80091c8:	2b04      	cmp	r3, #4
 80091ca:	d104      	bne.n	80091d6 <HAL_TIM_IC_Start_IT+0x12a>
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	2202      	movs	r2, #2
 80091d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80091d4:	e00b      	b.n	80091ee <HAL_TIM_IC_Start_IT+0x142>
 80091d6:	683b      	ldr	r3, [r7, #0]
 80091d8:	2b08      	cmp	r3, #8
 80091da:	d104      	bne.n	80091e6 <HAL_TIM_IC_Start_IT+0x13a>
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	2202      	movs	r2, #2
 80091e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80091e4:	e003      	b.n	80091ee <HAL_TIM_IC_Start_IT+0x142>
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	2202      	movs	r2, #2
 80091ea:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 80091ee:	683b      	ldr	r3, [r7, #0]
 80091f0:	2b0c      	cmp	r3, #12
 80091f2:	d841      	bhi.n	8009278 <HAL_TIM_IC_Start_IT+0x1cc>
 80091f4:	a201      	add	r2, pc, #4	; (adr r2, 80091fc <HAL_TIM_IC_Start_IT+0x150>)
 80091f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091fa:	bf00      	nop
 80091fc:	08009231 	.word	0x08009231
 8009200:	08009279 	.word	0x08009279
 8009204:	08009279 	.word	0x08009279
 8009208:	08009279 	.word	0x08009279
 800920c:	08009243 	.word	0x08009243
 8009210:	08009279 	.word	0x08009279
 8009214:	08009279 	.word	0x08009279
 8009218:	08009279 	.word	0x08009279
 800921c:	08009255 	.word	0x08009255
 8009220:	08009279 	.word	0x08009279
 8009224:	08009279 	.word	0x08009279
 8009228:	08009279 	.word	0x08009279
 800922c:	08009267 	.word	0x08009267
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	68da      	ldr	r2, [r3, #12]
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	f042 0202 	orr.w	r2, r2, #2
 800923e:	60da      	str	r2, [r3, #12]
      break;
 8009240:	e01d      	b.n	800927e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	68da      	ldr	r2, [r3, #12]
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	f042 0204 	orr.w	r2, r2, #4
 8009250:	60da      	str	r2, [r3, #12]
      break;
 8009252:	e014      	b.n	800927e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	68da      	ldr	r2, [r3, #12]
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	f042 0208 	orr.w	r2, r2, #8
 8009262:	60da      	str	r2, [r3, #12]
      break;
 8009264:	e00b      	b.n	800927e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	68da      	ldr	r2, [r3, #12]
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	f042 0210 	orr.w	r2, r2, #16
 8009274:	60da      	str	r2, [r3, #12]
      break;
 8009276:	e002      	b.n	800927e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8009278:	2301      	movs	r3, #1
 800927a:	73fb      	strb	r3, [r7, #15]
      break;
 800927c:	bf00      	nop
  }

  if (status == HAL_OK)
 800927e:	7bfb      	ldrb	r3, [r7, #15]
 8009280:	2b00      	cmp	r3, #0
 8009282:	d14e      	bne.n	8009322 <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	2201      	movs	r2, #1
 800928a:	6839      	ldr	r1, [r7, #0]
 800928c:	4618      	mov	r0, r3
 800928e:	f001 fbc9 	bl	800aa24 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	4a25      	ldr	r2, [pc, #148]	; (800932c <HAL_TIM_IC_Start_IT+0x280>)
 8009298:	4293      	cmp	r3, r2
 800929a:	d022      	beq.n	80092e2 <HAL_TIM_IC_Start_IT+0x236>
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80092a4:	d01d      	beq.n	80092e2 <HAL_TIM_IC_Start_IT+0x236>
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	4a21      	ldr	r2, [pc, #132]	; (8009330 <HAL_TIM_IC_Start_IT+0x284>)
 80092ac:	4293      	cmp	r3, r2
 80092ae:	d018      	beq.n	80092e2 <HAL_TIM_IC_Start_IT+0x236>
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	4a1f      	ldr	r2, [pc, #124]	; (8009334 <HAL_TIM_IC_Start_IT+0x288>)
 80092b6:	4293      	cmp	r3, r2
 80092b8:	d013      	beq.n	80092e2 <HAL_TIM_IC_Start_IT+0x236>
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	4a1e      	ldr	r2, [pc, #120]	; (8009338 <HAL_TIM_IC_Start_IT+0x28c>)
 80092c0:	4293      	cmp	r3, r2
 80092c2:	d00e      	beq.n	80092e2 <HAL_TIM_IC_Start_IT+0x236>
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	4a1c      	ldr	r2, [pc, #112]	; (800933c <HAL_TIM_IC_Start_IT+0x290>)
 80092ca:	4293      	cmp	r3, r2
 80092cc:	d009      	beq.n	80092e2 <HAL_TIM_IC_Start_IT+0x236>
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	4a1b      	ldr	r2, [pc, #108]	; (8009340 <HAL_TIM_IC_Start_IT+0x294>)
 80092d4:	4293      	cmp	r3, r2
 80092d6:	d004      	beq.n	80092e2 <HAL_TIM_IC_Start_IT+0x236>
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	4a19      	ldr	r2, [pc, #100]	; (8009344 <HAL_TIM_IC_Start_IT+0x298>)
 80092de:	4293      	cmp	r3, r2
 80092e0:	d115      	bne.n	800930e <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	689a      	ldr	r2, [r3, #8]
 80092e8:	4b17      	ldr	r3, [pc, #92]	; (8009348 <HAL_TIM_IC_Start_IT+0x29c>)
 80092ea:	4013      	ands	r3, r2
 80092ec:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80092ee:	68bb      	ldr	r3, [r7, #8]
 80092f0:	2b06      	cmp	r3, #6
 80092f2:	d015      	beq.n	8009320 <HAL_TIM_IC_Start_IT+0x274>
 80092f4:	68bb      	ldr	r3, [r7, #8]
 80092f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80092fa:	d011      	beq.n	8009320 <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	681a      	ldr	r2, [r3, #0]
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	f042 0201 	orr.w	r2, r2, #1
 800930a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800930c:	e008      	b.n	8009320 <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	681a      	ldr	r2, [r3, #0]
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	f042 0201 	orr.w	r2, r2, #1
 800931c:	601a      	str	r2, [r3, #0]
 800931e:	e000      	b.n	8009322 <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009320:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8009322:	7bfb      	ldrb	r3, [r7, #15]
}
 8009324:	4618      	mov	r0, r3
 8009326:	3710      	adds	r7, #16
 8009328:	46bd      	mov	sp, r7
 800932a:	bd80      	pop	{r7, pc}
 800932c:	40012c00 	.word	0x40012c00
 8009330:	40000400 	.word	0x40000400
 8009334:	40000800 	.word	0x40000800
 8009338:	40000c00 	.word	0x40000c00
 800933c:	40013400 	.word	0x40013400
 8009340:	40014000 	.word	0x40014000
 8009344:	40015000 	.word	0x40015000
 8009348:	00010007 	.word	0x00010007

0800934c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800934c:	b580      	push	{r7, lr}
 800934e:	b082      	sub	sp, #8
 8009350:	af00      	add	r7, sp, #0
 8009352:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	691b      	ldr	r3, [r3, #16]
 800935a:	f003 0302 	and.w	r3, r3, #2
 800935e:	2b02      	cmp	r3, #2
 8009360:	d122      	bne.n	80093a8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	68db      	ldr	r3, [r3, #12]
 8009368:	f003 0302 	and.w	r3, r3, #2
 800936c:	2b02      	cmp	r3, #2
 800936e:	d11b      	bne.n	80093a8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	f06f 0202 	mvn.w	r2, #2
 8009378:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	2201      	movs	r2, #1
 800937e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	699b      	ldr	r3, [r3, #24]
 8009386:	f003 0303 	and.w	r3, r3, #3
 800938a:	2b00      	cmp	r3, #0
 800938c:	d003      	beq.n	8009396 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800938e:	6878      	ldr	r0, [r7, #4]
 8009390:	f7f8 fb8c 	bl	8001aac <HAL_TIM_IC_CaptureCallback>
 8009394:	e005      	b.n	80093a2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009396:	6878      	ldr	r0, [r7, #4]
 8009398:	f000 fcae 	bl	8009cf8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800939c:	6878      	ldr	r0, [r7, #4]
 800939e:	f000 fcb5 	bl	8009d0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	2200      	movs	r2, #0
 80093a6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	691b      	ldr	r3, [r3, #16]
 80093ae:	f003 0304 	and.w	r3, r3, #4
 80093b2:	2b04      	cmp	r3, #4
 80093b4:	d122      	bne.n	80093fc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	68db      	ldr	r3, [r3, #12]
 80093bc:	f003 0304 	and.w	r3, r3, #4
 80093c0:	2b04      	cmp	r3, #4
 80093c2:	d11b      	bne.n	80093fc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	f06f 0204 	mvn.w	r2, #4
 80093cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	2202      	movs	r2, #2
 80093d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	699b      	ldr	r3, [r3, #24]
 80093da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d003      	beq.n	80093ea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80093e2:	6878      	ldr	r0, [r7, #4]
 80093e4:	f7f8 fb62 	bl	8001aac <HAL_TIM_IC_CaptureCallback>
 80093e8:	e005      	b.n	80093f6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80093ea:	6878      	ldr	r0, [r7, #4]
 80093ec:	f000 fc84 	bl	8009cf8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80093f0:	6878      	ldr	r0, [r7, #4]
 80093f2:	f000 fc8b 	bl	8009d0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	2200      	movs	r2, #0
 80093fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	691b      	ldr	r3, [r3, #16]
 8009402:	f003 0308 	and.w	r3, r3, #8
 8009406:	2b08      	cmp	r3, #8
 8009408:	d122      	bne.n	8009450 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	68db      	ldr	r3, [r3, #12]
 8009410:	f003 0308 	and.w	r3, r3, #8
 8009414:	2b08      	cmp	r3, #8
 8009416:	d11b      	bne.n	8009450 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	f06f 0208 	mvn.w	r2, #8
 8009420:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	2204      	movs	r2, #4
 8009426:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	69db      	ldr	r3, [r3, #28]
 800942e:	f003 0303 	and.w	r3, r3, #3
 8009432:	2b00      	cmp	r3, #0
 8009434:	d003      	beq.n	800943e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009436:	6878      	ldr	r0, [r7, #4]
 8009438:	f7f8 fb38 	bl	8001aac <HAL_TIM_IC_CaptureCallback>
 800943c:	e005      	b.n	800944a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800943e:	6878      	ldr	r0, [r7, #4]
 8009440:	f000 fc5a 	bl	8009cf8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009444:	6878      	ldr	r0, [r7, #4]
 8009446:	f000 fc61 	bl	8009d0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	2200      	movs	r2, #0
 800944e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	691b      	ldr	r3, [r3, #16]
 8009456:	f003 0310 	and.w	r3, r3, #16
 800945a:	2b10      	cmp	r3, #16
 800945c:	d122      	bne.n	80094a4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	68db      	ldr	r3, [r3, #12]
 8009464:	f003 0310 	and.w	r3, r3, #16
 8009468:	2b10      	cmp	r3, #16
 800946a:	d11b      	bne.n	80094a4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	f06f 0210 	mvn.w	r2, #16
 8009474:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	2208      	movs	r2, #8
 800947a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	69db      	ldr	r3, [r3, #28]
 8009482:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009486:	2b00      	cmp	r3, #0
 8009488:	d003      	beq.n	8009492 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800948a:	6878      	ldr	r0, [r7, #4]
 800948c:	f7f8 fb0e 	bl	8001aac <HAL_TIM_IC_CaptureCallback>
 8009490:	e005      	b.n	800949e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009492:	6878      	ldr	r0, [r7, #4]
 8009494:	f000 fc30 	bl	8009cf8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009498:	6878      	ldr	r0, [r7, #4]
 800949a:	f000 fc37 	bl	8009d0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	2200      	movs	r2, #0
 80094a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	691b      	ldr	r3, [r3, #16]
 80094aa:	f003 0301 	and.w	r3, r3, #1
 80094ae:	2b01      	cmp	r3, #1
 80094b0:	d10e      	bne.n	80094d0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	68db      	ldr	r3, [r3, #12]
 80094b8:	f003 0301 	and.w	r3, r3, #1
 80094bc:	2b01      	cmp	r3, #1
 80094be:	d107      	bne.n	80094d0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	f06f 0201 	mvn.w	r2, #1
 80094c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80094ca:	6878      	ldr	r0, [r7, #4]
 80094cc:	f000 fc0a 	bl	8009ce4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	691b      	ldr	r3, [r3, #16]
 80094d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80094da:	2b80      	cmp	r3, #128	; 0x80
 80094dc:	d10e      	bne.n	80094fc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	68db      	ldr	r3, [r3, #12]
 80094e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80094e8:	2b80      	cmp	r3, #128	; 0x80
 80094ea:	d107      	bne.n	80094fc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80094f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80094f6:	6878      	ldr	r0, [r7, #4]
 80094f8:	f001 fb5a 	bl	800abb0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	691b      	ldr	r3, [r3, #16]
 8009502:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009506:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800950a:	d10e      	bne.n	800952a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	68db      	ldr	r3, [r3, #12]
 8009512:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009516:	2b80      	cmp	r3, #128	; 0x80
 8009518:	d107      	bne.n	800952a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8009522:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009524:	6878      	ldr	r0, [r7, #4]
 8009526:	f001 fb4d 	bl	800abc4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	691b      	ldr	r3, [r3, #16]
 8009530:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009534:	2b40      	cmp	r3, #64	; 0x40
 8009536:	d10e      	bne.n	8009556 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	68db      	ldr	r3, [r3, #12]
 800953e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009542:	2b40      	cmp	r3, #64	; 0x40
 8009544:	d107      	bne.n	8009556 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800954e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009550:	6878      	ldr	r0, [r7, #4]
 8009552:	f000 fbe5 	bl	8009d20 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	691b      	ldr	r3, [r3, #16]
 800955c:	f003 0320 	and.w	r3, r3, #32
 8009560:	2b20      	cmp	r3, #32
 8009562:	d10e      	bne.n	8009582 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	68db      	ldr	r3, [r3, #12]
 800956a:	f003 0320 	and.w	r3, r3, #32
 800956e:	2b20      	cmp	r3, #32
 8009570:	d107      	bne.n	8009582 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	f06f 0220 	mvn.w	r2, #32
 800957a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800957c:	6878      	ldr	r0, [r7, #4]
 800957e:	f001 fb0d 	bl	800ab9c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	691b      	ldr	r3, [r3, #16]
 8009588:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800958c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009590:	d10f      	bne.n	80095b2 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	68db      	ldr	r3, [r3, #12]
 8009598:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800959c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80095a0:	d107      	bne.n	80095b2 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 80095aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80095ac:	6878      	ldr	r0, [r7, #4]
 80095ae:	f001 fb13 	bl	800abd8 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	691b      	ldr	r3, [r3, #16]
 80095b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80095bc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80095c0:	d10f      	bne.n	80095e2 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	68db      	ldr	r3, [r3, #12]
 80095c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80095cc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80095d0:	d107      	bne.n	80095e2 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 80095da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80095dc:	6878      	ldr	r0, [r7, #4]
 80095de:	f001 fb05 	bl	800abec <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	691b      	ldr	r3, [r3, #16]
 80095e8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80095ec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80095f0:	d10f      	bne.n	8009612 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	68db      	ldr	r3, [r3, #12]
 80095f8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80095fc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009600:	d107      	bne.n	8009612 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800960a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800960c:	6878      	ldr	r0, [r7, #4]
 800960e:	f001 faf7 	bl	800ac00 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	691b      	ldr	r3, [r3, #16]
 8009618:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800961c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009620:	d10f      	bne.n	8009642 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	68db      	ldr	r3, [r3, #12]
 8009628:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800962c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009630:	d107      	bne.n	8009642 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800963a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800963c:	6878      	ldr	r0, [r7, #4]
 800963e:	f001 fae9 	bl	800ac14 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009642:	bf00      	nop
 8009644:	3708      	adds	r7, #8
 8009646:	46bd      	mov	sp, r7
 8009648:	bd80      	pop	{r7, pc}

0800964a <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800964a:	b580      	push	{r7, lr}
 800964c:	b086      	sub	sp, #24
 800964e:	af00      	add	r7, sp, #0
 8009650:	60f8      	str	r0, [r7, #12]
 8009652:	60b9      	str	r1, [r7, #8]
 8009654:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009656:	2300      	movs	r3, #0
 8009658:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009660:	2b01      	cmp	r3, #1
 8009662:	d101      	bne.n	8009668 <HAL_TIM_IC_ConfigChannel+0x1e>
 8009664:	2302      	movs	r3, #2
 8009666:	e088      	b.n	800977a <HAL_TIM_IC_ConfigChannel+0x130>
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	2201      	movs	r2, #1
 800966c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	2b00      	cmp	r3, #0
 8009674:	d11b      	bne.n	80096ae <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	6818      	ldr	r0, [r3, #0]
 800967a:	68bb      	ldr	r3, [r7, #8]
 800967c:	6819      	ldr	r1, [r3, #0]
 800967e:	68bb      	ldr	r3, [r7, #8]
 8009680:	685a      	ldr	r2, [r3, #4]
 8009682:	68bb      	ldr	r3, [r7, #8]
 8009684:	68db      	ldr	r3, [r3, #12]
 8009686:	f001 f807 	bl	800a698 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	699a      	ldr	r2, [r3, #24]
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	f022 020c 	bic.w	r2, r2, #12
 8009698:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	6999      	ldr	r1, [r3, #24]
 80096a0:	68bb      	ldr	r3, [r7, #8]
 80096a2:	689a      	ldr	r2, [r3, #8]
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	430a      	orrs	r2, r1
 80096aa:	619a      	str	r2, [r3, #24]
 80096ac:	e060      	b.n	8009770 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	2b04      	cmp	r3, #4
 80096b2:	d11c      	bne.n	80096ee <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	6818      	ldr	r0, [r3, #0]
 80096b8:	68bb      	ldr	r3, [r7, #8]
 80096ba:	6819      	ldr	r1, [r3, #0]
 80096bc:	68bb      	ldr	r3, [r7, #8]
 80096be:	685a      	ldr	r2, [r3, #4]
 80096c0:	68bb      	ldr	r3, [r7, #8]
 80096c2:	68db      	ldr	r3, [r3, #12]
 80096c4:	f001 f88b 	bl	800a7de <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	699a      	ldr	r2, [r3, #24]
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80096d6:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	6999      	ldr	r1, [r3, #24]
 80096de:	68bb      	ldr	r3, [r7, #8]
 80096e0:	689b      	ldr	r3, [r3, #8]
 80096e2:	021a      	lsls	r2, r3, #8
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	430a      	orrs	r2, r1
 80096ea:	619a      	str	r2, [r3, #24]
 80096ec:	e040      	b.n	8009770 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	2b08      	cmp	r3, #8
 80096f2:	d11b      	bne.n	800972c <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	6818      	ldr	r0, [r3, #0]
 80096f8:	68bb      	ldr	r3, [r7, #8]
 80096fa:	6819      	ldr	r1, [r3, #0]
 80096fc:	68bb      	ldr	r3, [r7, #8]
 80096fe:	685a      	ldr	r2, [r3, #4]
 8009700:	68bb      	ldr	r3, [r7, #8]
 8009702:	68db      	ldr	r3, [r3, #12]
 8009704:	f001 f8d8 	bl	800a8b8 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	69da      	ldr	r2, [r3, #28]
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	f022 020c 	bic.w	r2, r2, #12
 8009716:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	69d9      	ldr	r1, [r3, #28]
 800971e:	68bb      	ldr	r3, [r7, #8]
 8009720:	689a      	ldr	r2, [r3, #8]
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	430a      	orrs	r2, r1
 8009728:	61da      	str	r2, [r3, #28]
 800972a:	e021      	b.n	8009770 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	2b0c      	cmp	r3, #12
 8009730:	d11c      	bne.n	800976c <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	6818      	ldr	r0, [r3, #0]
 8009736:	68bb      	ldr	r3, [r7, #8]
 8009738:	6819      	ldr	r1, [r3, #0]
 800973a:	68bb      	ldr	r3, [r7, #8]
 800973c:	685a      	ldr	r2, [r3, #4]
 800973e:	68bb      	ldr	r3, [r7, #8]
 8009740:	68db      	ldr	r3, [r3, #12]
 8009742:	f001 f8f5 	bl	800a930 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	69da      	ldr	r2, [r3, #28]
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8009754:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	69d9      	ldr	r1, [r3, #28]
 800975c:	68bb      	ldr	r3, [r7, #8]
 800975e:	689b      	ldr	r3, [r3, #8]
 8009760:	021a      	lsls	r2, r3, #8
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	430a      	orrs	r2, r1
 8009768:	61da      	str	r2, [r3, #28]
 800976a:	e001      	b.n	8009770 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800976c:	2301      	movs	r3, #1
 800976e:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	2200      	movs	r2, #0
 8009774:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009778:	7dfb      	ldrb	r3, [r7, #23]
}
 800977a:	4618      	mov	r0, r3
 800977c:	3718      	adds	r7, #24
 800977e:	46bd      	mov	sp, r7
 8009780:	bd80      	pop	{r7, pc}
	...

08009784 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009784:	b580      	push	{r7, lr}
 8009786:	b086      	sub	sp, #24
 8009788:	af00      	add	r7, sp, #0
 800978a:	60f8      	str	r0, [r7, #12]
 800978c:	60b9      	str	r1, [r7, #8]
 800978e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009790:	2300      	movs	r3, #0
 8009792:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800979a:	2b01      	cmp	r3, #1
 800979c:	d101      	bne.n	80097a2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800979e:	2302      	movs	r3, #2
 80097a0:	e0ff      	b.n	80099a2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	2201      	movs	r2, #1
 80097a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	2b14      	cmp	r3, #20
 80097ae:	f200 80f0 	bhi.w	8009992 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80097b2:	a201      	add	r2, pc, #4	; (adr r2, 80097b8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80097b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097b8:	0800980d 	.word	0x0800980d
 80097bc:	08009993 	.word	0x08009993
 80097c0:	08009993 	.word	0x08009993
 80097c4:	08009993 	.word	0x08009993
 80097c8:	0800984d 	.word	0x0800984d
 80097cc:	08009993 	.word	0x08009993
 80097d0:	08009993 	.word	0x08009993
 80097d4:	08009993 	.word	0x08009993
 80097d8:	0800988f 	.word	0x0800988f
 80097dc:	08009993 	.word	0x08009993
 80097e0:	08009993 	.word	0x08009993
 80097e4:	08009993 	.word	0x08009993
 80097e8:	080098cf 	.word	0x080098cf
 80097ec:	08009993 	.word	0x08009993
 80097f0:	08009993 	.word	0x08009993
 80097f4:	08009993 	.word	0x08009993
 80097f8:	08009911 	.word	0x08009911
 80097fc:	08009993 	.word	0x08009993
 8009800:	08009993 	.word	0x08009993
 8009804:	08009993 	.word	0x08009993
 8009808:	08009951 	.word	0x08009951
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	68b9      	ldr	r1, [r7, #8]
 8009812:	4618      	mov	r0, r3
 8009814:	f000 fb36 	bl	8009e84 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	699a      	ldr	r2, [r3, #24]
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	f042 0208 	orr.w	r2, r2, #8
 8009826:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	699a      	ldr	r2, [r3, #24]
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	f022 0204 	bic.w	r2, r2, #4
 8009836:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	6999      	ldr	r1, [r3, #24]
 800983e:	68bb      	ldr	r3, [r7, #8]
 8009840:	691a      	ldr	r2, [r3, #16]
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	430a      	orrs	r2, r1
 8009848:	619a      	str	r2, [r3, #24]
      break;
 800984a:	e0a5      	b.n	8009998 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	68b9      	ldr	r1, [r7, #8]
 8009852:	4618      	mov	r0, r3
 8009854:	f000 fbb0 	bl	8009fb8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	699a      	ldr	r2, [r3, #24]
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009866:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	699a      	ldr	r2, [r3, #24]
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009876:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	6999      	ldr	r1, [r3, #24]
 800987e:	68bb      	ldr	r3, [r7, #8]
 8009880:	691b      	ldr	r3, [r3, #16]
 8009882:	021a      	lsls	r2, r3, #8
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	430a      	orrs	r2, r1
 800988a:	619a      	str	r2, [r3, #24]
      break;
 800988c:	e084      	b.n	8009998 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	68b9      	ldr	r1, [r7, #8]
 8009894:	4618      	mov	r0, r3
 8009896:	f000 fc23 	bl	800a0e0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	69da      	ldr	r2, [r3, #28]
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	f042 0208 	orr.w	r2, r2, #8
 80098a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	69da      	ldr	r2, [r3, #28]
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	f022 0204 	bic.w	r2, r2, #4
 80098b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	69d9      	ldr	r1, [r3, #28]
 80098c0:	68bb      	ldr	r3, [r7, #8]
 80098c2:	691a      	ldr	r2, [r3, #16]
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	430a      	orrs	r2, r1
 80098ca:	61da      	str	r2, [r3, #28]
      break;
 80098cc:	e064      	b.n	8009998 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	68b9      	ldr	r1, [r7, #8]
 80098d4:	4618      	mov	r0, r3
 80098d6:	f000 fc95 	bl	800a204 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	69da      	ldr	r2, [r3, #28]
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80098e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	69da      	ldr	r2, [r3, #28]
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80098f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	69d9      	ldr	r1, [r3, #28]
 8009900:	68bb      	ldr	r3, [r7, #8]
 8009902:	691b      	ldr	r3, [r3, #16]
 8009904:	021a      	lsls	r2, r3, #8
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	430a      	orrs	r2, r1
 800990c:	61da      	str	r2, [r3, #28]
      break;
 800990e:	e043      	b.n	8009998 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	68b9      	ldr	r1, [r7, #8]
 8009916:	4618      	mov	r0, r3
 8009918:	f000 fd08 	bl	800a32c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	f042 0208 	orr.w	r2, r2, #8
 800992a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	f022 0204 	bic.w	r2, r2, #4
 800993a:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8009942:	68bb      	ldr	r3, [r7, #8]
 8009944:	691a      	ldr	r2, [r3, #16]
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	430a      	orrs	r2, r1
 800994c:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800994e:	e023      	b.n	8009998 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	68b9      	ldr	r1, [r7, #8]
 8009956:	4618      	mov	r0, r3
 8009958:	f000 fd52 	bl	800a400 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800996a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800997a:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8009982:	68bb      	ldr	r3, [r7, #8]
 8009984:	691b      	ldr	r3, [r3, #16]
 8009986:	021a      	lsls	r2, r3, #8
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	430a      	orrs	r2, r1
 800998e:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8009990:	e002      	b.n	8009998 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8009992:	2301      	movs	r3, #1
 8009994:	75fb      	strb	r3, [r7, #23]
      break;
 8009996:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	2200      	movs	r2, #0
 800999c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80099a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80099a2:	4618      	mov	r0, r3
 80099a4:	3718      	adds	r7, #24
 80099a6:	46bd      	mov	sp, r7
 80099a8:	bd80      	pop	{r7, pc}
 80099aa:	bf00      	nop

080099ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80099ac:	b580      	push	{r7, lr}
 80099ae:	b084      	sub	sp, #16
 80099b0:	af00      	add	r7, sp, #0
 80099b2:	6078      	str	r0, [r7, #4]
 80099b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80099b6:	2300      	movs	r3, #0
 80099b8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80099c0:	2b01      	cmp	r3, #1
 80099c2:	d101      	bne.n	80099c8 <HAL_TIM_ConfigClockSource+0x1c>
 80099c4:	2302      	movs	r3, #2
 80099c6:	e0f6      	b.n	8009bb6 <HAL_TIM_ConfigClockSource+0x20a>
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	2201      	movs	r2, #1
 80099cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	2202      	movs	r2, #2
 80099d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	689b      	ldr	r3, [r3, #8]
 80099de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80099e0:	68bb      	ldr	r3, [r7, #8]
 80099e2:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 80099e6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80099ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80099ec:	68bb      	ldr	r3, [r7, #8]
 80099ee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80099f2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	68ba      	ldr	r2, [r7, #8]
 80099fa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80099fc:	683b      	ldr	r3, [r7, #0]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	4a6f      	ldr	r2, [pc, #444]	; (8009bc0 <HAL_TIM_ConfigClockSource+0x214>)
 8009a02:	4293      	cmp	r3, r2
 8009a04:	f000 80c1 	beq.w	8009b8a <HAL_TIM_ConfigClockSource+0x1de>
 8009a08:	4a6d      	ldr	r2, [pc, #436]	; (8009bc0 <HAL_TIM_ConfigClockSource+0x214>)
 8009a0a:	4293      	cmp	r3, r2
 8009a0c:	f200 80c6 	bhi.w	8009b9c <HAL_TIM_ConfigClockSource+0x1f0>
 8009a10:	4a6c      	ldr	r2, [pc, #432]	; (8009bc4 <HAL_TIM_ConfigClockSource+0x218>)
 8009a12:	4293      	cmp	r3, r2
 8009a14:	f000 80b9 	beq.w	8009b8a <HAL_TIM_ConfigClockSource+0x1de>
 8009a18:	4a6a      	ldr	r2, [pc, #424]	; (8009bc4 <HAL_TIM_ConfigClockSource+0x218>)
 8009a1a:	4293      	cmp	r3, r2
 8009a1c:	f200 80be 	bhi.w	8009b9c <HAL_TIM_ConfigClockSource+0x1f0>
 8009a20:	4a69      	ldr	r2, [pc, #420]	; (8009bc8 <HAL_TIM_ConfigClockSource+0x21c>)
 8009a22:	4293      	cmp	r3, r2
 8009a24:	f000 80b1 	beq.w	8009b8a <HAL_TIM_ConfigClockSource+0x1de>
 8009a28:	4a67      	ldr	r2, [pc, #412]	; (8009bc8 <HAL_TIM_ConfigClockSource+0x21c>)
 8009a2a:	4293      	cmp	r3, r2
 8009a2c:	f200 80b6 	bhi.w	8009b9c <HAL_TIM_ConfigClockSource+0x1f0>
 8009a30:	4a66      	ldr	r2, [pc, #408]	; (8009bcc <HAL_TIM_ConfigClockSource+0x220>)
 8009a32:	4293      	cmp	r3, r2
 8009a34:	f000 80a9 	beq.w	8009b8a <HAL_TIM_ConfigClockSource+0x1de>
 8009a38:	4a64      	ldr	r2, [pc, #400]	; (8009bcc <HAL_TIM_ConfigClockSource+0x220>)
 8009a3a:	4293      	cmp	r3, r2
 8009a3c:	f200 80ae 	bhi.w	8009b9c <HAL_TIM_ConfigClockSource+0x1f0>
 8009a40:	4a63      	ldr	r2, [pc, #396]	; (8009bd0 <HAL_TIM_ConfigClockSource+0x224>)
 8009a42:	4293      	cmp	r3, r2
 8009a44:	f000 80a1 	beq.w	8009b8a <HAL_TIM_ConfigClockSource+0x1de>
 8009a48:	4a61      	ldr	r2, [pc, #388]	; (8009bd0 <HAL_TIM_ConfigClockSource+0x224>)
 8009a4a:	4293      	cmp	r3, r2
 8009a4c:	f200 80a6 	bhi.w	8009b9c <HAL_TIM_ConfigClockSource+0x1f0>
 8009a50:	4a60      	ldr	r2, [pc, #384]	; (8009bd4 <HAL_TIM_ConfigClockSource+0x228>)
 8009a52:	4293      	cmp	r3, r2
 8009a54:	f000 8099 	beq.w	8009b8a <HAL_TIM_ConfigClockSource+0x1de>
 8009a58:	4a5e      	ldr	r2, [pc, #376]	; (8009bd4 <HAL_TIM_ConfigClockSource+0x228>)
 8009a5a:	4293      	cmp	r3, r2
 8009a5c:	f200 809e 	bhi.w	8009b9c <HAL_TIM_ConfigClockSource+0x1f0>
 8009a60:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8009a64:	f000 8091 	beq.w	8009b8a <HAL_TIM_ConfigClockSource+0x1de>
 8009a68:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8009a6c:	f200 8096 	bhi.w	8009b9c <HAL_TIM_ConfigClockSource+0x1f0>
 8009a70:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009a74:	f000 8089 	beq.w	8009b8a <HAL_TIM_ConfigClockSource+0x1de>
 8009a78:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009a7c:	f200 808e 	bhi.w	8009b9c <HAL_TIM_ConfigClockSource+0x1f0>
 8009a80:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009a84:	d03e      	beq.n	8009b04 <HAL_TIM_ConfigClockSource+0x158>
 8009a86:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009a8a:	f200 8087 	bhi.w	8009b9c <HAL_TIM_ConfigClockSource+0x1f0>
 8009a8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009a92:	f000 8086 	beq.w	8009ba2 <HAL_TIM_ConfigClockSource+0x1f6>
 8009a96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009a9a:	d87f      	bhi.n	8009b9c <HAL_TIM_ConfigClockSource+0x1f0>
 8009a9c:	2b70      	cmp	r3, #112	; 0x70
 8009a9e:	d01a      	beq.n	8009ad6 <HAL_TIM_ConfigClockSource+0x12a>
 8009aa0:	2b70      	cmp	r3, #112	; 0x70
 8009aa2:	d87b      	bhi.n	8009b9c <HAL_TIM_ConfigClockSource+0x1f0>
 8009aa4:	2b60      	cmp	r3, #96	; 0x60
 8009aa6:	d050      	beq.n	8009b4a <HAL_TIM_ConfigClockSource+0x19e>
 8009aa8:	2b60      	cmp	r3, #96	; 0x60
 8009aaa:	d877      	bhi.n	8009b9c <HAL_TIM_ConfigClockSource+0x1f0>
 8009aac:	2b50      	cmp	r3, #80	; 0x50
 8009aae:	d03c      	beq.n	8009b2a <HAL_TIM_ConfigClockSource+0x17e>
 8009ab0:	2b50      	cmp	r3, #80	; 0x50
 8009ab2:	d873      	bhi.n	8009b9c <HAL_TIM_ConfigClockSource+0x1f0>
 8009ab4:	2b40      	cmp	r3, #64	; 0x40
 8009ab6:	d058      	beq.n	8009b6a <HAL_TIM_ConfigClockSource+0x1be>
 8009ab8:	2b40      	cmp	r3, #64	; 0x40
 8009aba:	d86f      	bhi.n	8009b9c <HAL_TIM_ConfigClockSource+0x1f0>
 8009abc:	2b30      	cmp	r3, #48	; 0x30
 8009abe:	d064      	beq.n	8009b8a <HAL_TIM_ConfigClockSource+0x1de>
 8009ac0:	2b30      	cmp	r3, #48	; 0x30
 8009ac2:	d86b      	bhi.n	8009b9c <HAL_TIM_ConfigClockSource+0x1f0>
 8009ac4:	2b20      	cmp	r3, #32
 8009ac6:	d060      	beq.n	8009b8a <HAL_TIM_ConfigClockSource+0x1de>
 8009ac8:	2b20      	cmp	r3, #32
 8009aca:	d867      	bhi.n	8009b9c <HAL_TIM_ConfigClockSource+0x1f0>
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d05c      	beq.n	8009b8a <HAL_TIM_ConfigClockSource+0x1de>
 8009ad0:	2b10      	cmp	r3, #16
 8009ad2:	d05a      	beq.n	8009b8a <HAL_TIM_ConfigClockSource+0x1de>
 8009ad4:	e062      	b.n	8009b9c <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	6818      	ldr	r0, [r3, #0]
 8009ada:	683b      	ldr	r3, [r7, #0]
 8009adc:	6899      	ldr	r1, [r3, #8]
 8009ade:	683b      	ldr	r3, [r7, #0]
 8009ae0:	685a      	ldr	r2, [r3, #4]
 8009ae2:	683b      	ldr	r3, [r7, #0]
 8009ae4:	68db      	ldr	r3, [r3, #12]
 8009ae6:	f000 ff7d 	bl	800a9e4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	689b      	ldr	r3, [r3, #8]
 8009af0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009af2:	68bb      	ldr	r3, [r7, #8]
 8009af4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009af8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	68ba      	ldr	r2, [r7, #8]
 8009b00:	609a      	str	r2, [r3, #8]
      break;
 8009b02:	e04f      	b.n	8009ba4 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	6818      	ldr	r0, [r3, #0]
 8009b08:	683b      	ldr	r3, [r7, #0]
 8009b0a:	6899      	ldr	r1, [r3, #8]
 8009b0c:	683b      	ldr	r3, [r7, #0]
 8009b0e:	685a      	ldr	r2, [r3, #4]
 8009b10:	683b      	ldr	r3, [r7, #0]
 8009b12:	68db      	ldr	r3, [r3, #12]
 8009b14:	f000 ff66 	bl	800a9e4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	689a      	ldr	r2, [r3, #8]
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009b26:	609a      	str	r2, [r3, #8]
      break;
 8009b28:	e03c      	b.n	8009ba4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	6818      	ldr	r0, [r3, #0]
 8009b2e:	683b      	ldr	r3, [r7, #0]
 8009b30:	6859      	ldr	r1, [r3, #4]
 8009b32:	683b      	ldr	r3, [r7, #0]
 8009b34:	68db      	ldr	r3, [r3, #12]
 8009b36:	461a      	mov	r2, r3
 8009b38:	f000 fe22 	bl	800a780 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	2150      	movs	r1, #80	; 0x50
 8009b42:	4618      	mov	r0, r3
 8009b44:	f000 ff31 	bl	800a9aa <TIM_ITRx_SetConfig>
      break;
 8009b48:	e02c      	b.n	8009ba4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	6818      	ldr	r0, [r3, #0]
 8009b4e:	683b      	ldr	r3, [r7, #0]
 8009b50:	6859      	ldr	r1, [r3, #4]
 8009b52:	683b      	ldr	r3, [r7, #0]
 8009b54:	68db      	ldr	r3, [r3, #12]
 8009b56:	461a      	mov	r2, r3
 8009b58:	f000 fe7e 	bl	800a858 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	2160      	movs	r1, #96	; 0x60
 8009b62:	4618      	mov	r0, r3
 8009b64:	f000 ff21 	bl	800a9aa <TIM_ITRx_SetConfig>
      break;
 8009b68:	e01c      	b.n	8009ba4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	6818      	ldr	r0, [r3, #0]
 8009b6e:	683b      	ldr	r3, [r7, #0]
 8009b70:	6859      	ldr	r1, [r3, #4]
 8009b72:	683b      	ldr	r3, [r7, #0]
 8009b74:	68db      	ldr	r3, [r3, #12]
 8009b76:	461a      	mov	r2, r3
 8009b78:	f000 fe02 	bl	800a780 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	2140      	movs	r1, #64	; 0x40
 8009b82:	4618      	mov	r0, r3
 8009b84:	f000 ff11 	bl	800a9aa <TIM_ITRx_SetConfig>
      break;
 8009b88:	e00c      	b.n	8009ba4 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	681a      	ldr	r2, [r3, #0]
 8009b8e:	683b      	ldr	r3, [r7, #0]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	4619      	mov	r1, r3
 8009b94:	4610      	mov	r0, r2
 8009b96:	f000 ff08 	bl	800a9aa <TIM_ITRx_SetConfig>
      break;
 8009b9a:	e003      	b.n	8009ba4 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8009b9c:	2301      	movs	r3, #1
 8009b9e:	73fb      	strb	r3, [r7, #15]
      break;
 8009ba0:	e000      	b.n	8009ba4 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8009ba2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	2201      	movs	r2, #1
 8009ba8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	2200      	movs	r2, #0
 8009bb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009bb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009bb6:	4618      	mov	r0, r3
 8009bb8:	3710      	adds	r7, #16
 8009bba:	46bd      	mov	sp, r7
 8009bbc:	bd80      	pop	{r7, pc}
 8009bbe:	bf00      	nop
 8009bc0:	00100070 	.word	0x00100070
 8009bc4:	00100060 	.word	0x00100060
 8009bc8:	00100050 	.word	0x00100050
 8009bcc:	00100040 	.word	0x00100040
 8009bd0:	00100030 	.word	0x00100030
 8009bd4:	00100020 	.word	0x00100020

08009bd8 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8009bd8:	b580      	push	{r7, lr}
 8009bda:	b082      	sub	sp, #8
 8009bdc:	af00      	add	r7, sp, #0
 8009bde:	6078      	str	r0, [r7, #4]
 8009be0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009be8:	2b01      	cmp	r3, #1
 8009bea:	d101      	bne.n	8009bf0 <HAL_TIM_SlaveConfigSynchro+0x18>
 8009bec:	2302      	movs	r3, #2
 8009bee:	e031      	b.n	8009c54 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	2201      	movs	r2, #1
 8009bf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	2202      	movs	r2, #2
 8009bfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8009c00:	6839      	ldr	r1, [r7, #0]
 8009c02:	6878      	ldr	r0, [r7, #4]
 8009c04:	f000 fc68 	bl	800a4d8 <TIM_SlaveTimer_SetConfig>
 8009c08:	4603      	mov	r3, r0
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d009      	beq.n	8009c22 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	2201      	movs	r2, #1
 8009c12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	2200      	movs	r2, #0
 8009c1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8009c1e:	2301      	movs	r3, #1
 8009c20:	e018      	b.n	8009c54 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	68da      	ldr	r2, [r3, #12]
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009c30:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	68da      	ldr	r2, [r3, #12]
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009c40:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	2201      	movs	r2, #1
 8009c46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	2200      	movs	r2, #0
 8009c4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009c52:	2300      	movs	r3, #0
}
 8009c54:	4618      	mov	r0, r3
 8009c56:	3708      	adds	r7, #8
 8009c58:	46bd      	mov	sp, r7
 8009c5a:	bd80      	pop	{r7, pc}

08009c5c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009c5c:	b480      	push	{r7}
 8009c5e:	b085      	sub	sp, #20
 8009c60:	af00      	add	r7, sp, #0
 8009c62:	6078      	str	r0, [r7, #4]
 8009c64:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8009c66:	2300      	movs	r3, #0
 8009c68:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8009c6a:	683b      	ldr	r3, [r7, #0]
 8009c6c:	2b0c      	cmp	r3, #12
 8009c6e:	d831      	bhi.n	8009cd4 <HAL_TIM_ReadCapturedValue+0x78>
 8009c70:	a201      	add	r2, pc, #4	; (adr r2, 8009c78 <HAL_TIM_ReadCapturedValue+0x1c>)
 8009c72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c76:	bf00      	nop
 8009c78:	08009cad 	.word	0x08009cad
 8009c7c:	08009cd5 	.word	0x08009cd5
 8009c80:	08009cd5 	.word	0x08009cd5
 8009c84:	08009cd5 	.word	0x08009cd5
 8009c88:	08009cb7 	.word	0x08009cb7
 8009c8c:	08009cd5 	.word	0x08009cd5
 8009c90:	08009cd5 	.word	0x08009cd5
 8009c94:	08009cd5 	.word	0x08009cd5
 8009c98:	08009cc1 	.word	0x08009cc1
 8009c9c:	08009cd5 	.word	0x08009cd5
 8009ca0:	08009cd5 	.word	0x08009cd5
 8009ca4:	08009cd5 	.word	0x08009cd5
 8009ca8:	08009ccb 	.word	0x08009ccb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009cb2:	60fb      	str	r3, [r7, #12]

      break;
 8009cb4:	e00f      	b.n	8009cd6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009cbc:	60fb      	str	r3, [r7, #12]

      break;
 8009cbe:	e00a      	b.n	8009cd6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009cc6:	60fb      	str	r3, [r7, #12]

      break;
 8009cc8:	e005      	b.n	8009cd6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009cd0:	60fb      	str	r3, [r7, #12]

      break;
 8009cd2:	e000      	b.n	8009cd6 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8009cd4:	bf00      	nop
  }

  return tmpreg;
 8009cd6:	68fb      	ldr	r3, [r7, #12]
}
 8009cd8:	4618      	mov	r0, r3
 8009cda:	3714      	adds	r7, #20
 8009cdc:	46bd      	mov	sp, r7
 8009cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ce2:	4770      	bx	lr

08009ce4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009ce4:	b480      	push	{r7}
 8009ce6:	b083      	sub	sp, #12
 8009ce8:	af00      	add	r7, sp, #0
 8009cea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8009cec:	bf00      	nop
 8009cee:	370c      	adds	r7, #12
 8009cf0:	46bd      	mov	sp, r7
 8009cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf6:	4770      	bx	lr

08009cf8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009cf8:	b480      	push	{r7}
 8009cfa:	b083      	sub	sp, #12
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009d00:	bf00      	nop
 8009d02:	370c      	adds	r7, #12
 8009d04:	46bd      	mov	sp, r7
 8009d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d0a:	4770      	bx	lr

08009d0c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009d0c:	b480      	push	{r7}
 8009d0e:	b083      	sub	sp, #12
 8009d10:	af00      	add	r7, sp, #0
 8009d12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009d14:	bf00      	nop
 8009d16:	370c      	adds	r7, #12
 8009d18:	46bd      	mov	sp, r7
 8009d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d1e:	4770      	bx	lr

08009d20 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009d20:	b480      	push	{r7}
 8009d22:	b083      	sub	sp, #12
 8009d24:	af00      	add	r7, sp, #0
 8009d26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009d28:	bf00      	nop
 8009d2a:	370c      	adds	r7, #12
 8009d2c:	46bd      	mov	sp, r7
 8009d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d32:	4770      	bx	lr

08009d34 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009d34:	b480      	push	{r7}
 8009d36:	b085      	sub	sp, #20
 8009d38:	af00      	add	r7, sp, #0
 8009d3a:	6078      	str	r0, [r7, #4]
 8009d3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	4a46      	ldr	r2, [pc, #280]	; (8009e60 <TIM_Base_SetConfig+0x12c>)
 8009d48:	4293      	cmp	r3, r2
 8009d4a:	d017      	beq.n	8009d7c <TIM_Base_SetConfig+0x48>
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009d52:	d013      	beq.n	8009d7c <TIM_Base_SetConfig+0x48>
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	4a43      	ldr	r2, [pc, #268]	; (8009e64 <TIM_Base_SetConfig+0x130>)
 8009d58:	4293      	cmp	r3, r2
 8009d5a:	d00f      	beq.n	8009d7c <TIM_Base_SetConfig+0x48>
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	4a42      	ldr	r2, [pc, #264]	; (8009e68 <TIM_Base_SetConfig+0x134>)
 8009d60:	4293      	cmp	r3, r2
 8009d62:	d00b      	beq.n	8009d7c <TIM_Base_SetConfig+0x48>
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	4a41      	ldr	r2, [pc, #260]	; (8009e6c <TIM_Base_SetConfig+0x138>)
 8009d68:	4293      	cmp	r3, r2
 8009d6a:	d007      	beq.n	8009d7c <TIM_Base_SetConfig+0x48>
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	4a40      	ldr	r2, [pc, #256]	; (8009e70 <TIM_Base_SetConfig+0x13c>)
 8009d70:	4293      	cmp	r3, r2
 8009d72:	d003      	beq.n	8009d7c <TIM_Base_SetConfig+0x48>
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	4a3f      	ldr	r2, [pc, #252]	; (8009e74 <TIM_Base_SetConfig+0x140>)
 8009d78:	4293      	cmp	r3, r2
 8009d7a:	d108      	bne.n	8009d8e <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009d82:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009d84:	683b      	ldr	r3, [r7, #0]
 8009d86:	685b      	ldr	r3, [r3, #4]
 8009d88:	68fa      	ldr	r2, [r7, #12]
 8009d8a:	4313      	orrs	r3, r2
 8009d8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	4a33      	ldr	r2, [pc, #204]	; (8009e60 <TIM_Base_SetConfig+0x12c>)
 8009d92:	4293      	cmp	r3, r2
 8009d94:	d023      	beq.n	8009dde <TIM_Base_SetConfig+0xaa>
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009d9c:	d01f      	beq.n	8009dde <TIM_Base_SetConfig+0xaa>
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	4a30      	ldr	r2, [pc, #192]	; (8009e64 <TIM_Base_SetConfig+0x130>)
 8009da2:	4293      	cmp	r3, r2
 8009da4:	d01b      	beq.n	8009dde <TIM_Base_SetConfig+0xaa>
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	4a2f      	ldr	r2, [pc, #188]	; (8009e68 <TIM_Base_SetConfig+0x134>)
 8009daa:	4293      	cmp	r3, r2
 8009dac:	d017      	beq.n	8009dde <TIM_Base_SetConfig+0xaa>
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	4a2e      	ldr	r2, [pc, #184]	; (8009e6c <TIM_Base_SetConfig+0x138>)
 8009db2:	4293      	cmp	r3, r2
 8009db4:	d013      	beq.n	8009dde <TIM_Base_SetConfig+0xaa>
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	4a2d      	ldr	r2, [pc, #180]	; (8009e70 <TIM_Base_SetConfig+0x13c>)
 8009dba:	4293      	cmp	r3, r2
 8009dbc:	d00f      	beq.n	8009dde <TIM_Base_SetConfig+0xaa>
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	4a2d      	ldr	r2, [pc, #180]	; (8009e78 <TIM_Base_SetConfig+0x144>)
 8009dc2:	4293      	cmp	r3, r2
 8009dc4:	d00b      	beq.n	8009dde <TIM_Base_SetConfig+0xaa>
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	4a2c      	ldr	r2, [pc, #176]	; (8009e7c <TIM_Base_SetConfig+0x148>)
 8009dca:	4293      	cmp	r3, r2
 8009dcc:	d007      	beq.n	8009dde <TIM_Base_SetConfig+0xaa>
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	4a2b      	ldr	r2, [pc, #172]	; (8009e80 <TIM_Base_SetConfig+0x14c>)
 8009dd2:	4293      	cmp	r3, r2
 8009dd4:	d003      	beq.n	8009dde <TIM_Base_SetConfig+0xaa>
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	4a26      	ldr	r2, [pc, #152]	; (8009e74 <TIM_Base_SetConfig+0x140>)
 8009dda:	4293      	cmp	r3, r2
 8009ddc:	d108      	bne.n	8009df0 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009de4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009de6:	683b      	ldr	r3, [r7, #0]
 8009de8:	68db      	ldr	r3, [r3, #12]
 8009dea:	68fa      	ldr	r2, [r7, #12]
 8009dec:	4313      	orrs	r3, r2
 8009dee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009df6:	683b      	ldr	r3, [r7, #0]
 8009df8:	695b      	ldr	r3, [r3, #20]
 8009dfa:	4313      	orrs	r3, r2
 8009dfc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	68fa      	ldr	r2, [r7, #12]
 8009e02:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009e04:	683b      	ldr	r3, [r7, #0]
 8009e06:	689a      	ldr	r2, [r3, #8]
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009e0c:	683b      	ldr	r3, [r7, #0]
 8009e0e:	681a      	ldr	r2, [r3, #0]
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	4a12      	ldr	r2, [pc, #72]	; (8009e60 <TIM_Base_SetConfig+0x12c>)
 8009e18:	4293      	cmp	r3, r2
 8009e1a:	d013      	beq.n	8009e44 <TIM_Base_SetConfig+0x110>
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	4a14      	ldr	r2, [pc, #80]	; (8009e70 <TIM_Base_SetConfig+0x13c>)
 8009e20:	4293      	cmp	r3, r2
 8009e22:	d00f      	beq.n	8009e44 <TIM_Base_SetConfig+0x110>
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	4a14      	ldr	r2, [pc, #80]	; (8009e78 <TIM_Base_SetConfig+0x144>)
 8009e28:	4293      	cmp	r3, r2
 8009e2a:	d00b      	beq.n	8009e44 <TIM_Base_SetConfig+0x110>
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	4a13      	ldr	r2, [pc, #76]	; (8009e7c <TIM_Base_SetConfig+0x148>)
 8009e30:	4293      	cmp	r3, r2
 8009e32:	d007      	beq.n	8009e44 <TIM_Base_SetConfig+0x110>
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	4a12      	ldr	r2, [pc, #72]	; (8009e80 <TIM_Base_SetConfig+0x14c>)
 8009e38:	4293      	cmp	r3, r2
 8009e3a:	d003      	beq.n	8009e44 <TIM_Base_SetConfig+0x110>
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	4a0d      	ldr	r2, [pc, #52]	; (8009e74 <TIM_Base_SetConfig+0x140>)
 8009e40:	4293      	cmp	r3, r2
 8009e42:	d103      	bne.n	8009e4c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009e44:	683b      	ldr	r3, [r7, #0]
 8009e46:	691a      	ldr	r2, [r3, #16]
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	2201      	movs	r2, #1
 8009e50:	615a      	str	r2, [r3, #20]
}
 8009e52:	bf00      	nop
 8009e54:	3714      	adds	r7, #20
 8009e56:	46bd      	mov	sp, r7
 8009e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e5c:	4770      	bx	lr
 8009e5e:	bf00      	nop
 8009e60:	40012c00 	.word	0x40012c00
 8009e64:	40000400 	.word	0x40000400
 8009e68:	40000800 	.word	0x40000800
 8009e6c:	40000c00 	.word	0x40000c00
 8009e70:	40013400 	.word	0x40013400
 8009e74:	40015000 	.word	0x40015000
 8009e78:	40014000 	.word	0x40014000
 8009e7c:	40014400 	.word	0x40014400
 8009e80:	40014800 	.word	0x40014800

08009e84 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009e84:	b480      	push	{r7}
 8009e86:	b087      	sub	sp, #28
 8009e88:	af00      	add	r7, sp, #0
 8009e8a:	6078      	str	r0, [r7, #4]
 8009e8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	6a1b      	ldr	r3, [r3, #32]
 8009e92:	f023 0201 	bic.w	r2, r3, #1
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	6a1b      	ldr	r3, [r3, #32]
 8009e9e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	685b      	ldr	r3, [r3, #4]
 8009ea4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	699b      	ldr	r3, [r3, #24]
 8009eaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009eb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009eb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	f023 0303 	bic.w	r3, r3, #3
 8009ebe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009ec0:	683b      	ldr	r3, [r7, #0]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	68fa      	ldr	r2, [r7, #12]
 8009ec6:	4313      	orrs	r3, r2
 8009ec8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009eca:	697b      	ldr	r3, [r7, #20]
 8009ecc:	f023 0302 	bic.w	r3, r3, #2
 8009ed0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009ed2:	683b      	ldr	r3, [r7, #0]
 8009ed4:	689b      	ldr	r3, [r3, #8]
 8009ed6:	697a      	ldr	r2, [r7, #20]
 8009ed8:	4313      	orrs	r3, r2
 8009eda:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	4a30      	ldr	r2, [pc, #192]	; (8009fa0 <TIM_OC1_SetConfig+0x11c>)
 8009ee0:	4293      	cmp	r3, r2
 8009ee2:	d013      	beq.n	8009f0c <TIM_OC1_SetConfig+0x88>
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	4a2f      	ldr	r2, [pc, #188]	; (8009fa4 <TIM_OC1_SetConfig+0x120>)
 8009ee8:	4293      	cmp	r3, r2
 8009eea:	d00f      	beq.n	8009f0c <TIM_OC1_SetConfig+0x88>
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	4a2e      	ldr	r2, [pc, #184]	; (8009fa8 <TIM_OC1_SetConfig+0x124>)
 8009ef0:	4293      	cmp	r3, r2
 8009ef2:	d00b      	beq.n	8009f0c <TIM_OC1_SetConfig+0x88>
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	4a2d      	ldr	r2, [pc, #180]	; (8009fac <TIM_OC1_SetConfig+0x128>)
 8009ef8:	4293      	cmp	r3, r2
 8009efa:	d007      	beq.n	8009f0c <TIM_OC1_SetConfig+0x88>
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	4a2c      	ldr	r2, [pc, #176]	; (8009fb0 <TIM_OC1_SetConfig+0x12c>)
 8009f00:	4293      	cmp	r3, r2
 8009f02:	d003      	beq.n	8009f0c <TIM_OC1_SetConfig+0x88>
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	4a2b      	ldr	r2, [pc, #172]	; (8009fb4 <TIM_OC1_SetConfig+0x130>)
 8009f08:	4293      	cmp	r3, r2
 8009f0a:	d10c      	bne.n	8009f26 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009f0c:	697b      	ldr	r3, [r7, #20]
 8009f0e:	f023 0308 	bic.w	r3, r3, #8
 8009f12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009f14:	683b      	ldr	r3, [r7, #0]
 8009f16:	68db      	ldr	r3, [r3, #12]
 8009f18:	697a      	ldr	r2, [r7, #20]
 8009f1a:	4313      	orrs	r3, r2
 8009f1c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009f1e:	697b      	ldr	r3, [r7, #20]
 8009f20:	f023 0304 	bic.w	r3, r3, #4
 8009f24:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	4a1d      	ldr	r2, [pc, #116]	; (8009fa0 <TIM_OC1_SetConfig+0x11c>)
 8009f2a:	4293      	cmp	r3, r2
 8009f2c:	d013      	beq.n	8009f56 <TIM_OC1_SetConfig+0xd2>
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	4a1c      	ldr	r2, [pc, #112]	; (8009fa4 <TIM_OC1_SetConfig+0x120>)
 8009f32:	4293      	cmp	r3, r2
 8009f34:	d00f      	beq.n	8009f56 <TIM_OC1_SetConfig+0xd2>
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	4a1b      	ldr	r2, [pc, #108]	; (8009fa8 <TIM_OC1_SetConfig+0x124>)
 8009f3a:	4293      	cmp	r3, r2
 8009f3c:	d00b      	beq.n	8009f56 <TIM_OC1_SetConfig+0xd2>
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	4a1a      	ldr	r2, [pc, #104]	; (8009fac <TIM_OC1_SetConfig+0x128>)
 8009f42:	4293      	cmp	r3, r2
 8009f44:	d007      	beq.n	8009f56 <TIM_OC1_SetConfig+0xd2>
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	4a19      	ldr	r2, [pc, #100]	; (8009fb0 <TIM_OC1_SetConfig+0x12c>)
 8009f4a:	4293      	cmp	r3, r2
 8009f4c:	d003      	beq.n	8009f56 <TIM_OC1_SetConfig+0xd2>
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	4a18      	ldr	r2, [pc, #96]	; (8009fb4 <TIM_OC1_SetConfig+0x130>)
 8009f52:	4293      	cmp	r3, r2
 8009f54:	d111      	bne.n	8009f7a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009f56:	693b      	ldr	r3, [r7, #16]
 8009f58:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009f5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009f5e:	693b      	ldr	r3, [r7, #16]
 8009f60:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009f64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009f66:	683b      	ldr	r3, [r7, #0]
 8009f68:	695b      	ldr	r3, [r3, #20]
 8009f6a:	693a      	ldr	r2, [r7, #16]
 8009f6c:	4313      	orrs	r3, r2
 8009f6e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009f70:	683b      	ldr	r3, [r7, #0]
 8009f72:	699b      	ldr	r3, [r3, #24]
 8009f74:	693a      	ldr	r2, [r7, #16]
 8009f76:	4313      	orrs	r3, r2
 8009f78:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	693a      	ldr	r2, [r7, #16]
 8009f7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	68fa      	ldr	r2, [r7, #12]
 8009f84:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009f86:	683b      	ldr	r3, [r7, #0]
 8009f88:	685a      	ldr	r2, [r3, #4]
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	697a      	ldr	r2, [r7, #20]
 8009f92:	621a      	str	r2, [r3, #32]
}
 8009f94:	bf00      	nop
 8009f96:	371c      	adds	r7, #28
 8009f98:	46bd      	mov	sp, r7
 8009f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f9e:	4770      	bx	lr
 8009fa0:	40012c00 	.word	0x40012c00
 8009fa4:	40013400 	.word	0x40013400
 8009fa8:	40014000 	.word	0x40014000
 8009fac:	40014400 	.word	0x40014400
 8009fb0:	40014800 	.word	0x40014800
 8009fb4:	40015000 	.word	0x40015000

08009fb8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009fb8:	b480      	push	{r7}
 8009fba:	b087      	sub	sp, #28
 8009fbc:	af00      	add	r7, sp, #0
 8009fbe:	6078      	str	r0, [r7, #4]
 8009fc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	6a1b      	ldr	r3, [r3, #32]
 8009fc6:	f023 0210 	bic.w	r2, r3, #16
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	6a1b      	ldr	r3, [r3, #32]
 8009fd2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	685b      	ldr	r3, [r3, #4]
 8009fd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	699b      	ldr	r3, [r3, #24]
 8009fde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009fe6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009fea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009ff2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009ff4:	683b      	ldr	r3, [r7, #0]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	021b      	lsls	r3, r3, #8
 8009ffa:	68fa      	ldr	r2, [r7, #12]
 8009ffc:	4313      	orrs	r3, r2
 8009ffe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a000:	697b      	ldr	r3, [r7, #20]
 800a002:	f023 0320 	bic.w	r3, r3, #32
 800a006:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a008:	683b      	ldr	r3, [r7, #0]
 800a00a:	689b      	ldr	r3, [r3, #8]
 800a00c:	011b      	lsls	r3, r3, #4
 800a00e:	697a      	ldr	r2, [r7, #20]
 800a010:	4313      	orrs	r3, r2
 800a012:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	4a2c      	ldr	r2, [pc, #176]	; (800a0c8 <TIM_OC2_SetConfig+0x110>)
 800a018:	4293      	cmp	r3, r2
 800a01a:	d007      	beq.n	800a02c <TIM_OC2_SetConfig+0x74>
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	4a2b      	ldr	r2, [pc, #172]	; (800a0cc <TIM_OC2_SetConfig+0x114>)
 800a020:	4293      	cmp	r3, r2
 800a022:	d003      	beq.n	800a02c <TIM_OC2_SetConfig+0x74>
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	4a2a      	ldr	r2, [pc, #168]	; (800a0d0 <TIM_OC2_SetConfig+0x118>)
 800a028:	4293      	cmp	r3, r2
 800a02a:	d10d      	bne.n	800a048 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a02c:	697b      	ldr	r3, [r7, #20]
 800a02e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a032:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a034:	683b      	ldr	r3, [r7, #0]
 800a036:	68db      	ldr	r3, [r3, #12]
 800a038:	011b      	lsls	r3, r3, #4
 800a03a:	697a      	ldr	r2, [r7, #20]
 800a03c:	4313      	orrs	r3, r2
 800a03e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a040:	697b      	ldr	r3, [r7, #20]
 800a042:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a046:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	4a1f      	ldr	r2, [pc, #124]	; (800a0c8 <TIM_OC2_SetConfig+0x110>)
 800a04c:	4293      	cmp	r3, r2
 800a04e:	d013      	beq.n	800a078 <TIM_OC2_SetConfig+0xc0>
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	4a1e      	ldr	r2, [pc, #120]	; (800a0cc <TIM_OC2_SetConfig+0x114>)
 800a054:	4293      	cmp	r3, r2
 800a056:	d00f      	beq.n	800a078 <TIM_OC2_SetConfig+0xc0>
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	4a1e      	ldr	r2, [pc, #120]	; (800a0d4 <TIM_OC2_SetConfig+0x11c>)
 800a05c:	4293      	cmp	r3, r2
 800a05e:	d00b      	beq.n	800a078 <TIM_OC2_SetConfig+0xc0>
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	4a1d      	ldr	r2, [pc, #116]	; (800a0d8 <TIM_OC2_SetConfig+0x120>)
 800a064:	4293      	cmp	r3, r2
 800a066:	d007      	beq.n	800a078 <TIM_OC2_SetConfig+0xc0>
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	4a1c      	ldr	r2, [pc, #112]	; (800a0dc <TIM_OC2_SetConfig+0x124>)
 800a06c:	4293      	cmp	r3, r2
 800a06e:	d003      	beq.n	800a078 <TIM_OC2_SetConfig+0xc0>
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	4a17      	ldr	r2, [pc, #92]	; (800a0d0 <TIM_OC2_SetConfig+0x118>)
 800a074:	4293      	cmp	r3, r2
 800a076:	d113      	bne.n	800a0a0 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a078:	693b      	ldr	r3, [r7, #16]
 800a07a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a07e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a080:	693b      	ldr	r3, [r7, #16]
 800a082:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a086:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a088:	683b      	ldr	r3, [r7, #0]
 800a08a:	695b      	ldr	r3, [r3, #20]
 800a08c:	009b      	lsls	r3, r3, #2
 800a08e:	693a      	ldr	r2, [r7, #16]
 800a090:	4313      	orrs	r3, r2
 800a092:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a094:	683b      	ldr	r3, [r7, #0]
 800a096:	699b      	ldr	r3, [r3, #24]
 800a098:	009b      	lsls	r3, r3, #2
 800a09a:	693a      	ldr	r2, [r7, #16]
 800a09c:	4313      	orrs	r3, r2
 800a09e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	693a      	ldr	r2, [r7, #16]
 800a0a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	68fa      	ldr	r2, [r7, #12]
 800a0aa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a0ac:	683b      	ldr	r3, [r7, #0]
 800a0ae:	685a      	ldr	r2, [r3, #4]
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	697a      	ldr	r2, [r7, #20]
 800a0b8:	621a      	str	r2, [r3, #32]
}
 800a0ba:	bf00      	nop
 800a0bc:	371c      	adds	r7, #28
 800a0be:	46bd      	mov	sp, r7
 800a0c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c4:	4770      	bx	lr
 800a0c6:	bf00      	nop
 800a0c8:	40012c00 	.word	0x40012c00
 800a0cc:	40013400 	.word	0x40013400
 800a0d0:	40015000 	.word	0x40015000
 800a0d4:	40014000 	.word	0x40014000
 800a0d8:	40014400 	.word	0x40014400
 800a0dc:	40014800 	.word	0x40014800

0800a0e0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a0e0:	b480      	push	{r7}
 800a0e2:	b087      	sub	sp, #28
 800a0e4:	af00      	add	r7, sp, #0
 800a0e6:	6078      	str	r0, [r7, #4]
 800a0e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	6a1b      	ldr	r3, [r3, #32]
 800a0ee:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	6a1b      	ldr	r3, [r3, #32]
 800a0fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	685b      	ldr	r3, [r3, #4]
 800a100:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	69db      	ldr	r3, [r3, #28]
 800a106:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a10e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a112:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	f023 0303 	bic.w	r3, r3, #3
 800a11a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a11c:	683b      	ldr	r3, [r7, #0]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	68fa      	ldr	r2, [r7, #12]
 800a122:	4313      	orrs	r3, r2
 800a124:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a126:	697b      	ldr	r3, [r7, #20]
 800a128:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a12c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a12e:	683b      	ldr	r3, [r7, #0]
 800a130:	689b      	ldr	r3, [r3, #8]
 800a132:	021b      	lsls	r3, r3, #8
 800a134:	697a      	ldr	r2, [r7, #20]
 800a136:	4313      	orrs	r3, r2
 800a138:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	4a2b      	ldr	r2, [pc, #172]	; (800a1ec <TIM_OC3_SetConfig+0x10c>)
 800a13e:	4293      	cmp	r3, r2
 800a140:	d007      	beq.n	800a152 <TIM_OC3_SetConfig+0x72>
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	4a2a      	ldr	r2, [pc, #168]	; (800a1f0 <TIM_OC3_SetConfig+0x110>)
 800a146:	4293      	cmp	r3, r2
 800a148:	d003      	beq.n	800a152 <TIM_OC3_SetConfig+0x72>
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	4a29      	ldr	r2, [pc, #164]	; (800a1f4 <TIM_OC3_SetConfig+0x114>)
 800a14e:	4293      	cmp	r3, r2
 800a150:	d10d      	bne.n	800a16e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a152:	697b      	ldr	r3, [r7, #20]
 800a154:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a158:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a15a:	683b      	ldr	r3, [r7, #0]
 800a15c:	68db      	ldr	r3, [r3, #12]
 800a15e:	021b      	lsls	r3, r3, #8
 800a160:	697a      	ldr	r2, [r7, #20]
 800a162:	4313      	orrs	r3, r2
 800a164:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a166:	697b      	ldr	r3, [r7, #20]
 800a168:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a16c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	4a1e      	ldr	r2, [pc, #120]	; (800a1ec <TIM_OC3_SetConfig+0x10c>)
 800a172:	4293      	cmp	r3, r2
 800a174:	d013      	beq.n	800a19e <TIM_OC3_SetConfig+0xbe>
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	4a1d      	ldr	r2, [pc, #116]	; (800a1f0 <TIM_OC3_SetConfig+0x110>)
 800a17a:	4293      	cmp	r3, r2
 800a17c:	d00f      	beq.n	800a19e <TIM_OC3_SetConfig+0xbe>
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	4a1d      	ldr	r2, [pc, #116]	; (800a1f8 <TIM_OC3_SetConfig+0x118>)
 800a182:	4293      	cmp	r3, r2
 800a184:	d00b      	beq.n	800a19e <TIM_OC3_SetConfig+0xbe>
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	4a1c      	ldr	r2, [pc, #112]	; (800a1fc <TIM_OC3_SetConfig+0x11c>)
 800a18a:	4293      	cmp	r3, r2
 800a18c:	d007      	beq.n	800a19e <TIM_OC3_SetConfig+0xbe>
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	4a1b      	ldr	r2, [pc, #108]	; (800a200 <TIM_OC3_SetConfig+0x120>)
 800a192:	4293      	cmp	r3, r2
 800a194:	d003      	beq.n	800a19e <TIM_OC3_SetConfig+0xbe>
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	4a16      	ldr	r2, [pc, #88]	; (800a1f4 <TIM_OC3_SetConfig+0x114>)
 800a19a:	4293      	cmp	r3, r2
 800a19c:	d113      	bne.n	800a1c6 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a19e:	693b      	ldr	r3, [r7, #16]
 800a1a0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a1a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a1a6:	693b      	ldr	r3, [r7, #16]
 800a1a8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a1ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a1ae:	683b      	ldr	r3, [r7, #0]
 800a1b0:	695b      	ldr	r3, [r3, #20]
 800a1b2:	011b      	lsls	r3, r3, #4
 800a1b4:	693a      	ldr	r2, [r7, #16]
 800a1b6:	4313      	orrs	r3, r2
 800a1b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a1ba:	683b      	ldr	r3, [r7, #0]
 800a1bc:	699b      	ldr	r3, [r3, #24]
 800a1be:	011b      	lsls	r3, r3, #4
 800a1c0:	693a      	ldr	r2, [r7, #16]
 800a1c2:	4313      	orrs	r3, r2
 800a1c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	693a      	ldr	r2, [r7, #16]
 800a1ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	68fa      	ldr	r2, [r7, #12]
 800a1d0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a1d2:	683b      	ldr	r3, [r7, #0]
 800a1d4:	685a      	ldr	r2, [r3, #4]
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	697a      	ldr	r2, [r7, #20]
 800a1de:	621a      	str	r2, [r3, #32]
}
 800a1e0:	bf00      	nop
 800a1e2:	371c      	adds	r7, #28
 800a1e4:	46bd      	mov	sp, r7
 800a1e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ea:	4770      	bx	lr
 800a1ec:	40012c00 	.word	0x40012c00
 800a1f0:	40013400 	.word	0x40013400
 800a1f4:	40015000 	.word	0x40015000
 800a1f8:	40014000 	.word	0x40014000
 800a1fc:	40014400 	.word	0x40014400
 800a200:	40014800 	.word	0x40014800

0800a204 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a204:	b480      	push	{r7}
 800a206:	b087      	sub	sp, #28
 800a208:	af00      	add	r7, sp, #0
 800a20a:	6078      	str	r0, [r7, #4]
 800a20c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	6a1b      	ldr	r3, [r3, #32]
 800a212:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	6a1b      	ldr	r3, [r3, #32]
 800a21e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	685b      	ldr	r3, [r3, #4]
 800a224:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	69db      	ldr	r3, [r3, #28]
 800a22a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a232:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a236:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a23e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a240:	683b      	ldr	r3, [r7, #0]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	021b      	lsls	r3, r3, #8
 800a246:	68fa      	ldr	r2, [r7, #12]
 800a248:	4313      	orrs	r3, r2
 800a24a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a24c:	697b      	ldr	r3, [r7, #20]
 800a24e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a252:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a254:	683b      	ldr	r3, [r7, #0]
 800a256:	689b      	ldr	r3, [r3, #8]
 800a258:	031b      	lsls	r3, r3, #12
 800a25a:	697a      	ldr	r2, [r7, #20]
 800a25c:	4313      	orrs	r3, r2
 800a25e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	4a2c      	ldr	r2, [pc, #176]	; (800a314 <TIM_OC4_SetConfig+0x110>)
 800a264:	4293      	cmp	r3, r2
 800a266:	d007      	beq.n	800a278 <TIM_OC4_SetConfig+0x74>
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	4a2b      	ldr	r2, [pc, #172]	; (800a318 <TIM_OC4_SetConfig+0x114>)
 800a26c:	4293      	cmp	r3, r2
 800a26e:	d003      	beq.n	800a278 <TIM_OC4_SetConfig+0x74>
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	4a2a      	ldr	r2, [pc, #168]	; (800a31c <TIM_OC4_SetConfig+0x118>)
 800a274:	4293      	cmp	r3, r2
 800a276:	d10d      	bne.n	800a294 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800a278:	697b      	ldr	r3, [r7, #20]
 800a27a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a27e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800a280:	683b      	ldr	r3, [r7, #0]
 800a282:	68db      	ldr	r3, [r3, #12]
 800a284:	031b      	lsls	r3, r3, #12
 800a286:	697a      	ldr	r2, [r7, #20]
 800a288:	4313      	orrs	r3, r2
 800a28a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800a28c:	697b      	ldr	r3, [r7, #20]
 800a28e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a292:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	4a1f      	ldr	r2, [pc, #124]	; (800a314 <TIM_OC4_SetConfig+0x110>)
 800a298:	4293      	cmp	r3, r2
 800a29a:	d013      	beq.n	800a2c4 <TIM_OC4_SetConfig+0xc0>
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	4a1e      	ldr	r2, [pc, #120]	; (800a318 <TIM_OC4_SetConfig+0x114>)
 800a2a0:	4293      	cmp	r3, r2
 800a2a2:	d00f      	beq.n	800a2c4 <TIM_OC4_SetConfig+0xc0>
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	4a1e      	ldr	r2, [pc, #120]	; (800a320 <TIM_OC4_SetConfig+0x11c>)
 800a2a8:	4293      	cmp	r3, r2
 800a2aa:	d00b      	beq.n	800a2c4 <TIM_OC4_SetConfig+0xc0>
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	4a1d      	ldr	r2, [pc, #116]	; (800a324 <TIM_OC4_SetConfig+0x120>)
 800a2b0:	4293      	cmp	r3, r2
 800a2b2:	d007      	beq.n	800a2c4 <TIM_OC4_SetConfig+0xc0>
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	4a1c      	ldr	r2, [pc, #112]	; (800a328 <TIM_OC4_SetConfig+0x124>)
 800a2b8:	4293      	cmp	r3, r2
 800a2ba:	d003      	beq.n	800a2c4 <TIM_OC4_SetConfig+0xc0>
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	4a17      	ldr	r2, [pc, #92]	; (800a31c <TIM_OC4_SetConfig+0x118>)
 800a2c0:	4293      	cmp	r3, r2
 800a2c2:	d113      	bne.n	800a2ec <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a2c4:	693b      	ldr	r3, [r7, #16]
 800a2c6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a2ca:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800a2cc:	693b      	ldr	r3, [r7, #16]
 800a2ce:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a2d2:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a2d4:	683b      	ldr	r3, [r7, #0]
 800a2d6:	695b      	ldr	r3, [r3, #20]
 800a2d8:	019b      	lsls	r3, r3, #6
 800a2da:	693a      	ldr	r2, [r7, #16]
 800a2dc:	4313      	orrs	r3, r2
 800a2de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800a2e0:	683b      	ldr	r3, [r7, #0]
 800a2e2:	699b      	ldr	r3, [r3, #24]
 800a2e4:	019b      	lsls	r3, r3, #6
 800a2e6:	693a      	ldr	r2, [r7, #16]
 800a2e8:	4313      	orrs	r3, r2
 800a2ea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	693a      	ldr	r2, [r7, #16]
 800a2f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	68fa      	ldr	r2, [r7, #12]
 800a2f6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a2f8:	683b      	ldr	r3, [r7, #0]
 800a2fa:	685a      	ldr	r2, [r3, #4]
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	697a      	ldr	r2, [r7, #20]
 800a304:	621a      	str	r2, [r3, #32]
}
 800a306:	bf00      	nop
 800a308:	371c      	adds	r7, #28
 800a30a:	46bd      	mov	sp, r7
 800a30c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a310:	4770      	bx	lr
 800a312:	bf00      	nop
 800a314:	40012c00 	.word	0x40012c00
 800a318:	40013400 	.word	0x40013400
 800a31c:	40015000 	.word	0x40015000
 800a320:	40014000 	.word	0x40014000
 800a324:	40014400 	.word	0x40014400
 800a328:	40014800 	.word	0x40014800

0800a32c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800a32c:	b480      	push	{r7}
 800a32e:	b087      	sub	sp, #28
 800a330:	af00      	add	r7, sp, #0
 800a332:	6078      	str	r0, [r7, #4]
 800a334:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	6a1b      	ldr	r3, [r3, #32]
 800a33a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	6a1b      	ldr	r3, [r3, #32]
 800a346:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	685b      	ldr	r3, [r3, #4]
 800a34c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a352:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a35a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a35e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a360:	683b      	ldr	r3, [r7, #0]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	68fa      	ldr	r2, [r7, #12]
 800a366:	4313      	orrs	r3, r2
 800a368:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a36a:	693b      	ldr	r3, [r7, #16]
 800a36c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800a370:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a372:	683b      	ldr	r3, [r7, #0]
 800a374:	689b      	ldr	r3, [r3, #8]
 800a376:	041b      	lsls	r3, r3, #16
 800a378:	693a      	ldr	r2, [r7, #16]
 800a37a:	4313      	orrs	r3, r2
 800a37c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	4a19      	ldr	r2, [pc, #100]	; (800a3e8 <TIM_OC5_SetConfig+0xbc>)
 800a382:	4293      	cmp	r3, r2
 800a384:	d013      	beq.n	800a3ae <TIM_OC5_SetConfig+0x82>
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	4a18      	ldr	r2, [pc, #96]	; (800a3ec <TIM_OC5_SetConfig+0xc0>)
 800a38a:	4293      	cmp	r3, r2
 800a38c:	d00f      	beq.n	800a3ae <TIM_OC5_SetConfig+0x82>
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	4a17      	ldr	r2, [pc, #92]	; (800a3f0 <TIM_OC5_SetConfig+0xc4>)
 800a392:	4293      	cmp	r3, r2
 800a394:	d00b      	beq.n	800a3ae <TIM_OC5_SetConfig+0x82>
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	4a16      	ldr	r2, [pc, #88]	; (800a3f4 <TIM_OC5_SetConfig+0xc8>)
 800a39a:	4293      	cmp	r3, r2
 800a39c:	d007      	beq.n	800a3ae <TIM_OC5_SetConfig+0x82>
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	4a15      	ldr	r2, [pc, #84]	; (800a3f8 <TIM_OC5_SetConfig+0xcc>)
 800a3a2:	4293      	cmp	r3, r2
 800a3a4:	d003      	beq.n	800a3ae <TIM_OC5_SetConfig+0x82>
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	4a14      	ldr	r2, [pc, #80]	; (800a3fc <TIM_OC5_SetConfig+0xd0>)
 800a3aa:	4293      	cmp	r3, r2
 800a3ac:	d109      	bne.n	800a3c2 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a3ae:	697b      	ldr	r3, [r7, #20]
 800a3b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a3b4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a3b6:	683b      	ldr	r3, [r7, #0]
 800a3b8:	695b      	ldr	r3, [r3, #20]
 800a3ba:	021b      	lsls	r3, r3, #8
 800a3bc:	697a      	ldr	r2, [r7, #20]
 800a3be:	4313      	orrs	r3, r2
 800a3c0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	697a      	ldr	r2, [r7, #20]
 800a3c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	68fa      	ldr	r2, [r7, #12]
 800a3cc:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a3ce:	683b      	ldr	r3, [r7, #0]
 800a3d0:	685a      	ldr	r2, [r3, #4]
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	693a      	ldr	r2, [r7, #16]
 800a3da:	621a      	str	r2, [r3, #32]
}
 800a3dc:	bf00      	nop
 800a3de:	371c      	adds	r7, #28
 800a3e0:	46bd      	mov	sp, r7
 800a3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e6:	4770      	bx	lr
 800a3e8:	40012c00 	.word	0x40012c00
 800a3ec:	40013400 	.word	0x40013400
 800a3f0:	40014000 	.word	0x40014000
 800a3f4:	40014400 	.word	0x40014400
 800a3f8:	40014800 	.word	0x40014800
 800a3fc:	40015000 	.word	0x40015000

0800a400 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800a400:	b480      	push	{r7}
 800a402:	b087      	sub	sp, #28
 800a404:	af00      	add	r7, sp, #0
 800a406:	6078      	str	r0, [r7, #4]
 800a408:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	6a1b      	ldr	r3, [r3, #32]
 800a40e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	6a1b      	ldr	r3, [r3, #32]
 800a41a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	685b      	ldr	r3, [r3, #4]
 800a420:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a426:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a42e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a432:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a434:	683b      	ldr	r3, [r7, #0]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	021b      	lsls	r3, r3, #8
 800a43a:	68fa      	ldr	r2, [r7, #12]
 800a43c:	4313      	orrs	r3, r2
 800a43e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a440:	693b      	ldr	r3, [r7, #16]
 800a442:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a446:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a448:	683b      	ldr	r3, [r7, #0]
 800a44a:	689b      	ldr	r3, [r3, #8]
 800a44c:	051b      	lsls	r3, r3, #20
 800a44e:	693a      	ldr	r2, [r7, #16]
 800a450:	4313      	orrs	r3, r2
 800a452:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	4a1a      	ldr	r2, [pc, #104]	; (800a4c0 <TIM_OC6_SetConfig+0xc0>)
 800a458:	4293      	cmp	r3, r2
 800a45a:	d013      	beq.n	800a484 <TIM_OC6_SetConfig+0x84>
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	4a19      	ldr	r2, [pc, #100]	; (800a4c4 <TIM_OC6_SetConfig+0xc4>)
 800a460:	4293      	cmp	r3, r2
 800a462:	d00f      	beq.n	800a484 <TIM_OC6_SetConfig+0x84>
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	4a18      	ldr	r2, [pc, #96]	; (800a4c8 <TIM_OC6_SetConfig+0xc8>)
 800a468:	4293      	cmp	r3, r2
 800a46a:	d00b      	beq.n	800a484 <TIM_OC6_SetConfig+0x84>
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	4a17      	ldr	r2, [pc, #92]	; (800a4cc <TIM_OC6_SetConfig+0xcc>)
 800a470:	4293      	cmp	r3, r2
 800a472:	d007      	beq.n	800a484 <TIM_OC6_SetConfig+0x84>
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	4a16      	ldr	r2, [pc, #88]	; (800a4d0 <TIM_OC6_SetConfig+0xd0>)
 800a478:	4293      	cmp	r3, r2
 800a47a:	d003      	beq.n	800a484 <TIM_OC6_SetConfig+0x84>
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	4a15      	ldr	r2, [pc, #84]	; (800a4d4 <TIM_OC6_SetConfig+0xd4>)
 800a480:	4293      	cmp	r3, r2
 800a482:	d109      	bne.n	800a498 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a484:	697b      	ldr	r3, [r7, #20]
 800a486:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a48a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a48c:	683b      	ldr	r3, [r7, #0]
 800a48e:	695b      	ldr	r3, [r3, #20]
 800a490:	029b      	lsls	r3, r3, #10
 800a492:	697a      	ldr	r2, [r7, #20]
 800a494:	4313      	orrs	r3, r2
 800a496:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	697a      	ldr	r2, [r7, #20]
 800a49c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	68fa      	ldr	r2, [r7, #12]
 800a4a2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a4a4:	683b      	ldr	r3, [r7, #0]
 800a4a6:	685a      	ldr	r2, [r3, #4]
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	693a      	ldr	r2, [r7, #16]
 800a4b0:	621a      	str	r2, [r3, #32]
}
 800a4b2:	bf00      	nop
 800a4b4:	371c      	adds	r7, #28
 800a4b6:	46bd      	mov	sp, r7
 800a4b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4bc:	4770      	bx	lr
 800a4be:	bf00      	nop
 800a4c0:	40012c00 	.word	0x40012c00
 800a4c4:	40013400 	.word	0x40013400
 800a4c8:	40014000 	.word	0x40014000
 800a4cc:	40014400 	.word	0x40014400
 800a4d0:	40014800 	.word	0x40014800
 800a4d4:	40015000 	.word	0x40015000

0800a4d8 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800a4d8:	b580      	push	{r7, lr}
 800a4da:	b086      	sub	sp, #24
 800a4dc:	af00      	add	r7, sp, #0
 800a4de:	6078      	str	r0, [r7, #4]
 800a4e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a4e2:	2300      	movs	r3, #0
 800a4e4:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	689b      	ldr	r3, [r3, #8]
 800a4ec:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a4ee:	693b      	ldr	r3, [r7, #16]
 800a4f0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800a4f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a4f8:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800a4fa:	683b      	ldr	r3, [r7, #0]
 800a4fc:	685b      	ldr	r3, [r3, #4]
 800a4fe:	693a      	ldr	r2, [r7, #16]
 800a500:	4313      	orrs	r3, r2
 800a502:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800a504:	693b      	ldr	r3, [r7, #16]
 800a506:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a50a:	f023 0307 	bic.w	r3, r3, #7
 800a50e:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800a510:	683b      	ldr	r3, [r7, #0]
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	693a      	ldr	r2, [r7, #16]
 800a516:	4313      	orrs	r3, r2
 800a518:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	693a      	ldr	r2, [r7, #16]
 800a520:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800a522:	683b      	ldr	r3, [r7, #0]
 800a524:	685b      	ldr	r3, [r3, #4]
 800a526:	4a56      	ldr	r2, [pc, #344]	; (800a680 <TIM_SlaveTimer_SetConfig+0x1a8>)
 800a528:	4293      	cmp	r3, r2
 800a52a:	f000 80a2 	beq.w	800a672 <TIM_SlaveTimer_SetConfig+0x19a>
 800a52e:	4a54      	ldr	r2, [pc, #336]	; (800a680 <TIM_SlaveTimer_SetConfig+0x1a8>)
 800a530:	4293      	cmp	r3, r2
 800a532:	f200 809b 	bhi.w	800a66c <TIM_SlaveTimer_SetConfig+0x194>
 800a536:	4a53      	ldr	r2, [pc, #332]	; (800a684 <TIM_SlaveTimer_SetConfig+0x1ac>)
 800a538:	4293      	cmp	r3, r2
 800a53a:	f000 809a 	beq.w	800a672 <TIM_SlaveTimer_SetConfig+0x19a>
 800a53e:	4a51      	ldr	r2, [pc, #324]	; (800a684 <TIM_SlaveTimer_SetConfig+0x1ac>)
 800a540:	4293      	cmp	r3, r2
 800a542:	f200 8093 	bhi.w	800a66c <TIM_SlaveTimer_SetConfig+0x194>
 800a546:	4a50      	ldr	r2, [pc, #320]	; (800a688 <TIM_SlaveTimer_SetConfig+0x1b0>)
 800a548:	4293      	cmp	r3, r2
 800a54a:	f000 8092 	beq.w	800a672 <TIM_SlaveTimer_SetConfig+0x19a>
 800a54e:	4a4e      	ldr	r2, [pc, #312]	; (800a688 <TIM_SlaveTimer_SetConfig+0x1b0>)
 800a550:	4293      	cmp	r3, r2
 800a552:	f200 808b 	bhi.w	800a66c <TIM_SlaveTimer_SetConfig+0x194>
 800a556:	4a4d      	ldr	r2, [pc, #308]	; (800a68c <TIM_SlaveTimer_SetConfig+0x1b4>)
 800a558:	4293      	cmp	r3, r2
 800a55a:	f000 808a 	beq.w	800a672 <TIM_SlaveTimer_SetConfig+0x19a>
 800a55e:	4a4b      	ldr	r2, [pc, #300]	; (800a68c <TIM_SlaveTimer_SetConfig+0x1b4>)
 800a560:	4293      	cmp	r3, r2
 800a562:	f200 8083 	bhi.w	800a66c <TIM_SlaveTimer_SetConfig+0x194>
 800a566:	4a4a      	ldr	r2, [pc, #296]	; (800a690 <TIM_SlaveTimer_SetConfig+0x1b8>)
 800a568:	4293      	cmp	r3, r2
 800a56a:	f000 8082 	beq.w	800a672 <TIM_SlaveTimer_SetConfig+0x19a>
 800a56e:	4a48      	ldr	r2, [pc, #288]	; (800a690 <TIM_SlaveTimer_SetConfig+0x1b8>)
 800a570:	4293      	cmp	r3, r2
 800a572:	d87b      	bhi.n	800a66c <TIM_SlaveTimer_SetConfig+0x194>
 800a574:	4a47      	ldr	r2, [pc, #284]	; (800a694 <TIM_SlaveTimer_SetConfig+0x1bc>)
 800a576:	4293      	cmp	r3, r2
 800a578:	d07b      	beq.n	800a672 <TIM_SlaveTimer_SetConfig+0x19a>
 800a57a:	4a46      	ldr	r2, [pc, #280]	; (800a694 <TIM_SlaveTimer_SetConfig+0x1bc>)
 800a57c:	4293      	cmp	r3, r2
 800a57e:	d875      	bhi.n	800a66c <TIM_SlaveTimer_SetConfig+0x194>
 800a580:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800a584:	d075      	beq.n	800a672 <TIM_SlaveTimer_SetConfig+0x19a>
 800a586:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800a58a:	d86f      	bhi.n	800a66c <TIM_SlaveTimer_SetConfig+0x194>
 800a58c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a590:	d06f      	beq.n	800a672 <TIM_SlaveTimer_SetConfig+0x19a>
 800a592:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a596:	d869      	bhi.n	800a66c <TIM_SlaveTimer_SetConfig+0x194>
 800a598:	2b70      	cmp	r3, #112	; 0x70
 800a59a:	d01a      	beq.n	800a5d2 <TIM_SlaveTimer_SetConfig+0xfa>
 800a59c:	2b70      	cmp	r3, #112	; 0x70
 800a59e:	d865      	bhi.n	800a66c <TIM_SlaveTimer_SetConfig+0x194>
 800a5a0:	2b60      	cmp	r3, #96	; 0x60
 800a5a2:	d059      	beq.n	800a658 <TIM_SlaveTimer_SetConfig+0x180>
 800a5a4:	2b60      	cmp	r3, #96	; 0x60
 800a5a6:	d861      	bhi.n	800a66c <TIM_SlaveTimer_SetConfig+0x194>
 800a5a8:	2b50      	cmp	r3, #80	; 0x50
 800a5aa:	d04b      	beq.n	800a644 <TIM_SlaveTimer_SetConfig+0x16c>
 800a5ac:	2b50      	cmp	r3, #80	; 0x50
 800a5ae:	d85d      	bhi.n	800a66c <TIM_SlaveTimer_SetConfig+0x194>
 800a5b0:	2b40      	cmp	r3, #64	; 0x40
 800a5b2:	d019      	beq.n	800a5e8 <TIM_SlaveTimer_SetConfig+0x110>
 800a5b4:	2b40      	cmp	r3, #64	; 0x40
 800a5b6:	d859      	bhi.n	800a66c <TIM_SlaveTimer_SetConfig+0x194>
 800a5b8:	2b30      	cmp	r3, #48	; 0x30
 800a5ba:	d05a      	beq.n	800a672 <TIM_SlaveTimer_SetConfig+0x19a>
 800a5bc:	2b30      	cmp	r3, #48	; 0x30
 800a5be:	d855      	bhi.n	800a66c <TIM_SlaveTimer_SetConfig+0x194>
 800a5c0:	2b20      	cmp	r3, #32
 800a5c2:	d056      	beq.n	800a672 <TIM_SlaveTimer_SetConfig+0x19a>
 800a5c4:	2b20      	cmp	r3, #32
 800a5c6:	d851      	bhi.n	800a66c <TIM_SlaveTimer_SetConfig+0x194>
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d052      	beq.n	800a672 <TIM_SlaveTimer_SetConfig+0x19a>
 800a5cc:	2b10      	cmp	r3, #16
 800a5ce:	d050      	beq.n	800a672 <TIM_SlaveTimer_SetConfig+0x19a>
 800a5d0:	e04c      	b.n	800a66c <TIM_SlaveTimer_SetConfig+0x194>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	6818      	ldr	r0, [r3, #0]
 800a5d6:	683b      	ldr	r3, [r7, #0]
 800a5d8:	68d9      	ldr	r1, [r3, #12]
 800a5da:	683b      	ldr	r3, [r7, #0]
 800a5dc:	689a      	ldr	r2, [r3, #8]
 800a5de:	683b      	ldr	r3, [r7, #0]
 800a5e0:	691b      	ldr	r3, [r3, #16]
 800a5e2:	f000 f9ff 	bl	800a9e4 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 800a5e6:	e045      	b.n	800a674 <TIM_SlaveTimer_SetConfig+0x19c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 800a5e8:	683b      	ldr	r3, [r7, #0]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	2b05      	cmp	r3, #5
 800a5ee:	d004      	beq.n	800a5fa <TIM_SlaveTimer_SetConfig+0x122>
          (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 800a5f0:	683b      	ldr	r3, [r7, #0]
 800a5f2:	681b      	ldr	r3, [r3, #0]
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 800a5f4:	f1b3 1f01 	cmp.w	r3, #65537	; 0x10001
 800a5f8:	d101      	bne.n	800a5fe <TIM_SlaveTimer_SetConfig+0x126>
      {
        return HAL_ERROR;
 800a5fa:	2301      	movs	r3, #1
 800a5fc:	e03b      	b.n	800a676 <TIM_SlaveTimer_SetConfig+0x19e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	6a1b      	ldr	r3, [r3, #32]
 800a604:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	6a1a      	ldr	r2, [r3, #32]
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	f022 0201 	bic.w	r2, r2, #1
 800a614:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	699b      	ldr	r3, [r3, #24]
 800a61c:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a61e:	68bb      	ldr	r3, [r7, #8]
 800a620:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a624:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800a626:	683b      	ldr	r3, [r7, #0]
 800a628:	691b      	ldr	r3, [r3, #16]
 800a62a:	011b      	lsls	r3, r3, #4
 800a62c:	68ba      	ldr	r2, [r7, #8]
 800a62e:	4313      	orrs	r3, r2
 800a630:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	68ba      	ldr	r2, [r7, #8]
 800a638:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	68fa      	ldr	r2, [r7, #12]
 800a640:	621a      	str	r2, [r3, #32]
      break;
 800a642:	e017      	b.n	800a674 <TIM_SlaveTimer_SetConfig+0x19c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	6818      	ldr	r0, [r3, #0]
 800a648:	683b      	ldr	r3, [r7, #0]
 800a64a:	6899      	ldr	r1, [r3, #8]
 800a64c:	683b      	ldr	r3, [r7, #0]
 800a64e:	691b      	ldr	r3, [r3, #16]
 800a650:	461a      	mov	r2, r3
 800a652:	f000 f895 	bl	800a780 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 800a656:	e00d      	b.n	800a674 <TIM_SlaveTimer_SetConfig+0x19c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	6818      	ldr	r0, [r3, #0]
 800a65c:	683b      	ldr	r3, [r7, #0]
 800a65e:	6899      	ldr	r1, [r3, #8]
 800a660:	683b      	ldr	r3, [r7, #0]
 800a662:	691b      	ldr	r3, [r3, #16]
 800a664:	461a      	mov	r2, r3
 800a666:	f000 f8f7 	bl	800a858 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 800a66a:	e003      	b.n	800a674 <TIM_SlaveTimer_SetConfig+0x19c>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      status = HAL_ERROR;
 800a66c:	2301      	movs	r3, #1
 800a66e:	75fb      	strb	r3, [r7, #23]
      break;
 800a670:	e000      	b.n	800a674 <TIM_SlaveTimer_SetConfig+0x19c>
      break;
 800a672:	bf00      	nop
  }

  return status;
 800a674:	7dfb      	ldrb	r3, [r7, #23]
}
 800a676:	4618      	mov	r0, r3
 800a678:	3718      	adds	r7, #24
 800a67a:	46bd      	mov	sp, r7
 800a67c:	bd80      	pop	{r7, pc}
 800a67e:	bf00      	nop
 800a680:	00100070 	.word	0x00100070
 800a684:	00100060 	.word	0x00100060
 800a688:	00100050 	.word	0x00100050
 800a68c:	00100040 	.word	0x00100040
 800a690:	00100030 	.word	0x00100030
 800a694:	00100020 	.word	0x00100020

0800a698 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800a698:	b480      	push	{r7}
 800a69a:	b087      	sub	sp, #28
 800a69c:	af00      	add	r7, sp, #0
 800a69e:	60f8      	str	r0, [r7, #12]
 800a6a0:	60b9      	str	r1, [r7, #8]
 800a6a2:	607a      	str	r2, [r7, #4]
 800a6a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	6a1b      	ldr	r3, [r3, #32]
 800a6aa:	f023 0201 	bic.w	r2, r3, #1
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	699b      	ldr	r3, [r3, #24]
 800a6b6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	6a1b      	ldr	r3, [r3, #32]
 800a6bc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	4a28      	ldr	r2, [pc, #160]	; (800a764 <TIM_TI1_SetConfig+0xcc>)
 800a6c2:	4293      	cmp	r3, r2
 800a6c4:	d01b      	beq.n	800a6fe <TIM_TI1_SetConfig+0x66>
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a6cc:	d017      	beq.n	800a6fe <TIM_TI1_SetConfig+0x66>
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	4a25      	ldr	r2, [pc, #148]	; (800a768 <TIM_TI1_SetConfig+0xd0>)
 800a6d2:	4293      	cmp	r3, r2
 800a6d4:	d013      	beq.n	800a6fe <TIM_TI1_SetConfig+0x66>
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	4a24      	ldr	r2, [pc, #144]	; (800a76c <TIM_TI1_SetConfig+0xd4>)
 800a6da:	4293      	cmp	r3, r2
 800a6dc:	d00f      	beq.n	800a6fe <TIM_TI1_SetConfig+0x66>
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	4a23      	ldr	r2, [pc, #140]	; (800a770 <TIM_TI1_SetConfig+0xd8>)
 800a6e2:	4293      	cmp	r3, r2
 800a6e4:	d00b      	beq.n	800a6fe <TIM_TI1_SetConfig+0x66>
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	4a22      	ldr	r2, [pc, #136]	; (800a774 <TIM_TI1_SetConfig+0xdc>)
 800a6ea:	4293      	cmp	r3, r2
 800a6ec:	d007      	beq.n	800a6fe <TIM_TI1_SetConfig+0x66>
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	4a21      	ldr	r2, [pc, #132]	; (800a778 <TIM_TI1_SetConfig+0xe0>)
 800a6f2:	4293      	cmp	r3, r2
 800a6f4:	d003      	beq.n	800a6fe <TIM_TI1_SetConfig+0x66>
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	4a20      	ldr	r2, [pc, #128]	; (800a77c <TIM_TI1_SetConfig+0xe4>)
 800a6fa:	4293      	cmp	r3, r2
 800a6fc:	d101      	bne.n	800a702 <TIM_TI1_SetConfig+0x6a>
 800a6fe:	2301      	movs	r3, #1
 800a700:	e000      	b.n	800a704 <TIM_TI1_SetConfig+0x6c>
 800a702:	2300      	movs	r3, #0
 800a704:	2b00      	cmp	r3, #0
 800a706:	d008      	beq.n	800a71a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800a708:	697b      	ldr	r3, [r7, #20]
 800a70a:	f023 0303 	bic.w	r3, r3, #3
 800a70e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800a710:	697a      	ldr	r2, [r7, #20]
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	4313      	orrs	r3, r2
 800a716:	617b      	str	r3, [r7, #20]
 800a718:	e003      	b.n	800a722 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800a71a:	697b      	ldr	r3, [r7, #20]
 800a71c:	f043 0301 	orr.w	r3, r3, #1
 800a720:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a722:	697b      	ldr	r3, [r7, #20]
 800a724:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a728:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800a72a:	683b      	ldr	r3, [r7, #0]
 800a72c:	011b      	lsls	r3, r3, #4
 800a72e:	b2db      	uxtb	r3, r3
 800a730:	697a      	ldr	r2, [r7, #20]
 800a732:	4313      	orrs	r3, r2
 800a734:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a736:	693b      	ldr	r3, [r7, #16]
 800a738:	f023 030a 	bic.w	r3, r3, #10
 800a73c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800a73e:	68bb      	ldr	r3, [r7, #8]
 800a740:	f003 030a 	and.w	r3, r3, #10
 800a744:	693a      	ldr	r2, [r7, #16]
 800a746:	4313      	orrs	r3, r2
 800a748:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	697a      	ldr	r2, [r7, #20]
 800a74e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	693a      	ldr	r2, [r7, #16]
 800a754:	621a      	str	r2, [r3, #32]
}
 800a756:	bf00      	nop
 800a758:	371c      	adds	r7, #28
 800a75a:	46bd      	mov	sp, r7
 800a75c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a760:	4770      	bx	lr
 800a762:	bf00      	nop
 800a764:	40012c00 	.word	0x40012c00
 800a768:	40000400 	.word	0x40000400
 800a76c:	40000800 	.word	0x40000800
 800a770:	40000c00 	.word	0x40000c00
 800a774:	40013400 	.word	0x40013400
 800a778:	40014000 	.word	0x40014000
 800a77c:	40015000 	.word	0x40015000

0800a780 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a780:	b480      	push	{r7}
 800a782:	b087      	sub	sp, #28
 800a784:	af00      	add	r7, sp, #0
 800a786:	60f8      	str	r0, [r7, #12]
 800a788:	60b9      	str	r1, [r7, #8]
 800a78a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	6a1b      	ldr	r3, [r3, #32]
 800a790:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	6a1b      	ldr	r3, [r3, #32]
 800a796:	f023 0201 	bic.w	r2, r3, #1
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	699b      	ldr	r3, [r3, #24]
 800a7a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a7a4:	693b      	ldr	r3, [r7, #16]
 800a7a6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a7aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	011b      	lsls	r3, r3, #4
 800a7b0:	693a      	ldr	r2, [r7, #16]
 800a7b2:	4313      	orrs	r3, r2
 800a7b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a7b6:	697b      	ldr	r3, [r7, #20]
 800a7b8:	f023 030a 	bic.w	r3, r3, #10
 800a7bc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a7be:	697a      	ldr	r2, [r7, #20]
 800a7c0:	68bb      	ldr	r3, [r7, #8]
 800a7c2:	4313      	orrs	r3, r2
 800a7c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	693a      	ldr	r2, [r7, #16]
 800a7ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	697a      	ldr	r2, [r7, #20]
 800a7d0:	621a      	str	r2, [r3, #32]
}
 800a7d2:	bf00      	nop
 800a7d4:	371c      	adds	r7, #28
 800a7d6:	46bd      	mov	sp, r7
 800a7d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7dc:	4770      	bx	lr

0800a7de <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a7de:	b480      	push	{r7}
 800a7e0:	b087      	sub	sp, #28
 800a7e2:	af00      	add	r7, sp, #0
 800a7e4:	60f8      	str	r0, [r7, #12]
 800a7e6:	60b9      	str	r1, [r7, #8]
 800a7e8:	607a      	str	r2, [r7, #4]
 800a7ea:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	6a1b      	ldr	r3, [r3, #32]
 800a7f0:	f023 0210 	bic.w	r2, r3, #16
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	699b      	ldr	r3, [r3, #24]
 800a7fc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	6a1b      	ldr	r3, [r3, #32]
 800a802:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800a804:	697b      	ldr	r3, [r7, #20]
 800a806:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a80a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	021b      	lsls	r3, r3, #8
 800a810:	697a      	ldr	r2, [r7, #20]
 800a812:	4313      	orrs	r3, r2
 800a814:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a816:	697b      	ldr	r3, [r7, #20]
 800a818:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a81c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800a81e:	683b      	ldr	r3, [r7, #0]
 800a820:	031b      	lsls	r3, r3, #12
 800a822:	b29b      	uxth	r3, r3
 800a824:	697a      	ldr	r2, [r7, #20]
 800a826:	4313      	orrs	r3, r2
 800a828:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a82a:	693b      	ldr	r3, [r7, #16]
 800a82c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a830:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800a832:	68bb      	ldr	r3, [r7, #8]
 800a834:	011b      	lsls	r3, r3, #4
 800a836:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800a83a:	693a      	ldr	r2, [r7, #16]
 800a83c:	4313      	orrs	r3, r2
 800a83e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	697a      	ldr	r2, [r7, #20]
 800a844:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	693a      	ldr	r2, [r7, #16]
 800a84a:	621a      	str	r2, [r3, #32]
}
 800a84c:	bf00      	nop
 800a84e:	371c      	adds	r7, #28
 800a850:	46bd      	mov	sp, r7
 800a852:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a856:	4770      	bx	lr

0800a858 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a858:	b480      	push	{r7}
 800a85a:	b087      	sub	sp, #28
 800a85c:	af00      	add	r7, sp, #0
 800a85e:	60f8      	str	r0, [r7, #12]
 800a860:	60b9      	str	r1, [r7, #8]
 800a862:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	6a1b      	ldr	r3, [r3, #32]
 800a868:	f023 0210 	bic.w	r2, r3, #16
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	699b      	ldr	r3, [r3, #24]
 800a874:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	6a1b      	ldr	r3, [r3, #32]
 800a87a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a87c:	697b      	ldr	r3, [r7, #20]
 800a87e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a882:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	031b      	lsls	r3, r3, #12
 800a888:	697a      	ldr	r2, [r7, #20]
 800a88a:	4313      	orrs	r3, r2
 800a88c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a88e:	693b      	ldr	r3, [r7, #16]
 800a890:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a894:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a896:	68bb      	ldr	r3, [r7, #8]
 800a898:	011b      	lsls	r3, r3, #4
 800a89a:	693a      	ldr	r2, [r7, #16]
 800a89c:	4313      	orrs	r3, r2
 800a89e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	697a      	ldr	r2, [r7, #20]
 800a8a4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a8a6:	68fb      	ldr	r3, [r7, #12]
 800a8a8:	693a      	ldr	r2, [r7, #16]
 800a8aa:	621a      	str	r2, [r3, #32]
}
 800a8ac:	bf00      	nop
 800a8ae:	371c      	adds	r7, #28
 800a8b0:	46bd      	mov	sp, r7
 800a8b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b6:	4770      	bx	lr

0800a8b8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a8b8:	b480      	push	{r7}
 800a8ba:	b087      	sub	sp, #28
 800a8bc:	af00      	add	r7, sp, #0
 800a8be:	60f8      	str	r0, [r7, #12]
 800a8c0:	60b9      	str	r1, [r7, #8]
 800a8c2:	607a      	str	r2, [r7, #4]
 800a8c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	6a1b      	ldr	r3, [r3, #32]
 800a8ca:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	69db      	ldr	r3, [r3, #28]
 800a8d6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	6a1b      	ldr	r3, [r3, #32]
 800a8dc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800a8de:	697b      	ldr	r3, [r7, #20]
 800a8e0:	f023 0303 	bic.w	r3, r3, #3
 800a8e4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800a8e6:	697a      	ldr	r2, [r7, #20]
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	4313      	orrs	r3, r2
 800a8ec:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800a8ee:	697b      	ldr	r3, [r7, #20]
 800a8f0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a8f4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800a8f6:	683b      	ldr	r3, [r7, #0]
 800a8f8:	011b      	lsls	r3, r3, #4
 800a8fa:	b2db      	uxtb	r3, r3
 800a8fc:	697a      	ldr	r2, [r7, #20]
 800a8fe:	4313      	orrs	r3, r2
 800a900:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800a902:	693b      	ldr	r3, [r7, #16]
 800a904:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800a908:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800a90a:	68bb      	ldr	r3, [r7, #8]
 800a90c:	021b      	lsls	r3, r3, #8
 800a90e:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800a912:	693a      	ldr	r2, [r7, #16]
 800a914:	4313      	orrs	r3, r2
 800a916:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	697a      	ldr	r2, [r7, #20]
 800a91c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	693a      	ldr	r2, [r7, #16]
 800a922:	621a      	str	r2, [r3, #32]
}
 800a924:	bf00      	nop
 800a926:	371c      	adds	r7, #28
 800a928:	46bd      	mov	sp, r7
 800a92a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a92e:	4770      	bx	lr

0800a930 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a930:	b480      	push	{r7}
 800a932:	b087      	sub	sp, #28
 800a934:	af00      	add	r7, sp, #0
 800a936:	60f8      	str	r0, [r7, #12]
 800a938:	60b9      	str	r1, [r7, #8]
 800a93a:	607a      	str	r2, [r7, #4]
 800a93c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	6a1b      	ldr	r3, [r3, #32]
 800a942:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a946:	68fb      	ldr	r3, [r7, #12]
 800a948:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800a94a:	68fb      	ldr	r3, [r7, #12]
 800a94c:	69db      	ldr	r3, [r3, #28]
 800a94e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	6a1b      	ldr	r3, [r3, #32]
 800a954:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800a956:	697b      	ldr	r3, [r7, #20]
 800a958:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a95c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	021b      	lsls	r3, r3, #8
 800a962:	697a      	ldr	r2, [r7, #20]
 800a964:	4313      	orrs	r3, r2
 800a966:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800a968:	697b      	ldr	r3, [r7, #20]
 800a96a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a96e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800a970:	683b      	ldr	r3, [r7, #0]
 800a972:	031b      	lsls	r3, r3, #12
 800a974:	b29b      	uxth	r3, r3
 800a976:	697a      	ldr	r2, [r7, #20]
 800a978:	4313      	orrs	r3, r2
 800a97a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800a97c:	693b      	ldr	r3, [r7, #16]
 800a97e:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800a982:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800a984:	68bb      	ldr	r3, [r7, #8]
 800a986:	031b      	lsls	r3, r3, #12
 800a988:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800a98c:	693a      	ldr	r2, [r7, #16]
 800a98e:	4313      	orrs	r3, r2
 800a990:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	697a      	ldr	r2, [r7, #20]
 800a996:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	693a      	ldr	r2, [r7, #16]
 800a99c:	621a      	str	r2, [r3, #32]
}
 800a99e:	bf00      	nop
 800a9a0:	371c      	adds	r7, #28
 800a9a2:	46bd      	mov	sp, r7
 800a9a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9a8:	4770      	bx	lr

0800a9aa <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a9aa:	b480      	push	{r7}
 800a9ac:	b085      	sub	sp, #20
 800a9ae:	af00      	add	r7, sp, #0
 800a9b0:	6078      	str	r0, [r7, #4]
 800a9b2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	689b      	ldr	r3, [r3, #8]
 800a9b8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800a9c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a9c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a9c6:	683a      	ldr	r2, [r7, #0]
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	4313      	orrs	r3, r2
 800a9cc:	f043 0307 	orr.w	r3, r3, #7
 800a9d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	68fa      	ldr	r2, [r7, #12]
 800a9d6:	609a      	str	r2, [r3, #8]
}
 800a9d8:	bf00      	nop
 800a9da:	3714      	adds	r7, #20
 800a9dc:	46bd      	mov	sp, r7
 800a9de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e2:	4770      	bx	lr

0800a9e4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a9e4:	b480      	push	{r7}
 800a9e6:	b087      	sub	sp, #28
 800a9e8:	af00      	add	r7, sp, #0
 800a9ea:	60f8      	str	r0, [r7, #12]
 800a9ec:	60b9      	str	r1, [r7, #8]
 800a9ee:	607a      	str	r2, [r7, #4]
 800a9f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	689b      	ldr	r3, [r3, #8]
 800a9f6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a9f8:	697b      	ldr	r3, [r7, #20]
 800a9fa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a9fe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800aa00:	683b      	ldr	r3, [r7, #0]
 800aa02:	021a      	lsls	r2, r3, #8
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	431a      	orrs	r2, r3
 800aa08:	68bb      	ldr	r3, [r7, #8]
 800aa0a:	4313      	orrs	r3, r2
 800aa0c:	697a      	ldr	r2, [r7, #20]
 800aa0e:	4313      	orrs	r3, r2
 800aa10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	697a      	ldr	r2, [r7, #20]
 800aa16:	609a      	str	r2, [r3, #8]
}
 800aa18:	bf00      	nop
 800aa1a:	371c      	adds	r7, #28
 800aa1c:	46bd      	mov	sp, r7
 800aa1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa22:	4770      	bx	lr

0800aa24 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800aa24:	b480      	push	{r7}
 800aa26:	b087      	sub	sp, #28
 800aa28:	af00      	add	r7, sp, #0
 800aa2a:	60f8      	str	r0, [r7, #12]
 800aa2c:	60b9      	str	r1, [r7, #8]
 800aa2e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800aa30:	68bb      	ldr	r3, [r7, #8]
 800aa32:	f003 031f 	and.w	r3, r3, #31
 800aa36:	2201      	movs	r2, #1
 800aa38:	fa02 f303 	lsl.w	r3, r2, r3
 800aa3c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	6a1a      	ldr	r2, [r3, #32]
 800aa42:	697b      	ldr	r3, [r7, #20]
 800aa44:	43db      	mvns	r3, r3
 800aa46:	401a      	ands	r2, r3
 800aa48:	68fb      	ldr	r3, [r7, #12]
 800aa4a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	6a1a      	ldr	r2, [r3, #32]
 800aa50:	68bb      	ldr	r3, [r7, #8]
 800aa52:	f003 031f 	and.w	r3, r3, #31
 800aa56:	6879      	ldr	r1, [r7, #4]
 800aa58:	fa01 f303 	lsl.w	r3, r1, r3
 800aa5c:	431a      	orrs	r2, r3
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	621a      	str	r2, [r3, #32]
}
 800aa62:	bf00      	nop
 800aa64:	371c      	adds	r7, #28
 800aa66:	46bd      	mov	sp, r7
 800aa68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa6c:	4770      	bx	lr
	...

0800aa70 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800aa70:	b480      	push	{r7}
 800aa72:	b085      	sub	sp, #20
 800aa74:	af00      	add	r7, sp, #0
 800aa76:	6078      	str	r0, [r7, #4]
 800aa78:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800aa80:	2b01      	cmp	r3, #1
 800aa82:	d101      	bne.n	800aa88 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800aa84:	2302      	movs	r3, #2
 800aa86:	e074      	b.n	800ab72 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	2201      	movs	r2, #1
 800aa8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	2202      	movs	r2, #2
 800aa94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	685b      	ldr	r3, [r3, #4]
 800aa9e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	689b      	ldr	r3, [r3, #8]
 800aaa6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	4a34      	ldr	r2, [pc, #208]	; (800ab80 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800aaae:	4293      	cmp	r3, r2
 800aab0:	d009      	beq.n	800aac6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	4a33      	ldr	r2, [pc, #204]	; (800ab84 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800aab8:	4293      	cmp	r3, r2
 800aaba:	d004      	beq.n	800aac6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	4a31      	ldr	r2, [pc, #196]	; (800ab88 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800aac2:	4293      	cmp	r3, r2
 800aac4:	d108      	bne.n	800aad8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800aacc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800aace:	683b      	ldr	r3, [r7, #0]
 800aad0:	685b      	ldr	r3, [r3, #4]
 800aad2:	68fa      	ldr	r2, [r7, #12]
 800aad4:	4313      	orrs	r3, r2
 800aad6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800aade:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aae2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800aae4:	683b      	ldr	r3, [r7, #0]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	68fa      	ldr	r2, [r7, #12]
 800aaea:	4313      	orrs	r3, r2
 800aaec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	68fa      	ldr	r2, [r7, #12]
 800aaf4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	4a21      	ldr	r2, [pc, #132]	; (800ab80 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800aafc:	4293      	cmp	r3, r2
 800aafe:	d022      	beq.n	800ab46 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ab08:	d01d      	beq.n	800ab46 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	4a1f      	ldr	r2, [pc, #124]	; (800ab8c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800ab10:	4293      	cmp	r3, r2
 800ab12:	d018      	beq.n	800ab46 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	4a1d      	ldr	r2, [pc, #116]	; (800ab90 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800ab1a:	4293      	cmp	r3, r2
 800ab1c:	d013      	beq.n	800ab46 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	4a1c      	ldr	r2, [pc, #112]	; (800ab94 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800ab24:	4293      	cmp	r3, r2
 800ab26:	d00e      	beq.n	800ab46 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	4a15      	ldr	r2, [pc, #84]	; (800ab84 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ab2e:	4293      	cmp	r3, r2
 800ab30:	d009      	beq.n	800ab46 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	4a18      	ldr	r2, [pc, #96]	; (800ab98 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800ab38:	4293      	cmp	r3, r2
 800ab3a:	d004      	beq.n	800ab46 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	4a11      	ldr	r2, [pc, #68]	; (800ab88 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800ab42:	4293      	cmp	r3, r2
 800ab44:	d10c      	bne.n	800ab60 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ab46:	68bb      	ldr	r3, [r7, #8]
 800ab48:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ab4c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ab4e:	683b      	ldr	r3, [r7, #0]
 800ab50:	689b      	ldr	r3, [r3, #8]
 800ab52:	68ba      	ldr	r2, [r7, #8]
 800ab54:	4313      	orrs	r3, r2
 800ab56:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	68ba      	ldr	r2, [r7, #8]
 800ab5e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	2201      	movs	r2, #1
 800ab64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	2200      	movs	r2, #0
 800ab6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ab70:	2300      	movs	r3, #0
}
 800ab72:	4618      	mov	r0, r3
 800ab74:	3714      	adds	r7, #20
 800ab76:	46bd      	mov	sp, r7
 800ab78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab7c:	4770      	bx	lr
 800ab7e:	bf00      	nop
 800ab80:	40012c00 	.word	0x40012c00
 800ab84:	40013400 	.word	0x40013400
 800ab88:	40015000 	.word	0x40015000
 800ab8c:	40000400 	.word	0x40000400
 800ab90:	40000800 	.word	0x40000800
 800ab94:	40000c00 	.word	0x40000c00
 800ab98:	40014000 	.word	0x40014000

0800ab9c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ab9c:	b480      	push	{r7}
 800ab9e:	b083      	sub	sp, #12
 800aba0:	af00      	add	r7, sp, #0
 800aba2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800aba4:	bf00      	nop
 800aba6:	370c      	adds	r7, #12
 800aba8:	46bd      	mov	sp, r7
 800abaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abae:	4770      	bx	lr

0800abb0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800abb0:	b480      	push	{r7}
 800abb2:	b083      	sub	sp, #12
 800abb4:	af00      	add	r7, sp, #0
 800abb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800abb8:	bf00      	nop
 800abba:	370c      	adds	r7, #12
 800abbc:	46bd      	mov	sp, r7
 800abbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abc2:	4770      	bx	lr

0800abc4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800abc4:	b480      	push	{r7}
 800abc6:	b083      	sub	sp, #12
 800abc8:	af00      	add	r7, sp, #0
 800abca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800abcc:	bf00      	nop
 800abce:	370c      	adds	r7, #12
 800abd0:	46bd      	mov	sp, r7
 800abd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abd6:	4770      	bx	lr

0800abd8 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800abd8:	b480      	push	{r7}
 800abda:	b083      	sub	sp, #12
 800abdc:	af00      	add	r7, sp, #0
 800abde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800abe0:	bf00      	nop
 800abe2:	370c      	adds	r7, #12
 800abe4:	46bd      	mov	sp, r7
 800abe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abea:	4770      	bx	lr

0800abec <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800abec:	b480      	push	{r7}
 800abee:	b083      	sub	sp, #12
 800abf0:	af00      	add	r7, sp, #0
 800abf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800abf4:	bf00      	nop
 800abf6:	370c      	adds	r7, #12
 800abf8:	46bd      	mov	sp, r7
 800abfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abfe:	4770      	bx	lr

0800ac00 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800ac00:	b480      	push	{r7}
 800ac02:	b083      	sub	sp, #12
 800ac04:	af00      	add	r7, sp, #0
 800ac06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800ac08:	bf00      	nop
 800ac0a:	370c      	adds	r7, #12
 800ac0c:	46bd      	mov	sp, r7
 800ac0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac12:	4770      	bx	lr

0800ac14 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800ac14:	b480      	push	{r7}
 800ac16:	b083      	sub	sp, #12
 800ac18:	af00      	add	r7, sp, #0
 800ac1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800ac1c:	bf00      	nop
 800ac1e:	370c      	adds	r7, #12
 800ac20:	46bd      	mov	sp, r7
 800ac22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac26:	4770      	bx	lr

0800ac28 <__errno>:
 800ac28:	4b01      	ldr	r3, [pc, #4]	; (800ac30 <__errno+0x8>)
 800ac2a:	6818      	ldr	r0, [r3, #0]
 800ac2c:	4770      	bx	lr
 800ac2e:	bf00      	nop
 800ac30:	20000010 	.word	0x20000010

0800ac34 <__libc_init_array>:
 800ac34:	b570      	push	{r4, r5, r6, lr}
 800ac36:	4d0d      	ldr	r5, [pc, #52]	; (800ac6c <__libc_init_array+0x38>)
 800ac38:	4c0d      	ldr	r4, [pc, #52]	; (800ac70 <__libc_init_array+0x3c>)
 800ac3a:	1b64      	subs	r4, r4, r5
 800ac3c:	10a4      	asrs	r4, r4, #2
 800ac3e:	2600      	movs	r6, #0
 800ac40:	42a6      	cmp	r6, r4
 800ac42:	d109      	bne.n	800ac58 <__libc_init_array+0x24>
 800ac44:	4d0b      	ldr	r5, [pc, #44]	; (800ac74 <__libc_init_array+0x40>)
 800ac46:	4c0c      	ldr	r4, [pc, #48]	; (800ac78 <__libc_init_array+0x44>)
 800ac48:	f000 fa26 	bl	800b098 <_init>
 800ac4c:	1b64      	subs	r4, r4, r5
 800ac4e:	10a4      	asrs	r4, r4, #2
 800ac50:	2600      	movs	r6, #0
 800ac52:	42a6      	cmp	r6, r4
 800ac54:	d105      	bne.n	800ac62 <__libc_init_array+0x2e>
 800ac56:	bd70      	pop	{r4, r5, r6, pc}
 800ac58:	f855 3b04 	ldr.w	r3, [r5], #4
 800ac5c:	4798      	blx	r3
 800ac5e:	3601      	adds	r6, #1
 800ac60:	e7ee      	b.n	800ac40 <__libc_init_array+0xc>
 800ac62:	f855 3b04 	ldr.w	r3, [r5], #4
 800ac66:	4798      	blx	r3
 800ac68:	3601      	adds	r6, #1
 800ac6a:	e7f2      	b.n	800ac52 <__libc_init_array+0x1e>
 800ac6c:	0800b0dc 	.word	0x0800b0dc
 800ac70:	0800b0dc 	.word	0x0800b0dc
 800ac74:	0800b0dc 	.word	0x0800b0dc
 800ac78:	0800b0e0 	.word	0x0800b0e0

0800ac7c <memset>:
 800ac7c:	4402      	add	r2, r0
 800ac7e:	4603      	mov	r3, r0
 800ac80:	4293      	cmp	r3, r2
 800ac82:	d100      	bne.n	800ac86 <memset+0xa>
 800ac84:	4770      	bx	lr
 800ac86:	f803 1b01 	strb.w	r1, [r3], #1
 800ac8a:	e7f9      	b.n	800ac80 <memset+0x4>
 800ac8c:	0000      	movs	r0, r0
	...

0800ac90 <log>:
 800ac90:	b538      	push	{r3, r4, r5, lr}
 800ac92:	ed2d 8b02 	vpush	{d8}
 800ac96:	ec55 4b10 	vmov	r4, r5, d0
 800ac9a:	f000 f839 	bl	800ad10 <__ieee754_log>
 800ac9e:	4622      	mov	r2, r4
 800aca0:	462b      	mov	r3, r5
 800aca2:	4620      	mov	r0, r4
 800aca4:	4629      	mov	r1, r5
 800aca6:	eeb0 8a40 	vmov.f32	s16, s0
 800acaa:	eef0 8a60 	vmov.f32	s17, s1
 800acae:	f7f5 ff09 	bl	8000ac4 <__aeabi_dcmpun>
 800acb2:	b998      	cbnz	r0, 800acdc <log+0x4c>
 800acb4:	2200      	movs	r2, #0
 800acb6:	2300      	movs	r3, #0
 800acb8:	4620      	mov	r0, r4
 800acba:	4629      	mov	r1, r5
 800acbc:	f7f5 fef8 	bl	8000ab0 <__aeabi_dcmpgt>
 800acc0:	b960      	cbnz	r0, 800acdc <log+0x4c>
 800acc2:	2200      	movs	r2, #0
 800acc4:	2300      	movs	r3, #0
 800acc6:	4620      	mov	r0, r4
 800acc8:	4629      	mov	r1, r5
 800acca:	f7f5 fec9 	bl	8000a60 <__aeabi_dcmpeq>
 800acce:	b160      	cbz	r0, 800acea <log+0x5a>
 800acd0:	f7ff ffaa 	bl	800ac28 <__errno>
 800acd4:	ed9f 8b0a 	vldr	d8, [pc, #40]	; 800ad00 <log+0x70>
 800acd8:	2322      	movs	r3, #34	; 0x22
 800acda:	6003      	str	r3, [r0, #0]
 800acdc:	eeb0 0a48 	vmov.f32	s0, s16
 800ace0:	eef0 0a68 	vmov.f32	s1, s17
 800ace4:	ecbd 8b02 	vpop	{d8}
 800ace8:	bd38      	pop	{r3, r4, r5, pc}
 800acea:	f7ff ff9d 	bl	800ac28 <__errno>
 800acee:	ecbd 8b02 	vpop	{d8}
 800acf2:	2321      	movs	r3, #33	; 0x21
 800acf4:	6003      	str	r3, [r0, #0]
 800acf6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800acfa:	4803      	ldr	r0, [pc, #12]	; (800ad08 <log+0x78>)
 800acfc:	f000 b9c4 	b.w	800b088 <nan>
 800ad00:	00000000 	.word	0x00000000
 800ad04:	fff00000 	.word	0xfff00000
 800ad08:	0800b0d8 	.word	0x0800b0d8
 800ad0c:	00000000 	.word	0x00000000

0800ad10 <__ieee754_log>:
 800ad10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad14:	ec51 0b10 	vmov	r0, r1, d0
 800ad18:	ed2d 8b04 	vpush	{d8-d9}
 800ad1c:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800ad20:	b083      	sub	sp, #12
 800ad22:	460d      	mov	r5, r1
 800ad24:	da29      	bge.n	800ad7a <__ieee754_log+0x6a>
 800ad26:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ad2a:	4303      	orrs	r3, r0
 800ad2c:	ee10 2a10 	vmov	r2, s0
 800ad30:	d10c      	bne.n	800ad4c <__ieee754_log+0x3c>
 800ad32:	49cf      	ldr	r1, [pc, #828]	; (800b070 <__ieee754_log+0x360>)
 800ad34:	2200      	movs	r2, #0
 800ad36:	2300      	movs	r3, #0
 800ad38:	2000      	movs	r0, #0
 800ad3a:	f7f5 fd53 	bl	80007e4 <__aeabi_ddiv>
 800ad3e:	ec41 0b10 	vmov	d0, r0, r1
 800ad42:	b003      	add	sp, #12
 800ad44:	ecbd 8b04 	vpop	{d8-d9}
 800ad48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad4c:	2900      	cmp	r1, #0
 800ad4e:	da05      	bge.n	800ad5c <__ieee754_log+0x4c>
 800ad50:	460b      	mov	r3, r1
 800ad52:	f7f5 fa65 	bl	8000220 <__aeabi_dsub>
 800ad56:	2200      	movs	r2, #0
 800ad58:	2300      	movs	r3, #0
 800ad5a:	e7ee      	b.n	800ad3a <__ieee754_log+0x2a>
 800ad5c:	4bc5      	ldr	r3, [pc, #788]	; (800b074 <__ieee754_log+0x364>)
 800ad5e:	2200      	movs	r2, #0
 800ad60:	f7f5 fc16 	bl	8000590 <__aeabi_dmul>
 800ad64:	f06f 0335 	mvn.w	r3, #53	; 0x35
 800ad68:	460d      	mov	r5, r1
 800ad6a:	4ac3      	ldr	r2, [pc, #780]	; (800b078 <__ieee754_log+0x368>)
 800ad6c:	4295      	cmp	r5, r2
 800ad6e:	dd06      	ble.n	800ad7e <__ieee754_log+0x6e>
 800ad70:	4602      	mov	r2, r0
 800ad72:	460b      	mov	r3, r1
 800ad74:	f7f5 fa56 	bl	8000224 <__adddf3>
 800ad78:	e7e1      	b.n	800ad3e <__ieee754_log+0x2e>
 800ad7a:	2300      	movs	r3, #0
 800ad7c:	e7f5      	b.n	800ad6a <__ieee754_log+0x5a>
 800ad7e:	152c      	asrs	r4, r5, #20
 800ad80:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800ad84:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800ad88:	441c      	add	r4, r3
 800ad8a:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 800ad8e:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 800ad92:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ad96:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 800ad9a:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 800ad9e:	ea42 0105 	orr.w	r1, r2, r5
 800ada2:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800ada6:	2200      	movs	r2, #0
 800ada8:	4bb4      	ldr	r3, [pc, #720]	; (800b07c <__ieee754_log+0x36c>)
 800adaa:	f7f5 fa39 	bl	8000220 <__aeabi_dsub>
 800adae:	1cab      	adds	r3, r5, #2
 800adb0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800adb4:	2b02      	cmp	r3, #2
 800adb6:	4682      	mov	sl, r0
 800adb8:	468b      	mov	fp, r1
 800adba:	f04f 0200 	mov.w	r2, #0
 800adbe:	dc53      	bgt.n	800ae68 <__ieee754_log+0x158>
 800adc0:	2300      	movs	r3, #0
 800adc2:	f7f5 fe4d 	bl	8000a60 <__aeabi_dcmpeq>
 800adc6:	b1d0      	cbz	r0, 800adfe <__ieee754_log+0xee>
 800adc8:	2c00      	cmp	r4, #0
 800adca:	f000 8122 	beq.w	800b012 <__ieee754_log+0x302>
 800adce:	4620      	mov	r0, r4
 800add0:	f7f5 fb74 	bl	80004bc <__aeabi_i2d>
 800add4:	a390      	add	r3, pc, #576	; (adr r3, 800b018 <__ieee754_log+0x308>)
 800add6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adda:	4606      	mov	r6, r0
 800addc:	460f      	mov	r7, r1
 800adde:	f7f5 fbd7 	bl	8000590 <__aeabi_dmul>
 800ade2:	a38f      	add	r3, pc, #572	; (adr r3, 800b020 <__ieee754_log+0x310>)
 800ade4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ade8:	4604      	mov	r4, r0
 800adea:	460d      	mov	r5, r1
 800adec:	4630      	mov	r0, r6
 800adee:	4639      	mov	r1, r7
 800adf0:	f7f5 fbce 	bl	8000590 <__aeabi_dmul>
 800adf4:	4602      	mov	r2, r0
 800adf6:	460b      	mov	r3, r1
 800adf8:	4620      	mov	r0, r4
 800adfa:	4629      	mov	r1, r5
 800adfc:	e7ba      	b.n	800ad74 <__ieee754_log+0x64>
 800adfe:	a38a      	add	r3, pc, #552	; (adr r3, 800b028 <__ieee754_log+0x318>)
 800ae00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae04:	4650      	mov	r0, sl
 800ae06:	4659      	mov	r1, fp
 800ae08:	f7f5 fbc2 	bl	8000590 <__aeabi_dmul>
 800ae0c:	4602      	mov	r2, r0
 800ae0e:	460b      	mov	r3, r1
 800ae10:	2000      	movs	r0, #0
 800ae12:	499b      	ldr	r1, [pc, #620]	; (800b080 <__ieee754_log+0x370>)
 800ae14:	f7f5 fa04 	bl	8000220 <__aeabi_dsub>
 800ae18:	4652      	mov	r2, sl
 800ae1a:	4606      	mov	r6, r0
 800ae1c:	460f      	mov	r7, r1
 800ae1e:	465b      	mov	r3, fp
 800ae20:	4650      	mov	r0, sl
 800ae22:	4659      	mov	r1, fp
 800ae24:	f7f5 fbb4 	bl	8000590 <__aeabi_dmul>
 800ae28:	4602      	mov	r2, r0
 800ae2a:	460b      	mov	r3, r1
 800ae2c:	4630      	mov	r0, r6
 800ae2e:	4639      	mov	r1, r7
 800ae30:	f7f5 fbae 	bl	8000590 <__aeabi_dmul>
 800ae34:	4606      	mov	r6, r0
 800ae36:	460f      	mov	r7, r1
 800ae38:	b914      	cbnz	r4, 800ae40 <__ieee754_log+0x130>
 800ae3a:	4632      	mov	r2, r6
 800ae3c:	463b      	mov	r3, r7
 800ae3e:	e0a2      	b.n	800af86 <__ieee754_log+0x276>
 800ae40:	4620      	mov	r0, r4
 800ae42:	f7f5 fb3b 	bl	80004bc <__aeabi_i2d>
 800ae46:	a374      	add	r3, pc, #464	; (adr r3, 800b018 <__ieee754_log+0x308>)
 800ae48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae4c:	4680      	mov	r8, r0
 800ae4e:	4689      	mov	r9, r1
 800ae50:	f7f5 fb9e 	bl	8000590 <__aeabi_dmul>
 800ae54:	a372      	add	r3, pc, #456	; (adr r3, 800b020 <__ieee754_log+0x310>)
 800ae56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae5a:	4604      	mov	r4, r0
 800ae5c:	460d      	mov	r5, r1
 800ae5e:	4640      	mov	r0, r8
 800ae60:	4649      	mov	r1, r9
 800ae62:	f7f5 fb95 	bl	8000590 <__aeabi_dmul>
 800ae66:	e0a7      	b.n	800afb8 <__ieee754_log+0x2a8>
 800ae68:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ae6c:	f7f5 f9da 	bl	8000224 <__adddf3>
 800ae70:	4602      	mov	r2, r0
 800ae72:	460b      	mov	r3, r1
 800ae74:	4650      	mov	r0, sl
 800ae76:	4659      	mov	r1, fp
 800ae78:	f7f5 fcb4 	bl	80007e4 <__aeabi_ddiv>
 800ae7c:	ec41 0b18 	vmov	d8, r0, r1
 800ae80:	4620      	mov	r0, r4
 800ae82:	f7f5 fb1b 	bl	80004bc <__aeabi_i2d>
 800ae86:	ec53 2b18 	vmov	r2, r3, d8
 800ae8a:	ec41 0b19 	vmov	d9, r0, r1
 800ae8e:	ec51 0b18 	vmov	r0, r1, d8
 800ae92:	f7f5 fb7d 	bl	8000590 <__aeabi_dmul>
 800ae96:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 800ae9a:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 800ae9e:	9301      	str	r3, [sp, #4]
 800aea0:	4602      	mov	r2, r0
 800aea2:	460b      	mov	r3, r1
 800aea4:	4680      	mov	r8, r0
 800aea6:	4689      	mov	r9, r1
 800aea8:	f7f5 fb72 	bl	8000590 <__aeabi_dmul>
 800aeac:	a360      	add	r3, pc, #384	; (adr r3, 800b030 <__ieee754_log+0x320>)
 800aeae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aeb2:	4606      	mov	r6, r0
 800aeb4:	460f      	mov	r7, r1
 800aeb6:	f7f5 fb6b 	bl	8000590 <__aeabi_dmul>
 800aeba:	a35f      	add	r3, pc, #380	; (adr r3, 800b038 <__ieee754_log+0x328>)
 800aebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aec0:	f7f5 f9b0 	bl	8000224 <__adddf3>
 800aec4:	4632      	mov	r2, r6
 800aec6:	463b      	mov	r3, r7
 800aec8:	f7f5 fb62 	bl	8000590 <__aeabi_dmul>
 800aecc:	a35c      	add	r3, pc, #368	; (adr r3, 800b040 <__ieee754_log+0x330>)
 800aece:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aed2:	f7f5 f9a7 	bl	8000224 <__adddf3>
 800aed6:	4632      	mov	r2, r6
 800aed8:	463b      	mov	r3, r7
 800aeda:	f7f5 fb59 	bl	8000590 <__aeabi_dmul>
 800aede:	a35a      	add	r3, pc, #360	; (adr r3, 800b048 <__ieee754_log+0x338>)
 800aee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aee4:	f7f5 f99e 	bl	8000224 <__adddf3>
 800aee8:	4642      	mov	r2, r8
 800aeea:	464b      	mov	r3, r9
 800aeec:	f7f5 fb50 	bl	8000590 <__aeabi_dmul>
 800aef0:	a357      	add	r3, pc, #348	; (adr r3, 800b050 <__ieee754_log+0x340>)
 800aef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aef6:	4680      	mov	r8, r0
 800aef8:	4689      	mov	r9, r1
 800aefa:	4630      	mov	r0, r6
 800aefc:	4639      	mov	r1, r7
 800aefe:	f7f5 fb47 	bl	8000590 <__aeabi_dmul>
 800af02:	a355      	add	r3, pc, #340	; (adr r3, 800b058 <__ieee754_log+0x348>)
 800af04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af08:	f7f5 f98c 	bl	8000224 <__adddf3>
 800af0c:	4632      	mov	r2, r6
 800af0e:	463b      	mov	r3, r7
 800af10:	f7f5 fb3e 	bl	8000590 <__aeabi_dmul>
 800af14:	a352      	add	r3, pc, #328	; (adr r3, 800b060 <__ieee754_log+0x350>)
 800af16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af1a:	f7f5 f983 	bl	8000224 <__adddf3>
 800af1e:	4632      	mov	r2, r6
 800af20:	463b      	mov	r3, r7
 800af22:	f7f5 fb35 	bl	8000590 <__aeabi_dmul>
 800af26:	460b      	mov	r3, r1
 800af28:	4602      	mov	r2, r0
 800af2a:	4649      	mov	r1, r9
 800af2c:	4640      	mov	r0, r8
 800af2e:	f7f5 f979 	bl	8000224 <__adddf3>
 800af32:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800af36:	9b01      	ldr	r3, [sp, #4]
 800af38:	3551      	adds	r5, #81	; 0x51
 800af3a:	431d      	orrs	r5, r3
 800af3c:	2d00      	cmp	r5, #0
 800af3e:	4680      	mov	r8, r0
 800af40:	4689      	mov	r9, r1
 800af42:	dd48      	ble.n	800afd6 <__ieee754_log+0x2c6>
 800af44:	4b4e      	ldr	r3, [pc, #312]	; (800b080 <__ieee754_log+0x370>)
 800af46:	2200      	movs	r2, #0
 800af48:	4650      	mov	r0, sl
 800af4a:	4659      	mov	r1, fp
 800af4c:	f7f5 fb20 	bl	8000590 <__aeabi_dmul>
 800af50:	4652      	mov	r2, sl
 800af52:	465b      	mov	r3, fp
 800af54:	f7f5 fb1c 	bl	8000590 <__aeabi_dmul>
 800af58:	4602      	mov	r2, r0
 800af5a:	460b      	mov	r3, r1
 800af5c:	4606      	mov	r6, r0
 800af5e:	460f      	mov	r7, r1
 800af60:	4640      	mov	r0, r8
 800af62:	4649      	mov	r1, r9
 800af64:	f7f5 f95e 	bl	8000224 <__adddf3>
 800af68:	ec53 2b18 	vmov	r2, r3, d8
 800af6c:	f7f5 fb10 	bl	8000590 <__aeabi_dmul>
 800af70:	4680      	mov	r8, r0
 800af72:	4689      	mov	r9, r1
 800af74:	b964      	cbnz	r4, 800af90 <__ieee754_log+0x280>
 800af76:	4602      	mov	r2, r0
 800af78:	460b      	mov	r3, r1
 800af7a:	4630      	mov	r0, r6
 800af7c:	4639      	mov	r1, r7
 800af7e:	f7f5 f94f 	bl	8000220 <__aeabi_dsub>
 800af82:	4602      	mov	r2, r0
 800af84:	460b      	mov	r3, r1
 800af86:	4650      	mov	r0, sl
 800af88:	4659      	mov	r1, fp
 800af8a:	f7f5 f949 	bl	8000220 <__aeabi_dsub>
 800af8e:	e6d6      	b.n	800ad3e <__ieee754_log+0x2e>
 800af90:	a321      	add	r3, pc, #132	; (adr r3, 800b018 <__ieee754_log+0x308>)
 800af92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af96:	ec51 0b19 	vmov	r0, r1, d9
 800af9a:	f7f5 faf9 	bl	8000590 <__aeabi_dmul>
 800af9e:	a320      	add	r3, pc, #128	; (adr r3, 800b020 <__ieee754_log+0x310>)
 800afa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afa4:	4604      	mov	r4, r0
 800afa6:	460d      	mov	r5, r1
 800afa8:	ec51 0b19 	vmov	r0, r1, d9
 800afac:	f7f5 faf0 	bl	8000590 <__aeabi_dmul>
 800afb0:	4642      	mov	r2, r8
 800afb2:	464b      	mov	r3, r9
 800afb4:	f7f5 f936 	bl	8000224 <__adddf3>
 800afb8:	4602      	mov	r2, r0
 800afba:	460b      	mov	r3, r1
 800afbc:	4630      	mov	r0, r6
 800afbe:	4639      	mov	r1, r7
 800afc0:	f7f5 f92e 	bl	8000220 <__aeabi_dsub>
 800afc4:	4652      	mov	r2, sl
 800afc6:	465b      	mov	r3, fp
 800afc8:	f7f5 f92a 	bl	8000220 <__aeabi_dsub>
 800afcc:	4602      	mov	r2, r0
 800afce:	460b      	mov	r3, r1
 800afd0:	4620      	mov	r0, r4
 800afd2:	4629      	mov	r1, r5
 800afd4:	e7d9      	b.n	800af8a <__ieee754_log+0x27a>
 800afd6:	4602      	mov	r2, r0
 800afd8:	460b      	mov	r3, r1
 800afda:	4650      	mov	r0, sl
 800afdc:	4659      	mov	r1, fp
 800afde:	f7f5 f91f 	bl	8000220 <__aeabi_dsub>
 800afe2:	ec53 2b18 	vmov	r2, r3, d8
 800afe6:	f7f5 fad3 	bl	8000590 <__aeabi_dmul>
 800afea:	4606      	mov	r6, r0
 800afec:	460f      	mov	r7, r1
 800afee:	2c00      	cmp	r4, #0
 800aff0:	f43f af23 	beq.w	800ae3a <__ieee754_log+0x12a>
 800aff4:	a308      	add	r3, pc, #32	; (adr r3, 800b018 <__ieee754_log+0x308>)
 800aff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800affa:	ec51 0b19 	vmov	r0, r1, d9
 800affe:	f7f5 fac7 	bl	8000590 <__aeabi_dmul>
 800b002:	a307      	add	r3, pc, #28	; (adr r3, 800b020 <__ieee754_log+0x310>)
 800b004:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b008:	4604      	mov	r4, r0
 800b00a:	460d      	mov	r5, r1
 800b00c:	ec51 0b19 	vmov	r0, r1, d9
 800b010:	e727      	b.n	800ae62 <__ieee754_log+0x152>
 800b012:	ed9f 0b15 	vldr	d0, [pc, #84]	; 800b068 <__ieee754_log+0x358>
 800b016:	e694      	b.n	800ad42 <__ieee754_log+0x32>
 800b018:	fee00000 	.word	0xfee00000
 800b01c:	3fe62e42 	.word	0x3fe62e42
 800b020:	35793c76 	.word	0x35793c76
 800b024:	3dea39ef 	.word	0x3dea39ef
 800b028:	55555555 	.word	0x55555555
 800b02c:	3fd55555 	.word	0x3fd55555
 800b030:	df3e5244 	.word	0xdf3e5244
 800b034:	3fc2f112 	.word	0x3fc2f112
 800b038:	96cb03de 	.word	0x96cb03de
 800b03c:	3fc74664 	.word	0x3fc74664
 800b040:	94229359 	.word	0x94229359
 800b044:	3fd24924 	.word	0x3fd24924
 800b048:	55555593 	.word	0x55555593
 800b04c:	3fe55555 	.word	0x3fe55555
 800b050:	d078c69f 	.word	0xd078c69f
 800b054:	3fc39a09 	.word	0x3fc39a09
 800b058:	1d8e78af 	.word	0x1d8e78af
 800b05c:	3fcc71c5 	.word	0x3fcc71c5
 800b060:	9997fa04 	.word	0x9997fa04
 800b064:	3fd99999 	.word	0x3fd99999
	...
 800b070:	c3500000 	.word	0xc3500000
 800b074:	43500000 	.word	0x43500000
 800b078:	7fefffff 	.word	0x7fefffff
 800b07c:	3ff00000 	.word	0x3ff00000
 800b080:	3fe00000 	.word	0x3fe00000
 800b084:	00000000 	.word	0x00000000

0800b088 <nan>:
 800b088:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800b090 <nan+0x8>
 800b08c:	4770      	bx	lr
 800b08e:	bf00      	nop
 800b090:	00000000 	.word	0x00000000
 800b094:	7ff80000 	.word	0x7ff80000

0800b098 <_init>:
 800b098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b09a:	bf00      	nop
 800b09c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b09e:	bc08      	pop	{r3}
 800b0a0:	469e      	mov	lr, r3
 800b0a2:	4770      	bx	lr

0800b0a4 <_fini>:
 800b0a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0a6:	bf00      	nop
 800b0a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b0aa:	bc08      	pop	{r3}
 800b0ac:	469e      	mov	lr, r3
 800b0ae:	4770      	bx	lr
