{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699262860308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699262860308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 06 16:27:40 2023 " "Processing started: Mon Nov 06 16:27:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699262860308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262860308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mini_project_Ball -c Mini_project_Ball " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mini_project_Ball -c Mini_project_Ball" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262860309 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699262860679 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699262860679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-logic " "Found design unit 1: spi_master-logic" {  } { { "spi_master.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/spi_master.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699262873123 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "spi_master.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/spi_master.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699262873123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262873123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pmod_accelerometer_adxl345.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pmod_accelerometer_adxl345.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pmod_accelerometer_adxl345-behavior " "Found design unit 1: pmod_accelerometer_adxl345-behavior" {  } { { "pmod_accelerometer_adxl345.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/pmod_accelerometer_adxl345.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699262873125 ""} { "Info" "ISGN_ENTITY_NAME" "1 pmod_accelerometer_adxl345 " "Found entity 1: pmod_accelerometer_adxl345" {  } { { "pmod_accelerometer_adxl345.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/pmod_accelerometer_adxl345.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699262873125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262873125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mini_project_ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mini_project_ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mini_project_Ball-MAX_10 " "Found design unit 1: Mini_project_Ball-MAX_10" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699262873127 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mini_project_Ball " "Found entity 1: Mini_project_Ball" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699262873127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262873127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgapll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vgapll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vgapll-SYN " "Found design unit 1: vgapll-SYN" {  } { { "VGAPLL.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/VGAPLL.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699262873129 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGAPLL " "Found entity 1: VGAPLL" {  } { { "VGAPLL.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/VGAPLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699262873129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262873129 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mini_project_Ball " "Elaborating entity \"Mini_project_Ball\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699262873167 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LED_1 Mini_project_Ball.vhd(28) " "VHDL Signal Declaration warning at Mini_project_Ball.vhd(28): used explicit default value for signal \"LED_1\" because signal was never assigned a value" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1699262873168 "|Mini_project_Ball"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selec Mini_project_Ball.vhd(37) " "Verilog HDL or VHDL warning at Mini_project_Ball.vhd(37): object \"selec\" assigned a value but never read" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699262873168 "|Mini_project_Ball"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zzz Mini_project_Ball.vhd(55) " "Verilog HDL or VHDL warning at Mini_project_Ball.vhd(55): object \"zzz\" assigned a value but never read" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699262873168 "|Mini_project_Ball"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Seclector Mini_project_Ball.vhd(93) " "VHDL Process Statement warning at Mini_project_Ball.vhd(93): signal \"Seclector\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699262873169 "|Mini_project_Ball"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "R Mini_project_Ball.vhd(242) " "VHDL Variable Declaration warning at Mini_project_Ball.vhd(242): used initial value expression for variable \"R\" because variable was never assigned a value" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 242 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1699262873171 "|Mini_project_Ball"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slope_x Mini_project_Ball.vhd(394) " "VHDL Process Statement warning at Mini_project_Ball.vhd(394): signal \"slope_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 394 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699262873172 "|Mini_project_Ball"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slope_y Mini_project_Ball.vhd(394) " "VHDL Process Statement warning at Mini_project_Ball.vhd(394): signal \"slope_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 394 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699262873172 "|Mini_project_Ball"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "win_1 Mini_project_Ball.vhd(239) " "VHDL Process Statement warning at Mini_project_Ball.vhd(239): inferring latch(es) for signal or variable \"win_1\", which holds its previous value in one or more paths through the process" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 239 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699262873173 "|Mini_project_Ball"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "win_2 Mini_project_Ball.vhd(239) " "VHDL Process Statement warning at Mini_project_Ball.vhd(239): inferring latch(es) for signal or variable \"win_2\", which holds its previous value in one or more paths through the process" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 239 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699262873173 "|Mini_project_Ball"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "win_3 Mini_project_Ball.vhd(239) " "VHDL Process Statement warning at Mini_project_Ball.vhd(239): inferring latch(es) for signal or variable \"win_3\", which holds its previous value in one or more paths through the process" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 239 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699262873173 "|Mini_project_Ball"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "str Mini_project_Ball.vhd(239) " "VHDL Process Statement warning at Mini_project_Ball.vhd(239): inferring latch(es) for signal or variable \"str\", which holds its previous value in one or more paths through the process" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 239 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699262873173 "|Mini_project_Ball"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count Mini_project_Ball.vhd(239) " "VHDL Process Statement warning at Mini_project_Ball.vhd(239): inferring latch(es) for signal or variable \"count\", which holds its previous value in one or more paths through the process" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 239 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699262873174 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "win_3 Mini_project_Ball.vhd(275) " "Inferred latch for \"win_3\" at Mini_project_Ball.vhd(275)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262873185 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "win_2 Mini_project_Ball.vhd(275) " "Inferred latch for \"win_2\" at Mini_project_Ball.vhd(275)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262873185 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "win_1 Mini_project_Ball.vhd(275) " "Inferred latch for \"win_1\" at Mini_project_Ball.vhd(275)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262873185 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] Mini_project_Ball.vhd(275) " "Inferred latch for \"count\[0\]\" at Mini_project_Ball.vhd(275)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262873185 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] Mini_project_Ball.vhd(275) " "Inferred latch for \"count\[1\]\" at Mini_project_Ball.vhd(275)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262873186 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] Mini_project_Ball.vhd(275) " "Inferred latch for \"count\[2\]\" at Mini_project_Ball.vhd(275)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262873186 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] Mini_project_Ball.vhd(275) " "Inferred latch for \"count\[3\]\" at Mini_project_Ball.vhd(275)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262873186 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] Mini_project_Ball.vhd(275) " "Inferred latch for \"count\[4\]\" at Mini_project_Ball.vhd(275)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262873186 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] Mini_project_Ball.vhd(275) " "Inferred latch for \"count\[5\]\" at Mini_project_Ball.vhd(275)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262873186 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] Mini_project_Ball.vhd(275) " "Inferred latch for \"count\[6\]\" at Mini_project_Ball.vhd(275)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262873186 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] Mini_project_Ball.vhd(275) " "Inferred latch for \"count\[7\]\" at Mini_project_Ball.vhd(275)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262873186 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[8\] Mini_project_Ball.vhd(275) " "Inferred latch for \"count\[8\]\" at Mini_project_Ball.vhd(275)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262873186 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[9\] Mini_project_Ball.vhd(275) " "Inferred latch for \"count\[9\]\" at Mini_project_Ball.vhd(275)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262873187 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[10\] Mini_project_Ball.vhd(275) " "Inferred latch for \"count\[10\]\" at Mini_project_Ball.vhd(275)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262873187 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[11\] Mini_project_Ball.vhd(275) " "Inferred latch for \"count\[11\]\" at Mini_project_Ball.vhd(275)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262873187 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[12\] Mini_project_Ball.vhd(275) " "Inferred latch for \"count\[12\]\" at Mini_project_Ball.vhd(275)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262873187 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[13\] Mini_project_Ball.vhd(275) " "Inferred latch for \"count\[13\]\" at Mini_project_Ball.vhd(275)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262873187 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[14\] Mini_project_Ball.vhd(275) " "Inferred latch for \"count\[14\]\" at Mini_project_Ball.vhd(275)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262873187 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[15\] Mini_project_Ball.vhd(275) " "Inferred latch for \"count\[15\]\" at Mini_project_Ball.vhd(275)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262873187 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[16\] Mini_project_Ball.vhd(275) " "Inferred latch for \"count\[16\]\" at Mini_project_Ball.vhd(275)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262873187 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[17\] Mini_project_Ball.vhd(275) " "Inferred latch for \"count\[17\]\" at Mini_project_Ball.vhd(275)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262873188 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[18\] Mini_project_Ball.vhd(275) " "Inferred latch for \"count\[18\]\" at Mini_project_Ball.vhd(275)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262873188 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[19\] Mini_project_Ball.vhd(275) " "Inferred latch for \"count\[19\]\" at Mini_project_Ball.vhd(275)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262873188 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[20\] Mini_project_Ball.vhd(275) " "Inferred latch for \"count\[20\]\" at Mini_project_Ball.vhd(275)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262873188 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[21\] Mini_project_Ball.vhd(275) " "Inferred latch for \"count\[21\]\" at Mini_project_Ball.vhd(275)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262873188 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[22\] Mini_project_Ball.vhd(275) " "Inferred latch for \"count\[22\]\" at Mini_project_Ball.vhd(275)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262873188 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[23\] Mini_project_Ball.vhd(275) " "Inferred latch for \"count\[23\]\" at Mini_project_Ball.vhd(275)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262873188 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[24\] Mini_project_Ball.vhd(275) " "Inferred latch for \"count\[24\]\" at Mini_project_Ball.vhd(275)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262873188 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[25\] Mini_project_Ball.vhd(275) " "Inferred latch for \"count\[25\]\" at Mini_project_Ball.vhd(275)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262873188 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[26\] Mini_project_Ball.vhd(275) " "Inferred latch for \"count\[26\]\" at Mini_project_Ball.vhd(275)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262873189 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[27\] Mini_project_Ball.vhd(275) " "Inferred latch for \"count\[27\]\" at Mini_project_Ball.vhd(275)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262873189 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[28\] Mini_project_Ball.vhd(275) " "Inferred latch for \"count\[28\]\" at Mini_project_Ball.vhd(275)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262873189 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[29\] Mini_project_Ball.vhd(275) " "Inferred latch for \"count\[29\]\" at Mini_project_Ball.vhd(275)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262873189 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[30\] Mini_project_Ball.vhd(275) " "Inferred latch for \"count\[30\]\" at Mini_project_Ball.vhd(275)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262873189 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[31\] Mini_project_Ball.vhd(275) " "Inferred latch for \"count\[31\]\" at Mini_project_Ball.vhd(275)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262873189 "|Mini_project_Ball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "str Mini_project_Ball.vhd(275) " "Inferred latch for \"str\" at Mini_project_Ball.vhd(275)" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262873189 "|Mini_project_Ball"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pmod_accelerometer_adxl345 pmod_accelerometer_adxl345:pmod_accelerometer " "Elaborating entity \"pmod_accelerometer_adxl345\" for hierarchy \"pmod_accelerometer_adxl345:pmod_accelerometer\"" {  } { { "Mini_project_Ball.vhd" "pmod_accelerometer" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699262873234 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n pmod_accelerometer_adxl345.vhd(97) " "VHDL Process Statement warning at pmod_accelerometer_adxl345.vhd(97): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pmod_accelerometer_adxl345.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/pmod_accelerometer_adxl345.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699262873238 "|Mini_project_Ball|pmod_accelerometer_adxl345:pmod_accelerometer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master pmod_accelerometer_adxl345:pmod_accelerometer\|spi_master:spi_master_0 " "Elaborating entity \"spi_master\" for hierarchy \"pmod_accelerometer_adxl345:pmod_accelerometer\|spi_master:spi_master_0\"" {  } { { "pmod_accelerometer_adxl345.vhd" "spi_master_0" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/pmod_accelerometer_adxl345.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699262873239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAPLL VGAPLL:pll " "Elaborating entity \"VGAPLL\" for hierarchy \"VGAPLL:pll\"" {  } { { "Mini_project_Ball.vhd" "pll" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699262873251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGAPLL:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGAPLL:pll\|altpll:altpll_component\"" {  } { { "VGAPLL.vhd" "altpll_component" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/VGAPLL.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699262873283 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGAPLL:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGAPLL:pll\|altpll:altpll_component\"" {  } { { "VGAPLL.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/VGAPLL.vhd" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699262873285 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGAPLL:pll\|altpll:altpll_component " "Instantiated megafunction \"VGAPLL:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 125 " "Parameter \"clk0_divide_by\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 63 " "Parameter \"clk0_multiply_by\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=VGAPLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=VGAPLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262873285 ""}  } { { "VGAPLL.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/VGAPLL.vhd" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699262873285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vgapll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vgapll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGAPLL_altpll " "Found entity 1: VGAPLL_altpll" {  } { { "db/vgapll_altpll.v" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/db/vgapll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699262873340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262873340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAPLL_altpll VGAPLL:pll\|altpll:altpll_component\|VGAPLL_altpll:auto_generated " "Elaborating entity \"VGAPLL_altpll\" for hierarchy \"VGAPLL:pll\|altpll:altpll_component\|VGAPLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699262873341 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "Mini_project_Ball.vhd" "Mult0" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 394 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699262874398 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "Mini_project_Ball.vhd" "Mult1" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 394 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699262874398 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1699262874398 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 394 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699262874435 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262874436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262874436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262874436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262874436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262874436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262874436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262874436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262874436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699262874436 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 394 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699262874436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fgs " "Found entity 1: mult_fgs" {  } { { "db/mult_fgs.tdf" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/db/mult_fgs.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699262874477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262874477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "win_3 " "Latch win_3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA YY\[8\] " "Ports D and ENA on the latch are fed by the same signal YY\[8\]" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262874793 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262874793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "win_1 " "Latch win_1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA win_1 " "Ports D and ENA on the latch are fed by the same signal win_1" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262874793 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 243 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262874793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "win_2 " "Latch win_2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA XX\[7\] " "Ports D and ENA on the latch are fed by the same signal XX\[7\]" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 94 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262874793 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262874793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "str " "Latch str has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[0\] " "Ports D and ENA on the latch are fed by the same signal count\[0\]" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262874793 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 250 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262874793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[0\] " "Latch count\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262874793 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262874793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[12\] " "Latch count\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262874793 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262874793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[13\] " "Latch count\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262874793 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262874793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[15\] " "Latch count\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262874794 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262874794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[18\] " "Latch count\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262874794 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262874794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[11\] " "Latch count\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262874794 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262874794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[10\] " "Latch count\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262874794 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262874794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[9\] " "Latch count\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262874794 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262874794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[8\] " "Latch count\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262874794 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262874794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[7\] " "Latch count\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262874794 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262874794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[6\] " "Latch count\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262874794 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262874794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[5\] " "Latch count\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262874795 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262874795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[4\] " "Latch count\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262874795 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262874795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[3\] " "Latch count\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262874795 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262874795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[2\] " "Latch count\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262874795 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262874795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[1\] " "Latch count\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262874795 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262874795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[31\] " "Latch count\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262874795 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262874795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[30\] " "Latch count\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262874795 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262874795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[29\] " "Latch count\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262874795 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262874795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[28\] " "Latch count\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262874795 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262874795 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[27\] " "Latch count\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262874796 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262874796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[26\] " "Latch count\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262874796 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262874796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[25\] " "Latch count\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262874796 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262874796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[24\] " "Latch count\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262874796 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262874796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[23\] " "Latch count\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262874796 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262874796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[22\] " "Latch count\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262874796 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262874796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[21\] " "Latch count\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262874796 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262874796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[20\] " "Latch count\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262874796 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262874796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[19\] " "Latch count\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262874797 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262874797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[17\] " "Latch count\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262874797 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262874797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[16\] " "Latch count\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262874797 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262874797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[14\] " "Latch count\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699262874797 ""}  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 275 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699262874797 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 12 -1 0 } } { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 15 -1 0 } } { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 14 -1 0 } } { "spi_master.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/spi_master.vhd" 68 -1 0 } } { "spi_master.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/spi_master.vhd" 48 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1699262874801 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1699262874801 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_1 GND " "Pin \"LED_1\" is stuck at GND" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699262875299 "|Mini_project_Ball|LED_1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1699262875299 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699262875427 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699262876990 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699262876990 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Seclector\[0\] " "No output dependent on input pin \"Seclector\[0\]\"" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699262877093 "|Mini_project_Ball|Seclector[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Seclector\[1\] " "No output dependent on input pin \"Seclector\[1\]\"" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699262877093 "|Mini_project_Ball|Seclector[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Seclector\[2\] " "No output dependent on input pin \"Seclector\[2\]\"" {  } { { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699262877093 "|Mini_project_Ball|Seclector[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1699262877093 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "983 " "Implemented 983 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699262877093 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699262877093 ""} { "Info" "ICUT_CUT_TM_LCELLS" "950 " "Implemented 950 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699262877093 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1699262877093 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1699262877093 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699262877093 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 92 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 92 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699262877135 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 06 16:27:57 2023 " "Processing ended: Mon Nov 06 16:27:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699262877135 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699262877135 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699262877135 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699262877135 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1699262878552 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699262878552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 06 16:27:58 2023 " "Processing started: Mon Nov 06 16:27:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699262878552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1699262878552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Mini_project_Ball -c Mini_project_Ball " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Mini_project_Ball -c Mini_project_Ball" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1699262878552 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1699262878648 ""}
{ "Info" "0" "" "Project  = Mini_project_Ball" {  } {  } 0 0 "Project  = Mini_project_Ball" 0 0 "Fitter" 0 0 1699262878649 ""}
{ "Info" "0" "" "Revision = Mini_project_Ball" {  } {  } 0 0 "Revision = Mini_project_Ball" 0 0 "Fitter" 0 0 1699262878649 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1699262878752 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1699262878752 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Mini_project_Ball 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Mini_project_Ball\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1699262878766 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1699262878814 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1699262878814 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VGAPLL:pll\|altpll:altpll_component\|VGAPLL_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"VGAPLL:pll\|altpll:altpll_component\|VGAPLL_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGAPLL:pll\|altpll:altpll_component\|VGAPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 63 125 0 0 " "Implementing clock multiplication of 63, clock division of 125, and phase shift of 0 degrees (0 ps) for VGAPLL:pll\|altpll:altpll_component\|VGAPLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/vgapll_altpll.v" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/db/vgapll_altpll.v" 47 -1 0 } } { "" "" { Generic "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1699262878910 ""}  } { { "db/vgapll_altpll.v" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/db/vgapll_altpll.v" 47 -1 0 } } { "" "" { Generic "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1699262878910 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1699262879098 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1699262879105 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699262879195 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699262879195 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699262879195 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699262879195 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699262879195 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699262879195 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699262879195 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699262879195 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699262879195 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699262879195 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699262879195 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699262879195 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699262879195 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1699262879195 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/" { { 0 { 0 ""} 0 1797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699262879199 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/" { { 0 { 0 ""} 0 1799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699262879199 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/" { { 0 { 0 ""} 0 1801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699262879199 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/" { { 0 { 0 ""} 0 1803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699262879199 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/" { { 0 { 0 ""} 0 1805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699262879199 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/" { { 0 { 0 ""} 0 1807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699262879199 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/" { { 0 { 0 ""} 0 1809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699262879199 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/" { { 0 { 0 ""} 0 1811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699262879199 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1699262879199 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1699262879200 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1699262879200 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1699262879200 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1699262879200 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1699262879201 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "36 " "The Timing Analyzer is analyzing 36 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1699262880406 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Mini_project_Ball.sdc " "Synopsys Design Constraints File file not found: 'Mini_project_Ball.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1699262880407 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1699262880408 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1699262880410 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1699262880422 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1699262880423 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1699262880424 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGAPLL:pll\|altpll:altpll_component\|VGAPLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node VGAPLL:pll\|altpll:altpll_component\|VGAPLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1699262880523 ""}  } { { "db/vgapll_altpll.v" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/db/vgapll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699262880523 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1699262881062 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1699262881063 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1699262881064 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699262881065 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699262881067 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1699262881069 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1699262881152 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1699262881153 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1699262881153 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cleargame " "Node \"cleargame\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cleargame" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699262881323 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1699262881323 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699262881323 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1699262881332 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1699262883215 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699262883538 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1699262883575 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1699262887449 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699262887449 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1699262888112 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X45_Y33 X55_Y43 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43" {  } { { "loc" "" { Generic "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43"} { { 12 { 0 ""} 45 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1699262890574 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1699262890574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1699262892740 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1699262892740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699262892743 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.43 " "Total time spent on timing analysis during the Fitter is 1.43 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1699262892981 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1699262892993 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1699262893765 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1699262893766 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1699262894756 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699262895992 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1699262896392 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "8 MAX 10 " "8 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Seclector\[0\] 3.3-V LVTTL A14 " "Pin Seclector\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Seclector[0] } } } { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Seclector\[0\]" } } } } { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1699262896403 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Seclector\[1\] 3.3-V LVTTL B14 " "Pin Seclector\[1\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Seclector[1] } } } { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Seclector\[1\]" } } } } { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1699262896403 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Seclector\[2\] 3.3-V LVTTL F15 " "Pin Seclector\[2\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Seclector[2] } } } { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Seclector\[2\]" } } } } { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1699262896403 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mosi 3.3-V LVTTL V11 " "Pin mosi uses I/O standard 3.3-V LVTTL at V11" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { mosi } } } { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mosi" } } } } { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1699262896403 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 3.3-V LVTTL B8 " "Pin rst uses I/O standard 3.3-V LVTTL at B8" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { rst } } } { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1699262896403 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 3.3-V LVTTL C10 " "Pin reset uses I/O standard 3.3-V LVTTL at C10" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { reset } } } { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1699262896403 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock 3.3-V LVTTL P11 " "Pin clock uses I/O standard 3.3-V LVTTL at P11" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { clock } } } { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1699262896403 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "miso 3.3-V LVTTL V12 " "Pin miso uses I/O standard 3.3-V LVTTL at V12" {  } { { "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { miso } } } { "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "miso" } } } } { "Mini_project_Ball.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/Mini_project_Ball.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1699262896403 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1699262896403 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/output_files/Mini_project_Ball.fit.smsg " "Generated suppressed messages file D:/all/3rdyear/term1/High level Design/VHDL_Code/mini-project_ball_pre/Project/output_files/Mini_project_Ball.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1699262896488 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5669 " "Peak virtual memory: 5669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699262897136 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 06 16:28:17 2023 " "Processing ended: Mon Nov 06 16:28:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699262897136 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699262897136 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699262897136 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1699262897136 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1699262898531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699262898532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 06 16:28:18 2023 " "Processing started: Mon Nov 06 16:28:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699262898532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1699262898532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Mini_project_Ball -c Mini_project_Ball " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Mini_project_Ball -c Mini_project_Ball" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1699262898532 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1699262898882 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1699262901319 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1699262901514 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699262902814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 06 16:28:22 2023 " "Processing ended: Mon Nov 06 16:28:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699262902814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699262902814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699262902814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1699262902814 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1699262903524 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1699262904115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699262904115 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 06 16:28:23 2023 " "Processing started: Mon Nov 06 16:28:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699262904115 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1699262904115 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Mini_project_Ball -c Mini_project_Ball " "Command: quartus_sta Mini_project_Ball -c Mini_project_Ball" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1699262904115 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1699262904234 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1699262904455 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1699262904455 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699262904522 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699262904522 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "36 " "The Timing Analyzer is analyzing 36 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1699262904936 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Mini_project_Ball.sdc " "Synopsys Design Constraints File file not found: 'Mini_project_Ball.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1699262905026 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1699262905027 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock clock " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock clock" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1699262905034 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 125 -multiply_by 63 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 125 -multiply_by 63 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1699262905034 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699262905034 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1699262905035 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rst rst " "create_clock -period 1.000 -name rst rst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699262905039 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699262905039 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1699262905056 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699262905057 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1699262905059 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1699262905071 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1699262905092 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699262905101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.316 " "Worst-case setup slack is -14.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262905104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262905104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.316            -290.191 rst  " "  -14.316            -290.191 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262905104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.576             -89.115 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.576             -89.115 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262905104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699262905104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.495 " "Worst-case hold slack is -0.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262905114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262905114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.495              -2.401 rst  " "   -0.495              -2.401 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262905114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.413               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262905114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699262905114 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699262905118 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699262905120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262905123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262905123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -28.815 rst  " "   -3.000             -28.815 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262905123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.820               0.000 clock  " "    9.820               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262905123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.559               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.559               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262905123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699262905123 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 28 synchronizer chains. " "Report Metastability: Found 28 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699262905139 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 28 " "Number of Synchronizer Chains Found: 28" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699262905139 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699262905139 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699262905139 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.112 ns " "Worst Case Available Settling Time: 38.112 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699262905139 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699262905139 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699262905139 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1699262905143 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1699262905174 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1699262906244 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699262906389 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699262906412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.222 " "Worst-case setup slack is -13.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262906414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262906414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.222            -267.915 rst  " "  -13.222            -267.915 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262906414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.007             -77.910 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.007             -77.910 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262906414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699262906414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.498 " "Worst-case hold slack is -0.498" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262906424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262906424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.498              -2.566 rst  " "   -0.498              -2.566 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262906424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.333               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262906424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699262906424 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699262906427 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699262906430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262906432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262906432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -26.049 rst  " "   -3.000             -26.049 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262906432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.830               0.000 clock  " "    9.830               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262906432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.549               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.549               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262906432 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699262906432 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 28 synchronizer chains. " "Report Metastability: Found 28 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699262906451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 28 " "Number of Synchronizer Chains Found: 28" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699262906451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699262906451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699262906451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.168 ns " "Worst Case Available Settling Time: 38.168 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699262906451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699262906451 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699262906451 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1699262906454 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699262906661 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699262906668 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.459 " "Worst-case setup slack is -6.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262906674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262906674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.459            -133.326 rst  " "   -6.459            -133.326 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262906674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.347             -45.708 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.347             -45.708 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262906674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699262906674 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.319 " "Worst-case hold slack is -0.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262906684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262906684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.319              -2.641 rst  " "   -0.319              -2.641 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262906684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.206               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262906684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699262906684 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699262906687 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699262906690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262906692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262906692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.900 rst  " "   -3.000             -13.900 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262906692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.530               0.000 clock  " "    9.530               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262906692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.636               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.636               0.000 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699262906692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699262906692 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 28 synchronizer chains. " "Report Metastability: Found 28 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699262906709 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 28 " "Number of Synchronizer Chains Found: 28" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699262906709 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699262906709 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699262906709 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.970 ns " "Worst Case Available Settling Time: 38.970 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699262906709 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699262906709 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699262906709 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1699262907913 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1699262907917 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699262907993 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 06 16:28:27 2023 " "Processing ended: Mon Nov 06 16:28:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699262907993 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699262907993 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699262907993 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1699262907993 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 108 s " "Quartus Prime Full Compilation was successful. 0 errors, 108 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1699262908782 ""}
