INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/OneDrive - SNU/Documents/2022-2/digital-systems/digital-systems-lab/Lab7/Lab7/Lab7.sim/sim_1/synth/timing/xsim/tb_fc_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_32x16
INFO: [VRFC 10-311] analyzing module fc_controller
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-311] analyzing module bram_32x16_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module bram_32x16_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module bram_32x16_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module bram_32x16_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module bram_32x16_blk_mem_gen_v8_4_3
INFO: [VRFC 10-311] analyzing module bram_32x16_blk_mem_gen_v8_4_3_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/OneDrive - SNU/Documents/2022-2/digital-systems/digital-systems-lab/Lab7/source-code/tb_fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/DELL/OneDrive - SNU/Documents/2022-2/digital-systems/digital-systems-lab/Lab7/source-code/tb_fc.v:33]
