Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "D:\General Reference System\S\School\Spring2021\ECE178_EmbeddedSystems\AudioKeyboard\Nios2.qsys" --block-symbol-file --output-directory="D:\General Reference System\S\School\Spring2021\ECE178_EmbeddedSystems\AudioKeyboard\Nios2" --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading AudioKeyboard/Nios2.qsys
Progress: Reading input file
Progress: Adding AudioCore [altera_up_avalon_audio 16.1]
Progress: Parameterizing module AudioCore
Progress: Adding GPIO_Expansion [altera_avalon_pio 16.1]
Progress: Parameterizing module GPIO_Expansion
Progress: Adding HEX0 [altera_avalon_pio 16.1]
Progress: Parameterizing module HEX0
Progress: Adding HEX1 [altera_avalon_pio 16.1]
Progress: Parameterizing module HEX1
Progress: Adding HEX2 [altera_avalon_pio 16.1]
Progress: Parameterizing module HEX2
Progress: Adding HEX3 [altera_avalon_pio 16.1]
Progress: Parameterizing module HEX3
Progress: Adding HEX4 [altera_avalon_pio 16.1]
Progress: Parameterizing module HEX4
Progress: Adding HEX5 [altera_avalon_pio 16.1]
Progress: Parameterizing module HEX5
Progress: Adding HEX6 [altera_avalon_pio 16.1]
Progress: Parameterizing module HEX6
Progress: Adding HEX7 [altera_avalon_pio 16.1]
Progress: Parameterizing module HEX7
Progress: Adding KEYs [altera_avalon_pio 16.1]
Progress: Parameterizing module KEYs
Progress: Adding LEDG [altera_avalon_pio 16.1]
Progress: Parameterizing module LEDG
Progress: Adding LEDR [altera_avalon_pio 16.1]
Progress: Parameterizing module LEDR
Progress: Adding RAM [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module RAM
Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 16.1]
Progress: Parameterizing module audio_and_video_config_0
Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 16.1]
Progress: Parameterizing module audio_pll_0
Progress: Adding clocks [altera_up_avalon_sys_sdram_pll 16.1]
Progress: Parameterizing module clocks
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding myCPU [altera_nios2_qsys 16.1]
Progress: Parameterizing module myCPU
Progress: Adding sdram [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module sdram
Progress: Adding switches [altera_avalon_pio 16.1]
Progress: Parameterizing module switches
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer0 [altera_avalon_timer 16.1]
Progress: Parameterizing module timer0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios2.GPIO_Expansion: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios2.KEYs: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios2.clocks: Refclk Freq: 50.0
Info: Nios2.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: Nios2.myCPU: Nios II Classic cores are no longer recommended for new projects
Info: Nios2.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: Nios2.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios2.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Nios2.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "D:\General Reference System\S\School\Spring2021\ECE178_EmbeddedSystems\AudioKeyboard\Nios2.qsys" --synthesis=VERILOG --output-directory="D:\General Reference System\S\School\Spring2021\ECE178_EmbeddedSystems\AudioKeyboard\Nios2\synthesis" --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading AudioKeyboard/Nios2.qsys
Progress: Reading input file
Progress: Adding AudioCore [altera_up_avalon_audio 16.1]
Progress: Parameterizing module AudioCore
Progress: Adding GPIO_Expansion [altera_avalon_pio 16.1]
Progress: Parameterizing module GPIO_Expansion
Progress: Adding HEX0 [altera_avalon_pio 16.1]
Progress: Parameterizing module HEX0
Progress: Adding HEX1 [altera_avalon_pio 16.1]
Progress: Parameterizing module HEX1
Progress: Adding HEX2 [altera_avalon_pio 16.1]
Progress: Parameterizing module HEX2
Progress: Adding HEX3 [altera_avalon_pio 16.1]
Progress: Parameterizing module HEX3
Progress: Adding HEX4 [altera_avalon_pio 16.1]
Progress: Parameterizing module HEX4
Progress: Adding HEX5 [altera_avalon_pio 16.1]
Progress: Parameterizing module HEX5
Progress: Adding HEX6 [altera_avalon_pio 16.1]
Progress: Parameterizing module HEX6
Progress: Adding HEX7 [altera_avalon_pio 16.1]
Progress: Parameterizing module HEX7
Progress: Adding KEYs [altera_avalon_pio 16.1]
Progress: Parameterizing module KEYs
Progress: Adding LEDG [altera_avalon_pio 16.1]
Progress: Parameterizing module LEDG
Progress: Adding LEDR [altera_avalon_pio 16.1]
Progress: Parameterizing module LEDR
Progress: Adding RAM [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module RAM
Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 16.1]
Progress: Parameterizing module audio_and_video_config_0
Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 16.1]
Progress: Parameterizing module audio_pll_0
Progress: Adding clocks [altera_up_avalon_sys_sdram_pll 16.1]
Progress: Parameterizing module clocks
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding myCPU [altera_nios2_qsys 16.1]
Progress: Parameterizing module myCPU
Progress: Adding sdram [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module sdram
Progress: Adding switches [altera_avalon_pio 16.1]
Progress: Parameterizing module switches
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer0 [altera_avalon_timer 16.1]
Progress: Parameterizing module timer0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios2.GPIO_Expansion: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios2.KEYs: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios2.clocks: Refclk Freq: 50.0
Info: Nios2.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: Nios2.myCPU: Nios II Classic cores are no longer recommended for new projects
Info: Nios2.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: Nios2.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios2.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Nios2.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: Nios2: Generating Nios2 "Nios2" for QUARTUS_SYNTH
Info: AudioCore: Starting Generation of Audio Controller
Info: AudioCore: "Nios2" instantiated altera_up_avalon_audio "AudioCore"
Info: GPIO_Expansion: Starting RTL generation for module 'Nios2_GPIO_Expansion'
Info: GPIO_Expansion:   Generation command is [exec D:/mainapps/quartuslite/quartus/bin64/perl/bin/perl.exe -I D:/mainapps/quartuslite/quartus/bin64/perl/lib -I D:/mainapps/quartuslite/quartus/sopc_builder/bin/europa -I D:/mainapps/quartuslite/quartus/sopc_builder/bin/perl_lib -I D:/mainapps/quartuslite/quartus/sopc_builder/bin -I D:/mainapps/quartuslite/quartus/../ip/altera/sopc_builder_ip/common -I D:/mainapps/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/mainapps/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios2_GPIO_Expansion --dir=C:/Users/jacob/AppData/Local/Temp/alt8751_3889872621280217352.dir/0002_GPIO_Expansion_gen/ --quartus_dir=D:/mainapps/quartuslite/quartus --verilog --config=C:/Users/jacob/AppData/Local/Temp/alt8751_3889872621280217352.dir/0002_GPIO_Expansion_gen//Nios2_GPIO_Expansion_component_configuration.pl  --do_build_sim=0  ]
Info: GPIO_Expansion: Done RTL generation for module 'Nios2_GPIO_Expansion'
Info: GPIO_Expansion: "Nios2" instantiated altera_avalon_pio "GPIO_Expansion"
Info: HEX0: Starting RTL generation for module 'Nios2_HEX0'
Info: HEX0:   Generation command is [exec D:/mainapps/quartuslite/quartus/bin64/perl/bin/perl.exe -I D:/mainapps/quartuslite/quartus/bin64/perl/lib -I D:/mainapps/quartuslite/quartus/sopc_builder/bin/europa -I D:/mainapps/quartuslite/quartus/sopc_builder/bin/perl_lib -I D:/mainapps/quartuslite/quartus/sopc_builder/bin -I D:/mainapps/quartuslite/quartus/../ip/altera/sopc_builder_ip/common -I D:/mainapps/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/mainapps/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios2_HEX0 --dir=C:/Users/jacob/AppData/Local/Temp/alt8751_3889872621280217352.dir/0003_HEX0_gen/ --quartus_dir=D:/mainapps/quartuslite/quartus --verilog --config=C:/Users/jacob/AppData/Local/Temp/alt8751_3889872621280217352.dir/0003_HEX0_gen//Nios2_HEX0_component_configuration.pl  --do_build_sim=0  ]
Info: HEX0: Done RTL generation for module 'Nios2_HEX0'
Info: HEX0: "Nios2" instantiated altera_avalon_pio "HEX0"
Info: KEYs: Starting RTL generation for module 'Nios2_KEYs'
Info: KEYs:   Generation command is [exec D:/mainapps/quartuslite/quartus/bin64/perl/bin/perl.exe -I D:/mainapps/quartuslite/quartus/bin64/perl/lib -I D:/mainapps/quartuslite/quartus/sopc_builder/bin/europa -I D:/mainapps/quartuslite/quartus/sopc_builder/bin/perl_lib -I D:/mainapps/quartuslite/quartus/sopc_builder/bin -I D:/mainapps/quartuslite/quartus/../ip/altera/sopc_builder_ip/common -I D:/mainapps/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/mainapps/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios2_KEYs --dir=C:/Users/jacob/AppData/Local/Temp/alt8751_3889872621280217352.dir/0004_KEYs_gen/ --quartus_dir=D:/mainapps/quartuslite/quartus --verilog --config=C:/Users/jacob/AppData/Local/Temp/alt8751_3889872621280217352.dir/0004_KEYs_gen//Nios2_KEYs_component_configuration.pl  --do_build_sim=0  ]
Info: KEYs: Done RTL generation for module 'Nios2_KEYs'
Info: KEYs: "Nios2" instantiated altera_avalon_pio "KEYs"
Info: LEDG: Starting RTL generation for module 'Nios2_LEDG'
Info: LEDG:   Generation command is [exec D:/mainapps/quartuslite/quartus/bin64/perl/bin/perl.exe -I D:/mainapps/quartuslite/quartus/bin64/perl/lib -I D:/mainapps/quartuslite/quartus/sopc_builder/bin/europa -I D:/mainapps/quartuslite/quartus/sopc_builder/bin/perl_lib -I D:/mainapps/quartuslite/quartus/sopc_builder/bin -I D:/mainapps/quartuslite/quartus/../ip/altera/sopc_builder_ip/common -I D:/mainapps/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/mainapps/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios2_LEDG --dir=C:/Users/jacob/AppData/Local/Temp/alt8751_3889872621280217352.dir/0005_LEDG_gen/ --quartus_dir=D:/mainapps/quartuslite/quartus --verilog --config=C:/Users/jacob/AppData/Local/Temp/alt8751_3889872621280217352.dir/0005_LEDG_gen//Nios2_LEDG_component_configuration.pl  --do_build_sim=0  ]
Info: LEDG: Done RTL generation for module 'Nios2_LEDG'
Info: LEDG: "Nios2" instantiated altera_avalon_pio "LEDG"
Info: LEDR: Starting RTL generation for module 'Nios2_LEDR'
Info: LEDR:   Generation command is [exec D:/mainapps/quartuslite/quartus/bin64/perl/bin/perl.exe -I D:/mainapps/quartuslite/quartus/bin64/perl/lib -I D:/mainapps/quartuslite/quartus/sopc_builder/bin/europa -I D:/mainapps/quartuslite/quartus/sopc_builder/bin/perl_lib -I D:/mainapps/quartuslite/quartus/sopc_builder/bin -I D:/mainapps/quartuslite/quartus/../ip/altera/sopc_builder_ip/common -I D:/mainapps/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/mainapps/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios2_LEDR --dir=C:/Users/jacob/AppData/Local/Temp/alt8751_3889872621280217352.dir/0006_LEDR_gen/ --quartus_dir=D:/mainapps/quartuslite/quartus --verilog --config=C:/Users/jacob/AppData/Local/Temp/alt8751_3889872621280217352.dir/0006_LEDR_gen//Nios2_LEDR_component_configuration.pl  --do_build_sim=0  ]
Info: LEDR: Done RTL generation for module 'Nios2_LEDR'
Info: LEDR: "Nios2" instantiated altera_avalon_pio "LEDR"
Info: audio_and_video_config_0: Starting Generation of Audio and Video Config
Info: audio_and_video_config_0: "Nios2" instantiated altera_up_avalon_audio_and_video_config "audio_and_video_config_0"
Info: audio_pll_0: "Nios2" instantiated altera_up_avalon_audio_pll "audio_pll_0"
Info: clocks: "Nios2" instantiated altera_up_avalon_sys_sdram_pll "clocks"
Info: jtag_uart_0: Starting RTL generation for module 'Nios2_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec D:/mainapps/quartuslite/quartus/bin64/perl/bin/perl.exe -I D:/mainapps/quartuslite/quartus/bin64/perl/lib -I D:/mainapps/quartuslite/quartus/sopc_builder/bin/europa -I D:/mainapps/quartuslite/quartus/sopc_builder/bin/perl_lib -I D:/mainapps/quartuslite/quartus/sopc_builder/bin -I D:/mainapps/quartuslite/quartus/../ip/altera/sopc_builder_ip/common -I D:/mainapps/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/mainapps/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Nios2_jtag_uart_0 --dir=C:/Users/jacob/AppData/Local/Temp/alt8751_3889872621280217352.dir/0008_jtag_uart_0_gen/ --quartus_dir=D:/mainapps/quartuslite/quartus --verilog --config=C:/Users/jacob/AppData/Local/Temp/alt8751_3889872621280217352.dir/0008_jtag_uart_0_gen//Nios2_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'Nios2_jtag_uart_0'
Info: jtag_uart_0: "Nios2" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: myCPU: Starting RTL generation for module 'Nios2_myCPU'
Info: myCPU:   Generation command is [exec D:/mainapps/quartuslite/quartus/bin64/eperlcmd.exe -I D:/mainapps/quartuslite/quartus/bin64/perl/lib -I D:/mainapps/quartuslite/quartus/sopc_builder/bin/europa -I D:/mainapps/quartuslite/quartus/sopc_builder/bin/perl_lib -I D:/mainapps/quartuslite/quartus/sopc_builder/bin -I D:/mainapps/quartuslite/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I D:/mainapps/quartuslite/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I D:/mainapps/quartuslite/quartus/../ip/altera/nios2_ip/altera_nios2 -I D:/mainapps/quartuslite/quartus/../ip/altera/nios2_ip/altera_nios2 -- D:/mainapps/quartuslite/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=Nios2_myCPU --dir=C:/Users/jacob/AppData/Local/Temp/alt8751_3889872621280217352.dir/0009_myCPU_gen/ --quartus_bindir=D:/mainapps/quartuslite/quartus/bin64 --verilog --config=C:/Users/jacob/AppData/Local/Temp/alt8751_3889872621280217352.dir/0009_myCPU_gen//Nios2_myCPU_processor_configuration.pl  --do_build_sim=0  ]
Info: myCPU: # 2021.05.03 17:40:30 (*) Starting Nios II generation
Info: myCPU: # 2021.05.03 17:40:30 (*)   Checking for plaintext license.
Info: myCPU: # 2021.05.03 17:40:31 (*)   Couldn't query license setup in Quartus directory D:/mainapps/quartuslite/quartus/bin64
Info: myCPU: # 2021.05.03 17:40:31 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: myCPU: # 2021.05.03 17:40:31 (*)   LM_LICENSE_FILE environment variable is empty
Info: myCPU: # 2021.05.03 17:40:31 (*)   Plaintext license not found.
Info: myCPU: # 2021.05.03 17:40:31 (*)   Checking for encrypted license (non-evaluation).
Info: myCPU: # 2021.05.03 17:40:31 (*)   Couldn't query license setup in Quartus directory D:/mainapps/quartuslite/quartus/bin64
Info: myCPU: # 2021.05.03 17:40:31 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: myCPU: # 2021.05.03 17:40:31 (*)   LM_LICENSE_FILE environment variable is empty
Info: myCPU: # 2021.05.03 17:40:31 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: myCPU: # 2021.05.03 17:40:31 (*)   Elaborating CPU configuration settings
Info: myCPU: # 2021.05.03 17:40:31 (*)   Creating all objects for CPU
Info: myCPU: # 2021.05.03 17:40:31 (*)     Testbench
Info: myCPU: # 2021.05.03 17:40:31 (*)     Instruction decoding
Info: myCPU: # 2021.05.03 17:40:31 (*)       Instruction fields
Info: myCPU: # 2021.05.03 17:40:31 (*)       Instruction decodes
Info: myCPU: # 2021.05.03 17:40:32 (*)       Signals for RTL simulation waveforms
Info: myCPU: # 2021.05.03 17:40:32 (*)       Instruction controls
Info: myCPU: # 2021.05.03 17:40:32 (*)     Pipeline frontend
Info: myCPU: # 2021.05.03 17:40:32 (*)     Pipeline backend
Info: myCPU: # 2021.05.03 17:40:34 (*)   Generating RTL from CPU objects
Info: myCPU: # 2021.05.03 17:40:35 (*)   Creating encrypted RTL
Info: myCPU: # 2021.05.03 17:40:36 (*) Done Nios II generation
Info: myCPU: Done RTL generation for module 'Nios2_myCPU'
Info: myCPU: "Nios2" instantiated altera_nios2_qsys "myCPU"
Info: sdram: Starting RTL generation for module 'Nios2_sdram'
Info: sdram:   Generation command is [exec D:/mainapps/quartuslite/quartus/bin64/perl/bin/perl.exe -I D:/mainapps/quartuslite/quartus/bin64/perl/lib -I D:/mainapps/quartuslite/quartus/sopc_builder/bin/europa -I D:/mainapps/quartuslite/quartus/sopc_builder/bin/perl_lib -I D:/mainapps/quartuslite/quartus/sopc_builder/bin -I D:/mainapps/quartuslite/quartus/../ip/altera/sopc_builder_ip/common -I D:/mainapps/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/mainapps/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Nios2_sdram --dir=C:/Users/jacob/AppData/Local/Temp/alt8751_3889872621280217352.dir/0010_sdram_gen/ --quartus_dir=D:/mainapps/quartuslite/quartus --verilog --config=C:/Users/jacob/AppData/Local/Temp/alt8751_3889872621280217352.dir/0010_sdram_gen//Nios2_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'Nios2_sdram'
Info: sdram: "Nios2" instantiated altera_avalon_new_sdram_controller "sdram"
Info: switches: Starting RTL generation for module 'Nios2_switches'
Info: switches:   Generation command is [exec D:/mainapps/quartuslite/quartus/bin64/perl/bin/perl.exe -I D:/mainapps/quartuslite/quartus/bin64/perl/lib -I D:/mainapps/quartuslite/quartus/sopc_builder/bin/europa -I D:/mainapps/quartuslite/quartus/sopc_builder/bin/perl_lib -I D:/mainapps/quartuslite/quartus/sopc_builder/bin -I D:/mainapps/quartuslite/quartus/../ip/altera/sopc_builder_ip/common -I D:/mainapps/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/mainapps/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios2_switches --dir=C:/Users/jacob/AppData/Local/Temp/alt8751_3889872621280217352.dir/0011_switches_gen/ --quartus_dir=D:/mainapps/quartuslite/quartus --verilog --config=C:/Users/jacob/AppData/Local/Temp/alt8751_3889872621280217352.dir/0011_switches_gen//Nios2_switches_component_configuration.pl  --do_build_sim=0  ]
Info: switches: Done RTL generation for module 'Nios2_switches'
Info: switches: "Nios2" instantiated altera_avalon_pio "switches"
Info: sysid_qsys_0: "Nios2" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer0: Starting RTL generation for module 'Nios2_timer0'
Info: timer0:   Generation command is [exec D:/MainApps/QuartusLite/quartus/bin64//perl/bin/perl.exe -I D:/MainApps/QuartusLite/quartus/bin64//perl/lib -I D:/mainapps/quartuslite/quartus/sopc_builder/bin/europa -I D:/mainapps/quartuslite/quartus/sopc_builder/bin/perl_lib -I D:/mainapps/quartuslite/quartus/sopc_builder/bin -I D:/mainapps/quartuslite/quartus/../ip/altera/sopc_builder_ip/common -I D:/mainapps/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/mainapps/quartuslite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Nios2_timer0 --dir=C:/Users/jacob/AppData/Local/Temp/alt8751_3889872621280217352.dir/0013_timer0_gen/ --quartus_dir=D:/mainapps/quartuslite/quartus --verilog --config=C:/Users/jacob/AppData/Local/Temp/alt8751_3889872621280217352.dir/0013_timer0_gen//Nios2_timer0_component_configuration.pl  --do_build_sim=0  ]
Info: timer0: Done RTL generation for module 'Nios2_timer0'
Info: timer0: "Nios2" instantiated altera_avalon_timer "timer0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Nios2" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Nios2" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Nios2" instantiated altera_reset_controller "rst_controller"
Info: audio_pll: "audio_pll_0" instantiated altera_up_altpll "audio_pll"
Info: reset_from_locked: "audio_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: myCPU_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "myCPU_data_master_translator"
Info: AudioCore_avalon_audio_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "AudioCore_avalon_audio_slave_translator"
Info: myCPU_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "myCPU_data_master_agent"
Info: AudioCore_avalon_audio_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "AudioCore_avalon_audio_slave_agent"
Info: AudioCore_avalon_audio_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "AudioCore_avalon_audio_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: myCPU_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "myCPU_data_master_limiter"
Info: Reusing file D:/General Reference System/S/School/Spring2021/ECE178_EmbeddedSystems/AudioKeyboard/Nios2/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file D:/General Reference System/S/School/Spring2021/ECE178_EmbeddedSystems/AudioKeyboard/Nios2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/General Reference System/S/School/Spring2021/ECE178_EmbeddedSystems/AudioKeyboard/Nios2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/General Reference System/S/School/Spring2021/ECE178_EmbeddedSystems/AudioKeyboard/Nios2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Nios2: Done "Nios2" with 41 modules, 78 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
