#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5617fa3d82c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5617fa3d7a20 .scope module, "sd_card_tb" "sd_card_tb" 3 4;
 .timescale -9 -12;
v0x5617fa46a140_0 .var "clk", 0 0;
v0x5617fa46a200_0 .var "rst", 0 0;
v0x5617fa46a2c0_0 .net "spi_clk", 0 0, v0x5617fa468ad0_0;  1 drivers
v0x5617fa46a3b0_0 .net "spi_cs_n", 0 0, v0x5617fa469c50_0;  1 drivers
v0x5617fa46a450_0 .net "spi_din", 0 0, v0x5617fa469cf0_0;  1 drivers
v0x5617fa46a590_0 .net "spi_dout", 0 0, v0x5617fa468e90_0;  1 drivers
S_0x5617fa3c5590 .scope module, "sd_card_controller_inst" "sd_card_controller" 3 22, 4 4 0, S_0x5617fa3d7a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "spi_cs_n";
    .port_info 3 /OUTPUT 1 "spi_clk";
    .port_info 4 /OUTPUT 1 "spi_dout";
    .port_info 5 /OUTPUT 1 "spi_din";
P_0x5617fa4497e0 .param/l "COMPARISON_EQUAL" 1 4 41, +C4<00000000000000000000000000000001>;
P_0x5617fa449820 .param/l "COMPARISON_GREATER_THAN" 1 4 42, +C4<00000000000000000000000000000010>;
P_0x5617fa449860 .param/l "COMPARISON_LESS_THAN" 1 4 40, +C4<00000000000000000000000000000000>;
P_0x5617fa4498a0 .param/l "ERROR_CODE_INVALID_OPERATION" 1 4 44, +C4<00000000000000000000000000000001>;
P_0x5617fa4498e0 .param/l "INSTRUCTION_LENGTH_BYTES" 1 4 15, +C4<00000000000000000000000000000100>;
P_0x5617fa449920 .param/l "INSTRUCTION_WIDTH_BITS" 1 4 14, +C4<00000000000000000000000000100000>;
P_0x5617fa449960 .param/l "NUM_REGISTERS" 1 4 17, +C4<00000000000000000000000000001000>;
P_0x5617fa4499a0 .param/l "OPERATION_ADD" 1 4 31, +C4<00000000000000000000000000001100>;
P_0x5617fa4499e0 .param/l "OPERATION_BITWISE_AND" 1 4 28, +C4<00000000000000000000000000001001>;
P_0x5617fa449a20 .param/l "OPERATION_CHECK_AXI" 1 4 33, +C4<00000000000000000000000000001110>;
P_0x5617fa449a60 .param/l "OPERATION_CMP" 1 4 27, +C4<00000000000000000000000000001000>;
P_0x5617fa449aa0 .param/l "OPERATION_ERROR" 1 4 29, +C4<00000000000000000000000000001010>;
P_0x5617fa449ae0 .param/l "OPERATION_JMP" 1 4 26, +C4<00000000000000000000000000000111>;
P_0x5617fa449b20 .param/l "OPERATION_LOAD_LOWER_CONSTANT" 1 4 23, +C4<00000000000000000000000000000100>;
P_0x5617fa449b60 .param/l "OPERATION_LOAD_UPPER_CONSTANT" 1 4 24, +C4<00000000000000000000000000000101>;
P_0x5617fa449ba0 .param/l "OPERATION_MOVE" 1 4 25, +C4<00000000000000000000000000000110>;
P_0x5617fa449be0 .param/l "OPERATION_MULT" 1 4 30, +C4<00000000000000000000000000001011>;
P_0x5617fa449c20 .param/l "OPERATION_NOP" 1 4 19, +C4<00000000000000000000000000000000>;
P_0x5617fa449c60 .param/l "OPERATION_READ_AXI" 1 4 34, +C4<00000000000000000000000000001111>;
P_0x5617fa449ca0 .param/l "OPERATION_SD_COMMAND" 1 4 22, +C4<00000000000000000000000000000011>;
P_0x5617fa449ce0 .param/l "OPERATION_SET_CS" 1 4 20, +C4<00000000000000000000000000000001>;
P_0x5617fa449d20 .param/l "OPERATION_SPI_TRANSACTION" 1 4 21, +C4<00000000000000000000000000000010>;
P_0x5617fa449d60 .param/l "OPERATION_SUB" 1 4 32, +C4<00000000000000000000000000001101>;
P_0x5617fa449da0 .param/l "OPERATION_WRITE_AXI" 1 4 35, +C4<00000000000000000000000000010000>;
P_0x5617fa449de0 .param/l "PROGRAM_ROM_LENGTH" 1 4 13, +C4<00000000000000000000001111101000>;
P_0x5617fa449e20 .param/l "REGISTER_COND" 1 4 38, +C4<00000000000000000000000000000001>;
P_0x5617fa449e60 .param/l "REGISTER_IP" 1 4 37, +C4<00000000000000000000000000000000>;
P_0x5617fa449ea0 .param/l "REGISTER_WIDTH" 1 4 16, +C4<00000000000000000000000000100000>;
P_0x5617fa449ee0 .param/l "STATE_ERROR" 1 4 92, C4<10000>;
P_0x5617fa449f20 .param/l "STATE_EXECUTE" 1 4 91, C4<01000>;
P_0x5617fa449f60 .param/l "STATE_READ_INSTRUCTION" 1 4 88, C4<00001>;
P_0x5617fa449fa0 .param/l "STATE_WAIT_1" 1 4 89, C4<00010>;
P_0x5617fa449fe0 .param/l "STATE_WAIT_2" 1 4 90, C4<00100>;
v0x5617fa4692a0_0 .net "clk", 0 0, v0x5617fa46a140_0;  1 drivers
v0x5617fa469360_0 .var "error_code", 7 0;
v0x5617fa469440_0 .var "ram_read_addr", 9 0;
v0x5617fa469510_0 .net "ram_read_data", 31 0, L_0x5617fa3ec150;  1 drivers
v0x5617fa4695e0 .array "register_file", 0 7, 31 0;
v0x5617fa4696d0_0 .net "rst", 0 0, v0x5617fa46a200_0;  1 drivers
v0x5617fa469770_0 .var "spi_axiid", 7 0;
v0x5617fa469840_0 .var "spi_axiiv", 0 0;
v0x5617fa469910_0 .net "spi_axiod", 7 0, v0x5617fa468430_0;  1 drivers
v0x5617fa4699e0_0 .net "spi_axiov", 0 0, v0x5617fa468520_0;  1 drivers
v0x5617fa469ab0_0 .net "spi_axiready", 0 0, v0x5617fa4685e0_0;  1 drivers
v0x5617fa469b80_0 .net "spi_clk", 0 0, v0x5617fa468ad0_0;  alias, 1 drivers
v0x5617fa469c50_0 .var "spi_cs_n", 0 0;
v0x5617fa469cf0_0 .var "spi_din", 0 0;
v0x5617fa469dc0_0 .net "spi_dout", 0 0, v0x5617fa468e90_0;  alias, 1 drivers
v0x5617fa469e90_0 .var "spi_transaction_state", 0 0;
v0x5617fa469f30_0 .var "state", 4 0;
S_0x5617fa3c5d40 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 103, 4 103 0, S_0x5617fa3c5590;
 .timescale -9 -12;
v0x5617fa3efe90_0 .var/2s "i", 31 0;
S_0x5617fa3c59c0 .scope module, "program_rom" "xilinx_true_dual_port_read_first_1_clock_ram" 4 69, 5 11 0, S_0x5617fa3c5590;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 32 "dina";
    .port_info 3 /INPUT 32 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "wea";
    .port_info 6 /INPUT 1 "web";
    .port_info 7 /INPUT 1 "ena";
    .port_info 8 /INPUT 1 "enb";
    .port_info 9 /INPUT 1 "rsta";
    .port_info 10 /INPUT 1 "rstb";
    .port_info 11 /INPUT 1 "regcea";
    .port_info 12 /INPUT 1 "regceb";
    .port_info 13 /OUTPUT 32 "douta";
    .port_info 14 /OUTPUT 32 "doutb";
P_0x5617fa3f1280 .param/str "INIT_FILE" 0 5 15, "sd_card_controller_toolchain/sd_card_controller_firmware.memh";
P_0x5617fa3f12c0 .param/str "NAME" 0 5 16, "\000";
P_0x5617fa3f1300 .param/l "RAM_DEPTH" 0 5 13, +C4<00000000000000000000001111101000>;
P_0x5617fa3f1340 .param/str "RAM_PERFORMANCE" 0 5 14, "HIGH_PERFORMANCE";
P_0x5617fa3f1380 .param/l "RAM_WIDTH" 0 5 12, +C4<00000000000000000000000000100000>;
v0x5617fa466d00 .array "BRAM", 0 999, 31 0;
v0x5617fa466dc0_0 .net "addra", 9 0, v0x5617fa469440_0;  1 drivers
o0x7f07e31ee138 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x5617fa466ea0_0 .net "addrb", 9 0, o0x7f07e31ee138;  0 drivers
v0x5617fa466f90_0 .net "clka", 0 0, v0x5617fa46a140_0;  alias, 1 drivers
o0x7f07e31ee198 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5617fa467050_0 .net "dina", 31 0, o0x7f07e31ee198;  0 drivers
o0x7f07e31ee1c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5617fa467180_0 .net "dinb", 31 0, o0x7f07e31ee1c8;  0 drivers
v0x5617fa467260_0 .net "douta", 31 0, L_0x5617fa3ec150;  alias, 1 drivers
v0x5617fa467340_0 .net "doutb", 31 0, L_0x5617fa43fd50;  1 drivers
L_0x7f07e31a50a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5617fa467420_0 .net "ena", 0 0, L_0x7f07e31a50a8;  1 drivers
L_0x7f07e31a50f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5617fa4674e0_0 .net "enb", 0 0, L_0x7f07e31a50f0;  1 drivers
v0x5617fa4675a0_0 .var "ram_data_a", 31 0;
v0x5617fa467680_0 .var "ram_data_b", 31 0;
L_0x7f07e31a51c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5617fa467760_0 .net "regcea", 0 0, L_0x7f07e31a51c8;  1 drivers
L_0x7f07e31a5210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5617fa467820_0 .net "regceb", 0 0, L_0x7f07e31a5210;  1 drivers
L_0x7f07e31a5138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5617fa4678e0_0 .net "rsta", 0 0, L_0x7f07e31a5138;  1 drivers
L_0x7f07e31a5180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5617fa4679a0_0 .net "rstb", 0 0, L_0x7f07e31a5180;  1 drivers
L_0x7f07e31a5018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5617fa467a60_0 .net "wea", 0 0, L_0x7f07e31a5018;  1 drivers
L_0x7f07e31a5060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5617fa467b20_0 .net "web", 0 0, L_0x7f07e31a5060;  1 drivers
S_0x5617fa4665e0 .scope function.vec4.u32, "clogb2" "clogb2" 5 102, 5 102 0, S_0x5617fa3c59c0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x5617fa4665e0
v0x5617fa43bab0_0 .var/i "depth", 31 0;
TD_sd_card_tb.sd_card_controller_inst.program_rom.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0x5617fa43bab0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x5617fa43bab0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5617fa43bab0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x5617fa466830 .scope generate, "output_register" "output_register" 5 70, 5 70 0, S_0x5617fa3c59c0;
 .timescale -9 -12;
L_0x5617fa3ec150 .functor BUFZ 32, v0x5617fa43c1c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5617fa43fd50 .functor BUFZ 32, v0x5617fa439f50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5617fa43c1c0_0 .var "douta_reg", 31 0;
v0x5617fa439f50_0 .var "doutb_reg", 31 0;
E_0x5617fa40e860 .event posedge, v0x5617fa466f90_0;
S_0x5617fa466af0 .scope generate, "use_init_file" "use_init_file" 5 41, 5 41 0, S_0x5617fa3c59c0;
 .timescale -9 -12;
S_0x5617fa467dc0 .scope module, "spi_controller_inst" "spi_controller" 4 52, 6 4 0, S_0x5617fa3c5590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "axiiv";
    .port_info 3 /INPUT 8 "axiid";
    .port_info 4 /OUTPUT 1 "axiov";
    .port_info 5 /OUTPUT 8 "axiod";
    .port_info 6 /OUTPUT 1 "axiready";
    .port_info 7 /OUTPUT 1 "spi_cs_n";
    .port_info 8 /OUTPUT 1 "spi_clk";
    .port_info 9 /OUTPUT 1 "spi_dout";
    .port_info 10 /INPUT 1 "spi_din";
P_0x5617fa3f27e0 .param/l "CLOCK_DIVISION" 0 6 4, +C4<00000000000000000000000001100100>;
P_0x5617fa3f2820 .param/l "CLOCK_DIVISION_COUNT_MAX" 1 6 26, +C4<000000000000000000000000000110001>;
P_0x5617fa3f2860 .param/l "STATE_IDLE" 1 6 32, C4<0001>;
P_0x5617fa3f28a0 .param/l "STATE_RECEIVE" 1 6 33, C4<0010>;
P_0x5617fa3f28e0 .param/l "STATE_TRANSMIT" 1 6 34, C4<0100>;
P_0x5617fa3f2920 .param/l "STATE_WAIT" 1 6 35, C4<1000>;
P_0x5617fa3f2960 .param/l "TRANSACTION_LENGTH_BITS" 0 6 4, +C4<00000000000000000000000000001000>;
v0x5617fa468290_0 .net "axiid", 7 0, v0x5617fa469770_0;  1 drivers
v0x5617fa468370_0 .net "axiiv", 0 0, v0x5617fa469840_0;  1 drivers
v0x5617fa468430_0 .var "axiod", 7 0;
v0x5617fa468520_0 .var "axiov", 0 0;
v0x5617fa4685e0_0 .var "axiready", 0 0;
v0x5617fa4686f0_0 .var "bits_counter", 3 0;
v0x5617fa4687d0_0 .net "clk", 0 0, v0x5617fa46a140_0;  alias, 1 drivers
v0x5617fa468870_0 .var "clock_divider", 6 0;
v0x5617fa468930_0 .var "data_to_send", 7 0;
v0x5617fa468a10_0 .net "rst", 0 0, v0x5617fa46a200_0;  alias, 1 drivers
v0x5617fa468ad0_0 .var "spi_clk", 0 0;
v0x5617fa468b90_0 .var "spi_cs_n", 0 0;
v0x5617fa468c50_0 .net "spi_din", 0 0, v0x5617fa469cf0_0;  alias, 1 drivers
v0x5617fa468d10_0 .var "spi_din_buffer_1", 0 0;
v0x5617fa468dd0_0 .var "spi_din_buffered", 0 0;
v0x5617fa468e90_0 .var "spi_dout", 0 0;
v0x5617fa468f50_0 .var "state", 3 0;
    .scope S_0x5617fa467dc0;
T_1 ;
    %wait E_0x5617fa40e860;
    %load/vec4 v0x5617fa468c50_0;
    %assign/vec4 v0x5617fa468d10_0, 0;
    %load/vec4 v0x5617fa468d10_0;
    %assign/vec4 v0x5617fa468dd0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5617fa467dc0;
T_2 ;
    %wait E_0x5617fa40e860;
    %load/vec4 v0x5617fa468a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5617fa468870_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5617fa4686f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5617fa468f50_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5617fa468f50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5617fa468f50_0, 0;
    %jmp T_2.7;
T_2.2 ;
    %load/vec4 v0x5617fa468370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5617fa468b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5617fa4685e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5617fa468ad0_0, 0;
    %load/vec4 v0x5617fa468290_0;
    %pad/u 1;
    %assign/vec4 v0x5617fa468e90_0, 0;
    %load/vec4 v0x5617fa468290_0;
    %assign/vec4 v0x5617fa468930_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5617fa4686f0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5617fa468870_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5617fa468f50_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5617fa468b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5617fa4685e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5617fa468ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5617fa468e90_0, 0;
T_2.9 ;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v0x5617fa468870_0;
    %pad/u 33;
    %cmpi/e 49, 0, 33;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5617fa468ad0_0, 0;
    %load/vec4 v0x5617fa468430_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x5617fa468dd0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5617fa468430_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5617fa468870_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5617fa468f50_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0x5617fa468870_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5617fa468870_0, 0;
T_2.11 ;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0x5617fa4686f0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_2.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5617fa468b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5617fa468520_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x5617fa468f50_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0x5617fa468870_0;
    %pad/u 33;
    %cmpi/e 49, 0, 33;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5617fa468ad0_0, 0;
    %load/vec4 v0x5617fa468930_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x5617fa4686f0_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v0x5617fa468e90_0, 0;
    %load/vec4 v0x5617fa4686f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5617fa4686f0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5617fa468870_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5617fa468f50_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0x5617fa468870_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5617fa468870_0, 0;
T_2.15 ;
T_2.13 ;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0x5617fa468870_0;
    %pad/u 32;
    %cmpi/e 100, 0, 32;
    %jmp/0xz  T_2.16, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5617fa468f50_0, 0;
    %jmp T_2.17;
T_2.16 ;
    %load/vec4 v0x5617fa468870_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5617fa468870_0, 0;
T_2.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5617fa468520_0, 0;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5617fa466af0;
T_3 ;
    %vpi_call/w 5 43 "$readmemh", P_0x5617fa3f1280, v0x5617fa466d00, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111100111 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5617fa466830;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5617fa43c1c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5617fa439f50_0, 0, 32;
    %end;
    .thread T_4, $init;
    .scope S_0x5617fa466830;
T_5 ;
    %wait E_0x5617fa40e860;
    %load/vec4 v0x5617fa4678e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5617fa43c1c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5617fa467760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5617fa4675a0_0;
    %assign/vec4 v0x5617fa43c1c0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5617fa466830;
T_6 ;
    %wait E_0x5617fa40e860;
    %load/vec4 v0x5617fa4679a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5617fa439f50_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5617fa467820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5617fa467680_0;
    %assign/vec4 v0x5617fa439f50_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5617fa3c59c0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5617fa4675a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5617fa467680_0, 0, 32;
    %end;
    .thread T_7, $init;
    .scope S_0x5617fa3c59c0;
T_8 ;
    %wait E_0x5617fa40e860;
    %load/vec4 v0x5617fa467420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5617fa467a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5617fa467050_0;
    %load/vec4 v0x5617fa466dc0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617fa466d00, 0, 4;
    %vpi_call/w 5 56 "$display", "Writing %d to RAM %s at address %d.", v0x5617fa467050_0, P_0x5617fa3f12c0, v0x5617fa466dc0_0 {0 0 0};
T_8.2 ;
    %load/vec4 v0x5617fa466dc0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x5617fa466d00, 4;
    %assign/vec4 v0x5617fa4675a0_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5617fa3c59c0;
T_9 ;
    %wait E_0x5617fa40e860;
    %load/vec4 v0x5617fa4674e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5617fa467b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x5617fa467180_0;
    %load/vec4 v0x5617fa466ea0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617fa466d00, 0, 4;
T_9.2 ;
    %load/vec4 v0x5617fa466ea0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x5617fa466d00, 4;
    %assign/vec4 v0x5617fa467680_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5617fa3c5590;
T_10 ;
    %wait E_0x5617fa40e860;
    %load/vec4 v0x5617fa4696d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5617fa469440_0, 0;
    %fork t_1, S_0x5617fa3c5d40;
    %jmp t_0;
    .scope S_0x5617fa3c5d40;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5617fa3efe90_0, 0, 32;
T_10.2 ;
    %load/vec4 v0x5617fa3efe90_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5617fa3efe90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617fa4695e0, 0, 4;
    %load/vec4 v0x5617fa3efe90_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5617fa3efe90_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %end;
    .scope S_0x5617fa3c5590;
t_0 %join;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5617fa469360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5617fa469c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5617fa469840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5617fa469770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5617fa469e90_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x5617fa469f30_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5617fa469f30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x5617fa469f30_0, 0;
    %jmp T_10.10;
T_10.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5617fa4695e0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 10;
    %assign/vec4 v0x5617fa469440_0, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x5617fa469f30_0, 0;
    %jmp T_10.10;
T_10.5 ;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x5617fa469f30_0, 0;
    %jmp T_10.10;
T_10.6 ;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x5617fa469f30_0, 0;
    %jmp T_10.10;
T_10.7 ;
    %load/vec4 v0x5617fa469510_0;
    %parti/s 8, 24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_10.20, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_10.21, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_10.22, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_10.23, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_10.24, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_10.25, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_10.26, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_10.27, 6;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x5617fa469360_0, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0x5617fa469f30_0, 0;
    %jmp T_10.29;
T_10.11 ;
    %vpi_call/w 4 128 "$display", "NOP" {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5617fa4695e0, 4;
    %addi 4, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617fa4695e0, 0, 4;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x5617fa469f30_0, 0;
    %jmp T_10.29;
T_10.12 ;
    %vpi_call/w 4 133 "$display", "SET_CS %d", &PV<v0x5617fa469510_0, 16, 1> {0 0 0};
    %load/vec4 v0x5617fa469510_0;
    %parti/s 1, 16, 6;
    %assign/vec4 v0x5617fa469c50_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5617fa4695e0, 4;
    %addi 4, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617fa4695e0, 0, 4;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x5617fa469f30_0, 0;
    %jmp T_10.29;
T_10.13 ;
    %load/vec4 v0x5617fa469e90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5617fa469ab0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.30, 8;
    %vpi_call/w 4 140 "$display", "SPI_TRANSACTION r%d, r%d", &PV<v0x5617fa469510_0, 16, 8>, &PV<v0x5617fa469510_0, 8, 8> {0 0 0};
    %load/vec4 v0x5617fa469510_0;
    %parti/s 8, 16, 6;
    %ix/vec4 4;
    %load/vec4a v0x5617fa4695e0, 4;
    %parti/s 8, 0, 2;
    %vpi_call/w 4 141 "$display", "    Wrote byte 0x%h to SPI.", S<0,vec4,u8> {1 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5617fa469840_0, 0;
    %load/vec4 v0x5617fa469510_0;
    %parti/s 8, 16, 6;
    %ix/vec4 4;
    %load/vec4a v0x5617fa4695e0, 4;
    %pad/u 8;
    %assign/vec4 v0x5617fa469770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5617fa469e90_0, 0;
    %jmp T_10.31;
T_10.30 ;
    %load/vec4 v0x5617fa469e90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.32, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5617fa469840_0, 0;
    %load/vec4 v0x5617fa4699e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.34, 8;
    %load/vec4 v0x5617fa469910_0;
    %pad/u 32;
    %load/vec4 v0x5617fa469510_0;
    %parti/s 8, 8, 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617fa4695e0, 0, 4;
    %vpi_call/w 4 151 "$display", "    Read byte 0x%h from SPI.", v0x5617fa469910_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5617fa469e90_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5617fa4695e0, 4;
    %addi 4, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617fa4695e0, 0, 4;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x5617fa469f30_0, 0;
T_10.34 ;
T_10.32 ;
T_10.31 ;
    %jmp T_10.29;
T_10.14 ;
    %jmp T_10.29;
T_10.15 ;
    %load/vec4 v0x5617fa469510_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5617fa469510_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 4 162 "$display", "LOAD_LOWER_CONSTANT %d, r%d", S<0,vec4,u16>, &PV<v0x5617fa469510_0, 0, 8> {1 0 0};
    %load/vec4 v0x5617fa469510_0;
    %parti/s 8, 0, 2;
    %ix/vec4 4;
    %load/vec4a v0x5617fa4695e0, 4;
    %parti/s 16, 16, 6;
    %load/vec4 v0x5617fa469510_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5617fa469510_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5617fa469510_0;
    %parti/s 8, 0, 2;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617fa4695e0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5617fa4695e0, 4;
    %addi 4, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617fa4695e0, 0, 4;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x5617fa469f30_0, 0;
    %jmp T_10.29;
T_10.16 ;
    %load/vec4 v0x5617fa469510_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5617fa469510_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 4 168 "$display", "LOAD_UPPER_CONSTANT %d, r%d", S<0,vec4,u16>, &PV<v0x5617fa469510_0, 0, 8> {1 0 0};
    %load/vec4 v0x5617fa469510_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5617fa469510_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5617fa469510_0;
    %parti/s 8, 0, 2;
    %ix/vec4 4;
    %load/vec4a v0x5617fa4695e0, 4;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5617fa469510_0;
    %parti/s 8, 0, 2;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617fa4695e0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5617fa4695e0, 4;
    %addi 4, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617fa4695e0, 0, 4;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x5617fa469f30_0, 0;
    %jmp T_10.29;
T_10.17 ;
    %jmp T_10.29;
T_10.18 ;
    %jmp T_10.29;
T_10.19 ;
    %jmp T_10.29;
T_10.20 ;
    %jmp T_10.29;
T_10.21 ;
    %vpi_call/w 4 186 "$display", "ERROR %d", &PV<v0x5617fa469510_0, 16, 8> {0 0 0};
    %load/vec4 v0x5617fa469510_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x5617fa469360_0, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0x5617fa469f30_0, 0;
    %jmp T_10.29;
T_10.22 ;
    %jmp T_10.29;
T_10.23 ;
    %jmp T_10.29;
T_10.24 ;
    %jmp T_10.29;
T_10.25 ;
    %jmp T_10.29;
T_10.26 ;
    %jmp T_10.29;
T_10.27 ;
    %jmp T_10.29;
T_10.29 ;
    %pop/vec4 1;
    %jmp T_10.10;
T_10.8 ;
    %vpi_call/w 4 215 "$display", "SD card controller error: %d", v0x5617fa469360_0 {0 0 0};
    %vpi_call/w 4 216 "$finish" {0 0 0};
    %jmp T_10.10;
T_10.10 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5617fa3d7a20;
T_11 ;
    %delay 5000, 0;
    %load/vec4 v0x5617fa46a140_0;
    %inv;
    %store/vec4 v0x5617fa46a140_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5617fa3d7a20;
T_12 ;
    %vpi_call/w 3 37 "$dumpfile", "sd_card.vcd" {0 0 0};
    %vpi_call/w 3 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5617fa3d7a20 {0 0 0};
    %vpi_call/w 3 39 "$display", "Starting sim..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5617fa46a140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5617fa46a200_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5617fa46a200_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5617fa46a200_0, 0, 1;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "sim/sd_card_tb.sv";
    "src/sd_card_controller.sv";
    "src/xilinx_true_dual_port_read_first_1_clock_ram.v";
    "src/spi_controller.sv";
