<div class="experience">
  <h3> Research Assistant at the Institute of Embedded Systems, TUHH & HITeC e.V., Hamburg, Germany </h3>
  <p> Feb 2022–Present</p>
  <p> Conducted core research for the “Memory Hierarchy Code Optimisation” project (funded by NXP Semiconductors) </p>
  <p> Worked on WCC compiler development in C++, multi-objective optimization, mathematical modelling, metaheuristic algorithms, and Integer Linear Programs (ILPs) </p>
  <img src="images/company-a-logo.png" alt="Company A Logo" width="100" />
</div>
<div class="experience">
  <h3> Research Assistant at the Institute of Embedded Systems, TUHH, Hamburg, Germany </h3>
  <p> Apr 2018 - Nov 2021 </p>
  <p> Conducted research for the EU Horizon 2020 "TeamPlay" project </p>
  <p> Contributed to the development of the WCC compiler in C++, optimizations, approximation models, and design space reduction techniques </p>
  <img src="images/company-b-logo.png" alt="Company B Logo" width="100" />
</div>
<div class="experience">
  <h3> Research Intern at the Institute of Control Systems, TUHH, Hamburg, Germany </h3>
  <p> Dec 2017 - Mar 2018 </p>
  <p> Implemented distributed Support Vector Machines for boundary estimation in cooperative control systems </p>
  <p> Gained experience in machine learning, MATLAB, and Simulink </p>
  <img src="images/company-b-logo.png" alt="Company B Logo" width="100" />
</div>
<div class="experience">
  <h3> Design Engineer at Mercedes Benz Research and Development India, Pune, India </h3>
  <p> Jul 2013 - Jun 2015 </p>
  <p> Contributed to the concept development of HVAC systems and airflow parts </p>
  <p> Worked with CATIA V5 and UG-NX for design and simulation </p>
  <img src="images/company-b-logo.png" alt="Company B Logo" width="100" />
</div>
