

================================================================
== Vivado HLS Report for 'top_kernel'
================================================================
* Date:           Tue Nov 10 23:49:59 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        pose_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.00|     5.349|        0.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+-----+-----+-----+-----+----------+
        |                   |        |  Latency  |  Interval | Pipeline |
        |      Instance     | Module | min | max | min | max |   Type   |
        +-------------------+--------+-----+-----+-----+-----+----------+
        |grp_engine_fu_229  |engine  |    ?|    ?|    ?|    ?| dataflow |
        +-------------------+--------+-----+-----+-----+-----+----------+

        * Loop: 
        +-------------------------------------+-----+------------+----------+-----------+-----------+----------------+----------+
        |                                     |      Latency     | Iteration|  Initiation Interval  |      Trip      |          |
        |              Loop Name              | min |     max    |  Latency |  achieved |   target  |      Count     | Pipelined|
        +-------------------------------------+-----+------------+----------+-----------+-----------+----------------+----------+
        |- Loop 1                             |    ?|           ?|         ?|          -|          -|               5|    no    |
        | + memcpy.config.gep.layer_config.V  |    0|  2147483646|         2|          -|          -| 0 ~ 1073741823 |    no    |
        +-------------------------------------+-----+------------+----------+-----------+-----------+----------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / (!exitcond6)
	12  / (exitcond6)
11 --> 
	10  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%layer_config_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %layer_config_V)"   --->   Operation 16 'read' 'layer_config_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%global_bias_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %global_bias_V)"   --->   Operation 17 'read' 'global_bias_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%global_weight_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %global_weight_V)"   --->   Operation 18 'read' 'global_weight_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%global_cout_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %global_cout_V)"   --->   Operation 19 'read' 'global_cout_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%global_cin_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %global_cin_V)"   --->   Operation 20 'read' 'global_cin_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %layer_config_V_read, i32 2, i32 63)"   --->   Operation 21 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_71_cast = zext i62 %tmp to i63"   --->   Operation 22 'zext' 'tmp_71_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%global_bias_V9 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %global_bias_V_read, i32 6, i32 63)"   --->   Operation 23 'partselect' 'global_bias_V9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%global_weight_V7 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %global_weight_V_read, i32 6, i32 63)"   --->   Operation 24 'partselect' 'global_weight_V7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%global_cout_V5 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %global_cout_V_read, i32 6, i32 63)"   --->   Operation 25 'partselect' 'global_cout_V5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%global_cin_V1 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %global_cin_V_read, i32 6, i32 63)"   --->   Operation 26 'partselect' 'global_cin_V1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %gcontrol), !map !453"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %gmem2), !map !459"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %gmem3), !map !468"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %gmem1), !map !472"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @top_kernel_str) nounwind"   --->   Operation 31 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.26ns)   --->   "%config = alloca [32 x i32], align 16" [kernel.cpp:13972]   --->   Operation 32 'alloca' 'config' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %gmem1, [6 x i8]* @p_str65, i32 0, i32 0, [1 x i8]* @p_str115, i32 0, i32 826274, [6 x i8]* @p_str66, [6 x i8]* @p_str67, [1 x i8]* @p_str115, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str115, [1 x i8]* @p_str115) nounwind" [kernel.cpp:13951]   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %gmem3, [6 x i8]* @p_str65, i32 0, i32 0, [1 x i8]* @p_str115, i32 0, i32 0, [6 x i8]* @p_str68, [6 x i8]* @p_str67, [1 x i8]* @p_str115, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str115, [1 x i8]* @p_str115) nounwind" [kernel.cpp:13952]   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %gmem2, [6 x i8]* @p_str65, i32 0, i32 0, [1 x i8]* @p_str115, i32 0, i32 34234, [6 x i8]* @p_str69, [6 x i8]* @p_str67, [1 x i8]* @p_str115, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str115, [1 x i8]* @p_str115) nounwind" [kernel.cpp:13954]   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gcontrol, [6 x i8]* @p_str65, i32 0, i32 0, [1 x i8]* @p_str115, i32 0, i32 2815, [9 x i8]* @p_str70, [6 x i8]* @p_str67, [1 x i8]* @p_str115, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str115, [1 x i8]* @p_str115) nounwind" [kernel.cpp:13956]   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %global_cin_V, [10 x i8]* @p_str71, i32 0, i32 0, [1 x i8]* @p_str115, i32 0, i32 0, [8 x i8]* @p_str72, [1 x i8]* @p_str115, [1 x i8]* @p_str115, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str115, [1 x i8]* @p_str115) nounwind" [kernel.cpp:13958]   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %global_prev_cin_V, [10 x i8]* @p_str71, i32 0, i32 0, [1 x i8]* @p_str115, i32 0, i32 0, [8 x i8]* @p_str72, [1 x i8]* @p_str115, [1 x i8]* @p_str115, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str115, [1 x i8]* @p_str115) nounwind" [kernel.cpp:13959]   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %global_weight_V, [10 x i8]* @p_str71, i32 0, i32 0, [1 x i8]* @p_str115, i32 0, i32 0, [8 x i8]* @p_str72, [1 x i8]* @p_str115, [1 x i8]* @p_str115, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str115, [1 x i8]* @p_str115) nounwind" [kernel.cpp:13960]   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %global_bias_V, [10 x i8]* @p_str71, i32 0, i32 0, [1 x i8]* @p_str115, i32 0, i32 0, [8 x i8]* @p_str72, [1 x i8]* @p_str115, [1 x i8]* @p_str115, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str115, [1 x i8]* @p_str115) nounwind" [kernel.cpp:13961]   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %global_cout_V, [10 x i8]* @p_str71, i32 0, i32 0, [1 x i8]* @p_str115, i32 0, i32 0, [8 x i8]* @p_str72, [1 x i8]* @p_str115, [1 x i8]* @p_str115, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str115, [1 x i8]* @p_str115) nounwind" [kernel.cpp:13962]   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %layer_config_V, [10 x i8]* @p_str71, i32 0, i32 0, [1 x i8]* @p_str115, i32 0, i32 0, [8 x i8]* @p_str72, [1 x i8]* @p_str115, [1 x i8]* @p_str115, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str115, [1 x i8]* @p_str115) nounwind" [kernel.cpp:13963]   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str71, i32 0, i32 0, [1 x i8]* @p_str115, i32 0, i32 0, [8 x i8]* @p_str72, [1 x i8]* @p_str115, [1 x i8]* @p_str115, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str115, [1 x i8]* @p_str115) nounwind" [kernel.cpp:13964]   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%config_addr = getelementptr inbounds [32 x i32]* %config, i64 0, i64 25" [kernel.cpp:13983]   --->   Operation 44 'getelementptr' 'config_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.85ns)   --->   "br label %0" [kernel.cpp:13976]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.85>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%cur_layer_batch = phi i32 [ 1, %burst.rd.end ], [ %nxt_layer_batch, %burst.rd.end10 ]"   --->   Operation 46 'phi' 'cur_layer_batch' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%layer_id = phi i4 [ -6, %burst.rd.end ], [ %layer_id_1, %burst.rd.end10 ]"   --->   Operation 47 'phi' 'layer_id' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.87ns)   --->   "%exitcond = icmp eq i4 %layer_id, -1" [kernel.cpp:13976]   --->   Operation 48 'icmp' 'exitcond' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 49 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %2, label %1" [kernel.cpp:13976]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node layer_config_V12_sum)   --->   "%tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %layer_id, i5 0)" [kernel.cpp:13981]   --->   Operation 51 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node layer_config_V12_sum)   --->   "%tmp_15 = or i9 %tmp_s, 5" [kernel.cpp:13981]   --->   Operation 52 'or' 'tmp_15' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node layer_config_V12_sum)   --->   "%tmp_60_cast = zext i9 %tmp_15 to i63" [kernel.cpp:13981]   --->   Operation 53 'zext' 'tmp_60_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.78ns) (out node of the LUT)   --->   "%layer_config_V12_sum = add i63 %tmp_71_cast, %tmp_60_cast" [kernel.cpp:13981]   --->   Operation 54 'add' 'layer_config_V12_sum' <Predicate = (!exitcond)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%layer_config_V12_sum_1 = zext i63 %layer_config_V12_sum to i64" [kernel.cpp:13981]   --->   Operation 55 'zext' 'layer_config_V12_sum_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%gcontrol_addr = getelementptr i32* %gcontrol, i64 %layer_config_V12_sum_1" [kernel.cpp:13981]   --->   Operation 56 'getelementptr' 'gcontrol_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:13996]   --->   Operation 57 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.62>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_28 = trunc i32 %cur_layer_batch to i25" [kernel.cpp:13982]   --->   Operation 58 'trunc' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_cast = call i30 @_ssdm_op_BitConcatenate.i30.i25.i5(i25 %tmp_28, i5 0)" [kernel.cpp:13981]   --->   Operation 59 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_73_add_i32_shr_c = zext i30 %tmp_cast to i32" [kernel.cpp:13981]   --->   Operation 60 'zext' 'tmp_73_add_i32_shr_c' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [7/7] (2.62ns)   --->   "%gcontrol_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gcontrol_addr, i32 %tmp_73_add_i32_shr_c)" [kernel.cpp:13981]   --->   Operation 61 'readreq' 'gcontrol_addr_rd_req' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.62>
ST_4 : Operation 62 [6/7] (2.62ns)   --->   "%gcontrol_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gcontrol_addr, i32 %tmp_73_add_i32_shr_c)" [kernel.cpp:13981]   --->   Operation 62 'readreq' 'gcontrol_addr_rd_req' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.62>
ST_5 : Operation 63 [5/7] (2.62ns)   --->   "%gcontrol_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gcontrol_addr, i32 %tmp_73_add_i32_shr_c)" [kernel.cpp:13981]   --->   Operation 63 'readreq' 'gcontrol_addr_rd_req' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.62>
ST_6 : Operation 64 [4/7] (2.62ns)   --->   "%gcontrol_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gcontrol_addr, i32 %tmp_73_add_i32_shr_c)" [kernel.cpp:13981]   --->   Operation 64 'readreq' 'gcontrol_addr_rd_req' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.62>
ST_7 : Operation 65 [3/7] (2.62ns)   --->   "%gcontrol_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gcontrol_addr, i32 %tmp_73_add_i32_shr_c)" [kernel.cpp:13981]   --->   Operation 65 'readreq' 'gcontrol_addr_rd_req' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.62>
ST_8 : Operation 66 [2/7] (2.62ns)   --->   "%gcontrol_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gcontrol_addr, i32 %tmp_73_add_i32_shr_c)" [kernel.cpp:13981]   --->   Operation 66 'readreq' 'gcontrol_addr_rd_req' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.62>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_27 = shl i32 %cur_layer_batch, 5" [kernel.cpp:13981]   --->   Operation 67 'shl' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/7] (2.62ns)   --->   "%gcontrol_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gcontrol_addr, i32 %tmp_73_add_i32_shr_c)" [kernel.cpp:13981]   --->   Operation 68 'readreq' 'gcontrol_addr_rd_req' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 69 [1/1] (0.85ns)   --->   "br label %burst.rd.header11" [kernel.cpp:13981]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.85>

State 10 <SV = 9> <Delay = 2.62>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%indvar = phi i30 [ 0, %1 ], [ %indvar_next5, %burst.rd.body12 ]" [kernel.cpp:13981]   --->   Operation 70 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (1.25ns)   --->   "%exitcond6 = icmp eq i30 %indvar, %tmp_cast" [kernel.cpp:13981]   --->   Operation 71 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1073741823, i64 0)"   --->   Operation 72 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (1.48ns)   --->   "%indvar_next5 = add i30 %indvar, 1" [kernel.cpp:13981]   --->   Operation 73 'add' 'indvar_next5' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %burst.rd.end10, label %burst.rd.body12" [kernel.cpp:13981]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (2.62ns)   --->   "%gcontrol_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gcontrol_addr)" [kernel.cpp:13981]   --->   Operation 75 'read' 'gcontrol_addr_read' <Predicate = (!exitcond6)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 76 [1/1] (1.51ns)   --->   "%tmp_16 = add i32 %tmp_27, -7" [kernel.cpp:13982]   --->   Operation 76 'add' 'tmp_16' <Predicate = (exitcond6)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 77 [1/1] (1.01ns)   --->   "%layer_id_1 = add i4 %layer_id, 1" [kernel.cpp:13986]   --->   Operation 77 'add' 'layer_id_1' <Predicate = (exitcond6)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.26>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%burstread_rbegin5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)" [kernel.cpp:13981]   --->   Operation 78 'specregionbegin' 'burstread_rbegin5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @memcpy_OC_config_OC_s)" [kernel.cpp:13981]   --->   Operation 79 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%indvar1 = zext i30 %indvar to i64" [kernel.cpp:13981]   --->   Operation 80 'zext' 'indvar1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%config_addr_2 = getelementptr [32 x i32]* %config, i64 0, i64 %indvar1" [kernel.cpp:13981]   --->   Operation 81 'getelementptr' 'config_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (2.26ns)   --->   "store i32 %gcontrol_addr_read, i32* %config_addr_2, align 4" [kernel.cpp:13981]   --->   Operation 82 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%burstread_rend23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin5)" [kernel.cpp:13981]   --->   Operation 83 'specregionend' 'burstread_rend23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "br label %burst.rd.header11" [kernel.cpp:13981]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 10> <Delay = 2.26>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_17 = sext i32 %tmp_16 to i64" [kernel.cpp:13982]   --->   Operation 85 'sext' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%config_addr_1 = getelementptr inbounds [32 x i32]* %config, i64 0, i64 %tmp_17" [kernel.cpp:13982]   --->   Operation 86 'getelementptr' 'config_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [2/2] (2.26ns)   --->   "%nxt_layer_batch = load i32* %config_addr_1, align 4" [kernel.cpp:13982]   --->   Operation 87 'load' 'nxt_layer_batch' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 13 <SV = 11> <Delay = 2.26>
ST_13 : Operation 88 [1/2] (2.26ns)   --->   "%nxt_layer_batch = load i32* %config_addr_1, align 4" [kernel.cpp:13982]   --->   Operation 88 'load' 'nxt_layer_batch' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 89 [1/1] (2.26ns)   --->   "store i32 %cur_layer_batch, i32* %config_addr, align 4" [kernel.cpp:13983]   --->   Operation 89 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 14 <SV = 12> <Delay = 1.31>
ST_14 : Operation 90 [2/2] (1.31ns)   --->   "call fastcc void @engine(i512* %gmem1, i58 %global_cin_V1, i512* %gmem2, i58 %global_weight_V7, i58 %global_bias_V9, i58 %global_cout_V5, [32 x i32]* %config)" [kernel.cpp:13988]   --->   Operation 90 'call' <Predicate = true> <Delay = 1.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 13> <Delay = 0.00>
ST_15 : Operation 91 [1/2] (0.00ns)   --->   "call fastcc void @engine(i512* %gmem1, i58 %global_cin_V1, i512* %gmem2, i58 %global_weight_V7, i58 %global_bias_V9, i58 %global_cout_V5, [32 x i32]* %config)" [kernel.cpp:13988]   --->   Operation 91 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 92 [1/1] (0.00ns)   --->   "br label %0" [kernel.cpp:13995]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gcontrol]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ global_cin_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ global_prev_cin_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ global_cout_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ global_weight_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ global_bias_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer_config_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
layer_config_V_read    (read             ) [ 0000000000000000]
global_bias_V_read     (read             ) [ 0000000000000000]
global_weight_V_read   (read             ) [ 0000000000000000]
global_cout_V_read     (read             ) [ 0000000000000000]
global_cin_V_read      (read             ) [ 0000000000000000]
tmp                    (partselect       ) [ 0000000000000000]
tmp_71_cast            (zext             ) [ 0011111111111111]
global_bias_V9         (partselect       ) [ 0011111111111111]
global_weight_V7       (partselect       ) [ 0011111111111111]
global_cout_V5         (partselect       ) [ 0011111111111111]
global_cin_V1          (partselect       ) [ 0011111111111111]
StgValue_27            (specbitsmap      ) [ 0000000000000000]
StgValue_28            (specbitsmap      ) [ 0000000000000000]
StgValue_29            (specbitsmap      ) [ 0000000000000000]
StgValue_30            (specbitsmap      ) [ 0000000000000000]
StgValue_31            (spectopmodule    ) [ 0000000000000000]
config                 (alloca           ) [ 0011111111111111]
StgValue_33            (specinterface    ) [ 0000000000000000]
StgValue_34            (specinterface    ) [ 0000000000000000]
StgValue_35            (specinterface    ) [ 0000000000000000]
StgValue_36            (specinterface    ) [ 0000000000000000]
StgValue_37            (specinterface    ) [ 0000000000000000]
StgValue_38            (specinterface    ) [ 0000000000000000]
StgValue_39            (specinterface    ) [ 0000000000000000]
StgValue_40            (specinterface    ) [ 0000000000000000]
StgValue_41            (specinterface    ) [ 0000000000000000]
StgValue_42            (specinterface    ) [ 0000000000000000]
StgValue_43            (specinterface    ) [ 0000000000000000]
config_addr            (getelementptr    ) [ 0011111111111111]
StgValue_45            (br               ) [ 0111111111111111]
cur_layer_batch        (phi              ) [ 0011111111111100]
layer_id               (phi              ) [ 0011111111110000]
exitcond               (icmp             ) [ 0011111111111111]
empty                  (speclooptripcount) [ 0000000000000000]
StgValue_50            (br               ) [ 0000000000000000]
tmp_s                  (bitconcatenate   ) [ 0000000000000000]
tmp_15                 (or               ) [ 0000000000000000]
tmp_60_cast            (zext             ) [ 0000000000000000]
layer_config_V12_sum   (add              ) [ 0000000000000000]
layer_config_V12_sum_1 (zext             ) [ 0000000000000000]
gcontrol_addr          (getelementptr    ) [ 0001111111110000]
StgValue_57            (ret              ) [ 0000000000000000]
tmp_28                 (trunc            ) [ 0000000000000000]
tmp_cast               (bitconcatenate   ) [ 0000111111110000]
tmp_73_add_i32_shr_c   (zext             ) [ 0000111111000000]
tmp_27                 (shl              ) [ 0000000000110000]
gcontrol_addr_rd_req   (readreq          ) [ 0000000000000000]
StgValue_69            (br               ) [ 0011111111111111]
indvar                 (phi              ) [ 0000000000110000]
exitcond6              (icmp             ) [ 0011111111111111]
empty_32               (speclooptripcount) [ 0000000000000000]
indvar_next5           (add              ) [ 0011111111111111]
StgValue_74            (br               ) [ 0000000000000000]
gcontrol_addr_read     (read             ) [ 0000000000010000]
tmp_16                 (add              ) [ 0000000000001000]
layer_id_1             (add              ) [ 0110000000001111]
burstread_rbegin5      (specregionbegin  ) [ 0000000000000000]
StgValue_79            (specloopname     ) [ 0000000000000000]
indvar1                (zext             ) [ 0000000000000000]
config_addr_2          (getelementptr    ) [ 0000000000000000]
StgValue_82            (store            ) [ 0000000000000000]
burstread_rend23       (specregionend    ) [ 0000000000000000]
StgValue_84            (br               ) [ 0011111111111111]
tmp_17                 (sext             ) [ 0000000000000000]
config_addr_1          (getelementptr    ) [ 0000000000000100]
nxt_layer_batch        (load             ) [ 0110000000000011]
StgValue_89            (store            ) [ 0000000000000000]
StgValue_91            (call             ) [ 0000000000000000]
StgValue_92            (br               ) [ 0111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gcontrol">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gcontrol"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="global_cin_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="global_cin_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="global_prev_cin_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="global_prev_cin_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="global_cout_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="global_cout_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="global_weight_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="global_weight_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="global_bias_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="global_bias_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer_config_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_config_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str65"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str115"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str66"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str67"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str68"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str69"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str70"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str72"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i25.i5"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_s"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_config_OC_s"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="engine"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="config_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="config/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="layer_config_V_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_config_V_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="global_bias_V_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="global_bias_V_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="global_weight_V_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="global_weight_V_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="global_cout_V_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="global_cout_V_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="global_cin_V_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="global_cin_V_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_readreq_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="1"/>
<pin id="157" dir="0" index="2" bw="30" slack="0"/>
<pin id="158" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gcontrol_addr_rd_req/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="gcontrol_addr_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="8"/>
<pin id="163" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gcontrol_addr_read/10 "/>
</bind>
</comp>

<comp id="165" class="1004" name="config_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="6" slack="0"/>
<pin id="169" dir="1" index="3" bw="5" slack="11"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="config_addr/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="config_addr_2_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="30" slack="0"/>
<pin id="177" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="config_addr_2/11 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="1"/>
<pin id="182" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_82/11 nxt_layer_batch/12 StgValue_89/13 "/>
</bind>
</comp>

<comp id="185" class="1004" name="config_addr_1_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="32" slack="0"/>
<pin id="189" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="config_addr_1/12 "/>
</bind>
</comp>

<comp id="192" class="1005" name="cur_layer_batch_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cur_layer_batch (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="cur_layer_batch_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="32" slack="1"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cur_layer_batch/2 "/>
</bind>
</comp>

<comp id="205" class="1005" name="layer_id_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="1"/>
<pin id="207" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="layer_id (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="layer_id_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="4" slack="1"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="layer_id/2 "/>
</bind>
</comp>

<comp id="217" class="1005" name="indvar_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="30" slack="1"/>
<pin id="219" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="indvar_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="30" slack="0"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/10 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_engine_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="0" slack="0"/>
<pin id="231" dir="0" index="1" bw="512" slack="0"/>
<pin id="232" dir="0" index="2" bw="58" slack="12"/>
<pin id="233" dir="0" index="3" bw="512" slack="0"/>
<pin id="234" dir="0" index="4" bw="58" slack="12"/>
<pin id="235" dir="0" index="5" bw="58" slack="12"/>
<pin id="236" dir="0" index="6" bw="58" slack="12"/>
<pin id="237" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="238" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_90/14 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="62" slack="0"/>
<pin id="244" dir="0" index="1" bw="64" slack="0"/>
<pin id="245" dir="0" index="2" bw="3" slack="0"/>
<pin id="246" dir="0" index="3" bw="7" slack="0"/>
<pin id="247" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_71_cast_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="62" slack="0"/>
<pin id="254" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_71_cast/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="global_bias_V9_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="58" slack="0"/>
<pin id="258" dir="0" index="1" bw="64" slack="0"/>
<pin id="259" dir="0" index="2" bw="4" slack="0"/>
<pin id="260" dir="0" index="3" bw="7" slack="0"/>
<pin id="261" dir="1" index="4" bw="58" slack="12"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="global_bias_V9/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="global_weight_V7_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="58" slack="0"/>
<pin id="268" dir="0" index="1" bw="64" slack="0"/>
<pin id="269" dir="0" index="2" bw="4" slack="0"/>
<pin id="270" dir="0" index="3" bw="7" slack="0"/>
<pin id="271" dir="1" index="4" bw="58" slack="12"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="global_weight_V7/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="global_cout_V5_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="58" slack="0"/>
<pin id="278" dir="0" index="1" bw="64" slack="0"/>
<pin id="279" dir="0" index="2" bw="4" slack="0"/>
<pin id="280" dir="0" index="3" bw="7" slack="0"/>
<pin id="281" dir="1" index="4" bw="58" slack="12"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="global_cout_V5/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="global_cin_V1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="58" slack="0"/>
<pin id="288" dir="0" index="1" bw="64" slack="0"/>
<pin id="289" dir="0" index="2" bw="4" slack="0"/>
<pin id="290" dir="0" index="3" bw="7" slack="0"/>
<pin id="291" dir="1" index="4" bw="58" slack="12"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="global_cin_V1/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="exitcond_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_s_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="9" slack="0"/>
<pin id="304" dir="0" index="1" bw="4" slack="0"/>
<pin id="305" dir="0" index="2" bw="1" slack="0"/>
<pin id="306" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_15_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="9" slack="0"/>
<pin id="312" dir="0" index="1" bw="4" slack="0"/>
<pin id="313" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_60_cast_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="9" slack="0"/>
<pin id="318" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_60_cast/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="layer_config_V12_sum_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="62" slack="1"/>
<pin id="322" dir="0" index="1" bw="9" slack="0"/>
<pin id="323" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="layer_config_V12_sum/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="layer_config_V12_sum_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="63" slack="0"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="layer_config_V12_sum_1/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="gcontrol_addr_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="63" slack="0"/>
<pin id="332" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gcontrol_addr/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_28_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_28/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_cast_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="30" slack="0"/>
<pin id="341" dir="0" index="1" bw="25" slack="0"/>
<pin id="342" dir="0" index="2" bw="1" slack="0"/>
<pin id="343" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_73_add_i32_shr_c_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="30" slack="0"/>
<pin id="349" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_73_add_i32_shr_c/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_27_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="7"/>
<pin id="354" dir="0" index="1" bw="4" slack="0"/>
<pin id="355" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_27/9 "/>
</bind>
</comp>

<comp id="358" class="1004" name="exitcond6_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="30" slack="0"/>
<pin id="360" dir="0" index="1" bw="30" slack="7"/>
<pin id="361" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/10 "/>
</bind>
</comp>

<comp id="363" class="1004" name="indvar_next5_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="30" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next5/10 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_16_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="0" index="1" bw="4" slack="0"/>
<pin id="372" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/10 "/>
</bind>
</comp>

<comp id="374" class="1004" name="layer_id_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="8"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="layer_id_1/10 "/>
</bind>
</comp>

<comp id="380" class="1004" name="indvar1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="30" slack="1"/>
<pin id="382" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvar1/11 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_17_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="1"/>
<pin id="387" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_17/12 "/>
</bind>
</comp>

<comp id="389" class="1005" name="tmp_71_cast_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="63" slack="1"/>
<pin id="391" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp_71_cast "/>
</bind>
</comp>

<comp id="394" class="1005" name="global_bias_V9_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="58" slack="12"/>
<pin id="396" dir="1" index="1" bw="58" slack="12"/>
</pin_list>
<bind>
<opset="global_bias_V9 "/>
</bind>
</comp>

<comp id="399" class="1005" name="global_weight_V7_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="58" slack="12"/>
<pin id="401" dir="1" index="1" bw="58" slack="12"/>
</pin_list>
<bind>
<opset="global_weight_V7 "/>
</bind>
</comp>

<comp id="404" class="1005" name="global_cout_V5_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="58" slack="12"/>
<pin id="406" dir="1" index="1" bw="58" slack="12"/>
</pin_list>
<bind>
<opset="global_cout_V5 "/>
</bind>
</comp>

<comp id="409" class="1005" name="global_cin_V1_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="58" slack="12"/>
<pin id="411" dir="1" index="1" bw="58" slack="12"/>
</pin_list>
<bind>
<opset="global_cin_V1 "/>
</bind>
</comp>

<comp id="414" class="1005" name="config_addr_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="5" slack="11"/>
<pin id="416" dir="1" index="1" bw="5" slack="11"/>
</pin_list>
<bind>
<opset="config_addr "/>
</bind>
</comp>

<comp id="422" class="1005" name="gcontrol_addr_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gcontrol_addr "/>
</bind>
</comp>

<comp id="428" class="1005" name="tmp_cast_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="30" slack="7"/>
<pin id="430" dir="1" index="1" bw="30" slack="7"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="433" class="1005" name="tmp_73_add_i32_shr_c_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="1"/>
<pin id="435" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_73_add_i32_shr_c "/>
</bind>
</comp>

<comp id="438" class="1005" name="tmp_27_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="1"/>
<pin id="440" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="446" class="1005" name="indvar_next5_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="30" slack="0"/>
<pin id="448" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next5 "/>
</bind>
</comp>

<comp id="451" class="1005" name="gcontrol_addr_read_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="1"/>
<pin id="453" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gcontrol_addr_read "/>
</bind>
</comp>

<comp id="456" class="1005" name="tmp_16_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="1"/>
<pin id="458" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="461" class="1005" name="layer_id_1_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="4" slack="1"/>
<pin id="463" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="layer_id_1 "/>
</bind>
</comp>

<comp id="466" class="1005" name="config_addr_1_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="5" slack="1"/>
<pin id="468" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="config_addr_1 "/>
</bind>
</comp>

<comp id="471" class="1005" name="nxt_layer_batch_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="1"/>
<pin id="473" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nxt_layer_batch "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="38" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="20" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="20" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="20" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="20" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="92" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="102" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="120" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="70" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="72" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="178"><net_src comp="70" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="173" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="190"><net_src comp="70" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="191"><net_src comp="185" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="195"><net_src comp="74" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="203"><net_src comp="192" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="197" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="208"><net_src comp="76" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="209" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="220"><net_src comp="96" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="221" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="239"><net_src comp="118" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="240"><net_src comp="0" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="4" pin="0"/><net_sink comp="229" pin=3"/></net>

<net id="248"><net_src comp="22" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="124" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="250"><net_src comp="24" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="251"><net_src comp="26" pin="0"/><net_sink comp="242" pin=3"/></net>

<net id="255"><net_src comp="242" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="28" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="130" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="264"><net_src comp="30" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="265"><net_src comp="26" pin="0"/><net_sink comp="256" pin=3"/></net>

<net id="272"><net_src comp="28" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="136" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="274"><net_src comp="30" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="275"><net_src comp="26" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="282"><net_src comp="28" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="142" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="284"><net_src comp="30" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="285"><net_src comp="26" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="292"><net_src comp="28" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="148" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="294"><net_src comp="30" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="295"><net_src comp="26" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="300"><net_src comp="209" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="78" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="307"><net_src comp="84" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="209" pin="4"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="86" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="314"><net_src comp="302" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="88" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="319"><net_src comp="310" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="316" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="320" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="6" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="325" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="338"><net_src comp="192" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="90" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="335" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="86" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="350"><net_src comp="339" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="356"><net_src comp="192" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="94" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="221" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="367"><net_src comp="221" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="100" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="104" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="205" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="106" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="383"><net_src comp="217" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="388"><net_src comp="385" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="392"><net_src comp="252" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="397"><net_src comp="256" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="229" pin=5"/></net>

<net id="402"><net_src comp="266" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="229" pin=4"/></net>

<net id="407"><net_src comp="276" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="229" pin=6"/></net>

<net id="412"><net_src comp="286" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="417"><net_src comp="165" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="425"><net_src comp="329" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="431"><net_src comp="339" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="436"><net_src comp="347" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="441"><net_src comp="352" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="449"><net_src comp="363" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="454"><net_src comp="160" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="459"><net_src comp="369" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="464"><net_src comp="374" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="469"><net_src comp="185" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="474"><net_src comp="179" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="197" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {14 15 }
 - Input state : 
	Port: top_kernel : gmem1 | {14 15 }
	Port: top_kernel : gmem2 | {14 15 }
	Port: top_kernel : gcontrol | {3 4 5 6 7 8 9 10 }
	Port: top_kernel : global_cin_V | {1 }
	Port: top_kernel : global_cout_V | {1 }
	Port: top_kernel : global_weight_V | {1 }
	Port: top_kernel : global_bias_V | {1 }
	Port: top_kernel : layer_config_V | {1 }
  - Chain level:
	State 1
		tmp_71_cast : 1
		config_addr : 1
	State 2
		exitcond : 1
		StgValue_50 : 2
		tmp_s : 1
		tmp_15 : 2
		tmp_60_cast : 2
		layer_config_V12_sum : 3
		layer_config_V12_sum_1 : 4
		gcontrol_addr : 5
	State 3
		tmp_cast : 1
		tmp_73_add_i32_shr_c : 2
		gcontrol_addr_rd_req : 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		exitcond6 : 1
		indvar_next5 : 1
		StgValue_74 : 2
	State 11
		config_addr_2 : 1
		StgValue_82 : 2
		burstread_rend23 : 1
	State 12
		config_addr_1 : 1
		nxt_layer_batch : 2
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|   call   |         grp_engine_fu_229        |   1808  |   307   | 264.156 |  153343 |  71993  |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|          |    layer_config_V12_sum_fu_320   |    0    |    0    |    0    |    0    |    69   |    0    |
|    add   |        indvar_next5_fu_363       |    0    |    0    |    0    |    0    |    37   |    0    |
|          |           tmp_16_fu_369          |    0    |    0    |    0    |    0    |    39   |    0    |
|          |         layer_id_1_fu_374        |    0    |    0    |    0    |    0    |    13   |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|   icmp   |          exitcond_fu_296         |    0    |    0    |    0    |    0    |    9    |    0    |
|          |         exitcond6_fu_358         |    0    |    0    |    0    |    0    |    18   |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|          |  layer_config_V_read_read_fu_124 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  global_bias_V_read_read_fu_130  |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   | global_weight_V_read_read_fu_136 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  global_cout_V_read_read_fu_142  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   global_cin_V_read_read_fu_148  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  gcontrol_addr_read_read_fu_160  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|  readreq |        grp_readreq_fu_154        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|          |            tmp_fu_242            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       global_bias_V9_fu_256      |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|      global_weight_V7_fu_266     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       global_cout_V5_fu_276      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       global_cin_V1_fu_286       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|          |        tmp_71_cast_fu_252        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_60_cast_fu_316        |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |   layer_config_V12_sum_1_fu_325  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    tmp_73_add_i32_shr_c_fu_347   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          indvar1_fu_380          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|bitconcatenate|           tmp_s_fu_302           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_cast_fu_339         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|    or    |           tmp_15_fu_310          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|   trunc  |           tmp_28_fu_335          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|    shl   |           tmp_27_fu_352          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|   sext   |           tmp_17_fu_385          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                  |   1808  |   307   | 264.156 |  153343 |  72178  |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|config|    2   |    0   |    0   |
+------+--------+--------+--------+
| Total|    2   |    0   |    0   |
+------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    config_addr_1_reg_466   |    5   |
|     config_addr_reg_414    |    5   |
|   cur_layer_batch_reg_192  |   32   |
| gcontrol_addr_read_reg_451 |   32   |
|    gcontrol_addr_reg_422   |   32   |
|   global_bias_V9_reg_394   |   58   |
|    global_cin_V1_reg_409   |   58   |
|   global_cout_V5_reg_404   |   58   |
|  global_weight_V7_reg_399  |   58   |
|    indvar_next5_reg_446    |   30   |
|       indvar_reg_217       |   30   |
|     layer_id_1_reg_461     |    4   |
|      layer_id_reg_205      |    4   |
|   nxt_layer_batch_reg_471  |   32   |
|       tmp_16_reg_456       |   32   |
|       tmp_27_reg_438       |   32   |
|     tmp_71_cast_reg_389    |   63   |
|tmp_73_add_i32_shr_c_reg_433|   32   |
|      tmp_cast_reg_428      |   30   |
+----------------------------+--------+
|            Total           |   627  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|    grp_readreq_fu_154   |  p2  |   2  |  30  |   60   ||    9    |
|    grp_access_fu_179    |  p0  |   4  |   5  |   20   ||    21   |
|    grp_access_fu_179    |  p1  |   2  |  32  |   64   ||    9    |
| cur_layer_batch_reg_192 |  p0  |   2  |  32  |   64   ||    9    |
|     layer_id_reg_205    |  p0  |   2  |   4  |    8   ||    9    |
|      indvar_reg_217     |  p0  |   2  |  30  |   60   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   276  ||  5.253  ||    66   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |  1808  |   307  |   264  | 153343 |  72178 |    0   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    -   |
|Multiplexer|    -   |    -   |    5   |    -   |   66   |    -   |
|  Register |    -   |    -   |    -   |   627  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |  1810  |   307  |   269  | 153970 |  72244 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
