#-----------------------------------------------------------
# xsim v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Dec  7 18:43:21 2022
# Process ID: 15156
# Current directory: D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/sobel_accel/xsim_script.tcl}
# Log file: D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog/xsim.log
# Journal file: D:/DESKTOP/Integrated/lab4/lab4/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/sobel_accel/xsim_script.tcl
# xsim {sobel_accel} -autoloadwcfg -tclbatch {sobel_accel.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source sobel_accel.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
