<dec f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='183' type='const llvm::TargetRegisterClass * llvm::SIRegisterInfo::getEquivalentSGPRClass(const llvm::TargetRegisterClass * VRC) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='181'>/// \returns A SGPR reg class with the same width as \p SRC</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='199' u='c' c='_ZL25tryChangeVGPRtoSGPRinCopyRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11782' u='c' c='_ZNK4llvm16SITargetLowering14getRegClassForENS_3MVTEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4685' u='c' c='_ZNK4llvm11SIInstrInfo18readlaneVGPRToSGPRENS_8RegisterERNS_12MachineInstrERNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4878' u='c' c='_ZL25emitLoadSRsrcFromVGPRLoopRKN4llvm11SIInstrInfoERNS_19MachineRegisterInfoERNS_17MachineBasicBlockES6_RKNS_8DebugLocERNS_14MachineOperandE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1921' ll='1929' type='const llvm::TargetRegisterClass * llvm::SIRegisterInfo::getEquivalentSGPRClass(const llvm::TargetRegisterClass * VRC) const'/>
