-- Copyright (C) 2022  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.


-- Generated by Quartus Prime Version 21.1 (Build Build 850 06/23/2022)
-- Created on Thu May 25 18:56:20 2023

COMPONENT adcReader
	PORT
	(
		clk_50		:	 IN STD_LOGIC;
		reset_n		:	 IN STD_LOGIC;
		Data0		:	 OUT STD_LOGIC_VECTOR(11 DOWNTO 0);
		Data1		:	 OUT STD_LOGIC_VECTOR(11 DOWNTO 0);
		Data2		:	 OUT STD_LOGIC_VECTOR(11 DOWNTO 0);
		Data3		:	 OUT STD_LOGIC_VECTOR(11 DOWNTO 0);
		Data4		:	 OUT STD_LOGIC_VECTOR(11 DOWNTO 0);
		Data5		:	 OUT STD_LOGIC_VECTOR(11 DOWNTO 0);
		Data6		:	 OUT STD_LOGIC_VECTOR(11 DOWNTO 0);
		Data7		:	 OUT STD_LOGIC_VECTOR(11 DOWNTO 0);
		DIN		:	 OUT STD_LOGIC;
		CS_n		:	 OUT STD_LOGIC;
		SCLK		:	 OUT STD_LOGIC;
		DOUT		:	 IN STD_LOGIC
	);
END COMPONENT;