// Generated by CIRCT unknown git version
module AMOALU(	// file.cleaned.mlir:2:3
  input  [4:0]  io_cmd,	// file.cleaned.mlir:2:24
  input  [31:0] io_lhs,	// file.cleaned.mlir:2:41
                io_rhs,	// file.cleaned.mlir:2:59
  output [31:0] io_out_unmasked	// file.cleaned.mlir:2:78
);

  wire _T_4 = io_cmd == 5'hA;	// file.cleaned.mlir:7:15, :20:10
  wire logic_and = _T_4 | io_cmd == 5'hB;	// file.cleaned.mlir:6:15, :20:10, :21:10, :22:10
  wire logic_xor = io_cmd == 5'h9 | _T_4;	// file.cleaned.mlir:5:14, :20:10, :23:11, :24:11
  assign io_out_unmasked =
    io_cmd == 5'h8
      ? io_lhs + io_rhs
      : logic_and | logic_xor
          ? (logic_and ? io_lhs & io_rhs : 32'h0) | (logic_xor ? io_lhs ^ io_rhs : 32'h0)
          : ((io_lhs[31] == io_rhs[31]
                ? io_lhs < io_rhs
                : ~(io_cmd[1]) ? io_lhs[31] : io_rhs[31])
               ? io_cmd == 5'hC | io_cmd == 5'hE
               : io_cmd == 5'hD | io_cmd == 5'hF)
              ? io_lhs
              : io_rhs;	// file.cleaned.mlir:4:15, :8:14, :9:15, :10:15, :11:15, :12:15, :13:10, :14:10, :15:10, :16:10, :17:10, :18:10, :19:10, :22:10, :24:11, :25:11, :26:11, :27:11, :28:11, :29:11, :30:11, :31:11, :32:11, :33:11, :34:11, :35:11, :36:11, :37:11, :38:11, :39:11, :40:11, :41:11, :42:11, :43:11, :44:5
endmodule

