{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553071869720 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553071869729 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 20 09:51:09 2019 " "Processing started: Wed Mar 20 09:51:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553071869729 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553071869729 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spwm_gen -c spwm_gen " "Command: quartus_map --read_settings_files=on --write_settings_files=off spwm_gen -c spwm_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553071869729 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553071870539 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553071870539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triangle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file triangle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 triangle-Behavioral " "Found design unit 1: triangle-Behavioral" {  } { { "triangle.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/triangle.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553071880326 ""} { "Info" "ISGN_ENTITY_NAME" "1 triangle " "Found entity 1: triangle" {  } { { "triangle.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/triangle.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553071880326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553071880326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spwm_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spwm_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spwm_gen-a " "Found design unit 1: spwm_gen-a" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553071880331 ""} { "Info" "ISGN_ENTITY_NAME" "1 spwm_gen " "Found entity 1: spwm_gen" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553071880331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553071880331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_240.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sin_240.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sin_240-Behavioral " "Found design unit 1: sin_240-Behavioral" {  } { { "sin_240.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/sin_240.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553071880336 ""} { "Info" "ISGN_ENTITY_NAME" "1 sin_240 " "Found entity 1: sin_240" {  } { { "sin_240.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/sin_240.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553071880336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553071880336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_120.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sin_120.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sin_120-Behavioral " "Found design unit 1: sin_120-Behavioral" {  } { { "sin_120.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/sin_120.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553071880341 ""} { "Info" "ISGN_ENTITY_NAME" "1 sin_120 " "Found entity 1: sin_120" {  } { { "sin_120.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/sin_120.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553071880341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553071880341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sin-Behavioral " "Found design unit 1: sin-Behavioral" {  } { { "sin.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/sin.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553071880346 ""} { "Info" "ISGN_ENTITY_NAME" "1 sin " "Found entity 1: sin" {  } { { "sin.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/sin.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553071880346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553071880346 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spwm_gen " "Elaborating entity \"spwm_gen\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1553071880388 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "triangular spwm_gen.vhd(101) " "VHDL Process Statement warning at spwm_gen.vhd(101): signal \"triangular\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553071880391 "|spwm_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seno spwm_gen.vhd(101) " "VHDL Process Statement warning at spwm_gen.vhd(101): signal \"seno\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553071880391 "|spwm_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "triangular spwm_gen.vhd(107) " "VHDL Process Statement warning at spwm_gen.vhd(107): signal \"triangular\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553071880391 "|spwm_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seno120 spwm_gen.vhd(107) " "VHDL Process Statement warning at spwm_gen.vhd(107): signal \"seno120\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553071880391 "|spwm_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "triangular spwm_gen.vhd(113) " "VHDL Process Statement warning at spwm_gen.vhd(113): signal \"triangular\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553071880391 "|spwm_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seno240 spwm_gen.vhd(113) " "VHDL Process Statement warning at spwm_gen.vhd(113): signal \"seno240\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553071880391 "|spwm_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangle triangle:inst1 " "Elaborating entity \"triangle\" for hierarchy \"triangle:inst1\"" {  } { { "spwm_gen.vhd" "inst1" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553071880405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin sin:inst2 " "Elaborating entity \"sin\" for hierarchy \"sin:inst2\"" {  } { { "spwm_gen.vhd" "inst2" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553071880423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin_120 sin_120:inst3 " "Elaborating entity \"sin_120\" for hierarchy \"sin_120:inst3\"" {  } { { "spwm_gen.vhd" "inst3" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553071880442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin_240 sin_240:inst4 " "Elaborating entity \"sin_240\" for hierarchy \"sin_240:inst4\"" {  } { { "spwm_gen.vhd" "inst4" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553071880463 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1553071881483 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1553071882150 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553071882150 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "64 " "Design contains 64 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_sin\[0\] " "No output dependent on input pin \"freq_sin\[0\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_sin[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_sin\[1\] " "No output dependent on input pin \"freq_sin\[1\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_sin[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_sin\[2\] " "No output dependent on input pin \"freq_sin\[2\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_sin[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_sin\[3\] " "No output dependent on input pin \"freq_sin\[3\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_sin[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_sin\[4\] " "No output dependent on input pin \"freq_sin\[4\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_sin[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_sin\[5\] " "No output dependent on input pin \"freq_sin\[5\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_sin[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_sin\[6\] " "No output dependent on input pin \"freq_sin\[6\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_sin[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_sin\[7\] " "No output dependent on input pin \"freq_sin\[7\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_sin[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_sin\[8\] " "No output dependent on input pin \"freq_sin\[8\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_sin[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_sin\[9\] " "No output dependent on input pin \"freq_sin\[9\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_sin[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_sin\[10\] " "No output dependent on input pin \"freq_sin\[10\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_sin[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_sin\[11\] " "No output dependent on input pin \"freq_sin\[11\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_sin[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_sin\[12\] " "No output dependent on input pin \"freq_sin\[12\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_sin[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_sin\[13\] " "No output dependent on input pin \"freq_sin\[13\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_sin[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_sin\[14\] " "No output dependent on input pin \"freq_sin\[14\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_sin[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_sin\[15\] " "No output dependent on input pin \"freq_sin\[15\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_sin[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_sin\[16\] " "No output dependent on input pin \"freq_sin\[16\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_sin[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_sin\[17\] " "No output dependent on input pin \"freq_sin\[17\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_sin[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_sin\[18\] " "No output dependent on input pin \"freq_sin\[18\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_sin[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_sin\[19\] " "No output dependent on input pin \"freq_sin\[19\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_sin[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_sin\[20\] " "No output dependent on input pin \"freq_sin\[20\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_sin[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_sin\[21\] " "No output dependent on input pin \"freq_sin\[21\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_sin[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_sin\[22\] " "No output dependent on input pin \"freq_sin\[22\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_sin[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_sin\[23\] " "No output dependent on input pin \"freq_sin\[23\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_sin[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_sin\[24\] " "No output dependent on input pin \"freq_sin\[24\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_sin[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_sin\[25\] " "No output dependent on input pin \"freq_sin\[25\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_sin[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_sin\[26\] " "No output dependent on input pin \"freq_sin\[26\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_sin[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_sin\[27\] " "No output dependent on input pin \"freq_sin\[27\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_sin[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_sin\[28\] " "No output dependent on input pin \"freq_sin\[28\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_sin[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_sin\[29\] " "No output dependent on input pin \"freq_sin\[29\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_sin[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_sin\[30\] " "No output dependent on input pin \"freq_sin\[30\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_sin[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_sin\[31\] " "No output dependent on input pin \"freq_sin\[31\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_sin[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_tri\[0\] " "No output dependent on input pin \"freq_tri\[0\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_tri[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_tri\[1\] " "No output dependent on input pin \"freq_tri\[1\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_tri[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_tri\[2\] " "No output dependent on input pin \"freq_tri\[2\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_tri[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_tri\[3\] " "No output dependent on input pin \"freq_tri\[3\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_tri[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_tri\[4\] " "No output dependent on input pin \"freq_tri\[4\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_tri[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_tri\[5\] " "No output dependent on input pin \"freq_tri\[5\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_tri[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_tri\[6\] " "No output dependent on input pin \"freq_tri\[6\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_tri[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_tri\[7\] " "No output dependent on input pin \"freq_tri\[7\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_tri[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_tri\[8\] " "No output dependent on input pin \"freq_tri\[8\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_tri[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_tri\[9\] " "No output dependent on input pin \"freq_tri\[9\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_tri[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_tri\[10\] " "No output dependent on input pin \"freq_tri\[10\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_tri[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_tri\[11\] " "No output dependent on input pin \"freq_tri\[11\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_tri[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_tri\[12\] " "No output dependent on input pin \"freq_tri\[12\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_tri[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_tri\[13\] " "No output dependent on input pin \"freq_tri\[13\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_tri[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_tri\[14\] " "No output dependent on input pin \"freq_tri\[14\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_tri[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_tri\[15\] " "No output dependent on input pin \"freq_tri\[15\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_tri[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_tri\[16\] " "No output dependent on input pin \"freq_tri\[16\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_tri[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_tri\[17\] " "No output dependent on input pin \"freq_tri\[17\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_tri[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_tri\[18\] " "No output dependent on input pin \"freq_tri\[18\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_tri[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_tri\[19\] " "No output dependent on input pin \"freq_tri\[19\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_tri[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_tri\[20\] " "No output dependent on input pin \"freq_tri\[20\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_tri[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_tri\[21\] " "No output dependent on input pin \"freq_tri\[21\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_tri[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_tri\[22\] " "No output dependent on input pin \"freq_tri\[22\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_tri[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_tri\[23\] " "No output dependent on input pin \"freq_tri\[23\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_tri[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_tri\[24\] " "No output dependent on input pin \"freq_tri\[24\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_tri[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_tri\[25\] " "No output dependent on input pin \"freq_tri\[25\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_tri[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_tri\[26\] " "No output dependent on input pin \"freq_tri\[26\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_tri[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_tri\[27\] " "No output dependent on input pin \"freq_tri\[27\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_tri[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_tri\[28\] " "No output dependent on input pin \"freq_tri\[28\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_tri[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_tri\[29\] " "No output dependent on input pin \"freq_tri\[29\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_tri[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_tri\[30\] " "No output dependent on input pin \"freq_tri\[30\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_tri[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq_tri\[31\] " "No output dependent on input pin \"freq_tri\[31\]\"" {  } { { "spwm_gen.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/spwm_gen.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553071882241 "|spwm_gen|freq_tri[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1553071882241 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "721 " "Implemented 721 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Implemented 65 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1553071882244 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1553071882244 ""} { "Info" "ICUT_CUT_TM_LCELLS" "653 " "Implemented 653 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1553071882244 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1553071882244 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "747 " "Peak virtual memory: 747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553071882275 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 20 09:51:22 2019 " "Processing ended: Wed Mar 20 09:51:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553071882275 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553071882275 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553071882275 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553071882275 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1553071883966 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553071883975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 20 09:51:23 2019 " "Processing started: Wed Mar 20 09:51:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553071883975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1553071883975 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off spwm_gen -c spwm_gen " "Command: quartus_fit --read_settings_files=off --write_settings_files=off spwm_gen -c spwm_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1553071883975 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1553071884338 ""}
{ "Info" "0" "" "Project  = spwm_gen" {  } {  } 0 0 "Project  = spwm_gen" 0 0 "Fitter" 0 0 1553071884339 ""}
{ "Info" "0" "" "Revision = spwm_gen" {  } {  } 0 0 "Revision = spwm_gen" 0 0 "Fitter" 0 0 1553071884339 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1553071884478 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1553071884478 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "spwm_gen 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"spwm_gen\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1553071884494 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1553071884543 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1553071884544 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1553071885012 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1553071885052 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1553071885368 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "68 68 " "No exact pin location assignment(s) for 68 pins of 68 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1553071885600 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1553071896332 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 184 global CLKCTRL_G10 " "clk~inputCLKENA0 with 184 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1553071896647 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1553071896647 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553071896647 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1553071896654 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1553071896654 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1553071896656 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1553071896657 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1553071896657 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1553071896657 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1553071896658 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1553071896658 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1553071896658 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553071896708 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "spwm_gen.sdc " "Synopsys Design Constraints File file not found: 'spwm_gen.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1553071902665 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1553071902665 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1553071902670 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1553071902670 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1553071902671 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1553071902681 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1553071902789 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553071905280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1553071906813 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1553071909002 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553071909002 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1553071910210 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X56_Y23 X66_Y34 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X56_Y23 to location X66_Y34" {  } { { "loc" "" { Generic "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X56_Y23 to location X66_Y34"} { { 12 { 0 ""} 56 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1553071914879 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1553071914879 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1553071917396 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1553071917396 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553071917400 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.65 " "Total time spent on timing analysis during the Fitter is 0.65 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1553071919808 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1553071919850 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1553071920366 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1553071920366 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1553071921845 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553071925417 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/output_files/spwm_gen.fit.smsg " "Generated suppressed messages file D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/spwm_gen/output_files/spwm_gen.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1553071925768 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2526 " "Peak virtual memory: 2526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553071926572 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 20 09:52:06 2019 " "Processing ended: Wed Mar 20 09:52:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553071926572 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553071926572 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:24 " "Total CPU time (on all processors): 00:01:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553071926572 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1553071926572 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1553071928071 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553071928079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 20 09:52:07 2019 " "Processing started: Wed Mar 20 09:52:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553071928079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1553071928079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off spwm_gen -c spwm_gen " "Command: quartus_asm --read_settings_files=off --write_settings_files=off spwm_gen -c spwm_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1553071928079 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1553071929317 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1553071935018 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "723 " "Peak virtual memory: 723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553071935397 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 20 09:52:15 2019 " "Processing ended: Wed Mar 20 09:52:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553071935397 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553071935397 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553071935397 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1553071935397 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1553071936076 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1553071936859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553071936868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 20 09:52:16 2019 " "Processing started: Wed Mar 20 09:52:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553071936868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1553071936868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta spwm_gen -c spwm_gen " "Command: quartus_sta spwm_gen -c spwm_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1553071936868 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1553071937241 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1553071938344 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1553071938344 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553071938391 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553071938391 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "spwm_gen.sdc " "Synopsys Design Constraints File file not found: 'spwm_gen.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1553071938979 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1553071938979 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1553071938981 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1553071938981 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1553071938984 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1553071938984 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1553071938985 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1553071939001 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1553071939063 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1553071939063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.843 " "Worst-case setup slack is -8.843" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553071939069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553071939069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.843           -1622.758 clk  " "   -8.843           -1622.758 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553071939069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553071939069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.434 " "Worst-case hold slack is 0.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553071939079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553071939079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 clk  " "    0.434               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553071939079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553071939079 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1553071939086 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1553071939091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553071939097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553071939097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -176.121 clk  " "   -0.538            -176.121 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553071939097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553071939097 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1553071939108 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1553071939173 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1553071941008 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1553071941157 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1553071941170 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1553071941170 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.080 " "Worst-case setup slack is -9.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553071941175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553071941175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.080           -1661.660 clk  " "   -9.080           -1661.660 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553071941175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553071941175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.447 " "Worst-case hold slack is 0.447" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553071941182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553071941182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 clk  " "    0.447               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553071941182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553071941182 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1553071941187 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1553071941193 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553071941197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553071941197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -182.617 clk  " "   -0.538            -182.617 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553071941197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553071941197 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1553071941204 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1553071941478 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1553071942426 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1553071942520 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1553071942522 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1553071942522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.721 " "Worst-case setup slack is -3.721" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553071942528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553071942528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.721            -661.122 clk  " "   -3.721            -661.122 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553071942528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553071942528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.183 " "Worst-case hold slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553071942534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553071942534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 clk  " "    0.183               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553071942534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553071942534 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1553071942539 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1553071942544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.082 " "Worst-case minimum pulse width slack is -0.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553071942549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553071942549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.082             -17.654 clk  " "   -0.082             -17.654 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553071942549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553071942549 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1553071942556 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1553071942723 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1553071942726 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1553071942726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.221 " "Worst-case setup slack is -3.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553071942731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553071942731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.221            -566.684 clk  " "   -3.221            -566.684 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553071942731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553071942731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.168 " "Worst-case hold slack is 0.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553071942738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553071942738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 clk  " "    0.168               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553071942738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553071942738 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1553071942743 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1553071942748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.084 " "Worst-case minimum pulse width slack is -0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553071942753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553071942753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.084             -18.574 clk  " "   -0.084             -18.574 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553071942753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553071942753 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1553071943900 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1553071943901 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1071 " "Peak virtual memory: 1071 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553071943986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 20 09:52:23 2019 " "Processing ended: Wed Mar 20 09:52:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553071943986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553071943986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553071943986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1553071943986 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 84 s " "Quartus Prime Full Compilation was successful. 0 errors, 84 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1553071944709 ""}
