[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Tendency balance: 0.372574.
Heartbeat CPU 0 instructions: 10000000 cycles: 4387418 heartbeat IPC: 2.279 cumulative IPC: 2.279 (Simulation time: 00 hr 01 min 27 sec)
Tendency balance: 0.351639.
Heartbeat CPU 0 instructions: 20000001 cycles: 8769767 heartbeat IPC: 2.282 cumulative IPC: 2.281 (Simulation time: 00 hr 03 min 17 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 8769767 cumulative IPC: 2.281 (Simulation time: 00 hr 03 min 17 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 8769767 cumulative IPC: 2.281 (Simulation time: 00 hr 03 min 17 sec)
Tendency balance: 0.345810.
Heartbeat CPU 0 instructions: 30000003 cycles: 15931816 heartbeat IPC: 1.396 cumulative IPC: 1.396 (Simulation time: 00 hr 05 min 10 sec)
Simulation finished CPU 0 instructions: 10000002 cycles: 7162049 cumulative IPC: 1.396 (Simulation time: 00 hr 05 min 10 sec)
Simulation complete CPU 0 instructions: 10000002 cycles: 7162049 cumulative IPC: 1.396 (Simulation time: 00 hr 05 min 10 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/hugo/APA/traces/400.perlbench-41B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.396 instructions: 10000002 cycles: 7162049
CPU 0 Branch Prediction Accuracy: 97.09% MPKI: 5.943 Average ROB Occupancy at Mispredict: 86.66
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.001
BRANCH_INDIRECT: 0.0094
BRANCH_CONDITIONAL: 5.922
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.0088
BRANCH_RETURN: 0.0021

cpu0->cpu0_STLB TOTAL        ACCESS:       1367 HIT:       1293 MISS:         74 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:       1367 HIT:       1293 MISS:         74 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 226.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:       3674 HIT:       1925 MISS:       1749 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:       2907 HIT:       1273 MISS:       1634 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:         72 HIT:         19 MISS:         53 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:        632 HIT:        617 MISS:         15 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:         63 HIT:         16 MISS:         47 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 178.3 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:     374500 HIT:     373050 MISS:       1450 MSHR_MERGE:        181
cpu0->cpu0_L1I LOAD         ACCESS:     374500 HIT:     373050 MISS:       1450 MSHR_MERGE:        181
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.177 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:    2533111 HIT:    2531077 MISS:       2034 MSHR_MERGE:        261
cpu0->cpu0_L1D LOAD         ACCESS:    1305084 HIT:    1303294 MISS:       1790 MSHR_MERGE:        152
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    1227953 HIT:    1227772 MISS:        181 MSHR_MERGE:        109
cpu0->cpu0_L1D TRANSLATION  ACCESS:         74 HIT:         11 MISS:         63 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 183 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:     326030 HIT:     326026 MISS:          4 MSHR_MERGE:          2
cpu0->cpu0_ITLB LOAD         ACCESS:     326030 HIT:     326026 MISS:          4 MSHR_MERGE:          2
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 4 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:    2399636 HIT:    2398033 MISS:       1603 MSHR_MERGE:        238
cpu0->cpu0_DTLB LOAD         ACCESS:    2399636 HIT:    2398033 MISS:       1603 MSHR_MERGE:        238
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 16.31 cycles
cpu0->LLC TOTAL        ACCESS:       1966 HIT:        183 MISS:       1783 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:       1634 HIT:         27 MISS:       1607 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:         53 HIT:          7 MISS:         46 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:        232 HIT:        128 MISS:        104 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:         47 HIT:         21 MISS:         26 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          4
cpu0->LLC AVERAGE MISS LATENCY: 162.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         13
  ROW_BUFFER_MISS:       1666
  AVG DBUS CONGESTED CYCLE: 20.26
Channel 0 WQ ROW_BUFFER_HIT:         66
  ROW_BUFFER_MISS:        123
  FULL:          0
Channel 0 REFRESHES ISSUED:        597
