INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:53:32 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/stq_addr_8_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.010ns period=6.020ns})
  Destination:            lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.010ns period=6.020ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.020ns  (clk rise@6.020ns - clk rise@0.000ns)
  Data Path Delay:        5.705ns  (logic 1.388ns (24.331%)  route 4.317ns (75.669%))
  Logic Levels:           13  (CARRY4=6 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.503 - 6.020 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2430, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X47Y96         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/stq_addr_8_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/stq_addr_8_q_reg[2]/Q
                         net (fo=15, routed)          0.778     1.502    lsq1/handshake_lsq_lsq1_core/stq_addr_8_q[2]
    SLICE_X53Y92         LUT6 (Prop_lut6_I2_O)        0.043     1.545 r  lsq1/handshake_lsq_lsq1_core/hist_loadEn_INST_0_i_590/O
                         net (fo=1, routed)           0.000     1.545    lsq1/handshake_lsq_lsq1_core/hist_loadEn_INST_0_i_590_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.796 r  lsq1/handshake_lsq_lsq1_core/hist_loadEn_INST_0_i_312/CO[3]
                         net (fo=7, routed)           0.765     2.561    lsq1/handshake_lsq_lsq1_core/p_9_in712_in
    SLICE_X50Y90         LUT5 (Prop_lut5_I1_O)        0.043     2.604 r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q[31]_i_66/O
                         net (fo=1, routed)           0.000     2.604    lsq1/handshake_lsq_lsq1_core/ldq_data_1_q[31]_i_66_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.850 r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     2.850    lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[31]_i_26_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.900 r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.900    lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[31]_i_21_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.950 r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.950    lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[31]_i_25_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.000 r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.000    lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[31]_i_27_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     3.147 f  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[31]_i_23/O[3]
                         net (fo=1, routed)           0.500     3.647    lsq1/handshake_lsq_lsq1_core/TEMP_76_double_out1[23]
    SLICE_X55Y92         LUT6 (Prop_lut6_I1_O)        0.120     3.767 r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q[31]_i_9/O
                         net (fo=33, routed)          0.469     4.235    lsq1/handshake_lsq_lsq1_core/bypass_idx_oh_1_4
    SLICE_X53Y83         LUT6 (Prop_lut6_I0_O)        0.043     4.278 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_1_q_i_14/O
                         net (fo=1, routed)           0.326     4.605    lsq1/handshake_lsq_lsq1_core/bypass_en_vec_1[4]
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.043     4.648 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_1_q_i_3/O
                         net (fo=1, routed)           0.358     5.006    lsq1/handshake_lsq_lsq1_core/ldq_issue_1_q_i_3_n_0
    SLICE_X45Y82         LUT6 (Prop_lut6_I0_O)        0.043     5.049 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_1_q_i_2/O
                         net (fo=2, routed)           0.270     5.319    lsq1/handshake_lsq_lsq1_core/p_559_in
    SLICE_X40Y82         LUT6 (Prop_lut6_I0_O)        0.043     5.362 r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q[31]_i_1/O
                         net (fo=33, routed)          0.850     6.213    lsq1/handshake_lsq_lsq1_core/p_59_in
    SLICE_X16Y69         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.020     6.020 r  
                                                      0.000     6.020 r  clk (IN)
                         net (fo=2430, unset)         0.483     6.503    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X16Y69         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[29]/C
                         clock pessimism              0.000     6.503    
                         clock uncertainty           -0.035     6.467    
    SLICE_X16Y69         FDRE (Setup_fdre_C_CE)      -0.169     6.298    lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[29]
  -------------------------------------------------------------------
                         required time                          6.298    
                         arrival time                          -6.213    
  -------------------------------------------------------------------
                         slack                                  0.086    




