Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Shrinking_Layer_behav xil_defaultlib.tb_Shrinking_Layer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 128 for port 's_axis_tdata' [D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/new/Shrinking_Layer.v:141]
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 128 for port 'm_axis_tdata' [D:/FSRCNN/ip_repo/Shrinking_Layer/Shrinking_Layer.srcs/sources_1/new/Shrinking_Layer.v:144]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplier_DSP
Compiling module xil_defaultlib.PE_Array_default
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Adder(DATA_WIDTH=19)
Compiling module xil_defaultlib.Adder(DATA_WIDTH=20)
Compiling module xil_defaultlib.Adder(DATA_WIDTH=21)
Compiling module xil_defaultlib.Adder_Tree_default
Compiling module xil_defaultlib.Convolution_default
Compiling module xil_defaultlib.pipelined_multiplier_2stage(INPU...
Compiling module xil_defaultlib.AXIS_REGISTER(DATA_WIDTH=96)
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.RAMB36E2(CLOCK_DOMAINS="COMMON",...
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.fifo_generator_0_xpm_cdc_sync_rs...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.Shrinking_Layer_default
Compiling module xil_defaultlib.tb_Shrinking_Layer
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Shrinking_Layer_behav
