Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Reading design: topLVL.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "topLVL.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "topLVL"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : topLVL
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/round2ofthisShittySoftware/ipcore_dir/ROM_core_green.v" into library work
Parsing module <ROM_core_green>.
Analyzing Verilog file "/home/ise/round2ofthisShittySoftware/ipcore_dir/ROM_core_Blue.v" into library work
Parsing module <ROM_core_Blue>.
Analyzing Verilog file "/home/ise/round2ofthisShittySoftware/ipcore_dir/ROM_core.v" into library work
Parsing module <ROM_core>.
Analyzing Verilog file "/home/ise/round2ofthisShittySoftware/topLVL.v" into library work
Parsing module <topLVL>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <topLVL>.
WARNING:HDLCompiler:413 - "/home/ise/round2ofthisShittySoftware/topLVL.v" Line 154: Result of 32-bit expression is truncated to fit in 8-bit target.

Elaborating module <ROM_core>.
WARNING:HDLCompiler:1499 - "/home/ise/round2ofthisShittySoftware/ipcore_dir/ROM_core.v" Line 39: Empty module <ROM_core> remains a black box.

Elaborating module <ROM_core_green>.
WARNING:HDLCompiler:1499 - "/home/ise/round2ofthisShittySoftware/ipcore_dir/ROM_core_green.v" Line 39: Empty module <ROM_core_green> remains a black box.

Elaborating module <ROM_core_Blue>.
WARNING:HDLCompiler:1499 - "/home/ise/round2ofthisShittySoftware/ipcore_dir/ROM_core_Blue.v" Line 39: Empty module <ROM_core_Blue> remains a black box.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <topLVL>.
    Related source file is "/home/ise/round2ofthisShittySoftware/topLVL.v".
        cleanReg = 3'b000
        GetDataClocked = 3'b001
        LatchAndHoldOEForDuration = 3'b010
        changeAddress = 3'b011
        bufferForNewRomdata = 3'b100
    Found 1-bit register for signal <clk_out>.
    Found 1-bit register for signal <clkRom>.
    Found 3-bit register for signal <delayCounter>.
    Found 3-bit register for signal <state>.
    Found 3-bit register for signal <ADDRESS>.
    Found 3-bit register for signal <bitPlaneOffsetMultiplier>.
    Found 1-bit register for signal <LAT>.
    Found 1-bit register for signal <OE>.
    Found 8-bit register for signal <BCMCounter>.
    Found 1-bit register for signal <R1>.
    Found 1-bit register for signal <R2>.
    Found 1-bit register for signal <G1>.
    Found 1-bit register for signal <G2>.
    Found 1-bit register for signal <B1>.
    Found 1-bit register for signal <B2>.
    Found 2-bit register for signal <clockPulseCounter>.
    Found 1-bit register for signal <CLK_75>.
    Found 7-bit register for signal <columnCounter>.
    Found 3-bit register for signal <counter>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk_out (rising_edge)                          |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <counter[2]_GND_1_o_add_2_OUT> created at line 119.
    Found 7-bit adder for signal <addressForROMsegment1Access> created at line 150.
    Found 7-bit adder for signal <addressForROMsegment2Access> created at line 151.
    Found 2-bit adder for signal <clockPulseCounter[1]_GND_1_o_add_34_OUT> created at line 228.
    Found 7-bit adder for signal <columnCounter[6]_GND_1_o_add_35_OUT> created at line 234.
    Found 8-bit adder for signal <BCMCounter[7]_GND_1_o_add_43_OUT> created at line 253.
    Found 3-bit adder for signal <bitPlaneOffsetMultiplier[2]_GND_1_o_add_52_OUT> created at line 266.
    Found 3-bit adder for signal <BitPlaneUpperSegmentIndexer[2]_GND_1_o_add_53_OUT> created at line 269.
    Found 3-bit adder for signal <delayCounter[2]_GND_1_o_add_57_OUT> created at line 279.
    Found 6-bit subtractor for signal <GND_1_o_columnCounter[6]_sub_22_OUT<5:0>> created at line 221.
    Found 32-bit shifter logical left for signal <n0105> created at line 154
    Found 1-bit 64-to-1 multiplexer for signal <GND_1_o_R1data[63]_Mux_22_o> created at line 221.
    Found 1-bit 64-to-1 multiplexer for signal <GND_1_o_R2data[63]_Mux_24_o> created at line 222.
    Found 1-bit 64-to-1 multiplexer for signal <GND_1_o_G1data[63]_Mux_26_o> created at line 223.
    Found 1-bit 64-to-1 multiplexer for signal <GND_1_o_G2data[63]_Mux_28_o> created at line 224.
    Found 1-bit 64-to-1 multiplexer for signal <GND_1_o_B1data[63]_Mux_30_o> created at line 225.
    Found 1-bit 64-to-1 multiplexer for signal <GND_1_o_B2data[63]_Mux_32_o> created at line 226.
    Found 7-bit comparator greater for signal <columnCounter[6]_PWR_1_o_LessThan_21_o> created at line 220
    Found 2-bit comparator greater for signal <clockPulseCounter[1]_PWR_1_o_LessThan_34_o> created at line 227
    Found 8-bit comparator equal for signal <BCMCounter[7]_requiredBCMValue[7]_equal_43_o> created at line 247
    Found 3-bit comparator greater for signal <delayCounter[2]_PWR_1_o_LessThan_57_o> created at line 277
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  15 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <topLVL> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 2-bit adder                                           : 1
 3-bit adder                                           : 4
 6-bit subtractor                                      : 1
 7-bit adder                                           : 3
 8-bit adder                                           : 1
# Registers                                            : 18
 1-bit register                                        : 11
 2-bit register                                        : 1
 3-bit register                                        : 4
 7-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 4
 2-bit comparator greater                              : 1
 3-bit comparator greater                              : 1
 7-bit comparator greater                              : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 15
 1-bit 2-to-1 multiplexer                              : 6
 1-bit 64-to-1 multiplexer                             : 6
 3-bit 2-to-1 multiplexer                              : 3
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/ROM_core.ngc>.
Reading core <ipcore_dir/ROM_core_green.ngc>.
Reading core <ipcore_dir/ROM_core_Blue.ngc>.
Loading core <ROM_core> for timing and area information for instance <RedPlane>.
Loading core <ROM_core_green> for timing and area information for instance <Green>.
Loading core <ROM_core_Blue> for timing and area information for instance <Blue>.

Synthesizing (advanced) Unit <topLVL>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <bitPlaneOffsetMultiplier>: 1 register on signal <bitPlaneOffsetMultiplier>.
The following registers are absorbed into counter <BitPlaneUpperSegmentIndexer>: 1 register on signal <BitPlaneUpperSegmentIndexer>.
The following registers are absorbed into counter <BCMCounter>: 1 register on signal <BCMCounter>.
The following registers are absorbed into counter <clockPulseCounter>: 1 register on signal <clockPulseCounter>.
The following registers are absorbed into counter <columnCounter>: 1 register on signal <columnCounter>.
Unit <topLVL> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 3-bit adder                                           : 1
 6-bit subtractor                                      : 1
 7-bit adder                                           : 2
# Counters                                             : 6
 2-bit up counter                                      : 1
 3-bit up counter                                      : 3
 7-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 14
 Flip-Flops                                            : 14
# Comparators                                          : 4
 2-bit comparator greater                              : 1
 3-bit comparator greater                              : 1
 7-bit comparator greater                              : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 15
 1-bit 2-to-1 multiplexer                              : 6
 1-bit 64-to-1 multiplexer                             : 6
 3-bit 2-to-1 multiplexer                              : 3
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------

Optimizing unit <topLVL> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block topLVL, actual ratio is 4.
FlipFlop columnCounter_0 has been replicated 2 time(s)
FlipFlop columnCounter_1 has been replicated 4 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 49
 Flip-Flops                                            : 49

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : topLVL.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 223
#      GND                         : 4
#      INV                         : 9
#      LUT1                        : 7
#      LUT2                        : 8
#      LUT3                        : 13
#      LUT4                        : 14
#      LUT5                        : 6
#      LUT6                        : 137
#      MUXCY                       : 7
#      MUXF7                       : 6
#      VCC                         : 4
#      XORCY                       : 8
# FlipFlops/Latches                : 49
#      FD                          : 11
#      FDE                         : 16
#      FDR                         : 3
#      FDRE                        : 19
# RAMS                             : 6
#      RAMB16BWER                  : 6
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 1
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              49  out of  11440     0%  
 Number of Slice LUTs:                  194  out of   5720     3%  
    Number used as Logic:               194  out of   5720     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    198
   Number with an unused Flip Flop:     149  out of    198    75%  
   Number with an unused LUT:             4  out of    198     2%  
   Number of fully used LUT-FF pairs:    45  out of    198    22%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    102    14%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                6  out of     32    18%  
    Number using Block RAM only:          6
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                           | Load  |
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------+
clk                                | BUFGP                                                                                                                           | 4     |
clk_out                            | BUFG                                                                                                                            | 45    |
clkRom                             | NONE(RedPlane/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram)| 6     |
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.774ns (Maximum Frequency: 209.453MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.045ns
   Maximum combinational path delay: 4.372ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.610ns (frequency: 383.171MHz)
  Total number of paths / destination ports: 19 / 8
-------------------------------------------------------------------------
Delay:               2.610ns (Levels of Logic = 1)
  Source:            counter_2 (FF)
  Destination:       counter_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: counter_2 to counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.845  counter_2 (counter_2)
     LUT3:I0->O            4   0.205   0.683  counter[2]_PWR_1_o_equal_2_o<2>1 (counter[2]_PWR_1_o_equal_2_o)
     FDR:R                     0.430          counter_0
    ----------------------------------------
    Total                      2.610ns (1.082ns logic, 1.528ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_out'
  Clock period: 4.774ns (frequency: 209.453MHz)
  Total number of paths / destination ports: 981 / 98
-------------------------------------------------------------------------
Delay:               4.774ns (Levels of Logic = 4)
  Source:            BCMCounter_0 (FF)
  Destination:       BCMCounter_0 (FF)
  Source Clock:      clk_out rising
  Destination Clock: clk_out rising

  Data Path: BCMCounter_0 to BCMCounter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   1.028  BCMCounter_0 (BCMCounter_0)
     LUT5:I0->O            2   0.203   0.864  BCMCounter[7]_requiredBCMValue[7]_equal_43_o82 (BCMCounter[7]_requiredBCMValue[7]_equal_43_o81)
     LUT4:I0->O            5   0.203   0.715  BCMCounter[7]_requiredBCMValue[7]_equal_43_o85 (BCMCounter[7]_requiredBCMValue[7]_equal_43_o)
     LUT6:I5->O            8   0.205   0.803  _n0237 (_n0237)
     LUT4:I3->O            1   0.205   0.000  BCMCounter_0_rstpot (BCMCounter_0_rstpot)
     FD:D                      0.102          BCMCounter_0
    ----------------------------------------
    Total                      4.774ns (1.365ns logic, 3.409ns route)
                                       (28.6% logic, 71.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_out'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              4.045ns (Levels of Logic = 1)
  Source:            BitPlaneUpperSegmentIndexer_0 (FF)
  Destination:       ADDRESS<0> (PAD)
  Source Clock:      clk_out rising

  Data Path: BitPlaneUpperSegmentIndexer_0 to ADDRESS<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            17   0.447   1.027  BitPlaneUpperSegmentIndexer_0 (BitPlaneUpperSegmentIndexer_0)
     OBUF:I->O                 2.571          ADDRESS_0_OBUF (ADDRESS<0>)
    ----------------------------------------
    Total                      4.045ns (3.018ns logic, 1.027ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.372ns (Levels of Logic = 2)
  Source:            probe (PAD)
  Destination:       led1 (PAD)

  Data Path: probe to led1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  probe_IBUF (led1_OBUF)
     OBUF:I->O                 2.571          led1_OBUF (led1)
    ----------------------------------------
    Total                      4.372ns (3.793ns logic, 0.579ns route)
                                       (86.8% logic, 13.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.610|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkRom
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_out        |    1.824|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_out
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkRom         |    5.159|         |         |         |
clk_out        |    4.774|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.83 secs
 
--> 


Total memory usage is 389548 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    1 (   0 filtered)

