============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 22 2019  03:45:01 pm
  Module:                 FME_PIPE_4
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

          Pin                       Type          Fanout Load Slew Delay Arrival   
                                                         (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock clock_name)             launch                                          0 R 
U_inter
  PUs[0].U_F4_U_p11
    output_reg[3]/CP                                             0             0 R 
    output_reg[3]/Q            HS65_LS_DFPQX9          1  7.6   53  +133     133 F 
  PUs[0].U_F4_U_p11/output[3] 
  g386/A                                                              +0     133   
  g386/Z                       HS65_LS_IVX18           2 12.3   34   +40     173 R 
  addinc_PUs[0].U_F4_U_S22_add_18_16/B[3] 
    g414/B                                                            +0     173   
    g414/Z                     HS65_LS_AND2X27         2 27.7   40   +73     246 R 
    g406/A                                                            +0     246   
    g406/Z                     HS65_LS_IVX27           1  7.5   16   +25     271 F 
    g364/A                                                            +0     271   
    g364/Z                     HS65_LS_NAND2X14        1 16.0   37   +31     302 R 
    g449/B                                                            +0     302   
    g449/Z                     HS65_LSS_XNOR2X24       1 15.5   48   +68     370 R 
  addinc_PUs[0].U_F4_U_S22_add_18_16/Z[3] 
  csa_tree_PUs_0__U_F4_U_s23_add_18_10_groupi/in_0[3] 
    g505/A0                                                           +0     371   
    g505/S0                    HS65_LS_FA1X27          2  8.7   28  +164     534 R 
    g2/B                                                              +0     534   
    g2/Z                       HS65_LS_OA12X18         1 11.6   30   +63     597 R 
    g451/B                                                            +0     598   
    g451/Z                     HS65_LS_AOI21X23        1 15.7   35   +38     636 F 
    g447/B                                                            +0     636   
    g447/Z                     HS65_LS_NOR2X38         1 22.5   39   +39     675 R 
    g443/A                                                            +0     675   
    g443/Z                     HS65_LS_NAND2X57        3 29.2   27   +39     714 F 
    g439/B                                                            +0     714   
    g439/Z                     HS65_LS_NOR2X38         1  9.4   25   +26     740 R 
    g438/B                                                            +0     741   
    g438/Z                     HS65_LS_NOR2X19         1 11.6   26   +26     766 F 
    g431/B                                                            +0     766   
    g431/Z                     HS65_LS_XOR2X35        10 35.9   41   +78     844 R 
  csa_tree_PUs_0__U_F4_U_s23_add_18_10_groupi/out_0[7] 
U_inter/out_interpolation[2][1] 
clipping[2].U_clip/in_clip[1] 
  gte_627_34/A[1] 
    g192/A                                                            +0     844   
    g192/Z                     HS65_LS_AND2X9          1  4.9   31   +79     923 R 
    g189/B                                                            +0     923   
    g189/Z                     HS65_LS_AND2X18         1  6.5   22   +59     981 R 
    g187/B                                                            +0     981   
    g187/Z                     HS65_LS_AND2X27         1 12.5   25   +55    1037 R 
    g186/A                                                            +0    1037   
    g186/Z                     HS65_LS_NAND2X29        1 12.1   26   +30    1067 F 
    g185/B                                                            +0    1068   
    g185/Z                     HS65_LS_OAI12X24        1 15.3   44   +38    1106 R 
  gte_627_34/Z 
  g40/A                                                               +0    1106   
  g40/Z                        HS65_LS_IVX44           8 31.3   25   +35    1141 F 
  g36/B                                                               +0    1141   
  g36/Z                        HS65_LS_NAND2AX7        1  3.7   27   +26    1167 R 
clipping[2].U_clip/out_clip[2] 
reg_out_clip_reg[2][2]/D  <<<  HS65_LS_DFPRQX18                       +0    1167   
reg_out_clip_reg[2][2]/CP      setup                             0  +103    1270 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock_name)             capture                                      1370 R 
                               adjustments                          -100    1270   
-----------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       0ps 
Start-point  : U_inter/PUs[0].U_F4_U_p11/output_reg[3]/CP
End-point    : reg_out_clip_reg[2][2]/D
