INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:24:20 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.200ns  (clk rise@9.200ns - clk rise@0.000ns)
  Data Path Delay:        8.066ns  (logic 2.223ns (27.561%)  route 5.843ns (72.439%))
  Logic Levels:           22  (CARRY4=11 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.683 - 9.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2245, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X25Y203        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y203        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/Q
                         net (fo=20, routed)          0.517     1.241    lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q
    SLICE_X24Y200        LUT5 (Prop_lut5_I0_O)        0.043     1.284 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6/O
                         net (fo=1, routed)           0.000     1.284    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6_n_0
    SLICE_X24Y200        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.541 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.541    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X24Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.590 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.590    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X24Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.639 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.639    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X24Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.688 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_13_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.688    lsq1/handshake_lsq_lsq1_core/ldq_alloc_13_q_reg_i_3_n_0
    SLICE_X24Y204        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     1.795 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/O[2]
                         net (fo=4, routed)           0.328     2.123    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_5
    SLICE_X26Y203        LUT3 (Prop_lut3_I1_O)        0.118     2.241 f  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_7/O
                         net (fo=62, routed)          1.034     3.275    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_4
    SLICE_X9Y209         LUT6 (Prop_lut6_I0_O)        0.043     3.318 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_35/O
                         net (fo=1, routed)           0.289     3.608    lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_35_n_0
    SLICE_X9Y208         LUT6 (Prop_lut6_I2_O)        0.043     3.651 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_14/O
                         net (fo=11, routed)          0.785     4.436    lsq1/handshake_lsq_lsq1_core/dataReg_reg[29]
    SLICE_X20Y204        LUT6 (Prop_lut6_I1_O)        0.043     4.479 r  lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_3/O
                         net (fo=29, routed)          0.424     4.903    lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_3_n_0
    SLICE_X19Y203        LUT3 (Prop_lut3_I1_O)        0.049     4.952 f  lsq1/handshake_lsq_lsq1_core/level4_c1[9]_i_2/O
                         net (fo=5, routed)           0.405     5.357    load1/data_tehb/control/X_1_c3_reg[9]
    SLICE_X19Y197        LUT6 (Prop_lut6_I4_O)        0.129     5.486 r  load1/data_tehb/control/ltOp_carry_i_1/O
                         net (fo=1, routed)           0.264     5.750    addf0/operator/DI[3]
    SLICE_X20Y197        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     5.937 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.937    addf0/operator/ltOp_carry_n_0
    SLICE_X20Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.987 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.987    addf0/operator/ltOp_carry__0_n_0
    SLICE_X20Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.037 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001     6.038    addf0/operator/ltOp_carry__1_n_0
    SLICE_X20Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.088 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.088    addf0/operator/ltOp_carry__2_n_0
    SLICE_X20Y201        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     6.210 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=82, routed)          0.350     6.560    addf0/operator/CO[0]
    SLICE_X21Y201        LUT2 (Prop_lut2_I0_O)        0.133     6.693 r  addf0/operator/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.693    addf0/operator/i__carry_i_4_n_0
    SLICE_X21Y201        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.232     6.925 r  addf0/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.622     7.546    addf0/operator/RightShifterComponent/O[2]
    SLICE_X20Y202        LUT4 (Prop_lut4_I0_O)        0.118     7.664 r  addf0/operator/RightShifterComponent/ps_c1[3]_i_2/O
                         net (fo=5, routed)           0.254     7.918    addf0/operator/RightShifterComponent/ps_c1[3]_i_2_n_0
    SLICE_X20Y202        LUT5 (Prop_lut5_I0_O)        0.043     7.961 f  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=14, routed)          0.173     8.134    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[1]
    SLICE_X20Y202        LUT3 (Prop_lut3_I1_O)        0.043     8.177 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.396     8.574    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X23Y199        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.200     9.200 r  
                                                      0.000     9.200 r  clk (IN)
                         net (fo=2245, unset)         0.483     9.683    addf0/operator/RightShifterComponent/clk
    SLICE_X23Y199        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     9.683    
                         clock uncertainty           -0.035     9.647    
    SLICE_X23Y199        FDRE (Setup_fdre_C_R)       -0.295     9.352    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          9.352    
                         arrival time                          -8.574    
  -------------------------------------------------------------------
                         slack                                  0.779    




