
BSMCPPMaster.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004584  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000454  20000000  00004584  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000030c  20000454  000049d8  00020454  2**2
                  ALLOC
  3 .stack        00002000  20000760  00004ce4  00020454  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020454  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002047c  2**0
                  CONTENTS, READONLY
  6 .debug_info   00021a36  00000000  00000000  000204d5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00002916  00000000  00000000  00041f0b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000079eb  00000000  00000000  00044821  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00001378  00000000  00000000  0004c20c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00001250  00000000  00000000  0004d584  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001abcd  00000000  00000000  0004e7d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000f914  00000000  00000000  000693a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008aca2  00000000  00000000  00078cb5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  0000490c  00000000  00000000  00103958  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	60 27 00 20 29 01 00 00 21 02 00 00 21 02 00 00     `'. )...!...!...
	...
      2c:	21 02 00 00 00 00 00 00 00 00 00 00 21 02 00 00     !...........!...
      3c:	21 02 00 00 21 02 00 00 21 02 00 00 21 02 00 00     !...!...!...!...
      4c:	bd 1f 00 00 21 02 00 00 c9 1a 00 00 21 02 00 00     ....!.......!...
      5c:	21 02 00 00 21 02 00 00 61 2a 00 00 21 02 00 00     !...!...a*..!...
      6c:	21 02 00 00 7d 2a 00 00 21 02 00 00 21 02 00 00     !...}*..!...!...
      7c:	21 02 00 00 21 02 00 00 21 02 00 00 21 02 00 00     !...!...!...!...
      8c:	21 02 00 00 21 02 00 00 21 02 00 00 21 02 00 00     !...!...!...!...
      9c:	21 02 00 00 21 02 00 00 21 02 00 00 21 02 00 00     !...!...!...!...
      ac:	21 02 00 00 00 00 00 00                             !.......

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000454 	.word	0x20000454
      d4:	00000000 	.word	0x00000000
      d8:	00004584 	.word	0x00004584

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000458 	.word	0x20000458
     108:	00004584 	.word	0x00004584
     10c:	00004584 	.word	0x00004584
     110:	00000000 	.word	0x00000000

00000114 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
     114:	b580      	push	{r7, lr}
     116:	af00      	add	r7, sp, #0
	system_init();
     118:	4b02      	ldr	r3, [pc, #8]	; (124 <atmel_start_init+0x10>)
     11a:	4798      	blx	r3
}
     11c:	46c0      	nop			; (mov r8, r8)
     11e:	46bd      	mov	sp, r7
     120:	bd80      	pop	{r7, pc}
     122:	46c0      	nop			; (mov r8, r8)
     124:	00000b5d 	.word	0x00000b5d

00000128 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
     128:	b580      	push	{r7, lr}
     12a:	b082      	sub	sp, #8
     12c:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
     12e:	4b2f      	ldr	r3, [pc, #188]	; (1ec <Reset_Handler+0xc4>)
     130:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
     132:	4b2f      	ldr	r3, [pc, #188]	; (1f0 <Reset_Handler+0xc8>)
     134:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
     136:	687a      	ldr	r2, [r7, #4]
     138:	683b      	ldr	r3, [r7, #0]
     13a:	429a      	cmp	r2, r3
     13c:	d00c      	beq.n	158 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
     13e:	e007      	b.n	150 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
     140:	683b      	ldr	r3, [r7, #0]
     142:	1d1a      	adds	r2, r3, #4
     144:	603a      	str	r2, [r7, #0]
     146:	687a      	ldr	r2, [r7, #4]
     148:	1d11      	adds	r1, r2, #4
     14a:	6079      	str	r1, [r7, #4]
     14c:	6812      	ldr	r2, [r2, #0]
     14e:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
     150:	683a      	ldr	r2, [r7, #0]
     152:	4b28      	ldr	r3, [pc, #160]	; (1f4 <Reset_Handler+0xcc>)
     154:	429a      	cmp	r2, r3
     156:	d3f3      	bcc.n	140 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
     158:	4b27      	ldr	r3, [pc, #156]	; (1f8 <Reset_Handler+0xd0>)
     15a:	603b      	str	r3, [r7, #0]
     15c:	e004      	b.n	168 <Reset_Handler+0x40>
                *pDest++ = 0;
     15e:	683b      	ldr	r3, [r7, #0]
     160:	1d1a      	adds	r2, r3, #4
     162:	603a      	str	r2, [r7, #0]
     164:	2200      	movs	r2, #0
     166:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
     168:	683a      	ldr	r2, [r7, #0]
     16a:	4b24      	ldr	r3, [pc, #144]	; (1fc <Reset_Handler+0xd4>)
     16c:	429a      	cmp	r2, r3
     16e:	d3f6      	bcc.n	15e <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
     170:	4b23      	ldr	r3, [pc, #140]	; (200 <Reset_Handler+0xd8>)
     172:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     174:	4b23      	ldr	r3, [pc, #140]	; (204 <Reset_Handler+0xdc>)
     176:	687a      	ldr	r2, [r7, #4]
     178:	21ff      	movs	r1, #255	; 0xff
     17a:	438a      	bics	r2, r1
     17c:	609a      	str	r2, [r3, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
     17e:	4a22      	ldr	r2, [pc, #136]	; (208 <Reset_Handler+0xe0>)
     180:	2390      	movs	r3, #144	; 0x90
     182:	005b      	lsls	r3, r3, #1
     184:	2102      	movs	r1, #2
     186:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
     188:	4a20      	ldr	r2, [pc, #128]	; (20c <Reset_Handler+0xe4>)
     18a:	78d3      	ldrb	r3, [r2, #3]
     18c:	2103      	movs	r1, #3
     18e:	438b      	bics	r3, r1
     190:	1c19      	adds	r1, r3, #0
     192:	2302      	movs	r3, #2
     194:	430b      	orrs	r3, r1
     196:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
     198:	4a1c      	ldr	r2, [pc, #112]	; (20c <Reset_Handler+0xe4>)
     19a:	78d3      	ldrb	r3, [r2, #3]
     19c:	210c      	movs	r1, #12
     19e:	438b      	bics	r3, r1
     1a0:	1c19      	adds	r1, r3, #0
     1a2:	2308      	movs	r3, #8
     1a4:	430b      	orrs	r3, r1
     1a6:	70d3      	strb	r3, [r2, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
     1a8:	4a19      	ldr	r2, [pc, #100]	; (210 <Reset_Handler+0xe8>)
     1aa:	7b93      	ldrb	r3, [r2, #14]
     1ac:	2130      	movs	r1, #48	; 0x30
     1ae:	438b      	bics	r3, r1
     1b0:	1c19      	adds	r1, r3, #0
     1b2:	2320      	movs	r3, #32
     1b4:	430b      	orrs	r3, r1
     1b6:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
     1b8:	4a15      	ldr	r2, [pc, #84]	; (210 <Reset_Handler+0xe8>)
     1ba:	7b93      	ldrb	r3, [r2, #14]
     1bc:	210c      	movs	r1, #12
     1be:	438b      	bics	r3, r1
     1c0:	1c19      	adds	r1, r3, #0
     1c2:	2308      	movs	r3, #8
     1c4:	430b      	orrs	r3, r1
     1c6:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
     1c8:	4a11      	ldr	r2, [pc, #68]	; (210 <Reset_Handler+0xe8>)
     1ca:	7b93      	ldrb	r3, [r2, #14]
     1cc:	2103      	movs	r1, #3
     1ce:	438b      	bics	r3, r1
     1d0:	1c19      	adds	r1, r3, #0
     1d2:	2302      	movs	r3, #2
     1d4:	430b      	orrs	r3, r1
     1d6:	7393      	strb	r3, [r2, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
     1d8:	4a0e      	ldr	r2, [pc, #56]	; (214 <Reset_Handler+0xec>)
     1da:	6853      	ldr	r3, [r2, #4]
     1dc:	2180      	movs	r1, #128	; 0x80
     1de:	430b      	orrs	r3, r1
     1e0:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
     1e2:	4b0d      	ldr	r3, [pc, #52]	; (218 <Reset_Handler+0xf0>)
     1e4:	4798      	blx	r3

        /* Branch to main function */
        main();
     1e6:	4b0d      	ldr	r3, [pc, #52]	; (21c <Reset_Handler+0xf4>)
     1e8:	4798      	blx	r3

        /* Infinite loop */
        while (1);
     1ea:	e7fe      	b.n	1ea <Reset_Handler+0xc2>
     1ec:	00004584 	.word	0x00004584
     1f0:	20000000 	.word	0x20000000
     1f4:	20000454 	.word	0x20000454
     1f8:	20000454 	.word	0x20000454
     1fc:	20000760 	.word	0x20000760
     200:	00000000 	.word	0x00000000
     204:	e000ed00 	.word	0xe000ed00
     208:	41007000 	.word	0x41007000
     20c:	41005000 	.word	0x41005000
     210:	41004800 	.word	0x41004800
     214:	41004000 	.word	0x41004000
     218:	000041dd 	.word	0x000041dd
     21c:	00002f15 	.word	0x00002f15

00000220 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     220:	b580      	push	{r7, lr}
     222:	af00      	add	r7, sp, #0
        while (1) {
     224:	e7fe      	b.n	224 <Dummy_Handler+0x4>

00000226 <hri_gclk_write_CLKCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_gclk_write_CLKCTRL_reg(const void *const hw, hri_gclk_clkctrl_reg_t data)
{
     226:	b580      	push	{r7, lr}
     228:	b082      	sub	sp, #8
     22a:	af00      	add	r7, sp, #0
     22c:	6078      	str	r0, [r7, #4]
     22e:	000a      	movs	r2, r1
     230:	1cbb      	adds	r3, r7, #2
     232:	801a      	strh	r2, [r3, #0]
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->CLKCTRL.reg = data;
     234:	687b      	ldr	r3, [r7, #4]
     236:	1cba      	adds	r2, r7, #2
     238:	8812      	ldrh	r2, [r2, #0]
     23a:	805a      	strh	r2, [r3, #2]
	GCLK_CRITICAL_SECTION_LEAVE();
}
     23c:	46c0      	nop			; (mov r8, r8)
     23e:	46bd      	mov	sp, r7
     240:	b002      	add	sp, #8
     242:	bd80      	pop	{r7, pc}

00000244 <hri_port_set_DIR_reg>:
{
	((Port *)hw)->Group[submodule_index].DIRTGL.reg = PORT_DIR_DIR(mask);
}

static inline void hri_port_set_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
     244:	b580      	push	{r7, lr}
     246:	b084      	sub	sp, #16
     248:	af00      	add	r7, sp, #0
     24a:	60f8      	str	r0, [r7, #12]
     24c:	607a      	str	r2, [r7, #4]
     24e:	230b      	movs	r3, #11
     250:	18fb      	adds	r3, r7, r3
     252:	1c0a      	adds	r2, r1, #0
     254:	701a      	strb	r2, [r3, #0]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     256:	230b      	movs	r3, #11
     258:	18fb      	adds	r3, r7, r3
     25a:	781b      	ldrb	r3, [r3, #0]
     25c:	68fa      	ldr	r2, [r7, #12]
     25e:	01db      	lsls	r3, r3, #7
     260:	18d3      	adds	r3, r2, r3
     262:	3308      	adds	r3, #8
     264:	687a      	ldr	r2, [r7, #4]
     266:	601a      	str	r2, [r3, #0]
}
     268:	46c0      	nop			; (mov r8, r8)
     26a:	46bd      	mov	sp, r7
     26c:	b004      	add	sp, #16
     26e:	bd80      	pop	{r7, pc}

00000270 <hri_port_clear_DIR_reg>:
	((Port *)hw)->Group[submodule_index].DIRSET.reg = data;
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = ~data;
}

static inline void hri_port_clear_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
     270:	b580      	push	{r7, lr}
     272:	b084      	sub	sp, #16
     274:	af00      	add	r7, sp, #0
     276:	60f8      	str	r0, [r7, #12]
     278:	607a      	str	r2, [r7, #4]
     27a:	230b      	movs	r3, #11
     27c:	18fb      	adds	r3, r7, r3
     27e:	1c0a      	adds	r2, r1, #0
     280:	701a      	strb	r2, [r3, #0]
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     282:	230b      	movs	r3, #11
     284:	18fb      	adds	r3, r7, r3
     286:	781b      	ldrb	r3, [r3, #0]
     288:	68fa      	ldr	r2, [r7, #12]
     28a:	01db      	lsls	r3, r3, #7
     28c:	18d3      	adds	r3, r2, r3
     28e:	3304      	adds	r3, #4
     290:	687a      	ldr	r2, [r7, #4]
     292:	601a      	str	r2, [r3, #0]
}
     294:	46c0      	nop			; (mov r8, r8)
     296:	46bd      	mov	sp, r7
     298:	b004      	add	sp, #16
     29a:	bd80      	pop	{r7, pc}

0000029c <hri_port_set_OUT_reg>:
{
	((Port *)hw)->Group[submodule_index].OUTTGL.reg = PORT_OUT_OUT(mask);
}

static inline void hri_port_set_OUT_reg(const void *const hw, uint8_t submodule_index, hri_port_out_reg_t mask)
{
     29c:	b580      	push	{r7, lr}
     29e:	b084      	sub	sp, #16
     2a0:	af00      	add	r7, sp, #0
     2a2:	60f8      	str	r0, [r7, #12]
     2a4:	607a      	str	r2, [r7, #4]
     2a6:	230b      	movs	r3, #11
     2a8:	18fb      	adds	r3, r7, r3
     2aa:	1c0a      	adds	r2, r1, #0
     2ac:	701a      	strb	r2, [r3, #0]
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     2ae:	230b      	movs	r3, #11
     2b0:	18fb      	adds	r3, r7, r3
     2b2:	781b      	ldrb	r3, [r3, #0]
     2b4:	68fa      	ldr	r2, [r7, #12]
     2b6:	01db      	lsls	r3, r3, #7
     2b8:	18d3      	adds	r3, r2, r3
     2ba:	3318      	adds	r3, #24
     2bc:	687a      	ldr	r2, [r7, #4]
     2be:	601a      	str	r2, [r3, #0]
}
     2c0:	46c0      	nop			; (mov r8, r8)
     2c2:	46bd      	mov	sp, r7
     2c4:	b004      	add	sp, #16
     2c6:	bd80      	pop	{r7, pc}

000002c8 <hri_port_clear_OUT_reg>:
	((Port *)hw)->Group[submodule_index].OUTSET.reg = data;
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = ~data;
}

static inline void hri_port_clear_OUT_reg(const void *const hw, uint8_t submodule_index, hri_port_out_reg_t mask)
{
     2c8:	b580      	push	{r7, lr}
     2ca:	b084      	sub	sp, #16
     2cc:	af00      	add	r7, sp, #0
     2ce:	60f8      	str	r0, [r7, #12]
     2d0:	607a      	str	r2, [r7, #4]
     2d2:	230b      	movs	r3, #11
     2d4:	18fb      	adds	r3, r7, r3
     2d6:	1c0a      	adds	r2, r1, #0
     2d8:	701a      	strb	r2, [r3, #0]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     2da:	230b      	movs	r3, #11
     2dc:	18fb      	adds	r3, r7, r3
     2de:	781b      	ldrb	r3, [r3, #0]
     2e0:	68fa      	ldr	r2, [r7, #12]
     2e2:	01db      	lsls	r3, r3, #7
     2e4:	18d3      	adds	r3, r2, r3
     2e6:	3314      	adds	r3, #20
     2e8:	687a      	ldr	r2, [r7, #4]
     2ea:	601a      	str	r2, [r3, #0]
}
     2ec:	46c0      	nop			; (mov r8, r8)
     2ee:	46bd      	mov	sp, r7
     2f0:	b004      	add	sp, #16
     2f2:	bd80      	pop	{r7, pc}

000002f4 <hri_port_write_PMUX_PMUXE_bf>:
	return tmp;
}

static inline void hri_port_write_PMUX_PMUXE_bf(const void *const hw, uint8_t submodule_index, uint8_t index,
                                                hri_port_pmux_reg_t data)
{
     2f4:	b590      	push	{r4, r7, lr}
     2f6:	b085      	sub	sp, #20
     2f8:	af00      	add	r7, sp, #0
     2fa:	6078      	str	r0, [r7, #4]
     2fc:	000c      	movs	r4, r1
     2fe:	0010      	movs	r0, r2
     300:	0019      	movs	r1, r3
     302:	1cfb      	adds	r3, r7, #3
     304:	1c22      	adds	r2, r4, #0
     306:	701a      	strb	r2, [r3, #0]
     308:	1cbb      	adds	r3, r7, #2
     30a:	1c02      	adds	r2, r0, #0
     30c:	701a      	strb	r2, [r3, #0]
     30e:	1c7b      	adds	r3, r7, #1
     310:	1c0a      	adds	r2, r1, #0
     312:	701a      	strb	r2, [r3, #0]
	uint8_t tmp;
	PORT_CRITICAL_SECTION_ENTER();
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     314:	1cfb      	adds	r3, r7, #3
     316:	7819      	ldrb	r1, [r3, #0]
     318:	1cbb      	adds	r3, r7, #2
     31a:	781a      	ldrb	r2, [r3, #0]
     31c:	230f      	movs	r3, #15
     31e:	18fb      	adds	r3, r7, r3
     320:	6878      	ldr	r0, [r7, #4]
     322:	2430      	movs	r4, #48	; 0x30
     324:	01c9      	lsls	r1, r1, #7
     326:	1841      	adds	r1, r0, r1
     328:	188a      	adds	r2, r1, r2
     32a:	1912      	adds	r2, r2, r4
     32c:	7812      	ldrb	r2, [r2, #0]
     32e:	701a      	strb	r2, [r3, #0]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     330:	230f      	movs	r3, #15
     332:	18fb      	adds	r3, r7, r3
     334:	220f      	movs	r2, #15
     336:	18ba      	adds	r2, r7, r2
     338:	7812      	ldrb	r2, [r2, #0]
     33a:	210f      	movs	r1, #15
     33c:	438a      	bics	r2, r1
     33e:	701a      	strb	r2, [r3, #0]
	tmp |= PORT_PMUX_PMUXE(data);
     340:	1c7b      	adds	r3, r7, #1
     342:	781b      	ldrb	r3, [r3, #0]
     344:	220f      	movs	r2, #15
     346:	4013      	ands	r3, r2
     348:	b2d9      	uxtb	r1, r3
     34a:	230f      	movs	r3, #15
     34c:	18fb      	adds	r3, r7, r3
     34e:	220f      	movs	r2, #15
     350:	18ba      	adds	r2, r7, r2
     352:	7812      	ldrb	r2, [r2, #0]
     354:	430a      	orrs	r2, r1
     356:	701a      	strb	r2, [r3, #0]
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     358:	1cfb      	adds	r3, r7, #3
     35a:	781a      	ldrb	r2, [r3, #0]
     35c:	1cbb      	adds	r3, r7, #2
     35e:	781b      	ldrb	r3, [r3, #0]
     360:	6879      	ldr	r1, [r7, #4]
     362:	2030      	movs	r0, #48	; 0x30
     364:	01d2      	lsls	r2, r2, #7
     366:	188a      	adds	r2, r1, r2
     368:	18d3      	adds	r3, r2, r3
     36a:	181b      	adds	r3, r3, r0
     36c:	220f      	movs	r2, #15
     36e:	18ba      	adds	r2, r7, r2
     370:	7812      	ldrb	r2, [r2, #0]
     372:	701a      	strb	r2, [r3, #0]
	PORT_CRITICAL_SECTION_LEAVE();
}
     374:	46c0      	nop			; (mov r8, r8)
     376:	46bd      	mov	sp, r7
     378:	b005      	add	sp, #20
     37a:	bd90      	pop	{r4, r7, pc}

0000037c <hri_port_write_PMUX_PMUXO_bf>:
	return tmp;
}

static inline void hri_port_write_PMUX_PMUXO_bf(const void *const hw, uint8_t submodule_index, uint8_t index,
                                                hri_port_pmux_reg_t data)
{
     37c:	b590      	push	{r4, r7, lr}
     37e:	b085      	sub	sp, #20
     380:	af00      	add	r7, sp, #0
     382:	6078      	str	r0, [r7, #4]
     384:	000c      	movs	r4, r1
     386:	0010      	movs	r0, r2
     388:	0019      	movs	r1, r3
     38a:	1cfb      	adds	r3, r7, #3
     38c:	1c22      	adds	r2, r4, #0
     38e:	701a      	strb	r2, [r3, #0]
     390:	1cbb      	adds	r3, r7, #2
     392:	1c02      	adds	r2, r0, #0
     394:	701a      	strb	r2, [r3, #0]
     396:	1c7b      	adds	r3, r7, #1
     398:	1c0a      	adds	r2, r1, #0
     39a:	701a      	strb	r2, [r3, #0]
	uint8_t tmp;
	PORT_CRITICAL_SECTION_ENTER();
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     39c:	1cfb      	adds	r3, r7, #3
     39e:	7819      	ldrb	r1, [r3, #0]
     3a0:	1cbb      	adds	r3, r7, #2
     3a2:	781a      	ldrb	r2, [r3, #0]
     3a4:	230f      	movs	r3, #15
     3a6:	18fb      	adds	r3, r7, r3
     3a8:	6878      	ldr	r0, [r7, #4]
     3aa:	2430      	movs	r4, #48	; 0x30
     3ac:	01c9      	lsls	r1, r1, #7
     3ae:	1841      	adds	r1, r0, r1
     3b0:	188a      	adds	r2, r1, r2
     3b2:	1912      	adds	r2, r2, r4
     3b4:	7812      	ldrb	r2, [r2, #0]
     3b6:	701a      	strb	r2, [r3, #0]
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     3b8:	230f      	movs	r3, #15
     3ba:	18fb      	adds	r3, r7, r3
     3bc:	220f      	movs	r2, #15
     3be:	18ba      	adds	r2, r7, r2
     3c0:	7812      	ldrb	r2, [r2, #0]
     3c2:	210f      	movs	r1, #15
     3c4:	400a      	ands	r2, r1
     3c6:	701a      	strb	r2, [r3, #0]
	tmp |= PORT_PMUX_PMUXO(data);
     3c8:	1c7b      	adds	r3, r7, #1
     3ca:	781b      	ldrb	r3, [r3, #0]
     3cc:	011b      	lsls	r3, r3, #4
     3ce:	b2d9      	uxtb	r1, r3
     3d0:	230f      	movs	r3, #15
     3d2:	18fb      	adds	r3, r7, r3
     3d4:	220f      	movs	r2, #15
     3d6:	18ba      	adds	r2, r7, r2
     3d8:	7812      	ldrb	r2, [r2, #0]
     3da:	430a      	orrs	r2, r1
     3dc:	701a      	strb	r2, [r3, #0]
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     3de:	1cfb      	adds	r3, r7, #3
     3e0:	781a      	ldrb	r2, [r3, #0]
     3e2:	1cbb      	adds	r3, r7, #2
     3e4:	781b      	ldrb	r3, [r3, #0]
     3e6:	6879      	ldr	r1, [r7, #4]
     3e8:	2030      	movs	r0, #48	; 0x30
     3ea:	01d2      	lsls	r2, r2, #7
     3ec:	188a      	adds	r2, r1, r2
     3ee:	18d3      	adds	r3, r2, r3
     3f0:	181b      	adds	r3, r3, r0
     3f2:	220f      	movs	r2, #15
     3f4:	18ba      	adds	r2, r7, r2
     3f6:	7812      	ldrb	r2, [r2, #0]
     3f8:	701a      	strb	r2, [r3, #0]
	PORT_CRITICAL_SECTION_LEAVE();
}
     3fa:	46c0      	nop			; (mov r8, r8)
     3fc:	46bd      	mov	sp, r7
     3fe:	b005      	add	sp, #20
     400:	bd90      	pop	{r4, r7, pc}

00000402 <hri_port_write_PINCFG_PMUXEN_bit>:
	return (bool)tmp;
}

static inline void hri_port_write_PINCFG_PMUXEN_bit(const void *const hw, uint8_t submodule_index, uint8_t index,
                                                    bool value)
{
     402:	b590      	push	{r4, r7, lr}
     404:	b085      	sub	sp, #20
     406:	af00      	add	r7, sp, #0
     408:	6078      	str	r0, [r7, #4]
     40a:	000c      	movs	r4, r1
     40c:	0010      	movs	r0, r2
     40e:	0019      	movs	r1, r3
     410:	1cfb      	adds	r3, r7, #3
     412:	1c22      	adds	r2, r4, #0
     414:	701a      	strb	r2, [r3, #0]
     416:	1cbb      	adds	r3, r7, #2
     418:	1c02      	adds	r2, r0, #0
     41a:	701a      	strb	r2, [r3, #0]
     41c:	1c7b      	adds	r3, r7, #1
     41e:	1c0a      	adds	r2, r1, #0
     420:	701a      	strb	r2, [r3, #0]
	uint8_t tmp;
	PORT_CRITICAL_SECTION_ENTER();
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     422:	1cfb      	adds	r3, r7, #3
     424:	7819      	ldrb	r1, [r3, #0]
     426:	1cbb      	adds	r3, r7, #2
     428:	781a      	ldrb	r2, [r3, #0]
     42a:	230f      	movs	r3, #15
     42c:	18fb      	adds	r3, r7, r3
     42e:	6878      	ldr	r0, [r7, #4]
     430:	2440      	movs	r4, #64	; 0x40
     432:	01c9      	lsls	r1, r1, #7
     434:	1841      	adds	r1, r0, r1
     436:	188a      	adds	r2, r1, r2
     438:	1912      	adds	r2, r2, r4
     43a:	7812      	ldrb	r2, [r2, #0]
     43c:	701a      	strb	r2, [r3, #0]
	tmp &= ~PORT_PINCFG_PMUXEN;
     43e:	230f      	movs	r3, #15
     440:	18fb      	adds	r3, r7, r3
     442:	220f      	movs	r2, #15
     444:	18ba      	adds	r2, r7, r2
     446:	7812      	ldrb	r2, [r2, #0]
     448:	2101      	movs	r1, #1
     44a:	438a      	bics	r2, r1
     44c:	701a      	strb	r2, [r3, #0]
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     44e:	1c7b      	adds	r3, r7, #1
     450:	7819      	ldrb	r1, [r3, #0]
     452:	230f      	movs	r3, #15
     454:	18fb      	adds	r3, r7, r3
     456:	220f      	movs	r2, #15
     458:	18ba      	adds	r2, r7, r2
     45a:	7812      	ldrb	r2, [r2, #0]
     45c:	430a      	orrs	r2, r1
     45e:	701a      	strb	r2, [r3, #0]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     460:	1cfb      	adds	r3, r7, #3
     462:	781a      	ldrb	r2, [r3, #0]
     464:	1cbb      	adds	r3, r7, #2
     466:	781b      	ldrb	r3, [r3, #0]
     468:	6879      	ldr	r1, [r7, #4]
     46a:	2040      	movs	r0, #64	; 0x40
     46c:	01d2      	lsls	r2, r2, #7
     46e:	188a      	adds	r2, r1, r2
     470:	18d3      	adds	r3, r2, r3
     472:	181b      	adds	r3, r3, r0
     474:	220f      	movs	r2, #15
     476:	18ba      	adds	r2, r7, r2
     478:	7812      	ldrb	r2, [r2, #0]
     47a:	701a      	strb	r2, [r3, #0]
	PORT_CRITICAL_SECTION_LEAVE();
}
     47c:	46c0      	nop			; (mov r8, r8)
     47e:	46bd      	mov	sp, r7
     480:	b005      	add	sp, #20
     482:	bd90      	pop	{r4, r7, pc}

00000484 <hri_port_write_WRCONFIG_reg>:
	return ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
}

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
     484:	b580      	push	{r7, lr}
     486:	b084      	sub	sp, #16
     488:	af00      	add	r7, sp, #0
     48a:	60f8      	str	r0, [r7, #12]
     48c:	607a      	str	r2, [r7, #4]
     48e:	230b      	movs	r3, #11
     490:	18fb      	adds	r3, r7, r3
     492:	1c0a      	adds	r2, r1, #0
     494:	701a      	strb	r2, [r3, #0]
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     496:	230b      	movs	r3, #11
     498:	18fb      	adds	r3, r7, r3
     49a:	781b      	ldrb	r3, [r3, #0]
     49c:	68fa      	ldr	r2, [r7, #12]
     49e:	01db      	lsls	r3, r3, #7
     4a0:	18d3      	adds	r3, r2, r3
     4a2:	3328      	adds	r3, #40	; 0x28
     4a4:	687a      	ldr	r2, [r7, #4]
     4a6:	601a      	str	r2, [r3, #0]
	PORT_CRITICAL_SECTION_LEAVE();
}
     4a8:	46c0      	nop			; (mov r8, r8)
     4aa:	46bd      	mov	sp, r7
     4ac:	b004      	add	sp, #16
     4ae:	bd80      	pop	{r7, pc}

000004b0 <_gpio_set_direction>:
/**
 * \brief Set direction on port with mask
 */
static inline void _gpio_set_direction(const enum gpio_port port, const uint32_t mask,
                                       const enum gpio_direction direction)
{
     4b0:	b580      	push	{r7, lr}
     4b2:	b082      	sub	sp, #8
     4b4:	af00      	add	r7, sp, #0
     4b6:	6039      	str	r1, [r7, #0]
     4b8:	0011      	movs	r1, r2
     4ba:	1dfb      	adds	r3, r7, #7
     4bc:	1c02      	adds	r2, r0, #0
     4be:	701a      	strb	r2, [r3, #0]
     4c0:	1dbb      	adds	r3, r7, #6
     4c2:	1c0a      	adds	r2, r1, #0
     4c4:	701a      	strb	r2, [r3, #0]
	switch (direction) {
     4c6:	1dbb      	adds	r3, r7, #6
     4c8:	781b      	ldrb	r3, [r3, #0]
     4ca:	2b01      	cmp	r3, #1
     4cc:	d023      	beq.n	516 <_gpio_set_direction+0x66>
     4ce:	2b02      	cmp	r3, #2
     4d0:	d03f      	beq.n	552 <_gpio_set_direction+0xa2>
     4d2:	2b00      	cmp	r3, #0
     4d4:	d15d      	bne.n	592 <_gpio_set_direction+0xe2>
	case GPIO_DIRECTION_OFF:
		hri_port_clear_DIR_reg(PORT_IOBUS, port, mask);
     4d6:	683a      	ldr	r2, [r7, #0]
     4d8:	1dfb      	adds	r3, r7, #7
     4da:	7819      	ldrb	r1, [r3, #0]
     4dc:	23c0      	movs	r3, #192	; 0xc0
     4de:	05db      	lsls	r3, r3, #23
     4e0:	0018      	movs	r0, r3
     4e2:	4b31      	ldr	r3, [pc, #196]	; (5a8 <_gpio_set_direction+0xf8>)
     4e4:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_WRPINCFG | (mask & 0xffff));
     4e6:	683b      	ldr	r3, [r7, #0]
     4e8:	041b      	lsls	r3, r3, #16
     4ea:	0c1b      	lsrs	r3, r3, #16
     4ec:	2280      	movs	r2, #128	; 0x80
     4ee:	05d2      	lsls	r2, r2, #23
     4f0:	431a      	orrs	r2, r3
     4f2:	1dfb      	adds	r3, r7, #7
     4f4:	781b      	ldrb	r3, [r3, #0]
     4f6:	482d      	ldr	r0, [pc, #180]	; (5ac <_gpio_set_direction+0xfc>)
     4f8:	0019      	movs	r1, r3
     4fa:	4b2d      	ldr	r3, [pc, #180]	; (5b0 <_gpio_set_direction+0x100>)
     4fc:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(
		    PORT, port, PORT_WRCONFIG_HWSEL | PORT_WRCONFIG_WRPINCFG | ((mask & 0xffff0000) >> 16));
     4fe:	683b      	ldr	r3, [r7, #0]
     500:	0c1b      	lsrs	r3, r3, #16
		hri_port_write_WRCONFIG_reg(
     502:	22c0      	movs	r2, #192	; 0xc0
     504:	0612      	lsls	r2, r2, #24
     506:	431a      	orrs	r2, r3
     508:	1dfb      	adds	r3, r7, #7
     50a:	781b      	ldrb	r3, [r3, #0]
     50c:	4827      	ldr	r0, [pc, #156]	; (5ac <_gpio_set_direction+0xfc>)
     50e:	0019      	movs	r1, r3
     510:	4b27      	ldr	r3, [pc, #156]	; (5b0 <_gpio_set_direction+0x100>)
     512:	4798      	blx	r3
		break;
     514:	e043      	b.n	59e <_gpio_set_direction+0xee>

	case GPIO_DIRECTION_IN:
		hri_port_clear_DIR_reg(PORT_IOBUS, port, mask);
     516:	683a      	ldr	r2, [r7, #0]
     518:	1dfb      	adds	r3, r7, #7
     51a:	7819      	ldrb	r1, [r3, #0]
     51c:	23c0      	movs	r3, #192	; 0xc0
     51e:	05db      	lsls	r3, r3, #23
     520:	0018      	movs	r0, r3
     522:	4b21      	ldr	r3, [pc, #132]	; (5a8 <_gpio_set_direction+0xf8>)
     524:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_WRPINCFG | PORT_WRCONFIG_INEN | (mask & 0xffff));
     526:	683b      	ldr	r3, [r7, #0]
     528:	041b      	lsls	r3, r3, #16
     52a:	0c1b      	lsrs	r3, r3, #16
     52c:	4a21      	ldr	r2, [pc, #132]	; (5b4 <_gpio_set_direction+0x104>)
     52e:	431a      	orrs	r2, r3
     530:	1dfb      	adds	r3, r7, #7
     532:	781b      	ldrb	r3, [r3, #0]
     534:	481d      	ldr	r0, [pc, #116]	; (5ac <_gpio_set_direction+0xfc>)
     536:	0019      	movs	r1, r3
     538:	4b1d      	ldr	r3, [pc, #116]	; (5b0 <_gpio_set_direction+0x100>)
     53a:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(PORT,
		                            port,
		                            PORT_WRCONFIG_HWSEL | PORT_WRCONFIG_WRPINCFG | PORT_WRCONFIG_INEN
		                                | ((mask & 0xffff0000) >> 16));
     53c:	683b      	ldr	r3, [r7, #0]
     53e:	0c1b      	lsrs	r3, r3, #16
		hri_port_write_WRCONFIG_reg(PORT,
     540:	4a1d      	ldr	r2, [pc, #116]	; (5b8 <_gpio_set_direction+0x108>)
     542:	431a      	orrs	r2, r3
     544:	1dfb      	adds	r3, r7, #7
     546:	781b      	ldrb	r3, [r3, #0]
     548:	4818      	ldr	r0, [pc, #96]	; (5ac <_gpio_set_direction+0xfc>)
     54a:	0019      	movs	r1, r3
     54c:	4b18      	ldr	r3, [pc, #96]	; (5b0 <_gpio_set_direction+0x100>)
     54e:	4798      	blx	r3
		break;
     550:	e025      	b.n	59e <_gpio_set_direction+0xee>

	case GPIO_DIRECTION_OUT:
		hri_port_set_DIR_reg(PORT_IOBUS, port, mask);
     552:	683a      	ldr	r2, [r7, #0]
     554:	1dfb      	adds	r3, r7, #7
     556:	7819      	ldrb	r1, [r3, #0]
     558:	23c0      	movs	r3, #192	; 0xc0
     55a:	05db      	lsls	r3, r3, #23
     55c:	0018      	movs	r0, r3
     55e:	4b17      	ldr	r3, [pc, #92]	; (5bc <_gpio_set_direction+0x10c>)
     560:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_WRPINCFG | (mask & 0xffff));
     562:	683b      	ldr	r3, [r7, #0]
     564:	041b      	lsls	r3, r3, #16
     566:	0c1b      	lsrs	r3, r3, #16
     568:	2280      	movs	r2, #128	; 0x80
     56a:	05d2      	lsls	r2, r2, #23
     56c:	431a      	orrs	r2, r3
     56e:	1dfb      	adds	r3, r7, #7
     570:	781b      	ldrb	r3, [r3, #0]
     572:	480e      	ldr	r0, [pc, #56]	; (5ac <_gpio_set_direction+0xfc>)
     574:	0019      	movs	r1, r3
     576:	4b0e      	ldr	r3, [pc, #56]	; (5b0 <_gpio_set_direction+0x100>)
     578:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(
		    PORT, port, PORT_WRCONFIG_HWSEL | PORT_WRCONFIG_WRPINCFG | ((mask & 0xffff0000) >> 16));
     57a:	683b      	ldr	r3, [r7, #0]
     57c:	0c1b      	lsrs	r3, r3, #16
		hri_port_write_WRCONFIG_reg(
     57e:	22c0      	movs	r2, #192	; 0xc0
     580:	0612      	lsls	r2, r2, #24
     582:	431a      	orrs	r2, r3
     584:	1dfb      	adds	r3, r7, #7
     586:	781b      	ldrb	r3, [r3, #0]
     588:	4808      	ldr	r0, [pc, #32]	; (5ac <_gpio_set_direction+0xfc>)
     58a:	0019      	movs	r1, r3
     58c:	4b08      	ldr	r3, [pc, #32]	; (5b0 <_gpio_set_direction+0x100>)
     58e:	4798      	blx	r3
		break;
     590:	e005      	b.n	59e <_gpio_set_direction+0xee>

	default:
		ASSERT(false);
     592:	4b0b      	ldr	r3, [pc, #44]	; (5c0 <_gpio_set_direction+0x110>)
     594:	2245      	movs	r2, #69	; 0x45
     596:	0019      	movs	r1, r3
     598:	2000      	movs	r0, #0
     59a:	4b0a      	ldr	r3, [pc, #40]	; (5c4 <_gpio_set_direction+0x114>)
     59c:	4798      	blx	r3
	}
}
     59e:	46c0      	nop			; (mov r8, r8)
     5a0:	46bd      	mov	sp, r7
     5a2:	b002      	add	sp, #8
     5a4:	bd80      	pop	{r7, pc}
     5a6:	46c0      	nop			; (mov r8, r8)
     5a8:	00000271 	.word	0x00000271
     5ac:	41004400 	.word	0x41004400
     5b0:	00000485 	.word	0x00000485
     5b4:	40020000 	.word	0x40020000
     5b8:	c0020000 	.word	0xc0020000
     5bc:	00000245 	.word	0x00000245
     5c0:	0000437c 	.word	0x0000437c
     5c4:	000014f7 	.word	0x000014f7

000005c8 <_gpio_set_level>:

/**
 * \brief Set output level on port with mask
 */
static inline void _gpio_set_level(const enum gpio_port port, const uint32_t mask, const bool level)
{
     5c8:	b580      	push	{r7, lr}
     5ca:	b082      	sub	sp, #8
     5cc:	af00      	add	r7, sp, #0
     5ce:	6039      	str	r1, [r7, #0]
     5d0:	0011      	movs	r1, r2
     5d2:	1dfb      	adds	r3, r7, #7
     5d4:	1c02      	adds	r2, r0, #0
     5d6:	701a      	strb	r2, [r3, #0]
     5d8:	1dbb      	adds	r3, r7, #6
     5da:	1c0a      	adds	r2, r1, #0
     5dc:	701a      	strb	r2, [r3, #0]
	if (level) {
     5de:	1dbb      	adds	r3, r7, #6
     5e0:	781b      	ldrb	r3, [r3, #0]
     5e2:	2b00      	cmp	r3, #0
     5e4:	d008      	beq.n	5f8 <_gpio_set_level+0x30>
		hri_port_set_OUT_reg(PORT_IOBUS, port, mask);
     5e6:	683a      	ldr	r2, [r7, #0]
     5e8:	1dfb      	adds	r3, r7, #7
     5ea:	7819      	ldrb	r1, [r3, #0]
     5ec:	23c0      	movs	r3, #192	; 0xc0
     5ee:	05db      	lsls	r3, r3, #23
     5f0:	0018      	movs	r0, r3
     5f2:	4b07      	ldr	r3, [pc, #28]	; (610 <_gpio_set_level+0x48>)
     5f4:	4798      	blx	r3
	} else {
		hri_port_clear_OUT_reg(PORT_IOBUS, port, mask);
	}
}
     5f6:	e007      	b.n	608 <_gpio_set_level+0x40>
		hri_port_clear_OUT_reg(PORT_IOBUS, port, mask);
     5f8:	683a      	ldr	r2, [r7, #0]
     5fa:	1dfb      	adds	r3, r7, #7
     5fc:	7819      	ldrb	r1, [r3, #0]
     5fe:	23c0      	movs	r3, #192	; 0xc0
     600:	05db      	lsls	r3, r3, #23
     602:	0018      	movs	r0, r3
     604:	4b03      	ldr	r3, [pc, #12]	; (614 <_gpio_set_level+0x4c>)
     606:	4798      	blx	r3
}
     608:	46c0      	nop			; (mov r8, r8)
     60a:	46bd      	mov	sp, r7
     60c:	b002      	add	sp, #8
     60e:	bd80      	pop	{r7, pc}
     610:	0000029d 	.word	0x0000029d
     614:	000002c9 	.word	0x000002c9

00000618 <_gpio_set_pin_function>:

/**
 * \brief Set gpio pin function
 */
static inline void _gpio_set_pin_function(const uint32_t gpio, const uint32_t function)
{
     618:	b590      	push	{r4, r7, lr}
     61a:	b085      	sub	sp, #20
     61c:	af00      	add	r7, sp, #0
     61e:	6078      	str	r0, [r7, #4]
     620:	6039      	str	r1, [r7, #0]
	uint8_t port = GPIO_PORT(gpio);
     622:	687b      	ldr	r3, [r7, #4]
     624:	095a      	lsrs	r2, r3, #5
     626:	230f      	movs	r3, #15
     628:	18fb      	adds	r3, r7, r3
     62a:	701a      	strb	r2, [r3, #0]
	uint8_t pin  = GPIO_PIN(gpio);
     62c:	687b      	ldr	r3, [r7, #4]
     62e:	b2da      	uxtb	r2, r3
     630:	230e      	movs	r3, #14
     632:	18fb      	adds	r3, r7, r3
     634:	211f      	movs	r1, #31
     636:	400a      	ands	r2, r1
     638:	701a      	strb	r2, [r3, #0]

	if (function == GPIO_PIN_FUNCTION_OFF) {
     63a:	683b      	ldr	r3, [r7, #0]
     63c:	3301      	adds	r3, #1
     63e:	d10a      	bne.n	656 <_gpio_set_pin_function+0x3e>
		hri_port_write_PINCFG_PMUXEN_bit(PORT, port, pin, false);
     640:	230e      	movs	r3, #14
     642:	18fb      	adds	r3, r7, r3
     644:	781a      	ldrb	r2, [r3, #0]
     646:	230f      	movs	r3, #15
     648:	18fb      	adds	r3, r7, r3
     64a:	7819      	ldrb	r1, [r3, #0]
     64c:	481b      	ldr	r0, [pc, #108]	; (6bc <_gpio_set_pin_function+0xa4>)
     64e:	2300      	movs	r3, #0
     650:	4c1b      	ldr	r4, [pc, #108]	; (6c0 <_gpio_set_pin_function+0xa8>)
     652:	47a0      	blx	r4
		} else {
			// Even numbered pin
			hri_port_write_PMUX_PMUXE_bf(PORT, port, pin >> 1, function & 0xffff);
		}
	}
}
     654:	e02e      	b.n	6b4 <_gpio_set_pin_function+0x9c>
		hri_port_write_PINCFG_PMUXEN_bit(PORT, port, pin, true);
     656:	230e      	movs	r3, #14
     658:	18fb      	adds	r3, r7, r3
     65a:	781a      	ldrb	r2, [r3, #0]
     65c:	230f      	movs	r3, #15
     65e:	18fb      	adds	r3, r7, r3
     660:	7819      	ldrb	r1, [r3, #0]
     662:	4816      	ldr	r0, [pc, #88]	; (6bc <_gpio_set_pin_function+0xa4>)
     664:	2301      	movs	r3, #1
     666:	4c16      	ldr	r4, [pc, #88]	; (6c0 <_gpio_set_pin_function+0xa8>)
     668:	47a0      	blx	r4
		if (pin & 1) {
     66a:	230e      	movs	r3, #14
     66c:	18fb      	adds	r3, r7, r3
     66e:	781b      	ldrb	r3, [r3, #0]
     670:	2201      	movs	r2, #1
     672:	4013      	ands	r3, r2
     674:	d00f      	beq.n	696 <_gpio_set_pin_function+0x7e>
			hri_port_write_PMUX_PMUXO_bf(PORT, port, pin >> 1, function & 0xffff);
     676:	230e      	movs	r3, #14
     678:	18fb      	adds	r3, r7, r3
     67a:	781b      	ldrb	r3, [r3, #0]
     67c:	085b      	lsrs	r3, r3, #1
     67e:	b2da      	uxtb	r2, r3
     680:	683b      	ldr	r3, [r7, #0]
     682:	b2d8      	uxtb	r0, r3
     684:	230f      	movs	r3, #15
     686:	18fb      	adds	r3, r7, r3
     688:	7819      	ldrb	r1, [r3, #0]
     68a:	4c0c      	ldr	r4, [pc, #48]	; (6bc <_gpio_set_pin_function+0xa4>)
     68c:	0003      	movs	r3, r0
     68e:	0020      	movs	r0, r4
     690:	4c0c      	ldr	r4, [pc, #48]	; (6c4 <_gpio_set_pin_function+0xac>)
     692:	47a0      	blx	r4
}
     694:	e00e      	b.n	6b4 <_gpio_set_pin_function+0x9c>
			hri_port_write_PMUX_PMUXE_bf(PORT, port, pin >> 1, function & 0xffff);
     696:	230e      	movs	r3, #14
     698:	18fb      	adds	r3, r7, r3
     69a:	781b      	ldrb	r3, [r3, #0]
     69c:	085b      	lsrs	r3, r3, #1
     69e:	b2da      	uxtb	r2, r3
     6a0:	683b      	ldr	r3, [r7, #0]
     6a2:	b2d8      	uxtb	r0, r3
     6a4:	230f      	movs	r3, #15
     6a6:	18fb      	adds	r3, r7, r3
     6a8:	7819      	ldrb	r1, [r3, #0]
     6aa:	4c04      	ldr	r4, [pc, #16]	; (6bc <_gpio_set_pin_function+0xa4>)
     6ac:	0003      	movs	r3, r0
     6ae:	0020      	movs	r0, r4
     6b0:	4c05      	ldr	r4, [pc, #20]	; (6c8 <_gpio_set_pin_function+0xb0>)
     6b2:	47a0      	blx	r4
}
     6b4:	46c0      	nop			; (mov r8, r8)
     6b6:	46bd      	mov	sp, r7
     6b8:	b005      	add	sp, #20
     6ba:	bd90      	pop	{r4, r7, pc}
     6bc:	41004400 	.word	0x41004400
     6c0:	00000403 	.word	0x00000403
     6c4:	0000037d 	.word	0x0000037d
     6c8:	000002f5 	.word	0x000002f5

000006cc <gpio_set_pin_function>:
 * \param[in] function  The pin function is given by a 32-bit wide bitfield
 *                      found in the header files for the device
 *
 */
static inline void gpio_set_pin_function(const uint32_t pin, uint32_t function)
{
     6cc:	b580      	push	{r7, lr}
     6ce:	b082      	sub	sp, #8
     6d0:	af00      	add	r7, sp, #0
     6d2:	6078      	str	r0, [r7, #4]
     6d4:	6039      	str	r1, [r7, #0]
	_gpio_set_pin_function(pin, function);
     6d6:	683a      	ldr	r2, [r7, #0]
     6d8:	687b      	ldr	r3, [r7, #4]
     6da:	0011      	movs	r1, r2
     6dc:	0018      	movs	r0, r3
     6de:	4b03      	ldr	r3, [pc, #12]	; (6ec <gpio_set_pin_function+0x20>)
     6e0:	4798      	blx	r3
}
     6e2:	46c0      	nop			; (mov r8, r8)
     6e4:	46bd      	mov	sp, r7
     6e6:	b002      	add	sp, #8
     6e8:	bd80      	pop	{r7, pc}
     6ea:	46c0      	nop			; (mov r8, r8)
     6ec:	00000619 	.word	0x00000619

000006f0 <gpio_set_pin_direction>:
 *                      GPIO_DIRECTION_OUT = Data direction out
 *                      GPIO_DIRECTION_OFF = Disables the pin
 *                      (low power state)
 */
static inline void gpio_set_pin_direction(const uint8_t pin, const enum gpio_direction direction)
{
     6f0:	b580      	push	{r7, lr}
     6f2:	b082      	sub	sp, #8
     6f4:	af00      	add	r7, sp, #0
     6f6:	0002      	movs	r2, r0
     6f8:	1dfb      	adds	r3, r7, #7
     6fa:	701a      	strb	r2, [r3, #0]
     6fc:	1dbb      	adds	r3, r7, #6
     6fe:	1c0a      	adds	r2, r1, #0
     700:	701a      	strb	r2, [r3, #0]
	_gpio_set_direction((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(pin), direction);
     702:	1dfb      	adds	r3, r7, #7
     704:	781b      	ldrb	r3, [r3, #0]
     706:	095b      	lsrs	r3, r3, #5
     708:	b2d8      	uxtb	r0, r3
     70a:	1dfb      	adds	r3, r7, #7
     70c:	781b      	ldrb	r3, [r3, #0]
     70e:	221f      	movs	r2, #31
     710:	4013      	ands	r3, r2
     712:	2201      	movs	r2, #1
     714:	409a      	lsls	r2, r3
     716:	0011      	movs	r1, r2
     718:	1dbb      	adds	r3, r7, #6
     71a:	781b      	ldrb	r3, [r3, #0]
     71c:	001a      	movs	r2, r3
     71e:	4b03      	ldr	r3, [pc, #12]	; (72c <gpio_set_pin_direction+0x3c>)
     720:	4798      	blx	r3
}
     722:	46c0      	nop			; (mov r8, r8)
     724:	46bd      	mov	sp, r7
     726:	b002      	add	sp, #8
     728:	bd80      	pop	{r7, pc}
     72a:	46c0      	nop			; (mov r8, r8)
     72c:	000004b1 	.word	0x000004b1

00000730 <gpio_set_pin_level>:
 * \param[in] pin       The pin number for device
 * \param[in] level true  = Pin level set to "high" state
 *                  false = Pin level set to "low" state
 */
static inline void gpio_set_pin_level(const uint8_t pin, const bool level)
{
     730:	b580      	push	{r7, lr}
     732:	b082      	sub	sp, #8
     734:	af00      	add	r7, sp, #0
     736:	0002      	movs	r2, r0
     738:	1dfb      	adds	r3, r7, #7
     73a:	701a      	strb	r2, [r3, #0]
     73c:	1dbb      	adds	r3, r7, #6
     73e:	1c0a      	adds	r2, r1, #0
     740:	701a      	strb	r2, [r3, #0]
	_gpio_set_level((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(pin), level);
     742:	1dfb      	adds	r3, r7, #7
     744:	781b      	ldrb	r3, [r3, #0]
     746:	095b      	lsrs	r3, r3, #5
     748:	b2d8      	uxtb	r0, r3
     74a:	1dfb      	adds	r3, r7, #7
     74c:	781b      	ldrb	r3, [r3, #0]
     74e:	221f      	movs	r2, #31
     750:	4013      	ands	r3, r2
     752:	2201      	movs	r2, #1
     754:	409a      	lsls	r2, r3
     756:	0011      	movs	r1, r2
     758:	1dbb      	adds	r3, r7, #6
     75a:	781b      	ldrb	r3, [r3, #0]
     75c:	001a      	movs	r2, r3
     75e:	4b03      	ldr	r3, [pc, #12]	; (76c <gpio_set_pin_level+0x3c>)
     760:	4798      	blx	r3
}
     762:	46c0      	nop			; (mov r8, r8)
     764:	46bd      	mov	sp, r7
     766:	b002      	add	sp, #8
     768:	bd80      	pop	{r7, pc}
     76a:	46c0      	nop			; (mov r8, r8)
     76c:	000005c9 	.word	0x000005c9

00000770 <init_mcu>:
 * This function calls the various initialization functions.
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
     770:	b580      	push	{r7, lr}
     772:	af00      	add	r7, sp, #0
	_init_chip();
     774:	4b02      	ldr	r3, [pc, #8]	; (780 <init_mcu+0x10>)
     776:	4798      	blx	r3
}
     778:	46c0      	nop			; (mov r8, r8)
     77a:	46bd      	mov	sp, r7
     77c:	bd80      	pop	{r7, pc}
     77e:	46c0      	nop			; (mov r8, r8)
     780:	000017b5 	.word	0x000017b5

00000784 <_gclk_enable_channel>:
 *
 * \param[in] channel The channel to enable clock for
 * \param[in] source The clock source for the given channel
 */
static inline void _gclk_enable_channel(const uint8_t channel, const uint8_t source)
{
     784:	b580      	push	{r7, lr}
     786:	b082      	sub	sp, #8
     788:	af00      	add	r7, sp, #0
     78a:	0002      	movs	r2, r0
     78c:	1dfb      	adds	r3, r7, #7
     78e:	701a      	strb	r2, [r3, #0]
     790:	1dbb      	adds	r3, r7, #6
     792:	1c0a      	adds	r2, r1, #0
     794:	701a      	strb	r2, [r3, #0]

	hri_gclk_write_CLKCTRL_reg(GCLK,
	                           GCLK_CLKCTRL_ID(channel) | GCLK_CLKCTRL_GEN(source) | (1 << GCLK_CLKCTRL_CLKEN_Pos));
     796:	1dfb      	adds	r3, r7, #7
     798:	781b      	ldrb	r3, [r3, #0]
     79a:	b29b      	uxth	r3, r3
     79c:	223f      	movs	r2, #63	; 0x3f
     79e:	4013      	ands	r3, r2
     7a0:	b29a      	uxth	r2, r3
     7a2:	1dbb      	adds	r3, r7, #6
     7a4:	781b      	ldrb	r3, [r3, #0]
     7a6:	b29b      	uxth	r3, r3
     7a8:	021b      	lsls	r3, r3, #8
     7aa:	b299      	uxth	r1, r3
     7ac:	23f0      	movs	r3, #240	; 0xf0
     7ae:	011b      	lsls	r3, r3, #4
     7b0:	400b      	ands	r3, r1
     7b2:	b29b      	uxth	r3, r3
     7b4:	4313      	orrs	r3, r2
     7b6:	b29b      	uxth	r3, r3
	hri_gclk_write_CLKCTRL_reg(GCLK,
     7b8:	2280      	movs	r2, #128	; 0x80
     7ba:	01d2      	lsls	r2, r2, #7
     7bc:	4313      	orrs	r3, r2
     7be:	b29b      	uxth	r3, r3
     7c0:	4a04      	ldr	r2, [pc, #16]	; (7d4 <_gclk_enable_channel+0x50>)
     7c2:	0019      	movs	r1, r3
     7c4:	0010      	movs	r0, r2
     7c6:	4b04      	ldr	r3, [pc, #16]	; (7d8 <_gclk_enable_channel+0x54>)
     7c8:	4798      	blx	r3
}
     7ca:	46c0      	nop			; (mov r8, r8)
     7cc:	46bd      	mov	sp, r7
     7ce:	b002      	add	sp, #8
     7d0:	bd80      	pop	{r7, pc}
     7d2:	46c0      	nop			; (mov r8, r8)
     7d4:	40000c00 	.word	0x40000c00
     7d8:	00000227 	.word	0x00000227

000007dc <_pm_get_ahb_index>:
 * \param[in] module Module to get index for
 *
 * \return index of the given module if succeeds, ERR_INVALID_ARG otherwise
 */
static inline int32_t _pm_get_ahb_index(const void *const module)
{
     7dc:	b580      	push	{r7, lr}
     7de:	b082      	sub	sp, #8
     7e0:	af00      	add	r7, sp, #0
     7e2:	6078      	str	r0, [r7, #4]
	if ((uint32_t)module == (uint32_t)PM_BUS_APBA) {
     7e4:	687b      	ldr	r3, [r7, #4]
     7e6:	2b01      	cmp	r3, #1
     7e8:	d101      	bne.n	7ee <_pm_get_ahb_index+0x12>
		return 0;
     7ea:	2300      	movs	r3, #0
     7ec:	e023      	b.n	836 <_pm_get_ahb_index+0x5a>
	} else if ((uint32_t)module == (uint32_t)PM_BUS_APBB) {
     7ee:	687b      	ldr	r3, [r7, #4]
     7f0:	2b02      	cmp	r3, #2
     7f2:	d101      	bne.n	7f8 <_pm_get_ahb_index+0x1c>
		return 1;
     7f4:	2301      	movs	r3, #1
     7f6:	e01e      	b.n	836 <_pm_get_ahb_index+0x5a>
	} else if ((uint32_t)module == (uint32_t)PM_BUS_APBC) {
     7f8:	687b      	ldr	r3, [r7, #4]
     7fa:	2b03      	cmp	r3, #3
     7fc:	d101      	bne.n	802 <_pm_get_ahb_index+0x26>
		return 2;
     7fe:	2302      	movs	r3, #2
     800:	e019      	b.n	836 <_pm_get_ahb_index+0x5a>
	}
	if ((uint32_t)module == (uint32_t)DSU) {
     802:	687b      	ldr	r3, [r7, #4]
     804:	4a0e      	ldr	r2, [pc, #56]	; (840 <_pm_get_ahb_index+0x64>)
     806:	4293      	cmp	r3, r2
     808:	d101      	bne.n	80e <_pm_get_ahb_index+0x32>
		return 3;
     80a:	2303      	movs	r3, #3
     80c:	e013      	b.n	836 <_pm_get_ahb_index+0x5a>
	} else if ((uint32_t)module == (uint32_t)NVMCTRL) {
     80e:	687b      	ldr	r3, [r7, #4]
     810:	4a0c      	ldr	r2, [pc, #48]	; (844 <_pm_get_ahb_index+0x68>)
     812:	4293      	cmp	r3, r2
     814:	d101      	bne.n	81a <_pm_get_ahb_index+0x3e>
		return 4;
     816:	2304      	movs	r3, #4
     818:	e00d      	b.n	836 <_pm_get_ahb_index+0x5a>
	} else if ((uint32_t)module == (uint32_t)DMAC) {
     81a:	687b      	ldr	r3, [r7, #4]
     81c:	4a0a      	ldr	r2, [pc, #40]	; (848 <_pm_get_ahb_index+0x6c>)
     81e:	4293      	cmp	r3, r2
     820:	d101      	bne.n	826 <_pm_get_ahb_index+0x4a>
		return 5;
     822:	2305      	movs	r3, #5
     824:	e007      	b.n	836 <_pm_get_ahb_index+0x5a>
	}
#ifdef USB
	else if ((uint32_t)module == (uint32_t)USB) {
     826:	687b      	ldr	r3, [r7, #4]
     828:	4a08      	ldr	r2, [pc, #32]	; (84c <_pm_get_ahb_index+0x70>)
     82a:	4293      	cmp	r3, r2
     82c:	d101      	bne.n	832 <_pm_get_ahb_index+0x56>
		return 6;
     82e:	2306      	movs	r3, #6
     830:	e001      	b.n	836 <_pm_get_ahb_index+0x5a>
	}
#endif

	return ERR_INVALID_ARG;
     832:	230d      	movs	r3, #13
     834:	425b      	negs	r3, r3
}
     836:	0018      	movs	r0, r3
     838:	46bd      	mov	sp, r7
     83a:	b002      	add	sp, #8
     83c:	bd80      	pop	{r7, pc}
     83e:	46c0      	nop			; (mov r8, r8)
     840:	41002000 	.word	0x41002000
     844:	41004000 	.word	0x41004000
     848:	41004800 	.word	0x41004800
     84c:	41005000 	.word	0x41005000

00000850 <_pm_get_apbb_index>:
 * \param[in] module Module to get index for
 *
 * \return index of the given module if succeeds, ERR_INVALID_ARG otherwise
 */
static inline int32_t _pm_get_apbb_index(const void *const module)
{
     850:	b580      	push	{r7, lr}
     852:	b082      	sub	sp, #8
     854:	af00      	add	r7, sp, #0
     856:	6078      	str	r0, [r7, #4]
	if ((uint32_t)module == (uint32_t)PAC1) {
     858:	687a      	ldr	r2, [r7, #4]
     85a:	2382      	movs	r3, #130	; 0x82
     85c:	05db      	lsls	r3, r3, #23
     85e:	429a      	cmp	r2, r3
     860:	d101      	bne.n	866 <_pm_get_apbb_index+0x16>
		return 0;
     862:	2300      	movs	r3, #0
     864:	e01f      	b.n	8a6 <_pm_get_apbb_index+0x56>
	} else if ((uint32_t)module == (uint32_t)DSU) {
     866:	687b      	ldr	r3, [r7, #4]
     868:	4a11      	ldr	r2, [pc, #68]	; (8b0 <_pm_get_apbb_index+0x60>)
     86a:	4293      	cmp	r3, r2
     86c:	d101      	bne.n	872 <_pm_get_apbb_index+0x22>
		return 1;
     86e:	2301      	movs	r3, #1
     870:	e019      	b.n	8a6 <_pm_get_apbb_index+0x56>
	} else if ((uint32_t)module == (uint32_t)NVMCTRL) {
     872:	687b      	ldr	r3, [r7, #4]
     874:	4a0f      	ldr	r2, [pc, #60]	; (8b4 <_pm_get_apbb_index+0x64>)
     876:	4293      	cmp	r3, r2
     878:	d101      	bne.n	87e <_pm_get_apbb_index+0x2e>
		return 2;
     87a:	2302      	movs	r3, #2
     87c:	e013      	b.n	8a6 <_pm_get_apbb_index+0x56>
	}
	if ((uint32_t)module == (uint32_t)PORT) {
     87e:	687b      	ldr	r3, [r7, #4]
     880:	4a0d      	ldr	r2, [pc, #52]	; (8b8 <_pm_get_apbb_index+0x68>)
     882:	4293      	cmp	r3, r2
     884:	d101      	bne.n	88a <_pm_get_apbb_index+0x3a>
		return 3;
     886:	2303      	movs	r3, #3
     888:	e00d      	b.n	8a6 <_pm_get_apbb_index+0x56>
	} else if ((uint32_t)module == (uint32_t)DMAC) {
     88a:	687b      	ldr	r3, [r7, #4]
     88c:	4a0b      	ldr	r2, [pc, #44]	; (8bc <_pm_get_apbb_index+0x6c>)
     88e:	4293      	cmp	r3, r2
     890:	d101      	bne.n	896 <_pm_get_apbb_index+0x46>
		return 4;
     892:	2304      	movs	r3, #4
     894:	e007      	b.n	8a6 <_pm_get_apbb_index+0x56>
	}
#ifdef USB
	else if ((uint32_t)module == (uint32_t)USB) {
     896:	687b      	ldr	r3, [r7, #4]
     898:	4a09      	ldr	r2, [pc, #36]	; (8c0 <_pm_get_apbb_index+0x70>)
     89a:	4293      	cmp	r3, r2
     89c:	d101      	bne.n	8a2 <_pm_get_apbb_index+0x52>
		return 5;
     89e:	2305      	movs	r3, #5
     8a0:	e001      	b.n	8a6 <_pm_get_apbb_index+0x56>
	}
#endif

	return ERR_INVALID_ARG;
     8a2:	230d      	movs	r3, #13
     8a4:	425b      	negs	r3, r3
}
     8a6:	0018      	movs	r0, r3
     8a8:	46bd      	mov	sp, r7
     8aa:	b002      	add	sp, #8
     8ac:	bd80      	pop	{r7, pc}
     8ae:	46c0      	nop			; (mov r8, r8)
     8b0:	41002000 	.word	0x41002000
     8b4:	41004000 	.word	0x41004000
     8b8:	41004400 	.word	0x41004400
     8bc:	41004800 	.word	0x41004800
     8c0:	41005000 	.word	0x41005000

000008c4 <_pm_enable_bus_clock>:
 *
 * \param[in] bus A bus to enable clock on
 * \param[in] module A hardware module to enable clock for
 */
static inline void _pm_enable_bus_clock(const enum _pm_bus bus, const void *const module)
{
     8c4:	b580      	push	{r7, lr}
     8c6:	b084      	sub	sp, #16
     8c8:	af00      	add	r7, sp, #0
     8ca:	0002      	movs	r2, r0
     8cc:	6039      	str	r1, [r7, #0]
     8ce:	1dfb      	adds	r3, r7, #7
     8d0:	701a      	strb	r2, [r3, #0]
	uint32_t peripheral = ((uint32_t)module & 0x0000ff00) >> 10;
     8d2:	683b      	ldr	r3, [r7, #0]
     8d4:	0a9b      	lsrs	r3, r3, #10
     8d6:	223f      	movs	r2, #63	; 0x3f
     8d8:	4013      	ands	r3, r2
     8da:	60fb      	str	r3, [r7, #12]

	switch (bus) {
     8dc:	1dfb      	adds	r3, r7, #7
     8de:	781b      	ldrb	r3, [r3, #0]
     8e0:	2b01      	cmp	r3, #1
     8e2:	d01e      	beq.n	922 <_pm_enable_bus_clock+0x5e>
     8e4:	dc02      	bgt.n	8ec <_pm_enable_bus_clock+0x28>
     8e6:	2b00      	cmp	r3, #0
     8e8:	d005      	beq.n	8f6 <_pm_enable_bus_clock+0x32>
     8ea:	e044      	b.n	976 <_pm_enable_bus_clock+0xb2>
     8ec:	2b02      	cmp	r3, #2
     8ee:	d022      	beq.n	936 <_pm_enable_bus_clock+0x72>
     8f0:	2b03      	cmp	r3, #3
     8f2:	d036      	beq.n	962 <_pm_enable_bus_clock+0x9e>
     8f4:	e03f      	b.n	976 <_pm_enable_bus_clock+0xb2>
	case PM_BUS_AHB:
		if (_pm_get_ahb_index(module) >= 0) {
     8f6:	683b      	ldr	r3, [r7, #0]
     8f8:	0018      	movs	r0, r3
     8fa:	4b26      	ldr	r3, [pc, #152]	; (994 <_pm_enable_bus_clock+0xd0>)
     8fc:	4798      	blx	r3
     8fe:	1e03      	subs	r3, r0, #0
     900:	db40      	blt.n	984 <_pm_enable_bus_clock+0xc0>
			peripheral = (uint32_t)_pm_get_ahb_index(module);
     902:	683b      	ldr	r3, [r7, #0]
     904:	0018      	movs	r0, r3
     906:	4b23      	ldr	r3, [pc, #140]	; (994 <_pm_enable_bus_clock+0xd0>)
     908:	4798      	blx	r3
     90a:	0003      	movs	r3, r0
     90c:	60fb      	str	r3, [r7, #12]
			PM->AHBMASK.reg |= 1 << peripheral;
     90e:	4b22      	ldr	r3, [pc, #136]	; (998 <_pm_enable_bus_clock+0xd4>)
     910:	4a21      	ldr	r2, [pc, #132]	; (998 <_pm_enable_bus_clock+0xd4>)
     912:	6952      	ldr	r2, [r2, #20]
     914:	2001      	movs	r0, #1
     916:	68f9      	ldr	r1, [r7, #12]
     918:	4088      	lsls	r0, r1
     91a:	0001      	movs	r1, r0
     91c:	430a      	orrs	r2, r1
     91e:	615a      	str	r2, [r3, #20]
		}
		break;
     920:	e030      	b.n	984 <_pm_enable_bus_clock+0xc0>
	case PM_BUS_APBA:
		PM->APBAMASK.reg |= 1 << peripheral;
     922:	4b1d      	ldr	r3, [pc, #116]	; (998 <_pm_enable_bus_clock+0xd4>)
     924:	4a1c      	ldr	r2, [pc, #112]	; (998 <_pm_enable_bus_clock+0xd4>)
     926:	6992      	ldr	r2, [r2, #24]
     928:	2001      	movs	r0, #1
     92a:	68f9      	ldr	r1, [r7, #12]
     92c:	4088      	lsls	r0, r1
     92e:	0001      	movs	r1, r0
     930:	430a      	orrs	r2, r1
     932:	619a      	str	r2, [r3, #24]
		break;
     934:	e029      	b.n	98a <_pm_enable_bus_clock+0xc6>
	case PM_BUS_APBB:
		if (_pm_get_apbb_index(module) >= 0) {
     936:	683b      	ldr	r3, [r7, #0]
     938:	0018      	movs	r0, r3
     93a:	4b18      	ldr	r3, [pc, #96]	; (99c <_pm_enable_bus_clock+0xd8>)
     93c:	4798      	blx	r3
     93e:	1e03      	subs	r3, r0, #0
     940:	db22      	blt.n	988 <_pm_enable_bus_clock+0xc4>
			peripheral = (uint32_t)_pm_get_apbb_index(module);
     942:	683b      	ldr	r3, [r7, #0]
     944:	0018      	movs	r0, r3
     946:	4b15      	ldr	r3, [pc, #84]	; (99c <_pm_enable_bus_clock+0xd8>)
     948:	4798      	blx	r3
     94a:	0003      	movs	r3, r0
     94c:	60fb      	str	r3, [r7, #12]
			PM->APBBMASK.reg |= 1 << peripheral;
     94e:	4b12      	ldr	r3, [pc, #72]	; (998 <_pm_enable_bus_clock+0xd4>)
     950:	4a11      	ldr	r2, [pc, #68]	; (998 <_pm_enable_bus_clock+0xd4>)
     952:	69d2      	ldr	r2, [r2, #28]
     954:	2001      	movs	r0, #1
     956:	68f9      	ldr	r1, [r7, #12]
     958:	4088      	lsls	r0, r1
     95a:	0001      	movs	r1, r0
     95c:	430a      	orrs	r2, r1
     95e:	61da      	str	r2, [r3, #28]
		}
		break;
     960:	e012      	b.n	988 <_pm_enable_bus_clock+0xc4>
	case PM_BUS_APBC:
		PM->APBCMASK.reg |= 1 << peripheral;
     962:	4b0d      	ldr	r3, [pc, #52]	; (998 <_pm_enable_bus_clock+0xd4>)
     964:	4a0c      	ldr	r2, [pc, #48]	; (998 <_pm_enable_bus_clock+0xd4>)
     966:	6a12      	ldr	r2, [r2, #32]
     968:	2001      	movs	r0, #1
     96a:	68f9      	ldr	r1, [r7, #12]
     96c:	4088      	lsls	r0, r1
     96e:	0001      	movs	r1, r0
     970:	430a      	orrs	r2, r1
     972:	621a      	str	r2, [r3, #32]
		break;
     974:	e009      	b.n	98a <_pm_enable_bus_clock+0xc6>
	default:
		ASSERT(false);
     976:	4b0a      	ldr	r3, [pc, #40]	; (9a0 <_pm_enable_bus_clock+0xdc>)
     978:	229b      	movs	r2, #155	; 0x9b
     97a:	0019      	movs	r1, r3
     97c:	2000      	movs	r0, #0
     97e:	4b09      	ldr	r3, [pc, #36]	; (9a4 <_pm_enable_bus_clock+0xe0>)
     980:	4798      	blx	r3
		break;
     982:	e002      	b.n	98a <_pm_enable_bus_clock+0xc6>
		break;
     984:	46c0      	nop			; (mov r8, r8)
     986:	e000      	b.n	98a <_pm_enable_bus_clock+0xc6>
		break;
     988:	46c0      	nop			; (mov r8, r8)
	}
}
     98a:	46c0      	nop			; (mov r8, r8)
     98c:	46bd      	mov	sp, r7
     98e:	b004      	add	sp, #16
     990:	bd80      	pop	{r7, pc}
     992:	46c0      	nop			; (mov r8, r8)
     994:	000007dd 	.word	0x000007dd
     998:	40000400 	.word	0x40000400
     99c:	00000851 	.word	0x00000851
     9a0:	00004398 	.word	0x00004398
     9a4:	000014f7 	.word	0x000014f7

000009a8 <FLASH_CLOCK_init>:
static uint8_t serial_bsm_buffer[SERIAL_BSM_BUFFER_SIZE];

struct flash_descriptor FLASH;

void FLASH_CLOCK_init(void)
{
     9a8:	b580      	push	{r7, lr}
     9aa:	af00      	add	r7, sp, #0

	_pm_enable_bus_clock(PM_BUS_APBB, NVMCTRL);
     9ac:	4b03      	ldr	r3, [pc, #12]	; (9bc <FLASH_CLOCK_init+0x14>)
     9ae:	0019      	movs	r1, r3
     9b0:	2002      	movs	r0, #2
     9b2:	4b03      	ldr	r3, [pc, #12]	; (9c0 <FLASH_CLOCK_init+0x18>)
     9b4:	4798      	blx	r3
}
     9b6:	46c0      	nop			; (mov r8, r8)
     9b8:	46bd      	mov	sp, r7
     9ba:	bd80      	pop	{r7, pc}
     9bc:	41004000 	.word	0x41004000
     9c0:	000008c5 	.word	0x000008c5

000009c4 <FLASH_init>:

void FLASH_init(void)
{
     9c4:	b580      	push	{r7, lr}
     9c6:	af00      	add	r7, sp, #0
	FLASH_CLOCK_init();
     9c8:	4b05      	ldr	r3, [pc, #20]	; (9e0 <FLASH_init+0x1c>)
     9ca:	4798      	blx	r3
	flash_init(&FLASH, NVMCTRL);
     9cc:	4a05      	ldr	r2, [pc, #20]	; (9e4 <FLASH_init+0x20>)
     9ce:	4b06      	ldr	r3, [pc, #24]	; (9e8 <FLASH_init+0x24>)
     9d0:	0011      	movs	r1, r2
     9d2:	0018      	movs	r0, r3
     9d4:	4b05      	ldr	r3, [pc, #20]	; (9ec <FLASH_init+0x28>)
     9d6:	4798      	blx	r3
}
     9d8:	46c0      	nop			; (mov r8, r8)
     9da:	46bd      	mov	sp, r7
     9dc:	bd80      	pop	{r7, pc}
     9de:	46c0      	nop			; (mov r8, r8)
     9e0:	000009a9 	.word	0x000009a9
     9e4:	41004000 	.word	0x41004000
     9e8:	20000680 	.word	0x20000680
     9ec:	00000bfd 	.word	0x00000bfd

000009f0 <serial_knx_CLOCK_init>:
 * \brief USART Clock initialization function
 *
 * Enables register interface and peripheral clock
 */
void serial_knx_CLOCK_init()
{
     9f0:	b580      	push	{r7, lr}
     9f2:	af00      	add	r7, sp, #0

	_pm_enable_bus_clock(PM_BUS_APBC, SERCOM0);
     9f4:	4b05      	ldr	r3, [pc, #20]	; (a0c <serial_knx_CLOCK_init+0x1c>)
     9f6:	0019      	movs	r1, r3
     9f8:	2003      	movs	r0, #3
     9fa:	4b05      	ldr	r3, [pc, #20]	; (a10 <serial_knx_CLOCK_init+0x20>)
     9fc:	4798      	blx	r3
	_gclk_enable_channel(SERCOM0_GCLK_ID_CORE, CONF_GCLK_SERCOM0_CORE_SRC);
     9fe:	2102      	movs	r1, #2
     a00:	2014      	movs	r0, #20
     a02:	4b04      	ldr	r3, [pc, #16]	; (a14 <serial_knx_CLOCK_init+0x24>)
     a04:	4798      	blx	r3
}
     a06:	46c0      	nop			; (mov r8, r8)
     a08:	46bd      	mov	sp, r7
     a0a:	bd80      	pop	{r7, pc}
     a0c:	42000800 	.word	0x42000800
     a10:	000008c5 	.word	0x000008c5
     a14:	00000785 	.word	0x00000785

00000a18 <serial_knx_PORT_init>:
 * \brief USART pinmux initialization function
 *
 * Set each required pin to USART functionality
 */
void serial_knx_PORT_init()
{
     a18:	b580      	push	{r7, lr}
     a1a:	af00      	add	r7, sp, #0

	gpio_set_pin_function(PA04, PINMUX_PA04D_SERCOM0_PAD0);
     a1c:	4b06      	ldr	r3, [pc, #24]	; (a38 <serial_knx_PORT_init+0x20>)
     a1e:	0019      	movs	r1, r3
     a20:	2004      	movs	r0, #4
     a22:	4b06      	ldr	r3, [pc, #24]	; (a3c <serial_knx_PORT_init+0x24>)
     a24:	4798      	blx	r3

	gpio_set_pin_function(PA05, PINMUX_PA05D_SERCOM0_PAD1);
     a26:	4b06      	ldr	r3, [pc, #24]	; (a40 <serial_knx_PORT_init+0x28>)
     a28:	0019      	movs	r1, r3
     a2a:	2005      	movs	r0, #5
     a2c:	4b03      	ldr	r3, [pc, #12]	; (a3c <serial_knx_PORT_init+0x24>)
     a2e:	4798      	blx	r3
}
     a30:	46c0      	nop			; (mov r8, r8)
     a32:	46bd      	mov	sp, r7
     a34:	bd80      	pop	{r7, pc}
     a36:	46c0      	nop			; (mov r8, r8)
     a38:	00040003 	.word	0x00040003
     a3c:	000006cd 	.word	0x000006cd
     a40:	00050003 	.word	0x00050003

00000a44 <serial_knx_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void serial_knx_init(void)
{
     a44:	b590      	push	{r4, r7, lr}
     a46:	b083      	sub	sp, #12
     a48:	af02      	add	r7, sp, #8
	serial_knx_CLOCK_init();
     a4a:	4b08      	ldr	r3, [pc, #32]	; (a6c <serial_knx_init+0x28>)
     a4c:	4798      	blx	r3
	usart_async_init(&serial_knx, SERCOM0, serial_knx_buffer, SERIAL_KNX_BUFFER_SIZE, (void *)NULL);
     a4e:	4a08      	ldr	r2, [pc, #32]	; (a70 <serial_knx_init+0x2c>)
     a50:	4908      	ldr	r1, [pc, #32]	; (a74 <serial_knx_init+0x30>)
     a52:	4809      	ldr	r0, [pc, #36]	; (a78 <serial_knx_init+0x34>)
     a54:	2300      	movs	r3, #0
     a56:	9300      	str	r3, [sp, #0]
     a58:	2310      	movs	r3, #16
     a5a:	4c08      	ldr	r4, [pc, #32]	; (a7c <serial_knx_init+0x38>)
     a5c:	47a0      	blx	r4
	serial_knx_PORT_init();
     a5e:	4b08      	ldr	r3, [pc, #32]	; (a80 <serial_knx_init+0x3c>)
     a60:	4798      	blx	r3
}
     a62:	46c0      	nop			; (mov r8, r8)
     a64:	46bd      	mov	sp, r7
     a66:	b001      	add	sp, #4
     a68:	bd90      	pop	{r4, r7, pc}
     a6a:	46c0      	nop			; (mov r8, r8)
     a6c:	000009f1 	.word	0x000009f1
     a70:	20000470 	.word	0x20000470
     a74:	42000800 	.word	0x42000800
     a78:	200006ec 	.word	0x200006ec
     a7c:	0000107d 	.word	0x0000107d
     a80:	00000a19 	.word	0x00000a19

00000a84 <serial_bsm_CLOCK_init>:
 * \brief USART Clock initialization function
 *
 * Enables register interface and peripheral clock
 */
void serial_bsm_CLOCK_init()
{
     a84:	b580      	push	{r7, lr}
     a86:	af00      	add	r7, sp, #0

	_pm_enable_bus_clock(PM_BUS_APBC, SERCOM3);
     a88:	4b05      	ldr	r3, [pc, #20]	; (aa0 <serial_bsm_CLOCK_init+0x1c>)
     a8a:	0019      	movs	r1, r3
     a8c:	2003      	movs	r0, #3
     a8e:	4b05      	ldr	r3, [pc, #20]	; (aa4 <serial_bsm_CLOCK_init+0x20>)
     a90:	4798      	blx	r3
	_gclk_enable_channel(SERCOM3_GCLK_ID_CORE, CONF_GCLK_SERCOM3_CORE_SRC);
     a92:	2103      	movs	r1, #3
     a94:	2017      	movs	r0, #23
     a96:	4b04      	ldr	r3, [pc, #16]	; (aa8 <serial_bsm_CLOCK_init+0x24>)
     a98:	4798      	blx	r3
}
     a9a:	46c0      	nop			; (mov r8, r8)
     a9c:	46bd      	mov	sp, r7
     a9e:	bd80      	pop	{r7, pc}
     aa0:	42001400 	.word	0x42001400
     aa4:	000008c5 	.word	0x000008c5
     aa8:	00000785 	.word	0x00000785

00000aac <serial_bsm_PORT_init>:
 * \brief USART pinmux initialization function
 *
 * Set each required pin to USART functionality
 */
void serial_bsm_PORT_init()
{
     aac:	b580      	push	{r7, lr}
     aae:	af00      	add	r7, sp, #0

	gpio_set_pin_function(PA22, PINMUX_PA22C_SERCOM3_PAD0);
     ab0:	4b06      	ldr	r3, [pc, #24]	; (acc <serial_bsm_PORT_init+0x20>)
     ab2:	0019      	movs	r1, r3
     ab4:	2016      	movs	r0, #22
     ab6:	4b06      	ldr	r3, [pc, #24]	; (ad0 <serial_bsm_PORT_init+0x24>)
     ab8:	4798      	blx	r3

	gpio_set_pin_function(PA23, PINMUX_PA23C_SERCOM3_PAD1);
     aba:	4b06      	ldr	r3, [pc, #24]	; (ad4 <serial_bsm_PORT_init+0x28>)
     abc:	0019      	movs	r1, r3
     abe:	2017      	movs	r0, #23
     ac0:	4b03      	ldr	r3, [pc, #12]	; (ad0 <serial_bsm_PORT_init+0x24>)
     ac2:	4798      	blx	r3
}
     ac4:	46c0      	nop			; (mov r8, r8)
     ac6:	46bd      	mov	sp, r7
     ac8:	bd80      	pop	{r7, pc}
     aca:	46c0      	nop			; (mov r8, r8)
     acc:	00160002 	.word	0x00160002
     ad0:	000006cd 	.word	0x000006cd
     ad4:	00170002 	.word	0x00170002

00000ad8 <serial_bsm_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void serial_bsm_init(void)
{
     ad8:	b590      	push	{r4, r7, lr}
     ada:	b083      	sub	sp, #12
     adc:	af02      	add	r7, sp, #8
	serial_bsm_CLOCK_init();
     ade:	4b08      	ldr	r3, [pc, #32]	; (b00 <serial_bsm_init+0x28>)
     ae0:	4798      	blx	r3
	usart_async_init(&serial_bsm, SERCOM3, serial_bsm_buffer, SERIAL_BSM_BUFFER_SIZE, (void *)NULL);
     ae2:	4a08      	ldr	r2, [pc, #32]	; (b04 <serial_bsm_init+0x2c>)
     ae4:	4908      	ldr	r1, [pc, #32]	; (b08 <serial_bsm_init+0x30>)
     ae6:	4809      	ldr	r0, [pc, #36]	; (b0c <serial_bsm_init+0x34>)
     ae8:	2300      	movs	r3, #0
     aea:	9300      	str	r3, [sp, #0]
     aec:	2310      	movs	r3, #16
     aee:	4c08      	ldr	r4, [pc, #32]	; (b10 <serial_bsm_init+0x38>)
     af0:	47a0      	blx	r4
	serial_bsm_PORT_init();
     af2:	4b08      	ldr	r3, [pc, #32]	; (b14 <serial_bsm_init+0x3c>)
     af4:	4798      	blx	r3
}
     af6:	46c0      	nop			; (mov r8, r8)
     af8:	46bd      	mov	sp, r7
     afa:	b001      	add	sp, #4
     afc:	bd90      	pop	{r4, r7, pc}
     afe:	46c0      	nop			; (mov r8, r8)
     b00:	00000a85 	.word	0x00000a85
     b04:	20000480 	.word	0x20000480
     b08:	42001400 	.word	0x42001400
     b0c:	2000069c 	.word	0x2000069c
     b10:	0000107d 	.word	0x0000107d
     b14:	00000aad 	.word	0x00000aad

00000b18 <TIMER_init>:
 * \brief Timer initialization function
 *
 * Enables Timer peripheral, clocks and initializes Timer driver
 */
static void TIMER_init(void)
{
     b18:	b580      	push	{r7, lr}
     b1a:	af00      	add	r7, sp, #0
	_pm_enable_bus_clock(PM_BUS_APBA, RTC);
     b1c:	4b09      	ldr	r3, [pc, #36]	; (b44 <TIMER_init+0x2c>)
     b1e:	0019      	movs	r1, r3
     b20:	2001      	movs	r0, #1
     b22:	4b09      	ldr	r3, [pc, #36]	; (b48 <TIMER_init+0x30>)
     b24:	4798      	blx	r3
	_gclk_enable_channel(RTC_GCLK_ID, CONF_GCLK_RTC_SRC);
     b26:	2100      	movs	r1, #0
     b28:	2004      	movs	r0, #4
     b2a:	4b08      	ldr	r3, [pc, #32]	; (b4c <TIMER_init+0x34>)
     b2c:	4798      	blx	r3
	timer_init(&TIMER, RTC, _rtc_get_timer());
     b2e:	4b08      	ldr	r3, [pc, #32]	; (b50 <TIMER_init+0x38>)
     b30:	4798      	blx	r3
     b32:	0002      	movs	r2, r0
     b34:	4903      	ldr	r1, [pc, #12]	; (b44 <TIMER_init+0x2c>)
     b36:	4b07      	ldr	r3, [pc, #28]	; (b54 <TIMER_init+0x3c>)
     b38:	0018      	movs	r0, r3
     b3a:	4b07      	ldr	r3, [pc, #28]	; (b58 <TIMER_init+0x40>)
     b3c:	4798      	blx	r3
}
     b3e:	46c0      	nop			; (mov r8, r8)
     b40:	46bd      	mov	sp, r7
     b42:	bd80      	pop	{r7, pc}
     b44:	40001400 	.word	0x40001400
     b48:	000008c5 	.word	0x000008c5
     b4c:	00000785 	.word	0x00000785
     b50:	00001fb1 	.word	0x00001fb1
     b54:	20000664 	.word	0x20000664
     b58:	00000d45 	.word	0x00000d45

00000b5c <system_init>:

void system_init(void)
{
     b5c:	b580      	push	{r7, lr}
     b5e:	af00      	add	r7, sp, #0
	init_mcu();
     b60:	4b0d      	ldr	r3, [pc, #52]	; (b98 <system_init+0x3c>)
     b62:	4798      	blx	r3

	// GPIO on PB30

	gpio_set_pin_level(myLed,
     b64:	2100      	movs	r1, #0
     b66:	203e      	movs	r0, #62	; 0x3e
     b68:	4b0c      	ldr	r3, [pc, #48]	; (b9c <system_init+0x40>)
     b6a:	4798      	blx	r3
	                   // <false"> Low
	                   // <true"> High
	                   false);

	// Set pin direction to output
	gpio_set_pin_direction(myLed, GPIO_DIRECTION_OUT);
     b6c:	2102      	movs	r1, #2
     b6e:	203e      	movs	r0, #62	; 0x3e
     b70:	4b0b      	ldr	r3, [pc, #44]	; (ba0 <system_init+0x44>)
     b72:	4798      	blx	r3

	gpio_set_pin_function(myLed, GPIO_PIN_FUNCTION_OFF);
     b74:	2301      	movs	r3, #1
     b76:	425b      	negs	r3, r3
     b78:	0019      	movs	r1, r3
     b7a:	203e      	movs	r0, #62	; 0x3e
     b7c:	4b09      	ldr	r3, [pc, #36]	; (ba4 <system_init+0x48>)
     b7e:	4798      	blx	r3

	FLASH_init();
     b80:	4b09      	ldr	r3, [pc, #36]	; (ba8 <system_init+0x4c>)
     b82:	4798      	blx	r3

	serial_knx_init();
     b84:	4b09      	ldr	r3, [pc, #36]	; (bac <system_init+0x50>)
     b86:	4798      	blx	r3
	serial_bsm_init();
     b88:	4b09      	ldr	r3, [pc, #36]	; (bb0 <system_init+0x54>)
     b8a:	4798      	blx	r3

	TIMER_init();
     b8c:	4b09      	ldr	r3, [pc, #36]	; (bb4 <system_init+0x58>)
     b8e:	4798      	blx	r3
}
     b90:	46c0      	nop			; (mov r8, r8)
     b92:	46bd      	mov	sp, r7
     b94:	bd80      	pop	{r7, pc}
     b96:	46c0      	nop			; (mov r8, r8)
     b98:	00000771 	.word	0x00000771
     b9c:	00000731 	.word	0x00000731
     ba0:	000006f1 	.word	0x000006f1
     ba4:	000006cd 	.word	0x000006cd
     ba8:	000009c5 	.word	0x000009c5
     bac:	00000a45 	.word	0x00000a45
     bb0:	00000ad9 	.word	0x00000ad9
     bb4:	00000b19 	.word	0x00000b19

00000bb8 <atomic_enter_critical>:

/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
     bb8:	b580      	push	{r7, lr}
     bba:	b084      	sub	sp, #16
     bbc:	af00      	add	r7, sp, #0
     bbe:	6078      	str	r0, [r7, #4]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     bc0:	f3ef 8310 	mrs	r3, PRIMASK
     bc4:	60fb      	str	r3, [r7, #12]
  return(result);
     bc6:	68fa      	ldr	r2, [r7, #12]
	*atomic = __get_PRIMASK();
     bc8:	687b      	ldr	r3, [r7, #4]
     bca:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
     bcc:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
     bce:	f3bf 8f5f 	dmb	sy
	__disable_irq();
	__DMB();
}
     bd2:	46c0      	nop			; (mov r8, r8)
     bd4:	46bd      	mov	sp, r7
     bd6:	b004      	add	sp, #16
     bd8:	bd80      	pop	{r7, pc}

00000bda <atomic_leave_critical>:

/**
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
     bda:	b580      	push	{r7, lr}
     bdc:	b084      	sub	sp, #16
     bde:	af00      	add	r7, sp, #0
     be0:	6078      	str	r0, [r7, #4]
     be2:	f3bf 8f5f 	dmb	sy
	__DMB();
	__set_PRIMASK(*atomic);
     be6:	687b      	ldr	r3, [r7, #4]
     be8:	681b      	ldr	r3, [r3, #0]
     bea:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
     bec:	68fb      	ldr	r3, [r7, #12]
     bee:	f383 8810 	msr	PRIMASK, r3
}
     bf2:	46c0      	nop			; (mov r8, r8)
     bf4:	46bd      	mov	sp, r7
     bf6:	b004      	add	sp, #16
     bf8:	bd80      	pop	{r7, pc}
	...

00000bfc <flash_init>:

/**
 * \brief Initialize the FLASH HAL instance and hardware for callback mode.
 */
int32_t flash_init(struct flash_descriptor *flash, void *const hw)
{
     bfc:	b580      	push	{r7, lr}
     bfe:	b084      	sub	sp, #16
     c00:	af00      	add	r7, sp, #0
     c02:	6078      	str	r0, [r7, #4]
     c04:	6039      	str	r1, [r7, #0]
	int32_t rc;

	ASSERT(flash && hw);
     c06:	687b      	ldr	r3, [r7, #4]
     c08:	2b00      	cmp	r3, #0
     c0a:	d004      	beq.n	c16 <flash_init+0x1a>
     c0c:	683b      	ldr	r3, [r7, #0]
     c0e:	2b00      	cmp	r3, #0
     c10:	d001      	beq.n	c16 <flash_init+0x1a>
     c12:	2301      	movs	r3, #1
     c14:	e000      	b.n	c18 <flash_init+0x1c>
     c16:	2300      	movs	r3, #0
     c18:	1c1a      	adds	r2, r3, #0
     c1a:	2301      	movs	r3, #1
     c1c:	4013      	ands	r3, r2
     c1e:	b2db      	uxtb	r3, r3
     c20:	490e      	ldr	r1, [pc, #56]	; (c5c <flash_init+0x60>)
     c22:	2238      	movs	r2, #56	; 0x38
     c24:	0018      	movs	r0, r3
     c26:	4b0e      	ldr	r3, [pc, #56]	; (c60 <flash_init+0x64>)
     c28:	4798      	blx	r3

	rc = _flash_init(&flash->dev, hw);
     c2a:	687b      	ldr	r3, [r7, #4]
     c2c:	683a      	ldr	r2, [r7, #0]
     c2e:	0011      	movs	r1, r2
     c30:	0018      	movs	r0, r3
     c32:	4b0c      	ldr	r3, [pc, #48]	; (c64 <flash_init+0x68>)
     c34:	4798      	blx	r3
     c36:	0003      	movs	r3, r0
     c38:	60fb      	str	r3, [r7, #12]
	if (rc) {
     c3a:	68fb      	ldr	r3, [r7, #12]
     c3c:	2b00      	cmp	r3, #0
     c3e:	d001      	beq.n	c44 <flash_init+0x48>
		return rc;
     c40:	68fb      	ldr	r3, [r7, #12]
     c42:	e006      	b.n	c52 <flash_init+0x56>
	}

	flash->dev.flash_cb.ready_cb = flash_ready;
     c44:	687b      	ldr	r3, [r7, #4]
     c46:	4a08      	ldr	r2, [pc, #32]	; (c68 <flash_init+0x6c>)
     c48:	601a      	str	r2, [r3, #0]
	flash->dev.flash_cb.error_cb = flash_error;
     c4a:	687b      	ldr	r3, [r7, #4]
     c4c:	4a07      	ldr	r2, [pc, #28]	; (c6c <flash_init+0x70>)
     c4e:	605a      	str	r2, [r3, #4]

	return ERR_NONE;
     c50:	2300      	movs	r3, #0
}
     c52:	0018      	movs	r0, r3
     c54:	46bd      	mov	sp, r7
     c56:	b004      	add	sp, #16
     c58:	bd80      	pop	{r7, pc}
     c5a:	46c0      	nop			; (mov r8, r8)
     c5c:	000043b0 	.word	0x000043b0
     c60:	000014f7 	.word	0x000014f7
     c64:	00001a1d 	.word	0x00001a1d
     c68:	00000c71 	.word	0x00000c71
     c6c:	00000c97 	.word	0x00000c97

00000c70 <flash_ready>:
 * \internal Ready for a new flash command
 *
 * \param[in] device The pointer to flash device structure
 */
static void flash_ready(struct _flash_device *device)
{
     c70:	b580      	push	{r7, lr}
     c72:	b084      	sub	sp, #16
     c74:	af00      	add	r7, sp, #0
     c76:	6078      	str	r0, [r7, #4]
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
     c78:	687b      	ldr	r3, [r7, #4]
     c7a:	60fb      	str	r3, [r7, #12]
	if (descr->callbacks.cb_ready) {
     c7c:	68fb      	ldr	r3, [r7, #12]
     c7e:	695b      	ldr	r3, [r3, #20]
     c80:	2b00      	cmp	r3, #0
     c82:	d004      	beq.n	c8e <flash_ready+0x1e>
		descr->callbacks.cb_ready(descr);
     c84:	68fb      	ldr	r3, [r7, #12]
     c86:	695b      	ldr	r3, [r3, #20]
     c88:	68fa      	ldr	r2, [r7, #12]
     c8a:	0010      	movs	r0, r2
     c8c:	4798      	blx	r3
	}
}
     c8e:	46c0      	nop			; (mov r8, r8)
     c90:	46bd      	mov	sp, r7
     c92:	b004      	add	sp, #16
     c94:	bd80      	pop	{r7, pc}

00000c96 <flash_error>:
 * \internal Error occurs in flash command
 *
 * \param[in] device The pointer to flash device structure
 */
static void flash_error(struct _flash_device *device)
{
     c96:	b580      	push	{r7, lr}
     c98:	b084      	sub	sp, #16
     c9a:	af00      	add	r7, sp, #0
     c9c:	6078      	str	r0, [r7, #4]
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
     c9e:	687b      	ldr	r3, [r7, #4]
     ca0:	60fb      	str	r3, [r7, #12]
	if (descr->callbacks.cb_error) {
     ca2:	68fb      	ldr	r3, [r7, #12]
     ca4:	699b      	ldr	r3, [r3, #24]
     ca6:	2b00      	cmp	r3, #0
     ca8:	d004      	beq.n	cb4 <flash_error+0x1e>
		descr->callbacks.cb_error(descr);
     caa:	68fb      	ldr	r3, [r7, #12]
     cac:	699b      	ldr	r3, [r3, #24]
     cae:	68fa      	ldr	r2, [r7, #12]
     cb0:	0010      	movs	r0, r2
     cb2:	4798      	blx	r3
	}
}
     cb4:	46c0      	nop			; (mov r8, r8)
     cb6:	46bd      	mov	sp, r7
     cb8:	b004      	add	sp, #16
     cba:	bd80      	pop	{r7, pc}

00000cbc <io_read>:

/**
 * \brief I/O read interface
 */
int32_t io_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
     cbc:	b580      	push	{r7, lr}
     cbe:	b084      	sub	sp, #16
     cc0:	af00      	add	r7, sp, #0
     cc2:	60f8      	str	r0, [r7, #12]
     cc4:	60b9      	str	r1, [r7, #8]
     cc6:	1dbb      	adds	r3, r7, #6
     cc8:	801a      	strh	r2, [r3, #0]
	ASSERT(io_descr && buf);
     cca:	68fb      	ldr	r3, [r7, #12]
     ccc:	2b00      	cmp	r3, #0
     cce:	d004      	beq.n	cda <io_read+0x1e>
     cd0:	68bb      	ldr	r3, [r7, #8]
     cd2:	2b00      	cmp	r3, #0
     cd4:	d001      	beq.n	cda <io_read+0x1e>
     cd6:	2301      	movs	r3, #1
     cd8:	e000      	b.n	cdc <io_read+0x20>
     cda:	2300      	movs	r3, #0
     cdc:	1c1a      	adds	r2, r3, #0
     cde:	2301      	movs	r3, #1
     ce0:	4013      	ands	r3, r2
     ce2:	b2db      	uxtb	r3, r3
     ce4:	4908      	ldr	r1, [pc, #32]	; (d08 <io_read+0x4c>)
     ce6:	223d      	movs	r2, #61	; 0x3d
     ce8:	0018      	movs	r0, r3
     cea:	4b08      	ldr	r3, [pc, #32]	; (d0c <io_read+0x50>)
     cec:	4798      	blx	r3
	return io_descr->read(io_descr, buf, length);
     cee:	68fb      	ldr	r3, [r7, #12]
     cf0:	685b      	ldr	r3, [r3, #4]
     cf2:	1dba      	adds	r2, r7, #6
     cf4:	8812      	ldrh	r2, [r2, #0]
     cf6:	68b9      	ldr	r1, [r7, #8]
     cf8:	68f8      	ldr	r0, [r7, #12]
     cfa:	4798      	blx	r3
     cfc:	0003      	movs	r3, r0
}
     cfe:	0018      	movs	r0, r3
     d00:	46bd      	mov	sp, r7
     d02:	b004      	add	sp, #16
     d04:	bd80      	pop	{r7, pc}
     d06:	46c0      	nop			; (mov r8, r8)
     d08:	000043c8 	.word	0x000043c8
     d0c:	000014f7 	.word	0x000014f7

00000d10 <list_get_head>:
 *
 * \return A pointer to the head of the given list or NULL if the list is
 * empty
 */
static inline void *list_get_head(const struct list_descriptor *const list)
{
     d10:	b580      	push	{r7, lr}
     d12:	b082      	sub	sp, #8
     d14:	af00      	add	r7, sp, #0
     d16:	6078      	str	r0, [r7, #4]
	return (void *)list->head;
     d18:	687b      	ldr	r3, [r7, #4]
     d1a:	681b      	ldr	r3, [r3, #0]
}
     d1c:	0018      	movs	r0, r3
     d1e:	46bd      	mov	sp, r7
     d20:	b002      	add	sp, #8
     d22:	bd80      	pop	{r7, pc}

00000d24 <list_get_next_element>:
 *
 * \return A pointer to the next list element or NULL if there is not next
 * element
 */
static inline void *list_get_next_element(const void *const element)
{
     d24:	b580      	push	{r7, lr}
     d26:	b082      	sub	sp, #8
     d28:	af00      	add	r7, sp, #0
     d2a:	6078      	str	r0, [r7, #4]
	return element ? ((struct list_element *)element)->next : NULL;
     d2c:	687b      	ldr	r3, [r7, #4]
     d2e:	2b00      	cmp	r3, #0
     d30:	d002      	beq.n	d38 <list_get_next_element+0x14>
     d32:	687b      	ldr	r3, [r7, #4]
     d34:	681b      	ldr	r3, [r3, #0]
     d36:	e000      	b.n	d3a <list_get_next_element+0x16>
     d38:	2300      	movs	r3, #0
}
     d3a:	0018      	movs	r0, r3
     d3c:	46bd      	mov	sp, r7
     d3e:	b002      	add	sp, #8
     d40:	bd80      	pop	{r7, pc}
	...

00000d44 <timer_init>:

/**
 * \brief Initialize timer
 */
int32_t timer_init(struct timer_descriptor *const descr, void *const hw, struct _timer_hpl_interface *const func)
{
     d44:	b580      	push	{r7, lr}
     d46:	b084      	sub	sp, #16
     d48:	af00      	add	r7, sp, #0
     d4a:	60f8      	str	r0, [r7, #12]
     d4c:	60b9      	str	r1, [r7, #8]
     d4e:	607a      	str	r2, [r7, #4]
	ASSERT(descr && hw);
     d50:	68fb      	ldr	r3, [r7, #12]
     d52:	2b00      	cmp	r3, #0
     d54:	d004      	beq.n	d60 <timer_init+0x1c>
     d56:	68bb      	ldr	r3, [r7, #8]
     d58:	2b00      	cmp	r3, #0
     d5a:	d001      	beq.n	d60 <timer_init+0x1c>
     d5c:	2301      	movs	r3, #1
     d5e:	e000      	b.n	d62 <timer_init+0x1e>
     d60:	2300      	movs	r3, #0
     d62:	1c1a      	adds	r2, r3, #0
     d64:	2301      	movs	r3, #1
     d66:	4013      	ands	r3, r2
     d68:	b2db      	uxtb	r3, r3
     d6a:	490b      	ldr	r1, [pc, #44]	; (d98 <timer_init+0x54>)
     d6c:	223b      	movs	r2, #59	; 0x3b
     d6e:	0018      	movs	r0, r3
     d70:	4b0a      	ldr	r3, [pc, #40]	; (d9c <timer_init+0x58>)
     d72:	4798      	blx	r3
	_timer_init(&descr->device, hw);
     d74:	68fb      	ldr	r3, [r7, #12]
     d76:	68ba      	ldr	r2, [r7, #8]
     d78:	0011      	movs	r1, r2
     d7a:	0018      	movs	r0, r3
     d7c:	4b08      	ldr	r3, [pc, #32]	; (da0 <timer_init+0x5c>)
     d7e:	4798      	blx	r3
	descr->time                           = 0;
     d80:	68fb      	ldr	r3, [r7, #12]
     d82:	2200      	movs	r2, #0
     d84:	611a      	str	r2, [r3, #16]
	descr->device.timer_cb.period_expired = timer_process_counted;
     d86:	68fb      	ldr	r3, [r7, #12]
     d88:	4a06      	ldr	r2, [pc, #24]	; (da4 <timer_init+0x60>)
     d8a:	601a      	str	r2, [r3, #0]

	return ERR_NONE;
     d8c:	2300      	movs	r3, #0
}
     d8e:	0018      	movs	r0, r3
     d90:	46bd      	mov	sp, r7
     d92:	b004      	add	sp, #16
     d94:	bd80      	pop	{r7, pc}
     d96:	46c0      	nop			; (mov r8, r8)
     d98:	000043dc 	.word	0x000043dc
     d9c:	000014f7 	.word	0x000014f7
     da0:	00001e05 	.word	0x00001e05
     da4:	00000fb9 	.word	0x00000fb9

00000da8 <timer_start>:

/**
 * \brief Start timer
 */
int32_t timer_start(struct timer_descriptor *const descr)
{
     da8:	b580      	push	{r7, lr}
     daa:	b082      	sub	sp, #8
     dac:	af00      	add	r7, sp, #0
     dae:	6078      	str	r0, [r7, #4]
	ASSERT(descr);
     db0:	687b      	ldr	r3, [r7, #4]
     db2:	1e5a      	subs	r2, r3, #1
     db4:	4193      	sbcs	r3, r2
     db6:	b2db      	uxtb	r3, r3
     db8:	490b      	ldr	r1, [pc, #44]	; (de8 <timer_start+0x40>)
     dba:	2253      	movs	r2, #83	; 0x53
     dbc:	0018      	movs	r0, r3
     dbe:	4b0b      	ldr	r3, [pc, #44]	; (dec <timer_start+0x44>)
     dc0:	4798      	blx	r3
	if (_timer_is_started(&descr->device)) {
     dc2:	687b      	ldr	r3, [r7, #4]
     dc4:	0018      	movs	r0, r3
     dc6:	4b0a      	ldr	r3, [pc, #40]	; (df0 <timer_start+0x48>)
     dc8:	4798      	blx	r3
     dca:	1e03      	subs	r3, r0, #0
     dcc:	d002      	beq.n	dd4 <timer_start+0x2c>
		return ERR_DENIED;
     dce:	2311      	movs	r3, #17
     dd0:	425b      	negs	r3, r3
     dd2:	e004      	b.n	dde <timer_start+0x36>
	}
	_timer_start(&descr->device);
     dd4:	687b      	ldr	r3, [r7, #4]
     dd6:	0018      	movs	r0, r3
     dd8:	4b06      	ldr	r3, [pc, #24]	; (df4 <timer_start+0x4c>)
     dda:	4798      	blx	r3

	return ERR_NONE;
     ddc:	2300      	movs	r3, #0
}
     dde:	0018      	movs	r0, r3
     de0:	46bd      	mov	sp, r7
     de2:	b002      	add	sp, #8
     de4:	bd80      	pop	{r7, pc}
     de6:	46c0      	nop			; (mov r8, r8)
     de8:	000043dc 	.word	0x000043dc
     dec:	000014f7 	.word	0x000014f7
     df0:	00001f2d 	.word	0x00001f2d
     df4:	00001eb9 	.word	0x00001eb9

00000df8 <timer_add_task>:

/**
 * \brief Add timer task
 */
int32_t timer_add_task(struct timer_descriptor *const descr, struct timer_task *const task)
{
     df8:	b580      	push	{r7, lr}
     dfa:	b084      	sub	sp, #16
     dfc:	af00      	add	r7, sp, #0
     dfe:	6078      	str	r0, [r7, #4]
     e00:	6039      	str	r1, [r7, #0]
	ASSERT(descr && task);
     e02:	687b      	ldr	r3, [r7, #4]
     e04:	2b00      	cmp	r3, #0
     e06:	d004      	beq.n	e12 <timer_add_task+0x1a>
     e08:	683b      	ldr	r3, [r7, #0]
     e0a:	2b00      	cmp	r3, #0
     e0c:	d001      	beq.n	e12 <timer_add_task+0x1a>
     e0e:	2301      	movs	r3, #1
     e10:	e000      	b.n	e14 <timer_add_task+0x1c>
     e12:	2300      	movs	r3, #0
     e14:	1c1a      	adds	r2, r3, #0
     e16:	2301      	movs	r3, #1
     e18:	4013      	ands	r3, r2
     e1a:	b2db      	uxtb	r3, r3
     e1c:	492e      	ldr	r1, [pc, #184]	; (ed8 <timer_add_task+0xe0>)
     e1e:	227a      	movs	r2, #122	; 0x7a
     e20:	0018      	movs	r0, r3
     e22:	4b2e      	ldr	r3, [pc, #184]	; (edc <timer_add_task+0xe4>)
     e24:	4798      	blx	r3

	descr->flags |= TIMER_FLAG_QUEUE_IS_TAKEN;
     e26:	687b      	ldr	r3, [r7, #4]
     e28:	7e1b      	ldrb	r3, [r3, #24]
     e2a:	b2db      	uxtb	r3, r3
     e2c:	2201      	movs	r2, #1
     e2e:	4313      	orrs	r3, r2
     e30:	b2da      	uxtb	r2, r3
     e32:	687b      	ldr	r3, [r7, #4]
     e34:	761a      	strb	r2, [r3, #24]
	if (is_list_element(&descr->tasks, task)) {
     e36:	687b      	ldr	r3, [r7, #4]
     e38:	3314      	adds	r3, #20
     e3a:	683a      	ldr	r2, [r7, #0]
     e3c:	0011      	movs	r1, r2
     e3e:	0018      	movs	r0, r3
     e40:	4b27      	ldr	r3, [pc, #156]	; (ee0 <timer_add_task+0xe8>)
     e42:	4798      	blx	r3
     e44:	1e03      	subs	r3, r0, #0
     e46:	d010      	beq.n	e6a <timer_add_task+0x72>
		descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
     e48:	687b      	ldr	r3, [r7, #4]
     e4a:	7e1b      	ldrb	r3, [r3, #24]
     e4c:	b2db      	uxtb	r3, r3
     e4e:	2201      	movs	r2, #1
     e50:	4393      	bics	r3, r2
     e52:	b2da      	uxtb	r2, r3
     e54:	687b      	ldr	r3, [r7, #4]
     e56:	761a      	strb	r2, [r3, #24]
		ASSERT(false);
     e58:	4b1f      	ldr	r3, [pc, #124]	; (ed8 <timer_add_task+0xe0>)
     e5a:	227f      	movs	r2, #127	; 0x7f
     e5c:	0019      	movs	r1, r3
     e5e:	2000      	movs	r0, #0
     e60:	4b1e      	ldr	r3, [pc, #120]	; (edc <timer_add_task+0xe4>)
     e62:	4798      	blx	r3
		return ERR_ALREADY_INITIALIZED;
     e64:	2312      	movs	r3, #18
     e66:	425b      	negs	r3, r3
     e68:	e032      	b.n	ed0 <timer_add_task+0xd8>
	}
	task->time_label = descr->time;
     e6a:	687b      	ldr	r3, [r7, #4]
     e6c:	691a      	ldr	r2, [r3, #16]
     e6e:	683b      	ldr	r3, [r7, #0]
     e70:	605a      	str	r2, [r3, #4]
	timer_add_timer_task(&descr->tasks, task, descr->time);
     e72:	687b      	ldr	r3, [r7, #4]
     e74:	3314      	adds	r3, #20
     e76:	0018      	movs	r0, r3
     e78:	687b      	ldr	r3, [r7, #4]
     e7a:	691a      	ldr	r2, [r3, #16]
     e7c:	683b      	ldr	r3, [r7, #0]
     e7e:	0019      	movs	r1, r3
     e80:	4b18      	ldr	r3, [pc, #96]	; (ee4 <timer_add_task+0xec>)
     e82:	4798      	blx	r3

	descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
     e84:	687b      	ldr	r3, [r7, #4]
     e86:	7e1b      	ldrb	r3, [r3, #24]
     e88:	b2db      	uxtb	r3, r3
     e8a:	2201      	movs	r2, #1
     e8c:	4393      	bics	r3, r2
     e8e:	b2da      	uxtb	r2, r3
     e90:	687b      	ldr	r3, [r7, #4]
     e92:	761a      	strb	r2, [r3, #24]
	if (descr->flags & TIMER_FLAG_INTERRUPT_TRIGERRED) {
     e94:	687b      	ldr	r3, [r7, #4]
     e96:	7e1b      	ldrb	r3, [r3, #24]
     e98:	b2db      	uxtb	r3, r3
     e9a:	001a      	movs	r2, r3
     e9c:	2302      	movs	r3, #2
     e9e:	4013      	ands	r3, r2
     ea0:	d015      	beq.n	ece <timer_add_task+0xd6>
		CRITICAL_SECTION_ENTER()
     ea2:	230c      	movs	r3, #12
     ea4:	18fb      	adds	r3, r7, r3
     ea6:	0018      	movs	r0, r3
     ea8:	4b0f      	ldr	r3, [pc, #60]	; (ee8 <timer_add_task+0xf0>)
     eaa:	4798      	blx	r3
		descr->flags &= ~TIMER_FLAG_INTERRUPT_TRIGERRED;
     eac:	687b      	ldr	r3, [r7, #4]
     eae:	7e1b      	ldrb	r3, [r3, #24]
     eb0:	b2db      	uxtb	r3, r3
     eb2:	2202      	movs	r2, #2
     eb4:	4393      	bics	r3, r2
     eb6:	b2da      	uxtb	r2, r3
     eb8:	687b      	ldr	r3, [r7, #4]
     eba:	761a      	strb	r2, [r3, #24]
		_timer_set_irq(&descr->device);
     ebc:	687b      	ldr	r3, [r7, #4]
     ebe:	0018      	movs	r0, r3
     ec0:	4b0a      	ldr	r3, [pc, #40]	; (eec <timer_add_task+0xf4>)
     ec2:	4798      	blx	r3
		CRITICAL_SECTION_LEAVE()
     ec4:	230c      	movs	r3, #12
     ec6:	18fb      	adds	r3, r7, r3
     ec8:	0018      	movs	r0, r3
     eca:	4b09      	ldr	r3, [pc, #36]	; (ef0 <timer_add_task+0xf8>)
     ecc:	4798      	blx	r3
	}

	return ERR_NONE;
     ece:	2300      	movs	r3, #0
}
     ed0:	0018      	movs	r0, r3
     ed2:	46bd      	mov	sp, r7
     ed4:	b004      	add	sp, #16
     ed6:	bd80      	pop	{r7, pc}
     ed8:	000043dc 	.word	0x000043dc
     edc:	000014f7 	.word	0x000014f7
     ee0:	00001523 	.word	0x00001523
     ee4:	00000ef5 	.word	0x00000ef5
     ee8:	00000bb9 	.word	0x00000bb9
     eec:	00001f4d 	.word	0x00001f4d
     ef0:	00000bdb 	.word	0x00000bdb

00000ef4 <timer_add_timer_task>:
 * \param[in] head The pointer to the head of timer task list
 * \param[in] task The pointer to task to add
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list, struct timer_task *const new_task, const uint32_t time)
{
     ef4:	b580      	push	{r7, lr}
     ef6:	b088      	sub	sp, #32
     ef8:	af00      	add	r7, sp, #0
     efa:	60f8      	str	r0, [r7, #12]
     efc:	60b9      	str	r1, [r7, #8]
     efe:	607a      	str	r2, [r7, #4]
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);
     f00:	2300      	movs	r3, #0
     f02:	61bb      	str	r3, [r7, #24]
     f04:	68fb      	ldr	r3, [r7, #12]
     f06:	0018      	movs	r0, r3
     f08:	4b27      	ldr	r3, [pc, #156]	; (fa8 <timer_add_timer_task+0xb4>)
     f0a:	4798      	blx	r3
     f0c:	0003      	movs	r3, r0
     f0e:	613b      	str	r3, [r7, #16]

	if (!head) {
     f10:	693b      	ldr	r3, [r7, #16]
     f12:	2b00      	cmp	r3, #0
     f14:	d106      	bne.n	f24 <timer_add_timer_task+0x30>
		list_insert_as_head(list, new_task);
     f16:	68ba      	ldr	r2, [r7, #8]
     f18:	68fb      	ldr	r3, [r7, #12]
     f1a:	0011      	movs	r1, r2
     f1c:	0018      	movs	r0, r3
     f1e:	4b23      	ldr	r3, [pc, #140]	; (fac <timer_add_timer_task+0xb8>)
     f20:	4798      	blx	r3
		return;
     f22:	e03d      	b.n	fa0 <timer_add_timer_task+0xac>
	}

	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
     f24:	693b      	ldr	r3, [r7, #16]
     f26:	61fb      	str	r3, [r7, #28]
     f28:	e024      	b.n	f74 <timer_add_timer_task+0x80>
		uint32_t time_left;

		if (it->time_label <= time) {
     f2a:	69fb      	ldr	r3, [r7, #28]
     f2c:	685a      	ldr	r2, [r3, #4]
     f2e:	687b      	ldr	r3, [r7, #4]
     f30:	429a      	cmp	r2, r3
     f32:	d808      	bhi.n	f46 <timer_add_timer_task+0x52>
			time_left = it->interval - (time - it->time_label);
     f34:	69fb      	ldr	r3, [r7, #28]
     f36:	689a      	ldr	r2, [r3, #8]
     f38:	69fb      	ldr	r3, [r7, #28]
     f3a:	6859      	ldr	r1, [r3, #4]
     f3c:	687b      	ldr	r3, [r7, #4]
     f3e:	1acb      	subs	r3, r1, r3
     f40:	18d3      	adds	r3, r2, r3
     f42:	617b      	str	r3, [r7, #20]
     f44:	e009      	b.n	f5a <timer_add_timer_task+0x66>
		} else {
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
     f46:	69fb      	ldr	r3, [r7, #28]
     f48:	689a      	ldr	r2, [r3, #8]
     f4a:	69fb      	ldr	r3, [r7, #28]
     f4c:	685b      	ldr	r3, [r3, #4]
     f4e:	18d2      	adds	r2, r2, r3
     f50:	687b      	ldr	r3, [r7, #4]
     f52:	425b      	negs	r3, r3
     f54:	18d3      	adds	r3, r2, r3
     f56:	3301      	adds	r3, #1
     f58:	617b      	str	r3, [r7, #20]
		}
		if (time_left >= new_task->interval)
     f5a:	68bb      	ldr	r3, [r7, #8]
     f5c:	689a      	ldr	r2, [r3, #8]
     f5e:	697b      	ldr	r3, [r7, #20]
     f60:	429a      	cmp	r2, r3
     f62:	d90b      	bls.n	f7c <timer_add_timer_task+0x88>
			break;
		prev = it;
     f64:	69fb      	ldr	r3, [r7, #28]
     f66:	61bb      	str	r3, [r7, #24]
	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
     f68:	69fb      	ldr	r3, [r7, #28]
     f6a:	0018      	movs	r0, r3
     f6c:	4b10      	ldr	r3, [pc, #64]	; (fb0 <timer_add_timer_task+0xbc>)
     f6e:	4798      	blx	r3
     f70:	0003      	movs	r3, r0
     f72:	61fb      	str	r3, [r7, #28]
     f74:	69fb      	ldr	r3, [r7, #28]
     f76:	2b00      	cmp	r3, #0
     f78:	d1d7      	bne.n	f2a <timer_add_timer_task+0x36>
     f7a:	e000      	b.n	f7e <timer_add_timer_task+0x8a>
			break;
     f7c:	46c0      	nop			; (mov r8, r8)
	}

	if (it == head) {
     f7e:	69fa      	ldr	r2, [r7, #28]
     f80:	693b      	ldr	r3, [r7, #16]
     f82:	429a      	cmp	r2, r3
     f84:	d106      	bne.n	f94 <timer_add_timer_task+0xa0>
		list_insert_as_head(list, new_task);
     f86:	68ba      	ldr	r2, [r7, #8]
     f88:	68fb      	ldr	r3, [r7, #12]
     f8a:	0011      	movs	r1, r2
     f8c:	0018      	movs	r0, r3
     f8e:	4b07      	ldr	r3, [pc, #28]	; (fac <timer_add_timer_task+0xb8>)
     f90:	4798      	blx	r3
     f92:	e005      	b.n	fa0 <timer_add_timer_task+0xac>
	} else {
		list_insert_after(prev, new_task);
     f94:	68ba      	ldr	r2, [r7, #8]
     f96:	69bb      	ldr	r3, [r7, #24]
     f98:	0011      	movs	r1, r2
     f9a:	0018      	movs	r0, r3
     f9c:	4b05      	ldr	r3, [pc, #20]	; (fb4 <timer_add_timer_task+0xc0>)
     f9e:	4798      	blx	r3
	}
}
     fa0:	46bd      	mov	sp, r7
     fa2:	b008      	add	sp, #32
     fa4:	bd80      	pop	{r7, pc}
     fa6:	46c0      	nop			; (mov r8, r8)
     fa8:	00000d11 	.word	0x00000d11
     fac:	00001559 	.word	0x00001559
     fb0:	00000d25 	.word	0x00000d25
     fb4:	000015b1 	.word	0x000015b1

00000fb8 <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
     fb8:	b580      	push	{r7, lr}
     fba:	b086      	sub	sp, #24
     fbc:	af00      	add	r7, sp, #0
     fbe:	6078      	str	r0, [r7, #4]
	struct timer_descriptor *timer = CONTAINER_OF(device, struct timer_descriptor, device);
     fc0:	687b      	ldr	r3, [r7, #4]
     fc2:	613b      	str	r3, [r7, #16]
	struct timer_task *      it    = (struct timer_task *)list_get_head(&timer->tasks);
     fc4:	693b      	ldr	r3, [r7, #16]
     fc6:	3314      	adds	r3, #20
     fc8:	0018      	movs	r0, r3
     fca:	4b29      	ldr	r3, [pc, #164]	; (1070 <timer_process_counted+0xb8>)
     fcc:	4798      	blx	r3
     fce:	0003      	movs	r3, r0
     fd0:	617b      	str	r3, [r7, #20]
	uint32_t                 time  = ++timer->time;
     fd2:	693b      	ldr	r3, [r7, #16]
     fd4:	691b      	ldr	r3, [r3, #16]
     fd6:	1c5a      	adds	r2, r3, #1
     fd8:	693b      	ldr	r3, [r7, #16]
     fda:	611a      	str	r2, [r3, #16]
     fdc:	693b      	ldr	r3, [r7, #16]
     fde:	691b      	ldr	r3, [r3, #16]
     fe0:	60fb      	str	r3, [r7, #12]

	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
     fe2:	693b      	ldr	r3, [r7, #16]
     fe4:	7e1b      	ldrb	r3, [r3, #24]
     fe6:	b2db      	uxtb	r3, r3
     fe8:	001a      	movs	r2, r3
     fea:	2301      	movs	r3, #1
     fec:	4013      	ands	r3, r2
     fee:	d106      	bne.n	ffe <timer_process_counted+0x46>
     ff0:	693b      	ldr	r3, [r7, #16]
     ff2:	7e1b      	ldrb	r3, [r3, #24]
     ff4:	b2db      	uxtb	r3, r3
     ff6:	001a      	movs	r2, r3
     ff8:	2302      	movs	r3, #2
     ffa:	4013      	ands	r3, r2
     ffc:	d029      	beq.n	1052 <timer_process_counted+0x9a>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
     ffe:	693b      	ldr	r3, [r7, #16]
    1000:	7e1b      	ldrb	r3, [r3, #24]
    1002:	b2db      	uxtb	r3, r3
    1004:	2202      	movs	r2, #2
    1006:	4313      	orrs	r3, r2
    1008:	b2da      	uxtb	r2, r3
    100a:	693b      	ldr	r3, [r7, #16]
    100c:	761a      	strb	r2, [r3, #24]
		return;
    100e:	e02b      	b.n	1068 <timer_process_counted+0xb0>
	}

	while (it && ((time - it->time_label) >= it->interval)) {
		struct timer_task *tmp = it;
    1010:	697b      	ldr	r3, [r7, #20]
    1012:	60bb      	str	r3, [r7, #8]

		list_remove_head(&timer->tasks);
    1014:	693b      	ldr	r3, [r7, #16]
    1016:	3314      	adds	r3, #20
    1018:	0018      	movs	r0, r3
    101a:	4b16      	ldr	r3, [pc, #88]	; (1074 <timer_process_counted+0xbc>)
    101c:	4798      	blx	r3
		if (TIMER_TASK_REPEAT == tmp->mode) {
    101e:	68bb      	ldr	r3, [r7, #8]
    1020:	7c1b      	ldrb	r3, [r3, #16]
    1022:	2b01      	cmp	r3, #1
    1024:	d109      	bne.n	103a <timer_process_counted+0x82>
			tmp->time_label = time;
    1026:	68bb      	ldr	r3, [r7, #8]
    1028:	68fa      	ldr	r2, [r7, #12]
    102a:	605a      	str	r2, [r3, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
    102c:	693b      	ldr	r3, [r7, #16]
    102e:	3314      	adds	r3, #20
    1030:	68fa      	ldr	r2, [r7, #12]
    1032:	68b9      	ldr	r1, [r7, #8]
    1034:	0018      	movs	r0, r3
    1036:	4b10      	ldr	r3, [pc, #64]	; (1078 <timer_process_counted+0xc0>)
    1038:	4798      	blx	r3
		}
		it = (struct timer_task *)list_get_head(&timer->tasks);
    103a:	693b      	ldr	r3, [r7, #16]
    103c:	3314      	adds	r3, #20
    103e:	0018      	movs	r0, r3
    1040:	4b0b      	ldr	r3, [pc, #44]	; (1070 <timer_process_counted+0xb8>)
    1042:	4798      	blx	r3
    1044:	0003      	movs	r3, r0
    1046:	617b      	str	r3, [r7, #20]

		tmp->cb(tmp);
    1048:	68bb      	ldr	r3, [r7, #8]
    104a:	68db      	ldr	r3, [r3, #12]
    104c:	68ba      	ldr	r2, [r7, #8]
    104e:	0010      	movs	r0, r2
    1050:	4798      	blx	r3
	while (it && ((time - it->time_label) >= it->interval)) {
    1052:	697b      	ldr	r3, [r7, #20]
    1054:	2b00      	cmp	r3, #0
    1056:	d007      	beq.n	1068 <timer_process_counted+0xb0>
    1058:	697b      	ldr	r3, [r7, #20]
    105a:	685b      	ldr	r3, [r3, #4]
    105c:	68fa      	ldr	r2, [r7, #12]
    105e:	1ad2      	subs	r2, r2, r3
    1060:	697b      	ldr	r3, [r7, #20]
    1062:	689b      	ldr	r3, [r3, #8]
    1064:	429a      	cmp	r2, r3
    1066:	d2d3      	bcs.n	1010 <timer_process_counted+0x58>
	}
}
    1068:	46bd      	mov	sp, r7
    106a:	b006      	add	sp, #24
    106c:	bd80      	pop	{r7, pc}
    106e:	46c0      	nop			; (mov r8, r8)
    1070:	00000d11 	.word	0x00000d11
    1074:	000015d1 	.word	0x000015d1
    1078:	00000ef5 	.word	0x00000ef5

0000107c <usart_async_init>:
/**
 * \brief Initialize usart interface
 */
int32_t usart_async_init(struct usart_async_descriptor *const descr, void *const hw, uint8_t *rx_buffer,
                         uint16_t rx_buffer_length, void *const func)
{
    107c:	b580      	push	{r7, lr}
    107e:	b086      	sub	sp, #24
    1080:	af00      	add	r7, sp, #0
    1082:	60f8      	str	r0, [r7, #12]
    1084:	60b9      	str	r1, [r7, #8]
    1086:	607a      	str	r2, [r7, #4]
    1088:	001a      	movs	r2, r3
    108a:	1cbb      	adds	r3, r7, #2
    108c:	801a      	strh	r2, [r3, #0]
	int32_t init_status;
	ASSERT(descr && hw && rx_buffer && rx_buffer_length);
    108e:	68fb      	ldr	r3, [r7, #12]
    1090:	2b00      	cmp	r3, #0
    1092:	d00b      	beq.n	10ac <usart_async_init+0x30>
    1094:	68bb      	ldr	r3, [r7, #8]
    1096:	2b00      	cmp	r3, #0
    1098:	d008      	beq.n	10ac <usart_async_init+0x30>
    109a:	687b      	ldr	r3, [r7, #4]
    109c:	2b00      	cmp	r3, #0
    109e:	d005      	beq.n	10ac <usart_async_init+0x30>
    10a0:	1cbb      	adds	r3, r7, #2
    10a2:	881b      	ldrh	r3, [r3, #0]
    10a4:	2b00      	cmp	r3, #0
    10a6:	d001      	beq.n	10ac <usart_async_init+0x30>
    10a8:	2301      	movs	r3, #1
    10aa:	e000      	b.n	10ae <usart_async_init+0x32>
    10ac:	2300      	movs	r3, #0
    10ae:	1c1a      	adds	r2, r3, #0
    10b0:	2301      	movs	r3, #1
    10b2:	4013      	ands	r3, r2
    10b4:	b2db      	uxtb	r3, r3
    10b6:	491c      	ldr	r1, [pc, #112]	; (1128 <usart_async_init+0xac>)
    10b8:	223a      	movs	r2, #58	; 0x3a
    10ba:	0018      	movs	r0, r3
    10bc:	4b1b      	ldr	r3, [pc, #108]	; (112c <usart_async_init+0xb0>)
    10be:	4798      	blx	r3

	if (ERR_NONE != ringbuffer_init(&descr->rx, rx_buffer, rx_buffer_length)) {
    10c0:	68fb      	ldr	r3, [r7, #12]
    10c2:	3334      	adds	r3, #52	; 0x34
    10c4:	0018      	movs	r0, r3
    10c6:	1cbb      	adds	r3, r7, #2
    10c8:	881a      	ldrh	r2, [r3, #0]
    10ca:	687b      	ldr	r3, [r7, #4]
    10cc:	0019      	movs	r1, r3
    10ce:	4b18      	ldr	r3, [pc, #96]	; (1130 <usart_async_init+0xb4>)
    10d0:	4798      	blx	r3
    10d2:	1e03      	subs	r3, r0, #0
    10d4:	d002      	beq.n	10dc <usart_async_init+0x60>
		return ERR_INVALID_ARG;
    10d6:	230d      	movs	r3, #13
    10d8:	425b      	negs	r3, r3
    10da:	e020      	b.n	111e <usart_async_init+0xa2>
	}
	init_status = _usart_async_init(&descr->device, hw);
    10dc:	68fb      	ldr	r3, [r7, #12]
    10de:	3308      	adds	r3, #8
    10e0:	68ba      	ldr	r2, [r7, #8]
    10e2:	0011      	movs	r1, r2
    10e4:	0018      	movs	r0, r3
    10e6:	4b13      	ldr	r3, [pc, #76]	; (1134 <usart_async_init+0xb8>)
    10e8:	4798      	blx	r3
    10ea:	0003      	movs	r3, r0
    10ec:	617b      	str	r3, [r7, #20]
	if (init_status) {
    10ee:	697b      	ldr	r3, [r7, #20]
    10f0:	2b00      	cmp	r3, #0
    10f2:	d001      	beq.n	10f8 <usart_async_init+0x7c>
		return init_status;
    10f4:	697b      	ldr	r3, [r7, #20]
    10f6:	e012      	b.n	111e <usart_async_init+0xa2>
	}

	descr->io.read  = usart_async_read;
    10f8:	68fb      	ldr	r3, [r7, #12]
    10fa:	4a0f      	ldr	r2, [pc, #60]	; (1138 <usart_async_init+0xbc>)
    10fc:	605a      	str	r2, [r3, #4]
	descr->io.write = usart_async_write;
    10fe:	68fb      	ldr	r3, [r7, #12]
    1100:	4a0e      	ldr	r2, [pc, #56]	; (113c <usart_async_init+0xc0>)
    1102:	601a      	str	r2, [r3, #0]

	descr->device.usart_cb.tx_byte_sent = usart_process_byte_sent;
    1104:	68fb      	ldr	r3, [r7, #12]
    1106:	4a0e      	ldr	r2, [pc, #56]	; (1140 <usart_async_init+0xc4>)
    1108:	609a      	str	r2, [r3, #8]
	descr->device.usart_cb.rx_done_cb   = usart_fill_rx_buffer;
    110a:	68fb      	ldr	r3, [r7, #12]
    110c:	4a0d      	ldr	r2, [pc, #52]	; (1144 <usart_async_init+0xc8>)
    110e:	60da      	str	r2, [r3, #12]
	descr->device.usart_cb.tx_done_cb   = usart_transmission_complete;
    1110:	68fb      	ldr	r3, [r7, #12]
    1112:	4a0d      	ldr	r2, [pc, #52]	; (1148 <usart_async_init+0xcc>)
    1114:	611a      	str	r2, [r3, #16]
	descr->device.usart_cb.error_cb     = usart_error;
    1116:	68fb      	ldr	r3, [r7, #12]
    1118:	4a0c      	ldr	r2, [pc, #48]	; (114c <usart_async_init+0xd0>)
    111a:	615a      	str	r2, [r3, #20]

	return ERR_NONE;
    111c:	2300      	movs	r3, #0
}
    111e:	0018      	movs	r0, r3
    1120:	46bd      	mov	sp, r7
    1122:	b006      	add	sp, #24
    1124:	bd80      	pop	{r7, pc}
    1126:	46c0      	nop			; (mov r8, r8)
    1128:	000043f4 	.word	0x000043f4
    112c:	000014f7 	.word	0x000014f7
    1130:	00001601 	.word	0x00001601
    1134:	00002461 	.word	0x00002461
    1138:	00001319 	.word	0x00001319
    113c:	00001281 	.word	0x00001281
    1140:	000013e5 	.word	0x000013e5
    1144:	00001485 	.word	0x00001485
    1148:	00001455 	.word	0x00001455
    114c:	000014c9 	.word	0x000014c9

00001150 <usart_async_enable>:

/**
 * \brief Enable usart interface
 */
int32_t usart_async_enable(struct usart_async_descriptor *const descr)
{
    1150:	b580      	push	{r7, lr}
    1152:	b082      	sub	sp, #8
    1154:	af00      	add	r7, sp, #0
    1156:	6078      	str	r0, [r7, #4]
	ASSERT(descr);
    1158:	687b      	ldr	r3, [r7, #4]
    115a:	1e5a      	subs	r2, r3, #1
    115c:	4193      	sbcs	r3, r2
    115e:	b2db      	uxtb	r3, r3
    1160:	4907      	ldr	r1, [pc, #28]	; (1180 <usart_async_enable+0x30>)
    1162:	2261      	movs	r2, #97	; 0x61
    1164:	0018      	movs	r0, r3
    1166:	4b07      	ldr	r3, [pc, #28]	; (1184 <usart_async_enable+0x34>)
    1168:	4798      	blx	r3
	_usart_async_enable(&descr->device);
    116a:	687b      	ldr	r3, [r7, #4]
    116c:	3308      	adds	r3, #8
    116e:	0018      	movs	r0, r3
    1170:	4b05      	ldr	r3, [pc, #20]	; (1188 <usart_async_enable+0x38>)
    1172:	4798      	blx	r3

	return ERR_NONE;
    1174:	2300      	movs	r3, #0
}
    1176:	0018      	movs	r0, r3
    1178:	46bd      	mov	sp, r7
    117a:	b002      	add	sp, #8
    117c:	bd80      	pop	{r7, pc}
    117e:	46c0      	nop			; (mov r8, r8)
    1180:	000043f4 	.word	0x000043f4
    1184:	000014f7 	.word	0x000014f7
    1188:	00002505 	.word	0x00002505

0000118c <usart_async_get_io_descriptor>:

/**
 * \brief Retrieve I/O descriptor
 */
int32_t usart_async_get_io_descriptor(struct usart_async_descriptor *const descr, struct io_descriptor **io)
{
    118c:	b580      	push	{r7, lr}
    118e:	b082      	sub	sp, #8
    1190:	af00      	add	r7, sp, #0
    1192:	6078      	str	r0, [r7, #4]
    1194:	6039      	str	r1, [r7, #0]
	ASSERT(descr && io);
    1196:	687b      	ldr	r3, [r7, #4]
    1198:	2b00      	cmp	r3, #0
    119a:	d004      	beq.n	11a6 <usart_async_get_io_descriptor+0x1a>
    119c:	683b      	ldr	r3, [r7, #0]
    119e:	2b00      	cmp	r3, #0
    11a0:	d001      	beq.n	11a6 <usart_async_get_io_descriptor+0x1a>
    11a2:	2301      	movs	r3, #1
    11a4:	e000      	b.n	11a8 <usart_async_get_io_descriptor+0x1c>
    11a6:	2300      	movs	r3, #0
    11a8:	1c1a      	adds	r2, r3, #0
    11aa:	2301      	movs	r3, #1
    11ac:	4013      	ands	r3, r2
    11ae:	b2db      	uxtb	r3, r3
    11b0:	4906      	ldr	r1, [pc, #24]	; (11cc <usart_async_get_io_descriptor+0x40>)
    11b2:	2277      	movs	r2, #119	; 0x77
    11b4:	0018      	movs	r0, r3
    11b6:	4b06      	ldr	r3, [pc, #24]	; (11d0 <usart_async_get_io_descriptor+0x44>)
    11b8:	4798      	blx	r3

	*io = &descr->io;
    11ba:	687a      	ldr	r2, [r7, #4]
    11bc:	683b      	ldr	r3, [r7, #0]
    11be:	601a      	str	r2, [r3, #0]
	return ERR_NONE;
    11c0:	2300      	movs	r3, #0
}
    11c2:	0018      	movs	r0, r3
    11c4:	46bd      	mov	sp, r7
    11c6:	b002      	add	sp, #8
    11c8:	bd80      	pop	{r7, pc}
    11ca:	46c0      	nop			; (mov r8, r8)
    11cc:	000043f4 	.word	0x000043f4
    11d0:	000014f7 	.word	0x000014f7

000011d4 <usart_async_register_callback>:
/**
 * \brief Register usart callback
 */
int32_t usart_async_register_callback(struct usart_async_descriptor *const descr,
                                      const enum usart_async_callback_type type, usart_cb_t cb)
{
    11d4:	b580      	push	{r7, lr}
    11d6:	b084      	sub	sp, #16
    11d8:	af00      	add	r7, sp, #0
    11da:	60f8      	str	r0, [r7, #12]
    11dc:	607a      	str	r2, [r7, #4]
    11de:	230b      	movs	r3, #11
    11e0:	18fb      	adds	r3, r7, r3
    11e2:	1c0a      	adds	r2, r1, #0
    11e4:	701a      	strb	r2, [r3, #0]
	ASSERT(descr);
    11e6:	68fb      	ldr	r3, [r7, #12]
    11e8:	1e5a      	subs	r2, r3, #1
    11ea:	4193      	sbcs	r3, r2
    11ec:	b2db      	uxtb	r3, r3
    11ee:	4921      	ldr	r1, [pc, #132]	; (1274 <usart_async_register_callback+0xa0>)
    11f0:	2283      	movs	r2, #131	; 0x83
    11f2:	0018      	movs	r0, r3
    11f4:	4b20      	ldr	r3, [pc, #128]	; (1278 <usart_async_register_callback+0xa4>)
    11f6:	4798      	blx	r3

	switch (type) {
    11f8:	230b      	movs	r3, #11
    11fa:	18fb      	adds	r3, r7, r3
    11fc:	781b      	ldrb	r3, [r3, #0]
    11fe:	2b01      	cmp	r3, #1
    1200:	d012      	beq.n	1228 <usart_async_register_callback+0x54>
    1202:	2b02      	cmp	r3, #2
    1204:	d01f      	beq.n	1246 <usart_async_register_callback+0x72>
    1206:	2b00      	cmp	r3, #0
    1208:	d12c      	bne.n	1264 <usart_async_register_callback+0x90>
	case USART_ASYNC_RXC_CB:
		descr->usart_cb.rx_done = cb;
    120a:	68fb      	ldr	r3, [r7, #12]
    120c:	687a      	ldr	r2, [r7, #4]
    120e:	629a      	str	r2, [r3, #40]	; 0x28
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_RX_DONE, NULL != cb);
    1210:	68fb      	ldr	r3, [r7, #12]
    1212:	3308      	adds	r3, #8
    1214:	0018      	movs	r0, r3
    1216:	687b      	ldr	r3, [r7, #4]
    1218:	1e5a      	subs	r2, r3, #1
    121a:	4193      	sbcs	r3, r2
    121c:	b2db      	uxtb	r3, r3
    121e:	001a      	movs	r2, r3
    1220:	2101      	movs	r1, #1
    1222:	4b16      	ldr	r3, [pc, #88]	; (127c <usart_async_register_callback+0xa8>)
    1224:	4798      	blx	r3
		break;
    1226:	e020      	b.n	126a <usart_async_register_callback+0x96>
	case USART_ASYNC_TXC_CB:
		descr->usart_cb.tx_done = cb;
    1228:	68fb      	ldr	r3, [r7, #12]
    122a:	687a      	ldr	r2, [r7, #4]
    122c:	625a      	str	r2, [r3, #36]	; 0x24
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_TX_DONE, NULL != cb);
    122e:	68fb      	ldr	r3, [r7, #12]
    1230:	3308      	adds	r3, #8
    1232:	0018      	movs	r0, r3
    1234:	687b      	ldr	r3, [r7, #4]
    1236:	1e5a      	subs	r2, r3, #1
    1238:	4193      	sbcs	r3, r2
    123a:	b2db      	uxtb	r3, r3
    123c:	001a      	movs	r2, r3
    123e:	2102      	movs	r1, #2
    1240:	4b0e      	ldr	r3, [pc, #56]	; (127c <usart_async_register_callback+0xa8>)
    1242:	4798      	blx	r3
		break;
    1244:	e011      	b.n	126a <usart_async_register_callback+0x96>
	case USART_ASYNC_ERROR_CB:
		descr->usart_cb.error = cb;
    1246:	68fb      	ldr	r3, [r7, #12]
    1248:	687a      	ldr	r2, [r7, #4]
    124a:	62da      	str	r2, [r3, #44]	; 0x2c
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_ERROR, NULL != cb);
    124c:	68fb      	ldr	r3, [r7, #12]
    124e:	3308      	adds	r3, #8
    1250:	0018      	movs	r0, r3
    1252:	687b      	ldr	r3, [r7, #4]
    1254:	1e5a      	subs	r2, r3, #1
    1256:	4193      	sbcs	r3, r2
    1258:	b2db      	uxtb	r3, r3
    125a:	001a      	movs	r2, r3
    125c:	2103      	movs	r1, #3
    125e:	4b07      	ldr	r3, [pc, #28]	; (127c <usart_async_register_callback+0xa8>)
    1260:	4798      	blx	r3
		break;
    1262:	e002      	b.n	126a <usart_async_register_callback+0x96>
	default:
		return ERR_INVALID_ARG;
    1264:	230d      	movs	r3, #13
    1266:	425b      	negs	r3, r3
    1268:	e000      	b.n	126c <usart_async_register_callback+0x98>
	}

	return ERR_NONE;
    126a:	2300      	movs	r3, #0
}
    126c:	0018      	movs	r0, r3
    126e:	46bd      	mov	sp, r7
    1270:	b004      	add	sp, #16
    1272:	bd80      	pop	{r7, pc}
    1274:	000043f4 	.word	0x000043f4
    1278:	000014f7 	.word	0x000014f7
    127c:	000025b1 	.word	0x000025b1

00001280 <usart_async_write>:
 * \param[in] length The number of bytes to write
 *
 * \return The number of bytes written.
 */
static int32_t usart_async_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
    1280:	b580      	push	{r7, lr}
    1282:	b086      	sub	sp, #24
    1284:	af00      	add	r7, sp, #0
    1286:	60f8      	str	r0, [r7, #12]
    1288:	60b9      	str	r1, [r7, #8]
    128a:	1dbb      	adds	r3, r7, #6
    128c:	801a      	strh	r2, [r3, #0]
	struct usart_async_descriptor *descr = CONTAINER_OF(io_descr, struct usart_async_descriptor, io);
    128e:	68fb      	ldr	r3, [r7, #12]
    1290:	617b      	str	r3, [r7, #20]

	ASSERT(descr && buf && length);
    1292:	697b      	ldr	r3, [r7, #20]
    1294:	2b00      	cmp	r3, #0
    1296:	d008      	beq.n	12aa <usart_async_write+0x2a>
    1298:	68bb      	ldr	r3, [r7, #8]
    129a:	2b00      	cmp	r3, #0
    129c:	d005      	beq.n	12aa <usart_async_write+0x2a>
    129e:	1dbb      	adds	r3, r7, #6
    12a0:	881b      	ldrh	r3, [r3, #0]
    12a2:	2b00      	cmp	r3, #0
    12a4:	d001      	beq.n	12aa <usart_async_write+0x2a>
    12a6:	2301      	movs	r3, #1
    12a8:	e000      	b.n	12ac <usart_async_write+0x2c>
    12aa:	2300      	movs	r3, #0
    12ac:	1c1a      	adds	r2, r3, #0
    12ae:	2301      	movs	r3, #1
    12b0:	4013      	ands	r3, r2
    12b2:	b2d8      	uxtb	r0, r3
    12b4:	233c      	movs	r3, #60	; 0x3c
    12b6:	33ff      	adds	r3, #255	; 0xff
    12b8:	001a      	movs	r2, r3
    12ba:	4b14      	ldr	r3, [pc, #80]	; (130c <usart_async_write+0x8c>)
    12bc:	0019      	movs	r1, r3
    12be:	4b14      	ldr	r3, [pc, #80]	; (1310 <usart_async_write+0x90>)
    12c0:	4798      	blx	r3

	if (descr->tx_por != descr->tx_buffer_length) {
    12c2:	697b      	ldr	r3, [r7, #20]
    12c4:	2244      	movs	r2, #68	; 0x44
    12c6:	5a9a      	ldrh	r2, [r3, r2]
    12c8:	697b      	ldr	r3, [r7, #20]
    12ca:	214c      	movs	r1, #76	; 0x4c
    12cc:	5a5b      	ldrh	r3, [r3, r1]
    12ce:	429a      	cmp	r2, r3
    12d0:	d002      	beq.n	12d8 <usart_async_write+0x58>
		return ERR_NO_RESOURCE;
    12d2:	231c      	movs	r3, #28
    12d4:	425b      	negs	r3, r3
    12d6:	e015      	b.n	1304 <usart_async_write+0x84>
	}
	descr->tx_buffer        = (uint8_t *)buf;
    12d8:	697b      	ldr	r3, [r7, #20]
    12da:	68ba      	ldr	r2, [r7, #8]
    12dc:	649a      	str	r2, [r3, #72]	; 0x48
	descr->tx_buffer_length = length;
    12de:	697b      	ldr	r3, [r7, #20]
    12e0:	1dba      	adds	r2, r7, #6
    12e2:	214c      	movs	r1, #76	; 0x4c
    12e4:	8812      	ldrh	r2, [r2, #0]
    12e6:	525a      	strh	r2, [r3, r1]
	descr->tx_por           = 0;
    12e8:	697b      	ldr	r3, [r7, #20]
    12ea:	2244      	movs	r2, #68	; 0x44
    12ec:	2100      	movs	r1, #0
    12ee:	5299      	strh	r1, [r3, r2]
	descr->stat             = USART_ASYNC_STATUS_BUSY;
    12f0:	697b      	ldr	r3, [r7, #20]
    12f2:	2201      	movs	r2, #1
    12f4:	631a      	str	r2, [r3, #48]	; 0x30
	_usart_async_enable_byte_sent_irq(&descr->device);
    12f6:	697b      	ldr	r3, [r7, #20]
    12f8:	3308      	adds	r3, #8
    12fa:	0018      	movs	r0, r3
    12fc:	4b05      	ldr	r3, [pc, #20]	; (1314 <usart_async_write+0x94>)
    12fe:	4798      	blx	r3

	return (int32_t)length;
    1300:	1dbb      	adds	r3, r7, #6
    1302:	881b      	ldrh	r3, [r3, #0]
}
    1304:	0018      	movs	r0, r3
    1306:	46bd      	mov	sp, r7
    1308:	b006      	add	sp, #24
    130a:	bd80      	pop	{r7, pc}
    130c:	000043f4 	.word	0x000043f4
    1310:	000014f7 	.word	0x000014f7
    1314:	00002551 	.word	0x00002551

00001318 <usart_async_read>:
 * \param[in] length The size of a buffer
 *
 * \return The number of bytes read.
 */
static int32_t usart_async_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
    1318:	b580      	push	{r7, lr}
    131a:	b088      	sub	sp, #32
    131c:	af00      	add	r7, sp, #0
    131e:	60f8      	str	r0, [r7, #12]
    1320:	60b9      	str	r1, [r7, #8]
    1322:	1dbb      	adds	r3, r7, #6
    1324:	801a      	strh	r2, [r3, #0]
	uint16_t                       was_read = 0;
    1326:	231e      	movs	r3, #30
    1328:	18fb      	adds	r3, r7, r3
    132a:	2200      	movs	r2, #0
    132c:	801a      	strh	r2, [r3, #0]
	uint32_t                       num;
	struct usart_async_descriptor *descr = CONTAINER_OF(io_descr, struct usart_async_descriptor, io);
    132e:	68fb      	ldr	r3, [r7, #12]
    1330:	61bb      	str	r3, [r7, #24]

	ASSERT(descr && buf && length);
    1332:	69bb      	ldr	r3, [r7, #24]
    1334:	2b00      	cmp	r3, #0
    1336:	d008      	beq.n	134a <usart_async_read+0x32>
    1338:	68bb      	ldr	r3, [r7, #8]
    133a:	2b00      	cmp	r3, #0
    133c:	d005      	beq.n	134a <usart_async_read+0x32>
    133e:	1dbb      	adds	r3, r7, #6
    1340:	881b      	ldrh	r3, [r3, #0]
    1342:	2b00      	cmp	r3, #0
    1344:	d001      	beq.n	134a <usart_async_read+0x32>
    1346:	2301      	movs	r3, #1
    1348:	e000      	b.n	134c <usart_async_read+0x34>
    134a:	2300      	movs	r3, #0
    134c:	1c1a      	adds	r2, r3, #0
    134e:	2301      	movs	r3, #1
    1350:	4013      	ands	r3, r2
    1352:	b2d8      	uxtb	r0, r3
    1354:	23ac      	movs	r3, #172	; 0xac
    1356:	005a      	lsls	r2, r3, #1
    1358:	4b1c      	ldr	r3, [pc, #112]	; (13cc <usart_async_read+0xb4>)
    135a:	0019      	movs	r1, r3
    135c:	4b1c      	ldr	r3, [pc, #112]	; (13d0 <usart_async_read+0xb8>)
    135e:	4798      	blx	r3

	CRITICAL_SECTION_ENTER()
    1360:	2310      	movs	r3, #16
    1362:	18fb      	adds	r3, r7, r3
    1364:	0018      	movs	r0, r3
    1366:	4b1b      	ldr	r3, [pc, #108]	; (13d4 <usart_async_read+0xbc>)
    1368:	4798      	blx	r3
	num = ringbuffer_num(&descr->rx);
    136a:	69bb      	ldr	r3, [r7, #24]
    136c:	3334      	adds	r3, #52	; 0x34
    136e:	0018      	movs	r0, r3
    1370:	4b19      	ldr	r3, [pc, #100]	; (13d8 <usart_async_read+0xc0>)
    1372:	4798      	blx	r3
    1374:	0003      	movs	r3, r0
    1376:	617b      	str	r3, [r7, #20]
	CRITICAL_SECTION_LEAVE()
    1378:	2310      	movs	r3, #16
    137a:	18fb      	adds	r3, r7, r3
    137c:	0018      	movs	r0, r3
    137e:	4b17      	ldr	r3, [pc, #92]	; (13dc <usart_async_read+0xc4>)
    1380:	4798      	blx	r3

	while ((was_read < num) && (was_read < length)) {
    1382:	e00f      	b.n	13a4 <usart_async_read+0x8c>
		ringbuffer_get(&descr->rx, &buf[was_read++]);
    1384:	69bb      	ldr	r3, [r7, #24]
    1386:	3334      	adds	r3, #52	; 0x34
    1388:	0018      	movs	r0, r3
    138a:	231e      	movs	r3, #30
    138c:	18fb      	adds	r3, r7, r3
    138e:	881b      	ldrh	r3, [r3, #0]
    1390:	221e      	movs	r2, #30
    1392:	18ba      	adds	r2, r7, r2
    1394:	1c59      	adds	r1, r3, #1
    1396:	8011      	strh	r1, [r2, #0]
    1398:	001a      	movs	r2, r3
    139a:	68bb      	ldr	r3, [r7, #8]
    139c:	189b      	adds	r3, r3, r2
    139e:	0019      	movs	r1, r3
    13a0:	4b0f      	ldr	r3, [pc, #60]	; (13e0 <usart_async_read+0xc8>)
    13a2:	4798      	blx	r3
	while ((was_read < num) && (was_read < length)) {
    13a4:	231e      	movs	r3, #30
    13a6:	18fb      	adds	r3, r7, r3
    13a8:	881a      	ldrh	r2, [r3, #0]
    13aa:	697b      	ldr	r3, [r7, #20]
    13ac:	429a      	cmp	r2, r3
    13ae:	d206      	bcs.n	13be <usart_async_read+0xa6>
    13b0:	231e      	movs	r3, #30
    13b2:	18fa      	adds	r2, r7, r3
    13b4:	1dbb      	adds	r3, r7, #6
    13b6:	8812      	ldrh	r2, [r2, #0]
    13b8:	881b      	ldrh	r3, [r3, #0]
    13ba:	429a      	cmp	r2, r3
    13bc:	d3e2      	bcc.n	1384 <usart_async_read+0x6c>
	}

	return (int32_t)was_read;
    13be:	231e      	movs	r3, #30
    13c0:	18fb      	adds	r3, r7, r3
    13c2:	881b      	ldrh	r3, [r3, #0]
}
    13c4:	0018      	movs	r0, r3
    13c6:	46bd      	mov	sp, r7
    13c8:	b008      	add	sp, #32
    13ca:	bd80      	pop	{r7, pc}
    13cc:	000043f4 	.word	0x000043f4
    13d0:	000014f7 	.word	0x000014f7
    13d4:	00000bb9 	.word	0x00000bb9
    13d8:	0000175d 	.word	0x0000175d
    13dc:	00000bdb 	.word	0x00000bdb
    13e0:	00001675 	.word	0x00001675

000013e4 <usart_process_byte_sent>:
 * \brief Process "byte is sent" interrupt
 *
 * \param[in] device The pointer to device structure
 */
static void usart_process_byte_sent(struct _usart_async_device *device)
{
    13e4:	b5b0      	push	{r4, r5, r7, lr}
    13e6:	b084      	sub	sp, #16
    13e8:	af00      	add	r7, sp, #0
    13ea:	6078      	str	r0, [r7, #4]
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);
    13ec:	687b      	ldr	r3, [r7, #4]
    13ee:	3b08      	subs	r3, #8
    13f0:	60fb      	str	r3, [r7, #12]
	if (descr->tx_por != descr->tx_buffer_length) {
    13f2:	68fb      	ldr	r3, [r7, #12]
    13f4:	2244      	movs	r2, #68	; 0x44
    13f6:	5a9a      	ldrh	r2, [r3, r2]
    13f8:	68fb      	ldr	r3, [r7, #12]
    13fa:	214c      	movs	r1, #76	; 0x4c
    13fc:	5a5b      	ldrh	r3, [r3, r1]
    13fe:	429a      	cmp	r2, r3
    1400:	d018      	beq.n	1434 <usart_process_byte_sent+0x50>
		_usart_async_write_byte(&descr->device, descr->tx_buffer[descr->tx_por++]);
    1402:	68fb      	ldr	r3, [r7, #12]
    1404:	3308      	adds	r3, #8
    1406:	001c      	movs	r4, r3
    1408:	68fb      	ldr	r3, [r7, #12]
    140a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    140c:	68fb      	ldr	r3, [r7, #12]
    140e:	2144      	movs	r1, #68	; 0x44
    1410:	5a5b      	ldrh	r3, [r3, r1]
    1412:	1c59      	adds	r1, r3, #1
    1414:	b28d      	uxth	r5, r1
    1416:	68f9      	ldr	r1, [r7, #12]
    1418:	2044      	movs	r0, #68	; 0x44
    141a:	520d      	strh	r5, [r1, r0]
    141c:	18d3      	adds	r3, r2, r3
    141e:	781b      	ldrb	r3, [r3, #0]
    1420:	0019      	movs	r1, r3
    1422:	0020      	movs	r0, r4
    1424:	4b08      	ldr	r3, [pc, #32]	; (1448 <usart_process_byte_sent+0x64>)
    1426:	4798      	blx	r3
		_usart_async_enable_byte_sent_irq(&descr->device);
    1428:	68fb      	ldr	r3, [r7, #12]
    142a:	3308      	adds	r3, #8
    142c:	0018      	movs	r0, r3
    142e:	4b07      	ldr	r3, [pc, #28]	; (144c <usart_process_byte_sent+0x68>)
    1430:	4798      	blx	r3
	} else {
		_usart_async_enable_tx_done_irq(&descr->device);
	}
}
    1432:	e004      	b.n	143e <usart_process_byte_sent+0x5a>
		_usart_async_enable_tx_done_irq(&descr->device);
    1434:	68fb      	ldr	r3, [r7, #12]
    1436:	3308      	adds	r3, #8
    1438:	0018      	movs	r0, r3
    143a:	4b05      	ldr	r3, [pc, #20]	; (1450 <usart_process_byte_sent+0x6c>)
    143c:	4798      	blx	r3
}
    143e:	46c0      	nop			; (mov r8, r8)
    1440:	46bd      	mov	sp, r7
    1442:	b004      	add	sp, #16
    1444:	bdb0      	pop	{r4, r5, r7, pc}
    1446:	46c0      	nop			; (mov r8, r8)
    1448:	00002525 	.word	0x00002525
    144c:	00002551 	.word	0x00002551
    1450:	00002571 	.word	0x00002571

00001454 <usart_transmission_complete>:
 * \brief Process completion of data sending
 *
 * \param[in] device The pointer to device structure
 */
static void usart_transmission_complete(struct _usart_async_device *device)
{
    1454:	b580      	push	{r7, lr}
    1456:	b084      	sub	sp, #16
    1458:	af00      	add	r7, sp, #0
    145a:	6078      	str	r0, [r7, #4]
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);
    145c:	687b      	ldr	r3, [r7, #4]
    145e:	3b08      	subs	r3, #8
    1460:	60fb      	str	r3, [r7, #12]

	descr->stat = 0;
    1462:	68fb      	ldr	r3, [r7, #12]
    1464:	2200      	movs	r2, #0
    1466:	631a      	str	r2, [r3, #48]	; 0x30
	if (descr->usart_cb.tx_done) {
    1468:	68fb      	ldr	r3, [r7, #12]
    146a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    146c:	2b00      	cmp	r3, #0
    146e:	d004      	beq.n	147a <usart_transmission_complete+0x26>
		descr->usart_cb.tx_done(descr);
    1470:	68fb      	ldr	r3, [r7, #12]
    1472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1474:	68fa      	ldr	r2, [r7, #12]
    1476:	0010      	movs	r0, r2
    1478:	4798      	blx	r3
	}
}
    147a:	46c0      	nop			; (mov r8, r8)
    147c:	46bd      	mov	sp, r7
    147e:	b004      	add	sp, #16
    1480:	bd80      	pop	{r7, pc}
	...

00001484 <usart_fill_rx_buffer>:
 *
 * \param[in] device The pointer to device structure
 * \param[in] data Data read
 */
static void usart_fill_rx_buffer(struct _usart_async_device *device, uint8_t data)
{
    1484:	b580      	push	{r7, lr}
    1486:	b084      	sub	sp, #16
    1488:	af00      	add	r7, sp, #0
    148a:	6078      	str	r0, [r7, #4]
    148c:	000a      	movs	r2, r1
    148e:	1cfb      	adds	r3, r7, #3
    1490:	701a      	strb	r2, [r3, #0]
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);
    1492:	687b      	ldr	r3, [r7, #4]
    1494:	3b08      	subs	r3, #8
    1496:	60fb      	str	r3, [r7, #12]

	ringbuffer_put(&descr->rx, data);
    1498:	68fb      	ldr	r3, [r7, #12]
    149a:	3334      	adds	r3, #52	; 0x34
    149c:	001a      	movs	r2, r3
    149e:	1cfb      	adds	r3, r7, #3
    14a0:	781b      	ldrb	r3, [r3, #0]
    14a2:	0019      	movs	r1, r3
    14a4:	0010      	movs	r0, r2
    14a6:	4b07      	ldr	r3, [pc, #28]	; (14c4 <usart_fill_rx_buffer+0x40>)
    14a8:	4798      	blx	r3

	if (descr->usart_cb.rx_done) {
    14aa:	68fb      	ldr	r3, [r7, #12]
    14ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    14ae:	2b00      	cmp	r3, #0
    14b0:	d004      	beq.n	14bc <usart_fill_rx_buffer+0x38>
		descr->usart_cb.rx_done(descr);
    14b2:	68fb      	ldr	r3, [r7, #12]
    14b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    14b6:	68fa      	ldr	r2, [r7, #12]
    14b8:	0010      	movs	r0, r2
    14ba:	4798      	blx	r3
	}
}
    14bc:	46c0      	nop			; (mov r8, r8)
    14be:	46bd      	mov	sp, r7
    14c0:	b004      	add	sp, #16
    14c2:	bd80      	pop	{r7, pc}
    14c4:	000016e9 	.word	0x000016e9

000014c8 <usart_error>:
 * \brief Process error interrupt
 *
 * \param[in] device The pointer to device structure
 */
static void usart_error(struct _usart_async_device *device)
{
    14c8:	b580      	push	{r7, lr}
    14ca:	b084      	sub	sp, #16
    14cc:	af00      	add	r7, sp, #0
    14ce:	6078      	str	r0, [r7, #4]
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);
    14d0:	687b      	ldr	r3, [r7, #4]
    14d2:	3b08      	subs	r3, #8
    14d4:	60fb      	str	r3, [r7, #12]

	descr->stat = 0;
    14d6:	68fb      	ldr	r3, [r7, #12]
    14d8:	2200      	movs	r2, #0
    14da:	631a      	str	r2, [r3, #48]	; 0x30
	if (descr->usart_cb.error) {
    14dc:	68fb      	ldr	r3, [r7, #12]
    14de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    14e0:	2b00      	cmp	r3, #0
    14e2:	d004      	beq.n	14ee <usart_error+0x26>
		descr->usart_cb.error(descr);
    14e4:	68fb      	ldr	r3, [r7, #12]
    14e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    14e8:	68fa      	ldr	r2, [r7, #12]
    14ea:	0010      	movs	r0, r2
    14ec:	4798      	blx	r3
	}
}
    14ee:	46c0      	nop			; (mov r8, r8)
    14f0:	46bd      	mov	sp, r7
    14f2:	b004      	add	sp, #16
    14f4:	bd80      	pop	{r7, pc}

000014f6 <assert>:

/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
    14f6:	b580      	push	{r7, lr}
    14f8:	b084      	sub	sp, #16
    14fa:	af00      	add	r7, sp, #0
    14fc:	60b9      	str	r1, [r7, #8]
    14fe:	607a      	str	r2, [r7, #4]
    1500:	230f      	movs	r3, #15
    1502:	18fb      	adds	r3, r7, r3
    1504:	1c02      	adds	r2, r0, #0
    1506:	701a      	strb	r2, [r3, #0]
	if (!(condition)) {
    1508:	230f      	movs	r3, #15
    150a:	18fb      	adds	r3, r7, r3
    150c:	781b      	ldrb	r3, [r3, #0]
    150e:	2201      	movs	r2, #1
    1510:	4053      	eors	r3, r2
    1512:	b2db      	uxtb	r3, r3
    1514:	2b00      	cmp	r3, #0
    1516:	d000      	beq.n	151a <assert+0x24>
		__asm("BKPT #0");
    1518:	be00      	bkpt	0x0000
	}
	(void)file;
	(void)line;
}
    151a:	46c0      	nop			; (mov r8, r8)
    151c:	46bd      	mov	sp, r7
    151e:	b004      	add	sp, #16
    1520:	bd80      	pop	{r7, pc}

00001522 <is_list_element>:

/**
 * \brief Check whether element belongs to list
 */
bool is_list_element(const struct list_descriptor *const list, const void *const element)
{
    1522:	b580      	push	{r7, lr}
    1524:	b084      	sub	sp, #16
    1526:	af00      	add	r7, sp, #0
    1528:	6078      	str	r0, [r7, #4]
    152a:	6039      	str	r1, [r7, #0]
	struct list_element *it;
	for (it = list->head; it; it = it->next) {
    152c:	687b      	ldr	r3, [r7, #4]
    152e:	681b      	ldr	r3, [r3, #0]
    1530:	60fb      	str	r3, [r7, #12]
    1532:	e008      	b.n	1546 <is_list_element+0x24>
		if (it == element) {
    1534:	68fa      	ldr	r2, [r7, #12]
    1536:	683b      	ldr	r3, [r7, #0]
    1538:	429a      	cmp	r2, r3
    153a:	d101      	bne.n	1540 <is_list_element+0x1e>
			return true;
    153c:	2301      	movs	r3, #1
    153e:	e006      	b.n	154e <is_list_element+0x2c>
	for (it = list->head; it; it = it->next) {
    1540:	68fb      	ldr	r3, [r7, #12]
    1542:	681b      	ldr	r3, [r3, #0]
    1544:	60fb      	str	r3, [r7, #12]
    1546:	68fb      	ldr	r3, [r7, #12]
    1548:	2b00      	cmp	r3, #0
    154a:	d1f3      	bne.n	1534 <is_list_element+0x12>
		}
	}

	return false;
    154c:	2300      	movs	r3, #0
}
    154e:	0018      	movs	r0, r3
    1550:	46bd      	mov	sp, r7
    1552:	b004      	add	sp, #16
    1554:	bd80      	pop	{r7, pc}
	...

00001558 <list_insert_as_head>:

/**
 * \brief Insert an element as list head
 */
void list_insert_as_head(struct list_descriptor *const list, void *const element)
{
    1558:	b580      	push	{r7, lr}
    155a:	b082      	sub	sp, #8
    155c:	af00      	add	r7, sp, #0
    155e:	6078      	str	r0, [r7, #4]
    1560:	6039      	str	r1, [r7, #0]
	ASSERT(!is_list_element(list, element));
    1562:	683a      	ldr	r2, [r7, #0]
    1564:	687b      	ldr	r3, [r7, #4]
    1566:	0011      	movs	r1, r2
    1568:	0018      	movs	r0, r3
    156a:	4b0e      	ldr	r3, [pc, #56]	; (15a4 <list_insert_as_head+0x4c>)
    156c:	4798      	blx	r3
    156e:	0003      	movs	r3, r0
    1570:	1e5a      	subs	r2, r3, #1
    1572:	4193      	sbcs	r3, r2
    1574:	b2db      	uxtb	r3, r3
    1576:	2201      	movs	r2, #1
    1578:	4053      	eors	r3, r2
    157a:	b2db      	uxtb	r3, r3
    157c:	1c1a      	adds	r2, r3, #0
    157e:	2301      	movs	r3, #1
    1580:	4013      	ands	r3, r2
    1582:	b2db      	uxtb	r3, r3
    1584:	4908      	ldr	r1, [pc, #32]	; (15a8 <list_insert_as_head+0x50>)
    1586:	2239      	movs	r2, #57	; 0x39
    1588:	0018      	movs	r0, r3
    158a:	4b08      	ldr	r3, [pc, #32]	; (15ac <list_insert_as_head+0x54>)
    158c:	4798      	blx	r3

	((struct list_element *)element)->next = list->head;
    158e:	687b      	ldr	r3, [r7, #4]
    1590:	681a      	ldr	r2, [r3, #0]
    1592:	683b      	ldr	r3, [r7, #0]
    1594:	601a      	str	r2, [r3, #0]
	list->head                             = (struct list_element *)element;
    1596:	687b      	ldr	r3, [r7, #4]
    1598:	683a      	ldr	r2, [r7, #0]
    159a:	601a      	str	r2, [r3, #0]
}
    159c:	46c0      	nop			; (mov r8, r8)
    159e:	46bd      	mov	sp, r7
    15a0:	b002      	add	sp, #8
    15a2:	bd80      	pop	{r7, pc}
    15a4:	00001523 	.word	0x00001523
    15a8:	00004414 	.word	0x00004414
    15ac:	000014f7 	.word	0x000014f7

000015b0 <list_insert_after>:

/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
    15b0:	b580      	push	{r7, lr}
    15b2:	b082      	sub	sp, #8
    15b4:	af00      	add	r7, sp, #0
    15b6:	6078      	str	r0, [r7, #4]
    15b8:	6039      	str	r1, [r7, #0]
	((struct list_element *)element)->next = ((struct list_element *)after)->next;
    15ba:	687b      	ldr	r3, [r7, #4]
    15bc:	681a      	ldr	r2, [r3, #0]
    15be:	683b      	ldr	r3, [r7, #0]
    15c0:	601a      	str	r2, [r3, #0]
	((struct list_element *)after)->next   = (struct list_element *)element;
    15c2:	687b      	ldr	r3, [r7, #4]
    15c4:	683a      	ldr	r2, [r7, #0]
    15c6:	601a      	str	r2, [r3, #0]
}
    15c8:	46c0      	nop			; (mov r8, r8)
    15ca:	46bd      	mov	sp, r7
    15cc:	b002      	add	sp, #8
    15ce:	bd80      	pop	{r7, pc}

000015d0 <list_remove_head>:

/**
 * \brief Removes list head
 */
void *list_remove_head(struct list_descriptor *const list)
{
    15d0:	b580      	push	{r7, lr}
    15d2:	b084      	sub	sp, #16
    15d4:	af00      	add	r7, sp, #0
    15d6:	6078      	str	r0, [r7, #4]
	if (list->head) {
    15d8:	687b      	ldr	r3, [r7, #4]
    15da:	681b      	ldr	r3, [r3, #0]
    15dc:	2b00      	cmp	r3, #0
    15de:	d009      	beq.n	15f4 <list_remove_head+0x24>
		struct list_element *tmp = list->head;
    15e0:	687b      	ldr	r3, [r7, #4]
    15e2:	681b      	ldr	r3, [r3, #0]
    15e4:	60fb      	str	r3, [r7, #12]

		list->head = list->head->next;
    15e6:	687b      	ldr	r3, [r7, #4]
    15e8:	681b      	ldr	r3, [r3, #0]
    15ea:	681a      	ldr	r2, [r3, #0]
    15ec:	687b      	ldr	r3, [r7, #4]
    15ee:	601a      	str	r2, [r3, #0]
		return (void *)tmp;
    15f0:	68fb      	ldr	r3, [r7, #12]
    15f2:	e000      	b.n	15f6 <list_remove_head+0x26>
	}

	return NULL;
    15f4:	2300      	movs	r3, #0
}
    15f6:	0018      	movs	r0, r3
    15f8:	46bd      	mov	sp, r7
    15fa:	b004      	add	sp, #16
    15fc:	bd80      	pop	{r7, pc}
	...

00001600 <ringbuffer_init>:

/**
 * \brief Ringbuffer init
 */
int32_t ringbuffer_init(struct ringbuffer *const rb, void *buf, uint32_t size)
{
    1600:	b580      	push	{r7, lr}
    1602:	b084      	sub	sp, #16
    1604:	af00      	add	r7, sp, #0
    1606:	60f8      	str	r0, [r7, #12]
    1608:	60b9      	str	r1, [r7, #8]
    160a:	607a      	str	r2, [r7, #4]
	ASSERT(rb && buf && size);
    160c:	68fb      	ldr	r3, [r7, #12]
    160e:	2b00      	cmp	r3, #0
    1610:	d007      	beq.n	1622 <ringbuffer_init+0x22>
    1612:	68bb      	ldr	r3, [r7, #8]
    1614:	2b00      	cmp	r3, #0
    1616:	d004      	beq.n	1622 <ringbuffer_init+0x22>
    1618:	687b      	ldr	r3, [r7, #4]
    161a:	2b00      	cmp	r3, #0
    161c:	d001      	beq.n	1622 <ringbuffer_init+0x22>
    161e:	2301      	movs	r3, #1
    1620:	e000      	b.n	1624 <ringbuffer_init+0x24>
    1622:	2300      	movs	r3, #0
    1624:	1c1a      	adds	r2, r3, #0
    1626:	2301      	movs	r3, #1
    1628:	4013      	ands	r3, r2
    162a:	b2db      	uxtb	r3, r3
    162c:	490f      	ldr	r1, [pc, #60]	; (166c <ringbuffer_init+0x6c>)
    162e:	2228      	movs	r2, #40	; 0x28
    1630:	0018      	movs	r0, r3
    1632:	4b0f      	ldr	r3, [pc, #60]	; (1670 <ringbuffer_init+0x70>)
    1634:	4798      	blx	r3

	/*
	 * buf size must be aligned to power of 2
	 */
	if ((size & (size - 1)) != 0) {
    1636:	687b      	ldr	r3, [r7, #4]
    1638:	3b01      	subs	r3, #1
    163a:	687a      	ldr	r2, [r7, #4]
    163c:	4013      	ands	r3, r2
    163e:	d002      	beq.n	1646 <ringbuffer_init+0x46>
		return ERR_INVALID_ARG;
    1640:	230d      	movs	r3, #13
    1642:	425b      	negs	r3, r3
    1644:	e00e      	b.n	1664 <ringbuffer_init+0x64>
	}

	/* size - 1 is faster in calculation */
	rb->size        = size - 1;
    1646:	687b      	ldr	r3, [r7, #4]
    1648:	1e5a      	subs	r2, r3, #1
    164a:	68fb      	ldr	r3, [r7, #12]
    164c:	605a      	str	r2, [r3, #4]
	rb->read_index  = 0;
    164e:	68fb      	ldr	r3, [r7, #12]
    1650:	2200      	movs	r2, #0
    1652:	609a      	str	r2, [r3, #8]
	rb->write_index = rb->read_index;
    1654:	68fb      	ldr	r3, [r7, #12]
    1656:	689a      	ldr	r2, [r3, #8]
    1658:	68fb      	ldr	r3, [r7, #12]
    165a:	60da      	str	r2, [r3, #12]
	rb->buf         = (uint8_t *)buf;
    165c:	68fb      	ldr	r3, [r7, #12]
    165e:	68ba      	ldr	r2, [r7, #8]
    1660:	601a      	str	r2, [r3, #0]

	return ERR_NONE;
    1662:	2300      	movs	r3, #0
}
    1664:	0018      	movs	r0, r3
    1666:	46bd      	mov	sp, r7
    1668:	b004      	add	sp, #16
    166a:	bd80      	pop	{r7, pc}
    166c:	00004434 	.word	0x00004434
    1670:	000014f7 	.word	0x000014f7

00001674 <ringbuffer_get>:
/**
 * \brief Get one byte from ringbuffer
 *
 */
int32_t ringbuffer_get(struct ringbuffer *const rb, uint8_t *data)
{
    1674:	b580      	push	{r7, lr}
    1676:	b082      	sub	sp, #8
    1678:	af00      	add	r7, sp, #0
    167a:	6078      	str	r0, [r7, #4]
    167c:	6039      	str	r1, [r7, #0]
	ASSERT(rb && data);
    167e:	687b      	ldr	r3, [r7, #4]
    1680:	2b00      	cmp	r3, #0
    1682:	d004      	beq.n	168e <ringbuffer_get+0x1a>
    1684:	683b      	ldr	r3, [r7, #0]
    1686:	2b00      	cmp	r3, #0
    1688:	d001      	beq.n	168e <ringbuffer_get+0x1a>
    168a:	2301      	movs	r3, #1
    168c:	e000      	b.n	1690 <ringbuffer_get+0x1c>
    168e:	2300      	movs	r3, #0
    1690:	1c1a      	adds	r2, r3, #0
    1692:	2301      	movs	r3, #1
    1694:	4013      	ands	r3, r2
    1696:	b2db      	uxtb	r3, r3
    1698:	4911      	ldr	r1, [pc, #68]	; (16e0 <ringbuffer_get+0x6c>)
    169a:	2240      	movs	r2, #64	; 0x40
    169c:	0018      	movs	r0, r3
    169e:	4b11      	ldr	r3, [pc, #68]	; (16e4 <ringbuffer_get+0x70>)
    16a0:	4798      	blx	r3

	if (rb->write_index != rb->read_index) {
    16a2:	687b      	ldr	r3, [r7, #4]
    16a4:	68da      	ldr	r2, [r3, #12]
    16a6:	687b      	ldr	r3, [r7, #4]
    16a8:	689b      	ldr	r3, [r3, #8]
    16aa:	429a      	cmp	r2, r3
    16ac:	d011      	beq.n	16d2 <ringbuffer_get+0x5e>
		*data = rb->buf[rb->read_index & rb->size];
    16ae:	687b      	ldr	r3, [r7, #4]
    16b0:	681a      	ldr	r2, [r3, #0]
    16b2:	687b      	ldr	r3, [r7, #4]
    16b4:	6899      	ldr	r1, [r3, #8]
    16b6:	687b      	ldr	r3, [r7, #4]
    16b8:	685b      	ldr	r3, [r3, #4]
    16ba:	400b      	ands	r3, r1
    16bc:	18d3      	adds	r3, r2, r3
    16be:	781a      	ldrb	r2, [r3, #0]
    16c0:	683b      	ldr	r3, [r7, #0]
    16c2:	701a      	strb	r2, [r3, #0]
		rb->read_index++;
    16c4:	687b      	ldr	r3, [r7, #4]
    16c6:	689b      	ldr	r3, [r3, #8]
    16c8:	1c5a      	adds	r2, r3, #1
    16ca:	687b      	ldr	r3, [r7, #4]
    16cc:	609a      	str	r2, [r3, #8]
		return ERR_NONE;
    16ce:	2300      	movs	r3, #0
    16d0:	e001      	b.n	16d6 <ringbuffer_get+0x62>
	}

	return ERR_NOT_FOUND;
    16d2:	230a      	movs	r3, #10
    16d4:	425b      	negs	r3, r3
}
    16d6:	0018      	movs	r0, r3
    16d8:	46bd      	mov	sp, r7
    16da:	b002      	add	sp, #8
    16dc:	bd80      	pop	{r7, pc}
    16de:	46c0      	nop			; (mov r8, r8)
    16e0:	00004434 	.word	0x00004434
    16e4:	000014f7 	.word	0x000014f7

000016e8 <ringbuffer_put>:
/**
 * \brief Put one byte to ringbuffer
 *
 */
int32_t ringbuffer_put(struct ringbuffer *const rb, uint8_t data)
{
    16e8:	b580      	push	{r7, lr}
    16ea:	b082      	sub	sp, #8
    16ec:	af00      	add	r7, sp, #0
    16ee:	6078      	str	r0, [r7, #4]
    16f0:	000a      	movs	r2, r1
    16f2:	1cfb      	adds	r3, r7, #3
    16f4:	701a      	strb	r2, [r3, #0]
	ASSERT(rb);
    16f6:	687b      	ldr	r3, [r7, #4]
    16f8:	1e5a      	subs	r2, r3, #1
    16fa:	4193      	sbcs	r3, r2
    16fc:	b2db      	uxtb	r3, r3
    16fe:	4915      	ldr	r1, [pc, #84]	; (1754 <ringbuffer_put+0x6c>)
    1700:	2251      	movs	r2, #81	; 0x51
    1702:	0018      	movs	r0, r3
    1704:	4b14      	ldr	r3, [pc, #80]	; (1758 <ringbuffer_put+0x70>)
    1706:	4798      	blx	r3

	rb->buf[rb->write_index & rb->size] = data;
    1708:	687b      	ldr	r3, [r7, #4]
    170a:	681a      	ldr	r2, [r3, #0]
    170c:	687b      	ldr	r3, [r7, #4]
    170e:	68d9      	ldr	r1, [r3, #12]
    1710:	687b      	ldr	r3, [r7, #4]
    1712:	685b      	ldr	r3, [r3, #4]
    1714:	400b      	ands	r3, r1
    1716:	18d3      	adds	r3, r2, r3
    1718:	1cfa      	adds	r2, r7, #3
    171a:	7812      	ldrb	r2, [r2, #0]
    171c:	701a      	strb	r2, [r3, #0]

	/*
	 * buffer full strategy: new data will overwrite the oldest data in
	 * the buffer
	 */
	if ((rb->write_index - rb->read_index) > rb->size) {
    171e:	687b      	ldr	r3, [r7, #4]
    1720:	68da      	ldr	r2, [r3, #12]
    1722:	687b      	ldr	r3, [r7, #4]
    1724:	689b      	ldr	r3, [r3, #8]
    1726:	1ad2      	subs	r2, r2, r3
    1728:	687b      	ldr	r3, [r7, #4]
    172a:	685b      	ldr	r3, [r3, #4]
    172c:	429a      	cmp	r2, r3
    172e:	d906      	bls.n	173e <ringbuffer_put+0x56>
		rb->read_index = rb->write_index - rb->size;
    1730:	687b      	ldr	r3, [r7, #4]
    1732:	68da      	ldr	r2, [r3, #12]
    1734:	687b      	ldr	r3, [r7, #4]
    1736:	685b      	ldr	r3, [r3, #4]
    1738:	1ad2      	subs	r2, r2, r3
    173a:	687b      	ldr	r3, [r7, #4]
    173c:	609a      	str	r2, [r3, #8]
	}

	rb->write_index++;
    173e:	687b      	ldr	r3, [r7, #4]
    1740:	68db      	ldr	r3, [r3, #12]
    1742:	1c5a      	adds	r2, r3, #1
    1744:	687b      	ldr	r3, [r7, #4]
    1746:	60da      	str	r2, [r3, #12]

	return ERR_NONE;
    1748:	2300      	movs	r3, #0
}
    174a:	0018      	movs	r0, r3
    174c:	46bd      	mov	sp, r7
    174e:	b002      	add	sp, #8
    1750:	bd80      	pop	{r7, pc}
    1752:	46c0      	nop			; (mov r8, r8)
    1754:	00004434 	.word	0x00004434
    1758:	000014f7 	.word	0x000014f7

0000175c <ringbuffer_num>:

/**
 * \brief Return the element number of ringbuffer
 */
uint32_t ringbuffer_num(const struct ringbuffer *const rb)
{
    175c:	b580      	push	{r7, lr}
    175e:	b082      	sub	sp, #8
    1760:	af00      	add	r7, sp, #0
    1762:	6078      	str	r0, [r7, #4]
	ASSERT(rb);
    1764:	687b      	ldr	r3, [r7, #4]
    1766:	1e5a      	subs	r2, r3, #1
    1768:	4193      	sbcs	r3, r2
    176a:	b2db      	uxtb	r3, r3
    176c:	4906      	ldr	r1, [pc, #24]	; (1788 <ringbuffer_num+0x2c>)
    176e:	2267      	movs	r2, #103	; 0x67
    1770:	0018      	movs	r0, r3
    1772:	4b06      	ldr	r3, [pc, #24]	; (178c <ringbuffer_num+0x30>)
    1774:	4798      	blx	r3

	return rb->write_index - rb->read_index;
    1776:	687b      	ldr	r3, [r7, #4]
    1778:	68da      	ldr	r2, [r3, #12]
    177a:	687b      	ldr	r3, [r7, #4]
    177c:	689b      	ldr	r3, [r3, #8]
    177e:	1ad3      	subs	r3, r2, r3
}
    1780:	0018      	movs	r0, r3
    1782:	46bd      	mov	sp, r7
    1784:	b002      	add	sp, #8
    1786:	bd80      	pop	{r7, pc}
    1788:	00004434 	.word	0x00004434
    178c:	000014f7 	.word	0x000014f7

00001790 <hri_nvmctrl_set_CTRLB_RWS_bf>:
	((Nvmctrl *)hw)->CTRLB.reg ^= NVMCTRL_CTRLB_CACHEDIS;
	NVMCTRL_CRITICAL_SECTION_LEAVE();
}

static inline void hri_nvmctrl_set_CTRLB_RWS_bf(const void *const hw, hri_nvmctrl_ctrlb_reg_t mask)
{
    1790:	b580      	push	{r7, lr}
    1792:	b082      	sub	sp, #8
    1794:	af00      	add	r7, sp, #0
    1796:	6078      	str	r0, [r7, #4]
    1798:	6039      	str	r1, [r7, #0]
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLB.reg |= NVMCTRL_CTRLB_RWS(mask);
    179a:	687b      	ldr	r3, [r7, #4]
    179c:	685a      	ldr	r2, [r3, #4]
    179e:	683b      	ldr	r3, [r7, #0]
    17a0:	005b      	lsls	r3, r3, #1
    17a2:	211e      	movs	r1, #30
    17a4:	400b      	ands	r3, r1
    17a6:	431a      	orrs	r2, r3
    17a8:	687b      	ldr	r3, [r7, #4]
    17aa:	605a      	str	r2, [r3, #4]
	NVMCTRL_CRITICAL_SECTION_LEAVE();
}
    17ac:	46c0      	nop			; (mov r8, r8)
    17ae:	46bd      	mov	sp, r7
    17b0:	b002      	add	sp, #8
    17b2:	bd80      	pop	{r7, pc}

000017b4 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
    17b4:	b580      	push	{r7, lr}
    17b6:	af00      	add	r7, sp, #0
	hri_nvmctrl_set_CTRLB_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);
    17b8:	4b08      	ldr	r3, [pc, #32]	; (17dc <_init_chip+0x28>)
    17ba:	2100      	movs	r1, #0
    17bc:	0018      	movs	r0, r3
    17be:	4b08      	ldr	r3, [pc, #32]	; (17e0 <_init_chip+0x2c>)
    17c0:	4798      	blx	r3

	_pm_init();
    17c2:	4b08      	ldr	r3, [pc, #32]	; (17e4 <_init_chip+0x30>)
    17c4:	4798      	blx	r3
	_sysctrl_init_sources();
    17c6:	4b08      	ldr	r3, [pc, #32]	; (17e8 <_init_chip+0x34>)
    17c8:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
#endif
	_sysctrl_init_referenced_generators();
    17ca:	4b08      	ldr	r3, [pc, #32]	; (17ec <_init_chip+0x38>)
    17cc:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
    17ce:	20ff      	movs	r0, #255	; 0xff
    17d0:	4b07      	ldr	r3, [pc, #28]	; (17f0 <_init_chip+0x3c>)
    17d2:	4798      	blx	r3
#if CONF_DMAC_ENABLE
	_pm_enable_bus_clock(PM_BUS_AHB, DMAC);
	_pm_enable_bus_clock(PM_BUS_APBB, DMAC);
	_dma_init();
#endif
}
    17d4:	46c0      	nop			; (mov r8, r8)
    17d6:	46bd      	mov	sp, r7
    17d8:	bd80      	pop	{r7, pc}
    17da:	46c0      	nop			; (mov r8, r8)
    17dc:	41004000 	.word	0x41004000
    17e0:	00001791 	.word	0x00001791
    17e4:	00001bf9 	.word	0x00001bf9
    17e8:	00002bb5 	.word	0x00002bb5
    17ec:	00002c79 	.word	0x00002c79
    17f0:	00001851 	.word	0x00001851

000017f4 <hri_gclk_wait_for_sync>:
{
    17f4:	b580      	push	{r7, lr}
    17f6:	b082      	sub	sp, #8
    17f8:	af00      	add	r7, sp, #0
    17fa:	6078      	str	r0, [r7, #4]
	while (((const Gclk *)hw)->STATUS.bit.SYNCBUSY)
    17fc:	46c0      	nop			; (mov r8, r8)
    17fe:	687b      	ldr	r3, [r7, #4]
    1800:	785b      	ldrb	r3, [r3, #1]
    1802:	061b      	lsls	r3, r3, #24
    1804:	0fdb      	lsrs	r3, r3, #31
    1806:	b2db      	uxtb	r3, r3
    1808:	2b00      	cmp	r3, #0
    180a:	d1f8      	bne.n	17fe <hri_gclk_wait_for_sync+0xa>
}
    180c:	46c0      	nop			; (mov r8, r8)
    180e:	46bd      	mov	sp, r7
    1810:	b002      	add	sp, #8
    1812:	bd80      	pop	{r7, pc}

00001814 <hri_gclk_write_GENCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_gclk_write_GENCTRL_reg(const void *const hw, hri_gclk_genctrl_reg_t data)
{
    1814:	b580      	push	{r7, lr}
    1816:	b082      	sub	sp, #8
    1818:	af00      	add	r7, sp, #0
    181a:	6078      	str	r0, [r7, #4]
    181c:	6039      	str	r1, [r7, #0]
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->GENCTRL.reg = data;
    181e:	687b      	ldr	r3, [r7, #4]
    1820:	683a      	ldr	r2, [r7, #0]
    1822:	605a      	str	r2, [r3, #4]
	hri_gclk_wait_for_sync(hw);
    1824:	687b      	ldr	r3, [r7, #4]
    1826:	0018      	movs	r0, r3
    1828:	4b02      	ldr	r3, [pc, #8]	; (1834 <hri_gclk_write_GENCTRL_reg+0x20>)
    182a:	4798      	blx	r3
	GCLK_CRITICAL_SECTION_LEAVE();
}
    182c:	46c0      	nop			; (mov r8, r8)
    182e:	46bd      	mov	sp, r7
    1830:	b002      	add	sp, #8
    1832:	bd80      	pop	{r7, pc}
    1834:	000017f5 	.word	0x000017f5

00001838 <hri_gclk_write_GENDIV_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_gclk_write_GENDIV_reg(const void *const hw, hri_gclk_gendiv_reg_t data)
{
    1838:	b580      	push	{r7, lr}
    183a:	b082      	sub	sp, #8
    183c:	af00      	add	r7, sp, #0
    183e:	6078      	str	r0, [r7, #4]
    1840:	6039      	str	r1, [r7, #0]
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->GENDIV.reg = data;
    1842:	687b      	ldr	r3, [r7, #4]
    1844:	683a      	ldr	r2, [r7, #0]
    1846:	609a      	str	r2, [r3, #8]
	GCLK_CRITICAL_SECTION_LEAVE();
}
    1848:	46c0      	nop			; (mov r8, r8)
    184a:	46bd      	mov	sp, r7
    184c:	b002      	add	sp, #8
    184e:	bd80      	pop	{r7, pc}

00001850 <_gclk_init_generators_by_fref>:
	        | CONF_GCLK_GEN_8_SRC | GCLK_GENCTRL_ID(8));
#endif
}

void _gclk_init_generators_by_fref(uint32_t bm)
{
    1850:	b580      	push	{r7, lr}
    1852:	b082      	sub	sp, #8
    1854:	af00      	add	r7, sp, #0
    1856:	6078      	str	r0, [r7, #4]

#if CONF_GCLK_GENERATOR_0_CONFIG == 1
	if (bm & (1ul << 0)) {
    1858:	687b      	ldr	r3, [r7, #4]
    185a:	2201      	movs	r2, #1
    185c:	4013      	ands	r3, r2
    185e:	d00d      	beq.n	187c <_gclk_init_generators_by_fref+0x2c>
		hri_gclk_write_GENDIV_reg(GCLK, GCLK_GENDIV_DIV(CONF_GCLK_GEN_0_DIV) | GCLK_GENDIV_ID(0));
    1860:	2380      	movs	r3, #128	; 0x80
    1862:	005b      	lsls	r3, r3, #1
    1864:	4a18      	ldr	r2, [pc, #96]	; (18c8 <_gclk_init_generators_by_fref+0x78>)
    1866:	0019      	movs	r1, r3
    1868:	0010      	movs	r0, r2
    186a:	4b18      	ldr	r3, [pc, #96]	; (18cc <_gclk_init_generators_by_fref+0x7c>)
    186c:	4798      	blx	r3
		hri_gclk_write_GENCTRL_reg(
    186e:	2383      	movs	r3, #131	; 0x83
    1870:	025b      	lsls	r3, r3, #9
    1872:	4a15      	ldr	r2, [pc, #84]	; (18c8 <_gclk_init_generators_by_fref+0x78>)
    1874:	0019      	movs	r1, r3
    1876:	0010      	movs	r0, r2
    1878:	4b15      	ldr	r3, [pc, #84]	; (18d0 <_gclk_init_generators_by_fref+0x80>)
    187a:	4798      	blx	r3
		        | (CONF_GCLK_GENERATOR_1_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_1_SRC | GCLK_GENCTRL_ID(1));
	}
#endif

#if CONF_GCLK_GENERATOR_2_CONFIG == 1
	if (bm & (1ul << 2)) {
    187c:	687b      	ldr	r3, [r7, #4]
    187e:	2204      	movs	r2, #4
    1880:	4013      	ands	r3, r2
    1882:	d00c      	beq.n	189e <_gclk_init_generators_by_fref+0x4e>
		hri_gclk_write_GENDIV_reg(GCLK, GCLK_GENDIV_DIV(CONF_GCLK_GEN_2_DIV) | GCLK_GENDIV_ID(2));
    1884:	2381      	movs	r3, #129	; 0x81
    1886:	005b      	lsls	r3, r3, #1
    1888:	4a0f      	ldr	r2, [pc, #60]	; (18c8 <_gclk_init_generators_by_fref+0x78>)
    188a:	0019      	movs	r1, r3
    188c:	0010      	movs	r0, r2
    188e:	4b0f      	ldr	r3, [pc, #60]	; (18cc <_gclk_init_generators_by_fref+0x7c>)
    1890:	4798      	blx	r3
		hri_gclk_write_GENCTRL_reg(
    1892:	4a10      	ldr	r2, [pc, #64]	; (18d4 <_gclk_init_generators_by_fref+0x84>)
    1894:	4b0c      	ldr	r3, [pc, #48]	; (18c8 <_gclk_init_generators_by_fref+0x78>)
    1896:	0011      	movs	r1, r2
    1898:	0018      	movs	r0, r3
    189a:	4b0d      	ldr	r3, [pc, #52]	; (18d0 <_gclk_init_generators_by_fref+0x80>)
    189c:	4798      	blx	r3
		        | (CONF_GCLK_GENERATOR_2_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_2_SRC | GCLK_GENCTRL_ID(2));
	}
#endif

#if CONF_GCLK_GENERATOR_3_CONFIG == 1
	if (bm & (1ul << 3)) {
    189e:	687b      	ldr	r3, [r7, #4]
    18a0:	2208      	movs	r2, #8
    18a2:	4013      	ands	r3, r2
    18a4:	d00c      	beq.n	18c0 <_gclk_init_generators_by_fref+0x70>
		hri_gclk_write_GENDIV_reg(GCLK, GCLK_GENDIV_DIV(CONF_GCLK_GEN_3_DIV) | GCLK_GENDIV_ID(3));
    18a6:	2304      	movs	r3, #4
    18a8:	33ff      	adds	r3, #255	; 0xff
    18aa:	4a07      	ldr	r2, [pc, #28]	; (18c8 <_gclk_init_generators_by_fref+0x78>)
    18ac:	0019      	movs	r1, r3
    18ae:	0010      	movs	r0, r2
    18b0:	4b06      	ldr	r3, [pc, #24]	; (18cc <_gclk_init_generators_by_fref+0x7c>)
    18b2:	4798      	blx	r3
		hri_gclk_write_GENCTRL_reg(
    18b4:	4a08      	ldr	r2, [pc, #32]	; (18d8 <_gclk_init_generators_by_fref+0x88>)
    18b6:	4b04      	ldr	r3, [pc, #16]	; (18c8 <_gclk_init_generators_by_fref+0x78>)
    18b8:	0011      	movs	r1, r2
    18ba:	0018      	movs	r0, r3
    18bc:	4b04      	ldr	r3, [pc, #16]	; (18d0 <_gclk_init_generators_by_fref+0x80>)
    18be:	4798      	blx	r3
		        | (CONF_GCLK_GEN_8_DIVSEL << GCLK_GENCTRL_DIVSEL_Pos) | (CONF_GCLK_GEN_8_OE << GCLK_GENCTRL_OE_Pos)
		        | (CONF_GCLK_GEN_8_OOV << GCLK_GENCTRL_OOV_Pos) | (CONF_GCLK_GEN_8_IDC << GCLK_GENCTRL_IDC_Pos)
		        | (CONF_GCLK_GENERATOR_8_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_8_SRC | GCLK_GENCTRL_ID(8));
	}
#endif
}
    18c0:	46c0      	nop			; (mov r8, r8)
    18c2:	46bd      	mov	sp, r7
    18c4:	b002      	add	sp, #8
    18c6:	bd80      	pop	{r7, pc}
    18c8:	40000c00 	.word	0x40000c00
    18cc:	00001839 	.word	0x00001839
    18d0:	00001815 	.word	0x00001815
    18d4:	00010602 	.word	0x00010602
    18d8:	00010603 	.word	0x00010603

000018dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
    18dc:	b580      	push	{r7, lr}
    18de:	b082      	sub	sp, #8
    18e0:	af00      	add	r7, sp, #0
    18e2:	0002      	movs	r2, r0
    18e4:	1dfb      	adds	r3, r7, #7
    18e6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
    18e8:	1dfb      	adds	r3, r7, #7
    18ea:	781b      	ldrb	r3, [r3, #0]
    18ec:	2b7f      	cmp	r3, #127	; 0x7f
    18ee:	d809      	bhi.n	1904 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    18f0:	4b06      	ldr	r3, [pc, #24]	; (190c <__NVIC_EnableIRQ+0x30>)
    18f2:	1dfa      	adds	r2, r7, #7
    18f4:	7812      	ldrb	r2, [r2, #0]
    18f6:	0011      	movs	r1, r2
    18f8:	221f      	movs	r2, #31
    18fa:	400a      	ands	r2, r1
    18fc:	2101      	movs	r1, #1
    18fe:	4091      	lsls	r1, r2
    1900:	000a      	movs	r2, r1
    1902:	601a      	str	r2, [r3, #0]
  }
}
    1904:	46c0      	nop			; (mov r8, r8)
    1906:	46bd      	mov	sp, r7
    1908:	b002      	add	sp, #8
    190a:	bd80      	pop	{r7, pc}
    190c:	e000e100 	.word	0xe000e100

00001910 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
    1910:	b580      	push	{r7, lr}
    1912:	b082      	sub	sp, #8
    1914:	af00      	add	r7, sp, #0
    1916:	0002      	movs	r2, r0
    1918:	1dfb      	adds	r3, r7, #7
    191a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
    191c:	1dfb      	adds	r3, r7, #7
    191e:	781b      	ldrb	r3, [r3, #0]
    1920:	2b7f      	cmp	r3, #127	; 0x7f
    1922:	d80e      	bhi.n	1942 <__NVIC_DisableIRQ+0x32>
  {
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1924:	4909      	ldr	r1, [pc, #36]	; (194c <__NVIC_DisableIRQ+0x3c>)
    1926:	1dfb      	adds	r3, r7, #7
    1928:	781b      	ldrb	r3, [r3, #0]
    192a:	001a      	movs	r2, r3
    192c:	231f      	movs	r3, #31
    192e:	4013      	ands	r3, r2
    1930:	2201      	movs	r2, #1
    1932:	409a      	lsls	r2, r3
    1934:	0013      	movs	r3, r2
    1936:	2280      	movs	r2, #128	; 0x80
    1938:	508b      	str	r3, [r1, r2]
  __ASM volatile ("dsb 0xF":::"memory");
    193a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    193e:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
    1942:	46c0      	nop			; (mov r8, r8)
    1944:	46bd      	mov	sp, r7
    1946:	b002      	add	sp, #8
    1948:	bd80      	pop	{r7, pc}
    194a:	46c0      	nop			; (mov r8, r8)
    194c:	e000e100 	.word	0xe000e100

00001950 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    1950:	b580      	push	{r7, lr}
    1952:	b082      	sub	sp, #8
    1954:	af00      	add	r7, sp, #0
    1956:	0002      	movs	r2, r0
    1958:	1dfb      	adds	r3, r7, #7
    195a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
    195c:	1dfb      	adds	r3, r7, #7
    195e:	781b      	ldrb	r3, [r3, #0]
    1960:	2b7f      	cmp	r3, #127	; 0x7f
    1962:	d80a      	bhi.n	197a <__NVIC_ClearPendingIRQ+0x2a>
  {
    NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1964:	4907      	ldr	r1, [pc, #28]	; (1984 <__NVIC_ClearPendingIRQ+0x34>)
    1966:	1dfb      	adds	r3, r7, #7
    1968:	781b      	ldrb	r3, [r3, #0]
    196a:	001a      	movs	r2, r3
    196c:	231f      	movs	r3, #31
    196e:	4013      	ands	r3, r2
    1970:	2201      	movs	r2, #1
    1972:	409a      	lsls	r2, r3
    1974:	23c0      	movs	r3, #192	; 0xc0
    1976:	005b      	lsls	r3, r3, #1
    1978:	50ca      	str	r2, [r1, r3]
  }
}
    197a:	46c0      	nop			; (mov r8, r8)
    197c:	46bd      	mov	sp, r7
    197e:	b002      	add	sp, #8
    1980:	bd80      	pop	{r7, pc}
    1982:	46c0      	nop			; (mov r8, r8)
    1984:	e000e100 	.word	0xe000e100

00001988 <hri_nvmctrl_get_interrupt_READY_bit>:
{
    1988:	b580      	push	{r7, lr}
    198a:	b082      	sub	sp, #8
    198c:	af00      	add	r7, sp, #0
    198e:	6078      	str	r0, [r7, #4]
	return (((Nvmctrl *)hw)->INTFLAG.reg & NVMCTRL_INTFLAG_READY) >> NVMCTRL_INTFLAG_READY_Pos;
    1990:	687b      	ldr	r3, [r7, #4]
    1992:	7d1b      	ldrb	r3, [r3, #20]
    1994:	b2db      	uxtb	r3, r3
    1996:	001a      	movs	r2, r3
    1998:	2301      	movs	r3, #1
    199a:	4013      	ands	r3, r2
    199c:	1e5a      	subs	r2, r3, #1
    199e:	4193      	sbcs	r3, r2
    19a0:	b2db      	uxtb	r3, r3
}
    19a2:	0018      	movs	r0, r3
    19a4:	46bd      	mov	sp, r7
    19a6:	b002      	add	sp, #8
    19a8:	bd80      	pop	{r7, pc}

000019aa <hri_nvmctrl_get_interrupt_ERROR_bit>:
{
    19aa:	b580      	push	{r7, lr}
    19ac:	b082      	sub	sp, #8
    19ae:	af00      	add	r7, sp, #0
    19b0:	6078      	str	r0, [r7, #4]
	return (((Nvmctrl *)hw)->INTFLAG.reg & NVMCTRL_INTFLAG_ERROR) >> NVMCTRL_INTFLAG_ERROR_Pos;
    19b2:	687b      	ldr	r3, [r7, #4]
    19b4:	7d1b      	ldrb	r3, [r3, #20]
    19b6:	b2db      	uxtb	r3, r3
    19b8:	085b      	lsrs	r3, r3, #1
    19ba:	2201      	movs	r2, #1
    19bc:	4013      	ands	r3, r2
    19be:	1e5a      	subs	r2, r3, #1
    19c0:	4193      	sbcs	r3, r2
    19c2:	b2db      	uxtb	r3, r3
}
    19c4:	0018      	movs	r0, r3
    19c6:	46bd      	mov	sp, r7
    19c8:	b002      	add	sp, #8
    19ca:	bd80      	pop	{r7, pc}

000019cc <hri_nvmctrl_clear_interrupt_ERROR_bit>:
{
    19cc:	b580      	push	{r7, lr}
    19ce:	b082      	sub	sp, #8
    19d0:	af00      	add	r7, sp, #0
    19d2:	6078      	str	r0, [r7, #4]
	((Nvmctrl *)hw)->INTFLAG.reg = NVMCTRL_INTFLAG_ERROR;
    19d4:	687b      	ldr	r3, [r7, #4]
    19d6:	2202      	movs	r2, #2
    19d8:	751a      	strb	r2, [r3, #20]
}
    19da:	46c0      	nop			; (mov r8, r8)
    19dc:	46bd      	mov	sp, r7
    19de:	b002      	add	sp, #8
    19e0:	bd80      	pop	{r7, pc}

000019e2 <hri_nvmctrl_get_CTRLB_reg>:
	((Nvmctrl *)hw)->CTRLB.reg |= mask;
	NVMCTRL_CRITICAL_SECTION_LEAVE();
}

static inline hri_nvmctrl_ctrlb_reg_t hri_nvmctrl_get_CTRLB_reg(const void *const hw, hri_nvmctrl_ctrlb_reg_t mask)
{
    19e2:	b580      	push	{r7, lr}
    19e4:	b084      	sub	sp, #16
    19e6:	af00      	add	r7, sp, #0
    19e8:	6078      	str	r0, [r7, #4]
    19ea:	6039      	str	r1, [r7, #0]
	uint32_t tmp;
	tmp = ((Nvmctrl *)hw)->CTRLB.reg;
    19ec:	687b      	ldr	r3, [r7, #4]
    19ee:	685b      	ldr	r3, [r3, #4]
    19f0:	60fb      	str	r3, [r7, #12]
	tmp &= mask;
    19f2:	68fb      	ldr	r3, [r7, #12]
    19f4:	683a      	ldr	r2, [r7, #0]
    19f6:	4013      	ands	r3, r2
    19f8:	60fb      	str	r3, [r7, #12]
	return tmp;
    19fa:	68fb      	ldr	r3, [r7, #12]
}
    19fc:	0018      	movs	r0, r3
    19fe:	46bd      	mov	sp, r7
    1a00:	b004      	add	sp, #16
    1a02:	bd80      	pop	{r7, pc}

00001a04 <hri_nvmctrl_write_CTRLB_reg>:

static inline void hri_nvmctrl_write_CTRLB_reg(const void *const hw, hri_nvmctrl_ctrlb_reg_t data)
{
    1a04:	b580      	push	{r7, lr}
    1a06:	b082      	sub	sp, #8
    1a08:	af00      	add	r7, sp, #0
    1a0a:	6078      	str	r0, [r7, #4]
    1a0c:	6039      	str	r1, [r7, #0]
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLB.reg = data;
    1a0e:	687b      	ldr	r3, [r7, #4]
    1a10:	683a      	ldr	r2, [r7, #0]
    1a12:	605a      	str	r2, [r3, #4]
	NVMCTRL_CRITICAL_SECTION_LEAVE();
}
    1a14:	46c0      	nop			; (mov r8, r8)
    1a16:	46bd      	mov	sp, r7
    1a18:	b002      	add	sp, #8
    1a1a:	bd80      	pop	{r7, pc}

00001a1c <_flash_init>:

/**
 * \brief Initialize NVM
 */
int32_t _flash_init(struct _flash_device *const device, void *const hw)
{
    1a1c:	b580      	push	{r7, lr}
    1a1e:	b084      	sub	sp, #16
    1a20:	af00      	add	r7, sp, #0
    1a22:	6078      	str	r0, [r7, #4]
    1a24:	6039      	str	r1, [r7, #0]
	ASSERT(device && (hw == NVMCTRL));
    1a26:	687b      	ldr	r3, [r7, #4]
    1a28:	2b00      	cmp	r3, #0
    1a2a:	d005      	beq.n	1a38 <_flash_init+0x1c>
    1a2c:	683b      	ldr	r3, [r7, #0]
    1a2e:	4a1c      	ldr	r2, [pc, #112]	; (1aa0 <_flash_init+0x84>)
    1a30:	4293      	cmp	r3, r2
    1a32:	d101      	bne.n	1a38 <_flash_init+0x1c>
    1a34:	2301      	movs	r3, #1
    1a36:	e000      	b.n	1a3a <_flash_init+0x1e>
    1a38:	2300      	movs	r3, #0
    1a3a:	1c1a      	adds	r2, r3, #0
    1a3c:	2301      	movs	r3, #1
    1a3e:	4013      	ands	r3, r2
    1a40:	b2db      	uxtb	r3, r3
    1a42:	4918      	ldr	r1, [pc, #96]	; (1aa4 <_flash_init+0x88>)
    1a44:	2246      	movs	r2, #70	; 0x46
    1a46:	0018      	movs	r0, r3
    1a48:	4b17      	ldr	r3, [pc, #92]	; (1aa8 <_flash_init+0x8c>)
    1a4a:	4798      	blx	r3
	uint32_t ctrlb;

	device->hw = hw;
    1a4c:	687b      	ldr	r3, [r7, #4]
    1a4e:	683a      	ldr	r2, [r7, #0]
    1a50:	611a      	str	r2, [r3, #16]
	ctrlb      = _nvm.ctrlb & ~(NVMCTRL_CTRLB_RWS_Msk | NVMCTRL_CTRLB_MANW);
    1a52:	4b16      	ldr	r3, [pc, #88]	; (1aac <_flash_init+0x90>)
    1a54:	681b      	ldr	r3, [r3, #0]
    1a56:	229e      	movs	r2, #158	; 0x9e
    1a58:	4393      	bics	r3, r2
    1a5a:	60fb      	str	r3, [r7, #12]
	ctrlb |= hri_nvmctrl_get_CTRLB_reg(device->hw, NVMCTRL_CTRLB_RWS_Msk | NVMCTRL_CTRLB_MANW);
    1a5c:	687b      	ldr	r3, [r7, #4]
    1a5e:	691b      	ldr	r3, [r3, #16]
    1a60:	219e      	movs	r1, #158	; 0x9e
    1a62:	0018      	movs	r0, r3
    1a64:	4b12      	ldr	r3, [pc, #72]	; (1ab0 <_flash_init+0x94>)
    1a66:	4798      	blx	r3
    1a68:	0002      	movs	r2, r0
    1a6a:	68fb      	ldr	r3, [r7, #12]
    1a6c:	4313      	orrs	r3, r2
    1a6e:	60fb      	str	r3, [r7, #12]
	hri_nvmctrl_write_CTRLB_reg(device->hw, ctrlb);
    1a70:	687b      	ldr	r3, [r7, #4]
    1a72:	691b      	ldr	r3, [r3, #16]
    1a74:	68fa      	ldr	r2, [r7, #12]
    1a76:	0011      	movs	r1, r2
    1a78:	0018      	movs	r0, r3
    1a7a:	4b0e      	ldr	r3, [pc, #56]	; (1ab4 <_flash_init+0x98>)
    1a7c:	4798      	blx	r3

	_nvm_dev = device;
    1a7e:	4b0e      	ldr	r3, [pc, #56]	; (1ab8 <_flash_init+0x9c>)
    1a80:	687a      	ldr	r2, [r7, #4]
    1a82:	601a      	str	r2, [r3, #0]
	NVIC_DisableIRQ(NVMCTRL_IRQn);
    1a84:	2005      	movs	r0, #5
    1a86:	4b0d      	ldr	r3, [pc, #52]	; (1abc <_flash_init+0xa0>)
    1a88:	4798      	blx	r3
	NVIC_ClearPendingIRQ(NVMCTRL_IRQn);
    1a8a:	2005      	movs	r0, #5
    1a8c:	4b0c      	ldr	r3, [pc, #48]	; (1ac0 <_flash_init+0xa4>)
    1a8e:	4798      	blx	r3
	NVIC_EnableIRQ(NVMCTRL_IRQn);
    1a90:	2005      	movs	r0, #5
    1a92:	4b0c      	ldr	r3, [pc, #48]	; (1ac4 <_flash_init+0xa8>)
    1a94:	4798      	blx	r3
	return ERR_NONE;
    1a96:	2300      	movs	r3, #0
}
    1a98:	0018      	movs	r0, r3
    1a9a:	46bd      	mov	sp, r7
    1a9c:	b004      	add	sp, #16
    1a9e:	bd80      	pop	{r7, pc}
    1aa0:	41004000 	.word	0x41004000
    1aa4:	00004458 	.word	0x00004458
    1aa8:	000014f7 	.word	0x000014f7
    1aac:	20000490 	.word	0x20000490
    1ab0:	000019e3 	.word	0x000019e3
    1ab4:	00001a05 	.word	0x00001a05
    1ab8:	20000494 	.word	0x20000494
    1abc:	00001911 	.word	0x00001911
    1ac0:	00001951 	.word	0x00001951
    1ac4:	000018dd 	.word	0x000018dd

00001ac8 <NVMCTRL_Handler>:

/**
 * \internal NVM interrupt handler
 */
void NVMCTRL_Handler(void)
{
    1ac8:	b580      	push	{r7, lr}
    1aca:	b082      	sub	sp, #8
    1acc:	af00      	add	r7, sp, #0
	void *const hw = _nvm_dev->hw;
    1ace:	4b18      	ldr	r3, [pc, #96]	; (1b30 <NVMCTRL_Handler+0x68>)
    1ad0:	681b      	ldr	r3, [r3, #0]
    1ad2:	691b      	ldr	r3, [r3, #16]
    1ad4:	607b      	str	r3, [r7, #4]

	if (hri_nvmctrl_get_interrupt_READY_bit(hw)) {
    1ad6:	687b      	ldr	r3, [r7, #4]
    1ad8:	0018      	movs	r0, r3
    1ada:	4b16      	ldr	r3, [pc, #88]	; (1b34 <NVMCTRL_Handler+0x6c>)
    1adc:	4798      	blx	r3
    1ade:	1e03      	subs	r3, r0, #0
    1ae0:	d00c      	beq.n	1afc <NVMCTRL_Handler+0x34>
		if (NULL != _nvm_dev->flash_cb.ready_cb) {
    1ae2:	4b13      	ldr	r3, [pc, #76]	; (1b30 <NVMCTRL_Handler+0x68>)
    1ae4:	681b      	ldr	r3, [r3, #0]
    1ae6:	681b      	ldr	r3, [r3, #0]
    1ae8:	2b00      	cmp	r3, #0
    1aea:	d01d      	beq.n	1b28 <NVMCTRL_Handler+0x60>
			_nvm_dev->flash_cb.ready_cb(_nvm_dev);
    1aec:	4b10      	ldr	r3, [pc, #64]	; (1b30 <NVMCTRL_Handler+0x68>)
    1aee:	681b      	ldr	r3, [r3, #0]
    1af0:	681a      	ldr	r2, [r3, #0]
    1af2:	4b0f      	ldr	r3, [pc, #60]	; (1b30 <NVMCTRL_Handler+0x68>)
    1af4:	681b      	ldr	r3, [r3, #0]
    1af6:	0018      	movs	r0, r3
    1af8:	4790      	blx	r2
		hri_nvmctrl_clear_interrupt_ERROR_bit(hw);
		if (NULL != _nvm_dev->flash_cb.error_cb) {
			_nvm_dev->flash_cb.error_cb(_nvm_dev);
		}
	}
}
    1afa:	e015      	b.n	1b28 <NVMCTRL_Handler+0x60>
	} else if (hri_nvmctrl_get_interrupt_ERROR_bit(hw)) {
    1afc:	687b      	ldr	r3, [r7, #4]
    1afe:	0018      	movs	r0, r3
    1b00:	4b0d      	ldr	r3, [pc, #52]	; (1b38 <NVMCTRL_Handler+0x70>)
    1b02:	4798      	blx	r3
    1b04:	1e03      	subs	r3, r0, #0
    1b06:	d00f      	beq.n	1b28 <NVMCTRL_Handler+0x60>
		hri_nvmctrl_clear_interrupt_ERROR_bit(hw);
    1b08:	687b      	ldr	r3, [r7, #4]
    1b0a:	0018      	movs	r0, r3
    1b0c:	4b0b      	ldr	r3, [pc, #44]	; (1b3c <NVMCTRL_Handler+0x74>)
    1b0e:	4798      	blx	r3
		if (NULL != _nvm_dev->flash_cb.error_cb) {
    1b10:	4b07      	ldr	r3, [pc, #28]	; (1b30 <NVMCTRL_Handler+0x68>)
    1b12:	681b      	ldr	r3, [r3, #0]
    1b14:	685b      	ldr	r3, [r3, #4]
    1b16:	2b00      	cmp	r3, #0
    1b18:	d006      	beq.n	1b28 <NVMCTRL_Handler+0x60>
			_nvm_dev->flash_cb.error_cb(_nvm_dev);
    1b1a:	4b05      	ldr	r3, [pc, #20]	; (1b30 <NVMCTRL_Handler+0x68>)
    1b1c:	681b      	ldr	r3, [r3, #0]
    1b1e:	685a      	ldr	r2, [r3, #4]
    1b20:	4b03      	ldr	r3, [pc, #12]	; (1b30 <NVMCTRL_Handler+0x68>)
    1b22:	681b      	ldr	r3, [r3, #0]
    1b24:	0018      	movs	r0, r3
    1b26:	4790      	blx	r2
}
    1b28:	46c0      	nop			; (mov r8, r8)
    1b2a:	46bd      	mov	sp, r7
    1b2c:	b002      	add	sp, #8
    1b2e:	bd80      	pop	{r7, pc}
    1b30:	20000494 	.word	0x20000494
    1b34:	00001989 	.word	0x00001989
    1b38:	000019ab 	.word	0x000019ab
    1b3c:	000019cd 	.word	0x000019cd

00001b40 <hri_pm_set_CPUSEL_CPUDIV_bf>:
{
	return ((Pm *)hw)->SLEEP.reg;
}

static inline void hri_pm_set_CPUSEL_CPUDIV_bf(const void *const hw, hri_pm_cpusel_reg_t mask)
{
    1b40:	b580      	push	{r7, lr}
    1b42:	b082      	sub	sp, #8
    1b44:	af00      	add	r7, sp, #0
    1b46:	6078      	str	r0, [r7, #4]
    1b48:	000a      	movs	r2, r1
    1b4a:	1cfb      	adds	r3, r7, #3
    1b4c:	701a      	strb	r2, [r3, #0]
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->CPUSEL.reg |= PM_CPUSEL_CPUDIV(mask);
    1b4e:	687b      	ldr	r3, [r7, #4]
    1b50:	7a1b      	ldrb	r3, [r3, #8]
    1b52:	b2da      	uxtb	r2, r3
    1b54:	1cfb      	adds	r3, r7, #3
    1b56:	781b      	ldrb	r3, [r3, #0]
    1b58:	2107      	movs	r1, #7
    1b5a:	400b      	ands	r3, r1
    1b5c:	b2db      	uxtb	r3, r3
    1b5e:	4313      	orrs	r3, r2
    1b60:	b2da      	uxtb	r2, r3
    1b62:	687b      	ldr	r3, [r7, #4]
    1b64:	721a      	strb	r2, [r3, #8]
	PM_CRITICAL_SECTION_LEAVE();
}
    1b66:	46c0      	nop			; (mov r8, r8)
    1b68:	46bd      	mov	sp, r7
    1b6a:	b002      	add	sp, #8
    1b6c:	bd80      	pop	{r7, pc}

00001b6e <hri_pm_set_APBASEL_APBADIV_bf>:
{
	return ((Pm *)hw)->CPUSEL.reg;
}

static inline void hri_pm_set_APBASEL_APBADIV_bf(const void *const hw, hri_pm_apbasel_reg_t mask)
{
    1b6e:	b580      	push	{r7, lr}
    1b70:	b082      	sub	sp, #8
    1b72:	af00      	add	r7, sp, #0
    1b74:	6078      	str	r0, [r7, #4]
    1b76:	000a      	movs	r2, r1
    1b78:	1cfb      	adds	r3, r7, #3
    1b7a:	701a      	strb	r2, [r3, #0]
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->APBASEL.reg |= PM_APBASEL_APBADIV(mask);
    1b7c:	687b      	ldr	r3, [r7, #4]
    1b7e:	7a5b      	ldrb	r3, [r3, #9]
    1b80:	b2da      	uxtb	r2, r3
    1b82:	1cfb      	adds	r3, r7, #3
    1b84:	781b      	ldrb	r3, [r3, #0]
    1b86:	2107      	movs	r1, #7
    1b88:	400b      	ands	r3, r1
    1b8a:	b2db      	uxtb	r3, r3
    1b8c:	4313      	orrs	r3, r2
    1b8e:	b2da      	uxtb	r2, r3
    1b90:	687b      	ldr	r3, [r7, #4]
    1b92:	725a      	strb	r2, [r3, #9]
	PM_CRITICAL_SECTION_LEAVE();
}
    1b94:	46c0      	nop			; (mov r8, r8)
    1b96:	46bd      	mov	sp, r7
    1b98:	b002      	add	sp, #8
    1b9a:	bd80      	pop	{r7, pc}

00001b9c <hri_pm_set_APBBSEL_APBBDIV_bf>:
{
	return ((Pm *)hw)->APBASEL.reg;
}

static inline void hri_pm_set_APBBSEL_APBBDIV_bf(const void *const hw, hri_pm_apbbsel_reg_t mask)
{
    1b9c:	b580      	push	{r7, lr}
    1b9e:	b082      	sub	sp, #8
    1ba0:	af00      	add	r7, sp, #0
    1ba2:	6078      	str	r0, [r7, #4]
    1ba4:	000a      	movs	r2, r1
    1ba6:	1cfb      	adds	r3, r7, #3
    1ba8:	701a      	strb	r2, [r3, #0]
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->APBBSEL.reg |= PM_APBBSEL_APBBDIV(mask);
    1baa:	687b      	ldr	r3, [r7, #4]
    1bac:	7a9b      	ldrb	r3, [r3, #10]
    1bae:	b2da      	uxtb	r2, r3
    1bb0:	1cfb      	adds	r3, r7, #3
    1bb2:	781b      	ldrb	r3, [r3, #0]
    1bb4:	2107      	movs	r1, #7
    1bb6:	400b      	ands	r3, r1
    1bb8:	b2db      	uxtb	r3, r3
    1bba:	4313      	orrs	r3, r2
    1bbc:	b2da      	uxtb	r2, r3
    1bbe:	687b      	ldr	r3, [r7, #4]
    1bc0:	729a      	strb	r2, [r3, #10]
	PM_CRITICAL_SECTION_LEAVE();
}
    1bc2:	46c0      	nop			; (mov r8, r8)
    1bc4:	46bd      	mov	sp, r7
    1bc6:	b002      	add	sp, #8
    1bc8:	bd80      	pop	{r7, pc}

00001bca <hri_pm_set_APBCSEL_APBCDIV_bf>:
{
	return ((Pm *)hw)->APBBSEL.reg;
}

static inline void hri_pm_set_APBCSEL_APBCDIV_bf(const void *const hw, hri_pm_apbcsel_reg_t mask)
{
    1bca:	b580      	push	{r7, lr}
    1bcc:	b082      	sub	sp, #8
    1bce:	af00      	add	r7, sp, #0
    1bd0:	6078      	str	r0, [r7, #4]
    1bd2:	000a      	movs	r2, r1
    1bd4:	1cfb      	adds	r3, r7, #3
    1bd6:	701a      	strb	r2, [r3, #0]
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->APBCSEL.reg |= PM_APBCSEL_APBCDIV(mask);
    1bd8:	687b      	ldr	r3, [r7, #4]
    1bda:	7adb      	ldrb	r3, [r3, #11]
    1bdc:	b2da      	uxtb	r2, r3
    1bde:	1cfb      	adds	r3, r7, #3
    1be0:	781b      	ldrb	r3, [r3, #0]
    1be2:	2107      	movs	r1, #7
    1be4:	400b      	ands	r3, r1
    1be6:	b2db      	uxtb	r3, r3
    1be8:	4313      	orrs	r3, r2
    1bea:	b2da      	uxtb	r2, r3
    1bec:	687b      	ldr	r3, [r7, #4]
    1bee:	72da      	strb	r2, [r3, #11]
	PM_CRITICAL_SECTION_LEAVE();
}
    1bf0:	46c0      	nop			; (mov r8, r8)
    1bf2:	46bd      	mov	sp, r7
    1bf4:	b002      	add	sp, #8
    1bf6:	bd80      	pop	{r7, pc}

00001bf8 <_pm_init>:

/**
 * \brief Power Manager Init
 */
void _pm_init(void)
{
    1bf8:	b580      	push	{r7, lr}
    1bfa:	af00      	add	r7, sp, #0
	hri_pm_set_CPUSEL_CPUDIV_bf(PM, CONF_CPU_DIV);
    1bfc:	4b0b      	ldr	r3, [pc, #44]	; (1c2c <_pm_init+0x34>)
    1bfe:	2100      	movs	r1, #0
    1c00:	0018      	movs	r0, r3
    1c02:	4b0b      	ldr	r3, [pc, #44]	; (1c30 <_pm_init+0x38>)
    1c04:	4798      	blx	r3
	hri_pm_set_APBASEL_APBADIV_bf(PM, CONF_APBA_DIV);
    1c06:	4b09      	ldr	r3, [pc, #36]	; (1c2c <_pm_init+0x34>)
    1c08:	2100      	movs	r1, #0
    1c0a:	0018      	movs	r0, r3
    1c0c:	4b09      	ldr	r3, [pc, #36]	; (1c34 <_pm_init+0x3c>)
    1c0e:	4798      	blx	r3
	hri_pm_set_APBBSEL_APBBDIV_bf(PM, CONF_APBB_DIV);
    1c10:	4b06      	ldr	r3, [pc, #24]	; (1c2c <_pm_init+0x34>)
    1c12:	2100      	movs	r1, #0
    1c14:	0018      	movs	r0, r3
    1c16:	4b08      	ldr	r3, [pc, #32]	; (1c38 <_pm_init+0x40>)
    1c18:	4798      	blx	r3
	hri_pm_set_APBCSEL_APBCDIV_bf(PM, CONF_APBC_DIV);
    1c1a:	4b04      	ldr	r3, [pc, #16]	; (1c2c <_pm_init+0x34>)
    1c1c:	2100      	movs	r1, #0
    1c1e:	0018      	movs	r0, r3
    1c20:	4b06      	ldr	r3, [pc, #24]	; (1c3c <_pm_init+0x44>)
    1c22:	4798      	blx	r3
}
    1c24:	46c0      	nop			; (mov r8, r8)
    1c26:	46bd      	mov	sp, r7
    1c28:	bd80      	pop	{r7, pc}
    1c2a:	46c0      	nop			; (mov r8, r8)
    1c2c:	40000400 	.word	0x40000400
    1c30:	00001b41 	.word	0x00001b41
    1c34:	00001b6f 	.word	0x00001b6f
    1c38:	00001b9d 	.word	0x00001b9d
    1c3c:	00001bcb 	.word	0x00001bcb

00001c40 <__NVIC_EnableIRQ>:
{
    1c40:	b580      	push	{r7, lr}
    1c42:	b082      	sub	sp, #8
    1c44:	af00      	add	r7, sp, #0
    1c46:	0002      	movs	r2, r0
    1c48:	1dfb      	adds	r3, r7, #7
    1c4a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
    1c4c:	1dfb      	adds	r3, r7, #7
    1c4e:	781b      	ldrb	r3, [r3, #0]
    1c50:	2b7f      	cmp	r3, #127	; 0x7f
    1c52:	d809      	bhi.n	1c68 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1c54:	4b06      	ldr	r3, [pc, #24]	; (1c70 <__NVIC_EnableIRQ+0x30>)
    1c56:	1dfa      	adds	r2, r7, #7
    1c58:	7812      	ldrb	r2, [r2, #0]
    1c5a:	0011      	movs	r1, r2
    1c5c:	221f      	movs	r2, #31
    1c5e:	400a      	ands	r2, r1
    1c60:	2101      	movs	r1, #1
    1c62:	4091      	lsls	r1, r2
    1c64:	000a      	movs	r2, r1
    1c66:	601a      	str	r2, [r3, #0]
}
    1c68:	46c0      	nop			; (mov r8, r8)
    1c6a:	46bd      	mov	sp, r7
    1c6c:	b002      	add	sp, #8
    1c6e:	bd80      	pop	{r7, pc}
    1c70:	e000e100 	.word	0xe000e100

00001c74 <hri_rtc_wait_for_sync>:
typedef uint8_t  hri_rtcmode2_intenset_reg_t;
typedef uint8_t  hri_rtcmode2_intflag_reg_t;
typedef uint8_t  hri_rtcmode2_mask_reg_t;

static inline void hri_rtc_wait_for_sync(const void *const hw)
{
    1c74:	b580      	push	{r7, lr}
    1c76:	b082      	sub	sp, #8
    1c78:	af00      	add	r7, sp, #0
    1c7a:	6078      	str	r0, [r7, #4]
	while (((const Rtc *)hw)->MODE0.STATUS.bit.SYNCBUSY)
    1c7c:	46c0      	nop			; (mov r8, r8)
    1c7e:	687b      	ldr	r3, [r7, #4]
    1c80:	7a9b      	ldrb	r3, [r3, #10]
    1c82:	061b      	lsls	r3, r3, #24
    1c84:	0fdb      	lsrs	r3, r3, #31
    1c86:	b2db      	uxtb	r3, r3
    1c88:	2b00      	cmp	r3, #0
    1c8a:	d1f8      	bne.n	1c7e <hri_rtc_wait_for_sync+0xa>
		;
}
    1c8c:	46c0      	nop			; (mov r8, r8)
    1c8e:	46bd      	mov	sp, r7
    1c90:	b002      	add	sp, #8
    1c92:	bd80      	pop	{r7, pc}

00001c94 <hri_rtcmode0_clear_interrupt_CMP0_bit>:
{
	return (((Rtc *)hw)->MODE0.INTFLAG.reg & RTC_MODE0_INTFLAG_CMP0) >> RTC_MODE0_INTFLAG_CMP0_Pos;
}

static inline void hri_rtcmode0_clear_interrupt_CMP0_bit(const void *const hw)
{
    1c94:	b580      	push	{r7, lr}
    1c96:	b082      	sub	sp, #8
    1c98:	af00      	add	r7, sp, #0
    1c9a:	6078      	str	r0, [r7, #4]
	((Rtc *)hw)->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_CMP0;
    1c9c:	687b      	ldr	r3, [r7, #4]
    1c9e:	2201      	movs	r2, #1
    1ca0:	721a      	strb	r2, [r3, #8]
}
    1ca2:	46c0      	nop			; (mov r8, r8)
    1ca4:	46bd      	mov	sp, r7
    1ca6:	b002      	add	sp, #8
    1ca8:	bd80      	pop	{r7, pc}

00001caa <hri_rtcmode0_read_INTFLAG_reg>:
	tmp &= mask;
	return tmp;
}

static inline hri_rtcmode0_intflag_reg_t hri_rtcmode0_read_INTFLAG_reg(const void *const hw)
{
    1caa:	b580      	push	{r7, lr}
    1cac:	b082      	sub	sp, #8
    1cae:	af00      	add	r7, sp, #0
    1cb0:	6078      	str	r0, [r7, #4]
	return ((Rtc *)hw)->MODE0.INTFLAG.reg;
    1cb2:	687b      	ldr	r3, [r7, #4]
    1cb4:	7a1b      	ldrb	r3, [r3, #8]
    1cb6:	b2db      	uxtb	r3, r3
}
    1cb8:	0018      	movs	r0, r3
    1cba:	46bd      	mov	sp, r7
    1cbc:	b002      	add	sp, #8
    1cbe:	bd80      	pop	{r7, pc}

00001cc0 <hri_rtcmode0_set_INTEN_CMP0_bit>:
{
	((Rtc *)hw)->MODE2.INTFLAG.reg = mask;
}

static inline void hri_rtcmode0_set_INTEN_CMP0_bit(const void *const hw)
{
    1cc0:	b580      	push	{r7, lr}
    1cc2:	b082      	sub	sp, #8
    1cc4:	af00      	add	r7, sp, #0
    1cc6:	6078      	str	r0, [r7, #4]
	((Rtc *)hw)->MODE0.INTENSET.reg = RTC_MODE0_INTENSET_CMP0;
    1cc8:	687b      	ldr	r3, [r7, #4]
    1cca:	2201      	movs	r2, #1
    1ccc:	71da      	strb	r2, [r3, #7]
}
    1cce:	46c0      	nop			; (mov r8, r8)
    1cd0:	46bd      	mov	sp, r7
    1cd2:	b002      	add	sp, #8
    1cd4:	bd80      	pop	{r7, pc}
	...

00001cd8 <hri_rtcmode0_set_CTRL_ENABLE_bit>:
	tmp = (tmp & RTC_MODE0_CTRL_SWRST) >> RTC_MODE0_CTRL_SWRST_Pos;
	return (bool)tmp;
}

static inline void hri_rtcmode0_set_CTRL_ENABLE_bit(const void *const hw)
{
    1cd8:	b580      	push	{r7, lr}
    1cda:	b082      	sub	sp, #8
    1cdc:	af00      	add	r7, sp, #0
    1cde:	6078      	str	r0, [r7, #4]
	RTC_CRITICAL_SECTION_ENTER();
	((Rtc *)hw)->MODE0.CTRL.reg |= RTC_MODE0_CTRL_ENABLE;
    1ce0:	687b      	ldr	r3, [r7, #4]
    1ce2:	881b      	ldrh	r3, [r3, #0]
    1ce4:	b29b      	uxth	r3, r3
    1ce6:	2202      	movs	r2, #2
    1ce8:	4313      	orrs	r3, r2
    1cea:	b29a      	uxth	r2, r3
    1cec:	687b      	ldr	r3, [r7, #4]
    1cee:	801a      	strh	r2, [r3, #0]
	hri_rtc_wait_for_sync(hw);
    1cf0:	687b      	ldr	r3, [r7, #4]
    1cf2:	0018      	movs	r0, r3
    1cf4:	4b02      	ldr	r3, [pc, #8]	; (1d00 <hri_rtcmode0_set_CTRL_ENABLE_bit+0x28>)
    1cf6:	4798      	blx	r3
	RTC_CRITICAL_SECTION_LEAVE();
}
    1cf8:	46c0      	nop			; (mov r8, r8)
    1cfa:	46bd      	mov	sp, r7
    1cfc:	b002      	add	sp, #8
    1cfe:	bd80      	pop	{r7, pc}
    1d00:	00001c75 	.word	0x00001c75

00001d04 <hri_rtcmode0_get_CTRL_ENABLE_bit>:

static inline bool hri_rtcmode0_get_CTRL_ENABLE_bit(const void *const hw)
{
    1d04:	b580      	push	{r7, lr}
    1d06:	b084      	sub	sp, #16
    1d08:	af00      	add	r7, sp, #0
    1d0a:	6078      	str	r0, [r7, #4]
	uint16_t tmp;
	hri_rtc_wait_for_sync(hw);
    1d0c:	687b      	ldr	r3, [r7, #4]
    1d0e:	0018      	movs	r0, r3
    1d10:	4b0d      	ldr	r3, [pc, #52]	; (1d48 <hri_rtcmode0_get_CTRL_ENABLE_bit+0x44>)
    1d12:	4798      	blx	r3
	tmp = ((Rtc *)hw)->MODE0.CTRL.reg;
    1d14:	230e      	movs	r3, #14
    1d16:	18fb      	adds	r3, r7, r3
    1d18:	687a      	ldr	r2, [r7, #4]
    1d1a:	8812      	ldrh	r2, [r2, #0]
    1d1c:	801a      	strh	r2, [r3, #0]
	tmp = (tmp & RTC_MODE0_CTRL_ENABLE) >> RTC_MODE0_CTRL_ENABLE_Pos;
    1d1e:	230e      	movs	r3, #14
    1d20:	18fb      	adds	r3, r7, r3
    1d22:	881b      	ldrh	r3, [r3, #0]
    1d24:	085b      	lsrs	r3, r3, #1
    1d26:	b29a      	uxth	r2, r3
    1d28:	230e      	movs	r3, #14
    1d2a:	18fb      	adds	r3, r7, r3
    1d2c:	2101      	movs	r1, #1
    1d2e:	400a      	ands	r2, r1
    1d30:	801a      	strh	r2, [r3, #0]
	return (bool)tmp;
    1d32:	230e      	movs	r3, #14
    1d34:	18fb      	adds	r3, r7, r3
    1d36:	881b      	ldrh	r3, [r3, #0]
    1d38:	1e5a      	subs	r2, r3, #1
    1d3a:	4193      	sbcs	r3, r2
    1d3c:	b2db      	uxtb	r3, r3
}
    1d3e:	0018      	movs	r0, r3
    1d40:	46bd      	mov	sp, r7
    1d42:	b004      	add	sp, #16
    1d44:	bd80      	pop	{r7, pc}
    1d46:	46c0      	nop			; (mov r8, r8)
    1d48:	00001c75 	.word	0x00001c75

00001d4c <hri_rtcmode0_write_CTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_rtcmode0_write_CTRL_reg(const void *const hw, hri_rtcmode0_ctrl_reg_t data)
{
    1d4c:	b580      	push	{r7, lr}
    1d4e:	b082      	sub	sp, #8
    1d50:	af00      	add	r7, sp, #0
    1d52:	6078      	str	r0, [r7, #4]
    1d54:	000a      	movs	r2, r1
    1d56:	1cbb      	adds	r3, r7, #2
    1d58:	801a      	strh	r2, [r3, #0]
	RTC_CRITICAL_SECTION_ENTER();
	((Rtc *)hw)->MODE0.CTRL.reg = data;
    1d5a:	687b      	ldr	r3, [r7, #4]
    1d5c:	1cba      	adds	r2, r7, #2
    1d5e:	8812      	ldrh	r2, [r2, #0]
    1d60:	801a      	strh	r2, [r3, #0]
	hri_rtc_wait_for_sync(hw);
    1d62:	687b      	ldr	r3, [r7, #4]
    1d64:	0018      	movs	r0, r3
    1d66:	4b03      	ldr	r3, [pc, #12]	; (1d74 <hri_rtcmode0_write_CTRL_reg+0x28>)
    1d68:	4798      	blx	r3
	RTC_CRITICAL_SECTION_LEAVE();
}
    1d6a:	46c0      	nop			; (mov r8, r8)
    1d6c:	46bd      	mov	sp, r7
    1d6e:	b002      	add	sp, #8
    1d70:	bd80      	pop	{r7, pc}
    1d72:	46c0      	nop			; (mov r8, r8)
    1d74:	00001c75 	.word	0x00001c75

00001d78 <hri_rtcmode0_write_COUNT_COUNT_bf>:
	tmp = (tmp & RTC_MODE0_COUNT_COUNT(mask)) >> RTC_MODE0_COUNT_COUNT_Pos;
	return tmp;
}

static inline void hri_rtcmode0_write_COUNT_COUNT_bf(const void *const hw, hri_rtcmode0_count_reg_t data)
{
    1d78:	b580      	push	{r7, lr}
    1d7a:	b084      	sub	sp, #16
    1d7c:	af00      	add	r7, sp, #0
    1d7e:	6078      	str	r0, [r7, #4]
    1d80:	6039      	str	r1, [r7, #0]
	uint32_t tmp;
	RTC_CRITICAL_SECTION_ENTER();
	tmp = ((Rtc *)hw)->MODE0.COUNT.reg;
    1d82:	687b      	ldr	r3, [r7, #4]
    1d84:	691b      	ldr	r3, [r3, #16]
    1d86:	60fb      	str	r3, [r7, #12]
	tmp &= ~RTC_MODE0_COUNT_COUNT_Msk;
    1d88:	2300      	movs	r3, #0
    1d8a:	60fb      	str	r3, [r7, #12]
	tmp |= RTC_MODE0_COUNT_COUNT(data);
    1d8c:	68fa      	ldr	r2, [r7, #12]
    1d8e:	683b      	ldr	r3, [r7, #0]
    1d90:	4313      	orrs	r3, r2
    1d92:	60fb      	str	r3, [r7, #12]
	((Rtc *)hw)->MODE0.COUNT.reg = tmp;
    1d94:	687b      	ldr	r3, [r7, #4]
    1d96:	68fa      	ldr	r2, [r7, #12]
    1d98:	611a      	str	r2, [r3, #16]
	hri_rtc_wait_for_sync(hw);
    1d9a:	687b      	ldr	r3, [r7, #4]
    1d9c:	0018      	movs	r0, r3
    1d9e:	4b03      	ldr	r3, [pc, #12]	; (1dac <hri_rtcmode0_write_COUNT_COUNT_bf+0x34>)
    1da0:	4798      	blx	r3
	RTC_CRITICAL_SECTION_LEAVE();
}
    1da2:	46c0      	nop			; (mov r8, r8)
    1da4:	46bd      	mov	sp, r7
    1da6:	b004      	add	sp, #16
    1da8:	bd80      	pop	{r7, pc}
    1daa:	46c0      	nop			; (mov r8, r8)
    1dac:	00001c75 	.word	0x00001c75

00001db0 <hri_rtcmode0_write_COMP_COMP_bf>:
	tmp = (tmp & RTC_MODE0_COMP_COMP(mask)) >> RTC_MODE0_COMP_COMP_Pos;
	return tmp;
}

static inline void hri_rtcmode0_write_COMP_COMP_bf(const void *const hw, uint8_t index, hri_rtcmode0_comp_reg_t data)
{
    1db0:	b580      	push	{r7, lr}
    1db2:	b086      	sub	sp, #24
    1db4:	af00      	add	r7, sp, #0
    1db6:	60f8      	str	r0, [r7, #12]
    1db8:	607a      	str	r2, [r7, #4]
    1dba:	230b      	movs	r3, #11
    1dbc:	18fb      	adds	r3, r7, r3
    1dbe:	1c0a      	adds	r2, r1, #0
    1dc0:	701a      	strb	r2, [r3, #0]
	uint32_t tmp;
	RTC_CRITICAL_SECTION_ENTER();
	tmp = ((Rtc *)hw)->MODE0.COMP[index].reg;
    1dc2:	230b      	movs	r3, #11
    1dc4:	18fb      	adds	r3, r7, r3
    1dc6:	781a      	ldrb	r2, [r3, #0]
    1dc8:	68fb      	ldr	r3, [r7, #12]
    1dca:	3206      	adds	r2, #6
    1dcc:	0092      	lsls	r2, r2, #2
    1dce:	58d3      	ldr	r3, [r2, r3]
    1dd0:	617b      	str	r3, [r7, #20]
	tmp &= ~RTC_MODE0_COMP_COMP_Msk;
    1dd2:	2300      	movs	r3, #0
    1dd4:	617b      	str	r3, [r7, #20]
	tmp |= RTC_MODE0_COMP_COMP(data);
    1dd6:	697a      	ldr	r2, [r7, #20]
    1dd8:	687b      	ldr	r3, [r7, #4]
    1dda:	4313      	orrs	r3, r2
    1ddc:	617b      	str	r3, [r7, #20]
	((Rtc *)hw)->MODE0.COMP[index].reg = tmp;
    1dde:	230b      	movs	r3, #11
    1de0:	18fb      	adds	r3, r7, r3
    1de2:	781a      	ldrb	r2, [r3, #0]
    1de4:	68fb      	ldr	r3, [r7, #12]
    1de6:	3206      	adds	r2, #6
    1de8:	0092      	lsls	r2, r2, #2
    1dea:	6979      	ldr	r1, [r7, #20]
    1dec:	50d1      	str	r1, [r2, r3]
	hri_rtc_wait_for_sync(hw);
    1dee:	68fb      	ldr	r3, [r7, #12]
    1df0:	0018      	movs	r0, r3
    1df2:	4b03      	ldr	r3, [pc, #12]	; (1e00 <hri_rtcmode0_write_COMP_COMP_bf+0x50>)
    1df4:	4798      	blx	r3
	RTC_CRITICAL_SECTION_LEAVE();
}
    1df6:	46c0      	nop			; (mov r8, r8)
    1df8:	46bd      	mov	sp, r7
    1dfa:	b006      	add	sp, #24
    1dfc:	bd80      	pop	{r7, pc}
    1dfe:	46c0      	nop			; (mov r8, r8)
    1e00:	00001c75 	.word	0x00001c75

00001e04 <_timer_init>:

/**
 * \brief Initialize Timer
 */
int32_t _timer_init(struct _timer_device *const dev, void *const hw)
{
    1e04:	b580      	push	{r7, lr}
    1e06:	b084      	sub	sp, #16
    1e08:	af00      	add	r7, sp, #0
    1e0a:	6078      	str	r0, [r7, #4]
    1e0c:	6039      	str	r1, [r7, #0]
	ASSERT(dev);
    1e0e:	687b      	ldr	r3, [r7, #4]
    1e10:	1e5a      	subs	r2, r3, #1
    1e12:	4193      	sbcs	r3, r2
    1e14:	b2db      	uxtb	r3, r3
    1e16:	4921      	ldr	r1, [pc, #132]	; (1e9c <_timer_init+0x98>)
    1e18:	2233      	movs	r2, #51	; 0x33
    1e1a:	0018      	movs	r0, r3
    1e1c:	4b20      	ldr	r3, [pc, #128]	; (1ea0 <_timer_init+0x9c>)
    1e1e:	4798      	blx	r3

	uint16_t register_value;
	dev->hw = hw;
    1e20:	687b      	ldr	r3, [r7, #4]
    1e22:	683a      	ldr	r2, [r7, #0]
    1e24:	60da      	str	r2, [r3, #12]

	hri_rtcmode0_write_CTRL_reg(dev->hw, RTC_MODE0_CTRL_SWRST);
    1e26:	687b      	ldr	r3, [r7, #4]
    1e28:	68db      	ldr	r3, [r3, #12]
    1e2a:	2101      	movs	r1, #1
    1e2c:	0018      	movs	r0, r3
    1e2e:	4b1d      	ldr	r3, [pc, #116]	; (1ea4 <_timer_init+0xa0>)
    1e30:	4798      	blx	r3
	hri_rtcmode0_wait_for_sync(dev->hw);
    1e32:	687b      	ldr	r3, [r7, #4]
    1e34:	68db      	ldr	r3, [r3, #12]
    1e36:	0018      	movs	r0, r3
    1e38:	4b1b      	ldr	r3, [pc, #108]	; (1ea8 <_timer_init+0xa4>)
    1e3a:	4798      	blx	r3

	/* Set mode 0 */
	register_value = RTC_MODE0_CTRL_MODE(0);
    1e3c:	230e      	movs	r3, #14
    1e3e:	18fb      	adds	r3, r7, r3
    1e40:	2200      	movs	r2, #0
    1e42:	801a      	strh	r2, [r3, #0]

	/* Set prescaler */
	register_value |= RTC_MODE0_CTRL_PRESCALER(CONF_RTC_PRESCALER);
    1e44:	230e      	movs	r3, #14
    1e46:	18fb      	adds	r3, r7, r3
    1e48:	220e      	movs	r2, #14
    1e4a:	18ba      	adds	r2, r7, r2
    1e4c:	8812      	ldrh	r2, [r2, #0]
    1e4e:	801a      	strh	r2, [r3, #0]

	/* clear counter on compare/timer match */
	register_value |= RTC_MODE0_CTRL_MATCHCLR;
    1e50:	230e      	movs	r3, #14
    1e52:	18fb      	adds	r3, r7, r3
    1e54:	220e      	movs	r2, #14
    1e56:	18ba      	adds	r2, r7, r2
    1e58:	8812      	ldrh	r2, [r2, #0]
    1e5a:	2180      	movs	r1, #128	; 0x80
    1e5c:	430a      	orrs	r2, r1
    1e5e:	801a      	strh	r2, [r3, #0]

	hri_rtcmode0_write_CTRL_reg(dev->hw, register_value);
    1e60:	687b      	ldr	r3, [r7, #4]
    1e62:	68da      	ldr	r2, [r3, #12]
    1e64:	230e      	movs	r3, #14
    1e66:	18fb      	adds	r3, r7, r3
    1e68:	881b      	ldrh	r3, [r3, #0]
    1e6a:	0019      	movs	r1, r3
    1e6c:	0010      	movs	r0, r2
    1e6e:	4b0d      	ldr	r3, [pc, #52]	; (1ea4 <_timer_init+0xa0>)
    1e70:	4798      	blx	r3

	hri_rtcmode0_write_COMP_COMP_bf(dev->hw, 0, CONF_RTC_COMP_VAL);
    1e72:	687b      	ldr	r3, [r7, #4]
    1e74:	68d8      	ldr	r0, [r3, #12]
    1e76:	2380      	movs	r3, #128	; 0x80
    1e78:	00db      	lsls	r3, r3, #3
    1e7a:	001a      	movs	r2, r3
    1e7c:	2100      	movs	r1, #0
    1e7e:	4b0b      	ldr	r3, [pc, #44]	; (1eac <_timer_init+0xa8>)
    1e80:	4798      	blx	r3
	hri_rtcmode0_set_INTEN_CMP0_bit(dev->hw);
    1e82:	687b      	ldr	r3, [r7, #4]
    1e84:	68db      	ldr	r3, [r3, #12]
    1e86:	0018      	movs	r0, r3
    1e88:	4b09      	ldr	r3, [pc, #36]	; (1eb0 <_timer_init+0xac>)
    1e8a:	4798      	blx	r3
	        | (CONF_RTC_PEREO4 << RTC_MODE0_EVCTRL_PEREO4_Pos) | (CONF_RTC_PEREO5 << RTC_MODE0_EVCTRL_PEREO5_Pos)
	        | (CONF_RTC_PEREO6 << RTC_MODE0_EVCTRL_PEREO6_Pos) | (CONF_RTC_PEREO7 << RTC_MODE0_EVCTRL_PEREO7_Pos)
	        | (CONF_RTC_COMPE0 << RTC_MODE0_EVCTRL_CMPEO_Pos) | (CONF_RTC_OVFEO << RTC_MODE0_EVCTRL_OVFEO_Pos));
#endif

	_rtc_dev = dev;
    1e8c:	4b09      	ldr	r3, [pc, #36]	; (1eb4 <_timer_init+0xb0>)
    1e8e:	687a      	ldr	r2, [r7, #4]
    1e90:	601a      	str	r2, [r3, #0]

	return ERR_NONE;
    1e92:	2300      	movs	r3, #0
}
    1e94:	0018      	movs	r0, r3
    1e96:	46bd      	mov	sp, r7
    1e98:	b004      	add	sp, #16
    1e9a:	bd80      	pop	{r7, pc}
    1e9c:	00004478 	.word	0x00004478
    1ea0:	000014f7 	.word	0x000014f7
    1ea4:	00001d4d 	.word	0x00001d4d
    1ea8:	00001c75 	.word	0x00001c75
    1eac:	00001db1 	.word	0x00001db1
    1eb0:	00001cc1 	.word	0x00001cc1
    1eb4:	20000498 	.word	0x20000498

00001eb8 <_timer_start>:

/**
 * \brief Start hardware timer
 */
void _timer_start(struct _timer_device *const dev)
{
    1eb8:	b580      	push	{r7, lr}
    1eba:	b082      	sub	sp, #8
    1ebc:	af00      	add	r7, sp, #0
    1ebe:	6078      	str	r0, [r7, #4]
	ASSERT(dev && dev->hw);
    1ec0:	687b      	ldr	r3, [r7, #4]
    1ec2:	2b00      	cmp	r3, #0
    1ec4:	d005      	beq.n	1ed2 <_timer_start+0x1a>
    1ec6:	687b      	ldr	r3, [r7, #4]
    1ec8:	68db      	ldr	r3, [r3, #12]
    1eca:	2b00      	cmp	r3, #0
    1ecc:	d001      	beq.n	1ed2 <_timer_start+0x1a>
    1ece:	2301      	movs	r3, #1
    1ed0:	e000      	b.n	1ed4 <_timer_start+0x1c>
    1ed2:	2300      	movs	r3, #0
    1ed4:	1c1a      	adds	r2, r3, #0
    1ed6:	2301      	movs	r3, #1
    1ed8:	4013      	ands	r3, r2
    1eda:	b2db      	uxtb	r3, r3
    1edc:	490d      	ldr	r1, [pc, #52]	; (1f14 <_timer_start+0x5c>)
    1ede:	226a      	movs	r2, #106	; 0x6a
    1ee0:	0018      	movs	r0, r3
    1ee2:	4b0d      	ldr	r3, [pc, #52]	; (1f18 <_timer_start+0x60>)
    1ee4:	4798      	blx	r3

	NVIC_EnableIRQ(RTC_IRQn);
    1ee6:	2003      	movs	r0, #3
    1ee8:	4b0c      	ldr	r3, [pc, #48]	; (1f1c <_timer_start+0x64>)
    1eea:	4798      	blx	r3
	hri_rtcmode0_write_COUNT_COUNT_bf(dev->hw, 0);
    1eec:	687b      	ldr	r3, [r7, #4]
    1eee:	68db      	ldr	r3, [r3, #12]
    1ef0:	2100      	movs	r1, #0
    1ef2:	0018      	movs	r0, r3
    1ef4:	4b0a      	ldr	r3, [pc, #40]	; (1f20 <_timer_start+0x68>)
    1ef6:	4798      	blx	r3
	hri_rtcmode0_wait_for_sync(dev->hw);
    1ef8:	687b      	ldr	r3, [r7, #4]
    1efa:	68db      	ldr	r3, [r3, #12]
    1efc:	0018      	movs	r0, r3
    1efe:	4b09      	ldr	r3, [pc, #36]	; (1f24 <_timer_start+0x6c>)
    1f00:	4798      	blx	r3
	hri_rtcmode0_set_CTRL_ENABLE_bit(dev->hw);
    1f02:	687b      	ldr	r3, [r7, #4]
    1f04:	68db      	ldr	r3, [r3, #12]
    1f06:	0018      	movs	r0, r3
    1f08:	4b07      	ldr	r3, [pc, #28]	; (1f28 <_timer_start+0x70>)
    1f0a:	4798      	blx	r3
}
    1f0c:	46c0      	nop			; (mov r8, r8)
    1f0e:	46bd      	mov	sp, r7
    1f10:	b002      	add	sp, #8
    1f12:	bd80      	pop	{r7, pc}
    1f14:	00004478 	.word	0x00004478
    1f18:	000014f7 	.word	0x000014f7
    1f1c:	00001c41 	.word	0x00001c41
    1f20:	00001d79 	.word	0x00001d79
    1f24:	00001c75 	.word	0x00001c75
    1f28:	00001cd9 	.word	0x00001cd9

00001f2c <_timer_is_started>:

/**
 * \brief Check if timer is running
 */
bool _timer_is_started(const struct _timer_device *const dev)
{
    1f2c:	b580      	push	{r7, lr}
    1f2e:	b082      	sub	sp, #8
    1f30:	af00      	add	r7, sp, #0
    1f32:	6078      	str	r0, [r7, #4]
	return hri_rtcmode0_get_CTRL_ENABLE_bit(dev->hw);
    1f34:	687b      	ldr	r3, [r7, #4]
    1f36:	68db      	ldr	r3, [r3, #12]
    1f38:	0018      	movs	r0, r3
    1f3a:	4b03      	ldr	r3, [pc, #12]	; (1f48 <_timer_is_started+0x1c>)
    1f3c:	4798      	blx	r3
    1f3e:	0003      	movs	r3, r0
}
    1f40:	0018      	movs	r0, r3
    1f42:	46bd      	mov	sp, r7
    1f44:	b002      	add	sp, #8
    1f46:	bd80      	pop	{r7, pc}
    1f48:	00001d05 	.word	0x00001d05

00001f4c <_timer_set_irq>:

/**
 * \brief Set timer IRQ
 */
void _timer_set_irq(struct _timer_device *const dev)
{
    1f4c:	b580      	push	{r7, lr}
    1f4e:	b082      	sub	sp, #8
    1f50:	af00      	add	r7, sp, #0
    1f52:	6078      	str	r0, [r7, #4]
	(void)dev;
}
    1f54:	46c0      	nop			; (mov r8, r8)
    1f56:	46bd      	mov	sp, r7
    1f58:	b002      	add	sp, #8
    1f5a:	bd80      	pop	{r7, pc}

00001f5c <_rtc_timer_interrupt_handler>:
 * \brief RTC Timer interrupt handler
 *
 * \param[in] p The pointer to calendar device struct
 */
static void _rtc_timer_interrupt_handler(struct _timer_device *dev)
{
    1f5c:	b580      	push	{r7, lr}
    1f5e:	b084      	sub	sp, #16
    1f60:	af00      	add	r7, sp, #0
    1f62:	6078      	str	r0, [r7, #4]
	/* Read and mask interrupt flag register */
	uint16_t flag = hri_rtcmode0_read_INTFLAG_reg(dev->hw);
    1f64:	687b      	ldr	r3, [r7, #4]
    1f66:	68db      	ldr	r3, [r3, #12]
    1f68:	0018      	movs	r0, r3
    1f6a:	4b0f      	ldr	r3, [pc, #60]	; (1fa8 <_rtc_timer_interrupt_handler+0x4c>)
    1f6c:	4798      	blx	r3
    1f6e:	0003      	movs	r3, r0
    1f70:	001a      	movs	r2, r3
    1f72:	230e      	movs	r3, #14
    1f74:	18fb      	adds	r3, r7, r3
    1f76:	801a      	strh	r2, [r3, #0]

	if (flag & RTC_MODE0_INTFLAG_CMP0) {
    1f78:	230e      	movs	r3, #14
    1f7a:	18fb      	adds	r3, r7, r3
    1f7c:	881b      	ldrh	r3, [r3, #0]
    1f7e:	2201      	movs	r2, #1
    1f80:	4013      	ands	r3, r2
    1f82:	d00d      	beq.n	1fa0 <_rtc_timer_interrupt_handler+0x44>
		if (dev->timer_cb.period_expired) {
    1f84:	687b      	ldr	r3, [r7, #4]
    1f86:	681b      	ldr	r3, [r3, #0]
    1f88:	2b00      	cmp	r3, #0
    1f8a:	d004      	beq.n	1f96 <_rtc_timer_interrupt_handler+0x3a>
			dev->timer_cb.period_expired(dev);
    1f8c:	687b      	ldr	r3, [r7, #4]
    1f8e:	681b      	ldr	r3, [r3, #0]
    1f90:	687a      	ldr	r2, [r7, #4]
    1f92:	0010      	movs	r0, r2
    1f94:	4798      	blx	r3
		}

		/* Clear interrupt flag */
		hri_rtcmode0_clear_interrupt_CMP0_bit(dev->hw);
    1f96:	687b      	ldr	r3, [r7, #4]
    1f98:	68db      	ldr	r3, [r3, #12]
    1f9a:	0018      	movs	r0, r3
    1f9c:	4b03      	ldr	r3, [pc, #12]	; (1fac <_rtc_timer_interrupt_handler+0x50>)
    1f9e:	4798      	blx	r3
	}
}
    1fa0:	46c0      	nop			; (mov r8, r8)
    1fa2:	46bd      	mov	sp, r7
    1fa4:	b004      	add	sp, #16
    1fa6:	bd80      	pop	{r7, pc}
    1fa8:	00001cab 	.word	0x00001cab
    1fac:	00001c95 	.word	0x00001c95

00001fb0 <_rtc_get_timer>:

/**
 * \brief Retrieve timer helper functions
 */
struct _timer_hpl_interface *_rtc_get_timer(void)
{
    1fb0:	b580      	push	{r7, lr}
    1fb2:	af00      	add	r7, sp, #0
	return NULL;
    1fb4:	2300      	movs	r3, #0
}
    1fb6:	0018      	movs	r0, r3
    1fb8:	46bd      	mov	sp, r7
    1fba:	bd80      	pop	{r7, pc}

00001fbc <RTC_Handler>:

/**
 * \brief Rtc interrupt handler
 */
void RTC_Handler(void)
{
    1fbc:	b580      	push	{r7, lr}
    1fbe:	af00      	add	r7, sp, #0
	_rtc_timer_interrupt_handler(_rtc_dev);
    1fc0:	4b03      	ldr	r3, [pc, #12]	; (1fd0 <RTC_Handler+0x14>)
    1fc2:	681b      	ldr	r3, [r3, #0]
    1fc4:	0018      	movs	r0, r3
    1fc6:	4b03      	ldr	r3, [pc, #12]	; (1fd4 <RTC_Handler+0x18>)
    1fc8:	4798      	blx	r3
}
    1fca:	46c0      	nop			; (mov r8, r8)
    1fcc:	46bd      	mov	sp, r7
    1fce:	bd80      	pop	{r7, pc}
    1fd0:	20000498 	.word	0x20000498
    1fd4:	00001f5d 	.word	0x00001f5d

00001fd8 <__NVIC_EnableIRQ>:
{
    1fd8:	b580      	push	{r7, lr}
    1fda:	b082      	sub	sp, #8
    1fdc:	af00      	add	r7, sp, #0
    1fde:	0002      	movs	r2, r0
    1fe0:	1dfb      	adds	r3, r7, #7
    1fe2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
    1fe4:	1dfb      	adds	r3, r7, #7
    1fe6:	781b      	ldrb	r3, [r3, #0]
    1fe8:	2b7f      	cmp	r3, #127	; 0x7f
    1fea:	d809      	bhi.n	2000 <STACK_SIZE>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1fec:	4b06      	ldr	r3, [pc, #24]	; (2008 <STACK_SIZE+0x8>)
    1fee:	1dfa      	adds	r2, r7, #7
    1ff0:	7812      	ldrb	r2, [r2, #0]
    1ff2:	0011      	movs	r1, r2
    1ff4:	221f      	movs	r2, #31
    1ff6:	400a      	ands	r2, r1
    1ff8:	2101      	movs	r1, #1
    1ffa:	4091      	lsls	r1, r2
    1ffc:	000a      	movs	r2, r1
    1ffe:	601a      	str	r2, [r3, #0]
}
    2000:	46c0      	nop			; (mov r8, r8)
    2002:	46bd      	mov	sp, r7
    2004:	b002      	add	sp, #8
    2006:	bd80      	pop	{r7, pc}
    2008:	e000e100 	.word	0xe000e100

0000200c <__NVIC_DisableIRQ>:
{
    200c:	b580      	push	{r7, lr}
    200e:	b082      	sub	sp, #8
    2010:	af00      	add	r7, sp, #0
    2012:	0002      	movs	r2, r0
    2014:	1dfb      	adds	r3, r7, #7
    2016:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
    2018:	1dfb      	adds	r3, r7, #7
    201a:	781b      	ldrb	r3, [r3, #0]
    201c:	2b7f      	cmp	r3, #127	; 0x7f
    201e:	d80e      	bhi.n	203e <__NVIC_DisableIRQ+0x32>
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2020:	4909      	ldr	r1, [pc, #36]	; (2048 <__NVIC_DisableIRQ+0x3c>)
    2022:	1dfb      	adds	r3, r7, #7
    2024:	781b      	ldrb	r3, [r3, #0]
    2026:	001a      	movs	r2, r3
    2028:	231f      	movs	r3, #31
    202a:	4013      	ands	r3, r2
    202c:	2201      	movs	r2, #1
    202e:	409a      	lsls	r2, r3
    2030:	0013      	movs	r3, r2
    2032:	2280      	movs	r2, #128	; 0x80
    2034:	508b      	str	r3, [r1, r2]
  __ASM volatile ("dsb 0xF":::"memory");
    2036:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    203a:	f3bf 8f6f 	isb	sy
}
    203e:	46c0      	nop			; (mov r8, r8)
    2040:	46bd      	mov	sp, r7
    2042:	b002      	add	sp, #8
    2044:	bd80      	pop	{r7, pc}
    2046:	46c0      	nop			; (mov r8, r8)
    2048:	e000e100 	.word	0xe000e100

0000204c <__NVIC_ClearPendingIRQ>:
{
    204c:	b580      	push	{r7, lr}
    204e:	b082      	sub	sp, #8
    2050:	af00      	add	r7, sp, #0
    2052:	0002      	movs	r2, r0
    2054:	1dfb      	adds	r3, r7, #7
    2056:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
    2058:	1dfb      	adds	r3, r7, #7
    205a:	781b      	ldrb	r3, [r3, #0]
    205c:	2b7f      	cmp	r3, #127	; 0x7f
    205e:	d80a      	bhi.n	2076 <__NVIC_ClearPendingIRQ+0x2a>
    NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2060:	4907      	ldr	r1, [pc, #28]	; (2080 <__NVIC_ClearPendingIRQ+0x34>)
    2062:	1dfb      	adds	r3, r7, #7
    2064:	781b      	ldrb	r3, [r3, #0]
    2066:	001a      	movs	r2, r3
    2068:	231f      	movs	r3, #31
    206a:	4013      	ands	r3, r2
    206c:	2201      	movs	r2, #1
    206e:	409a      	lsls	r2, r3
    2070:	23c0      	movs	r3, #192	; 0xc0
    2072:	005b      	lsls	r3, r3, #1
    2074:	50ca      	str	r2, [r1, r3]
}
    2076:	46c0      	nop			; (mov r8, r8)
    2078:	46bd      	mov	sp, r7
    207a:	b002      	add	sp, #8
    207c:	bd80      	pop	{r7, pc}
    207e:	46c0      	nop			; (mov r8, r8)
    2080:	e000e100 	.word	0xe000e100

00002084 <hri_sercomusart_wait_for_sync>:
{
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
}

static inline void hri_sercomusart_wait_for_sync(const void *const hw, hri_sercomusart_syncbusy_reg_t reg)
{
    2084:	b580      	push	{r7, lr}
    2086:	b082      	sub	sp, #8
    2088:	af00      	add	r7, sp, #0
    208a:	6078      	str	r0, [r7, #4]
    208c:	6039      	str	r1, [r7, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    208e:	46c0      	nop			; (mov r8, r8)
    2090:	687b      	ldr	r3, [r7, #4]
    2092:	69db      	ldr	r3, [r3, #28]
    2094:	683a      	ldr	r2, [r7, #0]
    2096:	4013      	ands	r3, r2
    2098:	d1fa      	bne.n	2090 <hri_sercomusart_wait_for_sync+0xc>
	};
}
    209a:	46c0      	nop			; (mov r8, r8)
    209c:	46bd      	mov	sp, r7
    209e:	b002      	add	sp, #8
    20a0:	bd80      	pop	{r7, pc}

000020a2 <hri_sercomusart_is_syncing>:

static inline bool hri_sercomusart_is_syncing(const void *const hw, hri_sercomusart_syncbusy_reg_t reg)
{
    20a2:	b580      	push	{r7, lr}
    20a4:	b082      	sub	sp, #8
    20a6:	af00      	add	r7, sp, #0
    20a8:	6078      	str	r0, [r7, #4]
    20aa:	6039      	str	r1, [r7, #0]
	return ((Sercom *)hw)->USART.SYNCBUSY.reg & reg;
    20ac:	687b      	ldr	r3, [r7, #4]
    20ae:	69db      	ldr	r3, [r3, #28]
    20b0:	683a      	ldr	r2, [r7, #0]
    20b2:	4013      	ands	r3, r2
    20b4:	1e5a      	subs	r2, r3, #1
    20b6:	4193      	sbcs	r3, r2
    20b8:	b2db      	uxtb	r3, r3
}
    20ba:	0018      	movs	r0, r3
    20bc:	46bd      	mov	sp, r7
    20be:	b002      	add	sp, #8
    20c0:	bd80      	pop	{r7, pc}

000020c2 <hri_sercomusart_get_interrupt_DRE_bit>:
{
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
}

static inline bool hri_sercomusart_get_interrupt_DRE_bit(const void *const hw)
{
    20c2:	b580      	push	{r7, lr}
    20c4:	b082      	sub	sp, #8
    20c6:	af00      	add	r7, sp, #0
    20c8:	6078      	str	r0, [r7, #4]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
    20ca:	687b      	ldr	r3, [r7, #4]
    20cc:	7e1b      	ldrb	r3, [r3, #24]
    20ce:	b2db      	uxtb	r3, r3
    20d0:	001a      	movs	r2, r3
    20d2:	2301      	movs	r3, #1
    20d4:	4013      	ands	r3, r2
    20d6:	1e5a      	subs	r2, r3, #1
    20d8:	4193      	sbcs	r3, r2
    20da:	b2db      	uxtb	r3, r3
}
    20dc:	0018      	movs	r0, r3
    20de:	46bd      	mov	sp, r7
    20e0:	b002      	add	sp, #8
    20e2:	bd80      	pop	{r7, pc}

000020e4 <hri_sercomusart_get_interrupt_TXC_bit>:
{
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_DRE;
}

static inline bool hri_sercomusart_get_interrupt_TXC_bit(const void *const hw)
{
    20e4:	b580      	push	{r7, lr}
    20e6:	b082      	sub	sp, #8
    20e8:	af00      	add	r7, sp, #0
    20ea:	6078      	str	r0, [r7, #4]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
    20ec:	687b      	ldr	r3, [r7, #4]
    20ee:	7e1b      	ldrb	r3, [r3, #24]
    20f0:	b2db      	uxtb	r3, r3
    20f2:	085b      	lsrs	r3, r3, #1
    20f4:	2201      	movs	r2, #1
    20f6:	4013      	ands	r3, r2
    20f8:	1e5a      	subs	r2, r3, #1
    20fa:	4193      	sbcs	r3, r2
    20fc:	b2db      	uxtb	r3, r3
}
    20fe:	0018      	movs	r0, r3
    2100:	46bd      	mov	sp, r7
    2102:	b002      	add	sp, #8
    2104:	bd80      	pop	{r7, pc}

00002106 <hri_sercomusart_get_interrupt_RXC_bit>:
{
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_TXC;
}

static inline bool hri_sercomusart_get_interrupt_RXC_bit(const void *const hw)
{
    2106:	b580      	push	{r7, lr}
    2108:	b082      	sub	sp, #8
    210a:	af00      	add	r7, sp, #0
    210c:	6078      	str	r0, [r7, #4]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
    210e:	687b      	ldr	r3, [r7, #4]
    2110:	7e1b      	ldrb	r3, [r3, #24]
    2112:	b2db      	uxtb	r3, r3
    2114:	089b      	lsrs	r3, r3, #2
    2116:	2201      	movs	r2, #1
    2118:	4013      	ands	r3, r2
    211a:	1e5a      	subs	r2, r3, #1
    211c:	4193      	sbcs	r3, r2
    211e:	b2db      	uxtb	r3, r3
}
    2120:	0018      	movs	r0, r3
    2122:	46bd      	mov	sp, r7
    2124:	b002      	add	sp, #8
    2126:	bd80      	pop	{r7, pc}

00002128 <hri_sercomusart_get_interrupt_ERROR_bit>:
{
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
}

static inline bool hri_sercomusart_get_interrupt_ERROR_bit(const void *const hw)
{
    2128:	b580      	push	{r7, lr}
    212a:	b082      	sub	sp, #8
    212c:	af00      	add	r7, sp, #0
    212e:	6078      	str	r0, [r7, #4]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_ERROR) >> SERCOM_USART_INTFLAG_ERROR_Pos;
    2130:	687b      	ldr	r3, [r7, #4]
    2132:	7e1b      	ldrb	r3, [r3, #24]
    2134:	b2db      	uxtb	r3, r3
    2136:	09db      	lsrs	r3, r3, #7
    2138:	2201      	movs	r2, #1
    213a:	4013      	ands	r3, r2
    213c:	1e5a      	subs	r2, r3, #1
    213e:	4193      	sbcs	r3, r2
    2140:	b2db      	uxtb	r3, r3
}
    2142:	0018      	movs	r0, r3
    2144:	46bd      	mov	sp, r7
    2146:	b002      	add	sp, #8
    2148:	bd80      	pop	{r7, pc}

0000214a <hri_sercomusart_clear_interrupt_ERROR_bit>:

static inline void hri_sercomusart_clear_interrupt_ERROR_bit(const void *const hw)
{
    214a:	b580      	push	{r7, lr}
    214c:	b082      	sub	sp, #8
    214e:	af00      	add	r7, sp, #0
    2150:	6078      	str	r0, [r7, #4]
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
    2152:	687b      	ldr	r3, [r7, #4]
    2154:	2280      	movs	r2, #128	; 0x80
    2156:	761a      	strb	r2, [r3, #24]
}
    2158:	46c0      	nop			; (mov r8, r8)
    215a:	46bd      	mov	sp, r7
    215c:	b002      	add	sp, #8
    215e:	bd80      	pop	{r7, pc}

00002160 <hri_sercomusart_set_INTEN_DRE_bit>:
{
	((Sercom *)hw)->SPI.INTENCLR.reg = mask;
}

static inline void hri_sercomusart_set_INTEN_DRE_bit(const void *const hw)
{
    2160:	b580      	push	{r7, lr}
    2162:	b082      	sub	sp, #8
    2164:	af00      	add	r7, sp, #0
    2166:	6078      	str	r0, [r7, #4]
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    2168:	687b      	ldr	r3, [r7, #4]
    216a:	2201      	movs	r2, #1
    216c:	759a      	strb	r2, [r3, #22]
}
    216e:	46c0      	nop			; (mov r8, r8)
    2170:	46bd      	mov	sp, r7
    2172:	b002      	add	sp, #8
    2174:	bd80      	pop	{r7, pc}

00002176 <hri_sercomusart_get_INTEN_DRE_bit>:

static inline bool hri_sercomusart_get_INTEN_DRE_bit(const void *const hw)
{
    2176:	b580      	push	{r7, lr}
    2178:	b082      	sub	sp, #8
    217a:	af00      	add	r7, sp, #0
    217c:	6078      	str	r0, [r7, #4]
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_DRE) >> SERCOM_USART_INTENSET_DRE_Pos;
    217e:	687b      	ldr	r3, [r7, #4]
    2180:	7d9b      	ldrb	r3, [r3, #22]
    2182:	b2db      	uxtb	r3, r3
    2184:	001a      	movs	r2, r3
    2186:	2301      	movs	r3, #1
    2188:	4013      	ands	r3, r2
    218a:	1e5a      	subs	r2, r3, #1
    218c:	4193      	sbcs	r3, r2
    218e:	b2db      	uxtb	r3, r3
}
    2190:	0018      	movs	r0, r3
    2192:	46bd      	mov	sp, r7
    2194:	b002      	add	sp, #8
    2196:	bd80      	pop	{r7, pc}

00002198 <hri_sercomusart_write_INTEN_DRE_bit>:

static inline void hri_sercomusart_write_INTEN_DRE_bit(const void *const hw, bool value)
{
    2198:	b580      	push	{r7, lr}
    219a:	b082      	sub	sp, #8
    219c:	af00      	add	r7, sp, #0
    219e:	6078      	str	r0, [r7, #4]
    21a0:	000a      	movs	r2, r1
    21a2:	1cfb      	adds	r3, r7, #3
    21a4:	701a      	strb	r2, [r3, #0]
	if (value == 0x0) {
    21a6:	1cfb      	adds	r3, r7, #3
    21a8:	781b      	ldrb	r3, [r3, #0]
    21aa:	2201      	movs	r2, #1
    21ac:	4053      	eors	r3, r2
    21ae:	b2db      	uxtb	r3, r3
    21b0:	2b00      	cmp	r3, #0
    21b2:	d003      	beq.n	21bc <hri_sercomusart_write_INTEN_DRE_bit+0x24>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    21b4:	687b      	ldr	r3, [r7, #4]
    21b6:	2201      	movs	r2, #1
    21b8:	751a      	strb	r2, [r3, #20]
	} else {
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
	}
}
    21ba:	e002      	b.n	21c2 <hri_sercomusart_write_INTEN_DRE_bit+0x2a>
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    21bc:	687b      	ldr	r3, [r7, #4]
    21be:	2201      	movs	r2, #1
    21c0:	759a      	strb	r2, [r3, #22]
}
    21c2:	46c0      	nop			; (mov r8, r8)
    21c4:	46bd      	mov	sp, r7
    21c6:	b002      	add	sp, #8
    21c8:	bd80      	pop	{r7, pc}

000021ca <hri_sercomusart_clear_INTEN_DRE_bit>:

static inline void hri_sercomusart_clear_INTEN_DRE_bit(const void *const hw)
{
    21ca:	b580      	push	{r7, lr}
    21cc:	b082      	sub	sp, #8
    21ce:	af00      	add	r7, sp, #0
    21d0:	6078      	str	r0, [r7, #4]
	((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    21d2:	687b      	ldr	r3, [r7, #4]
    21d4:	2201      	movs	r2, #1
    21d6:	751a      	strb	r2, [r3, #20]
}
    21d8:	46c0      	nop			; (mov r8, r8)
    21da:	46bd      	mov	sp, r7
    21dc:	b002      	add	sp, #8
    21de:	bd80      	pop	{r7, pc}

000021e0 <hri_sercomusart_set_INTEN_TXC_bit>:

static inline void hri_sercomusart_set_INTEN_TXC_bit(const void *const hw)
{
    21e0:	b580      	push	{r7, lr}
    21e2:	b082      	sub	sp, #8
    21e4:	af00      	add	r7, sp, #0
    21e6:	6078      	str	r0, [r7, #4]
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
    21e8:	687b      	ldr	r3, [r7, #4]
    21ea:	2202      	movs	r2, #2
    21ec:	759a      	strb	r2, [r3, #22]
}
    21ee:	46c0      	nop			; (mov r8, r8)
    21f0:	46bd      	mov	sp, r7
    21f2:	b002      	add	sp, #8
    21f4:	bd80      	pop	{r7, pc}

000021f6 <hri_sercomusart_get_INTEN_TXC_bit>:

static inline bool hri_sercomusart_get_INTEN_TXC_bit(const void *const hw)
{
    21f6:	b580      	push	{r7, lr}
    21f8:	b082      	sub	sp, #8
    21fa:	af00      	add	r7, sp, #0
    21fc:	6078      	str	r0, [r7, #4]
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_TXC) >> SERCOM_USART_INTENSET_TXC_Pos;
    21fe:	687b      	ldr	r3, [r7, #4]
    2200:	7d9b      	ldrb	r3, [r3, #22]
    2202:	b2db      	uxtb	r3, r3
    2204:	085b      	lsrs	r3, r3, #1
    2206:	2201      	movs	r2, #1
    2208:	4013      	ands	r3, r2
    220a:	1e5a      	subs	r2, r3, #1
    220c:	4193      	sbcs	r3, r2
    220e:	b2db      	uxtb	r3, r3
}
    2210:	0018      	movs	r0, r3
    2212:	46bd      	mov	sp, r7
    2214:	b002      	add	sp, #8
    2216:	bd80      	pop	{r7, pc}

00002218 <hri_sercomusart_write_INTEN_TXC_bit>:

static inline void hri_sercomusart_write_INTEN_TXC_bit(const void *const hw, bool value)
{
    2218:	b580      	push	{r7, lr}
    221a:	b082      	sub	sp, #8
    221c:	af00      	add	r7, sp, #0
    221e:	6078      	str	r0, [r7, #4]
    2220:	000a      	movs	r2, r1
    2222:	1cfb      	adds	r3, r7, #3
    2224:	701a      	strb	r2, [r3, #0]
	if (value == 0x0) {
    2226:	1cfb      	adds	r3, r7, #3
    2228:	781b      	ldrb	r3, [r3, #0]
    222a:	2201      	movs	r2, #1
    222c:	4053      	eors	r3, r2
    222e:	b2db      	uxtb	r3, r3
    2230:	2b00      	cmp	r3, #0
    2232:	d003      	beq.n	223c <hri_sercomusart_write_INTEN_TXC_bit+0x24>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    2234:	687b      	ldr	r3, [r7, #4]
    2236:	2202      	movs	r2, #2
    2238:	751a      	strb	r2, [r3, #20]
	} else {
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
	}
}
    223a:	e002      	b.n	2242 <hri_sercomusart_write_INTEN_TXC_bit+0x2a>
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
    223c:	687b      	ldr	r3, [r7, #4]
    223e:	2202      	movs	r2, #2
    2240:	759a      	strb	r2, [r3, #22]
}
    2242:	46c0      	nop			; (mov r8, r8)
    2244:	46bd      	mov	sp, r7
    2246:	b002      	add	sp, #8
    2248:	bd80      	pop	{r7, pc}

0000224a <hri_sercomusart_clear_INTEN_TXC_bit>:

static inline void hri_sercomusart_clear_INTEN_TXC_bit(const void *const hw)
{
    224a:	b580      	push	{r7, lr}
    224c:	b082      	sub	sp, #8
    224e:	af00      	add	r7, sp, #0
    2250:	6078      	str	r0, [r7, #4]
	((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    2252:	687b      	ldr	r3, [r7, #4]
    2254:	2202      	movs	r2, #2
    2256:	751a      	strb	r2, [r3, #20]
}
    2258:	46c0      	nop			; (mov r8, r8)
    225a:	46bd      	mov	sp, r7
    225c:	b002      	add	sp, #8
    225e:	bd80      	pop	{r7, pc}

00002260 <hri_sercomusart_write_INTEN_RXC_bit>:
{
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_RXC) >> SERCOM_USART_INTENSET_RXC_Pos;
}

static inline void hri_sercomusart_write_INTEN_RXC_bit(const void *const hw, bool value)
{
    2260:	b580      	push	{r7, lr}
    2262:	b082      	sub	sp, #8
    2264:	af00      	add	r7, sp, #0
    2266:	6078      	str	r0, [r7, #4]
    2268:	000a      	movs	r2, r1
    226a:	1cfb      	adds	r3, r7, #3
    226c:	701a      	strb	r2, [r3, #0]
	if (value == 0x0) {
    226e:	1cfb      	adds	r3, r7, #3
    2270:	781b      	ldrb	r3, [r3, #0]
    2272:	2201      	movs	r2, #1
    2274:	4053      	eors	r3, r2
    2276:	b2db      	uxtb	r3, r3
    2278:	2b00      	cmp	r3, #0
    227a:	d003      	beq.n	2284 <hri_sercomusart_write_INTEN_RXC_bit+0x24>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_RXC;
    227c:	687b      	ldr	r3, [r7, #4]
    227e:	2204      	movs	r2, #4
    2280:	751a      	strb	r2, [r3, #20]
	} else {
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_RXC;
	}
}
    2282:	e002      	b.n	228a <hri_sercomusart_write_INTEN_RXC_bit+0x2a>
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_RXC;
    2284:	687b      	ldr	r3, [r7, #4]
    2286:	2204      	movs	r2, #4
    2288:	759a      	strb	r2, [r3, #22]
}
    228a:	46c0      	nop			; (mov r8, r8)
    228c:	46bd      	mov	sp, r7
    228e:	b002      	add	sp, #8
    2290:	bd80      	pop	{r7, pc}

00002292 <hri_sercomusart_write_INTEN_ERROR_bit>:
{
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_ERROR) >> SERCOM_USART_INTENSET_ERROR_Pos;
}

static inline void hri_sercomusart_write_INTEN_ERROR_bit(const void *const hw, bool value)
{
    2292:	b580      	push	{r7, lr}
    2294:	b082      	sub	sp, #8
    2296:	af00      	add	r7, sp, #0
    2298:	6078      	str	r0, [r7, #4]
    229a:	000a      	movs	r2, r1
    229c:	1cfb      	adds	r3, r7, #3
    229e:	701a      	strb	r2, [r3, #0]
	if (value == 0x0) {
    22a0:	1cfb      	adds	r3, r7, #3
    22a2:	781b      	ldrb	r3, [r3, #0]
    22a4:	2201      	movs	r2, #1
    22a6:	4053      	eors	r3, r2
    22a8:	b2db      	uxtb	r3, r3
    22aa:	2b00      	cmp	r3, #0
    22ac:	d003      	beq.n	22b6 <hri_sercomusart_write_INTEN_ERROR_bit+0x24>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_ERROR;
    22ae:	687b      	ldr	r3, [r7, #4]
    22b0:	2280      	movs	r2, #128	; 0x80
    22b2:	751a      	strb	r2, [r3, #20]
	} else {
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_ERROR;
	}
}
    22b4:	e002      	b.n	22bc <hri_sercomusart_write_INTEN_ERROR_bit+0x2a>
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_ERROR;
    22b6:	687b      	ldr	r3, [r7, #4]
    22b8:	2280      	movs	r2, #128	; 0x80
    22ba:	759a      	strb	r2, [r3, #22]
}
    22bc:	46c0      	nop			; (mov r8, r8)
    22be:	46bd      	mov	sp, r7
    22c0:	b002      	add	sp, #8
    22c2:	bd80      	pop	{r7, pc}

000022c4 <hri_sercomusart_set_CTRLA_ENABLE_bit>:
	tmp = (tmp & SERCOM_USART_CTRLA_SWRST) >> SERCOM_USART_CTRLA_SWRST_Pos;
	return (bool)tmp;
}

static inline void hri_sercomusart_set_CTRLA_ENABLE_bit(const void *const hw)
{
    22c4:	b580      	push	{r7, lr}
    22c6:	b082      	sub	sp, #8
    22c8:	af00      	add	r7, sp, #0
    22ca:	6078      	str	r0, [r7, #4]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    22cc:	687b      	ldr	r3, [r7, #4]
    22ce:	681b      	ldr	r3, [r3, #0]
    22d0:	2202      	movs	r2, #2
    22d2:	431a      	orrs	r2, r3
    22d4:	687b      	ldr	r3, [r7, #4]
    22d6:	601a      	str	r2, [r3, #0]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
    22d8:	687b      	ldr	r3, [r7, #4]
    22da:	2103      	movs	r1, #3
    22dc:	0018      	movs	r0, r3
    22de:	4b03      	ldr	r3, [pc, #12]	; (22ec <hri_sercomusart_set_CTRLA_ENABLE_bit+0x28>)
    22e0:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    22e2:	46c0      	nop			; (mov r8, r8)
    22e4:	46bd      	mov	sp, r7
    22e6:	b002      	add	sp, #8
    22e8:	bd80      	pop	{r7, pc}
    22ea:	46c0      	nop			; (mov r8, r8)
    22ec:	00002085 	.word	0x00002085

000022f0 <hri_sercomusart_clear_CTRLA_ENABLE_bit>:
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline void hri_sercomusart_clear_CTRLA_ENABLE_bit(const void *const hw)
{
    22f0:	b580      	push	{r7, lr}
    22f2:	b082      	sub	sp, #8
    22f4:	af00      	add	r7, sp, #0
    22f6:	6078      	str	r0, [r7, #4]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    22f8:	687b      	ldr	r3, [r7, #4]
    22fa:	681b      	ldr	r3, [r3, #0]
    22fc:	2202      	movs	r2, #2
    22fe:	4393      	bics	r3, r2
    2300:	001a      	movs	r2, r3
    2302:	687b      	ldr	r3, [r7, #4]
    2304:	601a      	str	r2, [r3, #0]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
    2306:	687b      	ldr	r3, [r7, #4]
    2308:	2103      	movs	r1, #3
    230a:	0018      	movs	r0, r3
    230c:	4b02      	ldr	r3, [pc, #8]	; (2318 <hri_sercomusart_clear_CTRLA_ENABLE_bit+0x28>)
    230e:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    2310:	46c0      	nop			; (mov r8, r8)
    2312:	46bd      	mov	sp, r7
    2314:	b002      	add	sp, #8
    2316:	bd80      	pop	{r7, pc}
    2318:	00002085 	.word	0x00002085

0000231c <hri_sercomusart_get_CTRLA_reg>:
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomusart_ctrla_reg_t hri_sercomusart_get_CTRLA_reg(const void *const           hw,
                                                                        hri_sercomusart_ctrla_reg_t mask)
{
    231c:	b580      	push	{r7, lr}
    231e:	b084      	sub	sp, #16
    2320:	af00      	add	r7, sp, #0
    2322:	6078      	str	r0, [r7, #4]
    2324:	6039      	str	r1, [r7, #0]
	uint32_t tmp;
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
    2326:	687b      	ldr	r3, [r7, #4]
    2328:	2103      	movs	r1, #3
    232a:	0018      	movs	r0, r3
    232c:	4b06      	ldr	r3, [pc, #24]	; (2348 <hri_sercomusart_get_CTRLA_reg+0x2c>)
    232e:	4798      	blx	r3
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    2330:	687b      	ldr	r3, [r7, #4]
    2332:	681b      	ldr	r3, [r3, #0]
    2334:	60fb      	str	r3, [r7, #12]
	tmp &= mask;
    2336:	68fb      	ldr	r3, [r7, #12]
    2338:	683a      	ldr	r2, [r7, #0]
    233a:	4013      	ands	r3, r2
    233c:	60fb      	str	r3, [r7, #12]
	return tmp;
    233e:	68fb      	ldr	r3, [r7, #12]
}
    2340:	0018      	movs	r0, r3
    2342:	46bd      	mov	sp, r7
    2344:	b004      	add	sp, #16
    2346:	bd80      	pop	{r7, pc}
    2348:	00002085 	.word	0x00002085

0000234c <hri_sercomusart_write_CTRLA_reg>:

static inline void hri_sercomusart_write_CTRLA_reg(const void *const hw, hri_sercomusart_ctrla_reg_t data)
{
    234c:	b580      	push	{r7, lr}
    234e:	b082      	sub	sp, #8
    2350:	af00      	add	r7, sp, #0
    2352:	6078      	str	r0, [r7, #4]
    2354:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLA.reg = data;
    2356:	687b      	ldr	r3, [r7, #4]
    2358:	683a      	ldr	r2, [r7, #0]
    235a:	601a      	str	r2, [r3, #0]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
    235c:	687b      	ldr	r3, [r7, #4]
    235e:	2103      	movs	r1, #3
    2360:	0018      	movs	r0, r3
    2362:	4b03      	ldr	r3, [pc, #12]	; (2370 <hri_sercomusart_write_CTRLA_reg+0x24>)
    2364:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    2366:	46c0      	nop			; (mov r8, r8)
    2368:	46bd      	mov	sp, r7
    236a:	b002      	add	sp, #8
    236c:	bd80      	pop	{r7, pc}
    236e:	46c0      	nop			; (mov r8, r8)
    2370:	00002085 	.word	0x00002085

00002374 <hri_sercomusart_write_CTRLB_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_CTRLB_reg(const void *const hw, hri_sercomusart_ctrlb_reg_t data)
{
    2374:	b580      	push	{r7, lr}
    2376:	b082      	sub	sp, #8
    2378:	af00      	add	r7, sp, #0
    237a:	6078      	str	r0, [r7, #4]
    237c:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLB.reg = data;
    237e:	687b      	ldr	r3, [r7, #4]
    2380:	683a      	ldr	r2, [r7, #0]
    2382:	605a      	str	r2, [r3, #4]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_MASK);
    2384:	687b      	ldr	r3, [r7, #4]
    2386:	2107      	movs	r1, #7
    2388:	0018      	movs	r0, r3
    238a:	4b03      	ldr	r3, [pc, #12]	; (2398 <hri_sercomusart_write_CTRLB_reg+0x24>)
    238c:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    238e:	46c0      	nop			; (mov r8, r8)
    2390:	46bd      	mov	sp, r7
    2392:	b002      	add	sp, #8
    2394:	bd80      	pop	{r7, pc}
    2396:	46c0      	nop			; (mov r8, r8)
    2398:	00002085 	.word	0x00002085

0000239c <hri_sercomusart_write_BAUD_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_BAUD_reg(const void *const hw, hri_sercomusart_baud_reg_t data)
{
    239c:	b580      	push	{r7, lr}
    239e:	b082      	sub	sp, #8
    23a0:	af00      	add	r7, sp, #0
    23a2:	6078      	str	r0, [r7, #4]
    23a4:	000a      	movs	r2, r1
    23a6:	1cbb      	adds	r3, r7, #2
    23a8:	801a      	strh	r2, [r3, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.BAUD.reg = data;
    23aa:	687b      	ldr	r3, [r7, #4]
    23ac:	1cba      	adds	r2, r7, #2
    23ae:	8812      	ldrh	r2, [r2, #0]
    23b0:	819a      	strh	r2, [r3, #12]
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    23b2:	46c0      	nop			; (mov r8, r8)
    23b4:	46bd      	mov	sp, r7
    23b6:	b002      	add	sp, #8
    23b8:	bd80      	pop	{r7, pc}

000023ba <hri_sercomusart_write_RXPL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_RXPL_reg(const void *const hw, hri_sercomusart_rxpl_reg_t data)
{
    23ba:	b580      	push	{r7, lr}
    23bc:	b082      	sub	sp, #8
    23be:	af00      	add	r7, sp, #0
    23c0:	6078      	str	r0, [r7, #4]
    23c2:	000a      	movs	r2, r1
    23c4:	1cfb      	adds	r3, r7, #3
    23c6:	701a      	strb	r2, [r3, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.RXPL.reg = data;
    23c8:	687b      	ldr	r3, [r7, #4]
    23ca:	1cfa      	adds	r2, r7, #3
    23cc:	7812      	ldrb	r2, [r2, #0]
    23ce:	739a      	strb	r2, [r3, #14]
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    23d0:	46c0      	nop			; (mov r8, r8)
    23d2:	46bd      	mov	sp, r7
    23d4:	b002      	add	sp, #8
    23d6:	bd80      	pop	{r7, pc}

000023d8 <hri_sercomusart_write_DATA_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_DATA_reg(const void *const hw, hri_sercomusart_data_reg_t data)
{
    23d8:	b580      	push	{r7, lr}
    23da:	b082      	sub	sp, #8
    23dc:	af00      	add	r7, sp, #0
    23de:	6078      	str	r0, [r7, #4]
    23e0:	000a      	movs	r2, r1
    23e2:	1cbb      	adds	r3, r7, #2
    23e4:	801a      	strh	r2, [r3, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.DATA.reg = data;
    23e6:	687b      	ldr	r3, [r7, #4]
    23e8:	1cba      	adds	r2, r7, #2
    23ea:	8812      	ldrh	r2, [r2, #0]
    23ec:	851a      	strh	r2, [r3, #40]	; 0x28
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    23ee:	46c0      	nop			; (mov r8, r8)
    23f0:	46bd      	mov	sp, r7
    23f2:	b002      	add	sp, #8
    23f4:	bd80      	pop	{r7, pc}

000023f6 <hri_sercomusart_read_DATA_reg>:
	((Sercom *)hw)->USART.DATA.reg ^= mask;
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomusart_data_reg_t hri_sercomusart_read_DATA_reg(const void *const hw)
{
    23f6:	b580      	push	{r7, lr}
    23f8:	b082      	sub	sp, #8
    23fa:	af00      	add	r7, sp, #0
    23fc:	6078      	str	r0, [r7, #4]
	return ((Sercom *)hw)->USART.DATA.reg;
    23fe:	687b      	ldr	r3, [r7, #4]
    2400:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    2402:	b29b      	uxth	r3, r3
}
    2404:	0018      	movs	r0, r3
    2406:	46bd      	mov	sp, r7
    2408:	b002      	add	sp, #8
    240a:	bd80      	pop	{r7, pc}

0000240c <hri_sercomusart_write_DBGCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_DBGCTRL_reg(const void *const hw, hri_sercomusart_dbgctrl_reg_t data)
{
    240c:	b580      	push	{r7, lr}
    240e:	b082      	sub	sp, #8
    2410:	af00      	add	r7, sp, #0
    2412:	6078      	str	r0, [r7, #4]
    2414:	000a      	movs	r2, r1
    2416:	1cfb      	adds	r3, r7, #3
    2418:	701a      	strb	r2, [r3, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.DBGCTRL.reg = data;
    241a:	687b      	ldr	r3, [r7, #4]
    241c:	1cfa      	adds	r2, r7, #3
    241e:	2130      	movs	r1, #48	; 0x30
    2420:	7812      	ldrb	r2, [r2, #0]
    2422:	545a      	strb	r2, [r3, r1]
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    2424:	46c0      	nop			; (mov r8, r8)
    2426:	46bd      	mov	sp, r7
    2428:	b002      	add	sp, #8
    242a:	bd80      	pop	{r7, pc}

0000242c <hri_sercomusart_clear_STATUS_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_clear_STATUS_reg(const void *const hw, hri_sercomusart_status_reg_t mask)
{
    242c:	b580      	push	{r7, lr}
    242e:	b082      	sub	sp, #8
    2430:	af00      	add	r7, sp, #0
    2432:	6078      	str	r0, [r7, #4]
    2434:	000a      	movs	r2, r1
    2436:	1cbb      	adds	r3, r7, #2
    2438:	801a      	strh	r2, [r3, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.STATUS.reg = mask;
    243a:	687b      	ldr	r3, [r7, #4]
    243c:	1cba      	adds	r2, r7, #2
    243e:	8812      	ldrh	r2, [r2, #0]
    2440:	835a      	strh	r2, [r3, #26]
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    2442:	46c0      	nop			; (mov r8, r8)
    2444:	46bd      	mov	sp, r7
    2446:	b002      	add	sp, #8
    2448:	bd80      	pop	{r7, pc}

0000244a <hri_sercomusart_read_STATUS_reg>:

static inline hri_sercomusart_status_reg_t hri_sercomusart_read_STATUS_reg(const void *const hw)
{
    244a:	b580      	push	{r7, lr}
    244c:	b082      	sub	sp, #8
    244e:	af00      	add	r7, sp, #0
    2450:	6078      	str	r0, [r7, #4]
	return ((Sercom *)hw)->USART.STATUS.reg;
    2452:	687b      	ldr	r3, [r7, #4]
    2454:	8b5b      	ldrh	r3, [r3, #26]
    2456:	b29b      	uxth	r3, r3
}
    2458:	0018      	movs	r0, r3
    245a:	46bd      	mov	sp, r7
    245c:	b002      	add	sp, #8
    245e:	bd80      	pop	{r7, pc}

00002460 <_usart_async_init>:

/**
 * \brief Initialize asynchronous SERCOM USART
 */
int32_t _usart_async_init(struct _usart_async_device *const device, void *const hw)
{
    2460:	b580      	push	{r7, lr}
    2462:	b084      	sub	sp, #16
    2464:	af00      	add	r7, sp, #0
    2466:	6078      	str	r0, [r7, #4]
    2468:	6039      	str	r1, [r7, #0]
	int32_t init_status;

	ASSERT(device);
    246a:	687b      	ldr	r3, [r7, #4]
    246c:	1e5a      	subs	r2, r3, #1
    246e:	4193      	sbcs	r3, r2
    2470:	b2db      	uxtb	r3, r3
    2472:	491c      	ldr	r1, [pc, #112]	; (24e4 <_usart_async_init+0x84>)
    2474:	22c6      	movs	r2, #198	; 0xc6
    2476:	0018      	movs	r0, r3
    2478:	4b1b      	ldr	r3, [pc, #108]	; (24e8 <_usart_async_init+0x88>)
    247a:	4798      	blx	r3

	init_status = _usart_init(hw);
    247c:	683b      	ldr	r3, [r7, #0]
    247e:	0018      	movs	r0, r3
    2480:	4b1a      	ldr	r3, [pc, #104]	; (24ec <_usart_async_init+0x8c>)
    2482:	4798      	blx	r3
    2484:	0003      	movs	r3, r0
    2486:	60fb      	str	r3, [r7, #12]
	if (init_status) {
    2488:	68fb      	ldr	r3, [r7, #12]
    248a:	2b00      	cmp	r3, #0
    248c:	d001      	beq.n	2492 <_usart_async_init+0x32>
		return init_status;
    248e:	68fb      	ldr	r3, [r7, #12]
    2490:	e024      	b.n	24dc <_usart_async_init+0x7c>
	}
	device->hw = hw;
    2492:	687b      	ldr	r3, [r7, #4]
    2494:	683a      	ldr	r2, [r7, #0]
    2496:	619a      	str	r2, [r3, #24]
	_sercom_init_irq_param(hw, (void *)device);
    2498:	687a      	ldr	r2, [r7, #4]
    249a:	683b      	ldr	r3, [r7, #0]
    249c:	0011      	movs	r1, r2
    249e:	0018      	movs	r0, r3
    24a0:	4b13      	ldr	r3, [pc, #76]	; (24f0 <_usart_async_init+0x90>)
    24a2:	4798      	blx	r3
	NVIC_DisableIRQ((IRQn_Type)_sercom_get_irq_num(hw));
    24a4:	683b      	ldr	r3, [r7, #0]
    24a6:	0018      	movs	r0, r3
    24a8:	4b12      	ldr	r3, [pc, #72]	; (24f4 <_usart_async_init+0x94>)
    24aa:	4798      	blx	r3
    24ac:	0003      	movs	r3, r0
    24ae:	b25b      	sxtb	r3, r3
    24b0:	0018      	movs	r0, r3
    24b2:	4b11      	ldr	r3, [pc, #68]	; (24f8 <_usart_async_init+0x98>)
    24b4:	4798      	blx	r3
	NVIC_ClearPendingIRQ((IRQn_Type)_sercom_get_irq_num(hw));
    24b6:	683b      	ldr	r3, [r7, #0]
    24b8:	0018      	movs	r0, r3
    24ba:	4b0e      	ldr	r3, [pc, #56]	; (24f4 <_usart_async_init+0x94>)
    24bc:	4798      	blx	r3
    24be:	0003      	movs	r3, r0
    24c0:	b25b      	sxtb	r3, r3
    24c2:	0018      	movs	r0, r3
    24c4:	4b0d      	ldr	r3, [pc, #52]	; (24fc <_usart_async_init+0x9c>)
    24c6:	4798      	blx	r3
	NVIC_EnableIRQ((IRQn_Type)_sercom_get_irq_num(hw));
    24c8:	683b      	ldr	r3, [r7, #0]
    24ca:	0018      	movs	r0, r3
    24cc:	4b09      	ldr	r3, [pc, #36]	; (24f4 <_usart_async_init+0x94>)
    24ce:	4798      	blx	r3
    24d0:	0003      	movs	r3, r0
    24d2:	b25b      	sxtb	r3, r3
    24d4:	0018      	movs	r0, r3
    24d6:	4b0a      	ldr	r3, [pc, #40]	; (2500 <_usart_async_init+0xa0>)
    24d8:	4798      	blx	r3

	return ERR_NONE;
    24da:	2300      	movs	r3, #0
}
    24dc:	0018      	movs	r0, r3
    24de:	46bd      	mov	sp, r7
    24e0:	b004      	add	sp, #16
    24e2:	bd80      	pop	{r7, pc}
    24e4:	00004490 	.word	0x00004490
    24e8:	000014f7 	.word	0x000014f7
    24ec:	00002841 	.word	0x00002841
    24f0:	00002801 	.word	0x00002801
    24f4:	00002a3d 	.word	0x00002a3d
    24f8:	0000200d 	.word	0x0000200d
    24fc:	0000204d 	.word	0x0000204d
    2500:	00001fd9 	.word	0x00001fd9

00002504 <_usart_async_enable>:

/**
 * \brief Enable SERCOM module
 */
void _usart_async_enable(struct _usart_async_device *const device)
{
    2504:	b580      	push	{r7, lr}
    2506:	b082      	sub	sp, #8
    2508:	af00      	add	r7, sp, #0
    250a:	6078      	str	r0, [r7, #4]
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
    250c:	687b      	ldr	r3, [r7, #4]
    250e:	699b      	ldr	r3, [r3, #24]
    2510:	0018      	movs	r0, r3
    2512:	4b03      	ldr	r3, [pc, #12]	; (2520 <_usart_async_enable+0x1c>)
    2514:	4798      	blx	r3
}
    2516:	46c0      	nop			; (mov r8, r8)
    2518:	46bd      	mov	sp, r7
    251a:	b002      	add	sp, #8
    251c:	bd80      	pop	{r7, pc}
    251e:	46c0      	nop			; (mov r8, r8)
    2520:	000022c5 	.word	0x000022c5

00002524 <_usart_async_write_byte>:

/**
 * \brief Write a byte to the given SERCOM USART instance
 */
void _usart_async_write_byte(struct _usart_async_device *const device, uint8_t data)
{
    2524:	b580      	push	{r7, lr}
    2526:	b082      	sub	sp, #8
    2528:	af00      	add	r7, sp, #0
    252a:	6078      	str	r0, [r7, #4]
    252c:	000a      	movs	r2, r1
    252e:	1cfb      	adds	r3, r7, #3
    2530:	701a      	strb	r2, [r3, #0]
	hri_sercomusart_write_DATA_reg(device->hw, data);
    2532:	687b      	ldr	r3, [r7, #4]
    2534:	699a      	ldr	r2, [r3, #24]
    2536:	1cfb      	adds	r3, r7, #3
    2538:	781b      	ldrb	r3, [r3, #0]
    253a:	b29b      	uxth	r3, r3
    253c:	0019      	movs	r1, r3
    253e:	0010      	movs	r0, r2
    2540:	4b02      	ldr	r3, [pc, #8]	; (254c <_usart_async_write_byte+0x28>)
    2542:	4798      	blx	r3
}
    2544:	46c0      	nop			; (mov r8, r8)
    2546:	46bd      	mov	sp, r7
    2548:	b002      	add	sp, #8
    254a:	bd80      	pop	{r7, pc}
    254c:	000023d9 	.word	0x000023d9

00002550 <_usart_async_enable_byte_sent_irq>:

/**
 * \brief Enable data register empty interrupt
 */
void _usart_async_enable_byte_sent_irq(struct _usart_async_device *const device)
{
    2550:	b580      	push	{r7, lr}
    2552:	b082      	sub	sp, #8
    2554:	af00      	add	r7, sp, #0
    2556:	6078      	str	r0, [r7, #4]
	hri_sercomusart_set_INTEN_DRE_bit(device->hw);
    2558:	687b      	ldr	r3, [r7, #4]
    255a:	699b      	ldr	r3, [r3, #24]
    255c:	0018      	movs	r0, r3
    255e:	4b03      	ldr	r3, [pc, #12]	; (256c <_usart_async_enable_byte_sent_irq+0x1c>)
    2560:	4798      	blx	r3
}
    2562:	46c0      	nop			; (mov r8, r8)
    2564:	46bd      	mov	sp, r7
    2566:	b002      	add	sp, #8
    2568:	bd80      	pop	{r7, pc}
    256a:	46c0      	nop			; (mov r8, r8)
    256c:	00002161 	.word	0x00002161

00002570 <_usart_async_enable_tx_done_irq>:

/**
 * \brief Enable transmission complete interrupt
 */
void _usart_async_enable_tx_done_irq(struct _usart_async_device *const device)
{
    2570:	b580      	push	{r7, lr}
    2572:	b082      	sub	sp, #8
    2574:	af00      	add	r7, sp, #0
    2576:	6078      	str	r0, [r7, #4]
	hri_sercomusart_set_INTEN_TXC_bit(device->hw);
    2578:	687b      	ldr	r3, [r7, #4]
    257a:	699b      	ldr	r3, [r3, #24]
    257c:	0018      	movs	r0, r3
    257e:	4b03      	ldr	r3, [pc, #12]	; (258c <_usart_async_enable_tx_done_irq+0x1c>)
    2580:	4798      	blx	r3
}
    2582:	46c0      	nop			; (mov r8, r8)
    2584:	46bd      	mov	sp, r7
    2586:	b002      	add	sp, #8
    2588:	bd80      	pop	{r7, pc}
    258a:	46c0      	nop			; (mov r8, r8)
    258c:	000021e1 	.word	0x000021e1

00002590 <_sercom_get_hardware_index>:

/**
 * \brief Retrieve ordinal number of the given sercom hardware instance
 */
static uint8_t _sercom_get_hardware_index(const void *const hw)
{
    2590:	b580      	push	{r7, lr}
    2592:	b082      	sub	sp, #8
    2594:	af00      	add	r7, sp, #0
    2596:	6078      	str	r0, [r7, #4]
#ifdef _UNIT_TEST_
	return ((uint32_t)hw - (uint32_t)SERCOM0) / sizeof(Sercom);
#endif

	return ((uint32_t)hw - (uint32_t)SERCOM0) >> 10;
    2598:	687b      	ldr	r3, [r7, #4]
    259a:	4a04      	ldr	r2, [pc, #16]	; (25ac <_sercom_get_hardware_index+0x1c>)
    259c:	4694      	mov	ip, r2
    259e:	4463      	add	r3, ip
    25a0:	0a9b      	lsrs	r3, r3, #10
    25a2:	b2db      	uxtb	r3, r3
}
    25a4:	0018      	movs	r0, r3
    25a6:	46bd      	mov	sp, r7
    25a8:	b002      	add	sp, #8
    25aa:	bd80      	pop	{r7, pc}
    25ac:	bdfff800 	.word	0xbdfff800

000025b0 <_usart_async_set_irq_state>:
/**
 * \brief Enable/disable USART interrupt
 */
void _usart_async_set_irq_state(struct _usart_async_device *const device, const enum _usart_async_callback_type type,
                                const bool state)
{
    25b0:	b580      	push	{r7, lr}
    25b2:	b082      	sub	sp, #8
    25b4:	af00      	add	r7, sp, #0
    25b6:	6078      	str	r0, [r7, #4]
    25b8:	0008      	movs	r0, r1
    25ba:	0011      	movs	r1, r2
    25bc:	1cfb      	adds	r3, r7, #3
    25be:	1c02      	adds	r2, r0, #0
    25c0:	701a      	strb	r2, [r3, #0]
    25c2:	1cbb      	adds	r3, r7, #2
    25c4:	1c0a      	adds	r2, r1, #0
    25c6:	701a      	strb	r2, [r3, #0]
	ASSERT(device);
    25c8:	687b      	ldr	r3, [r7, #4]
    25ca:	1e5a      	subs	r2, r3, #1
    25cc:	4193      	sbcs	r3, r2
    25ce:	b2d8      	uxtb	r0, r3
    25d0:	2388      	movs	r3, #136	; 0x88
    25d2:	009a      	lsls	r2, r3, #2
    25d4:	4b1c      	ldr	r3, [pc, #112]	; (2648 <_usart_async_set_irq_state+0x98>)
    25d6:	0019      	movs	r1, r3
    25d8:	4b1c      	ldr	r3, [pc, #112]	; (264c <_usart_async_set_irq_state+0x9c>)
    25da:	4798      	blx	r3

	if (USART_ASYNC_BYTE_SENT == type || USART_ASYNC_TX_DONE == type) {
    25dc:	1cfb      	adds	r3, r7, #3
    25de:	781b      	ldrb	r3, [r3, #0]
    25e0:	2b00      	cmp	r3, #0
    25e2:	d003      	beq.n	25ec <_usart_async_set_irq_state+0x3c>
    25e4:	1cfb      	adds	r3, r7, #3
    25e6:	781b      	ldrb	r3, [r3, #0]
    25e8:	2b02      	cmp	r3, #2
    25ea:	d110      	bne.n	260e <_usart_async_set_irq_state+0x5e>
		hri_sercomusart_write_INTEN_DRE_bit(device->hw, state);
    25ec:	687b      	ldr	r3, [r7, #4]
    25ee:	699a      	ldr	r2, [r3, #24]
    25f0:	1cbb      	adds	r3, r7, #2
    25f2:	781b      	ldrb	r3, [r3, #0]
    25f4:	0019      	movs	r1, r3
    25f6:	0010      	movs	r0, r2
    25f8:	4b15      	ldr	r3, [pc, #84]	; (2650 <_usart_async_set_irq_state+0xa0>)
    25fa:	4798      	blx	r3
		hri_sercomusart_write_INTEN_TXC_bit(device->hw, state);
    25fc:	687b      	ldr	r3, [r7, #4]
    25fe:	699a      	ldr	r2, [r3, #24]
    2600:	1cbb      	adds	r3, r7, #2
    2602:	781b      	ldrb	r3, [r3, #0]
    2604:	0019      	movs	r1, r3
    2606:	0010      	movs	r0, r2
    2608:	4b12      	ldr	r3, [pc, #72]	; (2654 <_usart_async_set_irq_state+0xa4>)
    260a:	4798      	blx	r3
	} else if (USART_ASYNC_RX_DONE == type) {
		hri_sercomusart_write_INTEN_RXC_bit(device->hw, state);
	} else if (USART_ASYNC_ERROR == type) {
		hri_sercomusart_write_INTEN_ERROR_bit(device->hw, state);
	}
}
    260c:	e018      	b.n	2640 <_usart_async_set_irq_state+0x90>
	} else if (USART_ASYNC_RX_DONE == type) {
    260e:	1cfb      	adds	r3, r7, #3
    2610:	781b      	ldrb	r3, [r3, #0]
    2612:	2b01      	cmp	r3, #1
    2614:	d108      	bne.n	2628 <_usart_async_set_irq_state+0x78>
		hri_sercomusart_write_INTEN_RXC_bit(device->hw, state);
    2616:	687b      	ldr	r3, [r7, #4]
    2618:	699a      	ldr	r2, [r3, #24]
    261a:	1cbb      	adds	r3, r7, #2
    261c:	781b      	ldrb	r3, [r3, #0]
    261e:	0019      	movs	r1, r3
    2620:	0010      	movs	r0, r2
    2622:	4b0d      	ldr	r3, [pc, #52]	; (2658 <_usart_async_set_irq_state+0xa8>)
    2624:	4798      	blx	r3
}
    2626:	e00b      	b.n	2640 <_usart_async_set_irq_state+0x90>
	} else if (USART_ASYNC_ERROR == type) {
    2628:	1cfb      	adds	r3, r7, #3
    262a:	781b      	ldrb	r3, [r3, #0]
    262c:	2b03      	cmp	r3, #3
    262e:	d107      	bne.n	2640 <_usart_async_set_irq_state+0x90>
		hri_sercomusart_write_INTEN_ERROR_bit(device->hw, state);
    2630:	687b      	ldr	r3, [r7, #4]
    2632:	699a      	ldr	r2, [r3, #24]
    2634:	1cbb      	adds	r3, r7, #2
    2636:	781b      	ldrb	r3, [r3, #0]
    2638:	0019      	movs	r1, r3
    263a:	0010      	movs	r0, r2
    263c:	4b07      	ldr	r3, [pc, #28]	; (265c <_usart_async_set_irq_state+0xac>)
    263e:	4798      	blx	r3
}
    2640:	46c0      	nop			; (mov r8, r8)
    2642:	46bd      	mov	sp, r7
    2644:	b002      	add	sp, #8
    2646:	bd80      	pop	{r7, pc}
    2648:	00004490 	.word	0x00004490
    264c:	000014f7 	.word	0x000014f7
    2650:	00002199 	.word	0x00002199
    2654:	00002219 	.word	0x00002219
    2658:	00002261 	.word	0x00002261
    265c:	00002293 	.word	0x00002293

00002660 <_sercom_usart_interrupt_handler>:
 * \internal Sercom interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _sercom_usart_interrupt_handler(struct _usart_async_device *device)
{
    2660:	b590      	push	{r4, r7, lr}
    2662:	b085      	sub	sp, #20
    2664:	af00      	add	r7, sp, #0
    2666:	6078      	str	r0, [r7, #4]
	void *hw = device->hw;
    2668:	687b      	ldr	r3, [r7, #4]
    266a:	699b      	ldr	r3, [r3, #24]
    266c:	60fb      	str	r3, [r7, #12]

	if (hri_sercomusart_get_interrupt_DRE_bit(hw) && hri_sercomusart_get_INTEN_DRE_bit(hw)) {
    266e:	68fb      	ldr	r3, [r7, #12]
    2670:	0018      	movs	r0, r3
    2672:	4b35      	ldr	r3, [pc, #212]	; (2748 <_sercom_usart_interrupt_handler+0xe8>)
    2674:	4798      	blx	r3
    2676:	1e03      	subs	r3, r0, #0
    2678:	d00f      	beq.n	269a <_sercom_usart_interrupt_handler+0x3a>
    267a:	68fb      	ldr	r3, [r7, #12]
    267c:	0018      	movs	r0, r3
    267e:	4b33      	ldr	r3, [pc, #204]	; (274c <_sercom_usart_interrupt_handler+0xec>)
    2680:	4798      	blx	r3
    2682:	1e03      	subs	r3, r0, #0
    2684:	d009      	beq.n	269a <_sercom_usart_interrupt_handler+0x3a>
		hri_sercomusart_clear_INTEN_DRE_bit(hw);
    2686:	68fb      	ldr	r3, [r7, #12]
    2688:	0018      	movs	r0, r3
    268a:	4b31      	ldr	r3, [pc, #196]	; (2750 <_sercom_usart_interrupt_handler+0xf0>)
    268c:	4798      	blx	r3
		device->usart_cb.tx_byte_sent(device);
    268e:	687b      	ldr	r3, [r7, #4]
    2690:	681b      	ldr	r3, [r3, #0]
    2692:	687a      	ldr	r2, [r7, #4]
    2694:	0010      	movs	r0, r2
    2696:	4798      	blx	r3
    2698:	e053      	b.n	2742 <_sercom_usart_interrupt_handler+0xe2>
	} else if (hri_sercomusart_get_interrupt_TXC_bit(hw) && hri_sercomusart_get_INTEN_TXC_bit(hw)) {
    269a:	68fb      	ldr	r3, [r7, #12]
    269c:	0018      	movs	r0, r3
    269e:	4b2d      	ldr	r3, [pc, #180]	; (2754 <_sercom_usart_interrupt_handler+0xf4>)
    26a0:	4798      	blx	r3
    26a2:	1e03      	subs	r3, r0, #0
    26a4:	d00f      	beq.n	26c6 <_sercom_usart_interrupt_handler+0x66>
    26a6:	68fb      	ldr	r3, [r7, #12]
    26a8:	0018      	movs	r0, r3
    26aa:	4b2b      	ldr	r3, [pc, #172]	; (2758 <_sercom_usart_interrupt_handler+0xf8>)
    26ac:	4798      	blx	r3
    26ae:	1e03      	subs	r3, r0, #0
    26b0:	d009      	beq.n	26c6 <_sercom_usart_interrupt_handler+0x66>
		hri_sercomusart_clear_INTEN_TXC_bit(hw);
    26b2:	68fb      	ldr	r3, [r7, #12]
    26b4:	0018      	movs	r0, r3
    26b6:	4b29      	ldr	r3, [pc, #164]	; (275c <_sercom_usart_interrupt_handler+0xfc>)
    26b8:	4798      	blx	r3
		device->usart_cb.tx_done_cb(device);
    26ba:	687b      	ldr	r3, [r7, #4]
    26bc:	689b      	ldr	r3, [r3, #8]
    26be:	687a      	ldr	r2, [r7, #4]
    26c0:	0010      	movs	r0, r2
    26c2:	4798      	blx	r3
    26c4:	e03d      	b.n	2742 <_sercom_usart_interrupt_handler+0xe2>
	} else if (hri_sercomusart_get_interrupt_RXC_bit(hw)) {
    26c6:	68fb      	ldr	r3, [r7, #12]
    26c8:	0018      	movs	r0, r3
    26ca:	4b25      	ldr	r3, [pc, #148]	; (2760 <_sercom_usart_interrupt_handler+0x100>)
    26cc:	4798      	blx	r3
    26ce:	1e03      	subs	r3, r0, #0
    26d0:	d01b      	beq.n	270a <_sercom_usart_interrupt_handler+0xaa>
		if (hri_sercomusart_read_STATUS_reg(hw)
    26d2:	68fb      	ldr	r3, [r7, #12]
    26d4:	0018      	movs	r0, r3
    26d6:	4b23      	ldr	r3, [pc, #140]	; (2764 <_sercom_usart_interrupt_handler+0x104>)
    26d8:	4798      	blx	r3
    26da:	0003      	movs	r3, r0
		    & (SERCOM_USART_STATUS_PERR | SERCOM_USART_STATUS_FERR | SERCOM_USART_STATUS_BUFOVF
    26dc:	001a      	movs	r2, r3
    26de:	2337      	movs	r3, #55	; 0x37
    26e0:	4013      	ands	r3, r2
		if (hri_sercomusart_read_STATUS_reg(hw)
    26e2:	d005      	beq.n	26f0 <_sercom_usart_interrupt_handler+0x90>
		       | SERCOM_USART_STATUS_ISF | SERCOM_USART_STATUS_COLL)) {
			hri_sercomusart_clear_STATUS_reg(hw, SERCOM_USART_STATUS_MASK);
    26e4:	68fb      	ldr	r3, [r7, #12]
    26e6:	213f      	movs	r1, #63	; 0x3f
    26e8:	0018      	movs	r0, r3
    26ea:	4b1f      	ldr	r3, [pc, #124]	; (2768 <_sercom_usart_interrupt_handler+0x108>)
    26ec:	4798      	blx	r3
			return;
    26ee:	e028      	b.n	2742 <_sercom_usart_interrupt_handler+0xe2>
		}

		device->usart_cb.rx_done_cb(device, hri_sercomusart_read_DATA_reg(hw));
    26f0:	687b      	ldr	r3, [r7, #4]
    26f2:	685c      	ldr	r4, [r3, #4]
    26f4:	68fb      	ldr	r3, [r7, #12]
    26f6:	0018      	movs	r0, r3
    26f8:	4b1c      	ldr	r3, [pc, #112]	; (276c <_sercom_usart_interrupt_handler+0x10c>)
    26fa:	4798      	blx	r3
    26fc:	0003      	movs	r3, r0
    26fe:	b2da      	uxtb	r2, r3
    2700:	687b      	ldr	r3, [r7, #4]
    2702:	0011      	movs	r1, r2
    2704:	0018      	movs	r0, r3
    2706:	47a0      	blx	r4
    2708:	e01b      	b.n	2742 <_sercom_usart_interrupt_handler+0xe2>
	} else if (hri_sercomusart_get_interrupt_ERROR_bit(hw)) {
    270a:	68fb      	ldr	r3, [r7, #12]
    270c:	0018      	movs	r0, r3
    270e:	4b18      	ldr	r3, [pc, #96]	; (2770 <_sercom_usart_interrupt_handler+0x110>)
    2710:	4798      	blx	r3
    2712:	1e03      	subs	r3, r0, #0
    2714:	d015      	beq.n	2742 <_sercom_usart_interrupt_handler+0xe2>
		uint32_t status;

		hri_sercomusart_clear_interrupt_ERROR_bit(hw);
    2716:	68fb      	ldr	r3, [r7, #12]
    2718:	0018      	movs	r0, r3
    271a:	4b16      	ldr	r3, [pc, #88]	; (2774 <_sercom_usart_interrupt_handler+0x114>)
    271c:	4798      	blx	r3
		device->usart_cb.error_cb(device);
    271e:	687b      	ldr	r3, [r7, #4]
    2720:	68db      	ldr	r3, [r3, #12]
    2722:	687a      	ldr	r2, [r7, #4]
    2724:	0010      	movs	r0, r2
    2726:	4798      	blx	r3
		status = hri_sercomusart_read_STATUS_reg(hw);
    2728:	68fb      	ldr	r3, [r7, #12]
    272a:	0018      	movs	r0, r3
    272c:	4b0d      	ldr	r3, [pc, #52]	; (2764 <_sercom_usart_interrupt_handler+0x104>)
    272e:	4798      	blx	r3
    2730:	0003      	movs	r3, r0
    2732:	60bb      	str	r3, [r7, #8]
		hri_sercomusart_clear_STATUS_reg(hw, status);
    2734:	68bb      	ldr	r3, [r7, #8]
    2736:	b29a      	uxth	r2, r3
    2738:	68fb      	ldr	r3, [r7, #12]
    273a:	0011      	movs	r1, r2
    273c:	0018      	movs	r0, r3
    273e:	4b0a      	ldr	r3, [pc, #40]	; (2768 <_sercom_usart_interrupt_handler+0x108>)
    2740:	4798      	blx	r3
	}
}
    2742:	46bd      	mov	sp, r7
    2744:	b005      	add	sp, #20
    2746:	bd90      	pop	{r4, r7, pc}
    2748:	000020c3 	.word	0x000020c3
    274c:	00002177 	.word	0x00002177
    2750:	000021cb 	.word	0x000021cb
    2754:	000020e5 	.word	0x000020e5
    2758:	000021f7 	.word	0x000021f7
    275c:	0000224b 	.word	0x0000224b
    2760:	00002107 	.word	0x00002107
    2764:	0000244b 	.word	0x0000244b
    2768:	0000242d 	.word	0x0000242d
    276c:	000023f7 	.word	0x000023f7
    2770:	00002129 	.word	0x00002129
    2774:	0000214b 	.word	0x0000214b

00002778 <_get_sercom_index>:
 * \param[in] hw The pointer to hardware instance

 * \return The ordinal number of the given sercom hardware instance
 */
static uint8_t _get_sercom_index(const void *const hw)
{
    2778:	b590      	push	{r4, r7, lr}
    277a:	b085      	sub	sp, #20
    277c:	af00      	add	r7, sp, #0
    277e:	6078      	str	r0, [r7, #4]
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    2780:	230e      	movs	r3, #14
    2782:	18fc      	adds	r4, r7, r3
    2784:	687b      	ldr	r3, [r7, #4]
    2786:	0018      	movs	r0, r3
    2788:	4b19      	ldr	r3, [pc, #100]	; (27f0 <_get_sercom_index+0x78>)
    278a:	4798      	blx	r3
    278c:	0003      	movs	r3, r0
    278e:	7023      	strb	r3, [r4, #0]
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    2790:	230f      	movs	r3, #15
    2792:	18fb      	adds	r3, r7, r3
    2794:	2200      	movs	r2, #0
    2796:	701a      	strb	r2, [r3, #0]
    2798:	e018      	b.n	27cc <_get_sercom_index+0x54>
		if (_usarts[i].number == sercom_offset) {
    279a:	230f      	movs	r3, #15
    279c:	18fb      	adds	r3, r7, r3
    279e:	781a      	ldrb	r2, [r3, #0]
    27a0:	4914      	ldr	r1, [pc, #80]	; (27f4 <_get_sercom_index+0x7c>)
    27a2:	0013      	movs	r3, r2
    27a4:	009b      	lsls	r3, r3, #2
    27a6:	189b      	adds	r3, r3, r2
    27a8:	009b      	lsls	r3, r3, #2
    27aa:	5c5b      	ldrb	r3, [r3, r1]
    27ac:	220e      	movs	r2, #14
    27ae:	18ba      	adds	r2, r7, r2
    27b0:	7812      	ldrb	r2, [r2, #0]
    27b2:	429a      	cmp	r2, r3
    27b4:	d103      	bne.n	27be <_get_sercom_index+0x46>
			return i;
    27b6:	230f      	movs	r3, #15
    27b8:	18fb      	adds	r3, r7, r3
    27ba:	781b      	ldrb	r3, [r3, #0]
    27bc:	e013      	b.n	27e6 <_get_sercom_index+0x6e>
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    27be:	230f      	movs	r3, #15
    27c0:	18fb      	adds	r3, r7, r3
    27c2:	781a      	ldrb	r2, [r3, #0]
    27c4:	230f      	movs	r3, #15
    27c6:	18fb      	adds	r3, r7, r3
    27c8:	3201      	adds	r2, #1
    27ca:	701a      	strb	r2, [r3, #0]
    27cc:	230f      	movs	r3, #15
    27ce:	18fb      	adds	r3, r7, r3
    27d0:	781b      	ldrb	r3, [r3, #0]
    27d2:	2b01      	cmp	r3, #1
    27d4:	d9e1      	bls.n	279a <_get_sercom_index+0x22>
		}
	}

	ASSERT(false);
    27d6:	2398      	movs	r3, #152	; 0x98
    27d8:	009a      	lsls	r2, r3, #2
    27da:	4b07      	ldr	r3, [pc, #28]	; (27f8 <_get_sercom_index+0x80>)
    27dc:	0019      	movs	r1, r3
    27de:	2000      	movs	r0, #0
    27e0:	4b06      	ldr	r3, [pc, #24]	; (27fc <_get_sercom_index+0x84>)
    27e2:	4798      	blx	r3
	return 0;
    27e4:	2300      	movs	r3, #0
}
    27e6:	0018      	movs	r0, r3
    27e8:	46bd      	mov	sp, r7
    27ea:	b005      	add	sp, #20
    27ec:	bd90      	pop	{r4, r7, pc}
    27ee:	46c0      	nop			; (mov r8, r8)
    27f0:	00002591 	.word	0x00002591
    27f4:	20000000 	.word	0x20000000
    27f8:	00004490 	.word	0x00004490
    27fc:	000014f7 	.word	0x000014f7

00002800 <_sercom_init_irq_param>:

/**
 * \brief Init irq param with the given sercom hardware instance
 */
static void _sercom_init_irq_param(const void *const hw, void *dev)
{
    2800:	b580      	push	{r7, lr}
    2802:	b082      	sub	sp, #8
    2804:	af00      	add	r7, sp, #0
    2806:	6078      	str	r0, [r7, #4]
    2808:	6039      	str	r1, [r7, #0]

	if (hw == SERCOM0) {
    280a:	687b      	ldr	r3, [r7, #4]
    280c:	4a08      	ldr	r2, [pc, #32]	; (2830 <_sercom_init_irq_param+0x30>)
    280e:	4293      	cmp	r3, r2
    2810:	d102      	bne.n	2818 <_sercom_init_irq_param+0x18>
		_sercom0_dev = (struct _usart_async_device *)dev;
    2812:	4b08      	ldr	r3, [pc, #32]	; (2834 <_sercom_init_irq_param+0x34>)
    2814:	683a      	ldr	r2, [r7, #0]
    2816:	601a      	str	r2, [r3, #0]
	}

	if (hw == SERCOM3) {
    2818:	687b      	ldr	r3, [r7, #4]
    281a:	4a07      	ldr	r2, [pc, #28]	; (2838 <_sercom_init_irq_param+0x38>)
    281c:	4293      	cmp	r3, r2
    281e:	d102      	bne.n	2826 <_sercom_init_irq_param+0x26>
		_sercom3_dev = (struct _usart_async_device *)dev;
    2820:	4b06      	ldr	r3, [pc, #24]	; (283c <_sercom_init_irq_param+0x3c>)
    2822:	683a      	ldr	r2, [r7, #0]
    2824:	601a      	str	r2, [r3, #0]
	}
}
    2826:	46c0      	nop			; (mov r8, r8)
    2828:	46bd      	mov	sp, r7
    282a:	b002      	add	sp, #8
    282c:	bd80      	pop	{r7, pc}
    282e:	46c0      	nop			; (mov r8, r8)
    2830:	42000800 	.word	0x42000800
    2834:	2000049c 	.word	0x2000049c
    2838:	42001400 	.word	0x42001400
    283c:	200004a0 	.word	0x200004a0

00002840 <_usart_init>:
 * \param[in] hw The pointer to hardware instance
 *
 * \return The status of initialization
 */
static int32_t _usart_init(void *const hw)
{
    2840:	b590      	push	{r4, r7, lr}
    2842:	b085      	sub	sp, #20
    2844:	af00      	add	r7, sp, #0
    2846:	6078      	str	r0, [r7, #4]
	uint8_t i = _get_sercom_index(hw);
    2848:	230f      	movs	r3, #15
    284a:	18fc      	adds	r4, r7, r3
    284c:	687b      	ldr	r3, [r7, #4]
    284e:	0018      	movs	r0, r3
    2850:	4b6f      	ldr	r3, [pc, #444]	; (2a10 <_usart_init+0x1d0>)
    2852:	4798      	blx	r3
    2854:	0003      	movs	r3, r0
    2856:	7023      	strb	r3, [r4, #0]

	if (!hri_sercomusart_is_syncing(hw, SERCOM_USART_SYNCBUSY_SWRST)) {
    2858:	687b      	ldr	r3, [r7, #4]
    285a:	2101      	movs	r1, #1
    285c:	0018      	movs	r0, r3
    285e:	4b6d      	ldr	r3, [pc, #436]	; (2a14 <_usart_init+0x1d4>)
    2860:	4798      	blx	r3
    2862:	0003      	movs	r3, r0
    2864:	001a      	movs	r2, r3
    2866:	2301      	movs	r3, #1
    2868:	4053      	eors	r3, r2
    286a:	b2db      	uxtb	r3, r3
    286c:	2b00      	cmp	r3, #0
    286e:	d025      	beq.n	28bc <_usart_init+0x7c>
		uint32_t mode = _usarts[i].ctrl_a & SERCOM_USART_CTRLA_MODE_Msk;
    2870:	230f      	movs	r3, #15
    2872:	18fb      	adds	r3, r7, r3
    2874:	781a      	ldrb	r2, [r3, #0]
    2876:	4968      	ldr	r1, [pc, #416]	; (2a18 <_usart_init+0x1d8>)
    2878:	0013      	movs	r3, r2
    287a:	009b      	lsls	r3, r3, #2
    287c:	189b      	adds	r3, r3, r2
    287e:	009b      	lsls	r3, r3, #2
    2880:	18cb      	adds	r3, r1, r3
    2882:	3304      	adds	r3, #4
    2884:	681b      	ldr	r3, [r3, #0]
    2886:	221c      	movs	r2, #28
    2888:	4013      	ands	r3, r2
    288a:	60bb      	str	r3, [r7, #8]
		if (hri_sercomusart_get_CTRLA_reg(hw, SERCOM_USART_CTRLA_ENABLE)) {
    288c:	687b      	ldr	r3, [r7, #4]
    288e:	2102      	movs	r1, #2
    2890:	0018      	movs	r0, r3
    2892:	4b62      	ldr	r3, [pc, #392]	; (2a1c <_usart_init+0x1dc>)
    2894:	4798      	blx	r3
    2896:	1e03      	subs	r3, r0, #0
    2898:	d008      	beq.n	28ac <_usart_init+0x6c>
			hri_sercomusart_clear_CTRLA_ENABLE_bit(hw);
    289a:	687b      	ldr	r3, [r7, #4]
    289c:	0018      	movs	r0, r3
    289e:	4b60      	ldr	r3, [pc, #384]	; (2a20 <_usart_init+0x1e0>)
    28a0:	4798      	blx	r3
			hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_ENABLE);
    28a2:	687b      	ldr	r3, [r7, #4]
    28a4:	2102      	movs	r1, #2
    28a6:	0018      	movs	r0, r3
    28a8:	4b5e      	ldr	r3, [pc, #376]	; (2a24 <_usart_init+0x1e4>)
    28aa:	4798      	blx	r3
		}
		hri_sercomusart_write_CTRLA_reg(hw, SERCOM_USART_CTRLA_SWRST | mode);
    28ac:	68bb      	ldr	r3, [r7, #8]
    28ae:	2201      	movs	r2, #1
    28b0:	431a      	orrs	r2, r3
    28b2:	687b      	ldr	r3, [r7, #4]
    28b4:	0011      	movs	r1, r2
    28b6:	0018      	movs	r0, r3
    28b8:	4b5b      	ldr	r3, [pc, #364]	; (2a28 <_usart_init+0x1e8>)
    28ba:	4798      	blx	r3
	}
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST);
    28bc:	687b      	ldr	r3, [r7, #4]
    28be:	2101      	movs	r1, #1
    28c0:	0018      	movs	r0, r3
    28c2:	4b58      	ldr	r3, [pc, #352]	; (2a24 <_usart_init+0x1e4>)
    28c4:	4798      	blx	r3

	hri_sercomusart_write_CTRLA_reg(hw, _usarts[i].ctrl_a);
    28c6:	230f      	movs	r3, #15
    28c8:	18fb      	adds	r3, r7, r3
    28ca:	781a      	ldrb	r2, [r3, #0]
    28cc:	4952      	ldr	r1, [pc, #328]	; (2a18 <_usart_init+0x1d8>)
    28ce:	0013      	movs	r3, r2
    28d0:	009b      	lsls	r3, r3, #2
    28d2:	189b      	adds	r3, r3, r2
    28d4:	009b      	lsls	r3, r3, #2
    28d6:	18cb      	adds	r3, r1, r3
    28d8:	3304      	adds	r3, #4
    28da:	681a      	ldr	r2, [r3, #0]
    28dc:	687b      	ldr	r3, [r7, #4]
    28de:	0011      	movs	r1, r2
    28e0:	0018      	movs	r0, r3
    28e2:	4b51      	ldr	r3, [pc, #324]	; (2a28 <_usart_init+0x1e8>)
    28e4:	4798      	blx	r3
	hri_sercomusart_write_CTRLB_reg(hw, _usarts[i].ctrl_b);
    28e6:	230f      	movs	r3, #15
    28e8:	18fb      	adds	r3, r7, r3
    28ea:	781a      	ldrb	r2, [r3, #0]
    28ec:	494a      	ldr	r1, [pc, #296]	; (2a18 <_usart_init+0x1d8>)
    28ee:	0013      	movs	r3, r2
    28f0:	009b      	lsls	r3, r3, #2
    28f2:	189b      	adds	r3, r3, r2
    28f4:	009b      	lsls	r3, r3, #2
    28f6:	18cb      	adds	r3, r1, r3
    28f8:	3308      	adds	r3, #8
    28fa:	681a      	ldr	r2, [r3, #0]
    28fc:	687b      	ldr	r3, [r7, #4]
    28fe:	0011      	movs	r1, r2
    2900:	0018      	movs	r0, r3
    2902:	4b4a      	ldr	r3, [pc, #296]	; (2a2c <_usart_init+0x1ec>)
    2904:	4798      	blx	r3
	if ((_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x1)) || (_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x3))) {
    2906:	230f      	movs	r3, #15
    2908:	18fb      	adds	r3, r7, r3
    290a:	781a      	ldrb	r2, [r3, #0]
    290c:	4942      	ldr	r1, [pc, #264]	; (2a18 <_usart_init+0x1d8>)
    290e:	0013      	movs	r3, r2
    2910:	009b      	lsls	r3, r3, #2
    2912:	189b      	adds	r3, r3, r2
    2914:	009b      	lsls	r3, r3, #2
    2916:	18cb      	adds	r3, r1, r3
    2918:	3304      	adds	r3, #4
    291a:	681a      	ldr	r2, [r3, #0]
    291c:	2380      	movs	r3, #128	; 0x80
    291e:	019b      	lsls	r3, r3, #6
    2920:	4013      	ands	r3, r2
    2922:	d10e      	bne.n	2942 <_usart_init+0x102>
    2924:	230f      	movs	r3, #15
    2926:	18fb      	adds	r3, r7, r3
    2928:	781a      	ldrb	r2, [r3, #0]
    292a:	493b      	ldr	r1, [pc, #236]	; (2a18 <_usart_init+0x1d8>)
    292c:	0013      	movs	r3, r2
    292e:	009b      	lsls	r3, r3, #2
    2930:	189b      	adds	r3, r3, r2
    2932:	009b      	lsls	r3, r3, #2
    2934:	18cb      	adds	r3, r1, r3
    2936:	3304      	adds	r3, #4
    2938:	681a      	ldr	r2, [r3, #0]
    293a:	23c0      	movs	r3, #192	; 0xc0
    293c:	01db      	lsls	r3, r3, #7
    293e:	4013      	ands	r3, r2
    2940:	d030      	beq.n	29a4 <_usart_init+0x164>
		((Sercom *)hw)->USART.BAUD.FRAC.BAUD = _usarts[i].baud;
    2942:	230f      	movs	r3, #15
    2944:	18fb      	adds	r3, r7, r3
    2946:	781a      	ldrb	r2, [r3, #0]
    2948:	4933      	ldr	r1, [pc, #204]	; (2a18 <_usart_init+0x1d8>)
    294a:	0013      	movs	r3, r2
    294c:	009b      	lsls	r3, r3, #2
    294e:	189b      	adds	r3, r3, r2
    2950:	009b      	lsls	r3, r3, #2
    2952:	18cb      	adds	r3, r1, r3
    2954:	330c      	adds	r3, #12
    2956:	881b      	ldrh	r3, [r3, #0]
    2958:	04db      	lsls	r3, r3, #19
    295a:	0cdb      	lsrs	r3, r3, #19
    295c:	b299      	uxth	r1, r3
    295e:	687a      	ldr	r2, [r7, #4]
    2960:	8993      	ldrh	r3, [r2, #12]
    2962:	04c9      	lsls	r1, r1, #19
    2964:	0cc8      	lsrs	r0, r1, #19
    2966:	0b5b      	lsrs	r3, r3, #13
    2968:	035b      	lsls	r3, r3, #13
    296a:	1c19      	adds	r1, r3, #0
    296c:	1c03      	adds	r3, r0, #0
    296e:	430b      	orrs	r3, r1
    2970:	8193      	strh	r3, [r2, #12]
		((Sercom *)hw)->USART.BAUD.FRAC.FP   = _usarts[i].fractional;
    2972:	230f      	movs	r3, #15
    2974:	18fb      	adds	r3, r7, r3
    2976:	781a      	ldrb	r2, [r3, #0]
    2978:	4927      	ldr	r1, [pc, #156]	; (2a18 <_usart_init+0x1d8>)
    297a:	0013      	movs	r3, r2
    297c:	009b      	lsls	r3, r3, #2
    297e:	189b      	adds	r3, r3, r2
    2980:	009b      	lsls	r3, r3, #2
    2982:	18cb      	adds	r3, r1, r3
    2984:	330e      	adds	r3, #14
    2986:	781b      	ldrb	r3, [r3, #0]
    2988:	1c1a      	adds	r2, r3, #0
    298a:	2307      	movs	r3, #7
    298c:	4013      	ands	r3, r2
    298e:	b2d9      	uxtb	r1, r3
    2990:	687a      	ldr	r2, [r7, #4]
    2992:	8993      	ldrh	r3, [r2, #12]
    2994:	0348      	lsls	r0, r1, #13
    2996:	04db      	lsls	r3, r3, #19
    2998:	0cdb      	lsrs	r3, r3, #19
    299a:	1c19      	adds	r1, r3, #0
    299c:	1c03      	adds	r3, r0, #0
    299e:	430b      	orrs	r3, r1
    29a0:	8193      	strh	r3, [r2, #12]
    29a2:	e00f      	b.n	29c4 <_usart_init+0x184>
	} else {
		hri_sercomusart_write_BAUD_reg(hw, _usarts[i].baud);
    29a4:	230f      	movs	r3, #15
    29a6:	18fb      	adds	r3, r7, r3
    29a8:	781a      	ldrb	r2, [r3, #0]
    29aa:	491b      	ldr	r1, [pc, #108]	; (2a18 <_usart_init+0x1d8>)
    29ac:	0013      	movs	r3, r2
    29ae:	009b      	lsls	r3, r3, #2
    29b0:	189b      	adds	r3, r3, r2
    29b2:	009b      	lsls	r3, r3, #2
    29b4:	18cb      	adds	r3, r1, r3
    29b6:	330c      	adds	r3, #12
    29b8:	881a      	ldrh	r2, [r3, #0]
    29ba:	687b      	ldr	r3, [r7, #4]
    29bc:	0011      	movs	r1, r2
    29be:	0018      	movs	r0, r3
    29c0:	4b1b      	ldr	r3, [pc, #108]	; (2a30 <_usart_init+0x1f0>)
    29c2:	4798      	blx	r3
	}

	hri_sercomusart_write_RXPL_reg(hw, _usarts[i].rxpl);
    29c4:	230f      	movs	r3, #15
    29c6:	18fb      	adds	r3, r7, r3
    29c8:	781a      	ldrb	r2, [r3, #0]
    29ca:	4913      	ldr	r1, [pc, #76]	; (2a18 <_usart_init+0x1d8>)
    29cc:	0013      	movs	r3, r2
    29ce:	009b      	lsls	r3, r3, #2
    29d0:	189b      	adds	r3, r3, r2
    29d2:	009b      	lsls	r3, r3, #2
    29d4:	18cb      	adds	r3, r1, r3
    29d6:	330f      	adds	r3, #15
    29d8:	781a      	ldrb	r2, [r3, #0]
    29da:	687b      	ldr	r3, [r7, #4]
    29dc:	0011      	movs	r1, r2
    29de:	0018      	movs	r0, r3
    29e0:	4b14      	ldr	r3, [pc, #80]	; (2a34 <_usart_init+0x1f4>)
    29e2:	4798      	blx	r3
	hri_sercomusart_write_DBGCTRL_reg(hw, _usarts[i].debug_ctrl);
    29e4:	230f      	movs	r3, #15
    29e6:	18fb      	adds	r3, r7, r3
    29e8:	781a      	ldrb	r2, [r3, #0]
    29ea:	490b      	ldr	r1, [pc, #44]	; (2a18 <_usart_init+0x1d8>)
    29ec:	0013      	movs	r3, r2
    29ee:	009b      	lsls	r3, r3, #2
    29f0:	189b      	adds	r3, r3, r2
    29f2:	009b      	lsls	r3, r3, #2
    29f4:	18cb      	adds	r3, r1, r3
    29f6:	3310      	adds	r3, #16
    29f8:	781a      	ldrb	r2, [r3, #0]
    29fa:	687b      	ldr	r3, [r7, #4]
    29fc:	0011      	movs	r1, r2
    29fe:	0018      	movs	r0, r3
    2a00:	4b0d      	ldr	r3, [pc, #52]	; (2a38 <_usart_init+0x1f8>)
    2a02:	4798      	blx	r3

	return ERR_NONE;
    2a04:	2300      	movs	r3, #0
}
    2a06:	0018      	movs	r0, r3
    2a08:	46bd      	mov	sp, r7
    2a0a:	b005      	add	sp, #20
    2a0c:	bd90      	pop	{r4, r7, pc}
    2a0e:	46c0      	nop			; (mov r8, r8)
    2a10:	00002779 	.word	0x00002779
    2a14:	000020a3 	.word	0x000020a3
    2a18:	20000000 	.word	0x20000000
    2a1c:	0000231d 	.word	0x0000231d
    2a20:	000022f1 	.word	0x000022f1
    2a24:	00002085 	.word	0x00002085
    2a28:	0000234d 	.word	0x0000234d
    2a2c:	00002375 	.word	0x00002375
    2a30:	0000239d 	.word	0x0000239d
    2a34:	000023bb 	.word	0x000023bb
    2a38:	0000240d 	.word	0x0000240d

00002a3c <_sercom_get_irq_num>:

/**
 * \brief Retrieve IRQ number for the given hardware instance
 */
static uint8_t _sercom_get_irq_num(const void *const hw)
{
    2a3c:	b580      	push	{r7, lr}
    2a3e:	b082      	sub	sp, #8
    2a40:	af00      	add	r7, sp, #0
    2a42:	6078      	str	r0, [r7, #4]
	return SERCOM0_IRQn + _sercom_get_hardware_index(hw);
    2a44:	687b      	ldr	r3, [r7, #4]
    2a46:	0018      	movs	r0, r3
    2a48:	4b04      	ldr	r3, [pc, #16]	; (2a5c <_sercom_get_irq_num+0x20>)
    2a4a:	4798      	blx	r3
    2a4c:	0003      	movs	r3, r0
    2a4e:	3309      	adds	r3, #9
    2a50:	b2db      	uxtb	r3, r3
}
    2a52:	0018      	movs	r0, r3
    2a54:	46bd      	mov	sp, r7
    2a56:	b002      	add	sp, #8
    2a58:	bd80      	pop	{r7, pc}
    2a5a:	46c0      	nop			; (mov r8, r8)
    2a5c:	00002591 	.word	0x00002591

00002a60 <SERCOM0_Handler>:

	return NULL;
}

void SERCOM0_Handler(void)
{
    2a60:	b580      	push	{r7, lr}
    2a62:	af00      	add	r7, sp, #0
	_sercom_usart_interrupt_handler(_sercom0_dev);
    2a64:	4b03      	ldr	r3, [pc, #12]	; (2a74 <SERCOM0_Handler+0x14>)
    2a66:	681b      	ldr	r3, [r3, #0]
    2a68:	0018      	movs	r0, r3
    2a6a:	4b03      	ldr	r3, [pc, #12]	; (2a78 <SERCOM0_Handler+0x18>)
    2a6c:	4798      	blx	r3
}
    2a6e:	46c0      	nop			; (mov r8, r8)
    2a70:	46bd      	mov	sp, r7
    2a72:	bd80      	pop	{r7, pc}
    2a74:	2000049c 	.word	0x2000049c
    2a78:	00002661 	.word	0x00002661

00002a7c <SERCOM3_Handler>:

void SERCOM3_Handler(void)
{
    2a7c:	b580      	push	{r7, lr}
    2a7e:	af00      	add	r7, sp, #0
	_sercom_usart_interrupt_handler(_sercom3_dev);
    2a80:	4b03      	ldr	r3, [pc, #12]	; (2a90 <SERCOM3_Handler+0x14>)
    2a82:	681b      	ldr	r3, [r3, #0]
    2a84:	0018      	movs	r0, r3
    2a86:	4b03      	ldr	r3, [pc, #12]	; (2a94 <SERCOM3_Handler+0x18>)
    2a88:	4798      	blx	r3
}
    2a8a:	46c0      	nop			; (mov r8, r8)
    2a8c:	46bd      	mov	sp, r7
    2a8e:	bd80      	pop	{r7, pc}
    2a90:	200004a0 	.word	0x200004a0
    2a94:	00002661 	.word	0x00002661

00002a98 <hri_sysctrl_get_PCLKSR_OSC8MRDY_bit>:
{
	return (((Sysctrl *)hw)->PCLKSR.reg & SYSCTRL_PCLKSR_OSC32KRDY) >> SYSCTRL_PCLKSR_OSC32KRDY_Pos;
}

static inline bool hri_sysctrl_get_PCLKSR_OSC8MRDY_bit(const void *const hw)
{
    2a98:	b580      	push	{r7, lr}
    2a9a:	b082      	sub	sp, #8
    2a9c:	af00      	add	r7, sp, #0
    2a9e:	6078      	str	r0, [r7, #4]
	return (((Sysctrl *)hw)->PCLKSR.reg & SYSCTRL_PCLKSR_OSC8MRDY) >> SYSCTRL_PCLKSR_OSC8MRDY_Pos;
    2aa0:	687b      	ldr	r3, [r7, #4]
    2aa2:	68db      	ldr	r3, [r3, #12]
    2aa4:	08db      	lsrs	r3, r3, #3
    2aa6:	2201      	movs	r2, #1
    2aa8:	4013      	ands	r3, r2
    2aaa:	1e5a      	subs	r2, r3, #1
    2aac:	4193      	sbcs	r3, r2
    2aae:	b2db      	uxtb	r3, r3
}
    2ab0:	0018      	movs	r0, r3
    2ab2:	46bd      	mov	sp, r7
    2ab4:	b002      	add	sp, #8
    2ab6:	bd80      	pop	{r7, pc}

00002ab8 <hri_sysctrl_set_OSC32K_ENABLE_bit>:
{
	return ((Sysctrl *)hw)->XOSC32K.reg;
}

static inline void hri_sysctrl_set_OSC32K_ENABLE_bit(const void *const hw)
{
    2ab8:	b580      	push	{r7, lr}
    2aba:	b082      	sub	sp, #8
    2abc:	af00      	add	r7, sp, #0
    2abe:	6078      	str	r0, [r7, #4]
	SYSCTRL_CRITICAL_SECTION_ENTER();
	((Sysctrl *)hw)->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    2ac0:	687b      	ldr	r3, [r7, #4]
    2ac2:	699b      	ldr	r3, [r3, #24]
    2ac4:	2202      	movs	r2, #2
    2ac6:	431a      	orrs	r2, r3
    2ac8:	687b      	ldr	r3, [r7, #4]
    2aca:	619a      	str	r2, [r3, #24]
	SYSCTRL_CRITICAL_SECTION_LEAVE();
}
    2acc:	46c0      	nop			; (mov r8, r8)
    2ace:	46bd      	mov	sp, r7
    2ad0:	b002      	add	sp, #8
    2ad2:	bd80      	pop	{r7, pc}

00002ad4 <hri_sysctrl_clear_OSC32K_ENABLE_bit>:
	((Sysctrl *)hw)->OSC32K.reg = tmp;
	SYSCTRL_CRITICAL_SECTION_LEAVE();
}

static inline void hri_sysctrl_clear_OSC32K_ENABLE_bit(const void *const hw)
{
    2ad4:	b580      	push	{r7, lr}
    2ad6:	b082      	sub	sp, #8
    2ad8:	af00      	add	r7, sp, #0
    2ada:	6078      	str	r0, [r7, #4]
	SYSCTRL_CRITICAL_SECTION_ENTER();
	((Sysctrl *)hw)->OSC32K.reg &= ~SYSCTRL_OSC32K_ENABLE;
    2adc:	687b      	ldr	r3, [r7, #4]
    2ade:	699b      	ldr	r3, [r3, #24]
    2ae0:	2202      	movs	r2, #2
    2ae2:	4393      	bics	r3, r2
    2ae4:	001a      	movs	r2, r3
    2ae6:	687b      	ldr	r3, [r7, #4]
    2ae8:	619a      	str	r2, [r3, #24]
	SYSCTRL_CRITICAL_SECTION_LEAVE();
}
    2aea:	46c0      	nop			; (mov r8, r8)
    2aec:	46bd      	mov	sp, r7
    2aee:	b002      	add	sp, #8
    2af0:	bd80      	pop	{r7, pc}

00002af2 <hri_sysctrl_read_OSCULP32K_CALIB_bf>:
	((Sysctrl *)hw)->OSCULP32K.reg ^= SYSCTRL_OSCULP32K_CALIB(mask);
	SYSCTRL_CRITICAL_SECTION_LEAVE();
}

static inline hri_sysctrl_osculp32k_reg_t hri_sysctrl_read_OSCULP32K_CALIB_bf(const void *const hw)
{
    2af2:	b580      	push	{r7, lr}
    2af4:	b084      	sub	sp, #16
    2af6:	af00      	add	r7, sp, #0
    2af8:	6078      	str	r0, [r7, #4]
	uint8_t tmp;
	tmp = ((Sysctrl *)hw)->OSCULP32K.reg;
    2afa:	230f      	movs	r3, #15
    2afc:	18fb      	adds	r3, r7, r3
    2afe:	687a      	ldr	r2, [r7, #4]
    2b00:	7f12      	ldrb	r2, [r2, #28]
    2b02:	701a      	strb	r2, [r3, #0]
	tmp = (tmp & SYSCTRL_OSCULP32K_CALIB_Msk) >> SYSCTRL_OSCULP32K_CALIB_Pos;
    2b04:	230f      	movs	r3, #15
    2b06:	18fb      	adds	r3, r7, r3
    2b08:	220f      	movs	r2, #15
    2b0a:	18ba      	adds	r2, r7, r2
    2b0c:	7812      	ldrb	r2, [r2, #0]
    2b0e:	211f      	movs	r1, #31
    2b10:	400a      	ands	r2, r1
    2b12:	701a      	strb	r2, [r3, #0]
	return tmp;
    2b14:	230f      	movs	r3, #15
    2b16:	18fb      	adds	r3, r7, r3
    2b18:	781b      	ldrb	r3, [r3, #0]
}
    2b1a:	0018      	movs	r0, r3
    2b1c:	46bd      	mov	sp, r7
    2b1e:	b004      	add	sp, #16
    2b20:	bd80      	pop	{r7, pc}

00002b22 <hri_sysctrl_write_OSCULP32K_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sysctrl_write_OSCULP32K_reg(const void *const hw, hri_sysctrl_osculp32k_reg_t data)
{
    2b22:	b580      	push	{r7, lr}
    2b24:	b082      	sub	sp, #8
    2b26:	af00      	add	r7, sp, #0
    2b28:	6078      	str	r0, [r7, #4]
    2b2a:	000a      	movs	r2, r1
    2b2c:	1cfb      	adds	r3, r7, #3
    2b2e:	701a      	strb	r2, [r3, #0]
	SYSCTRL_CRITICAL_SECTION_ENTER();
	((Sysctrl *)hw)->OSCULP32K.reg = data;
    2b30:	687b      	ldr	r3, [r7, #4]
    2b32:	1cfa      	adds	r2, r7, #3
    2b34:	7812      	ldrb	r2, [r2, #0]
    2b36:	771a      	strb	r2, [r3, #28]
	SYSCTRL_CRITICAL_SECTION_LEAVE();
}
    2b38:	46c0      	nop			; (mov r8, r8)
    2b3a:	46bd      	mov	sp, r7
    2b3c:	b002      	add	sp, #8
    2b3e:	bd80      	pop	{r7, pc}

00002b40 <hri_sysctrl_set_OSC8M_ONDEMAND_bit>:
	((Sysctrl *)hw)->OSC8M.reg ^= SYSCTRL_OSC8M_RUNSTDBY;
	SYSCTRL_CRITICAL_SECTION_LEAVE();
}

static inline void hri_sysctrl_set_OSC8M_ONDEMAND_bit(const void *const hw)
{
    2b40:	b580      	push	{r7, lr}
    2b42:	b082      	sub	sp, #8
    2b44:	af00      	add	r7, sp, #0
    2b46:	6078      	str	r0, [r7, #4]
	SYSCTRL_CRITICAL_SECTION_ENTER();
	((Sysctrl *)hw)->OSC8M.reg |= SYSCTRL_OSC8M_ONDEMAND;
    2b48:	687b      	ldr	r3, [r7, #4]
    2b4a:	6a1b      	ldr	r3, [r3, #32]
    2b4c:	2280      	movs	r2, #128	; 0x80
    2b4e:	431a      	orrs	r2, r3
    2b50:	687b      	ldr	r3, [r7, #4]
    2b52:	621a      	str	r2, [r3, #32]
	SYSCTRL_CRITICAL_SECTION_LEAVE();
}
    2b54:	46c0      	nop			; (mov r8, r8)
    2b56:	46bd      	mov	sp, r7
    2b58:	b002      	add	sp, #8
    2b5a:	bd80      	pop	{r7, pc}

00002b5c <hri_sysctrl_read_OSC8M_CALIB_bf>:
	((Sysctrl *)hw)->OSC8M.reg ^= SYSCTRL_OSC8M_CALIB(mask);
	SYSCTRL_CRITICAL_SECTION_LEAVE();
}

static inline hri_sysctrl_osc8m_reg_t hri_sysctrl_read_OSC8M_CALIB_bf(const void *const hw)
{
    2b5c:	b580      	push	{r7, lr}
    2b5e:	b084      	sub	sp, #16
    2b60:	af00      	add	r7, sp, #0
    2b62:	6078      	str	r0, [r7, #4]
	uint32_t tmp;
	tmp = ((Sysctrl *)hw)->OSC8M.reg;
    2b64:	687b      	ldr	r3, [r7, #4]
    2b66:	6a1b      	ldr	r3, [r3, #32]
    2b68:	60fb      	str	r3, [r7, #12]
	tmp = (tmp & SYSCTRL_OSC8M_CALIB_Msk) >> SYSCTRL_OSC8M_CALIB_Pos;
    2b6a:	68fb      	ldr	r3, [r7, #12]
    2b6c:	0c1b      	lsrs	r3, r3, #16
    2b6e:	051b      	lsls	r3, r3, #20
    2b70:	0d1b      	lsrs	r3, r3, #20
    2b72:	60fb      	str	r3, [r7, #12]
	return tmp;
    2b74:	68fb      	ldr	r3, [r7, #12]
}
    2b76:	0018      	movs	r0, r3
    2b78:	46bd      	mov	sp, r7
    2b7a:	b004      	add	sp, #16
    2b7c:	bd80      	pop	{r7, pc}

00002b7e <hri_sysctrl_read_OSC8M_FRANGE_bf>:
	((Sysctrl *)hw)->OSC8M.reg ^= SYSCTRL_OSC8M_FRANGE(mask);
	SYSCTRL_CRITICAL_SECTION_LEAVE();
}

static inline hri_sysctrl_osc8m_reg_t hri_sysctrl_read_OSC8M_FRANGE_bf(const void *const hw)
{
    2b7e:	b580      	push	{r7, lr}
    2b80:	b084      	sub	sp, #16
    2b82:	af00      	add	r7, sp, #0
    2b84:	6078      	str	r0, [r7, #4]
	uint32_t tmp;
	tmp = ((Sysctrl *)hw)->OSC8M.reg;
    2b86:	687b      	ldr	r3, [r7, #4]
    2b88:	6a1b      	ldr	r3, [r3, #32]
    2b8a:	60fb      	str	r3, [r7, #12]
	tmp = (tmp & SYSCTRL_OSC8M_FRANGE_Msk) >> SYSCTRL_OSC8M_FRANGE_Pos;
    2b8c:	68fb      	ldr	r3, [r7, #12]
    2b8e:	0f9b      	lsrs	r3, r3, #30
    2b90:	60fb      	str	r3, [r7, #12]
	return tmp;
    2b92:	68fb      	ldr	r3, [r7, #12]
}
    2b94:	0018      	movs	r0, r3
    2b96:	46bd      	mov	sp, r7
    2b98:	b004      	add	sp, #16
    2b9a:	bd80      	pop	{r7, pc}

00002b9c <hri_sysctrl_write_OSC8M_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sysctrl_write_OSC8M_reg(const void *const hw, hri_sysctrl_osc8m_reg_t data)
{
    2b9c:	b580      	push	{r7, lr}
    2b9e:	b082      	sub	sp, #8
    2ba0:	af00      	add	r7, sp, #0
    2ba2:	6078      	str	r0, [r7, #4]
    2ba4:	6039      	str	r1, [r7, #0]
	SYSCTRL_CRITICAL_SECTION_ENTER();
	((Sysctrl *)hw)->OSC8M.reg = data;
    2ba6:	687b      	ldr	r3, [r7, #4]
    2ba8:	683a      	ldr	r2, [r7, #0]
    2baa:	621a      	str	r2, [r3, #32]
	SYSCTRL_CRITICAL_SECTION_LEAVE();
}
    2bac:	46c0      	nop			; (mov r8, r8)
    2bae:	46bd      	mov	sp, r7
    2bb0:	b002      	add	sp, #8
    2bb2:	bd80      	pop	{r7, pc}

00002bb4 <_sysctrl_init_sources>:
 * \brief Initializes clock generators
 *
 * All GCLK generators are running when this function returns.
 */
void _sysctrl_init_sources(void)
{
    2bb4:	b580      	push	{r7, lr}
    2bb6:	b082      	sub	sp, #8
    2bb8:	af00      	add	r7, sp, #0
	void *   hw = (void *)SYSCTRL;
    2bba:	4b24      	ldr	r3, [pc, #144]	; (2c4c <_sysctrl_init_sources+0x98>)
    2bbc:	607b      	str	r3, [r7, #4]
	        | (CONF_XOSC_RUNSTDBY << SYSCTRL_XOSC_RUNSTDBY_Pos) | (CONF_XOSC_XTALEN << SYSCTRL_XOSC_XTALEN_Pos)
	        | (CONF_XOSC_ENABLE << SYSCTRL_XOSC_ENABLE_Pos));
#endif

#if CONF_OSC8M_CONFIG == 1
	calib = hri_sysctrl_read_OSC8M_CALIB_bf(hw);
    2bbe:	687b      	ldr	r3, [r7, #4]
    2bc0:	0018      	movs	r0, r3
    2bc2:	4b23      	ldr	r3, [pc, #140]	; (2c50 <_sysctrl_init_sources+0x9c>)
    2bc4:	4798      	blx	r3
    2bc6:	0002      	movs	r2, r0
    2bc8:	1cbb      	adds	r3, r7, #2
    2bca:	801a      	strh	r2, [r3, #0]

	hri_sysctrl_write_OSC8M_reg(hw,
	                            SYSCTRL_OSC8M_FRANGE(hri_sysctrl_read_OSC8M_FRANGE_bf(hw)) |
    2bcc:	687b      	ldr	r3, [r7, #4]
    2bce:	0018      	movs	r0, r3
    2bd0:	4b20      	ldr	r3, [pc, #128]	; (2c54 <_sysctrl_init_sources+0xa0>)
    2bd2:	4798      	blx	r3
    2bd4:	0003      	movs	r3, r0
    2bd6:	079a      	lsls	r2, r3, #30
#if CONF_OSC8M_OVERWRITE_CALIBRATION == 1
	                                SYSCTRL_OSC8M_CALIB(CONF_OSC8M_CALIB) |
#else
	                                SYSCTRL_OSC8M_CALIB(calib) |
    2bd8:	1cbb      	adds	r3, r7, #2
    2bda:	881b      	ldrh	r3, [r3, #0]
    2bdc:	041b      	lsls	r3, r3, #16
    2bde:	0019      	movs	r1, r3
    2be0:	4b1d      	ldr	r3, [pc, #116]	; (2c58 <_sysctrl_init_sources+0xa4>)
    2be2:	400b      	ands	r3, r1
	                            SYSCTRL_OSC8M_FRANGE(hri_sysctrl_read_OSC8M_FRANGE_bf(hw)) |
    2be4:	4313      	orrs	r3, r2
	hri_sysctrl_write_OSC8M_reg(hw,
    2be6:	4a1d      	ldr	r2, [pc, #116]	; (2c5c <_sysctrl_init_sources+0xa8>)
    2be8:	431a      	orrs	r2, r3
    2bea:	687b      	ldr	r3, [r7, #4]
    2bec:	0011      	movs	r1, r2
    2bee:	0018      	movs	r0, r3
    2bf0:	4b1b      	ldr	r3, [pc, #108]	; (2c60 <_sysctrl_init_sources+0xac>)
    2bf2:	4798      	blx	r3
	        (CONF_OSC32K_WRTLOCK << SYSCTRL_OSC32K_WRTLOCK_Pos) | SYSCTRL_OSC32K_STARTUP(CONF_OSC32K_STARTUP)
	        | (CONF_OSC32K_RUNSTDBY << SYSCTRL_OSC32K_RUNSTDBY_Pos) | (CONF_OSC32K_EN1K << SYSCTRL_OSC32K_EN1K_Pos)
	        | (CONF_OSC32K_EN32K << SYSCTRL_OSC32K_EN32K_Pos) | (1 << SYSCTRL_OSC32K_ENABLE_Pos));
#else
	/* Enable OSC32K anyway since GCLK configuration may need it to sync */
	hri_sysctrl_set_OSC32K_ENABLE_bit(hw);
    2bf4:	687b      	ldr	r3, [r7, #4]
    2bf6:	0018      	movs	r0, r3
    2bf8:	4b1a      	ldr	r3, [pc, #104]	; (2c64 <_sysctrl_init_sources+0xb0>)
    2bfa:	4798      	blx	r3
#endif

#if CONF_OSCULP32K_CONFIG == 1
	calib = hri_sysctrl_read_OSCULP32K_CALIB_bf(hw);
    2bfc:	687b      	ldr	r3, [r7, #4]
    2bfe:	0018      	movs	r0, r3
    2c00:	4b19      	ldr	r3, [pc, #100]	; (2c68 <_sysctrl_init_sources+0xb4>)
    2c02:	4798      	blx	r3
    2c04:	0003      	movs	r3, r0
    2c06:	001a      	movs	r2, r3
    2c08:	1cbb      	adds	r3, r7, #2
    2c0a:	801a      	strh	r2, [r3, #0]

	hri_sysctrl_write_OSCULP32K_reg(hw,
    2c0c:	1cbb      	adds	r3, r7, #2
    2c0e:	881b      	ldrh	r3, [r3, #0]
    2c10:	b2db      	uxtb	r3, r3
    2c12:	221f      	movs	r2, #31
    2c14:	4013      	ands	r3, r2
    2c16:	b2da      	uxtb	r2, r3
    2c18:	687b      	ldr	r3, [r7, #4]
    2c1a:	0011      	movs	r1, r2
    2c1c:	0018      	movs	r0, r3
    2c1e:	4b13      	ldr	r3, [pc, #76]	; (2c6c <_sysctrl_init_sources+0xb8>)
    2c20:	4798      	blx	r3
#endif
#endif

#if CONF_OSC8M_CONFIG == 1
#if CONF_OSC8M_ENABLE == 1
	while (!hri_sysctrl_get_PCLKSR_OSC8MRDY_bit(hw))
    2c22:	46c0      	nop			; (mov r8, r8)
    2c24:	687b      	ldr	r3, [r7, #4]
    2c26:	0018      	movs	r0, r3
    2c28:	4b11      	ldr	r3, [pc, #68]	; (2c70 <_sysctrl_init_sources+0xbc>)
    2c2a:	4798      	blx	r3
    2c2c:	0003      	movs	r3, r0
    2c2e:	001a      	movs	r2, r3
    2c30:	2301      	movs	r3, #1
    2c32:	4053      	eors	r3, r2
    2c34:	b2db      	uxtb	r3, r3
    2c36:	2b00      	cmp	r3, #0
    2c38:	d1f4      	bne.n	2c24 <_sysctrl_init_sources+0x70>
		;
#endif
#if CONF_OSC8M_ONDEMAND == 1
	hri_sysctrl_set_OSC8M_ONDEMAND_bit(hw);
    2c3a:	687b      	ldr	r3, [r7, #4]
    2c3c:	0018      	movs	r0, r3
    2c3e:	4b0d      	ldr	r3, [pc, #52]	; (2c74 <_sysctrl_init_sources+0xc0>)
    2c40:	4798      	blx	r3
#endif
#endif

	(void)calib, (void)hw;
}
    2c42:	46c0      	nop			; (mov r8, r8)
    2c44:	46bd      	mov	sp, r7
    2c46:	b002      	add	sp, #8
    2c48:	bd80      	pop	{r7, pc}
    2c4a:	46c0      	nop			; (mov r8, r8)
    2c4c:	40000800 	.word	0x40000800
    2c50:	00002b5d 	.word	0x00002b5d
    2c54:	00002b7f 	.word	0x00002b7f
    2c58:	0fff0000 	.word	0x0fff0000
    2c5c:	00000302 	.word	0x00000302
    2c60:	00002b9d 	.word	0x00002b9d
    2c64:	00002ab9 	.word	0x00002ab9
    2c68:	00002af3 	.word	0x00002af3
    2c6c:	00002b23 	.word	0x00002b23
    2c70:	00002a99 	.word	0x00002a99
    2c74:	00002b41 	.word	0x00002b41

00002c78 <_sysctrl_init_referenced_generators>:

void _sysctrl_init_referenced_generators(void)
{
    2c78:	b580      	push	{r7, lr}
    2c7a:	b082      	sub	sp, #8
    2c7c:	af00      	add	r7, sp, #0
	void *hw = (void *)SYSCTRL;
    2c7e:	4b05      	ldr	r3, [pc, #20]	; (2c94 <_sysctrl_init_referenced_generators+0x1c>)
    2c80:	607b      	str	r3, [r7, #4]
		;
#endif

#if CONF_OSC32K_CONFIG == 0 || CONF_OSC32K_ENABLE == 0
	/* Disable after all possible configurations needs sync written. */
	hri_sysctrl_clear_OSC32K_ENABLE_bit(hw);
    2c82:	687b      	ldr	r3, [r7, #4]
    2c84:	0018      	movs	r0, r3
    2c86:	4b04      	ldr	r3, [pc, #16]	; (2c98 <_sysctrl_init_referenced_generators+0x20>)
    2c88:	4798      	blx	r3
#endif

	(void)hw;
}
    2c8a:	46c0      	nop			; (mov r8, r8)
    2c8c:	46bd      	mov	sp, r7
    2c8e:	b002      	add	sp, #8
    2c90:	bd80      	pop	{r7, pc}
    2c92:	46c0      	nop			; (mov r8, r8)
    2c94:	40000800 	.word	0x40000800
    2c98:	00002ad5 	.word	0x00002ad5

00002c9c <_ZN9atmel_knxC1Ev>:
#include <atmel_start.h>
#include "..\knx_lib\KNX.h"

class atmel_knx: public knx_base
    2c9c:	b580      	push	{r7, lr}
    2c9e:	b082      	sub	sp, #8
    2ca0:	af00      	add	r7, sp, #0
    2ca2:	6078      	str	r0, [r7, #4]
    2ca4:	687b      	ldr	r3, [r7, #4]
    2ca6:	0018      	movs	r0, r3
    2ca8:	4b04      	ldr	r3, [pc, #16]	; (2cbc <_ZN9atmel_knxC1Ev+0x20>)
    2caa:	4798      	blx	r3
    2cac:	4a04      	ldr	r2, [pc, #16]	; (2cc0 <_ZN9atmel_knxC1Ev+0x24>)
    2cae:	687b      	ldr	r3, [r7, #4]
    2cb0:	601a      	str	r2, [r3, #0]
    2cb2:	687b      	ldr	r3, [r7, #4]
    2cb4:	0018      	movs	r0, r3
    2cb6:	46bd      	mov	sp, r7
    2cb8:	b002      	add	sp, #8
    2cba:	bd80      	pop	{r7, pc}
    2cbc:	00002f8d 	.word	0x00002f8d
    2cc0:	000044c8 	.word	0x000044c8

00002cc4 <_Z10USART_onRXc>:
};

atmel_knx knx;

void USART_onRX(char c)
{
    2cc4:	b580      	push	{r7, lr}
    2cc6:	b082      	sub	sp, #8
    2cc8:	af00      	add	r7, sp, #0
    2cca:	0002      	movs	r2, r0
    2ccc:	1dfb      	adds	r3, r7, #7
    2cce:	701a      	strb	r2, [r3, #0]
	knx.on_RXchar(c);
    2cd0:	1dfb      	adds	r3, r7, #7
    2cd2:	781a      	ldrb	r2, [r3, #0]
    2cd4:	4b04      	ldr	r3, [pc, #16]	; (2ce8 <_Z10USART_onRXc+0x24>)
    2cd6:	0011      	movs	r1, r2
    2cd8:	0018      	movs	r0, r3
    2cda:	4b04      	ldr	r3, [pc, #16]	; (2cec <_Z10USART_onRXc+0x28>)
    2cdc:	4798      	blx	r3
}
    2cde:	46c0      	nop			; (mov r8, r8)
    2ce0:	46bd      	mov	sp, r7
    2ce2:	b002      	add	sp, #8
    2ce4:	bd80      	pop	{r7, pc}
    2ce6:	46c0      	nop			; (mov r8, r8)
    2ce8:	200004cc 	.word	0x200004cc
    2cec:	00003089 	.word	0x00003089

00002cf0 <_ZL16tx_cb_serial_knxPK22usart_async_descriptor>:

static void tx_cb_serial_knx(const struct usart_async_descriptor *const io_descr)
{
    2cf0:	b580      	push	{r7, lr}
    2cf2:	b082      	sub	sp, #8
    2cf4:	af00      	add	r7, sp, #0
    2cf6:	6078      	str	r0, [r7, #4]
	/* Transfer completed */
}
    2cf8:	46c0      	nop			; (mov r8, r8)
    2cfa:	46bd      	mov	sp, r7
    2cfc:	b002      	add	sp, #8
    2cfe:	bd80      	pop	{r7, pc}

00002d00 <_ZL16rx_cb_serial_knxPK22usart_async_descriptor>:

uint8_t knx_testArray[9] = {0x00};
uint8_t knx_ptr = 0;
static void rx_cb_serial_knx(const struct usart_async_descriptor *const io_descr)
{
    2d00:	b580      	push	{r7, lr}
    2d02:	b084      	sub	sp, #16
    2d04:	af00      	add	r7, sp, #0
    2d06:	6078      	str	r0, [r7, #4]
	uint8_t ch, count;
	count = io_read(&serial_knx.io, &ch, 1);
    2d08:	230e      	movs	r3, #14
    2d0a:	18f9      	adds	r1, r7, r3
    2d0c:	4b13      	ldr	r3, [pc, #76]	; (2d5c <_ZL16rx_cb_serial_knxPK22usart_async_descriptor+0x5c>)
    2d0e:	2201      	movs	r2, #1
    2d10:	0018      	movs	r0, r3
    2d12:	4b13      	ldr	r3, [pc, #76]	; (2d60 <_ZL16rx_cb_serial_knxPK22usart_async_descriptor+0x60>)
    2d14:	4798      	blx	r3
    2d16:	0002      	movs	r2, r0
    2d18:	230f      	movs	r3, #15
    2d1a:	18fb      	adds	r3, r7, r3
    2d1c:	701a      	strb	r2, [r3, #0]
	USART_onRX(ch);
    2d1e:	230e      	movs	r3, #14
    2d20:	18fb      	adds	r3, r7, r3
    2d22:	781b      	ldrb	r3, [r3, #0]
    2d24:	0018      	movs	r0, r3
    2d26:	4b0f      	ldr	r3, [pc, #60]	; (2d64 <_ZL16rx_cb_serial_knxPK22usart_async_descriptor+0x64>)
    2d28:	4798      	blx	r3
	knx_testArray[knx_ptr] = ch;
    2d2a:	4b0f      	ldr	r3, [pc, #60]	; (2d68 <_ZL16rx_cb_serial_knxPK22usart_async_descriptor+0x68>)
    2d2c:	781b      	ldrb	r3, [r3, #0]
    2d2e:	001a      	movs	r2, r3
    2d30:	230e      	movs	r3, #14
    2d32:	18fb      	adds	r3, r7, r3
    2d34:	7819      	ldrb	r1, [r3, #0]
    2d36:	4b0d      	ldr	r3, [pc, #52]	; (2d6c <_ZL16rx_cb_serial_knxPK22usart_async_descriptor+0x6c>)
    2d38:	5499      	strb	r1, [r3, r2]
	knx_ptr++;
    2d3a:	4b0b      	ldr	r3, [pc, #44]	; (2d68 <_ZL16rx_cb_serial_knxPK22usart_async_descriptor+0x68>)
    2d3c:	781b      	ldrb	r3, [r3, #0]
    2d3e:	3301      	adds	r3, #1
    2d40:	b2da      	uxtb	r2, r3
    2d42:	4b09      	ldr	r3, [pc, #36]	; (2d68 <_ZL16rx_cb_serial_knxPK22usart_async_descriptor+0x68>)
    2d44:	701a      	strb	r2, [r3, #0]
	if (knx_ptr == 9)
    2d46:	4b08      	ldr	r3, [pc, #32]	; (2d68 <_ZL16rx_cb_serial_knxPK22usart_async_descriptor+0x68>)
    2d48:	781b      	ldrb	r3, [r3, #0]
    2d4a:	2b09      	cmp	r3, #9
    2d4c:	d102      	bne.n	2d54 <_ZL16rx_cb_serial_knxPK22usart_async_descriptor+0x54>
	{
		knx_ptr = 0;
    2d4e:	4b06      	ldr	r3, [pc, #24]	; (2d68 <_ZL16rx_cb_serial_knxPK22usart_async_descriptor+0x68>)
    2d50:	2200      	movs	r2, #0
    2d52:	701a      	strb	r2, [r3, #0]
	}
}
    2d54:	46c0      	nop			; (mov r8, r8)
    2d56:	46bd      	mov	sp, r7
    2d58:	b004      	add	sp, #16
    2d5a:	bd80      	pop	{r7, pc}
    2d5c:	200006ec 	.word	0x200006ec
    2d60:	00000cbd 	.word	0x00000cbd
    2d64:	00002cc5 	.word	0x00002cc5
    2d68:	2000062d 	.word	0x2000062d
    2d6c:	20000624 	.word	0x20000624

00002d70 <_Z15serial_knx_Initv>:

void serial_knx_Init(void)
{
    2d70:	b580      	push	{r7, lr}
    2d72:	b082      	sub	sp, #8
    2d74:	af00      	add	r7, sp, #0
	/* TX-> PA04 / RX-> PA05 */
	struct io_descriptor *io;

	usart_async_register_callback(&serial_knx, USART_ASYNC_TXC_CB, tx_cb_serial_knx);
    2d76:	4a0d      	ldr	r2, [pc, #52]	; (2dac <_Z15serial_knx_Initv+0x3c>)
    2d78:	4b0d      	ldr	r3, [pc, #52]	; (2db0 <_Z15serial_knx_Initv+0x40>)
    2d7a:	2101      	movs	r1, #1
    2d7c:	0018      	movs	r0, r3
    2d7e:	4b0d      	ldr	r3, [pc, #52]	; (2db4 <_Z15serial_knx_Initv+0x44>)
    2d80:	4798      	blx	r3
	usart_async_register_callback(&serial_knx, USART_ASYNC_RXC_CB, rx_cb_serial_knx);
    2d82:	4a0d      	ldr	r2, [pc, #52]	; (2db8 <_Z15serial_knx_Initv+0x48>)
    2d84:	4b0a      	ldr	r3, [pc, #40]	; (2db0 <_Z15serial_knx_Initv+0x40>)
    2d86:	2100      	movs	r1, #0
    2d88:	0018      	movs	r0, r3
    2d8a:	4b0a      	ldr	r3, [pc, #40]	; (2db4 <_Z15serial_knx_Initv+0x44>)
    2d8c:	4798      	blx	r3
	/*usart_async_register_callback(&serial_knx, USART_ASYNC_ERROR_CB, err_cb);*/
	usart_async_get_io_descriptor(&serial_knx, &io);
    2d8e:	1d3a      	adds	r2, r7, #4
    2d90:	4b07      	ldr	r3, [pc, #28]	; (2db0 <_Z15serial_knx_Initv+0x40>)
    2d92:	0011      	movs	r1, r2
    2d94:	0018      	movs	r0, r3
    2d96:	4b09      	ldr	r3, [pc, #36]	; (2dbc <_Z15serial_knx_Initv+0x4c>)
    2d98:	4798      	blx	r3
	usart_async_enable(&serial_knx);
    2d9a:	4b05      	ldr	r3, [pc, #20]	; (2db0 <_Z15serial_knx_Initv+0x40>)
    2d9c:	0018      	movs	r0, r3
    2d9e:	4b08      	ldr	r3, [pc, #32]	; (2dc0 <_Z15serial_knx_Initv+0x50>)
    2da0:	4798      	blx	r3

}
    2da2:	46c0      	nop			; (mov r8, r8)
    2da4:	46bd      	mov	sp, r7
    2da6:	b002      	add	sp, #8
    2da8:	bd80      	pop	{r7, pc}
    2daa:	46c0      	nop			; (mov r8, r8)
    2dac:	00002cf1 	.word	0x00002cf1
    2db0:	200006ec 	.word	0x200006ec
    2db4:	000011d5 	.word	0x000011d5
    2db8:	00002d01 	.word	0x00002d01
    2dbc:	0000118d 	.word	0x0000118d
    2dc0:	00001151 	.word	0x00001151

00002dc4 <_ZL16tx_cb_serial_bsmPK22usart_async_descriptor>:


static void tx_cb_serial_bsm(const struct usart_async_descriptor *const io_descr)
{
    2dc4:	b580      	push	{r7, lr}
    2dc6:	b082      	sub	sp, #8
    2dc8:	af00      	add	r7, sp, #0
    2dca:	6078      	str	r0, [r7, #4]
	/* Transfer completed */
}
    2dcc:	46c0      	nop			; (mov r8, r8)
    2dce:	46bd      	mov	sp, r7
    2dd0:	b002      	add	sp, #8
    2dd2:	bd80      	pop	{r7, pc}

00002dd4 <_ZL16rx_cb_serial_bsmPK22usart_async_descriptor>:

uint8_t testArray[9] = {0x00};
uint8_t ptr = 0;
static void rx_cb_serial_bsm(const struct usart_async_descriptor *const io_descr)
{
    2dd4:	b580      	push	{r7, lr}
    2dd6:	b084      	sub	sp, #16
    2dd8:	af00      	add	r7, sp, #0
    2dda:	6078      	str	r0, [r7, #4]
	uint8_t ch, count;
	count = io_read(&serial_bsm.io, &ch, 1);
    2ddc:	230e      	movs	r3, #14
    2dde:	18f9      	adds	r1, r7, r3
    2de0:	4b10      	ldr	r3, [pc, #64]	; (2e24 <_ZL16rx_cb_serial_bsmPK22usart_async_descriptor+0x50>)
    2de2:	2201      	movs	r2, #1
    2de4:	0018      	movs	r0, r3
    2de6:	4b10      	ldr	r3, [pc, #64]	; (2e28 <_ZL16rx_cb_serial_bsmPK22usart_async_descriptor+0x54>)
    2de8:	4798      	blx	r3
    2dea:	0002      	movs	r2, r0
    2dec:	230f      	movs	r3, #15
    2dee:	18fb      	adds	r3, r7, r3
    2df0:	701a      	strb	r2, [r3, #0]
	testArray[ptr] = ch;
    2df2:	4b0e      	ldr	r3, [pc, #56]	; (2e2c <_ZL16rx_cb_serial_bsmPK22usart_async_descriptor+0x58>)
    2df4:	781b      	ldrb	r3, [r3, #0]
    2df6:	001a      	movs	r2, r3
    2df8:	230e      	movs	r3, #14
    2dfa:	18fb      	adds	r3, r7, r3
    2dfc:	7819      	ldrb	r1, [r3, #0]
    2dfe:	4b0c      	ldr	r3, [pc, #48]	; (2e30 <_ZL16rx_cb_serial_bsmPK22usart_async_descriptor+0x5c>)
    2e00:	5499      	strb	r1, [r3, r2]
	ptr++;
    2e02:	4b0a      	ldr	r3, [pc, #40]	; (2e2c <_ZL16rx_cb_serial_bsmPK22usart_async_descriptor+0x58>)
    2e04:	781b      	ldrb	r3, [r3, #0]
    2e06:	3301      	adds	r3, #1
    2e08:	b2da      	uxtb	r2, r3
    2e0a:	4b08      	ldr	r3, [pc, #32]	; (2e2c <_ZL16rx_cb_serial_bsmPK22usart_async_descriptor+0x58>)
    2e0c:	701a      	strb	r2, [r3, #0]
	if (ptr == 9)
    2e0e:	4b07      	ldr	r3, [pc, #28]	; (2e2c <_ZL16rx_cb_serial_bsmPK22usart_async_descriptor+0x58>)
    2e10:	781b      	ldrb	r3, [r3, #0]
    2e12:	2b09      	cmp	r3, #9
    2e14:	d102      	bne.n	2e1c <_ZL16rx_cb_serial_bsmPK22usart_async_descriptor+0x48>
	{
		ptr = 0;
    2e16:	4b05      	ldr	r3, [pc, #20]	; (2e2c <_ZL16rx_cb_serial_bsmPK22usart_async_descriptor+0x58>)
    2e18:	2200      	movs	r2, #0
    2e1a:	701a      	strb	r2, [r3, #0]
	}
}
    2e1c:	46c0      	nop			; (mov r8, r8)
    2e1e:	46bd      	mov	sp, r7
    2e20:	b004      	add	sp, #16
    2e22:	bd80      	pop	{r7, pc}
    2e24:	2000069c 	.word	0x2000069c
    2e28:	00000cbd 	.word	0x00000cbd
    2e2c:	20000639 	.word	0x20000639
    2e30:	20000630 	.word	0x20000630

00002e34 <_Z15serial_bsm_Initv>:

void serial_bsm_Init(void)
{
    2e34:	b580      	push	{r7, lr}
    2e36:	b082      	sub	sp, #8
    2e38:	af00      	add	r7, sp, #0
	/* TX-> PA22 / RX-> PA23 */
	struct io_descriptor *io;

	usart_async_register_callback(&serial_bsm, USART_ASYNC_TXC_CB, tx_cb_serial_bsm);
    2e3a:	4a0d      	ldr	r2, [pc, #52]	; (2e70 <_Z15serial_bsm_Initv+0x3c>)
    2e3c:	4b0d      	ldr	r3, [pc, #52]	; (2e74 <_Z15serial_bsm_Initv+0x40>)
    2e3e:	2101      	movs	r1, #1
    2e40:	0018      	movs	r0, r3
    2e42:	4b0d      	ldr	r3, [pc, #52]	; (2e78 <_Z15serial_bsm_Initv+0x44>)
    2e44:	4798      	blx	r3
	usart_async_register_callback(&serial_bsm, USART_ASYNC_RXC_CB, rx_cb_serial_bsm);
    2e46:	4a0d      	ldr	r2, [pc, #52]	; (2e7c <_Z15serial_bsm_Initv+0x48>)
    2e48:	4b0a      	ldr	r3, [pc, #40]	; (2e74 <_Z15serial_bsm_Initv+0x40>)
    2e4a:	2100      	movs	r1, #0
    2e4c:	0018      	movs	r0, r3
    2e4e:	4b0a      	ldr	r3, [pc, #40]	; (2e78 <_Z15serial_bsm_Initv+0x44>)
    2e50:	4798      	blx	r3
	/*usart_async_register_callback(&serial_bsm, USART_ASYNC_ERROR_CB, err_cb);*/
	usart_async_get_io_descriptor(&serial_bsm, &io);
    2e52:	1d3a      	adds	r2, r7, #4
    2e54:	4b07      	ldr	r3, [pc, #28]	; (2e74 <_Z15serial_bsm_Initv+0x40>)
    2e56:	0011      	movs	r1, r2
    2e58:	0018      	movs	r0, r3
    2e5a:	4b09      	ldr	r3, [pc, #36]	; (2e80 <_Z15serial_bsm_Initv+0x4c>)
    2e5c:	4798      	blx	r3
	usart_async_enable(&serial_bsm);
    2e5e:	4b05      	ldr	r3, [pc, #20]	; (2e74 <_Z15serial_bsm_Initv+0x40>)
    2e60:	0018      	movs	r0, r3
    2e62:	4b08      	ldr	r3, [pc, #32]	; (2e84 <_Z15serial_bsm_Initv+0x50>)
    2e64:	4798      	blx	r3
}
    2e66:	46c0      	nop			; (mov r8, r8)
    2e68:	46bd      	mov	sp, r7
    2e6a:	b002      	add	sp, #8
    2e6c:	bd80      	pop	{r7, pc}
    2e6e:	46c0      	nop			; (mov r8, r8)
    2e70:	00002dc5 	.word	0x00002dc5
    2e74:	2000069c 	.word	0x2000069c
    2e78:	000011d5 	.word	0x000011d5
    2e7c:	00002dd5 	.word	0x00002dd5
    2e80:	0000118d 	.word	0x0000118d
    2e84:	00001151 	.word	0x00001151

00002e88 <_ZL14TIMER_task1_cbPK10timer_task>:
static struct timer_task TIMER_task1, TIMER_task2;
/**
 * Example of using TIMER.
 */
static void TIMER_task1_cb(const struct timer_task *const timer_task)
{
    2e88:	b580      	push	{r7, lr}
    2e8a:	b082      	sub	sp, #8
    2e8c:	af00      	add	r7, sp, #0
    2e8e:	6078      	str	r0, [r7, #4]
	//gpio_toggle_pin_level(myLed);
}
    2e90:	46c0      	nop			; (mov r8, r8)
    2e92:	46bd      	mov	sp, r7
    2e94:	b002      	add	sp, #8
    2e96:	bd80      	pop	{r7, pc}

00002e98 <_ZL14TIMER_task2_cbPK10timer_task>:

static void TIMER_task2_cb(const struct timer_task *const timer_task)
{
    2e98:	b580      	push	{r7, lr}
    2e9a:	b082      	sub	sp, #8
    2e9c:	af00      	add	r7, sp, #0
    2e9e:	6078      	str	r0, [r7, #4]
}
    2ea0:	46c0      	nop			; (mov r8, r8)
    2ea2:	46bd      	mov	sp, r7
    2ea4:	b002      	add	sp, #8
    2ea6:	bd80      	pop	{r7, pc}

00002ea8 <_Z10TIMER_Initv>:

void TIMER_Init(void)
{
    2ea8:	b580      	push	{r7, lr}
    2eaa:	af00      	add	r7, sp, #0
	TIMER_task1.interval = 100;
    2eac:	4b12      	ldr	r3, [pc, #72]	; (2ef8 <_Z10TIMER_Initv+0x50>)
    2eae:	2264      	movs	r2, #100	; 0x64
    2eb0:	609a      	str	r2, [r3, #8]
	TIMER_task1.cb       = TIMER_task1_cb;
    2eb2:	4b11      	ldr	r3, [pc, #68]	; (2ef8 <_Z10TIMER_Initv+0x50>)
    2eb4:	4a11      	ldr	r2, [pc, #68]	; (2efc <_Z10TIMER_Initv+0x54>)
    2eb6:	60da      	str	r2, [r3, #12]
	TIMER_task1.mode     = TIMER_TASK_REPEAT;
    2eb8:	4b0f      	ldr	r3, [pc, #60]	; (2ef8 <_Z10TIMER_Initv+0x50>)
    2eba:	2201      	movs	r2, #1
    2ebc:	741a      	strb	r2, [r3, #16]
	TIMER_task2.interval = 200;
    2ebe:	4b10      	ldr	r3, [pc, #64]	; (2f00 <_Z10TIMER_Initv+0x58>)
    2ec0:	22c8      	movs	r2, #200	; 0xc8
    2ec2:	609a      	str	r2, [r3, #8]
	TIMER_task2.cb       = TIMER_task2_cb;
    2ec4:	4b0e      	ldr	r3, [pc, #56]	; (2f00 <_Z10TIMER_Initv+0x58>)
    2ec6:	4a0f      	ldr	r2, [pc, #60]	; (2f04 <_Z10TIMER_Initv+0x5c>)
    2ec8:	60da      	str	r2, [r3, #12]
	TIMER_task2.mode     = TIMER_TASK_REPEAT;
    2eca:	4b0d      	ldr	r3, [pc, #52]	; (2f00 <_Z10TIMER_Initv+0x58>)
    2ecc:	2201      	movs	r2, #1
    2ece:	741a      	strb	r2, [r3, #16]

	timer_add_task(&TIMER, &TIMER_task1);
    2ed0:	4a09      	ldr	r2, [pc, #36]	; (2ef8 <_Z10TIMER_Initv+0x50>)
    2ed2:	4b0d      	ldr	r3, [pc, #52]	; (2f08 <_Z10TIMER_Initv+0x60>)
    2ed4:	0011      	movs	r1, r2
    2ed6:	0018      	movs	r0, r3
    2ed8:	4b0c      	ldr	r3, [pc, #48]	; (2f0c <_Z10TIMER_Initv+0x64>)
    2eda:	4798      	blx	r3
	timer_add_task(&TIMER, &TIMER_task2);
    2edc:	4a08      	ldr	r2, [pc, #32]	; (2f00 <_Z10TIMER_Initv+0x58>)
    2ede:	4b0a      	ldr	r3, [pc, #40]	; (2f08 <_Z10TIMER_Initv+0x60>)
    2ee0:	0011      	movs	r1, r2
    2ee2:	0018      	movs	r0, r3
    2ee4:	4b09      	ldr	r3, [pc, #36]	; (2f0c <_Z10TIMER_Initv+0x64>)
    2ee6:	4798      	blx	r3
	timer_start(&TIMER);
    2ee8:	4b07      	ldr	r3, [pc, #28]	; (2f08 <_Z10TIMER_Initv+0x60>)
    2eea:	0018      	movs	r0, r3
    2eec:	4b08      	ldr	r3, [pc, #32]	; (2f10 <_Z10TIMER_Initv+0x68>)
    2eee:	4798      	blx	r3
}
    2ef0:	46c0      	nop			; (mov r8, r8)
    2ef2:	46bd      	mov	sp, r7
    2ef4:	bd80      	pop	{r7, pc}
    2ef6:	46c0      	nop			; (mov r8, r8)
    2ef8:	2000063c 	.word	0x2000063c
    2efc:	00002e89 	.word	0x00002e89
    2f00:	20000650 	.word	0x20000650
    2f04:	00002e99 	.word	0x00002e99
    2f08:	20000664 	.word	0x20000664
    2f0c:	00000df9 	.word	0x00000df9
    2f10:	00000da9 	.word	0x00000da9

00002f14 <main>:




int main(void)
{
    2f14:	b580      	push	{r7, lr}
    2f16:	af00      	add	r7, sp, #0
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
    2f18:	4b04      	ldr	r3, [pc, #16]	; (2f2c <main+0x18>)
    2f1a:	4798      	blx	r3
	serial_knx_Init();
    2f1c:	4b04      	ldr	r3, [pc, #16]	; (2f30 <main+0x1c>)
    2f1e:	4798      	blx	r3
	serial_bsm_Init();
    2f20:	4b04      	ldr	r3, [pc, #16]	; (2f34 <main+0x20>)
    2f22:	4798      	blx	r3
	TIMER_Init();
    2f24:	4b04      	ldr	r3, [pc, #16]	; (2f38 <main+0x24>)
    2f26:	4798      	blx	r3

	/* Replace with your application code */
	while (1) {
    2f28:	e7fe      	b.n	2f28 <main+0x14>
    2f2a:	46c0      	nop			; (mov r8, r8)
    2f2c:	00000115 	.word	0x00000115
    2f30:	00002d71 	.word	0x00002d71
    2f34:	00002e35 	.word	0x00002e35
    2f38:	00002ea9 	.word	0x00002ea9

00002f3c <_Z41__static_initialization_and_destruction_0ii>:
	}
}
    2f3c:	b580      	push	{r7, lr}
    2f3e:	b082      	sub	sp, #8
    2f40:	af00      	add	r7, sp, #0
    2f42:	6078      	str	r0, [r7, #4]
    2f44:	6039      	str	r1, [r7, #0]
    2f46:	687b      	ldr	r3, [r7, #4]
    2f48:	2b01      	cmp	r3, #1
    2f4a:	d107      	bne.n	2f5c <_Z41__static_initialization_and_destruction_0ii+0x20>
    2f4c:	683b      	ldr	r3, [r7, #0]
    2f4e:	4a05      	ldr	r2, [pc, #20]	; (2f64 <_Z41__static_initialization_and_destruction_0ii+0x28>)
    2f50:	4293      	cmp	r3, r2
    2f52:	d103      	bne.n	2f5c <_Z41__static_initialization_and_destruction_0ii+0x20>
atmel_knx knx;
    2f54:	4b04      	ldr	r3, [pc, #16]	; (2f68 <_Z41__static_initialization_and_destruction_0ii+0x2c>)
    2f56:	0018      	movs	r0, r3
    2f58:	4b04      	ldr	r3, [pc, #16]	; (2f6c <_Z41__static_initialization_and_destruction_0ii+0x30>)
    2f5a:	4798      	blx	r3
}
    2f5c:	46c0      	nop			; (mov r8, r8)
    2f5e:	46bd      	mov	sp, r7
    2f60:	b002      	add	sp, #8
    2f62:	bd80      	pop	{r7, pc}
    2f64:	0000ffff 	.word	0x0000ffff
    2f68:	200004cc 	.word	0x200004cc
    2f6c:	00002c9d 	.word	0x00002c9d

00002f70 <_GLOBAL__sub_I_knx>:
    2f70:	b580      	push	{r7, lr}
    2f72:	af00      	add	r7, sp, #0
    2f74:	4b03      	ldr	r3, [pc, #12]	; (2f84 <_GLOBAL__sub_I_knx+0x14>)
    2f76:	0019      	movs	r1, r3
    2f78:	2001      	movs	r0, #1
    2f7a:	4b03      	ldr	r3, [pc, #12]	; (2f88 <_GLOBAL__sub_I_knx+0x18>)
    2f7c:	4798      	blx	r3
    2f7e:	46bd      	mov	sp, r7
    2f80:	bd80      	pop	{r7, pc}
    2f82:	46c0      	nop			; (mov r8, r8)
    2f84:	0000ffff 	.word	0x0000ffff
    2f88:	00002f3d 	.word	0x00002f3d

00002f8c <_ZN8knx_baseC1Ev>:
#include <string.h>
#include "KNX.h"

uint32_t transmitTime;

 knx_base:: knx_base(){
    2f8c:	b580      	push	{r7, lr}
    2f8e:	b082      	sub	sp, #8
    2f90:	af00      	add	r7, sp, #0
    2f92:	6078      	str	r0, [r7, #4]
    2f94:	4a07      	ldr	r2, [pc, #28]	; (2fb4 <_ZN8knx_baseC1Ev+0x28>)
    2f96:	687b      	ldr	r3, [r7, #4]
    2f98:	601a      	str	r2, [r3, #0]
    2f9a:	687b      	ldr	r3, [r7, #4]
    2f9c:	2200      	movs	r2, #0
    2f9e:	611a      	str	r2, [r3, #16]
    2fa0:	687b      	ldr	r3, [r7, #4]
    2fa2:	3314      	adds	r3, #20
    2fa4:	0018      	movs	r0, r3
    2fa6:	4b04      	ldr	r3, [pc, #16]	; (2fb8 <_ZN8knx_baseC1Ev+0x2c>)
    2fa8:	4798      	blx	r3
	
	
}
    2faa:	687b      	ldr	r3, [r7, #4]
    2fac:	0018      	movs	r0, r3
    2fae:	46bd      	mov	sp, r7
    2fb0:	b002      	add	sp, #8
    2fb2:	bd80      	pop	{r7, pc}
    2fb4:	00004524 	.word	0x00004524
    2fb8:	0000411d 	.word	0x0000411d

00002fbc <_ZN8knx_base4waitEt>:
	TXchar(0x01);

}


void knx_base::wait(uint16_t time){}	
    2fbc:	b580      	push	{r7, lr}
    2fbe:	b082      	sub	sp, #8
    2fc0:	af00      	add	r7, sp, #0
    2fc2:	6078      	str	r0, [r7, #4]
    2fc4:	000a      	movs	r2, r1
    2fc6:	1cbb      	adds	r3, r7, #2
    2fc8:	801a      	strh	r2, [r3, #0]
    2fca:	46c0      	nop			; (mov r8, r8)
    2fcc:	46bd      	mov	sp, r7
    2fce:	b002      	add	sp, #8
    2fd0:	bd80      	pop	{r7, pc}

00002fd2 <_ZN8knx_base10timer_initEv>:
void knx_base::timer_init(){}
    2fd2:	b580      	push	{r7, lr}
    2fd4:	b082      	sub	sp, #8
    2fd6:	af00      	add	r7, sp, #0
    2fd8:	6078      	str	r0, [r7, #4]
    2fda:	46c0      	nop			; (mov r8, r8)
    2fdc:	46bd      	mov	sp, r7
    2fde:	b002      	add	sp, #8
    2fe0:	bd80      	pop	{r7, pc}

00002fe2 <_ZN8knx_base8com_initEv>:
void knx_base::com_init(){}
    2fe2:	b580      	push	{r7, lr}
    2fe4:	b082      	sub	sp, #8
    2fe6:	af00      	add	r7, sp, #0
    2fe8:	6078      	str	r0, [r7, #4]
    2fea:	46c0      	nop			; (mov r8, r8)
    2fec:	46bd      	mov	sp, r7
    2fee:	b002      	add	sp, #8
    2ff0:	bd80      	pop	{r7, pc}

00002ff2 <_ZN8knx_base11device_initEv>:
void knx_base::device_init(){}
    2ff2:	b580      	push	{r7, lr}
    2ff4:	b082      	sub	sp, #8
    2ff6:	af00      	add	r7, sp, #0
    2ff8:	6078      	str	r0, [r7, #4]
    2ffa:	46c0      	nop			; (mov r8, r8)
    2ffc:	46bd      	mov	sp, r7
    2ffe:	b002      	add	sp, #8
    3000:	bd80      	pop	{r7, pc}

00003002 <_ZN8knx_base14setChipAddressEt>:
void knx_base::setChipAddress(uint16_t newAdd)
{
    3002:	b580      	push	{r7, lr}
    3004:	b084      	sub	sp, #16
    3006:	af00      	add	r7, sp, #0
    3008:	6078      	str	r0, [r7, #4]
    300a:	000a      	movs	r2, r1
    300c:	1cbb      	adds	r3, r7, #2
    300e:	801a      	strh	r2, [r3, #0]
	TXchar(0x28); // U_Set_Address +PhysAddressHigh +PhysAddressLow
    3010:	687b      	ldr	r3, [r7, #4]
    3012:	681b      	ldr	r3, [r3, #0]
    3014:	331c      	adds	r3, #28
    3016:	681b      	ldr	r3, [r3, #0]
    3018:	687a      	ldr	r2, [r7, #4]
    301a:	2128      	movs	r1, #40	; 0x28
    301c:	0010      	movs	r0, r2
    301e:	4798      	blx	r3
	uint8_t h = newAdd>>8;
    3020:	1cbb      	adds	r3, r7, #2
    3022:	881b      	ldrh	r3, [r3, #0]
    3024:	121a      	asrs	r2, r3, #8
    3026:	230f      	movs	r3, #15
    3028:	18fb      	adds	r3, r7, r3
    302a:	701a      	strb	r2, [r3, #0]
	uint8_t l = newAdd;
    302c:	230e      	movs	r3, #14
    302e:	18fb      	adds	r3, r7, r3
    3030:	1cba      	adds	r2, r7, #2
    3032:	8812      	ldrh	r2, [r2, #0]
    3034:	701a      	strb	r2, [r3, #0]
	TXchar(h);
    3036:	687b      	ldr	r3, [r7, #4]
    3038:	681b      	ldr	r3, [r3, #0]
    303a:	331c      	adds	r3, #28
    303c:	681b      	ldr	r3, [r3, #0]
    303e:	220f      	movs	r2, #15
    3040:	18ba      	adds	r2, r7, r2
    3042:	7811      	ldrb	r1, [r2, #0]
    3044:	687a      	ldr	r2, [r7, #4]
    3046:	0010      	movs	r0, r2
    3048:	4798      	blx	r3
	TXchar(l);	
    304a:	687b      	ldr	r3, [r7, #4]
    304c:	681b      	ldr	r3, [r3, #0]
    304e:	331c      	adds	r3, #28
    3050:	681b      	ldr	r3, [r3, #0]
    3052:	220e      	movs	r2, #14
    3054:	18ba      	adds	r2, r7, r2
    3056:	7811      	ldrb	r1, [r2, #0]
    3058:	687a      	ldr	r2, [r7, #4]
    305a:	0010      	movs	r0, r2
    305c:	4798      	blx	r3
}
    305e:	46c0      	nop			; (mov r8, r8)
    3060:	46bd      	mov	sp, r7
    3062:	b004      	add	sp, #16
    3064:	bd80      	pop	{r7, pc}

00003066 <_ZN8knx_base3ackEv>:

void knx_base::ack()
{
    3066:	b580      	push	{r7, lr}
    3068:	b082      	sub	sp, #8
    306a:	af00      	add	r7, sp, #0
    306c:	6078      	str	r0, [r7, #4]
	TXchar(0x11);
    306e:	687b      	ldr	r3, [r7, #4]
    3070:	681b      	ldr	r3, [r3, #0]
    3072:	331c      	adds	r3, #28
    3074:	681b      	ldr	r3, [r3, #0]
    3076:	687a      	ldr	r2, [r7, #4]
    3078:	2111      	movs	r1, #17
    307a:	0010      	movs	r0, r2
    307c:	4798      	blx	r3
}
    307e:	46c0      	nop			; (mov r8, r8)
    3080:	46bd      	mov	sp, r7
    3082:	b002      	add	sp, #8
    3084:	bd80      	pop	{r7, pc}
	...

00003088 <_ZN8knx_base9on_RXcharEc>:
		}
	}
	
}
void knx_base::on_RXchar(char RX_byte) // This is called in receive interrupt and collection of the whole telegram frame is completed here.
{
    3088:	b580      	push	{r7, lr}
    308a:	b082      	sub	sp, #8
    308c:	af00      	add	r7, sp, #0
    308e:	6078      	str	r0, [r7, #4]
    3090:	000a      	movs	r2, r1
    3092:	1cfb      	adds	r3, r7, #3
    3094:	701a      	strb	r2, [r3, #0]
	if(isWaitingForTransmit)
    3096:	687b      	ldr	r3, [r7, #4]
    3098:	7b9b      	ldrb	r3, [r3, #14]
    309a:	2b00      	cmp	r3, #0
    309c:	d008      	beq.n	30b0 <_ZN8knx_base9on_RXcharEc+0x28>
	{
		RXptr = 0;
    309e:	687b      	ldr	r3, [r7, #4]
    30a0:	2242      	movs	r2, #66	; 0x42
    30a2:	2100      	movs	r1, #0
    30a4:	5499      	strb	r1, [r3, r2]
		RXcrc = 0;
    30a6:	687b      	ldr	r3, [r7, #4]
    30a8:	229b      	movs	r2, #155	; 0x9b
    30aa:	2100      	movs	r1, #0
    30ac:	5499      	strb	r1, [r3, r2]
		return;
    30ae:	e16b      	b.n	3388 <_ZN8knx_base9on_RXcharEc+0x300>
	}
	
	if (getTXbusy() == 10)
    30b0:	687b      	ldr	r3, [r7, #4]
    30b2:	0018      	movs	r0, r3
    30b4:	4bb6      	ldr	r3, [pc, #728]	; (3390 <_ZN8knx_base9on_RXcharEc+0x308>)
    30b6:	4798      	blx	r3
    30b8:	0003      	movs	r3, r0
    30ba:	3b0a      	subs	r3, #10
    30bc:	425a      	negs	r2, r3
    30be:	4153      	adcs	r3, r2
    30c0:	b2db      	uxtb	r3, r3
    30c2:	2b00      	cmp	r3, #0
    30c4:	d00e      	beq.n	30e4 <_ZN8knx_base9on_RXcharEc+0x5c>
	{
		if (RX_byte == 0x8b || RX_byte == 0x0b)
    30c6:	1cfb      	adds	r3, r7, #3
    30c8:	781b      	ldrb	r3, [r3, #0]
    30ca:	2b8b      	cmp	r3, #139	; 0x8b
    30cc:	d004      	beq.n	30d8 <_ZN8knx_base9on_RXcharEc+0x50>
    30ce:	1cfb      	adds	r3, r7, #3
    30d0:	781b      	ldrb	r3, [r3, #0]
    30d2:	2b0b      	cmp	r3, #11
    30d4:	d000      	beq.n	30d8 <_ZN8knx_base9on_RXcharEc+0x50>
    30d6:	e154      	b.n	3382 <_ZN8knx_base9on_RXcharEc+0x2fa>
		{
			setTXbusy(20);
    30d8:	687b      	ldr	r3, [r7, #4]
    30da:	2114      	movs	r1, #20
    30dc:	0018      	movs	r0, r3
    30de:	4bad      	ldr	r3, [pc, #692]	; (3394 <_ZN8knx_base9on_RXcharEc+0x30c>)
    30e0:	4798      	blx	r3
			
		}
		return;
    30e2:	e14e      	b.n	3382 <_ZN8knx_base9on_RXcharEc+0x2fa>
		
	}
	
	if (  frameTimoutCNT > 5)
    30e4:	687b      	ldr	r3, [r7, #4]
    30e6:	229c      	movs	r2, #156	; 0x9c
    30e8:	589b      	ldr	r3, [r3, r2]
    30ea:	2b05      	cmp	r3, #5
    30ec:	d907      	bls.n	30fe <_ZN8knx_base9on_RXcharEc+0x76>
	{
		  RXptr = 0;
    30ee:	687b      	ldr	r3, [r7, #4]
    30f0:	2242      	movs	r2, #66	; 0x42
    30f2:	2100      	movs	r1, #0
    30f4:	5499      	strb	r1, [r3, r2]
		  RXcrc = 0;
    30f6:	687b      	ldr	r3, [r7, #4]
    30f8:	229b      	movs	r2, #155	; 0x9b
    30fa:	2100      	movs	r1, #0
    30fc:	5499      	strb	r1, [r3, r2]
	}
	if (getTXbusy()==1)
    30fe:	687b      	ldr	r3, [r7, #4]
    3100:	0018      	movs	r0, r3
    3102:	4ba3      	ldr	r3, [pc, #652]	; (3390 <_ZN8knx_base9on_RXcharEc+0x308>)
    3104:	4798      	blx	r3
    3106:	0003      	movs	r3, r0
    3108:	3b01      	subs	r3, #1
    310a:	425a      	negs	r2, r3
    310c:	4153      	adcs	r3, r2
    310e:	b2db      	uxtb	r3, r3
    3110:	2b00      	cmp	r3, #0
    3112:	d000      	beq.n	3116 <_ZN8knx_base9on_RXcharEc+0x8e>
    3114:	e137      	b.n	3386 <_ZN8knx_base9on_RXcharEc+0x2fe>
	{
		return;
	}
		
	if ((RXdataPtr>=29)||(RXptr>=39)) {
    3116:	687b      	ldr	r3, [r7, #4]
    3118:	2297      	movs	r2, #151	; 0x97
    311a:	5c9b      	ldrb	r3, [r3, r2]
    311c:	2b1c      	cmp	r3, #28
    311e:	dc04      	bgt.n	312a <_ZN8knx_base9on_RXcharEc+0xa2>
    3120:	687b      	ldr	r3, [r7, #4]
    3122:	2242      	movs	r2, #66	; 0x42
    3124:	5c9b      	ldrb	r3, [r3, r2]
    3126:	2b26      	cmp	r3, #38	; 0x26
    3128:	dd0b      	ble.n	3142 <_ZN8knx_base9on_RXcharEc+0xba>
		  RXptr = 0;
    312a:	687b      	ldr	r3, [r7, #4]
    312c:	2242      	movs	r2, #66	; 0x42
    312e:	2100      	movs	r1, #0
    3130:	5499      	strb	r1, [r3, r2]
		  RXcrc = 0;
    3132:	687b      	ldr	r3, [r7, #4]
    3134:	229b      	movs	r2, #155	; 0x9b
    3136:	2100      	movs	r1, #0
    3138:	5499      	strb	r1, [r3, r2]
		  RXdataPtr=0;
    313a:	687b      	ldr	r3, [r7, #4]
    313c:	2297      	movs	r2, #151	; 0x97
    313e:	2100      	movs	r1, #0
    3140:	5499      	strb	r1, [r3, r2]
	}
			
	  frameTimoutCNT = 0;
    3142:	687b      	ldr	r3, [r7, #4]
    3144:	229c      	movs	r2, #156	; 0x9c
    3146:	2100      	movs	r1, #0
    3148:	5099      	str	r1, [r3, r2]
	  RXbuff[  RXptr] = RX_byte;
    314a:	687b      	ldr	r3, [r7, #4]
    314c:	2242      	movs	r2, #66	; 0x42
    314e:	5c9b      	ldrb	r3, [r3, r2]
    3150:	0019      	movs	r1, r3
    3152:	687b      	ldr	r3, [r7, #4]
    3154:	2243      	movs	r2, #67	; 0x43
    3156:	185b      	adds	r3, r3, r1
    3158:	189b      	adds	r3, r3, r2
    315a:	1cfa      	adds	r2, r7, #3
    315c:	7812      	ldrb	r2, [r2, #0]
    315e:	701a      	strb	r2, [r3, #0]
	  RXcrc =   RXcrc ^ RX_byte;
    3160:	687b      	ldr	r3, [r7, #4]
    3162:	229b      	movs	r2, #155	; 0x9b
    3164:	5c9a      	ldrb	r2, [r3, r2]
    3166:	1cfb      	adds	r3, r7, #3
    3168:	781b      	ldrb	r3, [r3, #0]
    316a:	4053      	eors	r3, r2
    316c:	b2d9      	uxtb	r1, r3
    316e:	687b      	ldr	r3, [r7, #4]
    3170:	229b      	movs	r2, #155	; 0x9b
    3172:	5499      	strb	r1, [r3, r2]

	switch(   RXptr )
    3174:	687b      	ldr	r3, [r7, #4]
    3176:	2242      	movs	r2, #66	; 0x42
    3178:	5c9b      	ldrb	r3, [r3, r2]
    317a:	2b07      	cmp	r3, #7
    317c:	d900      	bls.n	3180 <_ZN8knx_base9on_RXcharEc+0xf8>
    317e:	e0b6      	b.n	32ee <_ZN8knx_base9on_RXcharEc+0x266>
    3180:	009a      	lsls	r2, r3, #2
    3182:	4b85      	ldr	r3, [pc, #532]	; (3398 <_ZN8knx_base9on_RXcharEc+0x310>)
    3184:	18d3      	adds	r3, r2, r3
    3186:	681b      	ldr	r3, [r3, #0]
    3188:	469f      	mov	pc, r3
	{
		case 0:   RXtelType = (RX_byte & 0xF0) >> 4;  // Normal/Retry
    318a:	1cfb      	adds	r3, r7, #3
    318c:	781b      	ldrb	r3, [r3, #0]
    318e:	091b      	lsrs	r3, r3, #4
    3190:	b2d9      	uxtb	r1, r3
    3192:	687b      	ldr	r3, [r7, #4]
    3194:	226b      	movs	r2, #107	; 0x6b
    3196:	5499      	strb	r1, [r3, r2]
		  RXpriority = RX_byte & 0x0F;  // System/Alarm/High/Low
    3198:	1cfb      	adds	r3, r7, #3
    319a:	781b      	ldrb	r3, [r3, #0]
    319c:	220f      	movs	r2, #15
    319e:	4013      	ands	r3, r2
    31a0:	b2d9      	uxtb	r1, r3
    31a2:	687b      	ldr	r3, [r7, #4]
    31a4:	226c      	movs	r2, #108	; 0x6c
    31a6:	5499      	strb	r1, [r3, r2]
		break;
    31a8:	e0a1      	b.n	32ee <_ZN8knx_base9on_RXcharEc+0x266>
		case 2: 
		  RXsrcAdd = (  RXbuff[1] << 8) +   RXbuff[2];
    31aa:	687b      	ldr	r3, [r7, #4]
    31ac:	2244      	movs	r2, #68	; 0x44
    31ae:	5c9b      	ldrb	r3, [r3, r2]
    31b0:	b29b      	uxth	r3, r3
    31b2:	021b      	lsls	r3, r3, #8
    31b4:	b29a      	uxth	r2, r3
    31b6:	687b      	ldr	r3, [r7, #4]
    31b8:	2145      	movs	r1, #69	; 0x45
    31ba:	5c5b      	ldrb	r3, [r3, r1]
    31bc:	b29b      	uxth	r3, r3
    31be:	18d3      	adds	r3, r2, r3
    31c0:	b299      	uxth	r1, r3
    31c2:	687b      	ldr	r3, [r7, #4]
    31c4:	226e      	movs	r2, #110	; 0x6e
    31c6:	5299      	strh	r1, [r3, r2]
		break;
    31c8:	e091      	b.n	32ee <_ZN8knx_base9on_RXcharEc+0x266>
		case 4:   RXtargetAdd = (  RXbuff[3] << 8) +   RXbuff[4];
    31ca:	687b      	ldr	r3, [r7, #4]
    31cc:	2246      	movs	r2, #70	; 0x46
    31ce:	5c9b      	ldrb	r3, [r3, r2]
    31d0:	b29b      	uxth	r3, r3
    31d2:	021b      	lsls	r3, r3, #8
    31d4:	b29a      	uxth	r2, r3
    31d6:	687b      	ldr	r3, [r7, #4]
    31d8:	2147      	movs	r1, #71	; 0x47
    31da:	5c5b      	ldrb	r3, [r3, r1]
    31dc:	b29b      	uxth	r3, r3
    31de:	18d3      	adds	r3, r2, r3
    31e0:	b299      	uxth	r1, r3
    31e2:	687b      	ldr	r3, [r7, #4]
    31e4:	2270      	movs	r2, #112	; 0x70
    31e6:	5299      	strh	r1, [r3, r2]
		break;
    31e8:	e081      	b.n	32ee <_ZN8knx_base9on_RXcharEc+0x266>
		case 5:   RXtargetType =   RXbuff[5] >> 7;
    31ea:	687b      	ldr	r3, [r7, #4]
    31ec:	2248      	movs	r2, #72	; 0x48
    31ee:	5c9b      	ldrb	r3, [r3, r2]
    31f0:	11db      	asrs	r3, r3, #7
    31f2:	b2d9      	uxtb	r1, r3
    31f4:	687b      	ldr	r3, [r7, #4]
    31f6:	2272      	movs	r2, #114	; 0x72
    31f8:	5499      	strb	r1, [r3, r2]
			ack();		
    31fa:	687b      	ldr	r3, [r7, #4]
    31fc:	0018      	movs	r0, r3
    31fe:	4b67      	ldr	r3, [pc, #412]	; (339c <_ZN8knx_base9on_RXcharEc+0x314>)
    3200:	4798      	blx	r3
			RXrountingCNT = (  RXbuff[5] >> 4) & 0x07;
    3202:	687b      	ldr	r3, [r7, #4]
    3204:	2248      	movs	r2, #72	; 0x48
    3206:	5c9b      	ldrb	r3, [r3, r2]
    3208:	111b      	asrs	r3, r3, #4
    320a:	b2db      	uxtb	r3, r3
    320c:	2207      	movs	r2, #7
    320e:	4013      	ands	r3, r2
    3210:	b2d9      	uxtb	r1, r3
    3212:	687b      	ldr	r3, [r7, #4]
    3214:	2273      	movs	r2, #115	; 0x73
    3216:	5499      	strb	r1, [r3, r2]
			RXdataSize =    RXbuff[5] & 0x0F;
    3218:	687b      	ldr	r3, [r7, #4]
    321a:	2248      	movs	r2, #72	; 0x48
    321c:	5c9b      	ldrb	r3, [r3, r2]
    321e:	220f      	movs	r2, #15
    3220:	4013      	ands	r3, r2
    3222:	b2d9      	uxtb	r1, r3
    3224:	687b      	ldr	r3, [r7, #4]
    3226:	2274      	movs	r2, #116	; 0x74
    3228:	5499      	strb	r1, [r3, r2]
		break;
    322a:	e060      	b.n	32ee <_ZN8knx_base9on_RXcharEc+0x266>
		case 6:
			isRXControlPocket = RXbuff[6] >> 7; // if the msb is 1 frame is Control Pocket   
    322c:	687b      	ldr	r3, [r7, #4]
    322e:	2249      	movs	r2, #73	; 0x49
    3230:	5c9b      	ldrb	r3, [r3, r2]
    3232:	11db      	asrs	r3, r3, #7
    3234:	1e5a      	subs	r2, r3, #1
    3236:	4193      	sbcs	r3, r2
    3238:	b2d9      	uxtb	r1, r3
    323a:	687b      	ldr	r3, [r7, #4]
    323c:	2276      	movs	r2, #118	; 0x76
    323e:	5499      	strb	r1, [r3, r2]
			isRXNumbered =   RXbuff[6] >> 6 & 0x01;
    3240:	687b      	ldr	r3, [r7, #4]
    3242:	2249      	movs	r2, #73	; 0x49
    3244:	5c9b      	ldrb	r3, [r3, r2]
    3246:	001a      	movs	r2, r3
    3248:	2340      	movs	r3, #64	; 0x40
    324a:	4013      	ands	r3, r2
    324c:	1e5a      	subs	r2, r3, #1
    324e:	4193      	sbcs	r3, r2
    3250:	b2d9      	uxtb	r1, r3
    3252:	687b      	ldr	r3, [r7, #4]
    3254:	2277      	movs	r2, #119	; 0x77
    3256:	5499      	strb	r1, [r3, r2]
			RXsequence = RXbuff[6]>>2 & 0x0f;
    3258:	687b      	ldr	r3, [r7, #4]
    325a:	2249      	movs	r2, #73	; 0x49
    325c:	5c9b      	ldrb	r3, [r3, r2]
    325e:	109b      	asrs	r3, r3, #2
    3260:	b2db      	uxtb	r3, r3
    3262:	220f      	movs	r2, #15
    3264:	4013      	ands	r3, r2
    3266:	b2d9      	uxtb	r1, r3
    3268:	687b      	ldr	r3, [r7, #4]
    326a:	2278      	movs	r2, #120	; 0x78
    326c:	5499      	strb	r1, [r3, r2]

		// There is a part we do not control yet:
		// For NDP or NCP case, 4 bit data sequence number knowledge for divided long data.
		  RxApciNible1 =   RXbuff[6] & 0x03;
    326e:	687b      	ldr	r3, [r7, #4]
    3270:	2249      	movs	r2, #73	; 0x49
    3272:	5c9b      	ldrb	r3, [r3, r2]
    3274:	2203      	movs	r2, #3
    3276:	4013      	ands	r3, r2
    3278:	b2d9      	uxtb	r1, r3
    327a:	687b      	ldr	r3, [r7, #4]
    327c:	2298      	movs	r2, #152	; 0x98
    327e:	5499      	strb	r1, [r3, r2]
		  RxApciNible1 =   RxApciNible1 << 2;
    3280:	687b      	ldr	r3, [r7, #4]
    3282:	2298      	movs	r2, #152	; 0x98
    3284:	5c9b      	ldrb	r3, [r3, r2]
    3286:	009b      	lsls	r3, r3, #2
    3288:	b2d9      	uxtb	r1, r3
    328a:	687b      	ldr	r3, [r7, #4]
    328c:	2298      	movs	r2, #152	; 0x98
    328e:	5499      	strb	r1, [r3, r2]
		break;
    3290:	e02d      	b.n	32ee <_ZN8knx_base9on_RXcharEc+0x266>
		case 7:
		  RxApciNible1 +=   RXbuff[7] >> 6; // BURAYA 2 defa  giriyor ???
    3292:	687b      	ldr	r3, [r7, #4]
    3294:	2298      	movs	r2, #152	; 0x98
    3296:	5c9a      	ldrb	r2, [r3, r2]
    3298:	687b      	ldr	r3, [r7, #4]
    329a:	214a      	movs	r1, #74	; 0x4a
    329c:	5c5b      	ldrb	r3, [r3, r1]
    329e:	119b      	asrs	r3, r3, #6
    32a0:	b2db      	uxtb	r3, r3
    32a2:	18d3      	adds	r3, r2, r3
    32a4:	b2d9      	uxtb	r1, r3
    32a6:	687b      	ldr	r3, [r7, #4]
    32a8:	2298      	movs	r2, #152	; 0x98
    32aa:	5499      	strb	r1, [r3, r2]
		  RXdataPtr = 0;
    32ac:	687b      	ldr	r3, [r7, #4]
    32ae:	2297      	movs	r2, #151	; 0x97
    32b0:	2100      	movs	r1, #0
    32b2:	5499      	strb	r1, [r3, r2]
		  RXdata[  RXdataPtr] =   RXbuff[7] & 0x3F;
    32b4:	687b      	ldr	r3, [r7, #4]
    32b6:	2297      	movs	r2, #151	; 0x97
    32b8:	5c9b      	ldrb	r3, [r3, r2]
    32ba:	0018      	movs	r0, r3
    32bc:	687b      	ldr	r3, [r7, #4]
    32be:	224a      	movs	r2, #74	; 0x4a
    32c0:	5c9b      	ldrb	r3, [r3, r2]
    32c2:	223f      	movs	r2, #63	; 0x3f
    32c4:	4013      	ands	r3, r2
    32c6:	b2d9      	uxtb	r1, r3
    32c8:	687b      	ldr	r3, [r7, #4]
    32ca:	2279      	movs	r2, #121	; 0x79
    32cc:	181b      	adds	r3, r3, r0
    32ce:	189b      	adds	r3, r3, r2
    32d0:	1c0a      	adds	r2, r1, #0
    32d2:	701a      	strb	r2, [r3, #0]
		  RxApciNible2 =   RXdata[  RXdataPtr];
    32d4:	687b      	ldr	r3, [r7, #4]
    32d6:	2297      	movs	r2, #151	; 0x97
    32d8:	5c9b      	ldrb	r3, [r3, r2]
    32da:	0019      	movs	r1, r3
    32dc:	687b      	ldr	r3, [r7, #4]
    32de:	2279      	movs	r2, #121	; 0x79
    32e0:	185b      	adds	r3, r3, r1
    32e2:	189b      	adds	r3, r3, r2
    32e4:	7819      	ldrb	r1, [r3, #0]
    32e6:	687b      	ldr	r3, [r7, #4]
    32e8:	2299      	movs	r2, #153	; 0x99
    32ea:	5499      	strb	r1, [r3, r2]
		break;
    32ec:	46c0      	nop			; (mov r8, r8)
		
	}
	
	if ((  RXptr > 7) && (  RXptr <   RXdataSize + 7)) // runs when data longer than 1 byte is received
    32ee:	687b      	ldr	r3, [r7, #4]
    32f0:	2242      	movs	r2, #66	; 0x42
    32f2:	5c9b      	ldrb	r3, [r3, r2]
    32f4:	2b07      	cmp	r3, #7
    32f6:	dd24      	ble.n	3342 <_ZN8knx_base9on_RXcharEc+0x2ba>
    32f8:	687b      	ldr	r3, [r7, #4]
    32fa:	2242      	movs	r2, #66	; 0x42
    32fc:	5c9b      	ldrb	r3, [r3, r2]
    32fe:	0019      	movs	r1, r3
    3300:	687b      	ldr	r3, [r7, #4]
    3302:	2274      	movs	r2, #116	; 0x74
    3304:	5c9b      	ldrb	r3, [r3, r2]
    3306:	3307      	adds	r3, #7
    3308:	4299      	cmp	r1, r3
    330a:	da1a      	bge.n	3342 <_ZN8knx_base9on_RXcharEc+0x2ba>
	{
		  RXdataPtr++;
    330c:	687b      	ldr	r3, [r7, #4]
    330e:	2297      	movs	r2, #151	; 0x97
    3310:	5c9b      	ldrb	r3, [r3, r2]
    3312:	3301      	adds	r3, #1
    3314:	b2d9      	uxtb	r1, r3
    3316:	687b      	ldr	r3, [r7, #4]
    3318:	2297      	movs	r2, #151	; 0x97
    331a:	5499      	strb	r1, [r3, r2]
		  RXdata[RXdataPtr] = RXbuff[RXptr];
    331c:	687b      	ldr	r3, [r7, #4]
    331e:	2297      	movs	r2, #151	; 0x97
    3320:	5c9b      	ldrb	r3, [r3, r2]
    3322:	0018      	movs	r0, r3
    3324:	687b      	ldr	r3, [r7, #4]
    3326:	2242      	movs	r2, #66	; 0x42
    3328:	5c9b      	ldrb	r3, [r3, r2]
    332a:	0019      	movs	r1, r3
    332c:	687b      	ldr	r3, [r7, #4]
    332e:	2243      	movs	r2, #67	; 0x43
    3330:	185b      	adds	r3, r3, r1
    3332:	189b      	adds	r3, r3, r2
    3334:	7819      	ldrb	r1, [r3, #0]
    3336:	687b      	ldr	r3, [r7, #4]
    3338:	2279      	movs	r2, #121	; 0x79
    333a:	181b      	adds	r3, r3, r0
    333c:	189b      	adds	r3, r3, r2
    333e:	1c0a      	adds	r2, r1, #0
    3340:	701a      	strb	r2, [r3, #0]
	}
	
	if ((  RXptr == (  RXdataSize + 7)) /*&& (  RXcrc == 0)*/) // CRC byte received
    3342:	687b      	ldr	r3, [r7, #4]
    3344:	2242      	movs	r2, #66	; 0x42
    3346:	5c9b      	ldrb	r3, [r3, r2]
    3348:	0019      	movs	r1, r3
    334a:	687b      	ldr	r3, [r7, #4]
    334c:	2274      	movs	r2, #116	; 0x74
    334e:	5c9b      	ldrb	r3, [r3, r2]
    3350:	3307      	adds	r3, #7
    3352:	4299      	cmp	r1, r3
    3354:	d10c      	bne.n	3370 <_ZN8knx_base9on_RXcharEc+0x2e8>
	{
		
		// frame is successfully received
		  RXencodedApci =   RXapciDecode();
    3356:	687b      	ldr	r3, [r7, #4]
    3358:	0018      	movs	r0, r3
    335a:	4b11      	ldr	r3, [pc, #68]	; (33a0 <_ZN8knx_base9on_RXcharEc+0x318>)
    335c:	4798      	blx	r3
    335e:	0003      	movs	r3, r0
    3360:	0019      	movs	r1, r3
    3362:	687b      	ldr	r3, [r7, #4]
    3364:	22a0      	movs	r2, #160	; 0xa0
    3366:	5299      	strh	r1, [r3, r2]

		  onFrame();
    3368:	687b      	ldr	r3, [r7, #4]
    336a:	0018      	movs	r0, r3
    336c:	4b0d      	ldr	r3, [pc, #52]	; (33a4 <_ZN8knx_base9on_RXcharEc+0x31c>)
    336e:	4798      	blx	r3
	}
	  RXptr++;
    3370:	687b      	ldr	r3, [r7, #4]
    3372:	2242      	movs	r2, #66	; 0x42
    3374:	5c9b      	ldrb	r3, [r3, r2]
    3376:	3301      	adds	r3, #1
    3378:	b2d9      	uxtb	r1, r3
    337a:	687b      	ldr	r3, [r7, #4]
    337c:	2242      	movs	r2, #66	; 0x42
    337e:	5499      	strb	r1, [r3, r2]
    3380:	e002      	b.n	3388 <_ZN8knx_base9on_RXcharEc+0x300>
		return;
    3382:	46c0      	nop			; (mov r8, r8)
    3384:	e000      	b.n	3388 <_ZN8knx_base9on_RXcharEc+0x300>
		return;
    3386:	46c0      	nop			; (mov r8, r8)
}	
    3388:	46bd      	mov	sp, r7
    338a:	b002      	add	sp, #8
    338c:	bd80      	pop	{r7, pc}
    338e:	46c0      	nop			; (mov r8, r8)
    3390:	000040dd 	.word	0x000040dd
    3394:	000040bb 	.word	0x000040bb
    3398:	000044fc 	.word	0x000044fc
    339c:	00003067 	.word	0x00003067
    33a0:	00003541 	.word	0x00003541
    33a4:	000033a9 	.word	0x000033a9

000033a8 <_ZN8knx_base7onFrameEv>:

void knx_base::onFrame() // Enters here once the telegram receive is completed. How to act upon received telegram is decided here.
{
    33a8:	b580      	push	{r7, lr}
    33aa:	b084      	sub	sp, #16
    33ac:	af00      	add	r7, sp, #0
    33ae:	6078      	str	r0, [r7, #4]

	RXcrc = 0;
    33b0:	687b      	ldr	r3, [r7, #4]
    33b2:	229b      	movs	r2, #155	; 0x9b
    33b4:	2100      	movs	r1, #0
    33b6:	5499      	strb	r1, [r3, r2]
	RXptr = 0;
    33b8:	687b      	ldr	r3, [r7, #4]
    33ba:	2242      	movs	r2, #66	; 0x42
    33bc:	2100      	movs	r1, #0
    33be:	5499      	strb	r1, [r3, r2]
	if (!frameIsToMe()) return;
    33c0:	687b      	ldr	r3, [r7, #4]
    33c2:	0018      	movs	r0, r3
    33c4:	4b4d      	ldr	r3, [pc, #308]	; (34fc <_ZN8knx_base7onFrameEv+0x154>)
    33c6:	4798      	blx	r3
    33c8:	0003      	movs	r3, r0
    33ca:	001a      	movs	r2, r3
    33cc:	2301      	movs	r3, #1
    33ce:	4053      	eors	r3, r2
    33d0:	b2db      	uxtb	r3, r3
    33d2:	2b00      	cmp	r3, #0
    33d4:	d000      	beq.n	33d8 <_ZN8knx_base7onFrameEv+0x30>
    33d6:	e087      	b.n	34e8 <_ZN8knx_base7onFrameEv+0x140>

	if (RXdataSize == 0)
    33d8:	687b      	ldr	r3, [r7, #4]
    33da:	2274      	movs	r2, #116	; 0x74
    33dc:	5c9b      	ldrb	r3, [r3, r2]
    33de:	2b00      	cmp	r3, #0
    33e0:	d11a      	bne.n	3418 <_ZN8knx_base7onFrameEv+0x70>
	{
		uint8_t x = RXbuff[6]&0x01;
    33e2:	687b      	ldr	r3, [r7, #4]
    33e4:	2249      	movs	r2, #73	; 0x49
    33e6:	5c9a      	ldrb	r2, [r3, r2]
    33e8:	230f      	movs	r3, #15
    33ea:	18fb      	adds	r3, r7, r3
    33ec:	2101      	movs	r1, #1
    33ee:	400a      	ands	r2, r1
    33f0:	701a      	strb	r2, [r3, #0]

		if (x==0)
    33f2:	230f      	movs	r3, #15
    33f4:	18fb      	adds	r3, r7, r3
    33f6:	781b      	ldrb	r3, [r3, #0]
    33f8:	2b00      	cmp	r3, #0
    33fa:	d104      	bne.n	3406 <_ZN8knx_base7onFrameEv+0x5e>
		{
			connect();
    33fc:	687b      	ldr	r3, [r7, #4]
    33fe:	0018      	movs	r0, r3
    3400:	4b3f      	ldr	r3, [pc, #252]	; (3500 <_ZN8knx_base7onFrameEv+0x158>)
    3402:	4798      	blx	r3
    3404:	e008      	b.n	3418 <_ZN8knx_base7onFrameEv+0x70>
		}		
		else if(x==1) 
    3406:	230f      	movs	r3, #15
    3408:	18fb      	adds	r3, r7, r3
    340a:	781b      	ldrb	r3, [r3, #0]
    340c:	2b01      	cmp	r3, #1
    340e:	d103      	bne.n	3418 <_ZN8knx_base7onFrameEv+0x70>
			disconnect();
    3410:	687b      	ldr	r3, [r7, #4]
    3412:	0018      	movs	r0, r3
    3414:	4b3b      	ldr	r3, [pc, #236]	; (3504 <_ZN8knx_base7onFrameEv+0x15c>)
    3416:	4798      	blx	r3
		
		
	}
	
	switch(RXencodedApci)
    3418:	687b      	ldr	r3, [r7, #4]
    341a:	22a0      	movs	r2, #160	; 0xa0
    341c:	5a9b      	ldrh	r3, [r3, r2]
    341e:	2bc0      	cmp	r3, #192	; 0xc0
    3420:	d030      	beq.n	3484 <_ZN8knx_base7onFrameEv+0xdc>
    3422:	dc0f      	bgt.n	3444 <_ZN8knx_base7onFrameEv+0x9c>
    3424:	2b08      	cmp	r3, #8
    3426:	d032      	beq.n	348e <_ZN8knx_base7onFrameEv+0xe6>
    3428:	dc05      	bgt.n	3436 <_ZN8knx_base7onFrameEv+0x8e>
    342a:	2b01      	cmp	r3, #1
    342c:	d100      	bne.n	3430 <_ZN8knx_base7onFrameEv+0x88>
    342e:	e05d      	b.n	34ec <_ZN8knx_base7onFrameEv+0x144>
    3430:	2b02      	cmp	r3, #2
    3432:	d04f      	beq.n	34d4 <_ZN8knx_base7onFrameEv+0x12c>
    3434:	e053      	b.n	34de <_ZN8knx_base7onFrameEv+0x136>
    3436:	2b0c      	cmp	r3, #12
    3438:	d033      	beq.n	34a2 <_ZN8knx_base7onFrameEv+0xfa>
    343a:	2b0e      	cmp	r3, #14
    343c:	d036      	beq.n	34ac <_ZN8knx_base7onFrameEv+0x104>
    343e:	2b0a      	cmp	r3, #10
    3440:	d02a      	beq.n	3498 <_ZN8knx_base7onFrameEv+0xf0>
    3442:	e04c      	b.n	34de <_ZN8knx_base7onFrameEv+0x136>
    3444:	22a0      	movs	r2, #160	; 0xa0
    3446:	0052      	lsls	r2, r2, #1
    3448:	4293      	cmp	r3, r2
    344a:	d051      	beq.n	34f0 <_ZN8knx_base7onFrameEv+0x148>
    344c:	22a0      	movs	r2, #160	; 0xa0
    344e:	0052      	lsls	r2, r2, #1
    3450:	4293      	cmp	r3, r2
    3452:	dc08      	bgt.n	3466 <_ZN8knx_base7onFrameEv+0xbe>
    3454:	2280      	movs	r2, #128	; 0x80
    3456:	0052      	lsls	r2, r2, #1
    3458:	4293      	cmp	r3, r2
    345a:	d00e      	beq.n	347a <_ZN8knx_base7onFrameEv+0xd2>
    345c:	228f      	movs	r2, #143	; 0x8f
    345e:	0052      	lsls	r2, r2, #1
    3460:	4293      	cmp	r3, r2
    3462:	d047      	beq.n	34f4 <_ZN8knx_base7onFrameEv+0x14c>
    3464:	e03b      	b.n	34de <_ZN8knx_base7onFrameEv+0x136>
    3466:	4a28      	ldr	r2, [pc, #160]	; (3508 <_ZN8knx_base7onFrameEv+0x160>)
    3468:	4293      	cmp	r3, r2
    346a:	d024      	beq.n	34b6 <_ZN8knx_base7onFrameEv+0x10e>
    346c:	4a27      	ldr	r2, [pc, #156]	; (350c <_ZN8knx_base7onFrameEv+0x164>)
    346e:	4293      	cmp	r3, r2
    3470:	d026      	beq.n	34c0 <_ZN8knx_base7onFrameEv+0x118>
    3472:	4a27      	ldr	r2, [pc, #156]	; (3510 <_ZN8knx_base7onFrameEv+0x168>)
    3474:	4293      	cmp	r3, r2
    3476:	d028      	beq.n	34ca <_ZN8knx_base7onFrameEv+0x122>
    3478:	e031      	b.n	34de <_ZN8knx_base7onFrameEv+0x136>
	{
		case 256: // A_IndividualAddress_Read-PDU - Broadcast
			individualAddReadres();
    347a:	687b      	ldr	r3, [r7, #4]
    347c:	0018      	movs	r0, r3
    347e:	4b25      	ldr	r3, [pc, #148]	; (3514 <_ZN8knx_base7onFrameEv+0x16c>)
    3480:	4798      	blx	r3
			break;
    3482:	e038      	b.n	34f6 <_ZN8knx_base7onFrameEv+0x14e>
			
		case 320: // A_IndividualAddress_Write-PDU
			break;
			
		case 192: // A_IndividualAddress_Reponse-PDU
			individualAddWriteres();
    3484:	687b      	ldr	r3, [r7, #4]
    3486:	0018      	movs	r0, r3
    3488:	4b23      	ldr	r3, [pc, #140]	; (3518 <_ZN8knx_base7onFrameEv+0x170>)
    348a:	4798      	blx	r3
			break;
    348c:	e033      	b.n	34f6 <_ZN8knx_base7onFrameEv+0x14e>
			
		case 8: // A_Memory_Read-PDU - Point to Point
			memoryReadres();
    348e:	687b      	ldr	r3, [r7, #4]
    3490:	0018      	movs	r0, r3
    3492:	4b22      	ldr	r3, [pc, #136]	; (351c <_ZN8knx_base7onFrameEv+0x174>)
    3494:	4798      	blx	r3
			break;
    3496:	e02e      	b.n	34f6 <_ZN8knx_base7onFrameEv+0x14e>
			
		case 10:  // A_Memory_Write-PDU - Point to Point
			memoryWriteres();
    3498:	687b      	ldr	r3, [r7, #4]
    349a:	0018      	movs	r0, r3
    349c:	4b20      	ldr	r3, [pc, #128]	; (3520 <_ZN8knx_base7onFrameEv+0x178>)
    349e:	4798      	blx	r3
			break;
    34a0:	e029      	b.n	34f6 <_ZN8knx_base7onFrameEv+0x14e>
			
		case 12: // A_DeviceDescriptor_Read-PDU - Point to Point
			deviceDescriptorReadres();
    34a2:	687b      	ldr	r3, [r7, #4]
    34a4:	0018      	movs	r0, r3
    34a6:	4b1f      	ldr	r3, [pc, #124]	; (3524 <_ZN8knx_base7onFrameEv+0x17c>)
    34a8:	4798      	blx	r3
			break;
    34aa:	e024      	b.n	34f6 <_ZN8knx_base7onFrameEv+0x14e>
			
		case 14: // A_Restart-PDU - Point to Point
			Restartres(); // deactivate programming mode
    34ac:	687b      	ldr	r3, [r7, #4]
    34ae:	0018      	movs	r0, r3
    34b0:	4b1d      	ldr	r3, [pc, #116]	; (3528 <_ZN8knx_base7onFrameEv+0x180>)
    34b2:	4798      	blx	r3
			break;
    34b4:	e01f      	b.n	34f6 <_ZN8knx_base7onFrameEv+0x14e>
			
		case 981: // A_PropertyValue_Read-PDU - Point to Point
			propertyValueReadres();
    34b6:	687b      	ldr	r3, [r7, #4]
    34b8:	0018      	movs	r0, r3
    34ba:	4b1c      	ldr	r3, [pc, #112]	; (352c <_ZN8knx_base7onFrameEv+0x184>)
    34bc:	4798      	blx	r3
			break;
    34be:	e01a      	b.n	34f6 <_ZN8knx_base7onFrameEv+0x14e>
			
		case 983: // A_PropertyValue_Write-PDU - Point to Point
			propertyValueWriteres();
    34c0:	687b      	ldr	r3, [r7, #4]
    34c2:	0018      	movs	r0, r3
    34c4:	4b1a      	ldr	r3, [pc, #104]	; (3530 <_ZN8knx_base7onFrameEv+0x188>)
    34c6:	4798      	blx	r3
			break;
    34c8:	e015      	b.n	34f6 <_ZN8knx_base7onFrameEv+0x14e>
			
		case 977: // A_Authorize_Request-PDU - Point to Point
			authorizeRequestres();
    34ca:	687b      	ldr	r3, [r7, #4]
    34cc:	0018      	movs	r0, r3
    34ce:	4b19      	ldr	r3, [pc, #100]	; (3534 <_ZN8knx_base7onFrameEv+0x18c>)
    34d0:	4798      	blx	r3
			break;
    34d2:	e010      	b.n	34f6 <_ZN8knx_base7onFrameEv+0x14e>
		case 1: // Connect
			break;
		case 286: // Disconnect
			break;
		case 2: //A_GroupValue_Write-PDU 
			groupValueWriteres();
    34d4:	687b      	ldr	r3, [r7, #4]
    34d6:	0018      	movs	r0, r3
    34d8:	4b17      	ldr	r3, [pc, #92]	; (3538 <_ZN8knx_base7onFrameEv+0x190>)
    34da:	4798      	blx	r3
			break;
    34dc:	e00b      	b.n	34f6 <_ZN8knx_base7onFrameEv+0x14e>
			knx.startTX(0xbc, 0x3030, 1, knx.TXsize, 1, 2, 2, dum_data);
			_delay_ms(5000);*/
		

		default:
			UnDocumented();
    34de:	687b      	ldr	r3, [r7, #4]
    34e0:	0018      	movs	r0, r3
    34e2:	4b16      	ldr	r3, [pc, #88]	; (353c <_ZN8knx_base7onFrameEv+0x194>)
    34e4:	4798      	blx	r3
    34e6:	e006      	b.n	34f6 <_ZN8knx_base7onFrameEv+0x14e>
	if (!frameIsToMe()) return;
    34e8:	46c0      	nop			; (mov r8, r8)
    34ea:	e004      	b.n	34f6 <_ZN8knx_base7onFrameEv+0x14e>
			break;
    34ec:	46c0      	nop			; (mov r8, r8)
    34ee:	e002      	b.n	34f6 <_ZN8knx_base7onFrameEv+0x14e>
			break;
    34f0:	46c0      	nop			; (mov r8, r8)
    34f2:	e000      	b.n	34f6 <_ZN8knx_base7onFrameEv+0x14e>
			break;
    34f4:	46c0      	nop			; (mov r8, r8)
	}
}
    34f6:	46bd      	mov	sp, r7
    34f8:	b004      	add	sp, #16
    34fa:	bd80      	pop	{r7, pc}
    34fc:	0000369d 	.word	0x0000369d
    3500:	0000364f 	.word	0x0000364f
    3504:	00003669 	.word	0x00003669
    3508:	000003d5 	.word	0x000003d5
    350c:	000003d7 	.word	0x000003d7
    3510:	000003d1 	.word	0x000003d1
    3514:	000039f1 	.word	0x000039f1
    3518:	00003a39 	.word	0x00003a39
    351c:	00003ab9 	.word	0x00003ab9
    3520:	00003ac9 	.word	0x00003ac9
    3524:	00003c15 	.word	0x00003c15
    3528:	00003c75 	.word	0x00003c75
    352c:	00003c8d 	.word	0x00003c8d
    3530:	00003e0d 	.word	0x00003e0d
    3534:	00003ed9 	.word	0x00003ed9
    3538:	00003f41 	.word	0x00003f41
    353c:	00003f6b 	.word	0x00003f6b

00003540 <_ZN8knx_base12RXapciDecodeEv>:

uint16_t knx_base::RXapciDecode() // Here the Bibles are interpreted for the final evalution
{ 
    3540:	b580      	push	{r7, lr}
    3542:	b082      	sub	sp, #8
    3544:	af00      	add	r7, sp, #0
    3546:	6078      	str	r0, [r7, #4]
	
	if ( RxApciNible1 == 0x01 ||  RxApciNible1 == 0x02 ||  RxApciNible1 == 0x06 ||  RxApciNible1 == 0x08 ||  RxApciNible1 == 0x09 ||  RxApciNible1 == 0x0A || RxApciNible1 == 0x0C || RxApciNible1 == 0x0E)
    3548:	687b      	ldr	r3, [r7, #4]
    354a:	2298      	movs	r2, #152	; 0x98
    354c:	5c9b      	ldrb	r3, [r3, r2]
    354e:	2b01      	cmp	r3, #1
    3550:	d022      	beq.n	3598 <_ZN8knx_base12RXapciDecodeEv+0x58>
    3552:	687b      	ldr	r3, [r7, #4]
    3554:	2298      	movs	r2, #152	; 0x98
    3556:	5c9b      	ldrb	r3, [r3, r2]
    3558:	2b02      	cmp	r3, #2
    355a:	d01d      	beq.n	3598 <_ZN8knx_base12RXapciDecodeEv+0x58>
    355c:	687b      	ldr	r3, [r7, #4]
    355e:	2298      	movs	r2, #152	; 0x98
    3560:	5c9b      	ldrb	r3, [r3, r2]
    3562:	2b06      	cmp	r3, #6
    3564:	d018      	beq.n	3598 <_ZN8knx_base12RXapciDecodeEv+0x58>
    3566:	687b      	ldr	r3, [r7, #4]
    3568:	2298      	movs	r2, #152	; 0x98
    356a:	5c9b      	ldrb	r3, [r3, r2]
    356c:	2b08      	cmp	r3, #8
    356e:	d013      	beq.n	3598 <_ZN8knx_base12RXapciDecodeEv+0x58>
    3570:	687b      	ldr	r3, [r7, #4]
    3572:	2298      	movs	r2, #152	; 0x98
    3574:	5c9b      	ldrb	r3, [r3, r2]
    3576:	2b09      	cmp	r3, #9
    3578:	d00e      	beq.n	3598 <_ZN8knx_base12RXapciDecodeEv+0x58>
    357a:	687b      	ldr	r3, [r7, #4]
    357c:	2298      	movs	r2, #152	; 0x98
    357e:	5c9b      	ldrb	r3, [r3, r2]
    3580:	2b0a      	cmp	r3, #10
    3582:	d009      	beq.n	3598 <_ZN8knx_base12RXapciDecodeEv+0x58>
    3584:	687b      	ldr	r3, [r7, #4]
    3586:	2298      	movs	r2, #152	; 0x98
    3588:	5c9b      	ldrb	r3, [r3, r2]
    358a:	2b0c      	cmp	r3, #12
    358c:	d004      	beq.n	3598 <_ZN8knx_base12RXapciDecodeEv+0x58>
    358e:	687b      	ldr	r3, [r7, #4]
    3590:	2298      	movs	r2, #152	; 0x98
    3592:	5c9b      	ldrb	r3, [r3, r2]
    3594:	2b0e      	cmp	r3, #14
    3596:	d104      	bne.n	35a2 <_ZN8knx_base12RXapciDecodeEv+0x62>
	{
		return ( RxApciNible1);
    3598:	687b      	ldr	r3, [r7, #4]
    359a:	2298      	movs	r2, #152	; 0x98
    359c:	5c9b      	ldrb	r3, [r3, r2]
    359e:	b29b      	uxth	r3, r3
    35a0:	e00b      	b.n	35ba <_ZN8knx_base12RXapciDecodeEv+0x7a>
	}
	else return(( RxApciNible1 << 6) +  RxApciNible2);
    35a2:	687b      	ldr	r3, [r7, #4]
    35a4:	2298      	movs	r2, #152	; 0x98
    35a6:	5c9b      	ldrb	r3, [r3, r2]
    35a8:	b29b      	uxth	r3, r3
    35aa:	019b      	lsls	r3, r3, #6
    35ac:	b29a      	uxth	r2, r3
    35ae:	687b      	ldr	r3, [r7, #4]
    35b0:	2199      	movs	r1, #153	; 0x99
    35b2:	5c5b      	ldrb	r3, [r3, r1]
    35b4:	b29b      	uxth	r3, r3
    35b6:	18d3      	adds	r3, r2, r3
    35b8:	b29b      	uxth	r3, r3
	
}
    35ba:	0018      	movs	r0, r3
    35bc:	46bd      	mov	sp, r7
    35be:	b002      	add	sp, #8
    35c0:	bd80      	pop	{r7, pc}
	...

000035c4 <_ZN8knx_base7startTXEhhh>:
			break;	
	}
}

void knx_base::startTX(uint8_t size, uint8_t tx_mode, uint8_t a_size)
{
    35c4:	b590      	push	{r4, r7, lr}
    35c6:	b083      	sub	sp, #12
    35c8:	af00      	add	r7, sp, #0
    35ca:	6078      	str	r0, [r7, #4]
    35cc:	000c      	movs	r4, r1
    35ce:	0010      	movs	r0, r2
    35d0:	0019      	movs	r1, r3
    35d2:	1cfb      	adds	r3, r7, #3
    35d4:	1c22      	adds	r2, r4, #0
    35d6:	701a      	strb	r2, [r3, #0]
    35d8:	1cbb      	adds	r3, r7, #2
    35da:	1c02      	adds	r2, r0, #0
    35dc:	701a      	strb	r2, [r3, #0]
    35de:	1c7b      	adds	r3, r7, #1
    35e0:	1c0a      	adds	r2, r1, #0
    35e2:	701a      	strb	r2, [r3, #0]
	TXended_status = 0;
    35e4:	687a      	ldr	r2, [r7, #4]
    35e6:	2326      	movs	r3, #38	; 0x26
    35e8:	33ff      	adds	r3, #255	; 0xff
    35ea:	2100      	movs	r1, #0
    35ec:	54d1      	strb	r1, [r2, r3]
	TXmode = tx_mode;
    35ee:	687a      	ldr	r2, [r7, #4]
    35f0:	1cb9      	adds	r1, r7, #2
    35f2:	2324      	movs	r3, #36	; 0x24
    35f4:	33ff      	adds	r3, #255	; 0xff
    35f6:	7809      	ldrb	r1, [r1, #0]
    35f8:	54d1      	strb	r1, [r2, r3]
	TXptr = 0;
    35fa:	687b      	ldr	r3, [r7, #4]
    35fc:	22b2      	movs	r2, #178	; 0xb2
    35fe:	2100      	movs	r1, #0
    3600:	5499      	strb	r1, [r3, r2]
	TXsize = size;
    3602:	687b      	ldr	r3, [r7, #4]
    3604:	1cfa      	adds	r2, r7, #3
    3606:	21b3      	movs	r1, #179	; 0xb3
    3608:	7812      	ldrb	r2, [r2, #0]
    360a:	545a      	strb	r2, [r3, r1]
	ack_size=a_size;
    360c:	687a      	ldr	r2, [r7, #4]
    360e:	1c79      	adds	r1, r7, #1
    3610:	23aa      	movs	r3, #170	; 0xaa
    3612:	005b      	lsls	r3, r3, #1
    3614:	7809      	ldrb	r1, [r1, #0]
    3616:	54d1      	strb	r1, [r2, r3]
	setTXbusy(1); //trasmit balyor
    3618:	687b      	ldr	r3, [r7, #4]
    361a:	2101      	movs	r1, #1
    361c:	0018      	movs	r0, r3
    361e:	4b05      	ldr	r3, [pc, #20]	; (3634 <_ZN8knx_base7startTXEhhh+0x70>)
    3620:	4798      	blx	r3
	TXwaitCnt = 20;
    3622:	687a      	ldr	r2, [r7, #4]
    3624:	2392      	movs	r3, #146	; 0x92
    3626:	005b      	lsls	r3, r3, #1
    3628:	2114      	movs	r1, #20
    362a:	54d1      	strb	r1, [r2, r3]
	
}
    362c:	46c0      	nop			; (mov r8, r8)
    362e:	46bd      	mov	sp, r7
    3630:	b003      	add	sp, #12
    3632:	bd90      	pop	{r4, r7, pc}
    3634:	000040bb 	.word	0x000040bb

00003638 <_ZN8knx_base6TXcharEc>:

void knx_base::TXchar(char c)
{
    3638:	b580      	push	{r7, lr}
    363a:	b082      	sub	sp, #8
    363c:	af00      	add	r7, sp, #0
    363e:	6078      	str	r0, [r7, #4]
    3640:	000a      	movs	r2, r1
    3642:	1cfb      	adds	r3, r7, #3
    3644:	701a      	strb	r2, [r3, #0]
	
}
    3646:	46c0      	nop			; (mov r8, r8)
    3648:	46bd      	mov	sp, r7
    364a:	b002      	add	sp, #8
    364c:	bd80      	pop	{r7, pc}

0000364e <_ZN8knx_base7connectEv>:

void knx_base::connect()
{
    364e:	b580      	push	{r7, lr}
    3650:	b082      	sub	sp, #8
    3652:	af00      	add	r7, sp, #0
    3654:	6078      	str	r0, [r7, #4]
	connected = true;
    3656:	687b      	ldr	r3, [r7, #4]
    3658:	2240      	movs	r2, #64	; 0x40
    365a:	2101      	movs	r1, #1
    365c:	5499      	strb	r1, [r3, r2]
	
}
    365e:	46c0      	nop			; (mov r8, r8)
    3660:	46bd      	mov	sp, r7
    3662:	b002      	add	sp, #8
    3664:	bd80      	pop	{r7, pc}
	...

00003668 <_ZN8knx_base10disconnectEv>:
void knx_base::disconnect()
{
    3668:	b590      	push	{r4, r7, lr}
    366a:	b083      	sub	sp, #12
    366c:	af00      	add	r7, sp, #0
    366e:	6078      	str	r0, [r7, #4]
	connected = false;
    3670:	687b      	ldr	r3, [r7, #4]
    3672:	2240      	movs	r2, #64	; 0x40
    3674:	2100      	movs	r1, #0
    3676:	5499      	strb	r1, [r3, r2]
	t_ack();
    3678:	687b      	ldr	r3, [r7, #4]
    367a:	0018      	movs	r0, r3
    367c:	4b05      	ldr	r3, [pc, #20]	; (3694 <_ZN8knx_base10disconnectEv+0x2c>)
    367e:	4798      	blx	r3
	startTX(0, 3, 7);
    3680:	6878      	ldr	r0, [r7, #4]
    3682:	2307      	movs	r3, #7
    3684:	2203      	movs	r2, #3
    3686:	2100      	movs	r1, #0
    3688:	4c03      	ldr	r4, [pc, #12]	; (3698 <_ZN8knx_base10disconnectEv+0x30>)
    368a:	47a0      	blx	r4
}
    368c:	46c0      	nop			; (mov r8, r8)
    368e:	46bd      	mov	sp, r7
    3690:	b003      	add	sp, #12
    3692:	bd90      	pop	{r4, r7, pc}
    3694:	00003f7b 	.word	0x00003f7b
    3698:	000035c5 	.word	0x000035c5

0000369c <_ZN8knx_base11frameIsToMeEv>:

bool knx_base::frameIsToMe()
{
    369c:	b580      	push	{r7, lr}
    369e:	b082      	sub	sp, #8
    36a0:	af00      	add	r7, sp, #0
    36a2:	6078      	str	r0, [r7, #4]
	switch(RXtargetType)
    36a4:	687b      	ldr	r3, [r7, #4]
    36a6:	2272      	movs	r2, #114	; 0x72
    36a8:	5c9b      	ldrb	r3, [r3, r2]
    36aa:	2b00      	cmp	r3, #0
    36ac:	d002      	beq.n	36b4 <_ZN8knx_base11frameIsToMeEv+0x18>
    36ae:	2b01      	cmp	r3, #1
    36b0:	d009      	beq.n	36c6 <_ZN8knx_base11frameIsToMeEv+0x2a>
    36b2:	e024      	b.n	36fe <_ZN8knx_base11frameIsToMeEv+0x62>
	{
		case 0: 
			if (RXtargetAdd == actualIndAddr) return true; // Point to point connection
    36b4:	687b      	ldr	r3, [r7, #4]
    36b6:	2270      	movs	r2, #112	; 0x70
    36b8:	5a9a      	ldrh	r2, [r3, r2]
    36ba:	687b      	ldr	r3, [r7, #4]
    36bc:	8adb      	ldrh	r3, [r3, #22]
    36be:	429a      	cmp	r2, r3
    36c0:	d11a      	bne.n	36f8 <_ZN8knx_base11frameIsToMeEv+0x5c>
    36c2:	2301      	movs	r3, #1
    36c4:	e01c      	b.n	3700 <_ZN8knx_base11frameIsToMeEv+0x64>
			break;
		case 1:
			if (RXtargetAdd == 0) 
    36c6:	687b      	ldr	r3, [r7, #4]
    36c8:	2270      	movs	r2, #112	; 0x70
    36ca:	5a9b      	ldrh	r3, [r3, r2]
    36cc:	2b00      	cmp	r3, #0
    36ce:	d101      	bne.n	36d4 <_ZN8knx_base11frameIsToMeEv+0x38>
			return true; // Broadcast 	
    36d0:	2301      	movs	r3, #1
    36d2:	e015      	b.n	3700 <_ZN8knx_base11frameIsToMeEv+0x64>
			if (GroupAddIsExistent(RXtargetAdd)!=-1) 
    36d4:	687b      	ldr	r3, [r7, #4]
    36d6:	681b      	ldr	r3, [r3, #0]
    36d8:	681b      	ldr	r3, [r3, #0]
    36da:	687a      	ldr	r2, [r7, #4]
    36dc:	2170      	movs	r1, #112	; 0x70
    36de:	5a51      	ldrh	r1, [r2, r1]
    36e0:	687a      	ldr	r2, [r7, #4]
    36e2:	0010      	movs	r0, r2
    36e4:	4798      	blx	r3
    36e6:	0003      	movs	r3, r0
    36e8:	3301      	adds	r3, #1
    36ea:	1e5a      	subs	r2, r3, #1
    36ec:	4193      	sbcs	r3, r2
    36ee:	b2db      	uxtb	r3, r3
    36f0:	2b00      	cmp	r3, #0
    36f2:	d003      	beq.n	36fc <_ZN8knx_base11frameIsToMeEv+0x60>
			return true; // Multicast
    36f4:	2301      	movs	r3, #1
    36f6:	e003      	b.n	3700 <_ZN8knx_base11frameIsToMeEv+0x64>
			break;
    36f8:	46c0      	nop			; (mov r8, r8)
    36fa:	e000      	b.n	36fe <_ZN8knx_base11frameIsToMeEv+0x62>
			break;	
    36fc:	46c0      	nop			; (mov r8, r8)
	}
	
	return false;
    36fe:	2300      	movs	r3, #0
	
	
}
    3700:	0018      	movs	r0, r3
    3702:	46bd      	mov	sp, r7
    3704:	b002      	add	sp, #8
    3706:	bd80      	pop	{r7, pc}

00003708 <_ZN8knx_base11TXbuff_initEhthhtPh>:



void knx_base::TXbuff_init(uint8_t control_field, uint16_t target, uint8_t target_type, uint8_t data_size, uint16_t apci, uint8_t *data)
{ 
    3708:	b590      	push	{r4, r7, lr}
    370a:	b087      	sub	sp, #28
    370c:	af00      	add	r7, sp, #0
    370e:	6078      	str	r0, [r7, #4]
    3710:	000c      	movs	r4, r1
    3712:	0010      	movs	r0, r2
    3714:	0019      	movs	r1, r3
    3716:	1cfb      	adds	r3, r7, #3
    3718:	1c22      	adds	r2, r4, #0
    371a:	701a      	strb	r2, [r3, #0]
    371c:	003b      	movs	r3, r7
    371e:	1c02      	adds	r2, r0, #0
    3720:	801a      	strh	r2, [r3, #0]
    3722:	1cbb      	adds	r3, r7, #2
    3724:	1c0a      	adds	r2, r1, #0
    3726:	701a      	strb	r2, [r3, #0]
	TxApciNible1 = (apci >> 6);
    3728:	232c      	movs	r3, #44	; 0x2c
    372a:	18fb      	adds	r3, r7, r3
    372c:	881b      	ldrh	r3, [r3, #0]
    372e:	119b      	asrs	r3, r3, #6
    3730:	b2d9      	uxtb	r1, r3
    3732:	687a      	ldr	r2, [r7, #4]
    3734:	238f      	movs	r3, #143	; 0x8f
    3736:	005b      	lsls	r3, r3, #1
    3738:	54d1      	strb	r1, [r2, r3]
	bool shortApci=(TxApciNible1 == 0x01 ||  TxApciNible1 == 0x02 ||  TxApciNible1 == 0x06 ||  TxApciNible1 == 0x08 ||  TxApciNible1 == 0x09 ||  TxApciNible1 == 0x0A || TxApciNible1 == 0x0C || TxApciNible1 == 0x0E);
    373a:	687a      	ldr	r2, [r7, #4]
    373c:	238f      	movs	r3, #143	; 0x8f
    373e:	005b      	lsls	r3, r3, #1
    3740:	5cd3      	ldrb	r3, [r2, r3]
    3742:	2b01      	cmp	r3, #1
    3744:	d029      	beq.n	379a <_ZN8knx_base11TXbuff_initEhthhtPh+0x92>
    3746:	687a      	ldr	r2, [r7, #4]
    3748:	238f      	movs	r3, #143	; 0x8f
    374a:	005b      	lsls	r3, r3, #1
    374c:	5cd3      	ldrb	r3, [r2, r3]
    374e:	2b02      	cmp	r3, #2
    3750:	d023      	beq.n	379a <_ZN8knx_base11TXbuff_initEhthhtPh+0x92>
    3752:	687a      	ldr	r2, [r7, #4]
    3754:	238f      	movs	r3, #143	; 0x8f
    3756:	005b      	lsls	r3, r3, #1
    3758:	5cd3      	ldrb	r3, [r2, r3]
    375a:	2b06      	cmp	r3, #6
    375c:	d01d      	beq.n	379a <_ZN8knx_base11TXbuff_initEhthhtPh+0x92>
    375e:	687a      	ldr	r2, [r7, #4]
    3760:	238f      	movs	r3, #143	; 0x8f
    3762:	005b      	lsls	r3, r3, #1
    3764:	5cd3      	ldrb	r3, [r2, r3]
    3766:	2b08      	cmp	r3, #8
    3768:	d017      	beq.n	379a <_ZN8knx_base11TXbuff_initEhthhtPh+0x92>
    376a:	687a      	ldr	r2, [r7, #4]
    376c:	238f      	movs	r3, #143	; 0x8f
    376e:	005b      	lsls	r3, r3, #1
    3770:	5cd3      	ldrb	r3, [r2, r3]
    3772:	2b09      	cmp	r3, #9
    3774:	d011      	beq.n	379a <_ZN8knx_base11TXbuff_initEhthhtPh+0x92>
    3776:	687a      	ldr	r2, [r7, #4]
    3778:	238f      	movs	r3, #143	; 0x8f
    377a:	005b      	lsls	r3, r3, #1
    377c:	5cd3      	ldrb	r3, [r2, r3]
    377e:	2b0a      	cmp	r3, #10
    3780:	d00b      	beq.n	379a <_ZN8knx_base11TXbuff_initEhthhtPh+0x92>
    3782:	687a      	ldr	r2, [r7, #4]
    3784:	238f      	movs	r3, #143	; 0x8f
    3786:	005b      	lsls	r3, r3, #1
    3788:	5cd3      	ldrb	r3, [r2, r3]
    378a:	2b0c      	cmp	r3, #12
    378c:	d005      	beq.n	379a <_ZN8knx_base11TXbuff_initEhthhtPh+0x92>
    378e:	687a      	ldr	r2, [r7, #4]
    3790:	238f      	movs	r3, #143	; 0x8f
    3792:	005b      	lsls	r3, r3, #1
    3794:	5cd3      	ldrb	r3, [r2, r3]
    3796:	2b0e      	cmp	r3, #14
    3798:	d101      	bne.n	379e <_ZN8knx_base11TXbuff_initEhthhtPh+0x96>
    379a:	2201      	movs	r2, #1
    379c:	e000      	b.n	37a0 <_ZN8knx_base11TXbuff_initEhthhtPh+0x98>
    379e:	2200      	movs	r2, #0
    37a0:	230f      	movs	r3, #15
    37a2:	18fb      	adds	r3, r7, r3
    37a4:	701a      	strb	r2, [r3, #0]
	if (!shortApci) // Long Apci condition
    37a6:	230f      	movs	r3, #15
    37a8:	18fb      	adds	r3, r7, r3
    37aa:	781b      	ldrb	r3, [r3, #0]
    37ac:	2201      	movs	r2, #1
    37ae:	4053      	eors	r3, r2
    37b0:	b2db      	uxtb	r3, r3
    37b2:	2b00      	cmp	r3, #0
    37b4:	d006      	beq.n	37c4 <_ZN8knx_base11TXbuff_initEhthhtPh+0xbc>
	{
		data_size++;
    37b6:	2328      	movs	r3, #40	; 0x28
    37b8:	18fb      	adds	r3, r7, r3
    37ba:	781b      	ldrb	r3, [r3, #0]
    37bc:	2228      	movs	r2, #40	; 0x28
    37be:	18ba      	adds	r2, r7, r2
    37c0:	3301      	adds	r3, #1
    37c2:	7013      	strb	r3, [r2, #0]
	}
	
	*TXcontrolField = control_field;
    37c4:	687b      	ldr	r3, [r7, #4]
    37c6:	22a4      	movs	r2, #164	; 0xa4
    37c8:	589b      	ldr	r3, [r3, r2]
    37ca:	1cfa      	adds	r2, r7, #3
    37cc:	7812      	ldrb	r2, [r2, #0]
    37ce:	701a      	strb	r2, [r3, #0]
	
	uint8_t h = actualIndAddr>>8;
    37d0:	687b      	ldr	r3, [r7, #4]
    37d2:	8adb      	ldrh	r3, [r3, #22]
    37d4:	121a      	asrs	r2, r3, #8
    37d6:	230e      	movs	r3, #14
    37d8:	18fb      	adds	r3, r7, r3
    37da:	701a      	strb	r2, [r3, #0]
	uint8_t l = actualIndAddr&0x00ff;
    37dc:	687b      	ldr	r3, [r7, #4]
    37de:	8ada      	ldrh	r2, [r3, #22]
    37e0:	230d      	movs	r3, #13
    37e2:	18fb      	adds	r3, r7, r3
    37e4:	701a      	strb	r2, [r3, #0]
	*TXsource = l*0x100+h;
    37e6:	687b      	ldr	r3, [r7, #4]
    37e8:	22a8      	movs	r2, #168	; 0xa8
    37ea:	589b      	ldr	r3, [r3, r2]
    37ec:	220d      	movs	r2, #13
    37ee:	18ba      	adds	r2, r7, r2
    37f0:	7812      	ldrb	r2, [r2, #0]
    37f2:	b292      	uxth	r2, r2
    37f4:	0212      	lsls	r2, r2, #8
    37f6:	b291      	uxth	r1, r2
    37f8:	220e      	movs	r2, #14
    37fa:	18ba      	adds	r2, r7, r2
    37fc:	7812      	ldrb	r2, [r2, #0]
    37fe:	b292      	uxth	r2, r2
    3800:	188a      	adds	r2, r1, r2
    3802:	b292      	uxth	r2, r2
    3804:	801a      	strh	r2, [r3, #0]
	h = target>>8;
    3806:	003b      	movs	r3, r7
    3808:	881b      	ldrh	r3, [r3, #0]
    380a:	121a      	asrs	r2, r3, #8
    380c:	230e      	movs	r3, #14
    380e:	18fb      	adds	r3, r7, r3
    3810:	701a      	strb	r2, [r3, #0]

	l = target&0x00ff;
    3812:	230d      	movs	r3, #13
    3814:	18fb      	adds	r3, r7, r3
    3816:	003a      	movs	r2, r7
    3818:	8812      	ldrh	r2, [r2, #0]
    381a:	701a      	strb	r2, [r3, #0]
	*TXtarget =  l*0x100+h;
    381c:	687b      	ldr	r3, [r7, #4]
    381e:	22ac      	movs	r2, #172	; 0xac
    3820:	589b      	ldr	r3, [r3, r2]
    3822:	220d      	movs	r2, #13
    3824:	18ba      	adds	r2, r7, r2
    3826:	7812      	ldrb	r2, [r2, #0]
    3828:	b292      	uxth	r2, r2
    382a:	0212      	lsls	r2, r2, #8
    382c:	b291      	uxth	r1, r2
    382e:	220e      	movs	r2, #14
    3830:	18ba      	adds	r2, r7, r2
    3832:	7812      	ldrb	r2, [r2, #0]
    3834:	b292      	uxth	r2, r2
    3836:	188a      	adds	r2, r1, r2
    3838:	b292      	uxth	r2, r2
    383a:	801a      	strh	r2, [r3, #0]
	TXbuff[5] = 0x60; // Default routing counter
    383c:	687b      	ldr	r3, [r7, #4]
    383e:	22bb      	movs	r2, #187	; 0xbb
    3840:	2160      	movs	r1, #96	; 0x60
    3842:	5499      	strb	r1, [r3, r2]
	TXbuff[5] |= (target_type == 1)? 128:0;
    3844:	687b      	ldr	r3, [r7, #4]
    3846:	22bb      	movs	r2, #187	; 0xbb
    3848:	5c9b      	ldrb	r3, [r3, r2]
    384a:	b25a      	sxtb	r2, r3
    384c:	1cbb      	adds	r3, r7, #2
    384e:	781b      	ldrb	r3, [r3, #0]
    3850:	2b01      	cmp	r3, #1
    3852:	d102      	bne.n	385a <_ZN8knx_base11TXbuff_initEhthhtPh+0x152>
    3854:	2380      	movs	r3, #128	; 0x80
    3856:	425b      	negs	r3, r3
    3858:	e000      	b.n	385c <_ZN8knx_base11TXbuff_initEhthhtPh+0x154>
    385a:	2300      	movs	r3, #0
    385c:	4313      	orrs	r3, r2
    385e:	b25b      	sxtb	r3, r3
    3860:	b2d9      	uxtb	r1, r3
    3862:	687b      	ldr	r3, [r7, #4]
    3864:	22bb      	movs	r2, #187	; 0xbb
    3866:	5499      	strb	r1, [r3, r2]
	TXbuff[5] |= data_size;
    3868:	687b      	ldr	r3, [r7, #4]
    386a:	22bb      	movs	r2, #187	; 0xbb
    386c:	5c9a      	ldrb	r2, [r3, r2]
    386e:	2328      	movs	r3, #40	; 0x28
    3870:	18fb      	adds	r3, r7, r3
    3872:	781b      	ldrb	r3, [r3, #0]
    3874:	4313      	orrs	r3, r2
    3876:	b2d9      	uxtb	r1, r3
    3878:	687b      	ldr	r3, [r7, #4]
    387a:	22bb      	movs	r2, #187	; 0xbb
    387c:	5499      	strb	r1, [r3, r2]
	TXbuff[6] = isRXControlPocket<<7;
    387e:	687b      	ldr	r3, [r7, #4]
    3880:	2276      	movs	r2, #118	; 0x76
    3882:	5c9b      	ldrb	r3, [r3, r2]
    3884:	01db      	lsls	r3, r3, #7
    3886:	b2d9      	uxtb	r1, r3
    3888:	687b      	ldr	r3, [r7, #4]
    388a:	22bc      	movs	r2, #188	; 0xbc
    388c:	5499      	strb	r1, [r3, r2]
	TXbuff[6] += isRXNumbered<<6;
    388e:	687b      	ldr	r3, [r7, #4]
    3890:	22bc      	movs	r2, #188	; 0xbc
    3892:	5c9a      	ldrb	r2, [r3, r2]
    3894:	687b      	ldr	r3, [r7, #4]
    3896:	2177      	movs	r1, #119	; 0x77
    3898:	5c5b      	ldrb	r3, [r3, r1]
    389a:	019b      	lsls	r3, r3, #6
    389c:	b2db      	uxtb	r3, r3
    389e:	18d3      	adds	r3, r2, r3
    38a0:	b2d9      	uxtb	r1, r3
    38a2:	687b      	ldr	r3, [r7, #4]
    38a4:	22bc      	movs	r2, #188	; 0xbc
    38a6:	5499      	strb	r1, [r3, r2]
	TXbuff[6] += RXsequence<<2;	
    38a8:	687b      	ldr	r3, [r7, #4]
    38aa:	22bc      	movs	r2, #188	; 0xbc
    38ac:	5c9a      	ldrb	r2, [r3, r2]
    38ae:	687b      	ldr	r3, [r7, #4]
    38b0:	2178      	movs	r1, #120	; 0x78
    38b2:	5c5b      	ldrb	r3, [r3, r1]
    38b4:	009b      	lsls	r3, r3, #2
    38b6:	b2db      	uxtb	r3, r3
    38b8:	18d3      	adds	r3, r2, r3
    38ba:	b2d9      	uxtb	r1, r3
    38bc:	687b      	ldr	r3, [r7, #4]
    38be:	22bc      	movs	r2, #188	; 0xbc
    38c0:	5499      	strb	r1, [r3, r2]
	
	TXbuff[6] |= apci>>8;
    38c2:	687b      	ldr	r3, [r7, #4]
    38c4:	22bc      	movs	r2, #188	; 0xbc
    38c6:	5c9b      	ldrb	r3, [r3, r2]
    38c8:	b25a      	sxtb	r2, r3
    38ca:	232c      	movs	r3, #44	; 0x2c
    38cc:	18fb      	adds	r3, r7, r3
    38ce:	881b      	ldrh	r3, [r3, #0]
    38d0:	121b      	asrs	r3, r3, #8
    38d2:	b25b      	sxtb	r3, r3
    38d4:	4313      	orrs	r3, r2
    38d6:	b25b      	sxtb	r3, r3
    38d8:	b2d9      	uxtb	r1, r3
    38da:	687b      	ldr	r3, [r7, #4]
    38dc:	22bc      	movs	r2, #188	; 0xbc
    38de:	5499      	strb	r1, [r3, r2]
	TXbuff[7] = apci & 0x00ff;
    38e0:	232c      	movs	r3, #44	; 0x2c
    38e2:	18fb      	adds	r3, r7, r3
    38e4:	881b      	ldrh	r3, [r3, #0]
    38e6:	b2d9      	uxtb	r1, r3
    38e8:	687b      	ldr	r3, [r7, #4]
    38ea:	22bd      	movs	r2, #189	; 0xbd
    38ec:	5499      	strb	r1, [r3, r2]
	TXsize = 7;
    38ee:	687b      	ldr	r3, [r7, #4]
    38f0:	22b3      	movs	r2, #179	; 0xb3
    38f2:	2107      	movs	r1, #7
    38f4:	5499      	strb	r1, [r3, r2]
	//if(data == NULL) return;
	
	
	
	
	uint8_t shift = 8;
    38f6:	2317      	movs	r3, #23
    38f8:	18fb      	adds	r3, r7, r3
    38fa:	2208      	movs	r2, #8
    38fc:	701a      	strb	r2, [r3, #0]
	uint8_t data_ptr = 0;
    38fe:	2316      	movs	r3, #22
    3900:	18fb      	adds	r3, r7, r3
    3902:	2200      	movs	r2, #0
    3904:	701a      	strb	r2, [r3, #0]
	if(shortApci)
    3906:	230f      	movs	r3, #15
    3908:	18fb      	adds	r3, r7, r3
    390a:	781b      	ldrb	r3, [r3, #0]
    390c:	2b00      	cmp	r3, #0
    390e:	d01e      	beq.n	394e <_ZN8knx_base11TXbuff_initEhthhtPh+0x246>
	{
		if (data!=NULL)
    3910:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    3912:	2b00      	cmp	r3, #0
    3914:	d00d      	beq.n	3932 <_ZN8knx_base11TXbuff_initEhthhtPh+0x22a>
		{
			TXbuff[7] |= data[0]&0x3f;//data[0] & 0xc0;
    3916:	687b      	ldr	r3, [r7, #4]
    3918:	22bd      	movs	r2, #189	; 0xbd
    391a:	5c9a      	ldrb	r2, [r3, r2]
    391c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    391e:	781b      	ldrb	r3, [r3, #0]
    3920:	213f      	movs	r1, #63	; 0x3f
    3922:	400b      	ands	r3, r1
    3924:	b2db      	uxtb	r3, r3
    3926:	4313      	orrs	r3, r2
    3928:	b2d9      	uxtb	r1, r3
    392a:	687b      	ldr	r3, [r7, #4]
    392c:	22bd      	movs	r2, #189	; 0xbd
    392e:	5499      	strb	r1, [r3, r2]
    3930:	e005      	b.n	393e <_ZN8knx_base11TXbuff_initEhthhtPh+0x236>
		}
		else
		{
			TXbuff[7] |= 0&0x3f;//data[0] & 0xc0;
    3932:	687b      	ldr	r3, [r7, #4]
    3934:	22bd      	movs	r2, #189	; 0xbd
    3936:	5c99      	ldrb	r1, [r3, r2]
    3938:	687b      	ldr	r3, [r7, #4]
    393a:	22bd      	movs	r2, #189	; 0xbd
    393c:	5499      	strb	r1, [r3, r2]
		}
		
		data_ptr = 1;
    393e:	2316      	movs	r3, #22
    3940:	18fb      	adds	r3, r7, r3
    3942:	2201      	movs	r2, #1
    3944:	701a      	strb	r2, [r3, #0]
		shift = 7;
    3946:	2317      	movs	r3, #23
    3948:	18fb      	adds	r3, r7, r3
    394a:	2207      	movs	r2, #7
    394c:	701a      	strb	r2, [r3, #0]
		
	} 
	for (int i=data_ptr; i<data_size; i++)
    394e:	2316      	movs	r3, #22
    3950:	18fb      	adds	r3, r7, r3
    3952:	781b      	ldrb	r3, [r3, #0]
    3954:	613b      	str	r3, [r7, #16]
    3956:	2328      	movs	r3, #40	; 0x28
    3958:	18fb      	adds	r3, r7, r3
    395a:	781a      	ldrb	r2, [r3, #0]
    395c:	693b      	ldr	r3, [r7, #16]
    395e:	429a      	cmp	r2, r3
    3960:	dd2c      	ble.n	39bc <_ZN8knx_base11TXbuff_initEhthhtPh+0x2b4>
	{
		if (data!=NULL)
    3962:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    3964:	2b00      	cmp	r3, #0
    3966:	d011      	beq.n	398c <_ZN8knx_base11TXbuff_initEhthhtPh+0x284>
		{
			TXbuff[data_ptr+shift] =  data[i];
    3968:	2316      	movs	r3, #22
    396a:	18fb      	adds	r3, r7, r3
    396c:	781a      	ldrb	r2, [r3, #0]
    396e:	2317      	movs	r3, #23
    3970:	18fb      	adds	r3, r7, r3
    3972:	781b      	ldrb	r3, [r3, #0]
    3974:	18d3      	adds	r3, r2, r3
    3976:	693a      	ldr	r2, [r7, #16]
    3978:	6b39      	ldr	r1, [r7, #48]	; 0x30
    397a:	188a      	adds	r2, r1, r2
    397c:	7810      	ldrb	r0, [r2, #0]
    397e:	687a      	ldr	r2, [r7, #4]
    3980:	21b6      	movs	r1, #182	; 0xb6
    3982:	18d3      	adds	r3, r2, r3
    3984:	185b      	adds	r3, r3, r1
    3986:	1c02      	adds	r2, r0, #0
    3988:	701a      	strb	r2, [r3, #0]
    398a:	e00c      	b.n	39a6 <_ZN8knx_base11TXbuff_initEhthhtPh+0x29e>
		}
		else
		{
			TXbuff[data_ptr+shift] =  0;
    398c:	2316      	movs	r3, #22
    398e:	18fb      	adds	r3, r7, r3
    3990:	781a      	ldrb	r2, [r3, #0]
    3992:	2317      	movs	r3, #23
    3994:	18fb      	adds	r3, r7, r3
    3996:	781b      	ldrb	r3, [r3, #0]
    3998:	18d3      	adds	r3, r2, r3
    399a:	687a      	ldr	r2, [r7, #4]
    399c:	21b6      	movs	r1, #182	; 0xb6
    399e:	18d3      	adds	r3, r2, r3
    39a0:	185b      	adds	r3, r3, r1
    39a2:	2200      	movs	r2, #0
    39a4:	701a      	strb	r2, [r3, #0]
			
		}
		
		data_ptr++;
    39a6:	2316      	movs	r3, #22
    39a8:	18fb      	adds	r3, r7, r3
    39aa:	781a      	ldrb	r2, [r3, #0]
    39ac:	2316      	movs	r3, #22
    39ae:	18fb      	adds	r3, r7, r3
    39b0:	3201      	adds	r2, #1
    39b2:	701a      	strb	r2, [r3, #0]
	for (int i=data_ptr; i<data_size; i++)
    39b4:	693b      	ldr	r3, [r7, #16]
    39b6:	3301      	adds	r3, #1
    39b8:	613b      	str	r3, [r7, #16]
    39ba:	e7cc      	b.n	3956 <_ZN8knx_base11TXbuff_initEhthhtPh+0x24e>
		
	}
		
	if (shortApci)
    39bc:	230f      	movs	r3, #15
    39be:	18fb      	adds	r3, r7, r3
    39c0:	781b      	ldrb	r3, [r3, #0]
    39c2:	2b00      	cmp	r3, #0
    39c4:	d008      	beq.n	39d8 <_ZN8knx_base11TXbuff_initEhthhtPh+0x2d0>
	{
		TXsize = data_size+7;
    39c6:	2328      	movs	r3, #40	; 0x28
    39c8:	18fb      	adds	r3, r7, r3
    39ca:	781b      	ldrb	r3, [r3, #0]
    39cc:	3307      	adds	r3, #7
    39ce:	b2d9      	uxtb	r1, r3
    39d0:	687b      	ldr	r3, [r7, #4]
    39d2:	22b3      	movs	r2, #179	; 0xb3
    39d4:	5499      	strb	r1, [r3, r2]
	}
	else TXsize = data_size+7;
	
}
    39d6:	e007      	b.n	39e8 <_ZN8knx_base11TXbuff_initEhthhtPh+0x2e0>
	else TXsize = data_size+7;
    39d8:	2328      	movs	r3, #40	; 0x28
    39da:	18fb      	adds	r3, r7, r3
    39dc:	781b      	ldrb	r3, [r3, #0]
    39de:	3307      	adds	r3, #7
    39e0:	b2d9      	uxtb	r1, r3
    39e2:	687b      	ldr	r3, [r7, #4]
    39e4:	22b3      	movs	r2, #179	; 0xb3
    39e6:	5499      	strb	r1, [r3, r2]
}
    39e8:	46c0      	nop			; (mov r8, r8)
    39ea:	46bd      	mov	sp, r7
    39ec:	b007      	add	sp, #28
    39ee:	bd90      	pop	{r4, r7, pc}

000039f0 <_ZN8knx_base20individualAddReadresEv>:

//-------START apci services-----------//
void knx_base::individualAddReadres() // When address read received
{
    39f0:	b590      	push	{r4, r7, lr}
    39f2:	b087      	sub	sp, #28
    39f4:	af04      	add	r7, sp, #16
    39f6:	6078      	str	r0, [r7, #4]
	if (progMode == true)
    39f8:	687b      	ldr	r3, [r7, #4]
    39fa:	2241      	movs	r2, #65	; 0x41
    39fc:	5c9b      	ldrb	r3, [r3, r2]
    39fe:	2b00      	cmp	r3, #0
    3a00:	d012      	beq.n	3a28 <_ZN8knx_base20individualAddReadresEv+0x38>
	{
		TXbuff_init(0xbc, 0, 1, 0, 320, NULL); // Broadcast communication
    3a02:	6878      	ldr	r0, [r7, #4]
    3a04:	2300      	movs	r3, #0
    3a06:	9302      	str	r3, [sp, #8]
    3a08:	23a0      	movs	r3, #160	; 0xa0
    3a0a:	005b      	lsls	r3, r3, #1
    3a0c:	9301      	str	r3, [sp, #4]
    3a0e:	2300      	movs	r3, #0
    3a10:	9300      	str	r3, [sp, #0]
    3a12:	2301      	movs	r3, #1
    3a14:	2200      	movs	r2, #0
    3a16:	21bc      	movs	r1, #188	; 0xbc
    3a18:	4c05      	ldr	r4, [pc, #20]	; (3a30 <_ZN8knx_base20individualAddReadresEv+0x40>)
    3a1a:	47a0      	blx	r4
		startTX(8,0, 0);
    3a1c:	6878      	ldr	r0, [r7, #4]
    3a1e:	2300      	movs	r3, #0
    3a20:	2200      	movs	r2, #0
    3a22:	2108      	movs	r1, #8
    3a24:	4c03      	ldr	r4, [pc, #12]	; (3a34 <_ZN8knx_base20individualAddReadresEv+0x44>)
    3a26:	47a0      	blx	r4
	}

}
    3a28:	46c0      	nop			; (mov r8, r8)
    3a2a:	46bd      	mov	sp, r7
    3a2c:	b003      	add	sp, #12
    3a2e:	bd90      	pop	{r4, r7, pc}
    3a30:	00003709 	.word	0x00003709
    3a34:	000035c5 	.word	0x000035c5

00003a38 <_ZN8knx_base21individualAddWriteresEv>:

void knx_base::individualAddWriteres() // Gets the new individual address and writes it into the EEPROM address reserved for it
{
    3a38:	b580      	push	{r7, lr}
    3a3a:	b082      	sub	sp, #8
    3a3c:	af00      	add	r7, sp, #0
    3a3e:	6078      	str	r0, [r7, #4]
	if (progMode == true)
    3a40:	687b      	ldr	r3, [r7, #4]
    3a42:	2241      	movs	r2, #65	; 0x41
    3a44:	5c9b      	ldrb	r3, [r3, r2]
    3a46:	2b00      	cmp	r3, #0
    3a48:	d030      	beq.n	3aac <_ZN8knx_base21individualAddWriteresEv+0x74>
	{
		indAddress.Value = RXbuff[8];
    3a4a:	687b      	ldr	r3, [r7, #4]
    3a4c:	224b      	movs	r2, #75	; 0x4b
    3a4e:	5c9b      	ldrb	r3, [r3, r2]
    3a50:	b29a      	uxth	r2, r3
    3a52:	687b      	ldr	r3, [r7, #4]
    3a54:	829a      	strh	r2, [r3, #20]
		indAddress.Value = indAddress.Value << 8;
    3a56:	687b      	ldr	r3, [r7, #4]
    3a58:	8a9b      	ldrh	r3, [r3, #20]
    3a5a:	021b      	lsls	r3, r3, #8
    3a5c:	b29a      	uxth	r2, r3
    3a5e:	687b      	ldr	r3, [r7, #4]
    3a60:	829a      	strh	r2, [r3, #20]
		indAddress.Value += RXbuff[9];
    3a62:	687b      	ldr	r3, [r7, #4]
    3a64:	8a9a      	ldrh	r2, [r3, #20]
    3a66:	687b      	ldr	r3, [r7, #4]
    3a68:	214c      	movs	r1, #76	; 0x4c
    3a6a:	5c5b      	ldrb	r3, [r3, r1]
    3a6c:	b29b      	uxth	r3, r3
    3a6e:	18d3      	adds	r3, r2, r3
    3a70:	b29a      	uxth	r2, r3
    3a72:	687b      	ldr	r3, [r7, #4]
    3a74:	829a      	strh	r2, [r3, #20]
		setIndAddress(indAddress.Value);
    3a76:	687b      	ldr	r3, [r7, #4]
    3a78:	681b      	ldr	r3, [r3, #0]
    3a7a:	3320      	adds	r3, #32
    3a7c:	681b      	ldr	r3, [r3, #0]
    3a7e:	687a      	ldr	r2, [r7, #4]
    3a80:	8a91      	ldrh	r1, [r2, #20]
    3a82:	687a      	ldr	r2, [r7, #4]
    3a84:	0010      	movs	r0, r2
    3a86:	4798      	blx	r3
		actualIndAddr = getIndAddress();
    3a88:	687b      	ldr	r3, [r7, #4]
    3a8a:	681b      	ldr	r3, [r3, #0]
    3a8c:	3324      	adds	r3, #36	; 0x24
    3a8e:	681b      	ldr	r3, [r3, #0]
    3a90:	687a      	ldr	r2, [r7, #4]
    3a92:	0010      	movs	r0, r2
    3a94:	4798      	blx	r3
    3a96:	0003      	movs	r3, r0
    3a98:	001a      	movs	r2, r3
    3a9a:	687b      	ldr	r3, [r7, #4]
    3a9c:	82da      	strh	r2, [r3, #22]
		setChipAddress(actualIndAddr);	// to write address to the transceiver
    3a9e:	687b      	ldr	r3, [r7, #4]
    3aa0:	8ada      	ldrh	r2, [r3, #22]
    3aa2:	687b      	ldr	r3, [r7, #4]
    3aa4:	0011      	movs	r1, r2
    3aa6:	0018      	movs	r0, r3
    3aa8:	4b02      	ldr	r3, [pc, #8]	; (3ab4 <_ZN8knx_base21individualAddWriteresEv+0x7c>)
    3aaa:	4798      	blx	r3
	}
	

}
    3aac:	46c0      	nop			; (mov r8, r8)
    3aae:	46bd      	mov	sp, r7
    3ab0:	b002      	add	sp, #8
    3ab2:	bd80      	pop	{r7, pc}
    3ab4:	00003003 	.word	0x00003003

00003ab8 <_ZN8knx_base13memoryReadresEv>:

void knx_base::memoryReadres() // Response to memRead and probably memWrite
{
    3ab8:	b580      	push	{r7, lr}
    3aba:	b082      	sub	sp, #8
    3abc:	af00      	add	r7, sp, #0
    3abe:	6078      	str	r0, [r7, #4]
	//we look at the receive read address and response with information for that address.	
}
    3ac0:	46c0      	nop			; (mov r8, r8)
    3ac2:	46bd      	mov	sp, r7
    3ac4:	b002      	add	sp, #8
    3ac6:	bd80      	pop	{r7, pc}

00003ac8 <_ZN8knx_base14memoryWriteresEv>:

void knx_base::memoryWriteres() // Common function is to retreive the tables (Parameter, Address, Association, Flags)
{
    3ac8:	b5b0      	push	{r4, r5, r7, lr}
    3aca:	b08e      	sub	sp, #56	; 0x38
    3acc:	af04      	add	r7, sp, #16
    3ace:	6078      	str	r0, [r7, #4]
	t_ack();
    3ad0:	687b      	ldr	r3, [r7, #4]
    3ad2:	0018      	movs	r0, r3
    3ad4:	4b4c      	ldr	r3, [pc, #304]	; (3c08 <_ZN8knx_base14memoryWriteresEv+0x140>)
    3ad6:	4798      	blx	r3

	uint8_t number = RXbuff[7]&0x3F; // extracts number of data bytes after address info
    3ad8:	687b      	ldr	r3, [r7, #4]
    3ada:	224a      	movs	r2, #74	; 0x4a
    3adc:	5c9b      	ldrb	r3, [r3, r2]
    3ade:	223f      	movs	r2, #63	; 0x3f
    3ae0:	4013      	ands	r3, r2
    3ae2:	b2da      	uxtb	r2, r3
    3ae4:	2321      	movs	r3, #33	; 0x21
    3ae6:	18fb      	adds	r3, r7, r3
    3ae8:	701a      	strb	r2, [r3, #0]
	uint16_t address = RXbuff[8];
    3aea:	687b      	ldr	r3, [r7, #4]
    3aec:	224b      	movs	r2, #75	; 0x4b
    3aee:	5c9a      	ldrb	r2, [r3, r2]
    3af0:	2322      	movs	r3, #34	; 0x22
    3af2:	18fb      	adds	r3, r7, r3
    3af4:	801a      	strh	r2, [r3, #0]
	address = address<<8;
    3af6:	2322      	movs	r3, #34	; 0x22
    3af8:	18fb      	adds	r3, r7, r3
    3afa:	2222      	movs	r2, #34	; 0x22
    3afc:	18ba      	adds	r2, r7, r2
    3afe:	8812      	ldrh	r2, [r2, #0]
    3b00:	0212      	lsls	r2, r2, #8
    3b02:	801a      	strh	r2, [r3, #0]
	address +=RXbuff[9];
    3b04:	687b      	ldr	r3, [r7, #4]
    3b06:	224c      	movs	r2, #76	; 0x4c
    3b08:	5c9b      	ldrb	r3, [r3, r2]
    3b0a:	b299      	uxth	r1, r3
    3b0c:	2322      	movs	r3, #34	; 0x22
    3b0e:	18fb      	adds	r3, r7, r3
    3b10:	2222      	movs	r2, #34	; 0x22
    3b12:	18ba      	adds	r2, r7, r2
    3b14:	8812      	ldrh	r2, [r2, #0]
    3b16:	188a      	adds	r2, r1, r2
    3b18:	801a      	strh	r2, [r3, #0]
	uint8_t data[20]; //Temporary data buff to write on eeprom
	
	for (int i = 0; i<(number); i++)
    3b1a:	2300      	movs	r3, #0
    3b1c:	627b      	str	r3, [r7, #36]	; 0x24
    3b1e:	2321      	movs	r3, #33	; 0x21
    3b20:	18fb      	adds	r3, r7, r3
    3b22:	781b      	ldrb	r3, [r3, #0]
    3b24:	001a      	movs	r2, r3
    3b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    3b28:	429a      	cmp	r2, r3
    3b2a:	dd10      	ble.n	3b4e <_ZN8knx_base14memoryWriteresEv+0x86>
	{
		data[i] = RXbuff[10+i];
    3b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    3b2e:	330a      	adds	r3, #10
    3b30:	687a      	ldr	r2, [r7, #4]
    3b32:	2143      	movs	r1, #67	; 0x43
    3b34:	18d3      	adds	r3, r2, r3
    3b36:	185b      	adds	r3, r3, r1
    3b38:	7819      	ldrb	r1, [r3, #0]
    3b3a:	230c      	movs	r3, #12
    3b3c:	18fa      	adds	r2, r7, r3
    3b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    3b40:	18d3      	adds	r3, r2, r3
    3b42:	1c0a      	adds	r2, r1, #0
    3b44:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i<(number); i++)
    3b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    3b48:	3301      	adds	r3, #1
    3b4a:	627b      	str	r3, [r7, #36]	; 0x24
    3b4c:	e7e7      	b.n	3b1e <_ZN8knx_base14memoryWriteresEv+0x56>
	}
	
	writeToMemory(address, data, number);
    3b4e:	687b      	ldr	r3, [r7, #4]
    3b50:	681b      	ldr	r3, [r3, #0]
    3b52:	332c      	adds	r3, #44	; 0x2c
    3b54:	681c      	ldr	r4, [r3, #0]
    3b56:	2321      	movs	r3, #33	; 0x21
    3b58:	18fb      	adds	r3, r7, r3
    3b5a:	781b      	ldrb	r3, [r3, #0]
    3b5c:	b29d      	uxth	r5, r3
    3b5e:	230c      	movs	r3, #12
    3b60:	18fa      	adds	r2, r7, r3
    3b62:	2322      	movs	r3, #34	; 0x22
    3b64:	18fb      	adds	r3, r7, r3
    3b66:	8819      	ldrh	r1, [r3, #0]
    3b68:	6878      	ldr	r0, [r7, #4]
    3b6a:	002b      	movs	r3, r5
    3b6c:	47a0      	blx	r4
	
	TXbuff_init(0xbc, RXsrcAdd, 0, (number+3), 576, NULL);
    3b6e:	687b      	ldr	r3, [r7, #4]
    3b70:	226e      	movs	r2, #110	; 0x6e
    3b72:	5a99      	ldrh	r1, [r3, r2]
    3b74:	2321      	movs	r3, #33	; 0x21
    3b76:	18fb      	adds	r3, r7, r3
    3b78:	781b      	ldrb	r3, [r3, #0]
    3b7a:	3303      	adds	r3, #3
    3b7c:	b2db      	uxtb	r3, r3
    3b7e:	6878      	ldr	r0, [r7, #4]
    3b80:	2200      	movs	r2, #0
    3b82:	9202      	str	r2, [sp, #8]
    3b84:	2290      	movs	r2, #144	; 0x90
    3b86:	0092      	lsls	r2, r2, #2
    3b88:	9201      	str	r2, [sp, #4]
    3b8a:	9300      	str	r3, [sp, #0]
    3b8c:	2300      	movs	r3, #0
    3b8e:	000a      	movs	r2, r1
    3b90:	21bc      	movs	r1, #188	; 0xbc
    3b92:	4c1e      	ldr	r4, [pc, #120]	; (3c0c <_ZN8knx_base14memoryWriteresEv+0x144>)
    3b94:	47a0      	blx	r4
	TXbuff[7] += number;
    3b96:	687b      	ldr	r3, [r7, #4]
    3b98:	22bd      	movs	r2, #189	; 0xbd
    3b9a:	5c9a      	ldrb	r2, [r3, r2]
    3b9c:	2321      	movs	r3, #33	; 0x21
    3b9e:	18fb      	adds	r3, r7, r3
    3ba0:	781b      	ldrb	r3, [r3, #0]
    3ba2:	18d3      	adds	r3, r2, r3
    3ba4:	b2d9      	uxtb	r1, r3
    3ba6:	687b      	ldr	r3, [r7, #4]
    3ba8:	22bd      	movs	r2, #189	; 0xbd
    3baa:	5499      	strb	r1, [r3, r2]
	TXbuff[8] = RXbuff[8]; 
    3bac:	687b      	ldr	r3, [r7, #4]
    3bae:	224b      	movs	r2, #75	; 0x4b
    3bb0:	5c99      	ldrb	r1, [r3, r2]
    3bb2:	687b      	ldr	r3, [r7, #4]
    3bb4:	22be      	movs	r2, #190	; 0xbe
    3bb6:	5499      	strb	r1, [r3, r2]
	TXbuff[9] = RXbuff[9];
    3bb8:	687b      	ldr	r3, [r7, #4]
    3bba:	224c      	movs	r2, #76	; 0x4c
    3bbc:	5c99      	ldrb	r1, [r3, r2]
    3bbe:	687b      	ldr	r3, [r7, #4]
    3bc0:	22bf      	movs	r2, #191	; 0xbf
    3bc2:	5499      	strb	r1, [r3, r2]
	
	readFromMemory(address, &TXbuff[10], number);
    3bc4:	687b      	ldr	r3, [r7, #4]
    3bc6:	681b      	ldr	r3, [r3, #0]
    3bc8:	3330      	adds	r3, #48	; 0x30
    3bca:	681c      	ldr	r4, [r3, #0]
    3bcc:	687b      	ldr	r3, [r7, #4]
    3bce:	33c0      	adds	r3, #192	; 0xc0
    3bd0:	001a      	movs	r2, r3
    3bd2:	2321      	movs	r3, #33	; 0x21
    3bd4:	18fb      	adds	r3, r7, r3
    3bd6:	781b      	ldrb	r3, [r3, #0]
    3bd8:	b29d      	uxth	r5, r3
    3bda:	2322      	movs	r3, #34	; 0x22
    3bdc:	18fb      	adds	r3, r7, r3
    3bde:	8819      	ldrh	r1, [r3, #0]
    3be0:	6878      	ldr	r0, [r7, #4]
    3be2:	002b      	movs	r3, r5
    3be4:	47a0      	blx	r4
	
	TXbuff[0]=0xb0;
    3be6:	687b      	ldr	r3, [r7, #4]
    3be8:	22b6      	movs	r2, #182	; 0xb6
    3bea:	21b0      	movs	r1, #176	; 0xb0
    3bec:	5499      	strb	r1, [r3, r2]
	startTX(TXsize, 4, 7);
    3bee:	687b      	ldr	r3, [r7, #4]
    3bf0:	22b3      	movs	r2, #179	; 0xb3
    3bf2:	5c99      	ldrb	r1, [r3, r2]
    3bf4:	6878      	ldr	r0, [r7, #4]
    3bf6:	2307      	movs	r3, #7
    3bf8:	2204      	movs	r2, #4
    3bfa:	4c05      	ldr	r4, [pc, #20]	; (3c10 <_ZN8knx_base14memoryWriteresEv+0x148>)
    3bfc:	47a0      	blx	r4

}
    3bfe:	46c0      	nop			; (mov r8, r8)
    3c00:	46bd      	mov	sp, r7
    3c02:	b00a      	add	sp, #40	; 0x28
    3c04:	bdb0      	pop	{r4, r5, r7, pc}
    3c06:	46c0      	nop			; (mov r8, r8)
    3c08:	00003f7b 	.word	0x00003f7b
    3c0c:	00003709 	.word	0x00003709
    3c10:	000035c5 	.word	0x000035c5

00003c14 <_ZN8knx_base23deviceDescriptorReadresEv>:

void knx_base::deviceDescriptorReadres() // ??
{
    3c14:	b590      	push	{r4, r7, lr}
    3c16:	b087      	sub	sp, #28
    3c18:	af04      	add	r7, sp, #16
    3c1a:	6078      	str	r0, [r7, #4]
	if (connected)
    3c1c:	687b      	ldr	r3, [r7, #4]
    3c1e:	2240      	movs	r2, #64	; 0x40
    3c20:	5c9b      	ldrb	r3, [r3, r2]
    3c22:	2b00      	cmp	r3, #0
    3c24:	d01b      	beq.n	3c5e <_ZN8knx_base23deviceDescriptorReadresEv+0x4a>
	{

		TXbuff_init(0xbc, RXsrcAdd, 0, 2, 832, mask_version); // Apci is for DeviceDescriptorResponse
    3c26:	687b      	ldr	r3, [r7, #4]
    3c28:	226e      	movs	r2, #110	; 0x6e
    3c2a:	5a9a      	ldrh	r2, [r3, r2]
    3c2c:	687b      	ldr	r3, [r7, #4]
    3c2e:	3318      	adds	r3, #24
    3c30:	6878      	ldr	r0, [r7, #4]
    3c32:	9302      	str	r3, [sp, #8]
    3c34:	23d0      	movs	r3, #208	; 0xd0
    3c36:	009b      	lsls	r3, r3, #2
    3c38:	9301      	str	r3, [sp, #4]
    3c3a:	2302      	movs	r3, #2
    3c3c:	9300      	str	r3, [sp, #0]
    3c3e:	2300      	movs	r3, #0
    3c40:	21bc      	movs	r1, #188	; 0xbc
    3c42:	4c09      	ldr	r4, [pc, #36]	; (3c68 <_ZN8knx_base23deviceDescriptorReadresEv+0x54>)
    3c44:	47a0      	blx	r4
		t_ack();
    3c46:	687b      	ldr	r3, [r7, #4]
    3c48:	0018      	movs	r0, r3
    3c4a:	4b08      	ldr	r3, [pc, #32]	; (3c6c <_ZN8knx_base23deviceDescriptorReadresEv+0x58>)
    3c4c:	4798      	blx	r3
		startTX(TXsize, 4, 7);
    3c4e:	687b      	ldr	r3, [r7, #4]
    3c50:	22b3      	movs	r2, #179	; 0xb3
    3c52:	5c99      	ldrb	r1, [r3, r2]
    3c54:	6878      	ldr	r0, [r7, #4]
    3c56:	2307      	movs	r3, #7
    3c58:	2204      	movs	r2, #4
    3c5a:	4c05      	ldr	r4, [pc, #20]	; (3c70 <_ZN8knx_base23deviceDescriptorReadresEv+0x5c>)
    3c5c:	47a0      	blx	r4
	}
	
		/*TXbuff_init//(uint8_t control_field, uint16_t target, uint8_t target_type, uint8_t data_size, uint8_t pocket_type, uint16_t apci, void *data)*/
	
}
    3c5e:	46c0      	nop			; (mov r8, r8)
    3c60:	46bd      	mov	sp, r7
    3c62:	b003      	add	sp, #12
    3c64:	bd90      	pop	{r4, r7, pc}
    3c66:	46c0      	nop			; (mov r8, r8)
    3c68:	00003709 	.word	0x00003709
    3c6c:	00003f7b 	.word	0x00003f7b
    3c70:	000035c5 	.word	0x000035c5

00003c74 <_ZN8knx_base10RestartresEv>:

void knx_base::Restartres() // Deactivates programming mode
{
    3c74:	b580      	push	{r7, lr}
    3c76:	b082      	sub	sp, #8
    3c78:	af00      	add	r7, sp, #0
    3c7a:	6078      	str	r0, [r7, #4]
	progMode=false;
    3c7c:	687b      	ldr	r3, [r7, #4]
    3c7e:	2241      	movs	r2, #65	; 0x41
    3c80:	2100      	movs	r1, #0
    3c82:	5499      	strb	r1, [r3, r2]
}
    3c84:	46c0      	nop			; (mov r8, r8)
    3c86:	46bd      	mov	sp, r7
    3c88:	b002      	add	sp, #8
    3c8a:	bd80      	pop	{r7, pc}

00003c8c <_ZN8knx_base20propertyValueReadresEv>:

void knx_base::propertyValueReadres() // Load state machine and device related info flow during download
{
    3c8c:	b590      	push	{r4, r7, lr}
    3c8e:	b087      	sub	sp, #28
    3c90:	af04      	add	r7, sp, #16
    3c92:	6078      	str	r0, [r7, #4]
	if (connected)
    3c94:	687b      	ldr	r3, [r7, #4]
    3c96:	2240      	movs	r2, #64	; 0x40
    3c98:	5c9b      	ldrb	r3, [r3, r2]
    3c9a:	2b00      	cmp	r3, #0
    3c9c:	d100      	bne.n	3ca0 <_ZN8knx_base20propertyValueReadresEv+0x14>
    3c9e:	e0a4      	b.n	3dea <_ZN8knx_base20propertyValueReadresEv+0x15e>
	{
		switch(RXbuff[9]) //Deciding for the PID (serialno, manufacturer id, HWtype, Loadcontrol)
    3ca0:	687b      	ldr	r3, [r7, #4]
    3ca2:	224c      	movs	r2, #76	; 0x4c
    3ca4:	5c9b      	ldrb	r3, [r3, r2]
    3ca6:	2b0c      	cmp	r3, #12
    3ca8:	d047      	beq.n	3d3a <_ZN8knx_base20propertyValueReadresEv+0xae>
    3caa:	dc04      	bgt.n	3cb6 <_ZN8knx_base20propertyValueReadresEv+0x2a>
    3cac:	2b05      	cmp	r3, #5
    3cae:	d008      	beq.n	3cc2 <_ZN8knx_base20propertyValueReadresEv+0x36>
    3cb0:	2b0b      	cmp	r3, #11
    3cb2:	d026      	beq.n	3d02 <_ZN8knx_base20propertyValueReadresEv+0x76>
				t_ack();
				startTX(TXsize, 4, 7);
				break;				
		
			default:
				break;	
    3cb4:	e099      	b.n	3dea <_ZN8knx_base20propertyValueReadresEv+0x15e>
		switch(RXbuff[9]) //Deciding for the PID (serialno, manufacturer id, HWtype, Loadcontrol)
    3cb6:	2b0e      	cmp	r3, #14
    3cb8:	d100      	bne.n	3cbc <_ZN8knx_base20propertyValueReadresEv+0x30>
    3cba:	e076      	b.n	3daa <_ZN8knx_base20propertyValueReadresEv+0x11e>
    3cbc:	2b4e      	cmp	r3, #78	; 0x4e
    3cbe:	d058      	beq.n	3d72 <_ZN8knx_base20propertyValueReadresEv+0xe6>
				break;	
    3cc0:	e093      	b.n	3dea <_ZN8knx_base20propertyValueReadresEv+0x15e>
				load_control();
    3cc2:	687b      	ldr	r3, [r7, #4]
    3cc4:	0018      	movs	r0, r3
    3cc6:	4b4b      	ldr	r3, [pc, #300]	; (3df4 <_ZN8knx_base20propertyValueReadresEv+0x168>)
    3cc8:	4798      	blx	r3
				TXbuff_init(0xbc, RXsrcAdd, 0, 5, 982, load_state); 
    3cca:	687b      	ldr	r3, [r7, #4]
    3ccc:	226e      	movs	r2, #110	; 0x6e
    3cce:	5a9a      	ldrh	r2, [r3, r2]
    3cd0:	687b      	ldr	r3, [r7, #4]
    3cd2:	3304      	adds	r3, #4
    3cd4:	6878      	ldr	r0, [r7, #4]
    3cd6:	9302      	str	r3, [sp, #8]
    3cd8:	4b47      	ldr	r3, [pc, #284]	; (3df8 <_ZN8knx_base20propertyValueReadresEv+0x16c>)
    3cda:	9301      	str	r3, [sp, #4]
    3cdc:	2305      	movs	r3, #5
    3cde:	9300      	str	r3, [sp, #0]
    3ce0:	2300      	movs	r3, #0
    3ce2:	21bc      	movs	r1, #188	; 0xbc
    3ce4:	4c45      	ldr	r4, [pc, #276]	; (3dfc <_ZN8knx_base20propertyValueReadresEv+0x170>)
    3ce6:	47a0      	blx	r4
				t_ack();
    3ce8:	687b      	ldr	r3, [r7, #4]
    3cea:	0018      	movs	r0, r3
    3cec:	4b44      	ldr	r3, [pc, #272]	; (3e00 <_ZN8knx_base20propertyValueReadresEv+0x174>)
    3cee:	4798      	blx	r3
				startTX(TXsize, 4, 7);
    3cf0:	687b      	ldr	r3, [r7, #4]
    3cf2:	22b3      	movs	r2, #179	; 0xb3
    3cf4:	5c99      	ldrb	r1, [r3, r2]
    3cf6:	6878      	ldr	r0, [r7, #4]
    3cf8:	2307      	movs	r3, #7
    3cfa:	2204      	movs	r2, #4
    3cfc:	4c41      	ldr	r4, [pc, #260]	; (3e04 <_ZN8knx_base20propertyValueReadresEv+0x178>)
    3cfe:	47a0      	blx	r4
				break;
    3d00:	e073      	b.n	3dea <_ZN8knx_base20propertyValueReadresEv+0x15e>
				TXbuff_init(0xbc, RXsrcAdd, 0, 10, 982, serial_no);
    3d02:	687b      	ldr	r3, [r7, #4]
    3d04:	226e      	movs	r2, #110	; 0x6e
    3d06:	5a9a      	ldrh	r2, [r3, r2]
    3d08:	687b      	ldr	r3, [r7, #4]
    3d0a:	331b      	adds	r3, #27
    3d0c:	6878      	ldr	r0, [r7, #4]
    3d0e:	9302      	str	r3, [sp, #8]
    3d10:	4b39      	ldr	r3, [pc, #228]	; (3df8 <_ZN8knx_base20propertyValueReadresEv+0x16c>)
    3d12:	9301      	str	r3, [sp, #4]
    3d14:	230a      	movs	r3, #10
    3d16:	9300      	str	r3, [sp, #0]
    3d18:	2300      	movs	r3, #0
    3d1a:	21bc      	movs	r1, #188	; 0xbc
    3d1c:	4c37      	ldr	r4, [pc, #220]	; (3dfc <_ZN8knx_base20propertyValueReadresEv+0x170>)
    3d1e:	47a0      	blx	r4
				t_ack();
    3d20:	687b      	ldr	r3, [r7, #4]
    3d22:	0018      	movs	r0, r3
    3d24:	4b36      	ldr	r3, [pc, #216]	; (3e00 <_ZN8knx_base20propertyValueReadresEv+0x174>)
    3d26:	4798      	blx	r3
				startTX(TXsize, 4, 7);			
    3d28:	687b      	ldr	r3, [r7, #4]
    3d2a:	22b3      	movs	r2, #179	; 0xb3
    3d2c:	5c99      	ldrb	r1, [r3, r2]
    3d2e:	6878      	ldr	r0, [r7, #4]
    3d30:	2307      	movs	r3, #7
    3d32:	2204      	movs	r2, #4
    3d34:	4c33      	ldr	r4, [pc, #204]	; (3e04 <_ZN8knx_base20propertyValueReadresEv+0x178>)
    3d36:	47a0      	blx	r4
				break;
    3d38:	e057      	b.n	3dea <_ZN8knx_base20propertyValueReadresEv+0x15e>
				TXbuff_init(0xbc, RXsrcAdd, 0, 6, 982, manufacturer_id); 
    3d3a:	687b      	ldr	r3, [r7, #4]
    3d3c:	226e      	movs	r2, #110	; 0x6e
    3d3e:	5a9a      	ldrh	r2, [r3, r2]
    3d40:	687b      	ldr	r3, [r7, #4]
    3d42:	3325      	adds	r3, #37	; 0x25
    3d44:	6878      	ldr	r0, [r7, #4]
    3d46:	9302      	str	r3, [sp, #8]
    3d48:	4b2b      	ldr	r3, [pc, #172]	; (3df8 <_ZN8knx_base20propertyValueReadresEv+0x16c>)
    3d4a:	9301      	str	r3, [sp, #4]
    3d4c:	2306      	movs	r3, #6
    3d4e:	9300      	str	r3, [sp, #0]
    3d50:	2300      	movs	r3, #0
    3d52:	21bc      	movs	r1, #188	; 0xbc
    3d54:	4c29      	ldr	r4, [pc, #164]	; (3dfc <_ZN8knx_base20propertyValueReadresEv+0x170>)
    3d56:	47a0      	blx	r4
				t_ack();
    3d58:	687b      	ldr	r3, [r7, #4]
    3d5a:	0018      	movs	r0, r3
    3d5c:	4b28      	ldr	r3, [pc, #160]	; (3e00 <_ZN8knx_base20propertyValueReadresEv+0x174>)
    3d5e:	4798      	blx	r3
				startTX(TXsize, 4, 7);
    3d60:	687b      	ldr	r3, [r7, #4]
    3d62:	22b3      	movs	r2, #179	; 0xb3
    3d64:	5c99      	ldrb	r1, [r3, r2]
    3d66:	6878      	ldr	r0, [r7, #4]
    3d68:	2307      	movs	r3, #7
    3d6a:	2204      	movs	r2, #4
    3d6c:	4c25      	ldr	r4, [pc, #148]	; (3e04 <_ZN8knx_base20propertyValueReadresEv+0x178>)
    3d6e:	47a0      	blx	r4
				break;
    3d70:	e03b      	b.n	3dea <_ZN8knx_base20propertyValueReadresEv+0x15e>
				TXbuff_init(0xbc, RXsrcAdd, 0, 10, 982, hardware_type); 
    3d72:	687b      	ldr	r3, [r7, #4]
    3d74:	226e      	movs	r2, #110	; 0x6e
    3d76:	5a9a      	ldrh	r2, [r3, r2]
    3d78:	687b      	ldr	r3, [r7, #4]
    3d7a:	332b      	adds	r3, #43	; 0x2b
    3d7c:	6878      	ldr	r0, [r7, #4]
    3d7e:	9302      	str	r3, [sp, #8]
    3d80:	4b1d      	ldr	r3, [pc, #116]	; (3df8 <_ZN8knx_base20propertyValueReadresEv+0x16c>)
    3d82:	9301      	str	r3, [sp, #4]
    3d84:	230a      	movs	r3, #10
    3d86:	9300      	str	r3, [sp, #0]
    3d88:	2300      	movs	r3, #0
    3d8a:	21bc      	movs	r1, #188	; 0xbc
    3d8c:	4c1b      	ldr	r4, [pc, #108]	; (3dfc <_ZN8knx_base20propertyValueReadresEv+0x170>)
    3d8e:	47a0      	blx	r4
				t_ack();
    3d90:	687b      	ldr	r3, [r7, #4]
    3d92:	0018      	movs	r0, r3
    3d94:	4b1a      	ldr	r3, [pc, #104]	; (3e00 <_ZN8knx_base20propertyValueReadresEv+0x174>)
    3d96:	4798      	blx	r3
				startTX(TXsize, 4, 7);
    3d98:	687b      	ldr	r3, [r7, #4]
    3d9a:	22b3      	movs	r2, #179	; 0xb3
    3d9c:	5c99      	ldrb	r1, [r3, r2]
    3d9e:	6878      	ldr	r0, [r7, #4]
    3da0:	2307      	movs	r3, #7
    3da2:	2204      	movs	r2, #4
    3da4:	4c17      	ldr	r4, [pc, #92]	; (3e04 <_ZN8knx_base20propertyValueReadresEv+0x178>)
    3da6:	47a0      	blx	r4
				break;
    3da8:	e01f      	b.n	3dea <_ZN8knx_base20propertyValueReadresEv+0x15e>
				device_control();
    3daa:	687b      	ldr	r3, [r7, #4]
    3dac:	0018      	movs	r0, r3
    3dae:	4b16      	ldr	r3, [pc, #88]	; (3e08 <_ZN8knx_base20propertyValueReadresEv+0x17c>)
    3db0:	4798      	blx	r3
				TXbuff_init(0xbc, RXsrcAdd, 0, 5, 982, device_state); 
    3db2:	687b      	ldr	r3, [r7, #4]
    3db4:	226e      	movs	r2, #110	; 0x6e
    3db6:	5a9a      	ldrh	r2, [r3, r2]
    3db8:	687b      	ldr	r3, [r7, #4]
    3dba:	3309      	adds	r3, #9
    3dbc:	6878      	ldr	r0, [r7, #4]
    3dbe:	9302      	str	r3, [sp, #8]
    3dc0:	4b0d      	ldr	r3, [pc, #52]	; (3df8 <_ZN8knx_base20propertyValueReadresEv+0x16c>)
    3dc2:	9301      	str	r3, [sp, #4]
    3dc4:	2305      	movs	r3, #5
    3dc6:	9300      	str	r3, [sp, #0]
    3dc8:	2300      	movs	r3, #0
    3dca:	21bc      	movs	r1, #188	; 0xbc
    3dcc:	4c0b      	ldr	r4, [pc, #44]	; (3dfc <_ZN8knx_base20propertyValueReadresEv+0x170>)
    3dce:	47a0      	blx	r4
				t_ack();
    3dd0:	687b      	ldr	r3, [r7, #4]
    3dd2:	0018      	movs	r0, r3
    3dd4:	4b0a      	ldr	r3, [pc, #40]	; (3e00 <_ZN8knx_base20propertyValueReadresEv+0x174>)
    3dd6:	4798      	blx	r3
				startTX(TXsize, 4, 7);
    3dd8:	687b      	ldr	r3, [r7, #4]
    3dda:	22b3      	movs	r2, #179	; 0xb3
    3ddc:	5c99      	ldrb	r1, [r3, r2]
    3dde:	6878      	ldr	r0, [r7, #4]
    3de0:	2307      	movs	r3, #7
    3de2:	2204      	movs	r2, #4
    3de4:	4c07      	ldr	r4, [pc, #28]	; (3e04 <_ZN8knx_base20propertyValueReadresEv+0x178>)
    3de6:	47a0      	blx	r4
				break;				
    3de8:	46c0      	nop			; (mov r8, r8)
		}	
	}
}
    3dea:	46c0      	nop			; (mov r8, r8)
    3dec:	46bd      	mov	sp, r7
    3dee:	b003      	add	sp, #12
    3df0:	bd90      	pop	{r4, r7, pc}
    3df2:	46c0      	nop			; (mov r8, r8)
    3df4:	00004027 	.word	0x00004027
    3df8:	000003d6 	.word	0x000003d6
    3dfc:	00003709 	.word	0x00003709
    3e00:	00003f7b 	.word	0x00003f7b
    3e04:	000035c5 	.word	0x000035c5
    3e08:	0000408f 	.word	0x0000408f

00003e0c <_ZN8knx_base21propertyValueWriteresEv>:
	
void knx_base::propertyValueWriteres() // ??
{
    3e0c:	b590      	push	{r4, r7, lr}
    3e0e:	b087      	sub	sp, #28
    3e10:	af04      	add	r7, sp, #16
    3e12:	6078      	str	r0, [r7, #4]
	if (connected)
    3e14:	687b      	ldr	r3, [r7, #4]
    3e16:	2240      	movs	r2, #64	; 0x40
    3e18:	5c9b      	ldrb	r3, [r3, r2]
    3e1a:	2b00      	cmp	r3, #0
    3e1c:	d04c      	beq.n	3eb8 <_ZN8knx_base21propertyValueWriteresEv+0xac>
	{
		switch(RXbuff[9]) //Deciding for the PID (serialno, manufacturer id, HWtype, Loadcontrol)
    3e1e:	687b      	ldr	r3, [r7, #4]
    3e20:	224c      	movs	r2, #76	; 0x4c
    3e22:	5c9b      	ldrb	r3, [r3, r2]
    3e24:	2b05      	cmp	r3, #5
    3e26:	d002      	beq.n	3e2e <_ZN8knx_base21propertyValueWriteresEv+0x22>
    3e28:	2b0e      	cmp	r3, #14
    3e2a:	d020      	beq.n	3e6e <_ZN8knx_base21propertyValueWriteresEv+0x62>
				TXbuff_init(0xbc, RXsrcAdd, 0, 5, 982, device_state); 
				t_ack();
				startTX(TXsize, 4, 7);
				break;
			default:
				break;	
    3e2c:	e044      	b.n	3eb8 <_ZN8knx_base21propertyValueWriteresEv+0xac>
				load_control();
    3e2e:	687b      	ldr	r3, [r7, #4]
    3e30:	0018      	movs	r0, r3
    3e32:	4b23      	ldr	r3, [pc, #140]	; (3ec0 <_ZN8knx_base21propertyValueWriteresEv+0xb4>)
    3e34:	4798      	blx	r3
				TXbuff_init(0xbc, RXsrcAdd, 0, 5, 982, load_state); 
    3e36:	687b      	ldr	r3, [r7, #4]
    3e38:	226e      	movs	r2, #110	; 0x6e
    3e3a:	5a9a      	ldrh	r2, [r3, r2]
    3e3c:	687b      	ldr	r3, [r7, #4]
    3e3e:	3304      	adds	r3, #4
    3e40:	6878      	ldr	r0, [r7, #4]
    3e42:	9302      	str	r3, [sp, #8]
    3e44:	4b1f      	ldr	r3, [pc, #124]	; (3ec4 <_ZN8knx_base21propertyValueWriteresEv+0xb8>)
    3e46:	9301      	str	r3, [sp, #4]
    3e48:	2305      	movs	r3, #5
    3e4a:	9300      	str	r3, [sp, #0]
    3e4c:	2300      	movs	r3, #0
    3e4e:	21bc      	movs	r1, #188	; 0xbc
    3e50:	4c1d      	ldr	r4, [pc, #116]	; (3ec8 <_ZN8knx_base21propertyValueWriteresEv+0xbc>)
    3e52:	47a0      	blx	r4
				t_ack();
    3e54:	687b      	ldr	r3, [r7, #4]
    3e56:	0018      	movs	r0, r3
    3e58:	4b1c      	ldr	r3, [pc, #112]	; (3ecc <_ZN8knx_base21propertyValueWriteresEv+0xc0>)
    3e5a:	4798      	blx	r3
				startTX(TXsize, 4, 7);
    3e5c:	687b      	ldr	r3, [r7, #4]
    3e5e:	22b3      	movs	r2, #179	; 0xb3
    3e60:	5c99      	ldrb	r1, [r3, r2]
    3e62:	6878      	ldr	r0, [r7, #4]
    3e64:	2307      	movs	r3, #7
    3e66:	2204      	movs	r2, #4
    3e68:	4c19      	ldr	r4, [pc, #100]	; (3ed0 <_ZN8knx_base21propertyValueWriteresEv+0xc4>)
    3e6a:	47a0      	blx	r4
				break;			
    3e6c:	e024      	b.n	3eb8 <_ZN8knx_base21propertyValueWriteresEv+0xac>
				device_control();
    3e6e:	687b      	ldr	r3, [r7, #4]
    3e70:	0018      	movs	r0, r3
    3e72:	4b18      	ldr	r3, [pc, #96]	; (3ed4 <_ZN8knx_base21propertyValueWriteresEv+0xc8>)
    3e74:	4798      	blx	r3
				device_state[4] = RXbuff[12];
    3e76:	687b      	ldr	r3, [r7, #4]
    3e78:	224f      	movs	r2, #79	; 0x4f
    3e7a:	5c9a      	ldrb	r2, [r3, r2]
    3e7c:	687b      	ldr	r3, [r7, #4]
    3e7e:	735a      	strb	r2, [r3, #13]
				TXbuff_init(0xbc, RXsrcAdd, 0, 5, 982, device_state); 
    3e80:	687b      	ldr	r3, [r7, #4]
    3e82:	226e      	movs	r2, #110	; 0x6e
    3e84:	5a9a      	ldrh	r2, [r3, r2]
    3e86:	687b      	ldr	r3, [r7, #4]
    3e88:	3309      	adds	r3, #9
    3e8a:	6878      	ldr	r0, [r7, #4]
    3e8c:	9302      	str	r3, [sp, #8]
    3e8e:	4b0d      	ldr	r3, [pc, #52]	; (3ec4 <_ZN8knx_base21propertyValueWriteresEv+0xb8>)
    3e90:	9301      	str	r3, [sp, #4]
    3e92:	2305      	movs	r3, #5
    3e94:	9300      	str	r3, [sp, #0]
    3e96:	2300      	movs	r3, #0
    3e98:	21bc      	movs	r1, #188	; 0xbc
    3e9a:	4c0b      	ldr	r4, [pc, #44]	; (3ec8 <_ZN8knx_base21propertyValueWriteresEv+0xbc>)
    3e9c:	47a0      	blx	r4
				t_ack();
    3e9e:	687b      	ldr	r3, [r7, #4]
    3ea0:	0018      	movs	r0, r3
    3ea2:	4b0a      	ldr	r3, [pc, #40]	; (3ecc <_ZN8knx_base21propertyValueWriteresEv+0xc0>)
    3ea4:	4798      	blx	r3
				startTX(TXsize, 4, 7);
    3ea6:	687b      	ldr	r3, [r7, #4]
    3ea8:	22b3      	movs	r2, #179	; 0xb3
    3eaa:	5c99      	ldrb	r1, [r3, r2]
    3eac:	6878      	ldr	r0, [r7, #4]
    3eae:	2307      	movs	r3, #7
    3eb0:	2204      	movs	r2, #4
    3eb2:	4c07      	ldr	r4, [pc, #28]	; (3ed0 <_ZN8knx_base21propertyValueWriteresEv+0xc4>)
    3eb4:	47a0      	blx	r4
				break;
    3eb6:	46c0      	nop			; (mov r8, r8)
		}	
	}
	
}
    3eb8:	46c0      	nop			; (mov r8, r8)
    3eba:	46bd      	mov	sp, r7
    3ebc:	b003      	add	sp, #12
    3ebe:	bd90      	pop	{r4, r7, pc}
    3ec0:	00004027 	.word	0x00004027
    3ec4:	000003d6 	.word	0x000003d6
    3ec8:	00003709 	.word	0x00003709
    3ecc:	00003f7b 	.word	0x00003f7b
    3ed0:	000035c5 	.word	0x000035c5
    3ed4:	0000408f 	.word	0x0000408f

00003ed8 <_ZN8knx_base19authorizeRequestresEv>:

void knx_base::authorizeRequestres() // ??
{
    3ed8:	b590      	push	{r4, r7, lr}
    3eda:	b089      	sub	sp, #36	; 0x24
    3edc:	af04      	add	r7, sp, #16
    3ede:	6078      	str	r0, [r7, #4]
	if (connected)
    3ee0:	687b      	ldr	r3, [r7, #4]
    3ee2:	2240      	movs	r2, #64	; 0x40
    3ee4:	5c9b      	ldrb	r3, [r3, r2]
    3ee6:	2b00      	cmp	r3, #0
    3ee8:	d01e      	beq.n	3f28 <_ZN8knx_base19authorizeRequestresEv+0x50>
	{
		t_ack();
    3eea:	687b      	ldr	r3, [r7, #4]
    3eec:	0018      	movs	r0, r3
    3eee:	4b10      	ldr	r3, [pc, #64]	; (3f30 <_ZN8knx_base19authorizeRequestresEv+0x58>)
    3ef0:	4798      	blx	r3
		uint8_t data_ser[1] = {0x00};
    3ef2:	230c      	movs	r3, #12
    3ef4:	18fb      	adds	r3, r7, r3
    3ef6:	2200      	movs	r2, #0
    3ef8:	701a      	strb	r2, [r3, #0]
		TXbuff_init(0xbc, RXsrcAdd, 0, 1, 978, data_ser);
    3efa:	687b      	ldr	r3, [r7, #4]
    3efc:	226e      	movs	r2, #110	; 0x6e
    3efe:	5a9a      	ldrh	r2, [r3, r2]
    3f00:	6878      	ldr	r0, [r7, #4]
    3f02:	230c      	movs	r3, #12
    3f04:	18fb      	adds	r3, r7, r3
    3f06:	9302      	str	r3, [sp, #8]
    3f08:	4b0a      	ldr	r3, [pc, #40]	; (3f34 <_ZN8knx_base19authorizeRequestresEv+0x5c>)
    3f0a:	9301      	str	r3, [sp, #4]
    3f0c:	2301      	movs	r3, #1
    3f0e:	9300      	str	r3, [sp, #0]
    3f10:	2300      	movs	r3, #0
    3f12:	21bc      	movs	r1, #188	; 0xbc
    3f14:	4c08      	ldr	r4, [pc, #32]	; (3f38 <_ZN8knx_base19authorizeRequestresEv+0x60>)
    3f16:	47a0      	blx	r4
		startTX(TXsize, 4, 7);
    3f18:	687b      	ldr	r3, [r7, #4]
    3f1a:	22b3      	movs	r2, #179	; 0xb3
    3f1c:	5c99      	ldrb	r1, [r3, r2]
    3f1e:	6878      	ldr	r0, [r7, #4]
    3f20:	2307      	movs	r3, #7
    3f22:	2204      	movs	r2, #4
    3f24:	4c05      	ldr	r4, [pc, #20]	; (3f3c <_ZN8knx_base19authorizeRequestresEv+0x64>)
    3f26:	47a0      	blx	r4
	}
}
    3f28:	46c0      	nop			; (mov r8, r8)
    3f2a:	46bd      	mov	sp, r7
    3f2c:	b005      	add	sp, #20
    3f2e:	bd90      	pop	{r4, r7, pc}
    3f30:	00003f7b 	.word	0x00003f7b
    3f34:	000003d2 	.word	0x000003d2
    3f38:	00003709 	.word	0x00003709
    3f3c:	000035c5 	.word	0x000035c5

00003f40 <_ZN8knx_base18groupValueWriteresEv>:

void knx_base::groupValueWriteres() // 
{
    3f40:	b590      	push	{r4, r7, lr}
    3f42:	b083      	sub	sp, #12
    3f44:	af00      	add	r7, sp, #0
    3f46:	6078      	str	r0, [r7, #4]
	writeObjects(RXtargetAdd, RXdata,NULL);
    3f48:	687b      	ldr	r3, [r7, #4]
    3f4a:	681b      	ldr	r3, [r3, #0]
    3f4c:	3308      	adds	r3, #8
    3f4e:	681c      	ldr	r4, [r3, #0]
    3f50:	687b      	ldr	r3, [r7, #4]
    3f52:	2270      	movs	r2, #112	; 0x70
    3f54:	5a99      	ldrh	r1, [r3, r2]
    3f56:	687b      	ldr	r3, [r7, #4]
    3f58:	3379      	adds	r3, #121	; 0x79
    3f5a:	001a      	movs	r2, r3
    3f5c:	6878      	ldr	r0, [r7, #4]
    3f5e:	2300      	movs	r3, #0
    3f60:	47a0      	blx	r4
}
    3f62:	46c0      	nop			; (mov r8, r8)
    3f64:	46bd      	mov	sp, r7
    3f66:	b003      	add	sp, #12
    3f68:	bd90      	pop	{r4, r7, pc}

00003f6a <_ZN8knx_base12UnDocumentedEv>:

void knx_base::UnDocumented() // ??
{
    3f6a:	b580      	push	{r7, lr}
    3f6c:	b082      	sub	sp, #8
    3f6e:	af00      	add	r7, sp, #0
    3f70:	6078      	str	r0, [r7, #4]

}
    3f72:	46c0      	nop			; (mov r8, r8)
    3f74:	46bd      	mov	sp, r7
    3f76:	b002      	add	sp, #8
    3f78:	bd80      	pop	{r7, pc}

00003f7a <_ZN8knx_base5t_ackEv>:

//------------END apci service------------//

//-----------Transport Layer Services----------//
void knx_base::t_ack()
{
    3f7a:	b580      	push	{r7, lr}
    3f7c:	b082      	sub	sp, #8
    3f7e:	af00      	add	r7, sp, #0
    3f80:	6078      	str	r0, [r7, #4]
	ack_buff[0]= 0xbc;
    3f82:	687a      	ldr	r2, [r7, #4]
    3f84:	2396      	movs	r3, #150	; 0x96
    3f86:	005b      	lsls	r3, r3, #1
    3f88:	21bc      	movs	r1, #188	; 0xbc
    3f8a:	54d1      	strb	r1, [r2, r3]
	ack_buff[1]= RXbuff[3];
    3f8c:	687b      	ldr	r3, [r7, #4]
    3f8e:	2246      	movs	r2, #70	; 0x46
    3f90:	5c99      	ldrb	r1, [r3, r2]
    3f92:	687a      	ldr	r2, [r7, #4]
    3f94:	232e      	movs	r3, #46	; 0x2e
    3f96:	33ff      	adds	r3, #255	; 0xff
    3f98:	54d1      	strb	r1, [r2, r3]
	ack_buff[2]= RXbuff[4];
    3f9a:	687b      	ldr	r3, [r7, #4]
    3f9c:	2247      	movs	r2, #71	; 0x47
    3f9e:	5c99      	ldrb	r1, [r3, r2]
    3fa0:	687a      	ldr	r2, [r7, #4]
    3fa2:	2397      	movs	r3, #151	; 0x97
    3fa4:	005b      	lsls	r3, r3, #1
    3fa6:	54d1      	strb	r1, [r2, r3]
	ack_buff[3]= RXbuff[1];
    3fa8:	687b      	ldr	r3, [r7, #4]
    3faa:	2244      	movs	r2, #68	; 0x44
    3fac:	5c99      	ldrb	r1, [r3, r2]
    3fae:	687a      	ldr	r2, [r7, #4]
    3fb0:	2330      	movs	r3, #48	; 0x30
    3fb2:	33ff      	adds	r3, #255	; 0xff
    3fb4:	54d1      	strb	r1, [r2, r3]
	ack_buff[4]= RXbuff[2];
    3fb6:	687b      	ldr	r3, [r7, #4]
    3fb8:	2245      	movs	r2, #69	; 0x45
    3fba:	5c99      	ldrb	r1, [r3, r2]
    3fbc:	687a      	ldr	r2, [r7, #4]
    3fbe:	2398      	movs	r3, #152	; 0x98
    3fc0:	005b      	lsls	r3, r3, #1
    3fc2:	54d1      	strb	r1, [r2, r3]
	ack_buff[5]=0x60;	
    3fc4:	687a      	ldr	r2, [r7, #4]
    3fc6:	2332      	movs	r3, #50	; 0x32
    3fc8:	33ff      	adds	r3, #255	; 0xff
    3fca:	2160      	movs	r1, #96	; 0x60
    3fcc:	54d1      	strb	r1, [r2, r3]
	ack_buff[6] = 1<<7;
    3fce:	687a      	ldr	r2, [r7, #4]
    3fd0:	2399      	movs	r3, #153	; 0x99
    3fd2:	005b      	lsls	r3, r3, #1
    3fd4:	2180      	movs	r1, #128	; 0x80
    3fd6:	54d1      	strb	r1, [r2, r3]
	ack_buff[6] += 1<<6;
    3fd8:	687a      	ldr	r2, [r7, #4]
    3fda:	2399      	movs	r3, #153	; 0x99
    3fdc:	005b      	lsls	r3, r3, #1
    3fde:	5cd3      	ldrb	r3, [r2, r3]
    3fe0:	3340      	adds	r3, #64	; 0x40
    3fe2:	b2d9      	uxtb	r1, r3
    3fe4:	687a      	ldr	r2, [r7, #4]
    3fe6:	2399      	movs	r3, #153	; 0x99
    3fe8:	005b      	lsls	r3, r3, #1
    3fea:	54d1      	strb	r1, [r2, r3]
	ack_buff[6] += RXsequence<<2;
    3fec:	687a      	ldr	r2, [r7, #4]
    3fee:	2399      	movs	r3, #153	; 0x99
    3ff0:	005b      	lsls	r3, r3, #1
    3ff2:	5cd2      	ldrb	r2, [r2, r3]
    3ff4:	687b      	ldr	r3, [r7, #4]
    3ff6:	2178      	movs	r1, #120	; 0x78
    3ff8:	5c5b      	ldrb	r3, [r3, r1]
    3ffa:	009b      	lsls	r3, r3, #2
    3ffc:	b2db      	uxtb	r3, r3
    3ffe:	18d3      	adds	r3, r2, r3
    4000:	b2d9      	uxtb	r1, r3
    4002:	687a      	ldr	r2, [r7, #4]
    4004:	2399      	movs	r3, #153	; 0x99
    4006:	005b      	lsls	r3, r3, #1
    4008:	54d1      	strb	r1, [r2, r3]
	ack_buff[6] += 2;
    400a:	687a      	ldr	r2, [r7, #4]
    400c:	2399      	movs	r3, #153	; 0x99
    400e:	005b      	lsls	r3, r3, #1
    4010:	5cd3      	ldrb	r3, [r2, r3]
    4012:	3302      	adds	r3, #2
    4014:	b2d9      	uxtb	r1, r3
    4016:	687a      	ldr	r2, [r7, #4]
    4018:	2399      	movs	r3, #153	; 0x99
    401a:	005b      	lsls	r3, r3, #1
    401c:	54d1      	strb	r1, [r2, r3]
}
    401e:	46c0      	nop			; (mov r8, r8)
    4020:	46bd      	mov	sp, r7
    4022:	b002      	add	sp, #8
    4024:	bd80      	pop	{r7, pc}

00004026 <_ZN8knx_base12load_controlEv>:

void knx_base::load_control()
{
    4026:	b580      	push	{r7, lr}
    4028:	b082      	sub	sp, #8
    402a:	af00      	add	r7, sp, #0
    402c:	6078      	str	r0, [r7, #4]
		load_state[0] = RXbuff[8];
    402e:	687b      	ldr	r3, [r7, #4]
    4030:	224b      	movs	r2, #75	; 0x4b
    4032:	5c9a      	ldrb	r2, [r3, r2]
    4034:	687b      	ldr	r3, [r7, #4]
    4036:	711a      	strb	r2, [r3, #4]
		load_state[1] = 5;
    4038:	687b      	ldr	r3, [r7, #4]
    403a:	2205      	movs	r2, #5
    403c:	715a      	strb	r2, [r3, #5]
		load_state[2] = 0x10;
    403e:	687b      	ldr	r3, [r7, #4]
    4040:	2210      	movs	r2, #16
    4042:	719a      	strb	r2, [r3, #6]
		load_state[3] = 0x01;	
    4044:	687b      	ldr	r3, [r7, #4]
    4046:	2201      	movs	r2, #1
    4048:	71da      	strb	r2, [r3, #7]
		switch(RXbuff[12])
    404a:	687b      	ldr	r3, [r7, #4]
    404c:	224f      	movs	r2, #79	; 0x4f
    404e:	5c9b      	ldrb	r3, [r3, r2]
    4050:	2b02      	cmp	r3, #2
    4052:	d014      	beq.n	407e <_ZN8knx_base12load_controlEv+0x58>
    4054:	dc02      	bgt.n	405c <_ZN8knx_base12load_controlEv+0x36>
    4056:	2b01      	cmp	r3, #1
    4058:	d009      	beq.n	406e <_ZN8knx_base12load_controlEv+0x48>
			case 2: // Load Complete
				load_state[4] = 0x01;
			break;						
		}
	
}
    405a:	e014      	b.n	4086 <_ZN8knx_base12load_controlEv+0x60>
		switch(RXbuff[12])
    405c:	2b03      	cmp	r3, #3
    405e:	d00a      	beq.n	4076 <_ZN8knx_base12load_controlEv+0x50>
    4060:	2b04      	cmp	r3, #4
    4062:	d000      	beq.n	4066 <_ZN8knx_base12load_controlEv+0x40>
}
    4064:	e00f      	b.n	4086 <_ZN8knx_base12load_controlEv+0x60>
				load_state[4] = 0x00;
    4066:	687b      	ldr	r3, [r7, #4]
    4068:	2200      	movs	r2, #0
    406a:	721a      	strb	r2, [r3, #8]
				break;
    406c:	e00b      	b.n	4086 <_ZN8knx_base12load_controlEv+0x60>
				load_state[4] = 0x02;
    406e:	687b      	ldr	r3, [r7, #4]
    4070:	2202      	movs	r2, #2
    4072:	721a      	strb	r2, [r3, #8]
				break;
    4074:	e007      	b.n	4086 <_ZN8knx_base12load_controlEv+0x60>
				load_state[4] = 0x02;
    4076:	687b      	ldr	r3, [r7, #4]
    4078:	2202      	movs	r2, #2
    407a:	721a      	strb	r2, [r3, #8]
			break;
    407c:	e003      	b.n	4086 <_ZN8knx_base12load_controlEv+0x60>
				load_state[4] = 0x01;
    407e:	687b      	ldr	r3, [r7, #4]
    4080:	2201      	movs	r2, #1
    4082:	721a      	strb	r2, [r3, #8]
			break;						
    4084:	46c0      	nop			; (mov r8, r8)
}
    4086:	46c0      	nop			; (mov r8, r8)
    4088:	46bd      	mov	sp, r7
    408a:	b002      	add	sp, #8
    408c:	bd80      	pop	{r7, pc}

0000408e <_ZN8knx_base14device_controlEv>:


void knx_base::device_control()
{
    408e:	b580      	push	{r7, lr}
    4090:	b082      	sub	sp, #8
    4092:	af00      	add	r7, sp, #0
    4094:	6078      	str	r0, [r7, #4]
		device_state[0] = RXbuff[8];
    4096:	687b      	ldr	r3, [r7, #4]
    4098:	224b      	movs	r2, #75	; 0x4b
    409a:	5c9a      	ldrb	r2, [r3, r2]
    409c:	687b      	ldr	r3, [r7, #4]
    409e:	725a      	strb	r2, [r3, #9]
		device_state[1] = 14;
    40a0:	687b      	ldr	r3, [r7, #4]
    40a2:	220e      	movs	r2, #14
    40a4:	729a      	strb	r2, [r3, #10]
		device_state[2] = 0x10;
    40a6:	687b      	ldr	r3, [r7, #4]
    40a8:	2210      	movs	r2, #16
    40aa:	72da      	strb	r2, [r3, #11]
		device_state[3] = 0x01;		
    40ac:	687b      	ldr	r3, [r7, #4]
    40ae:	2201      	movs	r2, #1
    40b0:	731a      	strb	r2, [r3, #12]
}
    40b2:	46c0      	nop			; (mov r8, r8)
    40b4:	46bd      	mov	sp, r7
    40b6:	b002      	add	sp, #8
    40b8:	bd80      	pop	{r7, pc}

000040ba <_ZN8knx_base9setTXbusyEh>:

void knx_base::setTXbusy(uint8_t value)
{
    40ba:	b580      	push	{r7, lr}
    40bc:	b082      	sub	sp, #8
    40be:	af00      	add	r7, sp, #0
    40c0:	6078      	str	r0, [r7, #4]
    40c2:	000a      	movs	r2, r1
    40c4:	1cfb      	adds	r3, r7, #3
    40c6:	701a      	strb	r2, [r3, #0]
	TXended_status = value;
    40c8:	687a      	ldr	r2, [r7, #4]
    40ca:	1cf9      	adds	r1, r7, #3
    40cc:	2326      	movs	r3, #38	; 0x26
    40ce:	33ff      	adds	r3, #255	; 0xff
    40d0:	7809      	ldrb	r1, [r1, #0]
    40d2:	54d1      	strb	r1, [r2, r3]
}
    40d4:	46c0      	nop			; (mov r8, r8)
    40d6:	46bd      	mov	sp, r7
    40d8:	b002      	add	sp, #8
    40da:	bd80      	pop	{r7, pc}

000040dc <_ZN8knx_base9getTXbusyEv>:

uint8_t knx_base::getTXbusy()
{
    40dc:	b580      	push	{r7, lr}
    40de:	b082      	sub	sp, #8
    40e0:	af00      	add	r7, sp, #0
    40e2:	6078      	str	r0, [r7, #4]
	return TXended_status;
    40e4:	687a      	ldr	r2, [r7, #4]
    40e6:	2326      	movs	r3, #38	; 0x26
    40e8:	33ff      	adds	r3, #255	; 0xff
    40ea:	5cd3      	ldrb	r3, [r2, r3]
}
    40ec:	0018      	movs	r0, r3
    40ee:	46bd      	mov	sp, r7
    40f0:	b002      	add	sp, #8
    40f2:	bd80      	pop	{r7, pc}

000040f4 <_ZN8knx_base13setIndAddressEt>:
}

//----------- END Transport Layer Services----------//

void knx_base::setIndAddress(uint16_t addr)
{
    40f4:	b580      	push	{r7, lr}
    40f6:	b082      	sub	sp, #8
    40f8:	af00      	add	r7, sp, #0
    40fa:	6078      	str	r0, [r7, #4]
    40fc:	000a      	movs	r2, r1
    40fe:	1cbb      	adds	r3, r7, #2
    4100:	801a      	strh	r2, [r3, #0]
	
}
    4102:	46c0      	nop			; (mov r8, r8)
    4104:	46bd      	mov	sp, r7
    4106:	b002      	add	sp, #8
    4108:	bd80      	pop	{r7, pc}

0000410a <_ZN8knx_base13getIndAddressEv>:
	
uint16_t knx_base::getIndAddress(){
    410a:	b580      	push	{r7, lr}
    410c:	b082      	sub	sp, #8
    410e:	af00      	add	r7, sp, #0
    4110:	6078      	str	r0, [r7, #4]
	return 0;
    4112:	2300      	movs	r3, #0
}
    4114:	0018      	movs	r0, r3
    4116:	46bd      	mov	sp, r7
    4118:	b002      	add	sp, #8
    411a:	bd80      	pop	{r7, pc}

0000411c <_ZN6indAddC1Ev>:
	

indAdd::indAdd(){
    411c:	b580      	push	{r7, lr}
    411e:	b082      	sub	sp, #8
    4120:	af00      	add	r7, sp, #0
    4122:	6078      	str	r0, [r7, #4]

}
    4124:	687b      	ldr	r3, [r7, #4]
    4126:	0018      	movs	r0, r3
    4128:	46bd      	mov	sp, r7
    412a:	b002      	add	sp, #8
    412c:	bd80      	pop	{r7, pc}

0000412e <_ZN8knx_base13writeToMemoryEtPvt>:
uint8_t indAdd::no(){
	return(Value&0x00FF);
}

void knx_base::writeToMemory(uint16_t startAdd, void *buffer, uint16_t size)
{
    412e:	b580      	push	{r7, lr}
    4130:	b084      	sub	sp, #16
    4132:	af00      	add	r7, sp, #0
    4134:	60f8      	str	r0, [r7, #12]
    4136:	0008      	movs	r0, r1
    4138:	607a      	str	r2, [r7, #4]
    413a:	0019      	movs	r1, r3
    413c:	230a      	movs	r3, #10
    413e:	18fb      	adds	r3, r7, r3
    4140:	1c02      	adds	r2, r0, #0
    4142:	801a      	strh	r2, [r3, #0]
    4144:	2308      	movs	r3, #8
    4146:	18fb      	adds	r3, r7, r3
    4148:	1c0a      	adds	r2, r1, #0
    414a:	801a      	strh	r2, [r3, #0]
	
}
    414c:	46c0      	nop			; (mov r8, r8)
    414e:	46bd      	mov	sp, r7
    4150:	b004      	add	sp, #16
    4152:	bd80      	pop	{r7, pc}

00004154 <_ZN8knx_base14readFromMemoryEtPvt>:
void knx_base::readFromMemory(uint16_t startAdd, void *buffer, uint16_t size)
{
    4154:	b580      	push	{r7, lr}
    4156:	b084      	sub	sp, #16
    4158:	af00      	add	r7, sp, #0
    415a:	60f8      	str	r0, [r7, #12]
    415c:	0008      	movs	r0, r1
    415e:	607a      	str	r2, [r7, #4]
    4160:	0019      	movs	r1, r3
    4162:	230a      	movs	r3, #10
    4164:	18fb      	adds	r3, r7, r3
    4166:	1c02      	adds	r2, r0, #0
    4168:	801a      	strh	r2, [r3, #0]
    416a:	2308      	movs	r3, #8
    416c:	18fb      	adds	r3, r7, r3
    416e:	1c0a      	adds	r2, r1, #0
    4170:	801a      	strh	r2, [r3, #0]
	
}
    4172:	46c0      	nop			; (mov r8, r8)
    4174:	46bd      	mov	sp, r7
    4176:	b004      	add	sp, #16
    4178:	bd80      	pop	{r7, pc}

0000417a <_ZN8knx_base18GroupAddIsExistentEt>:
int knx_base::GroupAddIsExistent(uint16_t group_add){
    417a:	b580      	push	{r7, lr}
    417c:	b082      	sub	sp, #8
    417e:	af00      	add	r7, sp, #0
    4180:	6078      	str	r0, [r7, #4]
    4182:	000a      	movs	r2, r1
    4184:	1cbb      	adds	r3, r7, #2
    4186:	801a      	strh	r2, [r3, #0]
	return false;
    4188:	2300      	movs	r3, #0
	
}
    418a:	0018      	movs	r0, r3
    418c:	46bd      	mov	sp, r7
    418e:	b002      	add	sp, #8
    4190:	bd80      	pop	{r7, pc}

00004192 <_ZN8knx_base12writeObjectsEtPhP14knx_ObjectBase>:

void knx_base::writeObjects(uint16_t group_address, uint8_t* value,knx_ObjectBase* source)
{
    4192:	b580      	push	{r7, lr}
    4194:	b084      	sub	sp, #16
    4196:	af00      	add	r7, sp, #0
    4198:	60f8      	str	r0, [r7, #12]
    419a:	607a      	str	r2, [r7, #4]
    419c:	603b      	str	r3, [r7, #0]
    419e:	230a      	movs	r3, #10
    41a0:	18fb      	adds	r3, r7, r3
    41a2:	1c0a      	adds	r2, r1, #0
    41a4:	801a      	strh	r2, [r3, #0]
	
	
}
    41a6:	46c0      	nop			; (mov r8, r8)
    41a8:	46bd      	mov	sp, r7
    41aa:	b004      	add	sp, #16
    41ac:	bd80      	pop	{r7, pc}

000041ae <_ZN8knx_base9getObjectEi>:

knx_ObjectBase* knx_base::getObject(int index){
    41ae:	b580      	push	{r7, lr}
    41b0:	b082      	sub	sp, #8
    41b2:	af00      	add	r7, sp, #0
    41b4:	6078      	str	r0, [r7, #4]
    41b6:	6039      	str	r1, [r7, #0]
	return NULL;
    41b8:	2300      	movs	r3, #0
}
    41ba:	0018      	movs	r0, r3
    41bc:	46bd      	mov	sp, r7
    41be:	b002      	add	sp, #8
    41c0:	bd80      	pop	{r7, pc}

000041c2 <_ZN8knx_base25getFirstGroupAddressofObjEh>:


uint16_t knx_base::getFirstGroupAddressofObj(uint8_t object_index)
{
    41c2:	b580      	push	{r7, lr}
    41c4:	b082      	sub	sp, #8
    41c6:	af00      	add	r7, sp, #0
    41c8:	6078      	str	r0, [r7, #4]
    41ca:	000a      	movs	r2, r1
    41cc:	1cfb      	adds	r3, r7, #3
    41ce:	701a      	strb	r2, [r3, #0]
	return 0;
    41d0:	2300      	movs	r3, #0
	
}
    41d2:	0018      	movs	r0, r3
    41d4:	46bd      	mov	sp, r7
    41d6:	b002      	add	sp, #8
    41d8:	bd80      	pop	{r7, pc}
	...

000041dc <__libc_init_array>:
    41dc:	b570      	push	{r4, r5, r6, lr}
    41de:	4e0d      	ldr	r6, [pc, #52]	; (4214 <__libc_init_array+0x38>)
    41e0:	4d0d      	ldr	r5, [pc, #52]	; (4218 <__libc_init_array+0x3c>)
    41e2:	2400      	movs	r4, #0
    41e4:	1bad      	subs	r5, r5, r6
    41e6:	10ad      	asrs	r5, r5, #2
    41e8:	d005      	beq.n	41f6 <__libc_init_array+0x1a>
    41ea:	00a3      	lsls	r3, r4, #2
    41ec:	58f3      	ldr	r3, [r6, r3]
    41ee:	3401      	adds	r4, #1
    41f0:	4798      	blx	r3
    41f2:	42a5      	cmp	r5, r4
    41f4:	d1f9      	bne.n	41ea <__libc_init_array+0xe>
    41f6:	f000 f9b1 	bl	455c <_init>
    41fa:	4e08      	ldr	r6, [pc, #32]	; (421c <__libc_init_array+0x40>)
    41fc:	4d08      	ldr	r5, [pc, #32]	; (4220 <__libc_init_array+0x44>)
    41fe:	2400      	movs	r4, #0
    4200:	1bad      	subs	r5, r5, r6
    4202:	10ad      	asrs	r5, r5, #2
    4204:	d005      	beq.n	4212 <__libc_init_array+0x36>
    4206:	00a3      	lsls	r3, r4, #2
    4208:	58f3      	ldr	r3, [r6, r3]
    420a:	3401      	adds	r4, #1
    420c:	4798      	blx	r3
    420e:	42a5      	cmp	r5, r4
    4210:	d1f9      	bne.n	4206 <__libc_init_array+0x2a>
    4212:	bd70      	pop	{r4, r5, r6, pc}
    4214:	00004568 	.word	0x00004568
    4218:	00004568 	.word	0x00004568
    421c:	00004568 	.word	0x00004568
    4220:	00004574 	.word	0x00004574

00004224 <register_fini>:
    4224:	4b03      	ldr	r3, [pc, #12]	; (4234 <register_fini+0x10>)
    4226:	b510      	push	{r4, lr}
    4228:	2b00      	cmp	r3, #0
    422a:	d002      	beq.n	4232 <register_fini+0xe>
    422c:	4802      	ldr	r0, [pc, #8]	; (4238 <register_fini+0x14>)
    422e:	f000 f805 	bl	423c <atexit>
    4232:	bd10      	pop	{r4, pc}
    4234:	00000000 	.word	0x00000000
    4238:	0000424d 	.word	0x0000424d

0000423c <atexit>:
    423c:	b510      	push	{r4, lr}
    423e:	0001      	movs	r1, r0
    4240:	2300      	movs	r3, #0
    4242:	2200      	movs	r2, #0
    4244:	2000      	movs	r0, #0
    4246:	f000 f81f 	bl	4288 <__register_exitproc>
    424a:	bd10      	pop	{r4, pc}

0000424c <__libc_fini_array>:
    424c:	b570      	push	{r4, r5, r6, lr}
    424e:	4b09      	ldr	r3, [pc, #36]	; (4274 <__libc_fini_array+0x28>)
    4250:	4c09      	ldr	r4, [pc, #36]	; (4278 <__libc_fini_array+0x2c>)
    4252:	1ae4      	subs	r4, r4, r3
    4254:	10a4      	asrs	r4, r4, #2
    4256:	d009      	beq.n	426c <__libc_fini_array+0x20>
    4258:	4a08      	ldr	r2, [pc, #32]	; (427c <__libc_fini_array+0x30>)
    425a:	18a5      	adds	r5, r4, r2
    425c:	00ad      	lsls	r5, r5, #2
    425e:	18ed      	adds	r5, r5, r3
    4260:	682b      	ldr	r3, [r5, #0]
    4262:	3c01      	subs	r4, #1
    4264:	4798      	blx	r3
    4266:	3d04      	subs	r5, #4
    4268:	2c00      	cmp	r4, #0
    426a:	d1f9      	bne.n	4260 <__libc_fini_array+0x14>
    426c:	f000 f982 	bl	4574 <_fini>
    4270:	bd70      	pop	{r4, r5, r6, pc}
    4272:	46c0      	nop			; (mov r8, r8)
    4274:	00004580 	.word	0x00004580
    4278:	00004584 	.word	0x00004584
    427c:	3fffffff 	.word	0x3fffffff

00004280 <__retarget_lock_acquire_recursive>:
    4280:	4770      	bx	lr
    4282:	46c0      	nop			; (mov r8, r8)

00004284 <__retarget_lock_release_recursive>:
    4284:	4770      	bx	lr
    4286:	46c0      	nop			; (mov r8, r8)

00004288 <__register_exitproc>:
    4288:	b5f0      	push	{r4, r5, r6, r7, lr}
    428a:	464e      	mov	r6, r9
    428c:	4645      	mov	r5, r8
    428e:	46de      	mov	lr, fp
    4290:	4657      	mov	r7, sl
    4292:	b5e0      	push	{r5, r6, r7, lr}
    4294:	4d36      	ldr	r5, [pc, #216]	; (4370 <__register_exitproc+0xe8>)
    4296:	b083      	sub	sp, #12
    4298:	0006      	movs	r6, r0
    429a:	6828      	ldr	r0, [r5, #0]
    429c:	4698      	mov	r8, r3
    429e:	000f      	movs	r7, r1
    42a0:	4691      	mov	r9, r2
    42a2:	f7ff ffed 	bl	4280 <__retarget_lock_acquire_recursive>
    42a6:	4b33      	ldr	r3, [pc, #204]	; (4374 <__register_exitproc+0xec>)
    42a8:	681c      	ldr	r4, [r3, #0]
    42aa:	23a4      	movs	r3, #164	; 0xa4
    42ac:	005b      	lsls	r3, r3, #1
    42ae:	58e0      	ldr	r0, [r4, r3]
    42b0:	2800      	cmp	r0, #0
    42b2:	d052      	beq.n	435a <__register_exitproc+0xd2>
    42b4:	6843      	ldr	r3, [r0, #4]
    42b6:	2b1f      	cmp	r3, #31
    42b8:	dc13      	bgt.n	42e2 <__register_exitproc+0x5a>
    42ba:	1c5a      	adds	r2, r3, #1
    42bc:	9201      	str	r2, [sp, #4]
    42be:	2e00      	cmp	r6, #0
    42c0:	d128      	bne.n	4314 <__register_exitproc+0x8c>
    42c2:	9a01      	ldr	r2, [sp, #4]
    42c4:	3302      	adds	r3, #2
    42c6:	009b      	lsls	r3, r3, #2
    42c8:	6042      	str	r2, [r0, #4]
    42ca:	501f      	str	r7, [r3, r0]
    42cc:	6828      	ldr	r0, [r5, #0]
    42ce:	f7ff ffd9 	bl	4284 <__retarget_lock_release_recursive>
    42d2:	2000      	movs	r0, #0
    42d4:	b003      	add	sp, #12
    42d6:	bc3c      	pop	{r2, r3, r4, r5}
    42d8:	4690      	mov	r8, r2
    42da:	4699      	mov	r9, r3
    42dc:	46a2      	mov	sl, r4
    42de:	46ab      	mov	fp, r5
    42e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    42e2:	4b25      	ldr	r3, [pc, #148]	; (4378 <__register_exitproc+0xf0>)
    42e4:	2b00      	cmp	r3, #0
    42e6:	d03d      	beq.n	4364 <__register_exitproc+0xdc>
    42e8:	20c8      	movs	r0, #200	; 0xc8
    42ea:	0040      	lsls	r0, r0, #1
    42ec:	e000      	b.n	42f0 <__register_exitproc+0x68>
    42ee:	bf00      	nop
    42f0:	2800      	cmp	r0, #0
    42f2:	d037      	beq.n	4364 <__register_exitproc+0xdc>
    42f4:	22a4      	movs	r2, #164	; 0xa4
    42f6:	2300      	movs	r3, #0
    42f8:	0052      	lsls	r2, r2, #1
    42fa:	58a1      	ldr	r1, [r4, r2]
    42fc:	6043      	str	r3, [r0, #4]
    42fe:	6001      	str	r1, [r0, #0]
    4300:	50a0      	str	r0, [r4, r2]
    4302:	3240      	adds	r2, #64	; 0x40
    4304:	5083      	str	r3, [r0, r2]
    4306:	3204      	adds	r2, #4
    4308:	5083      	str	r3, [r0, r2]
    430a:	3301      	adds	r3, #1
    430c:	9301      	str	r3, [sp, #4]
    430e:	2300      	movs	r3, #0
    4310:	2e00      	cmp	r6, #0
    4312:	d0d6      	beq.n	42c2 <__register_exitproc+0x3a>
    4314:	009a      	lsls	r2, r3, #2
    4316:	4692      	mov	sl, r2
    4318:	4482      	add	sl, r0
    431a:	464a      	mov	r2, r9
    431c:	2188      	movs	r1, #136	; 0x88
    431e:	4654      	mov	r4, sl
    4320:	5062      	str	r2, [r4, r1]
    4322:	22c4      	movs	r2, #196	; 0xc4
    4324:	0052      	lsls	r2, r2, #1
    4326:	4691      	mov	r9, r2
    4328:	4481      	add	r9, r0
    432a:	464a      	mov	r2, r9
    432c:	3987      	subs	r1, #135	; 0x87
    432e:	4099      	lsls	r1, r3
    4330:	6812      	ldr	r2, [r2, #0]
    4332:	468b      	mov	fp, r1
    4334:	430a      	orrs	r2, r1
    4336:	4694      	mov	ip, r2
    4338:	464a      	mov	r2, r9
    433a:	4661      	mov	r1, ip
    433c:	6011      	str	r1, [r2, #0]
    433e:	2284      	movs	r2, #132	; 0x84
    4340:	4641      	mov	r1, r8
    4342:	0052      	lsls	r2, r2, #1
    4344:	50a1      	str	r1, [r4, r2]
    4346:	2e02      	cmp	r6, #2
    4348:	d1bb      	bne.n	42c2 <__register_exitproc+0x3a>
    434a:	0002      	movs	r2, r0
    434c:	465c      	mov	r4, fp
    434e:	328d      	adds	r2, #141	; 0x8d
    4350:	32ff      	adds	r2, #255	; 0xff
    4352:	6811      	ldr	r1, [r2, #0]
    4354:	430c      	orrs	r4, r1
    4356:	6014      	str	r4, [r2, #0]
    4358:	e7b3      	b.n	42c2 <__register_exitproc+0x3a>
    435a:	0020      	movs	r0, r4
    435c:	304d      	adds	r0, #77	; 0x4d
    435e:	30ff      	adds	r0, #255	; 0xff
    4360:	50e0      	str	r0, [r4, r3]
    4362:	e7a7      	b.n	42b4 <__register_exitproc+0x2c>
    4364:	6828      	ldr	r0, [r5, #0]
    4366:	f7ff ff8d 	bl	4284 <__retarget_lock_release_recursive>
    436a:	2001      	movs	r0, #1
    436c:	4240      	negs	r0, r0
    436e:	e7b1      	b.n	42d4 <__register_exitproc+0x4c>
    4370:	20000450 	.word	0x20000450
    4374:	00004558 	.word	0x00004558
    4378:	00000000 	.word	0x00000000
    437c:	682f2e2e 	.word	0x682f2e2e
    4380:	702f6c70 	.word	0x702f6c70
    4384:	2f74726f 	.word	0x2f74726f
    4388:	5f6c7068 	.word	0x5f6c7068
    438c:	6f697067 	.word	0x6f697067
    4390:	7361625f 	.word	0x7361625f
    4394:	00682e65 	.word	0x00682e65
    4398:	682f2e2e 	.word	0x682f2e2e
    439c:	702f6c70 	.word	0x702f6c70
    43a0:	70682f6d 	.word	0x70682f6d
    43a4:	6d705f6c 	.word	0x6d705f6c
    43a8:	7361625f 	.word	0x7361625f
    43ac:	00682e65 	.word	0x00682e65
    43b0:	682f2e2e 	.word	0x682f2e2e
    43b4:	732f6c61 	.word	0x732f6c61
    43b8:	682f6372 	.word	0x682f6372
    43bc:	665f6c61 	.word	0x665f6c61
    43c0:	6873616c 	.word	0x6873616c
    43c4:	0000632e 	.word	0x0000632e
    43c8:	682f2e2e 	.word	0x682f2e2e
    43cc:	732f6c61 	.word	0x732f6c61
    43d0:	682f6372 	.word	0x682f6372
    43d4:	695f6c61 	.word	0x695f6c61
    43d8:	00632e6f 	.word	0x00632e6f
    43dc:	682f2e2e 	.word	0x682f2e2e
    43e0:	732f6c61 	.word	0x732f6c61
    43e4:	682f6372 	.word	0x682f6372
    43e8:	745f6c61 	.word	0x745f6c61
    43ec:	72656d69 	.word	0x72656d69
    43f0:	0000632e 	.word	0x0000632e
    43f4:	682f2e2e 	.word	0x682f2e2e
    43f8:	732f6c61 	.word	0x732f6c61
    43fc:	682f6372 	.word	0x682f6372
    4400:	755f6c61 	.word	0x755f6c61
    4404:	74726173 	.word	0x74726173
    4408:	7973615f 	.word	0x7973615f
    440c:	632e636e 	.word	0x632e636e
    4410:	00000000 	.word	0x00000000
    4414:	682f2e2e 	.word	0x682f2e2e
    4418:	752f6c61 	.word	0x752f6c61
    441c:	736c6974 	.word	0x736c6974
    4420:	6372732f 	.word	0x6372732f
    4424:	6974752f 	.word	0x6974752f
    4428:	6c5f736c 	.word	0x6c5f736c
    442c:	2e747369 	.word	0x2e747369
    4430:	00000063 	.word	0x00000063
    4434:	682f2e2e 	.word	0x682f2e2e
    4438:	752f6c61 	.word	0x752f6c61
    443c:	736c6974 	.word	0x736c6974
    4440:	6372732f 	.word	0x6372732f
    4444:	6974752f 	.word	0x6974752f
    4448:	725f736c 	.word	0x725f736c
    444c:	62676e69 	.word	0x62676e69
    4450:	65666675 	.word	0x65666675
    4454:	00632e72 	.word	0x00632e72
    4458:	682f2e2e 	.word	0x682f2e2e
    445c:	6e2f6c70 	.word	0x6e2f6c70
    4460:	74636d76 	.word	0x74636d76
    4464:	682f6c72 	.word	0x682f6c72
    4468:	6e5f6c70 	.word	0x6e5f6c70
    446c:	74636d76 	.word	0x74636d76
    4470:	632e6c72 	.word	0x632e6c72
    4474:	00000000 	.word	0x00000000
    4478:	682f2e2e 	.word	0x682f2e2e
    447c:	722f6c70 	.word	0x722f6c70
    4480:	682f6374 	.word	0x682f6374
    4484:	725f6c70 	.word	0x725f6c70
    4488:	632e6374 	.word	0x632e6374
    448c:	00000000 	.word	0x00000000
    4490:	682f2e2e 	.word	0x682f2e2e
    4494:	732f6c70 	.word	0x732f6c70
    4498:	6f637265 	.word	0x6f637265
    449c:	70682f6d 	.word	0x70682f6d
    44a0:	65735f6c 	.word	0x65735f6c
    44a4:	6d6f6372 	.word	0x6d6f6372
    44a8:	0000632e 	.word	0x0000632e

000044ac <sercomspi_regs>:
	...

000044c0 <_ZTV9atmel_knx>:
	...
    44c8:	0000417b 000041c3 00004193 000041af     {A...A...A...A..
    44d8:	00002fd3 00002fe3 00002ff3 00003639     ./.../.../..96..
    44e8:	000040f5 0000410b 00002fbd 0000412f     .@...A.../../A..
    44f8:	00004155 0000318a 000032ee 000031aa     UA...1...2...1..
    4508:	000032ee 000031ca 000031ea 0000322c     .2...1...1..,2..
    4518:	00003292                                .2..

0000451c <_ZTV8knx_base>:
	...
    4524:	0000417b 000041c3 00004193 000041af     {A...A...A...A..
    4534:	00002fd3 00002fe3 00002ff3 00003639     ./.../.../..96..
    4544:	000040f5 0000410b 00002fbd 0000412f     .@...A.../../A..
    4554:	00004155                                UA..

00004558 <_global_impure_ptr>:
    4558:	20000028                                (.. 

0000455c <_init>:
    455c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    455e:	46c0      	nop			; (mov r8, r8)
    4560:	bcf8      	pop	{r3, r4, r5, r6, r7}
    4562:	bc08      	pop	{r3}
    4564:	469e      	mov	lr, r3
    4566:	4770      	bx	lr

00004568 <__init_array_start>:
    4568:	00004225 	.word	0x00004225

0000456c <__frame_dummy_init_array_entry>:
    456c:	000000dd 00002f71                       ....q/..

00004574 <_fini>:
    4574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4576:	46c0      	nop			; (mov r8, r8)
    4578:	bcf8      	pop	{r3, r4, r5, r6, r7}
    457a:	bc08      	pop	{r3}
    457c:	469e      	mov	lr, r3
    457e:	4770      	bx	lr

00004580 <__fini_array_start>:
    4580:	000000b5 	.word	0x000000b5
