# CEG4324-Lab0
This lab had us (the students) getting used to Xilinx Vivado and coding in VHDL for the first time. They mainly had us impliment a truth table, as well as change the propigation delays and produce waveforms.
