
*** Running vivado
    with args -log Full_PB_mar_controller_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Full_PB_mar_controller_0_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Full_PB_mar_controller_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1002.844 ; gain = 119.062
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/Alu_controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/ram'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/Control_Unit'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/FGI_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/E_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/FGO_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/F_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/MAR_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/MDR_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/OUTR_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/PC_controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/RI_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/R_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/S_Controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/HP/Desktop/up/WR_Controller'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Full_PB_mar_controller_0_0
Command: synth_design -top Full_PB_mar_controller_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13712
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1851.363 ; gain = 408.141
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Full_PB_mar_controller_0_0' [c:/Users/HP/Desktop/up/Full_PBase/Full_PBase.gen/sources_1/bd/Full_PB/ip/Full_PB_mar_controller_0_0/synth/Full_PB_mar_controller_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'mar_controller' [c:/Users/HP/Desktop/up/Full_PBase/Full_PBase.gen/sources_1/bd/Full_PB/ipshared/5974/sources_1/new/mar_controller.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mar_controller' (0#1) [c:/Users/HP/Desktop/up/Full_PBase/Full_PBase.gen/sources_1/bd/Full_PB/ipshared/5974/sources_1/new/mar_controller.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Full_PB_mar_controller_0_0' (0#1) [c:/Users/HP/Desktop/up/Full_PBase/Full_PBase.gen/sources_1/bd/Full_PB/ip/Full_PB_mar_controller_0_0/synth/Full_PB_mar_controller_0_0.v:53]
WARNING: [Synth 8-7129] Port MDR[15] in module mar_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MDR[14] in module mar_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MDR[13] in module mar_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MDR[12] in module mar_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port RI[15] in module mar_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port RI[14] in module mar_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port RI[13] in module mar_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port RI[12] in module mar_controller is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1942.387 ; gain = 499.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1942.387 ; gain = 499.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1942.387 ; gain = 499.164
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1942.387 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1984.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1984.504 ; gain = 0.020
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1984.504 ; gain = 541.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1984.504 ; gain = 541.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1984.504 ; gain = 541.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1984.504 ; gain = 541.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input   12 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port MDR[15] in module Full_PB_mar_controller_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MDR[14] in module Full_PB_mar_controller_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MDR[13] in module Full_PB_mar_controller_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MDR[12] in module Full_PB_mar_controller_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RI[15] in module Full_PB_mar_controller_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RI[14] in module Full_PB_mar_controller_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RI[13] in module Full_PB_mar_controller_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RI[12] in module Full_PB_mar_controller_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1984.504 ; gain = 541.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1984.504 ; gain = 541.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1984.504 ; gain = 541.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1984.504 ; gain = 541.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1984.504 ; gain = 541.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1984.504 ; gain = 541.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1984.504 ; gain = 541.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1984.504 ; gain = 541.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1984.504 ; gain = 541.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1984.504 ; gain = 541.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |     1|
|2     |LUT5 |     1|
|3     |LUT6 |    12|
|4     |FDRE |    12|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1984.504 ; gain = 541.281
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 1984.504 ; gain = 499.164
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1984.504 ; gain = 541.281
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1984.504 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1986.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 17f0ac10
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 1986.699 ; gain = 944.875
INFO: [Common 17-1381] The checkpoint 'C:/Users/HP/Desktop/up/Full_PBase/Full_PBase.runs/Full_PB_mar_controller_0_0_synth_1/Full_PB_mar_controller_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Full_PB_mar_controller_0_0, cache-ID = 17628d242f9b9389
INFO: [Common 17-1381] The checkpoint 'C:/Users/HP/Desktop/up/Full_PBase/Full_PBase.runs/Full_PB_mar_controller_0_0_synth_1/Full_PB_mar_controller_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Full_PB_mar_controller_0_0_utilization_synth.rpt -pb Full_PB_mar_controller_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 17 14:54:34 2025...
