// Seed: 3422446322
module module_0 ();
  always @(posedge 1'b0 or posedge 1);
  assign module_2.type_16 = 0;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output wand id_1
);
  tri0 id_3 = 1'b0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply1 id_0,
    output logic id_1,
    input wand id_2,
    output supply0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    input wire id_6
    , id_13,
    input supply1 id_7,
    input wor id_8,
    output tri1 id_9,
    input tri id_10,
    input tri0 id_11
);
  always begin : LABEL_0
    id_1 <= 1;
  end
  module_0 modCall_1 ();
endmodule
