[{"commit":{"message":"riscv patch from Fei Yang <fyang@openjdk.org>"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/interp_masm_riscv.cpp"}],"sha":"bcc1a31f3e27d986d0eaf4f89d59a7eec45cfd54"},{"commit":{"message":"use #ifdef _LP64 instead of LP64_ONLY"},"files":[{"filename":"src\/hotspot\/cpu\/x86\/c1_LIRAssembler_x86.cpp"}],"sha":"4602f30e34f3e55fead3897406983f5c9047faaf"},{"commit":{"message":"add missing #endif"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_riscv.cpp"}],"sha":"44c3422e3be6817b77d21b14d5299be16bb49308"},{"commit":{"message":"redo for x86"},"files":[{"filename":"src\/hotspot\/cpu\/x86\/c1_LIRAssembler_x86.cpp"},{"filename":"src\/hotspot\/cpu\/x86\/interp_masm_x86.cpp"},{"filename":"src\/hotspot\/cpu\/x86\/macroAssembler_x86.hpp"}],"sha":"d6f71bbd3fac9968246ba29069ce05c3dd0f0dee"},{"commit":{"message":"revert unnecessary changes"},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/c1_LIRAssembler_aarch64.cpp"},{"filename":"src\/hotspot\/cpu\/aarch64\/interp_masm_aarch64.cpp"}],"sha":"ed8ea27b1e8bdb9bcdba6f5dccfa05592feac719"},{"commit":{"message":"riscv"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/interp_masm_riscv.cpp"}],"sha":"d8c3e79e87a4b844859bb73cab1e0c60c8174725"},{"commit":{"message":"x86"},"files":[{"filename":"src\/hotspot\/cpu\/x86\/c1_LIRAssembler_x86.cpp"},{"filename":"src\/hotspot\/cpu\/x86\/interp_masm_x86.cpp"}],"sha":"3e4946bcb1fd91562262e893f9577d43f74ad531"},{"commit":{"message":"aarch64"},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/c1_LIRAssembler_aarch64.cpp"},{"filename":"src\/hotspot\/cpu\/aarch64\/interp_masm_aarch64.cpp"}],"sha":"2789740ab3596732a4625362203b041538d0f894"}]