{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559442137754 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559442137755 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 01 20:22:17 2019 " "Processing started: Sat Jun 01 20:22:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559442137755 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1559442137755 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GAME_ARMV4_MODULE -c GAME_ARMV4_MODULE --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off GAME_ARMV4_MODULE -c GAME_ARMV4_MODULE --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1559442137755 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1559442139233 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1559442139233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stored_images_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file stored_images_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 STORED_IMAGES_DECODER " "Found entity 1: STORED_IMAGES_DECODER" {  } { { "STORED_IMAGES_DECODER.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/STORED_IMAGES_DECODER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442156779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442156779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphic_processing_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file graphic_processing_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GRAPHIC_PROCESSING_UNIT " "Found entity 1: GRAPHIC_PROCESSING_UNIT" {  } { { "GRAPHIC_PROCESSING_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/GRAPHIC_PROCESSING_UNIT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442156790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442156790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEMORY_MODULE " "Found entity 1: MEMORY_MODULE" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/MEMORY_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442156800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442156800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller_module/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller_module/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_MODULE " "Found entity 1: COUNTER_MODULE" {  } { { "VGA_CONTROLLER_MODULE/COUNTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/VGA_CONTROLLER_MODULE/COUNTER_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442156810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442156810 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CLK_HALF_DIV_MODULE.sv(7) " "Verilog HDL information at CLK_HALF_DIV_MODULE.sv(7): always construct contains both blocking and non-blocking assignments" {  } { { "VGA_CONTROLLER_MODULE/CLK_HALF_DIV_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/VGA_CONTROLLER_MODULE/CLK_HALF_DIV_MODULE.sv" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1559442156818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller_module/clk_half_div_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller_module/clk_half_div_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_HALF_DIV_MODULE " "Found entity 1: CLK_HALF_DIV_MODULE" {  } { { "VGA_CONTROLLER_MODULE/CLK_HALF_DIV_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/VGA_CONTROLLER_MODULE/CLK_HALF_DIV_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442156822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442156822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller_module/area_verificator_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller_module/area_verificator_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AREA_VERIFICATOR_MODULE " "Found entity 1: AREA_VERIFICATOR_MODULE" {  } { { "VGA_CONTROLLER_MODULE/AREA_VERIFICATOR_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/VGA_CONTROLLER_MODULE/AREA_VERIFICATOR_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442156832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442156832 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I i ENABLE_MODULE.sv(2) " "Verilog HDL Declaration information at ENABLE_MODULE.sv(2): object \"I\" differs only in case from object \"i\" in the same scope" {  } { { "ENABLE_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/ENABLE_MODULE.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1559442156839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enable_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file enable_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ENABLE_MODULE " "Found entity 1: ENABLE_MODULE" {  } { { "ENABLE_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/ENABLE_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442156846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442156846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equal_comparator_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file equal_comparator_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EQUAL_COMPARATOR_MODULE " "Found entity 1: EQUAL_COMPARATOR_MODULE" {  } { { "EQUAL_COMPARATOR_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/EQUAL_COMPARATOR_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442156865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442156865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_demux_module/two_bits_select_four_n_bits_demux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_demux_module/two_bits_select_four_n_bits_demux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TWO_BITS_SELECT_FOUR_N_BITS_DEMUX_MODULE " "Found entity 1: TWO_BITS_SELECT_FOUR_N_BITS_DEMUX_MODULE" {  } { { "N_BITS_DEMUX_MODULE/TWO_BITS_SELECT_FOUR_N_BITS_DEMUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_DEMUX_MODULE/TWO_BITS_SELECT_FOUR_N_BITS_DEMUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442156877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442156877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_demux_module/two_bits_select_four_demux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_demux_module/two_bits_select_four_demux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TWO_BITS_SELECT_FOUR_DEMUX_MODULE " "Found entity 1: TWO_BITS_SELECT_FOUR_DEMUX_MODULE" {  } { { "N_BITS_DEMUX_MODULE/TWO_BITS_SELECT_FOUR_DEMUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_DEMUX_MODULE/TWO_BITS_SELECT_FOUR_DEMUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442156891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442156891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_subtrator_module/full_one_bit_subtractor_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_subtrator_module/full_one_bit_subtractor_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FULL_ONE_BIT_SUBTRACTOR_MODULE " "Found entity 1: FULL_ONE_BIT_SUBTRACTOR_MODULE" {  } { { "N_BITS_SUBTRATOR_MODULE/FULL_ONE_BIT_SUBTRACTOR_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_SUBTRATOR_MODULE/FULL_ONE_BIT_SUBTRACTOR_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442156903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442156903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_subtrator_module/full_n_bits_subtractor_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_subtrator_module/full_n_bits_subtractor_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FULL_N_BITS_SUBTRACTOR_MODULE " "Found entity 1: FULL_N_BITS_SUBTRACTOR_MODULE" {  } { { "N_BITS_SUBTRATOR_MODULE/FULL_N_BITS_SUBTRACTOR_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_SUBTRATOR_MODULE/FULL_N_BITS_SUBTRACTOR_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442156915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442156915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_mux_module/one_bit_mux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_mux_module/one_bit_mux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ONE_BIT_MUX_MODULE " "Found entity 1: ONE_BIT_MUX_MODULE" {  } { { "N_BITS_MUX_MODULE/ONE_BIT_MUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_MUX_MODULE/ONE_BIT_MUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442156934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442156934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_mux_module/n_bits_one_select_mux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_mux_module/n_bits_one_select_mux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_BITS_ONE_SELECT_MUX_MODULE " "Found entity 1: N_BITS_ONE_SELECT_MUX_MODULE" {  } { { "N_BITS_MUX_MODULE/N_BITS_ONE_SELECT_MUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_MUX_MODULE/N_BITS_ONE_SELECT_MUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442156952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442156952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_mux_module/four_n_bits_inputs_two_bits_select_mux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_mux_module/four_n_bits_inputs_two_bits_select_mux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FOUR_N_BITS_INPUTS_TWO_BITS_SELECT_MUX_MODULE " "Found entity 1: FOUR_N_BITS_INPUTS_TWO_BITS_SELECT_MUX_MODULE" {  } { { "N_BITS_MUX_MODULE/FOUR_N_BITS_INPUTS_TWO_BITS_SELECT_MUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_MUX_MODULE/FOUR_N_BITS_INPUTS_TWO_BITS_SELECT_MUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442156966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442156966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_add_sub_module/two_complementer_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_add_sub_module/two_complementer_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TWO_COMPLEMENTER_MODULE " "Found entity 1: TWO_COMPLEMENTER_MODULE" {  } { { "N_BITS_ADD_SUB_MODULE/TWO_COMPLEMENTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_ADD_SUB_MODULE/TWO_COMPLEMENTER_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442156977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442156977 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I i ONE_COMPLEMENTER_MODULE.sv(3) " "Verilog HDL Declaration information at ONE_COMPLEMENTER_MODULE.sv(3): object \"I\" differs only in case from object \"i\" in the same scope" {  } { { "N_BITS_ADD_SUB_MODULE/ONE_COMPLEMENTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_ADD_SUB_MODULE/ONE_COMPLEMENTER_MODULE.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1559442156984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_add_sub_module/one_complementer_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_add_sub_module/one_complementer_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ONE_COMPLEMENTER_MODULE " "Found entity 1: ONE_COMPLEMENTER_MODULE" {  } { { "N_BITS_ADD_SUB_MODULE/ONE_COMPLEMENTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_ADD_SUB_MODULE/ONE_COMPLEMENTER_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442156989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442156989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_add_sub_module/one_bit_adder_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_add_sub_module/one_bit_adder_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ONE_BIT_ADDER_MODULE " "Found entity 1: ONE_BIT_ADDER_MODULE" {  } { { "N_BITS_ADD_SUB_MODULE/ONE_BIT_ADDER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_ADD_SUB_MODULE/ONE_BIT_ADDER_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442156999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442156999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_add_sub_module/adder_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_add_sub_module/adder_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER_MODULE " "Found entity 1: ADDER_MODULE" {  } { { "N_BITS_ADD_SUB_MODULE/ADDER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_ADD_SUB_MODULE/ADDER_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442157010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442157010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_XOR " "Found entity 1: N_XOR" {  } { { "LOGIC_MODULES/N_XOR.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/LOGIC_MODULES/N_XOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442157021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442157021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_or.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_OR " "Found entity 1: N_OR" {  } { { "LOGIC_MODULES/N_OR.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/LOGIC_MODULES/N_OR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442157034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442157034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_not.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_not.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_NOT " "Found entity 1: N_NOT" {  } { { "LOGIC_MODULES/N_NOT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/LOGIC_MODULES/N_NOT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442157049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442157049 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I i N_INPUTS_OR.sv(3) " "Verilog HDL Declaration information at N_INPUTS_OR.sv(3): object \"I\" differs only in case from object \"i\" in the same scope" {  } { { "LOGIC_MODULES/N_INPUTS_OR.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/LOGIC_MODULES/N_INPUTS_OR.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1559442157056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_inputs_or.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_inputs_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_INPUTS_OR " "Found entity 1: N_INPUTS_OR" {  } { { "LOGIC_MODULES/N_INPUTS_OR.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/LOGIC_MODULES/N_INPUTS_OR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442157061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442157061 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I i N_INPUTS_AND.sv(3) " "Verilog HDL Declaration information at N_INPUTS_AND.sv(3): object \"I\" differs only in case from object \"i\" in the same scope" {  } { { "LOGIC_MODULES/N_INPUTS_AND.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/LOGIC_MODULES/N_INPUTS_AND.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1559442157069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_inputs_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_inputs_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_INPUTS_AND " "Found entity 1: N_INPUTS_AND" {  } { { "LOGIC_MODULES/N_INPUTS_AND.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/LOGIC_MODULES/N_INPUTS_AND.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442157074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442157074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_bits_logic_shift_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_bits_logic_shift_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_BITS_LOGIC_SHIFT_RIGHT " "Found entity 1: N_BITS_LOGIC_SHIFT_RIGHT" {  } { { "LOGIC_MODULES/N_BITS_LOGIC_SHIFT_RIGHT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/LOGIC_MODULES/N_BITS_LOGIC_SHIFT_RIGHT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442157084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442157084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_bits_logic_shift_left.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_bits_logic_shift_left.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_BITS_LOGIC_SHIFT_LEFT " "Found entity 1: N_BITS_LOGIC_SHIFT_LEFT" {  } { { "LOGIC_MODULES/N_BITS_LOGIC_SHIFT_LEFT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/LOGIC_MODULES/N_BITS_LOGIC_SHIFT_LEFT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442157096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442157096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_bits_aritmetic_shift_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_bits_aritmetic_shift_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_BITS_ARITMETIC_SHIFT_RIGHT " "Found entity 1: N_BITS_ARITMETIC_SHIFT_RIGHT" {  } { { "LOGIC_MODULES/N_BITS_ARITMETIC_SHIFT_RIGHT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/LOGIC_MODULES/N_BITS_ARITMETIC_SHIFT_RIGHT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442157107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442157107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_AND " "Found entity 1: N_AND" {  } { { "LOGIC_MODULES/N_AND.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/LOGIC_MODULES/N_AND.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442157118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442157118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/_xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/_xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 _XOR " "Found entity 1: _XOR" {  } { { "LOGIC_MODULES/_XOR.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/LOGIC_MODULES/_XOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442157129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442157129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/_xnor.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/_xnor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 _XNOR " "Found entity 1: _XNOR" {  } { { "LOGIC_MODULES/_XNOR.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/LOGIC_MODULES/_XNOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442157141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442157141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/_or.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 _OR " "Found entity 1: _OR" {  } { { "LOGIC_MODULES/_OR.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/LOGIC_MODULES/_OR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442157162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442157162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/_not.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/_not.sv" { { "Info" "ISGN_ENTITY_NAME" "1 _NOT " "Found entity 1: _NOT" {  } { { "LOGIC_MODULES/_NOT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/LOGIC_MODULES/_NOT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442157175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442157175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/_nor.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/_nor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 _NOR " "Found entity 1: _NOR" {  } { { "LOGIC_MODULES/_NOR.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/LOGIC_MODULES/_NOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442157187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442157187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/_nand.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/_nand.sv" { { "Info" "ISGN_ENTITY_NAME" "1 _NAND " "Found entity 1: _NAND" {  } { { "LOGIC_MODULES/_NAND.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/LOGIC_MODULES/_NAND.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442157198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442157198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 _AND " "Found entity 1: _AND" {  } { { "LOGIC_MODULES/_AND.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/LOGIC_MODULES/_AND.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442157211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442157211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_add_sub_module/n_bits_add_sub_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_add_sub_module/n_bits_add_sub_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_BITS_ADD_SUB_MODULE " "Found entity 1: N_BITS_ADD_SUB_MODULE" {  } { { "N_BITS_ADD_SUB_MODULE/N_BITS_ADD_SUB_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_ADD_SUB_MODULE/N_BITS_ADD_SUB_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442157223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442157223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TESTBENCH_MODULE " "Found entity 1: TESTBENCH_MODULE" {  } { { "TESTBENCH_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/TESTBENCH_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442157235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442157235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_mux_module/eight_n_bits_inputs_three_bits_select_mux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_mux_module/eight_n_bits_inputs_three_bits_select_mux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EIGHT_N_BITS_INPUTS_THREE_BITS_SELECT_MUX_MODULE " "Found entity 1: EIGHT_N_BITS_INPUTS_THREE_BITS_SELECT_MUX_MODULE" {  } { { "N_BITS_MUX_MODULE/EIGHT_N_BITS_INPUTS_THREE_BITS_SELECT_MUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_MUX_MODULE/EIGHT_N_BITS_INPUTS_THREE_BITS_SELECT_MUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442157249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442157249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_mux_module/sixteen_n_bits_inputs_four_bits_select_mux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_mux_module/sixteen_n_bits_inputs_four_bits_select_mux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE " "Found entity 1: SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE" {  } { { "N_BITS_MUX_MODULE/SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_MUX_MODULE/SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442157292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442157292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_bits_aritmetic_shift_left.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_bits_aritmetic_shift_left.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_BITS_ARITMETIC_SHIFT_LEFT " "Found entity 1: N_BITS_ARITMETIC_SHIFT_LEFT" {  } { { "LOGIC_MODULES/N_BITS_ARITMETIC_SHIFT_LEFT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/LOGIC_MODULES/N_BITS_ARITMETIC_SHIFT_LEFT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442157304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442157304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_alu_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_alu_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_BITS_ALU_MODULE " "Found entity 1: N_BITS_ALU_MODULE" {  } { { "N_BITS_ALU_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_ALU_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442157316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442157316 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SYNC_MODULE.sv(10) " "Verilog HDL information at SYNC_MODULE.sv(10): always construct contains both blocking and non-blocking assignments" {  } { { "VGA_CONTROLLER_MODULE/SYNC_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/VGA_CONTROLLER_MODULE/SYNC_MODULE.sv" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1559442157323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller_module/sync_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller_module/sync_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SYNC_MODULE " "Found entity 1: SYNC_MODULE" {  } { { "VGA_CONTROLLER_MODULE/SYNC_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/VGA_CONTROLLER_MODULE/SYNC_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442157329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442157329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller_module/vga_controller_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller_module/vga_controller_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_CONTROLLER_MODULE " "Found entity 1: VGA_CONTROLLER_MODULE" {  } { { "VGA_CONTROLLER_MODULE/VGA_CONTROLLER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/VGA_CONTROLLER_MODULE/VGA_CONTROLLER_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442157340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442157340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidimentional_cell_array.sv 1 1 " "Found 1 design units, including 1 entities, in source file bidimentional_cell_array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BIDIMENTIONAL_CELL_ARRAY " "Found entity 1: BIDIMENTIONAL_CELL_ARRAY" {  } { { "BIDIMENTIONAL_CELL_ARRAY.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/BIDIMENTIONAL_CELL_ARRAY.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442157352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442157352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_graphic_array.sv 1 1 " "Found 1 design units, including 1 entities, in source file pixel_graphic_array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PIXEL_GRAPHIC_ARRAY " "Found entity 1: PIXEL_GRAPHIC_ARRAY" {  } { { "PIXEL_GRAPHIC_ARRAY.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/PIXEL_GRAPHIC_ARRAY.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442157365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442157365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_demux_module/four_bits_select_sixteen_demux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_demux_module/four_bits_select_sixteen_demux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE " "Found entity 1: FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE" {  } { { "N_BITS_DEMUX_MODULE/FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_DEMUX_MODULE/FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442157382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442157382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_instruction_verificator.sv 1 1 " "Found 1 design units, including 1 entities, in source file new_instruction_verificator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NEW_INSTRUCTION_VERIFICATOR " "Found entity 1: NEW_INSTRUCTION_VERIFICATOR" {  } { { "NEW_INSTRUCTION_VERIFICATOR.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/NEW_INSTRUCTION_VERIFICATOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442157394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442157394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_MODULE " "Found entity 1: REGISTER_MODULE" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/REGISTER_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442157409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442157409 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 GRAPHIC_CONTROL_UNIT.sv(21) " "Verilog HDL Expression warning at GRAPHIC_CONTROL_UNIT.sv(21): truncated literal to match 5 bits" {  } { { "GRAPHIC_CONTROL_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/GRAPHIC_CONTROL_UNIT.sv" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1559442157417 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 GRAPHIC_CONTROL_UNIT.sv(22) " "Verilog HDL Expression warning at GRAPHIC_CONTROL_UNIT.sv(22): truncated literal to match 5 bits" {  } { { "GRAPHIC_CONTROL_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/GRAPHIC_CONTROL_UNIT.sv" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1559442157417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphic_control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file graphic_control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GRAPHIC_CONTROL_UNIT " "Found entity 1: GRAPHIC_CONTROL_UNIT" {  } { { "GRAPHIC_CONTROL_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/GRAPHIC_CONTROL_UNIT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442157423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442157423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_CONTROL_UNIT " "Found entity 1: INSTRUCTION_CONTROL_UNIT" {  } { { "INSTRUCTION_CONTROL_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/INSTRUCTION_CONTROL_UNIT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442157434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442157434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_FILE_MODULE " "Found entity 1: REGISTER_FILE_MODULE" {  } { { "REGISTER_FILE_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/REGISTER_FILE_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559442157464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559442157464 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TESTBENCH_MODULE " "Elaborating entity \"TESTBENCH_MODULE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1559442157675 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TESTBENCH_MODULE.sv(45) " "Verilog HDL assignment warning at TESTBENCH_MODULE.sv(45): truncated value with size 32 to match size of target (4)" {  } { { "TESTBENCH_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/TESTBENCH_MODULE.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1559442157677 "|TESTBENCH_MODULE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TESTBENCH_MODULE.sv(55) " "Verilog HDL assignment warning at TESTBENCH_MODULE.sv(55): truncated value with size 32 to match size of target (4)" {  } { { "TESTBENCH_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/TESTBENCH_MODULE.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1559442157678 "|TESTBENCH_MODULE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER_FILE_MODULE REGISTER_FILE_MODULE:RFM " "Elaborating entity \"REGISTER_FILE_MODULE\" for hierarchy \"REGISTER_FILE_MODULE:RFM\"" {  } { { "TESTBENCH_MODULE.sv" "RFM" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/TESTBENCH_MODULE.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559442157733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE REGISTER_FILE_MODULE:RFM\|FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE:FBSSDM " "Elaborating entity \"FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE\" for hierarchy \"REGISTER_FILE_MODULE:RFM\|FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE:FBSSDM\"" {  } { { "REGISTER_FILE_MODULE.sv" "FBSSDM" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/REGISTER_FILE_MODULE.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559442157770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TWO_BITS_SELECT_FOUR_DEMUX_MODULE REGISTER_FILE_MODULE:RFM\|FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE:FBSSDM\|TWO_BITS_SELECT_FOUR_DEMUX_MODULE:MAIN_DEMUX " "Elaborating entity \"TWO_BITS_SELECT_FOUR_DEMUX_MODULE\" for hierarchy \"REGISTER_FILE_MODULE:RFM\|FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE:FBSSDM\|TWO_BITS_SELECT_FOUR_DEMUX_MODULE:MAIN_DEMUX\"" {  } { { "N_BITS_DEMUX_MODULE/FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE.sv" "MAIN_DEMUX" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_DEMUX_MODULE/FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559442157775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_NOT REGISTER_FILE_MODULE:RFM\|FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE:FBSSDM\|TWO_BITS_SELECT_FOUR_DEMUX_MODULE:MAIN_DEMUX\|_NOT:_NOT_S0 " "Elaborating entity \"_NOT\" for hierarchy \"REGISTER_FILE_MODULE:RFM\|FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE:FBSSDM\|TWO_BITS_SELECT_FOUR_DEMUX_MODULE:MAIN_DEMUX\|_NOT:_NOT_S0\"" {  } { { "N_BITS_DEMUX_MODULE/TWO_BITS_SELECT_FOUR_DEMUX_MODULE.sv" "_NOT_S0" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_DEMUX_MODULE/TWO_BITS_SELECT_FOUR_DEMUX_MODULE.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559442157780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_INPUTS_AND REGISTER_FILE_MODULE:RFM\|FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE:FBSSDM\|TWO_BITS_SELECT_FOUR_DEMUX_MODULE:MAIN_DEMUX\|N_INPUTS_AND:FISRT_AND " "Elaborating entity \"N_INPUTS_AND\" for hierarchy \"REGISTER_FILE_MODULE:RFM\|FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE:FBSSDM\|TWO_BITS_SELECT_FOUR_DEMUX_MODULE:MAIN_DEMUX\|N_INPUTS_AND:FISRT_AND\"" {  } { { "N_BITS_DEMUX_MODULE/TWO_BITS_SELECT_FOUR_DEMUX_MODULE.sv" "FISRT_AND" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_DEMUX_MODULE/TWO_BITS_SELECT_FOUR_DEMUX_MODULE.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559442157790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_AND REGISTER_FILE_MODULE:RFM\|FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE:FBSSDM\|TWO_BITS_SELECT_FOUR_DEMUX_MODULE:MAIN_DEMUX\|N_INPUTS_AND:FISRT_AND\|_AND:FIRST_AND " "Elaborating entity \"_AND\" for hierarchy \"REGISTER_FILE_MODULE:RFM\|FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE:FBSSDM\|TWO_BITS_SELECT_FOUR_DEMUX_MODULE:MAIN_DEMUX\|N_INPUTS_AND:FISRT_AND\|_AND:FIRST_AND\"" {  } { { "LOGIC_MODULES/N_INPUTS_AND.sv" "FIRST_AND" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/LOGIC_MODULES/N_INPUTS_AND.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559442157797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER_MODULE REGISTER_FILE_MODULE:RFM\|REGISTER_MODULE:GENERATE_BLOCK_IDENTIFIER\[0\].REGISTER " "Elaborating entity \"REGISTER_MODULE\" for hierarchy \"REGISTER_FILE_MODULE:RFM\|REGISTER_MODULE:GENERATE_BLOCK_IDENTIFIER\[0\].REGISTER\"" {  } { { "REGISTER_FILE_MODULE.sv" "GENERATE_BLOCK_IDENTIFIER\[0\].REGISTER" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/REGISTER_FILE_MODULE.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559442158105 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "REGISTER_MODULE.sv(14) " "Verilog HDL warning at REGISTER_MODULE.sv(14): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/REGISTER_MODULE.sv" 14 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Design Software" 0 -1 1559442158107 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MEMORY REGISTER_MODULE.sv(9) " "Verilog HDL Always Construct warning at REGISTER_MODULE.sv(9): inferring latch(es) for variable \"MEMORY\", which holds its previous value in one or more paths through the always construct" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1559442158107 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[0\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[0\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559442158107 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[1\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[1\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559442158107 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[2\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[2\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559442158107 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[3\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[3\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559442158107 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[4\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[4\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559442158107 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[5\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[5\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559442158107 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[6\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[6\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559442158107 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[7\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[7\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559442158107 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[8\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[8\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559442158108 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[9\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[9\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559442158108 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[10\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[10\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559442158108 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[11\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[11\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559442158108 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[12\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[12\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559442158108 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[13\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[13\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559442158108 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[14\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[14\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559442158108 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[15\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[15\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559442158108 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[16\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[16\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559442158108 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[17\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[17\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559442158108 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[18\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[18\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559442158108 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[19\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[19\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559442158108 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[20\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[20\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559442158108 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[21\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[21\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559442158108 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[22\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[22\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559442158108 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[23\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[23\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559442158108 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[24\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[24\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559442158108 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[25\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[25\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559442158108 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[26\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[26\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559442158108 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[27\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[27\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559442158108 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[28\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[28\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559442158108 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[29\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[29\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559442158108 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[30\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[30\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559442158108 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[31\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[31\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559442158108 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_BITS_ONE_SELECT_MUX_MODULE REGISTER_FILE_MODULE:RFM\|N_BITS_ONE_SELECT_MUX_MODULE:NBOSMM " "Elaborating entity \"N_BITS_ONE_SELECT_MUX_MODULE\" for hierarchy \"REGISTER_FILE_MODULE:RFM\|N_BITS_ONE_SELECT_MUX_MODULE:NBOSMM\"" {  } { { "REGISTER_FILE_MODULE.sv" "NBOSMM" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/REGISTER_FILE_MODULE.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559442158192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ONE_BIT_MUX_MODULE REGISTER_FILE_MODULE:RFM\|N_BITS_ONE_SELECT_MUX_MODULE:NBOSMM\|ONE_BIT_MUX_MODULE:generate_block_identifier\[0\].OBMM " "Elaborating entity \"ONE_BIT_MUX_MODULE\" for hierarchy \"REGISTER_FILE_MODULE:RFM\|N_BITS_ONE_SELECT_MUX_MODULE:NBOSMM\|ONE_BIT_MUX_MODULE:generate_block_identifier\[0\].OBMM\"" {  } { { "N_BITS_MUX_MODULE/N_BITS_ONE_SELECT_MUX_MODULE.sv" "generate_block_identifier\[0\].OBMM" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_MUX_MODULE/N_BITS_ONE_SELECT_MUX_MODULE.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559442158196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_OR REGISTER_FILE_MODULE:RFM\|N_BITS_ONE_SELECT_MUX_MODULE:NBOSMM\|ONE_BIT_MUX_MODULE:generate_block_identifier\[0\].OBMM\|_OR:FIRST_OR " "Elaborating entity \"_OR\" for hierarchy \"REGISTER_FILE_MODULE:RFM\|N_BITS_ONE_SELECT_MUX_MODULE:NBOSMM\|ONE_BIT_MUX_MODULE:generate_block_identifier\[0\].OBMM\|_OR:FIRST_OR\"" {  } { { "N_BITS_MUX_MODULE/ONE_BIT_MUX_MODULE.sv" "FIRST_OR" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_MUX_MODULE/ONE_BIT_MUX_MODULE.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559442158213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE REGISTER_FILE_MODULE:RFM\|SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE:RN_SNBIFBSMM " "Elaborating entity \"SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE\" for hierarchy \"REGISTER_FILE_MODULE:RFM\|SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE:RN_SNBIFBSMM\"" {  } { { "REGISTER_FILE_MODULE.sv" "RN_SNBIFBSMM" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/REGISTER_FILE_MODULE.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559442158781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EIGHT_N_BITS_INPUTS_THREE_BITS_SELECT_MUX_MODULE REGISTER_FILE_MODULE:RFM\|SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE:RN_SNBIFBSMM\|EIGHT_N_BITS_INPUTS_THREE_BITS_SELECT_MUX_MODULE:FIRST_MUX " "Elaborating entity \"EIGHT_N_BITS_INPUTS_THREE_BITS_SELECT_MUX_MODULE\" for hierarchy \"REGISTER_FILE_MODULE:RFM\|SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE:RN_SNBIFBSMM\|EIGHT_N_BITS_INPUTS_THREE_BITS_SELECT_MUX_MODULE:FIRST_MUX\"" {  } { { "N_BITS_MUX_MODULE/SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE.sv" "FIRST_MUX" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_MUX_MODULE/SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559442158858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FOUR_N_BITS_INPUTS_TWO_BITS_SELECT_MUX_MODULE REGISTER_FILE_MODULE:RFM\|SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE:RN_SNBIFBSMM\|EIGHT_N_BITS_INPUTS_THREE_BITS_SELECT_MUX_MODULE:FIRST_MUX\|FOUR_N_BITS_INPUTS_TWO_BITS_SELECT_MUX_MODULE:FIRST_MUX " "Elaborating entity \"FOUR_N_BITS_INPUTS_TWO_BITS_SELECT_MUX_MODULE\" for hierarchy \"REGISTER_FILE_MODULE:RFM\|SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE:RN_SNBIFBSMM\|EIGHT_N_BITS_INPUTS_THREE_BITS_SELECT_MUX_MODULE:FIRST_MUX\|FOUR_N_BITS_INPUTS_TWO_BITS_SELECT_MUX_MODULE:FIRST_MUX\"" {  } { { "N_BITS_MUX_MODULE/EIGHT_N_BITS_INPUTS_THREE_BITS_SELECT_MUX_MODULE.sv" "FIRST_MUX" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/N_BITS_MUX_MODULE/EIGHT_N_BITS_INPUTS_THREE_BITS_SELECT_MUX_MODULE.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559442158864 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aaron/Desktop/ARMv4 MODULE/output_files/GAME_ARMV4_MODULE.map.smsg " "Generated suppressed messages file C:/Users/aaron/Desktop/ARMv4 MODULE/output_files/GAME_ARMV4_MODULE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1559442179610 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559442179825 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 01 20:22:59 2019 " "Processing ended: Sat Jun 01 20:22:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559442179825 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559442179825 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559442179825 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1559442179825 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 7 s " "Quartus Prime Flow was successful. 0 errors, 7 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1559442180720 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559442182122 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559442182134 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 01 20:23:01 2019 " "Processing started: Sat Jun 01 20:23:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559442182134 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1559442182134 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim GAME_ARMV4_MODULE GAME_ARMV4_MODULE " "Command: quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim GAME_ARMV4_MODULE GAME_ARMV4_MODULE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1559442182134 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim GAME_ARMV4_MODULE GAME_ARMV4_MODULE " "Quartus(args): --rtl_sim GAME_ARMV4_MODULE GAME_ARMV4_MODULE" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1559442182134 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1559442182668 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1559442183120 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1559442183122 ""}
{ "Warning" "0" "" "Warning: File GAME_ARMV4_MODULE_run_msim_rtl_verilog.do already exists - backing up current file as GAME_ARMV4_MODULE_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File GAME_ARMV4_MODULE_run_msim_rtl_verilog.do already exists - backing up current file as GAME_ARMV4_MODULE_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1559442183317 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/aaron/Desktop/ARMv4 MODULE/simulation/modelsim/GAME_ARMV4_MODULE_run_msim_rtl_verilog.do" {  } { { "C:/Users/aaron/Desktop/ARMv4 MODULE/simulation/modelsim/GAME_ARMV4_MODULE_run_msim_rtl_verilog.do" "0" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/simulation/modelsim/GAME_ARMV4_MODULE_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/aaron/Desktop/ARMv4 MODULE/simulation/modelsim/GAME_ARMV4_MODULE_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1559442183644 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1559442183699 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1559442183702 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1559442183702 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/aaron/Desktop/ARMv4 MODULE/GAME_ARMV4_MODULE_nativelink_simulation.rpt" {  } { { "C:/Users/aaron/Desktop/ARMv4 MODULE/GAME_ARMV4_MODULE_nativelink_simulation.rpt" "0" { Text "C:/Users/aaron/Desktop/ARMv4 MODULE/GAME_ARMV4_MODULE_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/aaron/Desktop/ARMv4 MODULE/GAME_ARMV4_MODULE_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1559442183703 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1559442183704 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559442183704 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 01 20:23:03 2019 " "Processing ended: Sat Jun 01 20:23:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559442183704 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559442183704 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559442183704 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1559442183704 ""}
