# do CS141L.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 22:33:42 on Mar 07,2015
# vlog -work work CS141L.vo 
# -- Compiling module CS141L
# 
# Top level modules:
# 	CS141L
# End time: 22:33:42 on Mar 07,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 22:33:42 on Mar 07,2015
# vlog -work work Waveform9.vwf.vt 
# -- Compiling module CS141L_vlg_sample_tst
# -- Compiling module CS141L_vlg_check_tst
# -- Compiling module CS141L_vlg_vec_tst
# 
# Top level modules:
# 	CS141L_vlg_vec_tst
# End time: 22:33:42 on Mar 07,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -do "CS141L.do" 
# Start time: 22:33:43 on Mar 07,2015
# Loading work.CS141L_vlg_vec_tst
# Loading work.CS141L
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.CS141L_vlg_sample_tst
# Loading work.CS141L_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# ERROR! Vector Mismatch for output port clock_out :: @time = 1000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port currentpc[3] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 00011000
# ERROR! Vector Mismatch for output port currentpc[4] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 00011000
# ERROR! Vector Mismatch for output port cycleCounter[0] :: @time = 1000000.000 ps
#      Expected value = 0000000000000000
#      Real value = 0000000000011001
# ERROR! Vector Mismatch for output port cycleCounter[3] :: @time = 1000000.000 ps
#      Expected value = 0000000000000000
#      Real value = 0000000000011001
# ERROR! Vector Mismatch for output port cycleCounter[4] :: @time = 1000000.000 ps
#      Expected value = 0000000000000000
#      Real value = 0000000000011001
# ERROR! Vector Mismatch for output port instruction_value[2] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 10100100
# ERROR! Vector Mismatch for output port instruction_value[5] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 10100100
# ERROR! Vector Mismatch for output port instruction_value[7] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 10100100
# ERROR! Vector Mismatch for output port currentpc[0] :: @time = 1040000.000 ps
#      Expected value = 00000000
#      Real value = 00011001
# ERROR! Vector Mismatch for output port cycleCounter[1] :: @time = 1040000.000 ps
#      Expected value = 0000000000000000
#      Real value = 0000000000011010
# ERROR! Vector Mismatch for output port instruction_value[1] :: @time = 1040000.000 ps
#      Expected value = 00000000
#      Real value = 00000110
# ERROR! Vector Mismatch for output port currentpc[1] :: @time = 1080000.000 ps
#      Expected value = 00000000
#      Real value = 00011010
# ERROR! Vector Mismatch for output port instruction_value[4] :: @time = 1080000.000 ps
#      Expected value = 00000000
#      Real value = 11010000
# ERROR! Vector Mismatch for output port instruction_value[6] :: @time = 1080000.000 ps
#      Expected value = 00000000
#      Real value = 11010000
# ERROR! Vector Mismatch for output port cycleCounter[2] :: @time = 1120000.000 ps
#      Expected value = 0000000000000000
#      Real value = 0000000000011100
# ERROR! Vector Mismatch for output port instruction_value[3] :: @time = 1120000.000 ps
#      Expected value = 00000000
#      Real value = 10011100
# ERROR! Vector Mismatch for output port currentpc[2] :: @time = 1160000.000 ps
#      Expected value = 00000000
#      Real value = 00011100
# ERROR! Vector Mismatch for output port instruction_value[0] :: @time = 1160000.000 ps
#      Expected value = 00000000
#      Real value = 01111001
# ERROR! Vector Mismatch for output port cycleCounter[5] :: @time = 1280000.000 ps
#      Expected value = 0000000000000000
#      Real value = 0000000000100000
# ERROR! Vector Mismatch for output port currentpc[5] :: @time = 1320000.000 ps
#      Expected value = 00000000
#      Real value = 00100000
# ERROR! Vector Mismatch for output port cycleCounter[6] :: @time = 2560000.000 ps
#      Expected value = 0000000000000000
#      Real value = 0000000001000000
# ERROR! Vector Mismatch for output port currentpc[6] :: @time = 2600000.000 ps
#      Expected value = 00000000
#      Real value = 01000000
# ERROR! Vector Mismatch for output port cycleCounter[7] :: @time = 5120000.000 ps
#      Expected value = 0000000000000000
#      Real value = 0000000010000000
# ERROR! Vector Mismatch for output port currentpc[7] :: @time = 5160000.000 ps
#      Expected value = 00000000
#      Real value = 10000000
# ERROR! Vector Mismatch for output port cycleCounter[8] :: @time = 10240000.000 ps
#      Expected value = 0000000000000000
#      Real value = 0000000100000000
# ERROR! Vector Mismatch for output port cycleCounter[9] :: @time = 20480000.000 ps
#      Expected value = 0000000000000000
#      Real value = 0000001000000000
# ERROR! Vector Mismatch for output port cycleCounter[10] :: @time = 40960000.000 ps
#      Expected value = 0000000000000000
#      Real value = 0000010000000000
# ERROR! Vector Mismatch for output port cycleCounter[11] :: @time = 81920000.000 ps
#      Expected value = 0000000000000000
#      Real value = 0000100000000000
#          29 mismatched vectors : Simulation failed !
# ** Note: $finish    : Waveform9.vwf.vt(1977)
#    Time: 100 us  Iteration: 0  Instance: /CS141L_vlg_vec_tst/tb_out
# End time: 22:33:45 on Mar 07,2015, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
