
Lab7-v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000081a4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004dc  08008338  08008338  00009338  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008814  08008814  0000a208  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008814  08008814  00009814  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800881c  0800881c  0000a208  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800881c  0800881c  0000981c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008820  08008820  00009820  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000208  20000000  08008824  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000424  20000208  08008a2c  0000a208  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000062c  08008a2c  0000a62c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a208  2**0
                  CONTENTS, READONLY
 12 .debug_info   000107c4  00000000  00000000  0000a238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000026bf  00000000  00000000  0001a9fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e90  00000000  00000000  0001d0c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b27  00000000  00000000  0001df50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000263ba  00000000  00000000  0001ea77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011fee  00000000  00000000  00044e31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f033a  00000000  00000000  00056e1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00147159  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b3c  00000000  00000000  0014719c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  0014bcd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000208 	.word	0x20000208
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800831c 	.word	0x0800831c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000020c 	.word	0x2000020c
 80001cc:	0800831c 	.word	0x0800831c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <__io_putchar>:
static void MX_GPIO_Init(void);
static void MX_USART1_UART_Init(void);
static void MX_I2C2_Init(void);
/* USER CODE BEGIN PFP */
int __io_putchar(int ch)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b082      	sub	sp, #8
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 8000edc:	1d39      	adds	r1, r7, #4
 8000ede:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000ee2:	2201      	movs	r2, #1
 8000ee4:	4803      	ldr	r0, [pc, #12]	@ (8000ef4 <__io_putchar+0x20>)
 8000ee6:	f003 ffcb 	bl	8004e80 <HAL_UART_Transmit>
return ch;
 8000eea:	687b      	ldr	r3, [r7, #4]
}
 8000eec:	4618      	mov	r0, r3
 8000eee:	3708      	adds	r7, #8
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	20000278 	.word	0x20000278

08000ef8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ef8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000efc:	b08c      	sub	sp, #48	@ 0x30
 8000efe:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f00:	f001 f97a 	bl	80021f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f04:	f000 f8ee 	bl	80010e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f08:	f000 f9ae 	bl	8001268 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000f0c:	f000 f97c 	bl	8001208 <MX_USART1_UART_Init>
  MX_I2C2_Init();
 8000f10:	f000 f93a 	bl	8001188 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  printf("\r\n=== 3-Axis Accelerometer FIR Filter Demo ===\r\n");
 8000f14:	4840      	ldr	r0, [pc, #256]	@ (8001018 <main+0x120>)
 8000f16:	f005 fa8f 	bl	8006438 <puts>

    /* Initialize Accelerometer (LSM6DSL) */
    BSP_ACCELERO_Init();
 8000f1a:	f000 ff71 	bl	8001e00 <BSP_ACCELERO_Init>

    /* Initialize FIR filters for X/Y/Z */
    arm_fir_init_f32(&Sx, NUM_TAPS, (float32_t *)firCoeffs32, firStateX, BLOCK_SIZE);
 8000f1e:	2301      	movs	r3, #1
 8000f20:	9300      	str	r3, [sp, #0]
 8000f22:	4b3e      	ldr	r3, [pc, #248]	@ (800101c <main+0x124>)
 8000f24:	4a3e      	ldr	r2, [pc, #248]	@ (8001020 <main+0x128>)
 8000f26:	211d      	movs	r1, #29
 8000f28:	483e      	ldr	r0, [pc, #248]	@ (8001024 <main+0x12c>)
 8000f2a:	f001 f946 	bl	80021ba <arm_fir_init_f32>
    arm_fir_init_f32(&Sy, NUM_TAPS, (float32_t *)firCoeffs32, firStateY, BLOCK_SIZE);
 8000f2e:	2301      	movs	r3, #1
 8000f30:	9300      	str	r3, [sp, #0]
 8000f32:	4b3d      	ldr	r3, [pc, #244]	@ (8001028 <main+0x130>)
 8000f34:	4a3a      	ldr	r2, [pc, #232]	@ (8001020 <main+0x128>)
 8000f36:	211d      	movs	r1, #29
 8000f38:	483c      	ldr	r0, [pc, #240]	@ (800102c <main+0x134>)
 8000f3a:	f001 f93e 	bl	80021ba <arm_fir_init_f32>
    arm_fir_init_f32(&Sz, NUM_TAPS, (float32_t *)firCoeffs32, firStateZ, BLOCK_SIZE);
 8000f3e:	2301      	movs	r3, #1
 8000f40:	9300      	str	r3, [sp, #0]
 8000f42:	4b3b      	ldr	r3, [pc, #236]	@ (8001030 <main+0x138>)
 8000f44:	4a36      	ldr	r2, [pc, #216]	@ (8001020 <main+0x128>)
 8000f46:	211d      	movs	r1, #29
 8000f48:	483a      	ldr	r0, [pc, #232]	@ (8001034 <main+0x13c>)
 8000f4a:	f001 f936 	bl	80021ba <arm_fir_init_f32>

    int16_t rawData[3];
    float32_t x_in, y_in, z_in;
    float32_t x_out, y_out, z_out;
    printf("=== FIR Test Mode ===\r\n");
 8000f4e:	483a      	ldr	r0, [pc, #232]	@ (8001038 <main+0x140>)
 8000f50:	f005 fa72 	bl	8006438 <puts>
    Test_FIR_Verify();
 8000f54:	f000 f876 	bl	8001044 <Test_FIR_Verify>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	    BSP_ACCELERO_AccGetXYZ(rawData);
 8000f58:	f107 0318 	add.w	r3, r7, #24
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f000 ff8f 	bl	8001e80 <BSP_ACCELERO_AccGetXYZ>
	    x_in = (float32_t)rawData[0];
 8000f62:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8000f66:	ee07 3a90 	vmov	s15, r3
 8000f6a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f6e:	edc7 7a05 	vstr	s15, [r7, #20]
	    y_in = (float32_t)rawData[1];
 8000f72:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8000f76:	ee07 3a90 	vmov	s15, r3
 8000f7a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f7e:	edc7 7a04 	vstr	s15, [r7, #16]
	    z_in = (float32_t)rawData[2];
 8000f82:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8000f86:	ee07 3a90 	vmov	s15, r3
 8000f8a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f8e:	edc7 7a03 	vstr	s15, [r7, #12]

	    /* Apply FIR to each axis */
	    arm_fir_f32(&Sx, &x_in, &x_out, BLOCK_SIZE);
 8000f92:	f107 0208 	add.w	r2, r7, #8
 8000f96:	f107 0114 	add.w	r1, r7, #20
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	4821      	ldr	r0, [pc, #132]	@ (8001024 <main+0x12c>)
 8000f9e:	f001 f89d 	bl	80020dc <arm_fir_f32>
	    arm_fir_f32(&Sy, &y_in, &y_out, BLOCK_SIZE);
 8000fa2:	1d3a      	adds	r2, r7, #4
 8000fa4:	f107 0110 	add.w	r1, r7, #16
 8000fa8:	2301      	movs	r3, #1
 8000faa:	4820      	ldr	r0, [pc, #128]	@ (800102c <main+0x134>)
 8000fac:	f001 f896 	bl	80020dc <arm_fir_f32>
	    arm_fir_f32(&Sz, &z_in, &z_out, BLOCK_SIZE);
 8000fb0:	463a      	mov	r2, r7
 8000fb2:	f107 010c 	add.w	r1, r7, #12
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	481e      	ldr	r0, [pc, #120]	@ (8001034 <main+0x13c>)
 8000fba:	f001 f88f 	bl	80020dc <arm_fir_f32>

	    /* Print results */
	    printf("X_raw=%6d    Y_raw=%6d     Z_raw=%6d \r\n",rawData[0], rawData[1],  rawData[2]);
 8000fbe:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8000fc2:	4619      	mov	r1, r3
 8000fc4:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8000fc8:	461a      	mov	r2, r3
 8000fca:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8000fce:	481b      	ldr	r0, [pc, #108]	@ (800103c <main+0x144>)
 8000fd0:	f005 f9ca 	bl	8006368 <iprintf>
	    printf("X_filt=%8.2f Y_filt=%8.2f  Z_filt=%8.2f\r\n", x_out, y_out, z_out);
 8000fd4:	68bb      	ldr	r3, [r7, #8]
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f7ff fab6 	bl	8000548 <__aeabi_f2d>
 8000fdc:	4680      	mov	r8, r0
 8000fde:	4689      	mov	r9, r1
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f7ff fab0 	bl	8000548 <__aeabi_f2d>
 8000fe8:	4604      	mov	r4, r0
 8000fea:	460d      	mov	r5, r1
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f7ff faaa 	bl	8000548 <__aeabi_f2d>
 8000ff4:	4602      	mov	r2, r0
 8000ff6:	460b      	mov	r3, r1
 8000ff8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8000ffc:	e9cd 4500 	strd	r4, r5, [sp]
 8001000:	4642      	mov	r2, r8
 8001002:	464b      	mov	r3, r9
 8001004:	480e      	ldr	r0, [pc, #56]	@ (8001040 <main+0x148>)
 8001006:	f005 f9af 	bl	8006368 <iprintf>

	    HAL_Delay(SAMPLE_DELAY);
 800100a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800100e:	f001 f967 	bl	80022e0 <HAL_Delay>
  {
 8001012:	bf00      	nop
 8001014:	e7a0      	b.n	8000f58 <main+0x60>
 8001016:	bf00      	nop
 8001018:	08008338 	.word	0x08008338
 800101c:	20000324 	.word	0x20000324
 8001020:	080083e4 	.word	0x080083e4
 8001024:	20000300 	.word	0x20000300
 8001028:	20000398 	.word	0x20000398
 800102c:	2000030c 	.word	0x2000030c
 8001030:	2000040c 	.word	0x2000040c
 8001034:	20000318 	.word	0x20000318
 8001038:	08008368 	.word	0x08008368
 800103c:	08008380 	.word	0x08008380
 8001040:	080083a8 	.word	0x080083a8

08001044 <Test_FIR_Verify>:
  /* USER CODE END 3 */
}


void Test_FIR_Verify(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b0c0      	sub	sp, #256	@ 0x100
 8001048:	af02      	add	r7, sp, #8
    float32_t testInput[10] = {1, 0, 0, 0, 0, 0, 0, 0, 0, 0}; // Impulse input
 800104a:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800104e:	2228      	movs	r2, #40	@ 0x28
 8001050:	2100      	movs	r1, #0
 8001052:	4618      	mov	r0, r3
 8001054:	f005 fad0 	bl	80065f8 <memset>
 8001058:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800105c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    float32_t testOutput[10];
    arm_fir_instance_f32 S;
    float32_t firState[NUM_TAPS + 9];

    arm_fir_init_f32(&S, NUM_TAPS, (float32_t *)firCoeffs32, firState, 1);
 8001060:	463b      	mov	r3, r7
 8001062:	f107 0098 	add.w	r0, r7, #152	@ 0x98
 8001066:	2201      	movs	r2, #1
 8001068:	9200      	str	r2, [sp, #0]
 800106a:	4a1c      	ldr	r2, [pc, #112]	@ (80010dc <Test_FIR_Verify+0x98>)
 800106c:	211d      	movs	r1, #29
 800106e:	f001 f8a4 	bl	80021ba <arm_fir_init_f32>

    for (int i = 0; i < 10; i++) {
 8001072:	2300      	movs	r3, #0
 8001074:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8001078:	e026      	b.n	80010c8 <Test_FIR_Verify+0x84>
        arm_fir_f32(&S, &testInput[i], &testOutput[i], 1);
 800107a:	f107 02cc 	add.w	r2, r7, #204	@ 0xcc
 800107e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001082:	009b      	lsls	r3, r3, #2
 8001084:	18d1      	adds	r1, r2, r3
 8001086:	f107 02a4 	add.w	r2, r7, #164	@ 0xa4
 800108a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800108e:	009b      	lsls	r3, r3, #2
 8001090:	441a      	add	r2, r3
 8001092:	f107 0098 	add.w	r0, r7, #152	@ 0x98
 8001096:	2301      	movs	r3, #1
 8001098:	f001 f820 	bl	80020dc <arm_fir_f32>
        printf("y[%2d] = %.7f\r\n", i, testOutput[i]);
 800109c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80010a0:	009b      	lsls	r3, r3, #2
 80010a2:	33f8      	adds	r3, #248	@ 0xf8
 80010a4:	443b      	add	r3, r7
 80010a6:	3b54      	subs	r3, #84	@ 0x54
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	4618      	mov	r0, r3
 80010ac:	f7ff fa4c 	bl	8000548 <__aeabi_f2d>
 80010b0:	4602      	mov	r2, r0
 80010b2:	460b      	mov	r3, r1
 80010b4:	f8d7 10f4 	ldr.w	r1, [r7, #244]	@ 0xf4
 80010b8:	4809      	ldr	r0, [pc, #36]	@ (80010e0 <Test_FIR_Verify+0x9c>)
 80010ba:	f005 f955 	bl	8006368 <iprintf>
    for (int i = 0; i < 10; i++) {
 80010be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80010c2:	3301      	adds	r3, #1
 80010c4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80010c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80010cc:	2b09      	cmp	r3, #9
 80010ce:	ddd4      	ble.n	800107a <Test_FIR_Verify+0x36>
    }
}
 80010d0:	bf00      	nop
 80010d2:	bf00      	nop
 80010d4:	37f8      	adds	r7, #248	@ 0xf8
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	080083e4 	.word	0x080083e4
 80010e0:	080083d4 	.word	0x080083d4

080010e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b096      	sub	sp, #88	@ 0x58
 80010e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010ea:	f107 0314 	add.w	r3, r7, #20
 80010ee:	2244      	movs	r2, #68	@ 0x44
 80010f0:	2100      	movs	r1, #0
 80010f2:	4618      	mov	r0, r3
 80010f4:	f005 fa80 	bl	80065f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010f8:	463b      	mov	r3, r7
 80010fa:	2200      	movs	r2, #0
 80010fc:	601a      	str	r2, [r3, #0]
 80010fe:	605a      	str	r2, [r3, #4]
 8001100:	609a      	str	r2, [r3, #8]
 8001102:	60da      	str	r2, [r3, #12]
 8001104:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001106:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800110a:	f002 fb59 	bl	80037c0 <HAL_PWREx_ControlVoltageScaling>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d001      	beq.n	8001118 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001114:	f000 fac0 	bl	8001698 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001118:	2310      	movs	r3, #16
 800111a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800111c:	2301      	movs	r3, #1
 800111e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001120:	2300      	movs	r3, #0
 8001122:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001124:	2360      	movs	r3, #96	@ 0x60
 8001126:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001128:	2302      	movs	r3, #2
 800112a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800112c:	2301      	movs	r3, #1
 800112e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001130:	2301      	movs	r3, #1
 8001132:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001134:	2328      	movs	r3, #40	@ 0x28
 8001136:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001138:	2307      	movs	r3, #7
 800113a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800113c:	2302      	movs	r3, #2
 800113e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001140:	2302      	movs	r3, #2
 8001142:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001144:	f107 0314 	add.w	r3, r7, #20
 8001148:	4618      	mov	r0, r3
 800114a:	f002 fb8f 	bl	800386c <HAL_RCC_OscConfig>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001154:	f000 faa0 	bl	8001698 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001158:	230f      	movs	r3, #15
 800115a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800115c:	2303      	movs	r3, #3
 800115e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001160:	2300      	movs	r3, #0
 8001162:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001164:	2300      	movs	r3, #0
 8001166:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001168:	2300      	movs	r3, #0
 800116a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800116c:	463b      	mov	r3, r7
 800116e:	2104      	movs	r1, #4
 8001170:	4618      	mov	r0, r3
 8001172:	f002 ff57 	bl	8004024 <HAL_RCC_ClockConfig>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d001      	beq.n	8001180 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800117c:	f000 fa8c 	bl	8001698 <Error_Handler>
  }
}
 8001180:	bf00      	nop
 8001182:	3758      	adds	r7, #88	@ 0x58
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}

08001188 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800118c:	4b1b      	ldr	r3, [pc, #108]	@ (80011fc <MX_I2C2_Init+0x74>)
 800118e:	4a1c      	ldr	r2, [pc, #112]	@ (8001200 <MX_I2C2_Init+0x78>)
 8001190:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 8001192:	4b1a      	ldr	r3, [pc, #104]	@ (80011fc <MX_I2C2_Init+0x74>)
 8001194:	4a1b      	ldr	r2, [pc, #108]	@ (8001204 <MX_I2C2_Init+0x7c>)
 8001196:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001198:	4b18      	ldr	r3, [pc, #96]	@ (80011fc <MX_I2C2_Init+0x74>)
 800119a:	2200      	movs	r2, #0
 800119c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800119e:	4b17      	ldr	r3, [pc, #92]	@ (80011fc <MX_I2C2_Init+0x74>)
 80011a0:	2201      	movs	r2, #1
 80011a2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011a4:	4b15      	ldr	r3, [pc, #84]	@ (80011fc <MX_I2C2_Init+0x74>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80011aa:	4b14      	ldr	r3, [pc, #80]	@ (80011fc <MX_I2C2_Init+0x74>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80011b0:	4b12      	ldr	r3, [pc, #72]	@ (80011fc <MX_I2C2_Init+0x74>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011b6:	4b11      	ldr	r3, [pc, #68]	@ (80011fc <MX_I2C2_Init+0x74>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011bc:	4b0f      	ldr	r3, [pc, #60]	@ (80011fc <MX_I2C2_Init+0x74>)
 80011be:	2200      	movs	r2, #0
 80011c0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80011c2:	480e      	ldr	r0, [pc, #56]	@ (80011fc <MX_I2C2_Init+0x74>)
 80011c4:	f001 fc9b 	bl	8002afe <HAL_I2C_Init>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d001      	beq.n	80011d2 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80011ce:	f000 fa63 	bl	8001698 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80011d2:	2100      	movs	r1, #0
 80011d4:	4809      	ldr	r0, [pc, #36]	@ (80011fc <MX_I2C2_Init+0x74>)
 80011d6:	f002 fa4d 	bl	8003674 <HAL_I2CEx_ConfigAnalogFilter>
 80011da:	4603      	mov	r3, r0
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d001      	beq.n	80011e4 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80011e0:	f000 fa5a 	bl	8001698 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80011e4:	2100      	movs	r1, #0
 80011e6:	4805      	ldr	r0, [pc, #20]	@ (80011fc <MX_I2C2_Init+0x74>)
 80011e8:	f002 fa8f 	bl	800370a <HAL_I2CEx_ConfigDigitalFilter>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d001      	beq.n	80011f6 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80011f2:	f000 fa51 	bl	8001698 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80011f6:	bf00      	nop
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	20000224 	.word	0x20000224
 8001200:	40005800 	.word	0x40005800
 8001204:	10d19ce4 	.word	0x10d19ce4

08001208 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800120c:	4b14      	ldr	r3, [pc, #80]	@ (8001260 <MX_USART1_UART_Init+0x58>)
 800120e:	4a15      	ldr	r2, [pc, #84]	@ (8001264 <MX_USART1_UART_Init+0x5c>)
 8001210:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001212:	4b13      	ldr	r3, [pc, #76]	@ (8001260 <MX_USART1_UART_Init+0x58>)
 8001214:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001218:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800121a:	4b11      	ldr	r3, [pc, #68]	@ (8001260 <MX_USART1_UART_Init+0x58>)
 800121c:	2200      	movs	r2, #0
 800121e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001220:	4b0f      	ldr	r3, [pc, #60]	@ (8001260 <MX_USART1_UART_Init+0x58>)
 8001222:	2200      	movs	r2, #0
 8001224:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001226:	4b0e      	ldr	r3, [pc, #56]	@ (8001260 <MX_USART1_UART_Init+0x58>)
 8001228:	2200      	movs	r2, #0
 800122a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800122c:	4b0c      	ldr	r3, [pc, #48]	@ (8001260 <MX_USART1_UART_Init+0x58>)
 800122e:	220c      	movs	r2, #12
 8001230:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001232:	4b0b      	ldr	r3, [pc, #44]	@ (8001260 <MX_USART1_UART_Init+0x58>)
 8001234:	2200      	movs	r2, #0
 8001236:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001238:	4b09      	ldr	r3, [pc, #36]	@ (8001260 <MX_USART1_UART_Init+0x58>)
 800123a:	2200      	movs	r2, #0
 800123c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800123e:	4b08      	ldr	r3, [pc, #32]	@ (8001260 <MX_USART1_UART_Init+0x58>)
 8001240:	2200      	movs	r2, #0
 8001242:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001244:	4b06      	ldr	r3, [pc, #24]	@ (8001260 <MX_USART1_UART_Init+0x58>)
 8001246:	2200      	movs	r2, #0
 8001248:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800124a:	4805      	ldr	r0, [pc, #20]	@ (8001260 <MX_USART1_UART_Init+0x58>)
 800124c:	f003 fdca 	bl	8004de4 <HAL_UART_Init>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001256:	f000 fa1f 	bl	8001698 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800125a:	bf00      	nop
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	20000278 	.word	0x20000278
 8001264:	40013800 	.word	0x40013800

08001268 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b08a      	sub	sp, #40	@ 0x28
 800126c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800126e:	f107 0314 	add.w	r3, r7, #20
 8001272:	2200      	movs	r2, #0
 8001274:	601a      	str	r2, [r3, #0]
 8001276:	605a      	str	r2, [r3, #4]
 8001278:	609a      	str	r2, [r3, #8]
 800127a:	60da      	str	r2, [r3, #12]
 800127c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800127e:	4bbc      	ldr	r3, [pc, #752]	@ (8001570 <MX_GPIO_Init+0x308>)
 8001280:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001282:	4abb      	ldr	r2, [pc, #748]	@ (8001570 <MX_GPIO_Init+0x308>)
 8001284:	f043 0310 	orr.w	r3, r3, #16
 8001288:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800128a:	4bb9      	ldr	r3, [pc, #740]	@ (8001570 <MX_GPIO_Init+0x308>)
 800128c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800128e:	f003 0310 	and.w	r3, r3, #16
 8001292:	613b      	str	r3, [r7, #16]
 8001294:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001296:	4bb6      	ldr	r3, [pc, #728]	@ (8001570 <MX_GPIO_Init+0x308>)
 8001298:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800129a:	4ab5      	ldr	r2, [pc, #724]	@ (8001570 <MX_GPIO_Init+0x308>)
 800129c:	f043 0304 	orr.w	r3, r3, #4
 80012a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012a2:	4bb3      	ldr	r3, [pc, #716]	@ (8001570 <MX_GPIO_Init+0x308>)
 80012a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012a6:	f003 0304 	and.w	r3, r3, #4
 80012aa:	60fb      	str	r3, [r7, #12]
 80012ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ae:	4bb0      	ldr	r3, [pc, #704]	@ (8001570 <MX_GPIO_Init+0x308>)
 80012b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012b2:	4aaf      	ldr	r2, [pc, #700]	@ (8001570 <MX_GPIO_Init+0x308>)
 80012b4:	f043 0301 	orr.w	r3, r3, #1
 80012b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012ba:	4bad      	ldr	r3, [pc, #692]	@ (8001570 <MX_GPIO_Init+0x308>)
 80012bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012be:	f003 0301 	and.w	r3, r3, #1
 80012c2:	60bb      	str	r3, [r7, #8]
 80012c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012c6:	4baa      	ldr	r3, [pc, #680]	@ (8001570 <MX_GPIO_Init+0x308>)
 80012c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ca:	4aa9      	ldr	r2, [pc, #676]	@ (8001570 <MX_GPIO_Init+0x308>)
 80012cc:	f043 0302 	orr.w	r3, r3, #2
 80012d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012d2:	4ba7      	ldr	r3, [pc, #668]	@ (8001570 <MX_GPIO_Init+0x308>)
 80012d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012d6:	f003 0302 	and.w	r3, r3, #2
 80012da:	607b      	str	r3, [r7, #4]
 80012dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012de:	4ba4      	ldr	r3, [pc, #656]	@ (8001570 <MX_GPIO_Init+0x308>)
 80012e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012e2:	4aa3      	ldr	r2, [pc, #652]	@ (8001570 <MX_GPIO_Init+0x308>)
 80012e4:	f043 0308 	orr.w	r3, r3, #8
 80012e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012ea:	4ba1      	ldr	r3, [pc, #644]	@ (8001570 <MX_GPIO_Init+0x308>)
 80012ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ee:	f003 0308 	and.w	r3, r3, #8
 80012f2:	603b      	str	r3, [r7, #0]
 80012f4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 80012f6:	2200      	movs	r2, #0
 80012f8:	f44f 718a 	mov.w	r1, #276	@ 0x114
 80012fc:	489d      	ldr	r0, [pc, #628]	@ (8001574 <MX_GPIO_Init+0x30c>)
 80012fe:	f001 fbc3 	bl	8002a88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 8001302:	2200      	movs	r2, #0
 8001304:	f248 1104 	movw	r1, #33028	@ 0x8104
 8001308:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800130c:	f001 fbbc 	bl	8002a88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8001310:	2200      	movs	r2, #0
 8001312:	f24f 0114 	movw	r1, #61460	@ 0xf014
 8001316:	4898      	ldr	r0, [pc, #608]	@ (8001578 <MX_GPIO_Init+0x310>)
 8001318:	f001 fbb6 	bl	8002a88 <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 800131c:	2200      	movs	r2, #0
 800131e:	f241 0181 	movw	r1, #4225	@ 0x1081
 8001322:	4896      	ldr	r0, [pc, #600]	@ (800157c <MX_GPIO_Init+0x314>)
 8001324:	f001 fbb0 	bl	8002a88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 8001328:	2201      	movs	r2, #1
 800132a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800132e:	4893      	ldr	r0, [pc, #588]	@ (800157c <MX_GPIO_Init+0x314>)
 8001330:	f001 fbaa 	bl	8002a88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8001334:	2200      	movs	r2, #0
 8001336:	f44f 7110 	mov.w	r1, #576	@ 0x240
 800133a:	4891      	ldr	r0, [pc, #580]	@ (8001580 <MX_GPIO_Init+0x318>)
 800133c:	f001 fba4 	bl	8002a88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8001340:	2201      	movs	r2, #1
 8001342:	2120      	movs	r1, #32
 8001344:	488c      	ldr	r0, [pc, #560]	@ (8001578 <MX_GPIO_Init+0x310>)
 8001346:	f001 fb9f 	bl	8002a88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 800134a:	2201      	movs	r2, #1
 800134c:	2101      	movs	r1, #1
 800134e:	4889      	ldr	r0, [pc, #548]	@ (8001574 <MX_GPIO_Init+0x30c>)
 8001350:	f001 fb9a 	bl	8002a88 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8001354:	f240 1315 	movw	r3, #277	@ 0x115
 8001358:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800135a:	2301      	movs	r3, #1
 800135c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800135e:	2300      	movs	r3, #0
 8001360:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001362:	2300      	movs	r3, #0
 8001364:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001366:	f107 0314 	add.w	r3, r7, #20
 800136a:	4619      	mov	r1, r3
 800136c:	4881      	ldr	r0, [pc, #516]	@ (8001574 <MX_GPIO_Init+0x30c>)
 800136e:	f001 f8ed 	bl	800254c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8001372:	236a      	movs	r3, #106	@ 0x6a
 8001374:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001376:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800137a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800137c:	2300      	movs	r3, #0
 800137e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001380:	f107 0314 	add.w	r3, r7, #20
 8001384:	4619      	mov	r1, r3
 8001386:	487b      	ldr	r0, [pc, #492]	@ (8001574 <MX_GPIO_Init+0x30c>)
 8001388:	f001 f8e0 	bl	800254c <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_EXTI13_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 800138c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001390:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001392:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001396:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001398:	2300      	movs	r3, #0
 800139a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 800139c:	f107 0314 	add.w	r3, r7, #20
 80013a0:	4619      	mov	r1, r3
 80013a2:	4877      	ldr	r0, [pc, #476]	@ (8001580 <MX_GPIO_Init+0x318>)
 80013a4:	f001 f8d2 	bl	800254c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 80013a8:	233f      	movs	r3, #63	@ 0x3f
 80013aa:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80013ac:	230b      	movs	r3, #11
 80013ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b0:	2300      	movs	r3, #0
 80013b2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013b4:	f107 0314 	add.w	r3, r7, #20
 80013b8:	4619      	mov	r1, r3
 80013ba:	4871      	ldr	r0, [pc, #452]	@ (8001580 <MX_GPIO_Init+0x318>)
 80013bc:	f001 f8c6 	bl	800254c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 80013c0:	2303      	movs	r3, #3
 80013c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013c4:	2302      	movs	r3, #2
 80013c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c8:	2300      	movs	r3, #0
 80013ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013cc:	2303      	movs	r3, #3
 80013ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80013d0:	2308      	movs	r3, #8
 80013d2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013d4:	f107 0314 	add.w	r3, r7, #20
 80013d8:	4619      	mov	r1, r3
 80013da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013de:	f001 f8b5 	bl	800254c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 80013e2:	f248 1304 	movw	r3, #33028	@ 0x8104
 80013e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013e8:	2301      	movs	r3, #1
 80013ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ec:	2300      	movs	r3, #0
 80013ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013f0:	2300      	movs	r3, #0
 80013f2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013f4:	f107 0314 	add.w	r3, r7, #20
 80013f8:	4619      	mov	r1, r3
 80013fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013fe:	f001 f8a5 	bl	800254c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 8001402:	2308      	movs	r3, #8
 8001404:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001406:	2302      	movs	r3, #2
 8001408:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140a:	2300      	movs	r3, #0
 800140c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800140e:	2300      	movs	r3, #0
 8001410:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001412:	2301      	movs	r3, #1
 8001414:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 8001416:	f107 0314 	add.w	r3, r7, #20
 800141a:	4619      	mov	r1, r3
 800141c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001420:	f001 f894 	bl	800254c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 8001424:	2310      	movs	r3, #16
 8001426:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001428:	230b      	movs	r3, #11
 800142a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142c:	2300      	movs	r3, #0
 800142e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8001430:	f107 0314 	add.w	r3, r7, #20
 8001434:	4619      	mov	r1, r3
 8001436:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800143a:	f001 f887 	bl	800254c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 800143e:	23e0      	movs	r3, #224	@ 0xe0
 8001440:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001442:	2302      	movs	r3, #2
 8001444:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001446:	2300      	movs	r3, #0
 8001448:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800144a:	2303      	movs	r3, #3
 800144c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800144e:	2305      	movs	r3, #5
 8001450:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001452:	f107 0314 	add.w	r3, r7, #20
 8001456:	4619      	mov	r1, r3
 8001458:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800145c:	f001 f876 	bl	800254c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8001460:	2301      	movs	r3, #1
 8001462:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001464:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001468:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146a:	2300      	movs	r3, #0
 800146c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 800146e:	f107 0314 	add.w	r3, r7, #20
 8001472:	4619      	mov	r1, r3
 8001474:	4840      	ldr	r0, [pc, #256]	@ (8001578 <MX_GPIO_Init+0x310>)
 8001476:	f001 f869 	bl	800254c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 800147a:	2302      	movs	r3, #2
 800147c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800147e:	230b      	movs	r3, #11
 8001480:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001482:	2300      	movs	r3, #0
 8001484:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8001486:	f107 0314 	add.w	r3, r7, #20
 800148a:	4619      	mov	r1, r3
 800148c:	483a      	ldr	r0, [pc, #232]	@ (8001578 <MX_GPIO_Init+0x310>)
 800148e:	f001 f85d 	bl	800254c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8001492:	f24f 0334 	movw	r3, #61492	@ 0xf034
 8001496:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001498:	2301      	movs	r3, #1
 800149a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149c:	2300      	movs	r3, #0
 800149e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014a0:	2300      	movs	r3, #0
 80014a2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014a4:	f107 0314 	add.w	r3, r7, #20
 80014a8:	4619      	mov	r1, r3
 80014aa:	4833      	ldr	r0, [pc, #204]	@ (8001578 <MX_GPIO_Init+0x310>)
 80014ac:	f001 f84e 	bl	800254c <HAL_GPIO_Init>

  /*Configure GPIO pins : DFSDM1_DATIN2_Pin DFSDM1_CKOUT_Pin */
  GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 80014b0:	f44f 7320 	mov.w	r3, #640	@ 0x280
 80014b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014b6:	2302      	movs	r3, #2
 80014b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ba:	2300      	movs	r3, #0
 80014bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014be:	2300      	movs	r3, #0
 80014c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80014c2:	2306      	movs	r3, #6
 80014c4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80014c6:	f107 0314 	add.w	r3, r7, #20
 80014ca:	4619      	mov	r1, r3
 80014cc:	4829      	ldr	r0, [pc, #164]	@ (8001574 <MX_GPIO_Init+0x30c>)
 80014ce:	f001 f83d 	bl	800254c <HAL_GPIO_Init>

  /*Configure GPIO pins : QUADSPI_CLK_Pin QUADSPI_NCS_Pin OQUADSPI_BK1_IO0_Pin QUADSPI_BK1_IO1_Pin
                           QUAD_SPI_BK1_IO2_Pin QUAD_SPI_BK1_IO3_Pin */
  GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 80014d2:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 80014d6:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014d8:	2302      	movs	r3, #2
 80014da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014dc:	2300      	movs	r3, #0
 80014de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014e0:	2303      	movs	r3, #3
 80014e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80014e4:	230a      	movs	r3, #10
 80014e6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80014e8:	f107 0314 	add.w	r3, r7, #20
 80014ec:	4619      	mov	r1, r3
 80014ee:	4821      	ldr	r0, [pc, #132]	@ (8001574 <MX_GPIO_Init+0x30c>)
 80014f0:	f001 f82c 	bl	800254c <HAL_GPIO_Init>

  /*Configure GPIO pins : INTERNAL_UART3_TX_Pin INTERNAL_UART3_RX_Pin */
  GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 80014f4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80014f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014fa:	2302      	movs	r3, #2
 80014fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014fe:	2300      	movs	r3, #0
 8001500:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001502:	2303      	movs	r3, #3
 8001504:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001506:	2307      	movs	r3, #7
 8001508:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800150a:	f107 0314 	add.w	r3, r7, #20
 800150e:	4619      	mov	r1, r3
 8001510:	481a      	ldr	r0, [pc, #104]	@ (800157c <MX_GPIO_Init+0x314>)
 8001512:	f001 f81b 	bl	800254c <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 8001516:	f64c 4304 	movw	r3, #52228	@ 0xcc04
 800151a:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800151c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001520:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001522:	2300      	movs	r3, #0
 8001524:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001526:	f107 0314 	add.w	r3, r7, #20
 800152a:	4619      	mov	r1, r3
 800152c:	4813      	ldr	r0, [pc, #76]	@ (800157c <MX_GPIO_Init+0x314>)
 800152e:	f001 f80d 	bl	800254c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8001532:	f243 0381 	movw	r3, #12417	@ 0x3081
 8001536:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001538:	2301      	movs	r3, #1
 800153a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153c:	2300      	movs	r3, #0
 800153e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001540:	2300      	movs	r3, #0
 8001542:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001544:	f107 0314 	add.w	r3, r7, #20
 8001548:	4619      	mov	r1, r3
 800154a:	480c      	ldr	r0, [pc, #48]	@ (800157c <MX_GPIO_Init+0x314>)
 800154c:	f000 fffe 	bl	800254c <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8001550:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001554:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001556:	2301      	movs	r3, #1
 8001558:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800155a:	2300      	movs	r3, #0
 800155c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800155e:	2300      	movs	r3, #0
 8001560:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001562:	f107 0314 	add.w	r3, r7, #20
 8001566:	4619      	mov	r1, r3
 8001568:	4805      	ldr	r0, [pc, #20]	@ (8001580 <MX_GPIO_Init+0x318>)
 800156a:	f000 ffef 	bl	800254c <HAL_GPIO_Init>
 800156e:	e009      	b.n	8001584 <MX_GPIO_Init+0x31c>
 8001570:	40021000 	.word	0x40021000
 8001574:	48001000 	.word	0x48001000
 8001578:	48000400 	.word	0x48000400
 800157c:	48000c00 	.word	0x48000c00
 8001580:	48000800 	.word	0x48000800

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8001584:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001588:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800158a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800158e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001590:	2300      	movs	r3, #0
 8001592:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001594:	f107 0314 	add.w	r3, r7, #20
 8001598:	4619      	mov	r1, r3
 800159a:	483c      	ldr	r0, [pc, #240]	@ (800168c <MX_GPIO_Init+0x424>)
 800159c:	f000 ffd6 	bl	800254c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 80015a0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80015a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015a6:	2300      	movs	r3, #0
 80015a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015aa:	2300      	movs	r3, #0
 80015ac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 80015ae:	f107 0314 	add.w	r3, r7, #20
 80015b2:	4619      	mov	r1, r3
 80015b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015b8:	f000 ffc8 	bl	800254c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_ID_Pin USB_OTG_FS_DM_Pin USB_OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 80015bc:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80015c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015c2:	2302      	movs	r3, #2
 80015c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c6:	2300      	movs	r3, #0
 80015c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015ca:	2303      	movs	r3, #3
 80015cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80015ce:	230a      	movs	r3, #10
 80015d0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015d2:	f107 0314 	add.w	r3, r7, #20
 80015d6:	4619      	mov	r1, r3
 80015d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015dc:	f000 ffb6 	bl	800254c <HAL_GPIO_Init>

  /*Configure GPIO pins : INTERNAL_SPI3_SCK_Pin INTERNAL_SPI3_MISO_Pin INTERNAL_SPI3_MOSI_Pin */
  GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 80015e0:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80015e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015e6:	2302      	movs	r3, #2
 80015e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ea:	2300      	movs	r3, #0
 80015ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015ee:	2303      	movs	r3, #3
 80015f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80015f2:	2306      	movs	r3, #6
 80015f4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015f6:	f107 0314 	add.w	r3, r7, #20
 80015fa:	4619      	mov	r1, r3
 80015fc:	4823      	ldr	r0, [pc, #140]	@ (800168c <MX_GPIO_Init+0x424>)
 80015fe:	f000 ffa5 	bl	800254c <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8001602:	2302      	movs	r3, #2
 8001604:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001606:	2302      	movs	r3, #2
 8001608:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160a:	2300      	movs	r3, #0
 800160c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800160e:	2303      	movs	r3, #3
 8001610:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001612:	2305      	movs	r3, #5
 8001614:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8001616:	f107 0314 	add.w	r3, r7, #20
 800161a:	4619      	mov	r1, r3
 800161c:	481c      	ldr	r0, [pc, #112]	@ (8001690 <MX_GPIO_Init+0x428>)
 800161e:	f000 ff95 	bl	800254c <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8001622:	2378      	movs	r3, #120	@ 0x78
 8001624:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001626:	2302      	movs	r3, #2
 8001628:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162a:	2300      	movs	r3, #0
 800162c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800162e:	2303      	movs	r3, #3
 8001630:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001632:	2307      	movs	r3, #7
 8001634:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001636:	f107 0314 	add.w	r3, r7, #20
 800163a:	4619      	mov	r1, r3
 800163c:	4814      	ldr	r0, [pc, #80]	@ (8001690 <MX_GPIO_Init+0x428>)
 800163e:	f000 ff85 	bl	800254c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8001642:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001646:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001648:	2312      	movs	r3, #18
 800164a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800164c:	2300      	movs	r3, #0
 800164e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001650:	2303      	movs	r3, #3
 8001652:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001654:	2304      	movs	r3, #4
 8001656:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001658:	f107 0314 	add.w	r3, r7, #20
 800165c:	4619      	mov	r1, r3
 800165e:	480d      	ldr	r0, [pc, #52]	@ (8001694 <MX_GPIO_Init+0x42c>)
 8001660:	f000 ff74 	bl	800254c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001664:	2200      	movs	r2, #0
 8001666:	2100      	movs	r1, #0
 8001668:	2017      	movs	r0, #23
 800166a:	f000 ff38 	bl	80024de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800166e:	2017      	movs	r0, #23
 8001670:	f000 ff51 	bl	8002516 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001674:	2200      	movs	r2, #0
 8001676:	2100      	movs	r1, #0
 8001678:	2028      	movs	r0, #40	@ 0x28
 800167a:	f000 ff30 	bl	80024de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800167e:	2028      	movs	r0, #40	@ 0x28
 8001680:	f000 ff49 	bl	8002516 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001684:	bf00      	nop
 8001686:	3728      	adds	r7, #40	@ 0x28
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}
 800168c:	48000800 	.word	0x48000800
 8001690:	48000c00 	.word	0x48000c00
 8001694:	48000400 	.word	0x48000400

08001698 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001698:	b480      	push	{r7}
 800169a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800169c:	b672      	cpsid	i
}
 800169e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016a0:	bf00      	nop
 80016a2:	e7fd      	b.n	80016a0 <Error_Handler+0x8>

080016a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016a4:	b480      	push	{r7}
 80016a6:	b083      	sub	sp, #12
 80016a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016aa:	4b0f      	ldr	r3, [pc, #60]	@ (80016e8 <HAL_MspInit+0x44>)
 80016ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016ae:	4a0e      	ldr	r2, [pc, #56]	@ (80016e8 <HAL_MspInit+0x44>)
 80016b0:	f043 0301 	orr.w	r3, r3, #1
 80016b4:	6613      	str	r3, [r2, #96]	@ 0x60
 80016b6:	4b0c      	ldr	r3, [pc, #48]	@ (80016e8 <HAL_MspInit+0x44>)
 80016b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016ba:	f003 0301 	and.w	r3, r3, #1
 80016be:	607b      	str	r3, [r7, #4]
 80016c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016c2:	4b09      	ldr	r3, [pc, #36]	@ (80016e8 <HAL_MspInit+0x44>)
 80016c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016c6:	4a08      	ldr	r2, [pc, #32]	@ (80016e8 <HAL_MspInit+0x44>)
 80016c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80016ce:	4b06      	ldr	r3, [pc, #24]	@ (80016e8 <HAL_MspInit+0x44>)
 80016d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016d6:	603b      	str	r3, [r7, #0]
 80016d8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016da:	bf00      	nop
 80016dc:	370c      	adds	r7, #12
 80016de:	46bd      	mov	sp, r7
 80016e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e4:	4770      	bx	lr
 80016e6:	bf00      	nop
 80016e8:	40021000 	.word	0x40021000

080016ec <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b0ac      	sub	sp, #176	@ 0xb0
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80016f8:	2200      	movs	r2, #0
 80016fa:	601a      	str	r2, [r3, #0]
 80016fc:	605a      	str	r2, [r3, #4]
 80016fe:	609a      	str	r2, [r3, #8]
 8001700:	60da      	str	r2, [r3, #12]
 8001702:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001704:	f107 0314 	add.w	r3, r7, #20
 8001708:	2288      	movs	r2, #136	@ 0x88
 800170a:	2100      	movs	r1, #0
 800170c:	4618      	mov	r0, r3
 800170e:	f004 ff73 	bl	80065f8 <memset>
  if(hi2c->Instance==I2C2)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4a21      	ldr	r2, [pc, #132]	@ (800179c <HAL_I2C_MspInit+0xb0>)
 8001718:	4293      	cmp	r3, r2
 800171a:	d13b      	bne.n	8001794 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800171c:	2380      	movs	r3, #128	@ 0x80
 800171e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001720:	2300      	movs	r3, #0
 8001722:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001724:	f107 0314 	add.w	r3, r7, #20
 8001728:	4618      	mov	r0, r3
 800172a:	f002 fe9f 	bl	800446c <HAL_RCCEx_PeriphCLKConfig>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d001      	beq.n	8001738 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001734:	f7ff ffb0 	bl	8001698 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001738:	4b19      	ldr	r3, [pc, #100]	@ (80017a0 <HAL_I2C_MspInit+0xb4>)
 800173a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800173c:	4a18      	ldr	r2, [pc, #96]	@ (80017a0 <HAL_I2C_MspInit+0xb4>)
 800173e:	f043 0302 	orr.w	r3, r3, #2
 8001742:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001744:	4b16      	ldr	r3, [pc, #88]	@ (80017a0 <HAL_I2C_MspInit+0xb4>)
 8001746:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001748:	f003 0302 	and.w	r3, r3, #2
 800174c:	613b      	str	r3, [r7, #16]
 800174e:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 8001750:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001754:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001758:	2312      	movs	r3, #18
 800175a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175e:	2300      	movs	r3, #0
 8001760:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001764:	2303      	movs	r3, #3
 8001766:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800176a:	2304      	movs	r3, #4
 800176c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001770:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001774:	4619      	mov	r1, r3
 8001776:	480b      	ldr	r0, [pc, #44]	@ (80017a4 <HAL_I2C_MspInit+0xb8>)
 8001778:	f000 fee8 	bl	800254c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800177c:	4b08      	ldr	r3, [pc, #32]	@ (80017a0 <HAL_I2C_MspInit+0xb4>)
 800177e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001780:	4a07      	ldr	r2, [pc, #28]	@ (80017a0 <HAL_I2C_MspInit+0xb4>)
 8001782:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001786:	6593      	str	r3, [r2, #88]	@ 0x58
 8001788:	4b05      	ldr	r3, [pc, #20]	@ (80017a0 <HAL_I2C_MspInit+0xb4>)
 800178a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800178c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001790:	60fb      	str	r3, [r7, #12]
 8001792:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8001794:	bf00      	nop
 8001796:	37b0      	adds	r7, #176	@ 0xb0
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}
 800179c:	40005800 	.word	0x40005800
 80017a0:	40021000 	.word	0x40021000
 80017a4:	48000400 	.word	0x48000400

080017a8 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b082      	sub	sp, #8
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4a0b      	ldr	r2, [pc, #44]	@ (80017e4 <HAL_I2C_MspDeInit+0x3c>)
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d10f      	bne.n	80017da <HAL_I2C_MspDeInit+0x32>
  {
    /* USER CODE BEGIN I2C2_MspDeInit 0 */

    /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 80017ba:	4b0b      	ldr	r3, [pc, #44]	@ (80017e8 <HAL_I2C_MspDeInit+0x40>)
 80017bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017be:	4a0a      	ldr	r2, [pc, #40]	@ (80017e8 <HAL_I2C_MspDeInit+0x40>)
 80017c0:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80017c4:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(INTERNAL_I2C2_SCL_GPIO_Port, INTERNAL_I2C2_SCL_Pin);
 80017c6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80017ca:	4808      	ldr	r0, [pc, #32]	@ (80017ec <HAL_I2C_MspDeInit+0x44>)
 80017cc:	f001 f868 	bl	80028a0 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(INTERNAL_I2C2_SDA_GPIO_Port, INTERNAL_I2C2_SDA_Pin);
 80017d0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80017d4:	4805      	ldr	r0, [pc, #20]	@ (80017ec <HAL_I2C_MspDeInit+0x44>)
 80017d6:	f001 f863 	bl	80028a0 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C2_MspDeInit 1 */

    /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 80017da:	bf00      	nop
 80017dc:	3708      	adds	r7, #8
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	40005800 	.word	0x40005800
 80017e8:	40021000 	.word	0x40021000
 80017ec:	48000400 	.word	0x48000400

080017f0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b0ac      	sub	sp, #176	@ 0xb0
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017f8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80017fc:	2200      	movs	r2, #0
 80017fe:	601a      	str	r2, [r3, #0]
 8001800:	605a      	str	r2, [r3, #4]
 8001802:	609a      	str	r2, [r3, #8]
 8001804:	60da      	str	r2, [r3, #12]
 8001806:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001808:	f107 0314 	add.w	r3, r7, #20
 800180c:	2288      	movs	r2, #136	@ 0x88
 800180e:	2100      	movs	r1, #0
 8001810:	4618      	mov	r0, r3
 8001812:	f004 fef1 	bl	80065f8 <memset>
  if(huart->Instance==USART1)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	4a21      	ldr	r2, [pc, #132]	@ (80018a0 <HAL_UART_MspInit+0xb0>)
 800181c:	4293      	cmp	r3, r2
 800181e:	d13a      	bne.n	8001896 <HAL_UART_MspInit+0xa6>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001820:	2301      	movs	r3, #1
 8001822:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001824:	2300      	movs	r3, #0
 8001826:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001828:	f107 0314 	add.w	r3, r7, #20
 800182c:	4618      	mov	r0, r3
 800182e:	f002 fe1d 	bl	800446c <HAL_RCCEx_PeriphCLKConfig>
 8001832:	4603      	mov	r3, r0
 8001834:	2b00      	cmp	r3, #0
 8001836:	d001      	beq.n	800183c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001838:	f7ff ff2e 	bl	8001698 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800183c:	4b19      	ldr	r3, [pc, #100]	@ (80018a4 <HAL_UART_MspInit+0xb4>)
 800183e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001840:	4a18      	ldr	r2, [pc, #96]	@ (80018a4 <HAL_UART_MspInit+0xb4>)
 8001842:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001846:	6613      	str	r3, [r2, #96]	@ 0x60
 8001848:	4b16      	ldr	r3, [pc, #88]	@ (80018a4 <HAL_UART_MspInit+0xb4>)
 800184a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800184c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001850:	613b      	str	r3, [r7, #16]
 8001852:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001854:	4b13      	ldr	r3, [pc, #76]	@ (80018a4 <HAL_UART_MspInit+0xb4>)
 8001856:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001858:	4a12      	ldr	r2, [pc, #72]	@ (80018a4 <HAL_UART_MspInit+0xb4>)
 800185a:	f043 0302 	orr.w	r3, r3, #2
 800185e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001860:	4b10      	ldr	r3, [pc, #64]	@ (80018a4 <HAL_UART_MspInit+0xb4>)
 8001862:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001864:	f003 0302 	and.w	r3, r3, #2
 8001868:	60fb      	str	r3, [r7, #12]
 800186a:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 800186c:	23c0      	movs	r3, #192	@ 0xc0
 800186e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001872:	2302      	movs	r3, #2
 8001874:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001878:	2300      	movs	r3, #0
 800187a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800187e:	2303      	movs	r3, #3
 8001880:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001884:	2307      	movs	r3, #7
 8001886:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800188a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800188e:	4619      	mov	r1, r3
 8001890:	4805      	ldr	r0, [pc, #20]	@ (80018a8 <HAL_UART_MspInit+0xb8>)
 8001892:	f000 fe5b 	bl	800254c <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001896:	bf00      	nop
 8001898:	37b0      	adds	r7, #176	@ 0xb0
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	40013800 	.word	0x40013800
 80018a4:	40021000 	.word	0x40021000
 80018a8:	48000400 	.word	0x48000400

080018ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018b0:	bf00      	nop
 80018b2:	e7fd      	b.n	80018b0 <NMI_Handler+0x4>

080018b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018b4:	b480      	push	{r7}
 80018b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018b8:	bf00      	nop
 80018ba:	e7fd      	b.n	80018b8 <HardFault_Handler+0x4>

080018bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018bc:	b480      	push	{r7}
 80018be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018c0:	bf00      	nop
 80018c2:	e7fd      	b.n	80018c0 <MemManage_Handler+0x4>

080018c4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018c4:	b480      	push	{r7}
 80018c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018c8:	bf00      	nop
 80018ca:	e7fd      	b.n	80018c8 <BusFault_Handler+0x4>

080018cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018d0:	bf00      	nop
 80018d2:	e7fd      	b.n	80018d0 <UsageFault_Handler+0x4>

080018d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018d8:	bf00      	nop
 80018da:	46bd      	mov	sp, r7
 80018dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e0:	4770      	bx	lr

080018e2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018e2:	b480      	push	{r7}
 80018e4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018e6:	bf00      	nop
 80018e8:	46bd      	mov	sp, r7
 80018ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ee:	4770      	bx	lr

080018f0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018f4:	bf00      	nop
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr

080018fe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018fe:	b580      	push	{r7, lr}
 8001900:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001902:	f000 fccd 	bl	80022a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001906:	bf00      	nop
 8001908:	bd80      	pop	{r7, pc}

0800190a <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800190a:	b580      	push	{r7, lr}
 800190c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 800190e:	2020      	movs	r0, #32
 8001910:	f001 f8d2 	bl	8002ab8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 8001914:	2040      	movs	r0, #64	@ 0x40
 8001916:	f001 f8cf 	bl	8002ab8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 800191a:	2080      	movs	r0, #128	@ 0x80
 800191c:	f001 f8cc 	bl	8002ab8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 8001920:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001924:	f001 f8c8 	bl	8002ab8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001928:	bf00      	nop
 800192a:	bd80      	pop	{r7, pc}

0800192c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI0_Pin);
 8001930:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001934:	f001 f8c0 	bl	8002ab8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 8001938:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800193c:	f001 f8bc 	bl	8002ab8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 8001940:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001944:	f001 f8b8 	bl	8002ab8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 8001948:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800194c:	f001 f8b4 	bl	8002ab8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 8001950:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8001954:	f001 f8b0 	bl	8002ab8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001958:	bf00      	nop
 800195a:	bd80      	pop	{r7, pc}

0800195c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800195c:	b480      	push	{r7}
 800195e:	af00      	add	r7, sp, #0
  return 1;
 8001960:	2301      	movs	r3, #1
}
 8001962:	4618      	mov	r0, r3
 8001964:	46bd      	mov	sp, r7
 8001966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196a:	4770      	bx	lr

0800196c <_kill>:

int _kill(int pid, int sig)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
 8001974:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001976:	f004 fe91 	bl	800669c <__errno>
 800197a:	4603      	mov	r3, r0
 800197c:	2216      	movs	r2, #22
 800197e:	601a      	str	r2, [r3, #0]
  return -1;
 8001980:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001984:	4618      	mov	r0, r3
 8001986:	3708      	adds	r7, #8
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}

0800198c <_exit>:

void _exit (int status)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001994:	f04f 31ff 	mov.w	r1, #4294967295
 8001998:	6878      	ldr	r0, [r7, #4]
 800199a:	f7ff ffe7 	bl	800196c <_kill>
  while (1) {}    /* Make sure we hang here */
 800199e:	bf00      	nop
 80019a0:	e7fd      	b.n	800199e <_exit+0x12>

080019a2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019a2:	b580      	push	{r7, lr}
 80019a4:	b086      	sub	sp, #24
 80019a6:	af00      	add	r7, sp, #0
 80019a8:	60f8      	str	r0, [r7, #12]
 80019aa:	60b9      	str	r1, [r7, #8]
 80019ac:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019ae:	2300      	movs	r3, #0
 80019b0:	617b      	str	r3, [r7, #20]
 80019b2:	e00a      	b.n	80019ca <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80019b4:	f3af 8000 	nop.w
 80019b8:	4601      	mov	r1, r0
 80019ba:	68bb      	ldr	r3, [r7, #8]
 80019bc:	1c5a      	adds	r2, r3, #1
 80019be:	60ba      	str	r2, [r7, #8]
 80019c0:	b2ca      	uxtb	r2, r1
 80019c2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019c4:	697b      	ldr	r3, [r7, #20]
 80019c6:	3301      	adds	r3, #1
 80019c8:	617b      	str	r3, [r7, #20]
 80019ca:	697a      	ldr	r2, [r7, #20]
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	429a      	cmp	r2, r3
 80019d0:	dbf0      	blt.n	80019b4 <_read+0x12>
  }

  return len;
 80019d2:	687b      	ldr	r3, [r7, #4]
}
 80019d4:	4618      	mov	r0, r3
 80019d6:	3718      	adds	r7, #24
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}

080019dc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b086      	sub	sp, #24
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	60f8      	str	r0, [r7, #12]
 80019e4:	60b9      	str	r1, [r7, #8]
 80019e6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019e8:	2300      	movs	r3, #0
 80019ea:	617b      	str	r3, [r7, #20]
 80019ec:	e009      	b.n	8001a02 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80019ee:	68bb      	ldr	r3, [r7, #8]
 80019f0:	1c5a      	adds	r2, r3, #1
 80019f2:	60ba      	str	r2, [r7, #8]
 80019f4:	781b      	ldrb	r3, [r3, #0]
 80019f6:	4618      	mov	r0, r3
 80019f8:	f7ff fa6c 	bl	8000ed4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019fc:	697b      	ldr	r3, [r7, #20]
 80019fe:	3301      	adds	r3, #1
 8001a00:	617b      	str	r3, [r7, #20]
 8001a02:	697a      	ldr	r2, [r7, #20]
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	429a      	cmp	r2, r3
 8001a08:	dbf1      	blt.n	80019ee <_write+0x12>
  }
  return len;
 8001a0a:	687b      	ldr	r3, [r7, #4]
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	3718      	adds	r7, #24
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}

08001a14 <_close>:

int _close(int file)
{
 8001a14:	b480      	push	{r7}
 8001a16:	b083      	sub	sp, #12
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a1c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a20:	4618      	mov	r0, r3
 8001a22:	370c      	adds	r7, #12
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr

08001a2c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b083      	sub	sp, #12
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
 8001a34:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a3c:	605a      	str	r2, [r3, #4]
  return 0;
 8001a3e:	2300      	movs	r3, #0
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	370c      	adds	r7, #12
 8001a44:	46bd      	mov	sp, r7
 8001a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4a:	4770      	bx	lr

08001a4c <_isatty>:

int _isatty(int file)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b083      	sub	sp, #12
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a54:	2301      	movs	r3, #1
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	370c      	adds	r7, #12
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a60:	4770      	bx	lr

08001a62 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a62:	b480      	push	{r7}
 8001a64:	b085      	sub	sp, #20
 8001a66:	af00      	add	r7, sp, #0
 8001a68:	60f8      	str	r0, [r7, #12]
 8001a6a:	60b9      	str	r1, [r7, #8]
 8001a6c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a6e:	2300      	movs	r3, #0
}
 8001a70:	4618      	mov	r0, r3
 8001a72:	3714      	adds	r7, #20
 8001a74:	46bd      	mov	sp, r7
 8001a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7a:	4770      	bx	lr

08001a7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b086      	sub	sp, #24
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a84:	4a14      	ldr	r2, [pc, #80]	@ (8001ad8 <_sbrk+0x5c>)
 8001a86:	4b15      	ldr	r3, [pc, #84]	@ (8001adc <_sbrk+0x60>)
 8001a88:	1ad3      	subs	r3, r2, r3
 8001a8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a8c:	697b      	ldr	r3, [r7, #20]
 8001a8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a90:	4b13      	ldr	r3, [pc, #76]	@ (8001ae0 <_sbrk+0x64>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d102      	bne.n	8001a9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a98:	4b11      	ldr	r3, [pc, #68]	@ (8001ae0 <_sbrk+0x64>)
 8001a9a:	4a12      	ldr	r2, [pc, #72]	@ (8001ae4 <_sbrk+0x68>)
 8001a9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a9e:	4b10      	ldr	r3, [pc, #64]	@ (8001ae0 <_sbrk+0x64>)
 8001aa0:	681a      	ldr	r2, [r3, #0]
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	4413      	add	r3, r2
 8001aa6:	693a      	ldr	r2, [r7, #16]
 8001aa8:	429a      	cmp	r2, r3
 8001aaa:	d207      	bcs.n	8001abc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001aac:	f004 fdf6 	bl	800669c <__errno>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	220c      	movs	r2, #12
 8001ab4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ab6:	f04f 33ff 	mov.w	r3, #4294967295
 8001aba:	e009      	b.n	8001ad0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001abc:	4b08      	ldr	r3, [pc, #32]	@ (8001ae0 <_sbrk+0x64>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ac2:	4b07      	ldr	r3, [pc, #28]	@ (8001ae0 <_sbrk+0x64>)
 8001ac4:	681a      	ldr	r2, [r3, #0]
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	4413      	add	r3, r2
 8001aca:	4a05      	ldr	r2, [pc, #20]	@ (8001ae0 <_sbrk+0x64>)
 8001acc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ace:	68fb      	ldr	r3, [r7, #12]
}
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	3718      	adds	r7, #24
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	20018000 	.word	0x20018000
 8001adc:	00000400 	.word	0x00000400
 8001ae0:	20000480 	.word	0x20000480
 8001ae4:	20000630 	.word	0x20000630

08001ae8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001aec:	4b06      	ldr	r3, [pc, #24]	@ (8001b08 <SystemInit+0x20>)
 8001aee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001af2:	4a05      	ldr	r2, [pc, #20]	@ (8001b08 <SystemInit+0x20>)
 8001af4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001af8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001afc:	bf00      	nop
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr
 8001b06:	bf00      	nop
 8001b08:	e000ed00 	.word	0xe000ed00

08001b0c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001b0c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001b44 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001b10:	f7ff ffea 	bl	8001ae8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b14:	480c      	ldr	r0, [pc, #48]	@ (8001b48 <LoopForever+0x6>)
  ldr r1, =_edata
 8001b16:	490d      	ldr	r1, [pc, #52]	@ (8001b4c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001b18:	4a0d      	ldr	r2, [pc, #52]	@ (8001b50 <LoopForever+0xe>)
  movs r3, #0
 8001b1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b1c:	e002      	b.n	8001b24 <LoopCopyDataInit>

08001b1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b22:	3304      	adds	r3, #4

08001b24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b28:	d3f9      	bcc.n	8001b1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b2a:	4a0a      	ldr	r2, [pc, #40]	@ (8001b54 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001b2c:	4c0a      	ldr	r4, [pc, #40]	@ (8001b58 <LoopForever+0x16>)
  movs r3, #0
 8001b2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b30:	e001      	b.n	8001b36 <LoopFillZerobss>

08001b32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b34:	3204      	adds	r2, #4

08001b36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b38:	d3fb      	bcc.n	8001b32 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b3a:	f004 fdb5 	bl	80066a8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001b3e:	f7ff f9db 	bl	8000ef8 <main>

08001b42 <LoopForever>:

LoopForever:
    b LoopForever
 8001b42:	e7fe      	b.n	8001b42 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001b44:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001b48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b4c:	20000208 	.word	0x20000208
  ldr r2, =_sidata
 8001b50:	08008824 	.word	0x08008824
  ldr r2, =_sbss
 8001b54:	20000208 	.word	0x20000208
  ldr r4, =_ebss
 8001b58:	2000062c 	.word	0x2000062c

08001b5c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001b5c:	e7fe      	b.n	8001b5c <ADC1_2_IRQHandler>
	...

08001b60 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b08a      	sub	sp, #40	@ 0x28
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8001b68:	4b27      	ldr	r3, [pc, #156]	@ (8001c08 <I2Cx_MspInit+0xa8>)
 8001b6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b6c:	4a26      	ldr	r2, [pc, #152]	@ (8001c08 <I2Cx_MspInit+0xa8>)
 8001b6e:	f043 0302 	orr.w	r3, r3, #2
 8001b72:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b74:	4b24      	ldr	r3, [pc, #144]	@ (8001c08 <I2Cx_MspInit+0xa8>)
 8001b76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b78:	f003 0302 	and.w	r3, r3, #2
 8001b7c:	613b      	str	r3, [r7, #16]
 8001b7e:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8001b80:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001b84:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8001b86:	2312      	movs	r3, #18
 8001b88:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b8e:	2303      	movs	r3, #3
 8001b90:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8001b92:	2304      	movs	r3, #4
 8001b94:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8001b96:	f107 0314 	add.w	r3, r7, #20
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	481b      	ldr	r0, [pc, #108]	@ (8001c0c <I2Cx_MspInit+0xac>)
 8001b9e:	f000 fcd5 	bl	800254c <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8001ba2:	f107 0314 	add.w	r3, r7, #20
 8001ba6:	4619      	mov	r1, r3
 8001ba8:	4818      	ldr	r0, [pc, #96]	@ (8001c0c <I2Cx_MspInit+0xac>)
 8001baa:	f000 fccf 	bl	800254c <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8001bae:	4b16      	ldr	r3, [pc, #88]	@ (8001c08 <I2Cx_MspInit+0xa8>)
 8001bb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bb2:	4a15      	ldr	r2, [pc, #84]	@ (8001c08 <I2Cx_MspInit+0xa8>)
 8001bb4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001bb8:	6593      	str	r3, [r2, #88]	@ 0x58
 8001bba:	4b13      	ldr	r3, [pc, #76]	@ (8001c08 <I2Cx_MspInit+0xa8>)
 8001bbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bbe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001bc2:	60fb      	str	r3, [r7, #12]
 8001bc4:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 8001bc6:	4b10      	ldr	r3, [pc, #64]	@ (8001c08 <I2Cx_MspInit+0xa8>)
 8001bc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001bca:	4a0f      	ldr	r2, [pc, #60]	@ (8001c08 <I2Cx_MspInit+0xa8>)
 8001bcc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001bd0:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8001bd2:	4b0d      	ldr	r3, [pc, #52]	@ (8001c08 <I2Cx_MspInit+0xa8>)
 8001bd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001bd6:	4a0c      	ldr	r2, [pc, #48]	@ (8001c08 <I2Cx_MspInit+0xa8>)
 8001bd8:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8001bdc:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8001bde:	2200      	movs	r2, #0
 8001be0:	210f      	movs	r1, #15
 8001be2:	2021      	movs	r0, #33	@ 0x21
 8001be4:	f000 fc7b 	bl	80024de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8001be8:	2021      	movs	r0, #33	@ 0x21
 8001bea:	f000 fc94 	bl	8002516 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8001bee:	2200      	movs	r2, #0
 8001bf0:	210f      	movs	r1, #15
 8001bf2:	2022      	movs	r0, #34	@ 0x22
 8001bf4:	f000 fc73 	bl	80024de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8001bf8:	2022      	movs	r0, #34	@ 0x22
 8001bfa:	f000 fc8c 	bl	8002516 <HAL_NVIC_EnableIRQ>
}
 8001bfe:	bf00      	nop
 8001c00:	3728      	adds	r7, #40	@ 0x28
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	40021000 	.word	0x40021000
 8001c0c:	48000400 	.word	0x48000400

08001c10 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	4a12      	ldr	r2, [pc, #72]	@ (8001c64 <I2Cx_Init+0x54>)
 8001c1c:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	4a11      	ldr	r2, [pc, #68]	@ (8001c68 <I2Cx_Init+0x58>)
 8001c22:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	2200      	movs	r2, #0
 8001c28:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	2201      	movs	r2, #1
 8001c2e:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2200      	movs	r2, #0
 8001c34:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	2200      	movs	r2, #0
 8001c3a:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2200      	movs	r2, #0
 8001c40:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	2200      	movs	r2, #0
 8001c46:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 8001c48:	6878      	ldr	r0, [r7, #4]
 8001c4a:	f7ff ff89 	bl	8001b60 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 8001c4e:	6878      	ldr	r0, [r7, #4]
 8001c50:	f000 ff55 	bl	8002afe <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8001c54:	2100      	movs	r1, #0
 8001c56:	6878      	ldr	r0, [r7, #4]
 8001c58:	f001 fd0c 	bl	8003674 <HAL_I2CEx_ConfigAnalogFilter>
}
 8001c5c:	bf00      	nop
 8001c5e:	3708      	adds	r7, #8
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	40005800 	.word	0x40005800
 8001c68:	00702681 	.word	0x00702681

08001c6c <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b08a      	sub	sp, #40	@ 0x28
 8001c70:	af04      	add	r7, sp, #16
 8001c72:	60f8      	str	r0, [r7, #12]
 8001c74:	4608      	mov	r0, r1
 8001c76:	4611      	mov	r1, r2
 8001c78:	461a      	mov	r2, r3
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	72fb      	strb	r3, [r7, #11]
 8001c7e:	460b      	mov	r3, r1
 8001c80:	813b      	strh	r3, [r7, #8]
 8001c82:	4613      	mov	r3, r2
 8001c84:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001c86:	2300      	movs	r3, #0
 8001c88:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001c8a:	7afb      	ldrb	r3, [r7, #11]
 8001c8c:	b299      	uxth	r1, r3
 8001c8e:	88f8      	ldrh	r0, [r7, #6]
 8001c90:	893a      	ldrh	r2, [r7, #8]
 8001c92:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c96:	9302      	str	r3, [sp, #8]
 8001c98:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001c9a:	9301      	str	r3, [sp, #4]
 8001c9c:	6a3b      	ldr	r3, [r7, #32]
 8001c9e:	9300      	str	r3, [sp, #0]
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	68f8      	ldr	r0, [r7, #12]
 8001ca4:	f001 f90a 	bl	8002ebc <HAL_I2C_Mem_Read>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8001cac:	7dfb      	ldrb	r3, [r7, #23]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d004      	beq.n	8001cbc <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8001cb2:	7afb      	ldrb	r3, [r7, #11]
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	68f8      	ldr	r0, [r7, #12]
 8001cb8:	f000 f832 	bl	8001d20 <I2Cx_Error>
  }
  return status;
 8001cbc:	7dfb      	ldrb	r3, [r7, #23]
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	3718      	adds	r7, #24
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}

08001cc6 <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8001cc6:	b580      	push	{r7, lr}
 8001cc8:	b08a      	sub	sp, #40	@ 0x28
 8001cca:	af04      	add	r7, sp, #16
 8001ccc:	60f8      	str	r0, [r7, #12]
 8001cce:	4608      	mov	r0, r1
 8001cd0:	4611      	mov	r1, r2
 8001cd2:	461a      	mov	r2, r3
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	72fb      	strb	r3, [r7, #11]
 8001cd8:	460b      	mov	r3, r1
 8001cda:	813b      	strh	r3, [r7, #8]
 8001cdc:	4613      	mov	r3, r2
 8001cde:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001ce4:	7afb      	ldrb	r3, [r7, #11]
 8001ce6:	b299      	uxth	r1, r3
 8001ce8:	88f8      	ldrh	r0, [r7, #6]
 8001cea:	893a      	ldrh	r2, [r7, #8]
 8001cec:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001cf0:	9302      	str	r3, [sp, #8]
 8001cf2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001cf4:	9301      	str	r3, [sp, #4]
 8001cf6:	6a3b      	ldr	r3, [r7, #32]
 8001cf8:	9300      	str	r3, [sp, #0]
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	68f8      	ldr	r0, [r7, #12]
 8001cfe:	f000 ffc9 	bl	8002c94 <HAL_I2C_Mem_Write>
 8001d02:	4603      	mov	r3, r0
 8001d04:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8001d06:	7dfb      	ldrb	r3, [r7, #23]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d004      	beq.n	8001d16 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8001d0c:	7afb      	ldrb	r3, [r7, #11]
 8001d0e:	4619      	mov	r1, r3
 8001d10:	68f8      	ldr	r0, [r7, #12]
 8001d12:	f000 f805 	bl	8001d20 <I2Cx_Error>
  }
  return status;
 8001d16:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	3718      	adds	r7, #24
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}

08001d20 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b082      	sub	sp, #8
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
 8001d28:	460b      	mov	r3, r1
 8001d2a:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8001d2c:	6878      	ldr	r0, [r7, #4]
 8001d2e:	f000 ff81 	bl	8002c34 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8001d32:	6878      	ldr	r0, [r7, #4]
 8001d34:	f7ff ff6c 	bl	8001c10 <I2Cx_Init>
}
 8001d38:	bf00      	nop
 8001d3a:	3708      	adds	r7, #8
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}

08001d40 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8001d44:	4802      	ldr	r0, [pc, #8]	@ (8001d50 <SENSOR_IO_Init+0x10>)
 8001d46:	f7ff ff63 	bl	8001c10 <I2Cx_Init>
}
 8001d4a:	bf00      	nop
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	20000484 	.word	0x20000484

08001d54 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b084      	sub	sp, #16
 8001d58:	af02      	add	r7, sp, #8
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	71fb      	strb	r3, [r7, #7]
 8001d5e:	460b      	mov	r3, r1
 8001d60:	71bb      	strb	r3, [r7, #6]
 8001d62:	4613      	mov	r3, r2
 8001d64:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8001d66:	79bb      	ldrb	r3, [r7, #6]
 8001d68:	b29a      	uxth	r2, r3
 8001d6a:	79f9      	ldrb	r1, [r7, #7]
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	9301      	str	r3, [sp, #4]
 8001d70:	1d7b      	adds	r3, r7, #5
 8001d72:	9300      	str	r3, [sp, #0]
 8001d74:	2301      	movs	r3, #1
 8001d76:	4803      	ldr	r0, [pc, #12]	@ (8001d84 <SENSOR_IO_Write+0x30>)
 8001d78:	f7ff ffa5 	bl	8001cc6 <I2Cx_WriteMultiple>
}
 8001d7c:	bf00      	nop
 8001d7e:	3708      	adds	r7, #8
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	20000484 	.word	0x20000484

08001d88 <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b086      	sub	sp, #24
 8001d8c:	af02      	add	r7, sp, #8
 8001d8e:	4603      	mov	r3, r0
 8001d90:	460a      	mov	r2, r1
 8001d92:	71fb      	strb	r3, [r7, #7]
 8001d94:	4613      	mov	r3, r2
 8001d96:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8001d9c:	79bb      	ldrb	r3, [r7, #6]
 8001d9e:	b29a      	uxth	r2, r3
 8001da0:	79f9      	ldrb	r1, [r7, #7]
 8001da2:	2301      	movs	r3, #1
 8001da4:	9301      	str	r3, [sp, #4]
 8001da6:	f107 030f 	add.w	r3, r7, #15
 8001daa:	9300      	str	r3, [sp, #0]
 8001dac:	2301      	movs	r3, #1
 8001dae:	4804      	ldr	r0, [pc, #16]	@ (8001dc0 <SENSOR_IO_Read+0x38>)
 8001db0:	f7ff ff5c 	bl	8001c6c <I2Cx_ReadMultiple>

  return read_value;
 8001db4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001db6:	4618      	mov	r0, r3
 8001db8:	3710      	adds	r7, #16
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	20000484 	.word	0x20000484

08001dc4 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b084      	sub	sp, #16
 8001dc8:	af02      	add	r7, sp, #8
 8001dca:	603a      	str	r2, [r7, #0]
 8001dcc:	461a      	mov	r2, r3
 8001dce:	4603      	mov	r3, r0
 8001dd0:	71fb      	strb	r3, [r7, #7]
 8001dd2:	460b      	mov	r3, r1
 8001dd4:	71bb      	strb	r3, [r7, #6]
 8001dd6:	4613      	mov	r3, r2
 8001dd8:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8001dda:	79bb      	ldrb	r3, [r7, #6]
 8001ddc:	b29a      	uxth	r2, r3
 8001dde:	79f9      	ldrb	r1, [r7, #7]
 8001de0:	88bb      	ldrh	r3, [r7, #4]
 8001de2:	9301      	str	r3, [sp, #4]
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	9300      	str	r3, [sp, #0]
 8001de8:	2301      	movs	r3, #1
 8001dea:	4804      	ldr	r0, [pc, #16]	@ (8001dfc <SENSOR_IO_ReadMultiple+0x38>)
 8001dec:	f7ff ff3e 	bl	8001c6c <I2Cx_ReadMultiple>
 8001df0:	4603      	mov	r3, r0
}
 8001df2:	4618      	mov	r0, r3
 8001df4:	3708      	adds	r7, #8
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	bf00      	nop
 8001dfc:	20000484 	.word	0x20000484

08001e00 <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{  
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b084      	sub	sp, #16
 8001e04:	af00      	add	r7, sp, #0
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 8001e06:	2300      	movs	r3, #0
 8001e08:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	81bb      	strh	r3, [r7, #12]
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 8001e0e:	4b1a      	ldr	r3, [pc, #104]	@ (8001e78 <BSP_ACCELERO_Init+0x78>)
 8001e10:	689b      	ldr	r3, [r3, #8]
 8001e12:	4798      	blx	r3
 8001e14:	4603      	mov	r3, r0
 8001e16:	2b6a      	cmp	r3, #106	@ 0x6a
 8001e18:	d002      	beq.n	8001e20 <BSP_ACCELERO_Init+0x20>
  {
    ret = ACCELERO_ERROR;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	73fb      	strb	r3, [r7, #15]
 8001e1e:	e025      	b.n	8001e6c <BSP_ACCELERO_Init+0x6c>
  }
  else
  {
    /* Initialize the ACCELERO accelerometer driver structure */
    AccelerometerDrv = &Lsm6dslAccDrv;
 8001e20:	4b16      	ldr	r3, [pc, #88]	@ (8001e7c <BSP_ACCELERO_Init+0x7c>)
 8001e22:	4a15      	ldr	r2, [pc, #84]	@ (8001e78 <BSP_ACCELERO_Init+0x78>)
 8001e24:	601a      	str	r2, [r3, #0]
  
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the ACCELERO accelerometer structure */
    LSM6DSL_InitStructure.AccOutput_DataRate = LSM6DSL_ODR_52Hz;
 8001e26:	2330      	movs	r3, #48	@ 0x30
 8001e28:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.AccFull_Scale = LSM6DSL_ACC_FULLSCALE_2G;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	72bb      	strb	r3, [r7, #10]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 8001e32:	2340      	movs	r3, #64	@ 0x40
 8001e34:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.High_Resolution = 0;
 8001e36:	2300      	movs	r3, #0
 8001e38:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.Communication_Mode = 0;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	72fb      	strb	r3, [r7, #11]
        
    /* Configure MEMS: data rate, full scale  */
    ctrl =  (LSM6DSL_InitStructure.AccOutput_DataRate | LSM6DSL_InitStructure.AccFull_Scale);
 8001e3e:	797a      	ldrb	r2, [r7, #5]
 8001e40:	7abb      	ldrb	r3, [r7, #10]
 8001e42:	4313      	orrs	r3, r2
 8001e44:	b2db      	uxtb	r3, r3
 8001e46:	81bb      	strh	r3, [r7, #12]
    
    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 8001e48:	7a3b      	ldrb	r3, [r7, #8]
 8001e4a:	f043 0304 	orr.w	r3, r3, #4
 8001e4e:	b2db      	uxtb	r3, r3
 8001e50:	b21b      	sxth	r3, r3
 8001e52:	021b      	lsls	r3, r3, #8
 8001e54:	b21a      	sxth	r2, r3
 8001e56:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001e5a:	4313      	orrs	r3, r2
 8001e5c:	b21b      	sxth	r3, r3
 8001e5e:	81bb      	strh	r3, [r7, #12]

    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 8001e60:	4b06      	ldr	r3, [pc, #24]	@ (8001e7c <BSP_ACCELERO_Init+0x7c>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	89ba      	ldrh	r2, [r7, #12]
 8001e68:	4610      	mov	r0, r2
 8001e6a:	4798      	blx	r3
  }  

  return ret;
 8001e6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e6e:	4618      	mov	r0, r3
 8001e70:	3710      	adds	r7, #16
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	20000004 	.word	0x20000004
 8001e7c:	200004d8 	.word	0x200004d8

08001e80 <BSP_ACCELERO_AccGetXYZ>:
  * @param  pDataXYZ Pointer on 3 angular accelerations table with  
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  * @retval None
  */
void BSP_ACCELERO_AccGetXYZ(int16_t *pDataXYZ)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b082      	sub	sp, #8
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  if(AccelerometerDrv != NULL)
 8001e88:	4b08      	ldr	r3, [pc, #32]	@ (8001eac <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d009      	beq.n	8001ea4 <BSP_ACCELERO_AccGetXYZ+0x24>
  {
    if(AccelerometerDrv->GetXYZ != NULL)
 8001e90:	4b06      	ldr	r3, [pc, #24]	@ (8001eac <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d004      	beq.n	8001ea4 <BSP_ACCELERO_AccGetXYZ+0x24>
    {   
      AccelerometerDrv->GetXYZ(pDataXYZ);
 8001e9a:	4b04      	ldr	r3, [pc, #16]	@ (8001eac <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ea0:	6878      	ldr	r0, [r7, #4]
 8001ea2:	4798      	blx	r3
    }
  }
}
 8001ea4:	bf00      	nop
 8001ea6:	3708      	adds	r7, #8
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	200004d8 	.word	0x200004d8

08001eb0 <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b084      	sub	sp, #16
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8001ebe:	2110      	movs	r1, #16
 8001ec0:	20d4      	movs	r0, #212	@ 0xd4
 8001ec2:	f7ff ff61 	bl	8001d88 <SENSOR_IO_Read>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 8001eca:	88fb      	ldrh	r3, [r7, #6]
 8001ecc:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 8001ece:	7bbb      	ldrb	r3, [r7, #14]
 8001ed0:	f003 0303 	and.w	r3, r3, #3
 8001ed4:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 8001ed6:	7bba      	ldrb	r2, [r7, #14]
 8001ed8:	7bfb      	ldrb	r3, [r7, #15]
 8001eda:	4313      	orrs	r3, r2
 8001edc:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 8001ede:	7bbb      	ldrb	r3, [r7, #14]
 8001ee0:	461a      	mov	r2, r3
 8001ee2:	2110      	movs	r1, #16
 8001ee4:	20d4      	movs	r0, #212	@ 0xd4
 8001ee6:	f7ff ff35 	bl	8001d54 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 8001eea:	2112      	movs	r1, #18
 8001eec:	20d4      	movs	r0, #212	@ 0xd4
 8001eee:	f7ff ff4b 	bl	8001d88 <SENSOR_IO_Read>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 8001ef6:	88fb      	ldrh	r3, [r7, #6]
 8001ef8:	0a1b      	lsrs	r3, r3, #8
 8001efa:	b29b      	uxth	r3, r3
 8001efc:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 8001efe:	7bbb      	ldrb	r3, [r7, #14]
 8001f00:	f023 0344 	bic.w	r3, r3, #68	@ 0x44
 8001f04:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 8001f06:	7bba      	ldrb	r2, [r7, #14]
 8001f08:	7bfb      	ldrb	r3, [r7, #15]
 8001f0a:	4313      	orrs	r3, r2
 8001f0c:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 8001f0e:	7bbb      	ldrb	r3, [r7, #14]
 8001f10:	461a      	mov	r2, r3
 8001f12:	2112      	movs	r1, #18
 8001f14:	20d4      	movs	r0, #212	@ 0xd4
 8001f16:	f7ff ff1d 	bl	8001d54 <SENSOR_IO_Write>
}
 8001f1a:	bf00      	nop
 8001f1c:	3710      	adds	r7, #16
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}

08001f22 <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 8001f22:	b580      	push	{r7, lr}
 8001f24:	b082      	sub	sp, #8
 8001f26:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8001f2c:	2110      	movs	r1, #16
 8001f2e:	20d4      	movs	r0, #212	@ 0xd4
 8001f30:	f7ff ff2a 	bl	8001d88 <SENSOR_IO_Read>
 8001f34:	4603      	mov	r3, r0
 8001f36:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 8001f38:	79fb      	ldrb	r3, [r7, #7]
 8001f3a:	f003 030f 	and.w	r3, r3, #15
 8001f3e:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 8001f40:	79fb      	ldrb	r3, [r7, #7]
 8001f42:	461a      	mov	r2, r3
 8001f44:	2110      	movs	r1, #16
 8001f46:	20d4      	movs	r0, #212	@ 0xd4
 8001f48:	f7ff ff04 	bl	8001d54 <SENSOR_IO_Write>
}
 8001f4c:	bf00      	nop
 8001f4e:	3708      	adds	r7, #8
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}

08001f54 <LSM6DSL_AccReadID>:
/**
  * @brief  Read LSM6DSL ID.
  * @retval ID 
  */
uint8_t LSM6DSL_AccReadID(void)
{  
 8001f54:	b580      	push	{r7, lr}
 8001f56:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();
 8001f58:	f7ff fef2 	bl	8001d40 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG));
 8001f5c:	210f      	movs	r1, #15
 8001f5e:	20d4      	movs	r0, #212	@ 0xd4
 8001f60:	f7ff ff12 	bl	8001d88 <SENSOR_IO_Read>
 8001f64:	4603      	mov	r3, r0
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	bd80      	pop	{r7, pc}

08001f6a <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 8001f6a:	b580      	push	{r7, lr}
 8001f6c:	b084      	sub	sp, #16
 8001f6e:	af00      	add	r7, sp, #0
 8001f70:	4603      	mov	r3, r0
 8001f72:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8001f74:	2300      	movs	r3, #0
 8001f76:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 8001f78:	2115      	movs	r1, #21
 8001f7a:	20d4      	movs	r0, #212	@ 0xd4
 8001f7c:	f7ff ff04 	bl	8001d88 <SENSOR_IO_Read>
 8001f80:	4603      	mov	r3, r0
 8001f82:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 8001f84:	7bfb      	ldrb	r3, [r7, #15]
 8001f86:	f023 0310 	bic.w	r3, r3, #16
 8001f8a:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 8001f8c:	88fb      	ldrh	r3, [r7, #6]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d003      	beq.n	8001f9a <LSM6DSL_AccLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 8001f92:	7bfb      	ldrb	r3, [r7, #15]
 8001f94:	f043 0310 	orr.w	r3, r3, #16
 8001f98:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 8001f9a:	7bfb      	ldrb	r3, [r7, #15]
 8001f9c:	461a      	mov	r2, r3
 8001f9e:	2115      	movs	r1, #21
 8001fa0:	20d4      	movs	r0, #212	@ 0xd4
 8001fa2:	f7ff fed7 	bl	8001d54 <SENSOR_IO_Write>
}
 8001fa6:	bf00      	nop
 8001fa8:	3710      	adds	r7, #16
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}
	...

08001fb0 <LSM6DSL_AccReadXYZ>:
/**
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  */
void LSM6DSL_AccReadXYZ(int16_t* pData)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b088      	sub	sp, #32
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx= 0;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8001fc0:	f04f 0300 	mov.w	r3, #0
 8001fc4:	61bb      	str	r3, [r7, #24]
  
  /* Read the acceleration control register content */
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8001fc6:	2110      	movs	r1, #16
 8001fc8:	20d4      	movs	r0, #212	@ 0xd4
 8001fca:	f7ff fedd 	bl	8001d88 <SENSOR_IO_Read>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 8001fd2:	f107 0208 	add.w	r2, r7, #8
 8001fd6:	2306      	movs	r3, #6
 8001fd8:	2128      	movs	r1, #40	@ 0x28
 8001fda:	20d4      	movs	r0, #212	@ 0xd4
 8001fdc:	f7ff fef2 	bl	8001dc4 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	77fb      	strb	r3, [r7, #31]
 8001fe4:	e01a      	b.n	800201c <LSM6DSL_AccReadXYZ+0x6c>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 8001fe6:	7ffb      	ldrb	r3, [r7, #31]
 8001fe8:	005b      	lsls	r3, r3, #1
 8001fea:	3301      	adds	r3, #1
 8001fec:	3320      	adds	r3, #32
 8001fee:	443b      	add	r3, r7
 8001ff0:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001ff4:	021b      	lsls	r3, r3, #8
 8001ff6:	b29b      	uxth	r3, r3
 8001ff8:	7ffa      	ldrb	r2, [r7, #31]
 8001ffa:	0052      	lsls	r2, r2, #1
 8001ffc:	3220      	adds	r2, #32
 8001ffe:	443a      	add	r2, r7
 8002000:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 8002004:	4413      	add	r3, r2
 8002006:	b29a      	uxth	r2, r3
 8002008:	7ffb      	ldrb	r3, [r7, #31]
 800200a:	b212      	sxth	r2, r2
 800200c:	005b      	lsls	r3, r3, #1
 800200e:	3320      	adds	r3, #32
 8002010:	443b      	add	r3, r7
 8002012:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8002016:	7ffb      	ldrb	r3, [r7, #31]
 8002018:	3301      	adds	r3, #1
 800201a:	77fb      	strb	r3, [r7, #31]
 800201c:	7ffb      	ldrb	r3, [r7, #31]
 800201e:	2b02      	cmp	r3, #2
 8002020:	d9e1      	bls.n	8001fe6 <LSM6DSL_AccReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL1_XL */
  switch(ctrlx & 0x0C)
 8002022:	7dfb      	ldrb	r3, [r7, #23]
 8002024:	f003 030c 	and.w	r3, r3, #12
 8002028:	2b0c      	cmp	r3, #12
 800202a:	d829      	bhi.n	8002080 <LSM6DSL_AccReadXYZ+0xd0>
 800202c:	a201      	add	r2, pc, #4	@ (adr r2, 8002034 <LSM6DSL_AccReadXYZ+0x84>)
 800202e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002032:	bf00      	nop
 8002034:	08002069 	.word	0x08002069
 8002038:	08002081 	.word	0x08002081
 800203c:	08002081 	.word	0x08002081
 8002040:	08002081 	.word	0x08002081
 8002044:	0800207b 	.word	0x0800207b
 8002048:	08002081 	.word	0x08002081
 800204c:	08002081 	.word	0x08002081
 8002050:	08002081 	.word	0x08002081
 8002054:	0800206f 	.word	0x0800206f
 8002058:	08002081 	.word	0x08002081
 800205c:	08002081 	.word	0x08002081
 8002060:	08002081 	.word	0x08002081
 8002064:	08002075 	.word	0x08002075
  {
  case LSM6DSL_ACC_FULLSCALE_2G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_2G;
 8002068:	4b18      	ldr	r3, [pc, #96]	@ (80020cc <LSM6DSL_AccReadXYZ+0x11c>)
 800206a:	61bb      	str	r3, [r7, #24]
    break;
 800206c:	e008      	b.n	8002080 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_4G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_4G;
 800206e:	4b18      	ldr	r3, [pc, #96]	@ (80020d0 <LSM6DSL_AccReadXYZ+0x120>)
 8002070:	61bb      	str	r3, [r7, #24]
    break;
 8002072:	e005      	b.n	8002080 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_8G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_8G;
 8002074:	4b17      	ldr	r3, [pc, #92]	@ (80020d4 <LSM6DSL_AccReadXYZ+0x124>)
 8002076:	61bb      	str	r3, [r7, #24]
    break;
 8002078:	e002      	b.n	8002080 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_16G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_16G;
 800207a:	4b17      	ldr	r3, [pc, #92]	@ (80020d8 <LSM6DSL_AccReadXYZ+0x128>)
 800207c:	61bb      	str	r3, [r7, #24]
    break;    
 800207e:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8002080:	2300      	movs	r3, #0
 8002082:	77fb      	strb	r3, [r7, #31]
 8002084:	e01a      	b.n	80020bc <LSM6DSL_AccReadXYZ+0x10c>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 8002086:	7ffb      	ldrb	r3, [r7, #31]
 8002088:	005b      	lsls	r3, r3, #1
 800208a:	3320      	adds	r3, #32
 800208c:	443b      	add	r3, r7
 800208e:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8002092:	ee07 3a90 	vmov	s15, r3
 8002096:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800209a:	edd7 7a06 	vldr	s15, [r7, #24]
 800209e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020a2:	7ffb      	ldrb	r3, [r7, #31]
 80020a4:	005b      	lsls	r3, r3, #1
 80020a6:	687a      	ldr	r2, [r7, #4]
 80020a8:	4413      	add	r3, r2
 80020aa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80020ae:	ee17 2a90 	vmov	r2, s15
 80020b2:	b212      	sxth	r2, r2
 80020b4:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 80020b6:	7ffb      	ldrb	r3, [r7, #31]
 80020b8:	3301      	adds	r3, #1
 80020ba:	77fb      	strb	r3, [r7, #31]
 80020bc:	7ffb      	ldrb	r3, [r7, #31]
 80020be:	2b02      	cmp	r3, #2
 80020c0:	d9e1      	bls.n	8002086 <LSM6DSL_AccReadXYZ+0xd6>
  }
}
 80020c2:	bf00      	nop
 80020c4:	bf00      	nop
 80020c6:	3720      	adds	r7, #32
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}
 80020cc:	3d79db23 	.word	0x3d79db23
 80020d0:	3df9db23 	.word	0x3df9db23
 80020d4:	3e79db23 	.word	0x3e79db23
 80020d8:	3ef9db23 	.word	0x3ef9db23

080020dc <arm_fir_f32>:
void arm_fir_f32(
  const arm_fir_instance_f32 * S,
  const float32_t * pSrc,
        float32_t * pDst,
        uint32_t blockSize)
{
 80020dc:	b480      	push	{r7}
 80020de:	b08f      	sub	sp, #60	@ 0x3c
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	60f8      	str	r0, [r7, #12]
 80020e4:	60b9      	str	r1, [r7, #8]
 80020e6:	607a      	str	r2, [r7, #4]
 80020e8:	603b      	str	r3, [r7, #0]
        float32_t *pState = S->pState;                 /* State pointer */
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	637b      	str	r3, [r7, #52]	@ 0x34
  const float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	689b      	ldr	r3, [r3, #8]
 80020f4:	617b      	str	r3, [r7, #20]
        float32_t *pStateCurnt;                        /* Points to the current sample of the state */
        float32_t *px;                                 /* Temporary pointer for state buffer */
  const float32_t *pb;                                 /* Temporary pointer for coefficient buffer */
        float32_t acc0;                                /* Accumulator */
        uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	881b      	ldrh	r3, [r3, #0]
 80020fa:	613b      	str	r3, [r7, #16]
        float32_t c0;                                           /* Temporary variable to hold coefficient value */
#endif

  /* S->pState points to state array which contains previous frame (numTaps - 1) samples */
  /* pStateCurnt points to the location where the new input data should be written */
  pStateCurnt = &(S->pState[(numTaps - 1U)]);
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	685a      	ldr	r2, [r3, #4]
 8002100:	693b      	ldr	r3, [r7, #16]
 8002102:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002106:	3b01      	subs	r3, #1
 8002108:	009b      	lsls	r3, r3, #2
 800210a:	4413      	add	r3, r2
 800210c:	633b      	str	r3, [r7, #48]	@ 0x30
  blkCnt = blockSize % 0x8U;

#else

  /* Initialize blkCnt with number of taps */
  blkCnt = blockSize;
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	61bb      	str	r3, [r7, #24]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

  while (blkCnt > 0U)
 8002112:	e033      	b.n	800217c <arm_fir_f32+0xa0>
  {
    /* Copy one sample at a time into state buffer */
    *pStateCurnt++ = *pSrc++;
 8002114:	68ba      	ldr	r2, [r7, #8]
 8002116:	1d13      	adds	r3, r2, #4
 8002118:	60bb      	str	r3, [r7, #8]
 800211a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800211c:	1d19      	adds	r1, r3, #4
 800211e:	6339      	str	r1, [r7, #48]	@ 0x30
 8002120:	6812      	ldr	r2, [r2, #0]
 8002122:	601a      	str	r2, [r3, #0]

    /* Set the accumulator to zero */
    acc0 = 0.0f;
 8002124:	f04f 0300 	mov.w	r3, #0
 8002128:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Initialize state pointer */
    px = pState;
 800212a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800212c:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Initialize Coefficient pointer */
    pb = pCoeffs;
 800212e:	697b      	ldr	r3, [r7, #20]
 8002130:	62bb      	str	r3, [r7, #40]	@ 0x28

    i = numTaps;
 8002132:	693b      	ldr	r3, [r7, #16]
 8002134:	623b      	str	r3, [r7, #32]

    /* Perform the multiply-accumulates */
    do
    {
      /* acc =  b[numTaps-1] * x[n-numTaps-1] + b[numTaps-2] * x[n-numTaps-2] + b[numTaps-3] * x[n-numTaps-3] +...+ b[0] * x[0] */
      acc0 += *px++ * *pb++;
 8002136:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002138:	1d1a      	adds	r2, r3, #4
 800213a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800213c:	ed93 7a00 	vldr	s14, [r3]
 8002140:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002142:	1d1a      	adds	r2, r3, #4
 8002144:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002146:	edd3 7a00 	vldr	s15, [r3]
 800214a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800214e:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002152:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002156:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

      i--;
 800215a:	6a3b      	ldr	r3, [r7, #32]
 800215c:	3b01      	subs	r3, #1
 800215e:	623b      	str	r3, [r7, #32]
    } while (i > 0U);
 8002160:	6a3b      	ldr	r3, [r7, #32]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d1e7      	bne.n	8002136 <arm_fir_f32+0x5a>

    /* Store result in destination buffer. */
    *pDst++ = acc0;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	1d1a      	adds	r2, r3, #4
 800216a:	607a      	str	r2, [r7, #4]
 800216c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800216e:	601a      	str	r2, [r3, #0]

    /* Advance state pointer by 1 for the next sample */
    pState = pState + 1U;
 8002170:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002172:	3304      	adds	r3, #4
 8002174:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Decrement loop counter */
    blkCnt--;
 8002176:	69bb      	ldr	r3, [r7, #24]
 8002178:	3b01      	subs	r3, #1
 800217a:	61bb      	str	r3, [r7, #24]
  while (blkCnt > 0U)
 800217c:	69bb      	ldr	r3, [r7, #24]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d1c8      	bne.n	8002114 <arm_fir_f32+0x38>
  /* Processing is complete.
     Now copy the last numTaps - 1 samples to the start of the state buffer.
     This prepares the state buffer for the next function call. */

  /* Points to the start of the state buffer */
  pStateCurnt = S->pState;
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	633b      	str	r3, [r7, #48]	@ 0x30
  tapCnt = (numTaps - 1U) % 0x4U;

#else

  /* Initialize tapCnt with number of taps */
  tapCnt = (numTaps - 1U);
 8002188:	693b      	ldr	r3, [r7, #16]
 800218a:	3b01      	subs	r3, #1
 800218c:	61fb      	str	r3, [r7, #28]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

  /* Copy remaining data */
  while (tapCnt > 0U)
 800218e:	e00a      	b.n	80021a6 <arm_fir_f32+0xca>
  {
    *pStateCurnt++ = *pState++;
 8002190:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002192:	1d13      	adds	r3, r2, #4
 8002194:	637b      	str	r3, [r7, #52]	@ 0x34
 8002196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002198:	1d19      	adds	r1, r3, #4
 800219a:	6339      	str	r1, [r7, #48]	@ 0x30
 800219c:	6812      	ldr	r2, [r2, #0]
 800219e:	601a      	str	r2, [r3, #0]

    /* Decrement loop counter */
    tapCnt--;
 80021a0:	69fb      	ldr	r3, [r7, #28]
 80021a2:	3b01      	subs	r3, #1
 80021a4:	61fb      	str	r3, [r7, #28]
  while (tapCnt > 0U)
 80021a6:	69fb      	ldr	r3, [r7, #28]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d1f1      	bne.n	8002190 <arm_fir_f32+0xb4>
  }

}
 80021ac:	bf00      	nop
 80021ae:	bf00      	nop
 80021b0:	373c      	adds	r7, #60	@ 0x3c
 80021b2:	46bd      	mov	sp, r7
 80021b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b8:	4770      	bx	lr

080021ba <arm_fir_init_f32>:
        arm_fir_instance_f32 * S,
        uint16_t numTaps,
  const float32_t * pCoeffs,
        float32_t * pState,
        uint32_t blockSize)
{
 80021ba:	b580      	push	{r7, lr}
 80021bc:	b084      	sub	sp, #16
 80021be:	af00      	add	r7, sp, #0
 80021c0:	60f8      	str	r0, [r7, #12]
 80021c2:	607a      	str	r2, [r7, #4]
 80021c4:	603b      	str	r3, [r7, #0]
 80021c6:	460b      	mov	r3, r1
 80021c8:	817b      	strh	r3, [r7, #10]
  /* Assign filter taps */
  S->numTaps = numTaps;
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	897a      	ldrh	r2, [r7, #10]
 80021ce:	801a      	strh	r2, [r3, #0]

  /* Assign coefficient pointer */
  S->pCoeffs = pCoeffs;
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	687a      	ldr	r2, [r7, #4]
 80021d4:	609a      	str	r2, [r3, #8]

  /* Clear state buffer. The size is always (blockSize + numTaps - 1) */
  memset(pState, 0, (numTaps + (blockSize - 1U)) * sizeof(float32_t));
 80021d6:	897a      	ldrh	r2, [r7, #10]
 80021d8:	69bb      	ldr	r3, [r7, #24]
 80021da:	4413      	add	r3, r2
 80021dc:	3b01      	subs	r3, #1
 80021de:	009b      	lsls	r3, r3, #2
 80021e0:	461a      	mov	r2, r3
 80021e2:	2100      	movs	r1, #0
 80021e4:	6838      	ldr	r0, [r7, #0]
 80021e6:	f004 fa07 	bl	80065f8 <memset>

  /* Assign state pointer */
  S->pState = pState;
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	683a      	ldr	r2, [r7, #0]
 80021ee:	605a      	str	r2, [r3, #4]
}
 80021f0:	bf00      	nop
 80021f2:	3710      	adds	r7, #16
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}

080021f8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b082      	sub	sp, #8
 80021fc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80021fe:	2300      	movs	r3, #0
 8002200:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002202:	2003      	movs	r0, #3
 8002204:	f000 f960 	bl	80024c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002208:	2000      	movs	r0, #0
 800220a:	f000 f80d 	bl	8002228 <HAL_InitTick>
 800220e:	4603      	mov	r3, r0
 8002210:	2b00      	cmp	r3, #0
 8002212:	d002      	beq.n	800221a <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002214:	2301      	movs	r3, #1
 8002216:	71fb      	strb	r3, [r7, #7]
 8002218:	e001      	b.n	800221e <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800221a:	f7ff fa43 	bl	80016a4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800221e:	79fb      	ldrb	r3, [r7, #7]
}
 8002220:	4618      	mov	r0, r3
 8002222:	3708      	adds	r7, #8
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}

08002228 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b084      	sub	sp, #16
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002230:	2300      	movs	r3, #0
 8002232:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002234:	4b17      	ldr	r3, [pc, #92]	@ (8002294 <HAL_InitTick+0x6c>)
 8002236:	781b      	ldrb	r3, [r3, #0]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d023      	beq.n	8002284 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800223c:	4b16      	ldr	r3, [pc, #88]	@ (8002298 <HAL_InitTick+0x70>)
 800223e:	681a      	ldr	r2, [r3, #0]
 8002240:	4b14      	ldr	r3, [pc, #80]	@ (8002294 <HAL_InitTick+0x6c>)
 8002242:	781b      	ldrb	r3, [r3, #0]
 8002244:	4619      	mov	r1, r3
 8002246:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800224a:	fbb3 f3f1 	udiv	r3, r3, r1
 800224e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002252:	4618      	mov	r0, r3
 8002254:	f000 f96d 	bl	8002532 <HAL_SYSTICK_Config>
 8002258:	4603      	mov	r3, r0
 800225a:	2b00      	cmp	r3, #0
 800225c:	d10f      	bne.n	800227e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2b0f      	cmp	r3, #15
 8002262:	d809      	bhi.n	8002278 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002264:	2200      	movs	r2, #0
 8002266:	6879      	ldr	r1, [r7, #4]
 8002268:	f04f 30ff 	mov.w	r0, #4294967295
 800226c:	f000 f937 	bl	80024de <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002270:	4a0a      	ldr	r2, [pc, #40]	@ (800229c <HAL_InitTick+0x74>)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6013      	str	r3, [r2, #0]
 8002276:	e007      	b.n	8002288 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002278:	2301      	movs	r3, #1
 800227a:	73fb      	strb	r3, [r7, #15]
 800227c:	e004      	b.n	8002288 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800227e:	2301      	movs	r3, #1
 8002280:	73fb      	strb	r3, [r7, #15]
 8002282:	e001      	b.n	8002288 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002284:	2301      	movs	r3, #1
 8002286:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002288:	7bfb      	ldrb	r3, [r7, #15]
}
 800228a:	4618      	mov	r0, r3
 800228c:	3710      	adds	r7, #16
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	2000003c 	.word	0x2000003c
 8002298:	20000000 	.word	0x20000000
 800229c:	20000038 	.word	0x20000038

080022a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022a0:	b480      	push	{r7}
 80022a2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80022a4:	4b06      	ldr	r3, [pc, #24]	@ (80022c0 <HAL_IncTick+0x20>)
 80022a6:	781b      	ldrb	r3, [r3, #0]
 80022a8:	461a      	mov	r2, r3
 80022aa:	4b06      	ldr	r3, [pc, #24]	@ (80022c4 <HAL_IncTick+0x24>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4413      	add	r3, r2
 80022b0:	4a04      	ldr	r2, [pc, #16]	@ (80022c4 <HAL_IncTick+0x24>)
 80022b2:	6013      	str	r3, [r2, #0]
}
 80022b4:	bf00      	nop
 80022b6:	46bd      	mov	sp, r7
 80022b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022bc:	4770      	bx	lr
 80022be:	bf00      	nop
 80022c0:	2000003c 	.word	0x2000003c
 80022c4:	200004dc 	.word	0x200004dc

080022c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022c8:	b480      	push	{r7}
 80022ca:	af00      	add	r7, sp, #0
  return uwTick;
 80022cc:	4b03      	ldr	r3, [pc, #12]	@ (80022dc <HAL_GetTick+0x14>)
 80022ce:	681b      	ldr	r3, [r3, #0]
}
 80022d0:	4618      	mov	r0, r3
 80022d2:	46bd      	mov	sp, r7
 80022d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d8:	4770      	bx	lr
 80022da:	bf00      	nop
 80022dc:	200004dc 	.word	0x200004dc

080022e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b084      	sub	sp, #16
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80022e8:	f7ff ffee 	bl	80022c8 <HAL_GetTick>
 80022ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022f8:	d005      	beq.n	8002306 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80022fa:	4b0a      	ldr	r3, [pc, #40]	@ (8002324 <HAL_Delay+0x44>)
 80022fc:	781b      	ldrb	r3, [r3, #0]
 80022fe:	461a      	mov	r2, r3
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	4413      	add	r3, r2
 8002304:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002306:	bf00      	nop
 8002308:	f7ff ffde 	bl	80022c8 <HAL_GetTick>
 800230c:	4602      	mov	r2, r0
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	1ad3      	subs	r3, r2, r3
 8002312:	68fa      	ldr	r2, [r7, #12]
 8002314:	429a      	cmp	r2, r3
 8002316:	d8f7      	bhi.n	8002308 <HAL_Delay+0x28>
  {
  }
}
 8002318:	bf00      	nop
 800231a:	bf00      	nop
 800231c:	3710      	adds	r7, #16
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}
 8002322:	bf00      	nop
 8002324:	2000003c 	.word	0x2000003c

08002328 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002328:	b480      	push	{r7}
 800232a:	b085      	sub	sp, #20
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	f003 0307 	and.w	r3, r3, #7
 8002336:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002338:	4b0c      	ldr	r3, [pc, #48]	@ (800236c <__NVIC_SetPriorityGrouping+0x44>)
 800233a:	68db      	ldr	r3, [r3, #12]
 800233c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800233e:	68ba      	ldr	r2, [r7, #8]
 8002340:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002344:	4013      	ands	r3, r2
 8002346:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800234c:	68bb      	ldr	r3, [r7, #8]
 800234e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002350:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002354:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002358:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800235a:	4a04      	ldr	r2, [pc, #16]	@ (800236c <__NVIC_SetPriorityGrouping+0x44>)
 800235c:	68bb      	ldr	r3, [r7, #8]
 800235e:	60d3      	str	r3, [r2, #12]
}
 8002360:	bf00      	nop
 8002362:	3714      	adds	r7, #20
 8002364:	46bd      	mov	sp, r7
 8002366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236a:	4770      	bx	lr
 800236c:	e000ed00 	.word	0xe000ed00

08002370 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002370:	b480      	push	{r7}
 8002372:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002374:	4b04      	ldr	r3, [pc, #16]	@ (8002388 <__NVIC_GetPriorityGrouping+0x18>)
 8002376:	68db      	ldr	r3, [r3, #12]
 8002378:	0a1b      	lsrs	r3, r3, #8
 800237a:	f003 0307 	and.w	r3, r3, #7
}
 800237e:	4618      	mov	r0, r3
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr
 8002388:	e000ed00 	.word	0xe000ed00

0800238c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800238c:	b480      	push	{r7}
 800238e:	b083      	sub	sp, #12
 8002390:	af00      	add	r7, sp, #0
 8002392:	4603      	mov	r3, r0
 8002394:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002396:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800239a:	2b00      	cmp	r3, #0
 800239c:	db0b      	blt.n	80023b6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800239e:	79fb      	ldrb	r3, [r7, #7]
 80023a0:	f003 021f 	and.w	r2, r3, #31
 80023a4:	4907      	ldr	r1, [pc, #28]	@ (80023c4 <__NVIC_EnableIRQ+0x38>)
 80023a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023aa:	095b      	lsrs	r3, r3, #5
 80023ac:	2001      	movs	r0, #1
 80023ae:	fa00 f202 	lsl.w	r2, r0, r2
 80023b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80023b6:	bf00      	nop
 80023b8:	370c      	adds	r7, #12
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr
 80023c2:	bf00      	nop
 80023c4:	e000e100 	.word	0xe000e100

080023c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b083      	sub	sp, #12
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	4603      	mov	r3, r0
 80023d0:	6039      	str	r1, [r7, #0]
 80023d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	db0a      	blt.n	80023f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	b2da      	uxtb	r2, r3
 80023e0:	490c      	ldr	r1, [pc, #48]	@ (8002414 <__NVIC_SetPriority+0x4c>)
 80023e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023e6:	0112      	lsls	r2, r2, #4
 80023e8:	b2d2      	uxtb	r2, r2
 80023ea:	440b      	add	r3, r1
 80023ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023f0:	e00a      	b.n	8002408 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	b2da      	uxtb	r2, r3
 80023f6:	4908      	ldr	r1, [pc, #32]	@ (8002418 <__NVIC_SetPriority+0x50>)
 80023f8:	79fb      	ldrb	r3, [r7, #7]
 80023fa:	f003 030f 	and.w	r3, r3, #15
 80023fe:	3b04      	subs	r3, #4
 8002400:	0112      	lsls	r2, r2, #4
 8002402:	b2d2      	uxtb	r2, r2
 8002404:	440b      	add	r3, r1
 8002406:	761a      	strb	r2, [r3, #24]
}
 8002408:	bf00      	nop
 800240a:	370c      	adds	r7, #12
 800240c:	46bd      	mov	sp, r7
 800240e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002412:	4770      	bx	lr
 8002414:	e000e100 	.word	0xe000e100
 8002418:	e000ed00 	.word	0xe000ed00

0800241c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800241c:	b480      	push	{r7}
 800241e:	b089      	sub	sp, #36	@ 0x24
 8002420:	af00      	add	r7, sp, #0
 8002422:	60f8      	str	r0, [r7, #12]
 8002424:	60b9      	str	r1, [r7, #8]
 8002426:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	f003 0307 	and.w	r3, r3, #7
 800242e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002430:	69fb      	ldr	r3, [r7, #28]
 8002432:	f1c3 0307 	rsb	r3, r3, #7
 8002436:	2b04      	cmp	r3, #4
 8002438:	bf28      	it	cs
 800243a:	2304      	movcs	r3, #4
 800243c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800243e:	69fb      	ldr	r3, [r7, #28]
 8002440:	3304      	adds	r3, #4
 8002442:	2b06      	cmp	r3, #6
 8002444:	d902      	bls.n	800244c <NVIC_EncodePriority+0x30>
 8002446:	69fb      	ldr	r3, [r7, #28]
 8002448:	3b03      	subs	r3, #3
 800244a:	e000      	b.n	800244e <NVIC_EncodePriority+0x32>
 800244c:	2300      	movs	r3, #0
 800244e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002450:	f04f 32ff 	mov.w	r2, #4294967295
 8002454:	69bb      	ldr	r3, [r7, #24]
 8002456:	fa02 f303 	lsl.w	r3, r2, r3
 800245a:	43da      	mvns	r2, r3
 800245c:	68bb      	ldr	r3, [r7, #8]
 800245e:	401a      	ands	r2, r3
 8002460:	697b      	ldr	r3, [r7, #20]
 8002462:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002464:	f04f 31ff 	mov.w	r1, #4294967295
 8002468:	697b      	ldr	r3, [r7, #20]
 800246a:	fa01 f303 	lsl.w	r3, r1, r3
 800246e:	43d9      	mvns	r1, r3
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002474:	4313      	orrs	r3, r2
         );
}
 8002476:	4618      	mov	r0, r3
 8002478:	3724      	adds	r7, #36	@ 0x24
 800247a:	46bd      	mov	sp, r7
 800247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002480:	4770      	bx	lr
	...

08002484 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b082      	sub	sp, #8
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	3b01      	subs	r3, #1
 8002490:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002494:	d301      	bcc.n	800249a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002496:	2301      	movs	r3, #1
 8002498:	e00f      	b.n	80024ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800249a:	4a0a      	ldr	r2, [pc, #40]	@ (80024c4 <SysTick_Config+0x40>)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	3b01      	subs	r3, #1
 80024a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024a2:	210f      	movs	r1, #15
 80024a4:	f04f 30ff 	mov.w	r0, #4294967295
 80024a8:	f7ff ff8e 	bl	80023c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024ac:	4b05      	ldr	r3, [pc, #20]	@ (80024c4 <SysTick_Config+0x40>)
 80024ae:	2200      	movs	r2, #0
 80024b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024b2:	4b04      	ldr	r3, [pc, #16]	@ (80024c4 <SysTick_Config+0x40>)
 80024b4:	2207      	movs	r2, #7
 80024b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024b8:	2300      	movs	r3, #0
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	3708      	adds	r7, #8
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	e000e010 	.word	0xe000e010

080024c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b082      	sub	sp, #8
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024d0:	6878      	ldr	r0, [r7, #4]
 80024d2:	f7ff ff29 	bl	8002328 <__NVIC_SetPriorityGrouping>
}
 80024d6:	bf00      	nop
 80024d8:	3708      	adds	r7, #8
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}

080024de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024de:	b580      	push	{r7, lr}
 80024e0:	b086      	sub	sp, #24
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	4603      	mov	r3, r0
 80024e6:	60b9      	str	r1, [r7, #8]
 80024e8:	607a      	str	r2, [r7, #4]
 80024ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80024ec:	2300      	movs	r3, #0
 80024ee:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80024f0:	f7ff ff3e 	bl	8002370 <__NVIC_GetPriorityGrouping>
 80024f4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024f6:	687a      	ldr	r2, [r7, #4]
 80024f8:	68b9      	ldr	r1, [r7, #8]
 80024fa:	6978      	ldr	r0, [r7, #20]
 80024fc:	f7ff ff8e 	bl	800241c <NVIC_EncodePriority>
 8002500:	4602      	mov	r2, r0
 8002502:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002506:	4611      	mov	r1, r2
 8002508:	4618      	mov	r0, r3
 800250a:	f7ff ff5d 	bl	80023c8 <__NVIC_SetPriority>
}
 800250e:	bf00      	nop
 8002510:	3718      	adds	r7, #24
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}

08002516 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002516:	b580      	push	{r7, lr}
 8002518:	b082      	sub	sp, #8
 800251a:	af00      	add	r7, sp, #0
 800251c:	4603      	mov	r3, r0
 800251e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002520:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002524:	4618      	mov	r0, r3
 8002526:	f7ff ff31 	bl	800238c <__NVIC_EnableIRQ>
}
 800252a:	bf00      	nop
 800252c:	3708      	adds	r7, #8
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}

08002532 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002532:	b580      	push	{r7, lr}
 8002534:	b082      	sub	sp, #8
 8002536:	af00      	add	r7, sp, #0
 8002538:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800253a:	6878      	ldr	r0, [r7, #4]
 800253c:	f7ff ffa2 	bl	8002484 <SysTick_Config>
 8002540:	4603      	mov	r3, r0
}
 8002542:	4618      	mov	r0, r3
 8002544:	3708      	adds	r7, #8
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
	...

0800254c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800254c:	b480      	push	{r7}
 800254e:	b087      	sub	sp, #28
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
 8002554:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002556:	2300      	movs	r3, #0
 8002558:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800255a:	e17f      	b.n	800285c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	681a      	ldr	r2, [r3, #0]
 8002560:	2101      	movs	r1, #1
 8002562:	697b      	ldr	r3, [r7, #20]
 8002564:	fa01 f303 	lsl.w	r3, r1, r3
 8002568:	4013      	ands	r3, r2
 800256a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	2b00      	cmp	r3, #0
 8002570:	f000 8171 	beq.w	8002856 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	f003 0303 	and.w	r3, r3, #3
 800257c:	2b01      	cmp	r3, #1
 800257e:	d005      	beq.n	800258c <HAL_GPIO_Init+0x40>
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	f003 0303 	and.w	r3, r3, #3
 8002588:	2b02      	cmp	r3, #2
 800258a:	d130      	bne.n	80025ee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	689b      	ldr	r3, [r3, #8]
 8002590:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	005b      	lsls	r3, r3, #1
 8002596:	2203      	movs	r2, #3
 8002598:	fa02 f303 	lsl.w	r3, r2, r3
 800259c:	43db      	mvns	r3, r3
 800259e:	693a      	ldr	r2, [r7, #16]
 80025a0:	4013      	ands	r3, r2
 80025a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	68da      	ldr	r2, [r3, #12]
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	005b      	lsls	r3, r3, #1
 80025ac:	fa02 f303 	lsl.w	r3, r2, r3
 80025b0:	693a      	ldr	r2, [r7, #16]
 80025b2:	4313      	orrs	r3, r2
 80025b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	693a      	ldr	r2, [r7, #16]
 80025ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80025c2:	2201      	movs	r2, #1
 80025c4:	697b      	ldr	r3, [r7, #20]
 80025c6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ca:	43db      	mvns	r3, r3
 80025cc:	693a      	ldr	r2, [r7, #16]
 80025ce:	4013      	ands	r3, r2
 80025d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	091b      	lsrs	r3, r3, #4
 80025d8:	f003 0201 	and.w	r2, r3, #1
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	fa02 f303 	lsl.w	r3, r2, r3
 80025e2:	693a      	ldr	r2, [r7, #16]
 80025e4:	4313      	orrs	r3, r2
 80025e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	693a      	ldr	r2, [r7, #16]
 80025ec:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	f003 0303 	and.w	r3, r3, #3
 80025f6:	2b03      	cmp	r3, #3
 80025f8:	d118      	bne.n	800262c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025fe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002600:	2201      	movs	r2, #1
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	fa02 f303 	lsl.w	r3, r2, r3
 8002608:	43db      	mvns	r3, r3
 800260a:	693a      	ldr	r2, [r7, #16]
 800260c:	4013      	ands	r3, r2
 800260e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	08db      	lsrs	r3, r3, #3
 8002616:	f003 0201 	and.w	r2, r3, #1
 800261a:	697b      	ldr	r3, [r7, #20]
 800261c:	fa02 f303 	lsl.w	r3, r2, r3
 8002620:	693a      	ldr	r2, [r7, #16]
 8002622:	4313      	orrs	r3, r2
 8002624:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	693a      	ldr	r2, [r7, #16]
 800262a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	f003 0303 	and.w	r3, r3, #3
 8002634:	2b03      	cmp	r3, #3
 8002636:	d017      	beq.n	8002668 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	68db      	ldr	r3, [r3, #12]
 800263c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800263e:	697b      	ldr	r3, [r7, #20]
 8002640:	005b      	lsls	r3, r3, #1
 8002642:	2203      	movs	r2, #3
 8002644:	fa02 f303 	lsl.w	r3, r2, r3
 8002648:	43db      	mvns	r3, r3
 800264a:	693a      	ldr	r2, [r7, #16]
 800264c:	4013      	ands	r3, r2
 800264e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	689a      	ldr	r2, [r3, #8]
 8002654:	697b      	ldr	r3, [r7, #20]
 8002656:	005b      	lsls	r3, r3, #1
 8002658:	fa02 f303 	lsl.w	r3, r2, r3
 800265c:	693a      	ldr	r2, [r7, #16]
 800265e:	4313      	orrs	r3, r2
 8002660:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	693a      	ldr	r2, [r7, #16]
 8002666:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	f003 0303 	and.w	r3, r3, #3
 8002670:	2b02      	cmp	r3, #2
 8002672:	d123      	bne.n	80026bc <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	08da      	lsrs	r2, r3, #3
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	3208      	adds	r2, #8
 800267c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002680:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002682:	697b      	ldr	r3, [r7, #20]
 8002684:	f003 0307 	and.w	r3, r3, #7
 8002688:	009b      	lsls	r3, r3, #2
 800268a:	220f      	movs	r2, #15
 800268c:	fa02 f303 	lsl.w	r3, r2, r3
 8002690:	43db      	mvns	r3, r3
 8002692:	693a      	ldr	r2, [r7, #16]
 8002694:	4013      	ands	r3, r2
 8002696:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	691a      	ldr	r2, [r3, #16]
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	f003 0307 	and.w	r3, r3, #7
 80026a2:	009b      	lsls	r3, r3, #2
 80026a4:	fa02 f303 	lsl.w	r3, r2, r3
 80026a8:	693a      	ldr	r2, [r7, #16]
 80026aa:	4313      	orrs	r3, r2
 80026ac:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80026ae:	697b      	ldr	r3, [r7, #20]
 80026b0:	08da      	lsrs	r2, r3, #3
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	3208      	adds	r2, #8
 80026b6:	6939      	ldr	r1, [r7, #16]
 80026b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80026c2:	697b      	ldr	r3, [r7, #20]
 80026c4:	005b      	lsls	r3, r3, #1
 80026c6:	2203      	movs	r2, #3
 80026c8:	fa02 f303 	lsl.w	r3, r2, r3
 80026cc:	43db      	mvns	r3, r3
 80026ce:	693a      	ldr	r2, [r7, #16]
 80026d0:	4013      	ands	r3, r2
 80026d2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	f003 0203 	and.w	r2, r3, #3
 80026dc:	697b      	ldr	r3, [r7, #20]
 80026de:	005b      	lsls	r3, r3, #1
 80026e0:	fa02 f303 	lsl.w	r3, r2, r3
 80026e4:	693a      	ldr	r2, [r7, #16]
 80026e6:	4313      	orrs	r3, r2
 80026e8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	693a      	ldr	r2, [r7, #16]
 80026ee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	f000 80ac 	beq.w	8002856 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026fe:	4b5f      	ldr	r3, [pc, #380]	@ (800287c <HAL_GPIO_Init+0x330>)
 8002700:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002702:	4a5e      	ldr	r2, [pc, #376]	@ (800287c <HAL_GPIO_Init+0x330>)
 8002704:	f043 0301 	orr.w	r3, r3, #1
 8002708:	6613      	str	r3, [r2, #96]	@ 0x60
 800270a:	4b5c      	ldr	r3, [pc, #368]	@ (800287c <HAL_GPIO_Init+0x330>)
 800270c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800270e:	f003 0301 	and.w	r3, r3, #1
 8002712:	60bb      	str	r3, [r7, #8]
 8002714:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002716:	4a5a      	ldr	r2, [pc, #360]	@ (8002880 <HAL_GPIO_Init+0x334>)
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	089b      	lsrs	r3, r3, #2
 800271c:	3302      	adds	r3, #2
 800271e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002722:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002724:	697b      	ldr	r3, [r7, #20]
 8002726:	f003 0303 	and.w	r3, r3, #3
 800272a:	009b      	lsls	r3, r3, #2
 800272c:	220f      	movs	r2, #15
 800272e:	fa02 f303 	lsl.w	r3, r2, r3
 8002732:	43db      	mvns	r3, r3
 8002734:	693a      	ldr	r2, [r7, #16]
 8002736:	4013      	ands	r3, r2
 8002738:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002740:	d025      	beq.n	800278e <HAL_GPIO_Init+0x242>
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	4a4f      	ldr	r2, [pc, #316]	@ (8002884 <HAL_GPIO_Init+0x338>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d01f      	beq.n	800278a <HAL_GPIO_Init+0x23e>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	4a4e      	ldr	r2, [pc, #312]	@ (8002888 <HAL_GPIO_Init+0x33c>)
 800274e:	4293      	cmp	r3, r2
 8002750:	d019      	beq.n	8002786 <HAL_GPIO_Init+0x23a>
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	4a4d      	ldr	r2, [pc, #308]	@ (800288c <HAL_GPIO_Init+0x340>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d013      	beq.n	8002782 <HAL_GPIO_Init+0x236>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	4a4c      	ldr	r2, [pc, #304]	@ (8002890 <HAL_GPIO_Init+0x344>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d00d      	beq.n	800277e <HAL_GPIO_Init+0x232>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	4a4b      	ldr	r2, [pc, #300]	@ (8002894 <HAL_GPIO_Init+0x348>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d007      	beq.n	800277a <HAL_GPIO_Init+0x22e>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	4a4a      	ldr	r2, [pc, #296]	@ (8002898 <HAL_GPIO_Init+0x34c>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d101      	bne.n	8002776 <HAL_GPIO_Init+0x22a>
 8002772:	2306      	movs	r3, #6
 8002774:	e00c      	b.n	8002790 <HAL_GPIO_Init+0x244>
 8002776:	2307      	movs	r3, #7
 8002778:	e00a      	b.n	8002790 <HAL_GPIO_Init+0x244>
 800277a:	2305      	movs	r3, #5
 800277c:	e008      	b.n	8002790 <HAL_GPIO_Init+0x244>
 800277e:	2304      	movs	r3, #4
 8002780:	e006      	b.n	8002790 <HAL_GPIO_Init+0x244>
 8002782:	2303      	movs	r3, #3
 8002784:	e004      	b.n	8002790 <HAL_GPIO_Init+0x244>
 8002786:	2302      	movs	r3, #2
 8002788:	e002      	b.n	8002790 <HAL_GPIO_Init+0x244>
 800278a:	2301      	movs	r3, #1
 800278c:	e000      	b.n	8002790 <HAL_GPIO_Init+0x244>
 800278e:	2300      	movs	r3, #0
 8002790:	697a      	ldr	r2, [r7, #20]
 8002792:	f002 0203 	and.w	r2, r2, #3
 8002796:	0092      	lsls	r2, r2, #2
 8002798:	4093      	lsls	r3, r2
 800279a:	693a      	ldr	r2, [r7, #16]
 800279c:	4313      	orrs	r3, r2
 800279e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80027a0:	4937      	ldr	r1, [pc, #220]	@ (8002880 <HAL_GPIO_Init+0x334>)
 80027a2:	697b      	ldr	r3, [r7, #20]
 80027a4:	089b      	lsrs	r3, r3, #2
 80027a6:	3302      	adds	r3, #2
 80027a8:	693a      	ldr	r2, [r7, #16]
 80027aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80027ae:	4b3b      	ldr	r3, [pc, #236]	@ (800289c <HAL_GPIO_Init+0x350>)
 80027b0:	689b      	ldr	r3, [r3, #8]
 80027b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	43db      	mvns	r3, r3
 80027b8:	693a      	ldr	r2, [r7, #16]
 80027ba:	4013      	ands	r3, r2
 80027bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d003      	beq.n	80027d2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80027ca:	693a      	ldr	r2, [r7, #16]
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	4313      	orrs	r3, r2
 80027d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80027d2:	4a32      	ldr	r2, [pc, #200]	@ (800289c <HAL_GPIO_Init+0x350>)
 80027d4:	693b      	ldr	r3, [r7, #16]
 80027d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80027d8:	4b30      	ldr	r3, [pc, #192]	@ (800289c <HAL_GPIO_Init+0x350>)
 80027da:	68db      	ldr	r3, [r3, #12]
 80027dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	43db      	mvns	r3, r3
 80027e2:	693a      	ldr	r2, [r7, #16]
 80027e4:	4013      	ands	r3, r2
 80027e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d003      	beq.n	80027fc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80027f4:	693a      	ldr	r2, [r7, #16]
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	4313      	orrs	r3, r2
 80027fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80027fc:	4a27      	ldr	r2, [pc, #156]	@ (800289c <HAL_GPIO_Init+0x350>)
 80027fe:	693b      	ldr	r3, [r7, #16]
 8002800:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002802:	4b26      	ldr	r3, [pc, #152]	@ (800289c <HAL_GPIO_Init+0x350>)
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	43db      	mvns	r3, r3
 800280c:	693a      	ldr	r2, [r7, #16]
 800280e:	4013      	ands	r3, r2
 8002810:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800281a:	2b00      	cmp	r3, #0
 800281c:	d003      	beq.n	8002826 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800281e:	693a      	ldr	r2, [r7, #16]
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	4313      	orrs	r3, r2
 8002824:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002826:	4a1d      	ldr	r2, [pc, #116]	@ (800289c <HAL_GPIO_Init+0x350>)
 8002828:	693b      	ldr	r3, [r7, #16]
 800282a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800282c:	4b1b      	ldr	r3, [pc, #108]	@ (800289c <HAL_GPIO_Init+0x350>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	43db      	mvns	r3, r3
 8002836:	693a      	ldr	r2, [r7, #16]
 8002838:	4013      	ands	r3, r2
 800283a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002844:	2b00      	cmp	r3, #0
 8002846:	d003      	beq.n	8002850 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002848:	693a      	ldr	r2, [r7, #16]
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	4313      	orrs	r3, r2
 800284e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002850:	4a12      	ldr	r2, [pc, #72]	@ (800289c <HAL_GPIO_Init+0x350>)
 8002852:	693b      	ldr	r3, [r7, #16]
 8002854:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002856:	697b      	ldr	r3, [r7, #20]
 8002858:	3301      	adds	r3, #1
 800285a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	681a      	ldr	r2, [r3, #0]
 8002860:	697b      	ldr	r3, [r7, #20]
 8002862:	fa22 f303 	lsr.w	r3, r2, r3
 8002866:	2b00      	cmp	r3, #0
 8002868:	f47f ae78 	bne.w	800255c <HAL_GPIO_Init+0x10>
  }
}
 800286c:	bf00      	nop
 800286e:	bf00      	nop
 8002870:	371c      	adds	r7, #28
 8002872:	46bd      	mov	sp, r7
 8002874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002878:	4770      	bx	lr
 800287a:	bf00      	nop
 800287c:	40021000 	.word	0x40021000
 8002880:	40010000 	.word	0x40010000
 8002884:	48000400 	.word	0x48000400
 8002888:	48000800 	.word	0x48000800
 800288c:	48000c00 	.word	0x48000c00
 8002890:	48001000 	.word	0x48001000
 8002894:	48001400 	.word	0x48001400
 8002898:	48001800 	.word	0x48001800
 800289c:	40010400 	.word	0x40010400

080028a0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b087      	sub	sp, #28
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
 80028a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80028aa:	2300      	movs	r3, #0
 80028ac:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80028ae:	e0cd      	b.n	8002a4c <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80028b0:	2201      	movs	r2, #1
 80028b2:	697b      	ldr	r3, [r7, #20]
 80028b4:	fa02 f303 	lsl.w	r3, r2, r3
 80028b8:	683a      	ldr	r2, [r7, #0]
 80028ba:	4013      	ands	r3, r2
 80028bc:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80028be:	693b      	ldr	r3, [r7, #16]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	f000 80c0 	beq.w	8002a46 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80028c6:	4a68      	ldr	r2, [pc, #416]	@ (8002a68 <HAL_GPIO_DeInit+0x1c8>)
 80028c8:	697b      	ldr	r3, [r7, #20]
 80028ca:	089b      	lsrs	r3, r3, #2
 80028cc:	3302      	adds	r3, #2
 80028ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028d2:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80028d4:	697b      	ldr	r3, [r7, #20]
 80028d6:	f003 0303 	and.w	r3, r3, #3
 80028da:	009b      	lsls	r3, r3, #2
 80028dc:	220f      	movs	r2, #15
 80028de:	fa02 f303 	lsl.w	r3, r2, r3
 80028e2:	68fa      	ldr	r2, [r7, #12]
 80028e4:	4013      	ands	r3, r2
 80028e6:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80028ee:	d025      	beq.n	800293c <HAL_GPIO_DeInit+0x9c>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	4a5e      	ldr	r2, [pc, #376]	@ (8002a6c <HAL_GPIO_DeInit+0x1cc>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d01f      	beq.n	8002938 <HAL_GPIO_DeInit+0x98>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	4a5d      	ldr	r2, [pc, #372]	@ (8002a70 <HAL_GPIO_DeInit+0x1d0>)
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d019      	beq.n	8002934 <HAL_GPIO_DeInit+0x94>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	4a5c      	ldr	r2, [pc, #368]	@ (8002a74 <HAL_GPIO_DeInit+0x1d4>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d013      	beq.n	8002930 <HAL_GPIO_DeInit+0x90>
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	4a5b      	ldr	r2, [pc, #364]	@ (8002a78 <HAL_GPIO_DeInit+0x1d8>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d00d      	beq.n	800292c <HAL_GPIO_DeInit+0x8c>
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	4a5a      	ldr	r2, [pc, #360]	@ (8002a7c <HAL_GPIO_DeInit+0x1dc>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d007      	beq.n	8002928 <HAL_GPIO_DeInit+0x88>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	4a59      	ldr	r2, [pc, #356]	@ (8002a80 <HAL_GPIO_DeInit+0x1e0>)
 800291c:	4293      	cmp	r3, r2
 800291e:	d101      	bne.n	8002924 <HAL_GPIO_DeInit+0x84>
 8002920:	2306      	movs	r3, #6
 8002922:	e00c      	b.n	800293e <HAL_GPIO_DeInit+0x9e>
 8002924:	2307      	movs	r3, #7
 8002926:	e00a      	b.n	800293e <HAL_GPIO_DeInit+0x9e>
 8002928:	2305      	movs	r3, #5
 800292a:	e008      	b.n	800293e <HAL_GPIO_DeInit+0x9e>
 800292c:	2304      	movs	r3, #4
 800292e:	e006      	b.n	800293e <HAL_GPIO_DeInit+0x9e>
 8002930:	2303      	movs	r3, #3
 8002932:	e004      	b.n	800293e <HAL_GPIO_DeInit+0x9e>
 8002934:	2302      	movs	r3, #2
 8002936:	e002      	b.n	800293e <HAL_GPIO_DeInit+0x9e>
 8002938:	2301      	movs	r3, #1
 800293a:	e000      	b.n	800293e <HAL_GPIO_DeInit+0x9e>
 800293c:	2300      	movs	r3, #0
 800293e:	697a      	ldr	r2, [r7, #20]
 8002940:	f002 0203 	and.w	r2, r2, #3
 8002944:	0092      	lsls	r2, r2, #2
 8002946:	4093      	lsls	r3, r2
 8002948:	68fa      	ldr	r2, [r7, #12]
 800294a:	429a      	cmp	r2, r3
 800294c:	d132      	bne.n	80029b4 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800294e:	4b4d      	ldr	r3, [pc, #308]	@ (8002a84 <HAL_GPIO_DeInit+0x1e4>)
 8002950:	681a      	ldr	r2, [r3, #0]
 8002952:	693b      	ldr	r3, [r7, #16]
 8002954:	43db      	mvns	r3, r3
 8002956:	494b      	ldr	r1, [pc, #300]	@ (8002a84 <HAL_GPIO_DeInit+0x1e4>)
 8002958:	4013      	ands	r3, r2
 800295a:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 800295c:	4b49      	ldr	r3, [pc, #292]	@ (8002a84 <HAL_GPIO_DeInit+0x1e4>)
 800295e:	685a      	ldr	r2, [r3, #4]
 8002960:	693b      	ldr	r3, [r7, #16]
 8002962:	43db      	mvns	r3, r3
 8002964:	4947      	ldr	r1, [pc, #284]	@ (8002a84 <HAL_GPIO_DeInit+0x1e4>)
 8002966:	4013      	ands	r3, r2
 8002968:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 800296a:	4b46      	ldr	r3, [pc, #280]	@ (8002a84 <HAL_GPIO_DeInit+0x1e4>)
 800296c:	68da      	ldr	r2, [r3, #12]
 800296e:	693b      	ldr	r3, [r7, #16]
 8002970:	43db      	mvns	r3, r3
 8002972:	4944      	ldr	r1, [pc, #272]	@ (8002a84 <HAL_GPIO_DeInit+0x1e4>)
 8002974:	4013      	ands	r3, r2
 8002976:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8002978:	4b42      	ldr	r3, [pc, #264]	@ (8002a84 <HAL_GPIO_DeInit+0x1e4>)
 800297a:	689a      	ldr	r2, [r3, #8]
 800297c:	693b      	ldr	r3, [r7, #16]
 800297e:	43db      	mvns	r3, r3
 8002980:	4940      	ldr	r1, [pc, #256]	@ (8002a84 <HAL_GPIO_DeInit+0x1e4>)
 8002982:	4013      	ands	r3, r2
 8002984:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8002986:	697b      	ldr	r3, [r7, #20]
 8002988:	f003 0303 	and.w	r3, r3, #3
 800298c:	009b      	lsls	r3, r3, #2
 800298e:	220f      	movs	r2, #15
 8002990:	fa02 f303 	lsl.w	r3, r2, r3
 8002994:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8002996:	4a34      	ldr	r2, [pc, #208]	@ (8002a68 <HAL_GPIO_DeInit+0x1c8>)
 8002998:	697b      	ldr	r3, [r7, #20]
 800299a:	089b      	lsrs	r3, r3, #2
 800299c:	3302      	adds	r3, #2
 800299e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	43da      	mvns	r2, r3
 80029a6:	4830      	ldr	r0, [pc, #192]	@ (8002a68 <HAL_GPIO_DeInit+0x1c8>)
 80029a8:	697b      	ldr	r3, [r7, #20]
 80029aa:	089b      	lsrs	r3, r3, #2
 80029ac:	400a      	ands	r2, r1
 80029ae:	3302      	adds	r3, #2
 80029b0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681a      	ldr	r2, [r3, #0]
 80029b8:	697b      	ldr	r3, [r7, #20]
 80029ba:	005b      	lsls	r3, r3, #1
 80029bc:	2103      	movs	r1, #3
 80029be:	fa01 f303 	lsl.w	r3, r1, r3
 80029c2:	431a      	orrs	r2, r3
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	08da      	lsrs	r2, r3, #3
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	3208      	adds	r2, #8
 80029d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80029d4:	697b      	ldr	r3, [r7, #20]
 80029d6:	f003 0307 	and.w	r3, r3, #7
 80029da:	009b      	lsls	r3, r3, #2
 80029dc:	220f      	movs	r2, #15
 80029de:	fa02 f303 	lsl.w	r3, r2, r3
 80029e2:	43db      	mvns	r3, r3
 80029e4:	697a      	ldr	r2, [r7, #20]
 80029e6:	08d2      	lsrs	r2, r2, #3
 80029e8:	4019      	ands	r1, r3
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	3208      	adds	r2, #8
 80029ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	689a      	ldr	r2, [r3, #8]
 80029f6:	697b      	ldr	r3, [r7, #20]
 80029f8:	005b      	lsls	r3, r3, #1
 80029fa:	2103      	movs	r1, #3
 80029fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002a00:	43db      	mvns	r3, r3
 8002a02:	401a      	ands	r2, r3
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	685a      	ldr	r2, [r3, #4]
 8002a0c:	2101      	movs	r1, #1
 8002a0e:	697b      	ldr	r3, [r7, #20]
 8002a10:	fa01 f303 	lsl.w	r3, r1, r3
 8002a14:	43db      	mvns	r3, r3
 8002a16:	401a      	ands	r2, r3
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	68da      	ldr	r2, [r3, #12]
 8002a20:	697b      	ldr	r3, [r7, #20]
 8002a22:	005b      	lsls	r3, r3, #1
 8002a24:	2103      	movs	r1, #3
 8002a26:	fa01 f303 	lsl.w	r3, r1, r3
 8002a2a:	43db      	mvns	r3, r3
 8002a2c:	401a      	ands	r2, r3
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a36:	2101      	movs	r1, #1
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	fa01 f303 	lsl.w	r3, r1, r3
 8002a3e:	43db      	mvns	r3, r3
 8002a40:	401a      	ands	r2, r3
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8002a46:	697b      	ldr	r3, [r7, #20]
 8002a48:	3301      	adds	r3, #1
 8002a4a:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8002a4c:	683a      	ldr	r2, [r7, #0]
 8002a4e:	697b      	ldr	r3, [r7, #20]
 8002a50:	fa22 f303 	lsr.w	r3, r2, r3
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	f47f af2b 	bne.w	80028b0 <HAL_GPIO_DeInit+0x10>
  }
}
 8002a5a:	bf00      	nop
 8002a5c:	bf00      	nop
 8002a5e:	371c      	adds	r7, #28
 8002a60:	46bd      	mov	sp, r7
 8002a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a66:	4770      	bx	lr
 8002a68:	40010000 	.word	0x40010000
 8002a6c:	48000400 	.word	0x48000400
 8002a70:	48000800 	.word	0x48000800
 8002a74:	48000c00 	.word	0x48000c00
 8002a78:	48001000 	.word	0x48001000
 8002a7c:	48001400 	.word	0x48001400
 8002a80:	48001800 	.word	0x48001800
 8002a84:	40010400 	.word	0x40010400

08002a88 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b083      	sub	sp, #12
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
 8002a90:	460b      	mov	r3, r1
 8002a92:	807b      	strh	r3, [r7, #2]
 8002a94:	4613      	mov	r3, r2
 8002a96:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a98:	787b      	ldrb	r3, [r7, #1]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d003      	beq.n	8002aa6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002a9e:	887a      	ldrh	r2, [r7, #2]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002aa4:	e002      	b.n	8002aac <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002aa6:	887a      	ldrh	r2, [r7, #2]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002aac:	bf00      	nop
 8002aae:	370c      	adds	r7, #12
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab6:	4770      	bx	lr

08002ab8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b082      	sub	sp, #8
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	4603      	mov	r3, r0
 8002ac0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002ac2:	4b08      	ldr	r3, [pc, #32]	@ (8002ae4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ac4:	695a      	ldr	r2, [r3, #20]
 8002ac6:	88fb      	ldrh	r3, [r7, #6]
 8002ac8:	4013      	ands	r3, r2
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d006      	beq.n	8002adc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002ace:	4a05      	ldr	r2, [pc, #20]	@ (8002ae4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ad0:	88fb      	ldrh	r3, [r7, #6]
 8002ad2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002ad4:	88fb      	ldrh	r3, [r7, #6]
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f000 f806 	bl	8002ae8 <HAL_GPIO_EXTI_Callback>
  }
}
 8002adc:	bf00      	nop
 8002ade:	3708      	adds	r7, #8
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bd80      	pop	{r7, pc}
 8002ae4:	40010400 	.word	0x40010400

08002ae8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b083      	sub	sp, #12
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	4603      	mov	r3, r0
 8002af0:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002af2:	bf00      	nop
 8002af4:	370c      	adds	r7, #12
 8002af6:	46bd      	mov	sp, r7
 8002af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afc:	4770      	bx	lr

08002afe <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002afe:	b580      	push	{r7, lr}
 8002b00:	b082      	sub	sp, #8
 8002b02:	af00      	add	r7, sp, #0
 8002b04:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d101      	bne.n	8002b10 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	e08d      	b.n	8002c2c <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b16:	b2db      	uxtb	r3, r3
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d106      	bne.n	8002b2a <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2200      	movs	r2, #0
 8002b20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002b24:	6878      	ldr	r0, [r7, #4]
 8002b26:	f7fe fde1 	bl	80016ec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2224      	movs	r2, #36	@ 0x24
 8002b2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	681a      	ldr	r2, [r3, #0]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f022 0201 	bic.w	r2, r2, #1
 8002b40:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	685a      	ldr	r2, [r3, #4]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002b4e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	689a      	ldr	r2, [r3, #8]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002b5e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	68db      	ldr	r3, [r3, #12]
 8002b64:	2b01      	cmp	r3, #1
 8002b66:	d107      	bne.n	8002b78 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	689a      	ldr	r2, [r3, #8]
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002b74:	609a      	str	r2, [r3, #8]
 8002b76:	e006      	b.n	8002b86 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	689a      	ldr	r2, [r3, #8]
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002b84:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	68db      	ldr	r3, [r3, #12]
 8002b8a:	2b02      	cmp	r3, #2
 8002b8c:	d108      	bne.n	8002ba0 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	685a      	ldr	r2, [r3, #4]
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002b9c:	605a      	str	r2, [r3, #4]
 8002b9e:	e007      	b.n	8002bb0 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	685a      	ldr	r2, [r3, #4]
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002bae:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	685b      	ldr	r3, [r3, #4]
 8002bb6:	687a      	ldr	r2, [r7, #4]
 8002bb8:	6812      	ldr	r2, [r2, #0]
 8002bba:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002bbe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002bc2:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	68da      	ldr	r2, [r3, #12]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002bd2:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	691a      	ldr	r2, [r3, #16]
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	695b      	ldr	r3, [r3, #20]
 8002bdc:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	699b      	ldr	r3, [r3, #24]
 8002be4:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	430a      	orrs	r2, r1
 8002bec:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	69d9      	ldr	r1, [r3, #28]
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6a1a      	ldr	r2, [r3, #32]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	430a      	orrs	r2, r1
 8002bfc:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	681a      	ldr	r2, [r3, #0]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f042 0201 	orr.w	r2, r2, #1
 8002c0c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2200      	movs	r2, #0
 8002c12:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2220      	movs	r2, #32
 8002c18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2200      	movs	r2, #0
 8002c20:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2200      	movs	r2, #0
 8002c26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002c2a:	2300      	movs	r3, #0
}
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	3708      	adds	r7, #8
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bd80      	pop	{r7, pc}

08002c34 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b082      	sub	sp, #8
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d101      	bne.n	8002c46 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8002c42:	2301      	movs	r3, #1
 8002c44:	e021      	b.n	8002c8a <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2224      	movs	r2, #36	@ 0x24
 8002c4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	681a      	ldr	r2, [r3, #0]
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f022 0201 	bic.w	r2, r2, #1
 8002c5c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8002c5e:	6878      	ldr	r0, [r7, #4]
 8002c60:	f7fe fda2 	bl	80017a8 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2200      	movs	r2, #0
 8002c68:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2200      	movs	r2, #0
 8002c76:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2200      	movs	r2, #0
 8002c84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8002c88:	2300      	movs	r3, #0
}
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	3708      	adds	r7, #8
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}
	...

08002c94 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b088      	sub	sp, #32
 8002c98:	af02      	add	r7, sp, #8
 8002c9a:	60f8      	str	r0, [r7, #12]
 8002c9c:	4608      	mov	r0, r1
 8002c9e:	4611      	mov	r1, r2
 8002ca0:	461a      	mov	r2, r3
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	817b      	strh	r3, [r7, #10]
 8002ca6:	460b      	mov	r3, r1
 8002ca8:	813b      	strh	r3, [r7, #8]
 8002caa:	4613      	mov	r3, r2
 8002cac:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002cb4:	b2db      	uxtb	r3, r3
 8002cb6:	2b20      	cmp	r3, #32
 8002cb8:	f040 80f9 	bne.w	8002eae <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002cbc:	6a3b      	ldr	r3, [r7, #32]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d002      	beq.n	8002cc8 <HAL_I2C_Mem_Write+0x34>
 8002cc2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d105      	bne.n	8002cd4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002cce:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	e0ed      	b.n	8002eb0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002cda:	2b01      	cmp	r3, #1
 8002cdc:	d101      	bne.n	8002ce2 <HAL_I2C_Mem_Write+0x4e>
 8002cde:	2302      	movs	r3, #2
 8002ce0:	e0e6      	b.n	8002eb0 <HAL_I2C_Mem_Write+0x21c>
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	2201      	movs	r2, #1
 8002ce6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002cea:	f7ff faed 	bl	80022c8 <HAL_GetTick>
 8002cee:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002cf0:	697b      	ldr	r3, [r7, #20]
 8002cf2:	9300      	str	r3, [sp, #0]
 8002cf4:	2319      	movs	r3, #25
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002cfc:	68f8      	ldr	r0, [r7, #12]
 8002cfe:	f000 fac3 	bl	8003288 <I2C_WaitOnFlagUntilTimeout>
 8002d02:	4603      	mov	r3, r0
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d001      	beq.n	8002d0c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002d08:	2301      	movs	r3, #1
 8002d0a:	e0d1      	b.n	8002eb0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	2221      	movs	r2, #33	@ 0x21
 8002d10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	2240      	movs	r2, #64	@ 0x40
 8002d18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	2200      	movs	r2, #0
 8002d20:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	6a3a      	ldr	r2, [r7, #32]
 8002d26:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002d2c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	2200      	movs	r2, #0
 8002d32:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002d34:	88f8      	ldrh	r0, [r7, #6]
 8002d36:	893a      	ldrh	r2, [r7, #8]
 8002d38:	8979      	ldrh	r1, [r7, #10]
 8002d3a:	697b      	ldr	r3, [r7, #20]
 8002d3c:	9301      	str	r3, [sp, #4]
 8002d3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d40:	9300      	str	r3, [sp, #0]
 8002d42:	4603      	mov	r3, r0
 8002d44:	68f8      	ldr	r0, [r7, #12]
 8002d46:	f000 f9d3 	bl	80030f0 <I2C_RequestMemoryWrite>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d005      	beq.n	8002d5c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	2200      	movs	r2, #0
 8002d54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002d58:	2301      	movs	r3, #1
 8002d5a:	e0a9      	b.n	8002eb0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d60:	b29b      	uxth	r3, r3
 8002d62:	2bff      	cmp	r3, #255	@ 0xff
 8002d64:	d90e      	bls.n	8002d84 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	22ff      	movs	r2, #255	@ 0xff
 8002d6a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d70:	b2da      	uxtb	r2, r3
 8002d72:	8979      	ldrh	r1, [r7, #10]
 8002d74:	2300      	movs	r3, #0
 8002d76:	9300      	str	r3, [sp, #0]
 8002d78:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002d7c:	68f8      	ldr	r0, [r7, #12]
 8002d7e:	f000 fc47 	bl	8003610 <I2C_TransferConfig>
 8002d82:	e00f      	b.n	8002da4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d88:	b29a      	uxth	r2, r3
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d92:	b2da      	uxtb	r2, r3
 8002d94:	8979      	ldrh	r1, [r7, #10]
 8002d96:	2300      	movs	r3, #0
 8002d98:	9300      	str	r3, [sp, #0]
 8002d9a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002d9e:	68f8      	ldr	r0, [r7, #12]
 8002da0:	f000 fc36 	bl	8003610 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002da4:	697a      	ldr	r2, [r7, #20]
 8002da6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002da8:	68f8      	ldr	r0, [r7, #12]
 8002daa:	f000 fac6 	bl	800333a <I2C_WaitOnTXISFlagUntilTimeout>
 8002dae:	4603      	mov	r3, r0
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d001      	beq.n	8002db8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002db4:	2301      	movs	r3, #1
 8002db6:	e07b      	b.n	8002eb0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dbc:	781a      	ldrb	r2, [r3, #0]
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dc8:	1c5a      	adds	r2, r3, #1
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dd2:	b29b      	uxth	r3, r3
 8002dd4:	3b01      	subs	r3, #1
 8002dd6:	b29a      	uxth	r2, r3
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002de0:	3b01      	subs	r3, #1
 8002de2:	b29a      	uxth	r2, r3
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dec:	b29b      	uxth	r3, r3
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d034      	beq.n	8002e5c <HAL_I2C_Mem_Write+0x1c8>
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d130      	bne.n	8002e5c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002dfa:	697b      	ldr	r3, [r7, #20]
 8002dfc:	9300      	str	r3, [sp, #0]
 8002dfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e00:	2200      	movs	r2, #0
 8002e02:	2180      	movs	r1, #128	@ 0x80
 8002e04:	68f8      	ldr	r0, [r7, #12]
 8002e06:	f000 fa3f 	bl	8003288 <I2C_WaitOnFlagUntilTimeout>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d001      	beq.n	8002e14 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002e10:	2301      	movs	r3, #1
 8002e12:	e04d      	b.n	8002eb0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e18:	b29b      	uxth	r3, r3
 8002e1a:	2bff      	cmp	r3, #255	@ 0xff
 8002e1c:	d90e      	bls.n	8002e3c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	22ff      	movs	r2, #255	@ 0xff
 8002e22:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e28:	b2da      	uxtb	r2, r3
 8002e2a:	8979      	ldrh	r1, [r7, #10]
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	9300      	str	r3, [sp, #0]
 8002e30:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002e34:	68f8      	ldr	r0, [r7, #12]
 8002e36:	f000 fbeb 	bl	8003610 <I2C_TransferConfig>
 8002e3a:	e00f      	b.n	8002e5c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e40:	b29a      	uxth	r2, r3
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e4a:	b2da      	uxtb	r2, r3
 8002e4c:	8979      	ldrh	r1, [r7, #10]
 8002e4e:	2300      	movs	r3, #0
 8002e50:	9300      	str	r3, [sp, #0]
 8002e52:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002e56:	68f8      	ldr	r0, [r7, #12]
 8002e58:	f000 fbda 	bl	8003610 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e60:	b29b      	uxth	r3, r3
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d19e      	bne.n	8002da4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e66:	697a      	ldr	r2, [r7, #20]
 8002e68:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002e6a:	68f8      	ldr	r0, [r7, #12]
 8002e6c:	f000 faac 	bl	80033c8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002e70:	4603      	mov	r3, r0
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d001      	beq.n	8002e7a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002e76:	2301      	movs	r3, #1
 8002e78:	e01a      	b.n	8002eb0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	2220      	movs	r2, #32
 8002e80:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	6859      	ldr	r1, [r3, #4]
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681a      	ldr	r2, [r3, #0]
 8002e8c:	4b0a      	ldr	r3, [pc, #40]	@ (8002eb8 <HAL_I2C_Mem_Write+0x224>)
 8002e8e:	400b      	ands	r3, r1
 8002e90:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2220      	movs	r2, #32
 8002e96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002eaa:	2300      	movs	r3, #0
 8002eac:	e000      	b.n	8002eb0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002eae:	2302      	movs	r3, #2
  }
}
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	3718      	adds	r7, #24
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bd80      	pop	{r7, pc}
 8002eb8:	fe00e800 	.word	0xfe00e800

08002ebc <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b088      	sub	sp, #32
 8002ec0:	af02      	add	r7, sp, #8
 8002ec2:	60f8      	str	r0, [r7, #12]
 8002ec4:	4608      	mov	r0, r1
 8002ec6:	4611      	mov	r1, r2
 8002ec8:	461a      	mov	r2, r3
 8002eca:	4603      	mov	r3, r0
 8002ecc:	817b      	strh	r3, [r7, #10]
 8002ece:	460b      	mov	r3, r1
 8002ed0:	813b      	strh	r3, [r7, #8]
 8002ed2:	4613      	mov	r3, r2
 8002ed4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002edc:	b2db      	uxtb	r3, r3
 8002ede:	2b20      	cmp	r3, #32
 8002ee0:	f040 80fd 	bne.w	80030de <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ee4:	6a3b      	ldr	r3, [r7, #32]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d002      	beq.n	8002ef0 <HAL_I2C_Mem_Read+0x34>
 8002eea:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d105      	bne.n	8002efc <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ef6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002ef8:	2301      	movs	r3, #1
 8002efa:	e0f1      	b.n	80030e0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002f02:	2b01      	cmp	r3, #1
 8002f04:	d101      	bne.n	8002f0a <HAL_I2C_Mem_Read+0x4e>
 8002f06:	2302      	movs	r3, #2
 8002f08:	e0ea      	b.n	80030e0 <HAL_I2C_Mem_Read+0x224>
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	2201      	movs	r2, #1
 8002f0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002f12:	f7ff f9d9 	bl	80022c8 <HAL_GetTick>
 8002f16:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002f18:	697b      	ldr	r3, [r7, #20]
 8002f1a:	9300      	str	r3, [sp, #0]
 8002f1c:	2319      	movs	r3, #25
 8002f1e:	2201      	movs	r2, #1
 8002f20:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002f24:	68f8      	ldr	r0, [r7, #12]
 8002f26:	f000 f9af 	bl	8003288 <I2C_WaitOnFlagUntilTimeout>
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d001      	beq.n	8002f34 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002f30:	2301      	movs	r3, #1
 8002f32:	e0d5      	b.n	80030e0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	2222      	movs	r2, #34	@ 0x22
 8002f38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	2240      	movs	r2, #64	@ 0x40
 8002f40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	2200      	movs	r2, #0
 8002f48:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	6a3a      	ldr	r2, [r7, #32]
 8002f4e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002f54:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	2200      	movs	r2, #0
 8002f5a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002f5c:	88f8      	ldrh	r0, [r7, #6]
 8002f5e:	893a      	ldrh	r2, [r7, #8]
 8002f60:	8979      	ldrh	r1, [r7, #10]
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	9301      	str	r3, [sp, #4]
 8002f66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f68:	9300      	str	r3, [sp, #0]
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	68f8      	ldr	r0, [r7, #12]
 8002f6e:	f000 f913 	bl	8003198 <I2C_RequestMemoryRead>
 8002f72:	4603      	mov	r3, r0
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d005      	beq.n	8002f84 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002f80:	2301      	movs	r3, #1
 8002f82:	e0ad      	b.n	80030e0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f88:	b29b      	uxth	r3, r3
 8002f8a:	2bff      	cmp	r3, #255	@ 0xff
 8002f8c:	d90e      	bls.n	8002fac <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	2201      	movs	r2, #1
 8002f92:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f98:	b2da      	uxtb	r2, r3
 8002f9a:	8979      	ldrh	r1, [r7, #10]
 8002f9c:	4b52      	ldr	r3, [pc, #328]	@ (80030e8 <HAL_I2C_Mem_Read+0x22c>)
 8002f9e:	9300      	str	r3, [sp, #0]
 8002fa0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002fa4:	68f8      	ldr	r0, [r7, #12]
 8002fa6:	f000 fb33 	bl	8003610 <I2C_TransferConfig>
 8002faa:	e00f      	b.n	8002fcc <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fb0:	b29a      	uxth	r2, r3
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fba:	b2da      	uxtb	r2, r3
 8002fbc:	8979      	ldrh	r1, [r7, #10]
 8002fbe:	4b4a      	ldr	r3, [pc, #296]	@ (80030e8 <HAL_I2C_Mem_Read+0x22c>)
 8002fc0:	9300      	str	r3, [sp, #0]
 8002fc2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002fc6:	68f8      	ldr	r0, [r7, #12]
 8002fc8:	f000 fb22 	bl	8003610 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	9300      	str	r3, [sp, #0]
 8002fd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	2104      	movs	r1, #4
 8002fd6:	68f8      	ldr	r0, [r7, #12]
 8002fd8:	f000 f956 	bl	8003288 <I2C_WaitOnFlagUntilTimeout>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d001      	beq.n	8002fe6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	e07c      	b.n	80030e0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ff0:	b2d2      	uxtb	r2, r2
 8002ff2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ff8:	1c5a      	adds	r2, r3, #1
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003002:	3b01      	subs	r3, #1
 8003004:	b29a      	uxth	r2, r3
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800300e:	b29b      	uxth	r3, r3
 8003010:	3b01      	subs	r3, #1
 8003012:	b29a      	uxth	r2, r3
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800301c:	b29b      	uxth	r3, r3
 800301e:	2b00      	cmp	r3, #0
 8003020:	d034      	beq.n	800308c <HAL_I2C_Mem_Read+0x1d0>
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003026:	2b00      	cmp	r3, #0
 8003028:	d130      	bne.n	800308c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800302a:	697b      	ldr	r3, [r7, #20]
 800302c:	9300      	str	r3, [sp, #0]
 800302e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003030:	2200      	movs	r2, #0
 8003032:	2180      	movs	r1, #128	@ 0x80
 8003034:	68f8      	ldr	r0, [r7, #12]
 8003036:	f000 f927 	bl	8003288 <I2C_WaitOnFlagUntilTimeout>
 800303a:	4603      	mov	r3, r0
 800303c:	2b00      	cmp	r3, #0
 800303e:	d001      	beq.n	8003044 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003040:	2301      	movs	r3, #1
 8003042:	e04d      	b.n	80030e0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003048:	b29b      	uxth	r3, r3
 800304a:	2bff      	cmp	r3, #255	@ 0xff
 800304c:	d90e      	bls.n	800306c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	2201      	movs	r2, #1
 8003052:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003058:	b2da      	uxtb	r2, r3
 800305a:	8979      	ldrh	r1, [r7, #10]
 800305c:	2300      	movs	r3, #0
 800305e:	9300      	str	r3, [sp, #0]
 8003060:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003064:	68f8      	ldr	r0, [r7, #12]
 8003066:	f000 fad3 	bl	8003610 <I2C_TransferConfig>
 800306a:	e00f      	b.n	800308c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003070:	b29a      	uxth	r2, r3
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800307a:	b2da      	uxtb	r2, r3
 800307c:	8979      	ldrh	r1, [r7, #10]
 800307e:	2300      	movs	r3, #0
 8003080:	9300      	str	r3, [sp, #0]
 8003082:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003086:	68f8      	ldr	r0, [r7, #12]
 8003088:	f000 fac2 	bl	8003610 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003090:	b29b      	uxth	r3, r3
 8003092:	2b00      	cmp	r3, #0
 8003094:	d19a      	bne.n	8002fcc <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003096:	697a      	ldr	r2, [r7, #20]
 8003098:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800309a:	68f8      	ldr	r0, [r7, #12]
 800309c:	f000 f994 	bl	80033c8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80030a0:	4603      	mov	r3, r0
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d001      	beq.n	80030aa <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80030a6:	2301      	movs	r3, #1
 80030a8:	e01a      	b.n	80030e0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	2220      	movs	r2, #32
 80030b0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	6859      	ldr	r1, [r3, #4]
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681a      	ldr	r2, [r3, #0]
 80030bc:	4b0b      	ldr	r3, [pc, #44]	@ (80030ec <HAL_I2C_Mem_Read+0x230>)
 80030be:	400b      	ands	r3, r1
 80030c0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	2220      	movs	r2, #32
 80030c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2200      	movs	r2, #0
 80030ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	2200      	movs	r2, #0
 80030d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80030da:	2300      	movs	r3, #0
 80030dc:	e000      	b.n	80030e0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80030de:	2302      	movs	r3, #2
  }
}
 80030e0:	4618      	mov	r0, r3
 80030e2:	3718      	adds	r7, #24
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bd80      	pop	{r7, pc}
 80030e8:	80002400 	.word	0x80002400
 80030ec:	fe00e800 	.word	0xfe00e800

080030f0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b086      	sub	sp, #24
 80030f4:	af02      	add	r7, sp, #8
 80030f6:	60f8      	str	r0, [r7, #12]
 80030f8:	4608      	mov	r0, r1
 80030fa:	4611      	mov	r1, r2
 80030fc:	461a      	mov	r2, r3
 80030fe:	4603      	mov	r3, r0
 8003100:	817b      	strh	r3, [r7, #10]
 8003102:	460b      	mov	r3, r1
 8003104:	813b      	strh	r3, [r7, #8]
 8003106:	4613      	mov	r3, r2
 8003108:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800310a:	88fb      	ldrh	r3, [r7, #6]
 800310c:	b2da      	uxtb	r2, r3
 800310e:	8979      	ldrh	r1, [r7, #10]
 8003110:	4b20      	ldr	r3, [pc, #128]	@ (8003194 <I2C_RequestMemoryWrite+0xa4>)
 8003112:	9300      	str	r3, [sp, #0]
 8003114:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003118:	68f8      	ldr	r0, [r7, #12]
 800311a:	f000 fa79 	bl	8003610 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800311e:	69fa      	ldr	r2, [r7, #28]
 8003120:	69b9      	ldr	r1, [r7, #24]
 8003122:	68f8      	ldr	r0, [r7, #12]
 8003124:	f000 f909 	bl	800333a <I2C_WaitOnTXISFlagUntilTimeout>
 8003128:	4603      	mov	r3, r0
 800312a:	2b00      	cmp	r3, #0
 800312c:	d001      	beq.n	8003132 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800312e:	2301      	movs	r3, #1
 8003130:	e02c      	b.n	800318c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003132:	88fb      	ldrh	r3, [r7, #6]
 8003134:	2b01      	cmp	r3, #1
 8003136:	d105      	bne.n	8003144 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003138:	893b      	ldrh	r3, [r7, #8]
 800313a:	b2da      	uxtb	r2, r3
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	629a      	str	r2, [r3, #40]	@ 0x28
 8003142:	e015      	b.n	8003170 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003144:	893b      	ldrh	r3, [r7, #8]
 8003146:	0a1b      	lsrs	r3, r3, #8
 8003148:	b29b      	uxth	r3, r3
 800314a:	b2da      	uxtb	r2, r3
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003152:	69fa      	ldr	r2, [r7, #28]
 8003154:	69b9      	ldr	r1, [r7, #24]
 8003156:	68f8      	ldr	r0, [r7, #12]
 8003158:	f000 f8ef 	bl	800333a <I2C_WaitOnTXISFlagUntilTimeout>
 800315c:	4603      	mov	r3, r0
 800315e:	2b00      	cmp	r3, #0
 8003160:	d001      	beq.n	8003166 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003162:	2301      	movs	r3, #1
 8003164:	e012      	b.n	800318c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003166:	893b      	ldrh	r3, [r7, #8]
 8003168:	b2da      	uxtb	r2, r3
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003170:	69fb      	ldr	r3, [r7, #28]
 8003172:	9300      	str	r3, [sp, #0]
 8003174:	69bb      	ldr	r3, [r7, #24]
 8003176:	2200      	movs	r2, #0
 8003178:	2180      	movs	r1, #128	@ 0x80
 800317a:	68f8      	ldr	r0, [r7, #12]
 800317c:	f000 f884 	bl	8003288 <I2C_WaitOnFlagUntilTimeout>
 8003180:	4603      	mov	r3, r0
 8003182:	2b00      	cmp	r3, #0
 8003184:	d001      	beq.n	800318a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003186:	2301      	movs	r3, #1
 8003188:	e000      	b.n	800318c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800318a:	2300      	movs	r3, #0
}
 800318c:	4618      	mov	r0, r3
 800318e:	3710      	adds	r7, #16
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}
 8003194:	80002000 	.word	0x80002000

08003198 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b086      	sub	sp, #24
 800319c:	af02      	add	r7, sp, #8
 800319e:	60f8      	str	r0, [r7, #12]
 80031a0:	4608      	mov	r0, r1
 80031a2:	4611      	mov	r1, r2
 80031a4:	461a      	mov	r2, r3
 80031a6:	4603      	mov	r3, r0
 80031a8:	817b      	strh	r3, [r7, #10]
 80031aa:	460b      	mov	r3, r1
 80031ac:	813b      	strh	r3, [r7, #8]
 80031ae:	4613      	mov	r3, r2
 80031b0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80031b2:	88fb      	ldrh	r3, [r7, #6]
 80031b4:	b2da      	uxtb	r2, r3
 80031b6:	8979      	ldrh	r1, [r7, #10]
 80031b8:	4b20      	ldr	r3, [pc, #128]	@ (800323c <I2C_RequestMemoryRead+0xa4>)
 80031ba:	9300      	str	r3, [sp, #0]
 80031bc:	2300      	movs	r3, #0
 80031be:	68f8      	ldr	r0, [r7, #12]
 80031c0:	f000 fa26 	bl	8003610 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80031c4:	69fa      	ldr	r2, [r7, #28]
 80031c6:	69b9      	ldr	r1, [r7, #24]
 80031c8:	68f8      	ldr	r0, [r7, #12]
 80031ca:	f000 f8b6 	bl	800333a <I2C_WaitOnTXISFlagUntilTimeout>
 80031ce:	4603      	mov	r3, r0
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d001      	beq.n	80031d8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80031d4:	2301      	movs	r3, #1
 80031d6:	e02c      	b.n	8003232 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80031d8:	88fb      	ldrh	r3, [r7, #6]
 80031da:	2b01      	cmp	r3, #1
 80031dc:	d105      	bne.n	80031ea <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80031de:	893b      	ldrh	r3, [r7, #8]
 80031e0:	b2da      	uxtb	r2, r3
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	629a      	str	r2, [r3, #40]	@ 0x28
 80031e8:	e015      	b.n	8003216 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80031ea:	893b      	ldrh	r3, [r7, #8]
 80031ec:	0a1b      	lsrs	r3, r3, #8
 80031ee:	b29b      	uxth	r3, r3
 80031f0:	b2da      	uxtb	r2, r3
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80031f8:	69fa      	ldr	r2, [r7, #28]
 80031fa:	69b9      	ldr	r1, [r7, #24]
 80031fc:	68f8      	ldr	r0, [r7, #12]
 80031fe:	f000 f89c 	bl	800333a <I2C_WaitOnTXISFlagUntilTimeout>
 8003202:	4603      	mov	r3, r0
 8003204:	2b00      	cmp	r3, #0
 8003206:	d001      	beq.n	800320c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003208:	2301      	movs	r3, #1
 800320a:	e012      	b.n	8003232 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800320c:	893b      	ldrh	r3, [r7, #8]
 800320e:	b2da      	uxtb	r2, r3
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003216:	69fb      	ldr	r3, [r7, #28]
 8003218:	9300      	str	r3, [sp, #0]
 800321a:	69bb      	ldr	r3, [r7, #24]
 800321c:	2200      	movs	r2, #0
 800321e:	2140      	movs	r1, #64	@ 0x40
 8003220:	68f8      	ldr	r0, [r7, #12]
 8003222:	f000 f831 	bl	8003288 <I2C_WaitOnFlagUntilTimeout>
 8003226:	4603      	mov	r3, r0
 8003228:	2b00      	cmp	r3, #0
 800322a:	d001      	beq.n	8003230 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800322c:	2301      	movs	r3, #1
 800322e:	e000      	b.n	8003232 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003230:	2300      	movs	r3, #0
}
 8003232:	4618      	mov	r0, r3
 8003234:	3710      	adds	r7, #16
 8003236:	46bd      	mov	sp, r7
 8003238:	bd80      	pop	{r7, pc}
 800323a:	bf00      	nop
 800323c:	80002000 	.word	0x80002000

08003240 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003240:	b480      	push	{r7}
 8003242:	b083      	sub	sp, #12
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	699b      	ldr	r3, [r3, #24]
 800324e:	f003 0302 	and.w	r3, r3, #2
 8003252:	2b02      	cmp	r3, #2
 8003254:	d103      	bne.n	800325e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	2200      	movs	r2, #0
 800325c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	699b      	ldr	r3, [r3, #24]
 8003264:	f003 0301 	and.w	r3, r3, #1
 8003268:	2b01      	cmp	r3, #1
 800326a:	d007      	beq.n	800327c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	699a      	ldr	r2, [r3, #24]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f042 0201 	orr.w	r2, r2, #1
 800327a:	619a      	str	r2, [r3, #24]
  }
}
 800327c:	bf00      	nop
 800327e:	370c      	adds	r7, #12
 8003280:	46bd      	mov	sp, r7
 8003282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003286:	4770      	bx	lr

08003288 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b084      	sub	sp, #16
 800328c:	af00      	add	r7, sp, #0
 800328e:	60f8      	str	r0, [r7, #12]
 8003290:	60b9      	str	r1, [r7, #8]
 8003292:	603b      	str	r3, [r7, #0]
 8003294:	4613      	mov	r3, r2
 8003296:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003298:	e03b      	b.n	8003312 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800329a:	69ba      	ldr	r2, [r7, #24]
 800329c:	6839      	ldr	r1, [r7, #0]
 800329e:	68f8      	ldr	r0, [r7, #12]
 80032a0:	f000 f8d6 	bl	8003450 <I2C_IsErrorOccurred>
 80032a4:	4603      	mov	r3, r0
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d001      	beq.n	80032ae <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80032aa:	2301      	movs	r3, #1
 80032ac:	e041      	b.n	8003332 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032b4:	d02d      	beq.n	8003312 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032b6:	f7ff f807 	bl	80022c8 <HAL_GetTick>
 80032ba:	4602      	mov	r2, r0
 80032bc:	69bb      	ldr	r3, [r7, #24]
 80032be:	1ad3      	subs	r3, r2, r3
 80032c0:	683a      	ldr	r2, [r7, #0]
 80032c2:	429a      	cmp	r2, r3
 80032c4:	d302      	bcc.n	80032cc <I2C_WaitOnFlagUntilTimeout+0x44>
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d122      	bne.n	8003312 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	699a      	ldr	r2, [r3, #24]
 80032d2:	68bb      	ldr	r3, [r7, #8]
 80032d4:	4013      	ands	r3, r2
 80032d6:	68ba      	ldr	r2, [r7, #8]
 80032d8:	429a      	cmp	r2, r3
 80032da:	bf0c      	ite	eq
 80032dc:	2301      	moveq	r3, #1
 80032de:	2300      	movne	r3, #0
 80032e0:	b2db      	uxtb	r3, r3
 80032e2:	461a      	mov	r2, r3
 80032e4:	79fb      	ldrb	r3, [r7, #7]
 80032e6:	429a      	cmp	r2, r3
 80032e8:	d113      	bne.n	8003312 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032ee:	f043 0220 	orr.w	r2, r3, #32
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	2220      	movs	r2, #32
 80032fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	2200      	movs	r2, #0
 8003302:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	2200      	movs	r2, #0
 800330a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800330e:	2301      	movs	r3, #1
 8003310:	e00f      	b.n	8003332 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	699a      	ldr	r2, [r3, #24]
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	4013      	ands	r3, r2
 800331c:	68ba      	ldr	r2, [r7, #8]
 800331e:	429a      	cmp	r2, r3
 8003320:	bf0c      	ite	eq
 8003322:	2301      	moveq	r3, #1
 8003324:	2300      	movne	r3, #0
 8003326:	b2db      	uxtb	r3, r3
 8003328:	461a      	mov	r2, r3
 800332a:	79fb      	ldrb	r3, [r7, #7]
 800332c:	429a      	cmp	r2, r3
 800332e:	d0b4      	beq.n	800329a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003330:	2300      	movs	r3, #0
}
 8003332:	4618      	mov	r0, r3
 8003334:	3710      	adds	r7, #16
 8003336:	46bd      	mov	sp, r7
 8003338:	bd80      	pop	{r7, pc}

0800333a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800333a:	b580      	push	{r7, lr}
 800333c:	b084      	sub	sp, #16
 800333e:	af00      	add	r7, sp, #0
 8003340:	60f8      	str	r0, [r7, #12]
 8003342:	60b9      	str	r1, [r7, #8]
 8003344:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003346:	e033      	b.n	80033b0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003348:	687a      	ldr	r2, [r7, #4]
 800334a:	68b9      	ldr	r1, [r7, #8]
 800334c:	68f8      	ldr	r0, [r7, #12]
 800334e:	f000 f87f 	bl	8003450 <I2C_IsErrorOccurred>
 8003352:	4603      	mov	r3, r0
 8003354:	2b00      	cmp	r3, #0
 8003356:	d001      	beq.n	800335c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003358:	2301      	movs	r3, #1
 800335a:	e031      	b.n	80033c0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800335c:	68bb      	ldr	r3, [r7, #8]
 800335e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003362:	d025      	beq.n	80033b0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003364:	f7fe ffb0 	bl	80022c8 <HAL_GetTick>
 8003368:	4602      	mov	r2, r0
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	1ad3      	subs	r3, r2, r3
 800336e:	68ba      	ldr	r2, [r7, #8]
 8003370:	429a      	cmp	r2, r3
 8003372:	d302      	bcc.n	800337a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003374:	68bb      	ldr	r3, [r7, #8]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d11a      	bne.n	80033b0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	699b      	ldr	r3, [r3, #24]
 8003380:	f003 0302 	and.w	r3, r3, #2
 8003384:	2b02      	cmp	r3, #2
 8003386:	d013      	beq.n	80033b0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800338c:	f043 0220 	orr.w	r2, r3, #32
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	2220      	movs	r2, #32
 8003398:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	2200      	movs	r2, #0
 80033a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	2200      	movs	r2, #0
 80033a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80033ac:	2301      	movs	r3, #1
 80033ae:	e007      	b.n	80033c0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	699b      	ldr	r3, [r3, #24]
 80033b6:	f003 0302 	and.w	r3, r3, #2
 80033ba:	2b02      	cmp	r3, #2
 80033bc:	d1c4      	bne.n	8003348 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80033be:	2300      	movs	r3, #0
}
 80033c0:	4618      	mov	r0, r3
 80033c2:	3710      	adds	r7, #16
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bd80      	pop	{r7, pc}

080033c8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b084      	sub	sp, #16
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	60f8      	str	r0, [r7, #12]
 80033d0:	60b9      	str	r1, [r7, #8]
 80033d2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80033d4:	e02f      	b.n	8003436 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80033d6:	687a      	ldr	r2, [r7, #4]
 80033d8:	68b9      	ldr	r1, [r7, #8]
 80033da:	68f8      	ldr	r0, [r7, #12]
 80033dc:	f000 f838 	bl	8003450 <I2C_IsErrorOccurred>
 80033e0:	4603      	mov	r3, r0
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d001      	beq.n	80033ea <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80033e6:	2301      	movs	r3, #1
 80033e8:	e02d      	b.n	8003446 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033ea:	f7fe ff6d 	bl	80022c8 <HAL_GetTick>
 80033ee:	4602      	mov	r2, r0
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	1ad3      	subs	r3, r2, r3
 80033f4:	68ba      	ldr	r2, [r7, #8]
 80033f6:	429a      	cmp	r2, r3
 80033f8:	d302      	bcc.n	8003400 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80033fa:	68bb      	ldr	r3, [r7, #8]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d11a      	bne.n	8003436 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	699b      	ldr	r3, [r3, #24]
 8003406:	f003 0320 	and.w	r3, r3, #32
 800340a:	2b20      	cmp	r3, #32
 800340c:	d013      	beq.n	8003436 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003412:	f043 0220 	orr.w	r2, r3, #32
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	2220      	movs	r2, #32
 800341e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	2200      	movs	r2, #0
 8003426:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	2200      	movs	r2, #0
 800342e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	e007      	b.n	8003446 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	699b      	ldr	r3, [r3, #24]
 800343c:	f003 0320 	and.w	r3, r3, #32
 8003440:	2b20      	cmp	r3, #32
 8003442:	d1c8      	bne.n	80033d6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003444:	2300      	movs	r3, #0
}
 8003446:	4618      	mov	r0, r3
 8003448:	3710      	adds	r7, #16
 800344a:	46bd      	mov	sp, r7
 800344c:	bd80      	pop	{r7, pc}
	...

08003450 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b08a      	sub	sp, #40	@ 0x28
 8003454:	af00      	add	r7, sp, #0
 8003456:	60f8      	str	r0, [r7, #12]
 8003458:	60b9      	str	r1, [r7, #8]
 800345a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800345c:	2300      	movs	r3, #0
 800345e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	699b      	ldr	r3, [r3, #24]
 8003468:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800346a:	2300      	movs	r3, #0
 800346c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003472:	69bb      	ldr	r3, [r7, #24]
 8003474:	f003 0310 	and.w	r3, r3, #16
 8003478:	2b00      	cmp	r3, #0
 800347a:	d068      	beq.n	800354e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	2210      	movs	r2, #16
 8003482:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003484:	e049      	b.n	800351a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003486:	68bb      	ldr	r3, [r7, #8]
 8003488:	f1b3 3fff 	cmp.w	r3, #4294967295
 800348c:	d045      	beq.n	800351a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800348e:	f7fe ff1b 	bl	80022c8 <HAL_GetTick>
 8003492:	4602      	mov	r2, r0
 8003494:	69fb      	ldr	r3, [r7, #28]
 8003496:	1ad3      	subs	r3, r2, r3
 8003498:	68ba      	ldr	r2, [r7, #8]
 800349a:	429a      	cmp	r2, r3
 800349c:	d302      	bcc.n	80034a4 <I2C_IsErrorOccurred+0x54>
 800349e:	68bb      	ldr	r3, [r7, #8]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d13a      	bne.n	800351a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	685b      	ldr	r3, [r3, #4]
 80034aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034ae:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80034b6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	699b      	ldr	r3, [r3, #24]
 80034be:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80034c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80034c6:	d121      	bne.n	800350c <I2C_IsErrorOccurred+0xbc>
 80034c8:	697b      	ldr	r3, [r7, #20]
 80034ca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80034ce:	d01d      	beq.n	800350c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80034d0:	7cfb      	ldrb	r3, [r7, #19]
 80034d2:	2b20      	cmp	r3, #32
 80034d4:	d01a      	beq.n	800350c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	685a      	ldr	r2, [r3, #4]
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80034e4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80034e6:	f7fe feef 	bl	80022c8 <HAL_GetTick>
 80034ea:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80034ec:	e00e      	b.n	800350c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80034ee:	f7fe feeb 	bl	80022c8 <HAL_GetTick>
 80034f2:	4602      	mov	r2, r0
 80034f4:	69fb      	ldr	r3, [r7, #28]
 80034f6:	1ad3      	subs	r3, r2, r3
 80034f8:	2b19      	cmp	r3, #25
 80034fa:	d907      	bls.n	800350c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80034fc:	6a3b      	ldr	r3, [r7, #32]
 80034fe:	f043 0320 	orr.w	r3, r3, #32
 8003502:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800350a:	e006      	b.n	800351a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	699b      	ldr	r3, [r3, #24]
 8003512:	f003 0320 	and.w	r3, r3, #32
 8003516:	2b20      	cmp	r3, #32
 8003518:	d1e9      	bne.n	80034ee <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	699b      	ldr	r3, [r3, #24]
 8003520:	f003 0320 	and.w	r3, r3, #32
 8003524:	2b20      	cmp	r3, #32
 8003526:	d003      	beq.n	8003530 <I2C_IsErrorOccurred+0xe0>
 8003528:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800352c:	2b00      	cmp	r3, #0
 800352e:	d0aa      	beq.n	8003486 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003530:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003534:	2b00      	cmp	r3, #0
 8003536:	d103      	bne.n	8003540 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	2220      	movs	r2, #32
 800353e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003540:	6a3b      	ldr	r3, [r7, #32]
 8003542:	f043 0304 	orr.w	r3, r3, #4
 8003546:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003548:	2301      	movs	r3, #1
 800354a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	699b      	ldr	r3, [r3, #24]
 8003554:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003556:	69bb      	ldr	r3, [r7, #24]
 8003558:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800355c:	2b00      	cmp	r3, #0
 800355e:	d00b      	beq.n	8003578 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003560:	6a3b      	ldr	r3, [r7, #32]
 8003562:	f043 0301 	orr.w	r3, r3, #1
 8003566:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003570:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003572:	2301      	movs	r3, #1
 8003574:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003578:	69bb      	ldr	r3, [r7, #24]
 800357a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800357e:	2b00      	cmp	r3, #0
 8003580:	d00b      	beq.n	800359a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003582:	6a3b      	ldr	r3, [r7, #32]
 8003584:	f043 0308 	orr.w	r3, r3, #8
 8003588:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003592:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003594:	2301      	movs	r3, #1
 8003596:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800359a:	69bb      	ldr	r3, [r7, #24]
 800359c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d00b      	beq.n	80035bc <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80035a4:	6a3b      	ldr	r3, [r7, #32]
 80035a6:	f043 0302 	orr.w	r3, r3, #2
 80035aa:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80035b4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80035bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d01c      	beq.n	80035fe <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80035c4:	68f8      	ldr	r0, [r7, #12]
 80035c6:	f7ff fe3b 	bl	8003240 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	6859      	ldr	r1, [r3, #4]
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681a      	ldr	r2, [r3, #0]
 80035d4:	4b0d      	ldr	r3, [pc, #52]	@ (800360c <I2C_IsErrorOccurred+0x1bc>)
 80035d6:	400b      	ands	r3, r1
 80035d8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80035de:	6a3b      	ldr	r3, [r7, #32]
 80035e0:	431a      	orrs	r2, r3
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	2220      	movs	r2, #32
 80035ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	2200      	movs	r2, #0
 80035f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	2200      	movs	r2, #0
 80035fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80035fe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003602:	4618      	mov	r0, r3
 8003604:	3728      	adds	r7, #40	@ 0x28
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}
 800360a:	bf00      	nop
 800360c:	fe00e800 	.word	0xfe00e800

08003610 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003610:	b480      	push	{r7}
 8003612:	b087      	sub	sp, #28
 8003614:	af00      	add	r7, sp, #0
 8003616:	60f8      	str	r0, [r7, #12]
 8003618:	607b      	str	r3, [r7, #4]
 800361a:	460b      	mov	r3, r1
 800361c:	817b      	strh	r3, [r7, #10]
 800361e:	4613      	mov	r3, r2
 8003620:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003622:	897b      	ldrh	r3, [r7, #10]
 8003624:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003628:	7a7b      	ldrb	r3, [r7, #9]
 800362a:	041b      	lsls	r3, r3, #16
 800362c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003630:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003636:	6a3b      	ldr	r3, [r7, #32]
 8003638:	4313      	orrs	r3, r2
 800363a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800363e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	685a      	ldr	r2, [r3, #4]
 8003646:	6a3b      	ldr	r3, [r7, #32]
 8003648:	0d5b      	lsrs	r3, r3, #21
 800364a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800364e:	4b08      	ldr	r3, [pc, #32]	@ (8003670 <I2C_TransferConfig+0x60>)
 8003650:	430b      	orrs	r3, r1
 8003652:	43db      	mvns	r3, r3
 8003654:	ea02 0103 	and.w	r1, r2, r3
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	697a      	ldr	r2, [r7, #20]
 800365e:	430a      	orrs	r2, r1
 8003660:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003662:	bf00      	nop
 8003664:	371c      	adds	r7, #28
 8003666:	46bd      	mov	sp, r7
 8003668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366c:	4770      	bx	lr
 800366e:	bf00      	nop
 8003670:	03ff63ff 	.word	0x03ff63ff

08003674 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003674:	b480      	push	{r7}
 8003676:	b083      	sub	sp, #12
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
 800367c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003684:	b2db      	uxtb	r3, r3
 8003686:	2b20      	cmp	r3, #32
 8003688:	d138      	bne.n	80036fc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003690:	2b01      	cmp	r3, #1
 8003692:	d101      	bne.n	8003698 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003694:	2302      	movs	r3, #2
 8003696:	e032      	b.n	80036fe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2201      	movs	r2, #1
 800369c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2224      	movs	r2, #36	@ 0x24
 80036a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	681a      	ldr	r2, [r3, #0]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f022 0201 	bic.w	r2, r2, #1
 80036b6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	681a      	ldr	r2, [r3, #0]
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80036c6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	6819      	ldr	r1, [r3, #0]
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	683a      	ldr	r2, [r7, #0]
 80036d4:	430a      	orrs	r2, r1
 80036d6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	681a      	ldr	r2, [r3, #0]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f042 0201 	orr.w	r2, r2, #1
 80036e6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2220      	movs	r2, #32
 80036ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2200      	movs	r2, #0
 80036f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80036f8:	2300      	movs	r3, #0
 80036fa:	e000      	b.n	80036fe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80036fc:	2302      	movs	r3, #2
  }
}
 80036fe:	4618      	mov	r0, r3
 8003700:	370c      	adds	r7, #12
 8003702:	46bd      	mov	sp, r7
 8003704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003708:	4770      	bx	lr

0800370a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800370a:	b480      	push	{r7}
 800370c:	b085      	sub	sp, #20
 800370e:	af00      	add	r7, sp, #0
 8003710:	6078      	str	r0, [r7, #4]
 8003712:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800371a:	b2db      	uxtb	r3, r3
 800371c:	2b20      	cmp	r3, #32
 800371e:	d139      	bne.n	8003794 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003726:	2b01      	cmp	r3, #1
 8003728:	d101      	bne.n	800372e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800372a:	2302      	movs	r3, #2
 800372c:	e033      	b.n	8003796 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2201      	movs	r2, #1
 8003732:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2224      	movs	r2, #36	@ 0x24
 800373a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	681a      	ldr	r2, [r3, #0]
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f022 0201 	bic.w	r2, r2, #1
 800374c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800375c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	021b      	lsls	r3, r3, #8
 8003762:	68fa      	ldr	r2, [r7, #12]
 8003764:	4313      	orrs	r3, r2
 8003766:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	68fa      	ldr	r2, [r7, #12]
 800376e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	681a      	ldr	r2, [r3, #0]
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f042 0201 	orr.w	r2, r2, #1
 800377e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2220      	movs	r2, #32
 8003784:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2200      	movs	r2, #0
 800378c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003790:	2300      	movs	r3, #0
 8003792:	e000      	b.n	8003796 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003794:	2302      	movs	r3, #2
  }
}
 8003796:	4618      	mov	r0, r3
 8003798:	3714      	adds	r7, #20
 800379a:	46bd      	mov	sp, r7
 800379c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a0:	4770      	bx	lr
	...

080037a4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80037a4:	b480      	push	{r7}
 80037a6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80037a8:	4b04      	ldr	r3, [pc, #16]	@ (80037bc <HAL_PWREx_GetVoltageRange+0x18>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80037b0:	4618      	mov	r0, r3
 80037b2:	46bd      	mov	sp, r7
 80037b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b8:	4770      	bx	lr
 80037ba:	bf00      	nop
 80037bc:	40007000 	.word	0x40007000

080037c0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80037c0:	b480      	push	{r7}
 80037c2:	b085      	sub	sp, #20
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80037ce:	d130      	bne.n	8003832 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80037d0:	4b23      	ldr	r3, [pc, #140]	@ (8003860 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80037d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80037dc:	d038      	beq.n	8003850 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80037de:	4b20      	ldr	r3, [pc, #128]	@ (8003860 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80037e6:	4a1e      	ldr	r2, [pc, #120]	@ (8003860 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80037e8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80037ec:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80037ee:	4b1d      	ldr	r3, [pc, #116]	@ (8003864 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	2232      	movs	r2, #50	@ 0x32
 80037f4:	fb02 f303 	mul.w	r3, r2, r3
 80037f8:	4a1b      	ldr	r2, [pc, #108]	@ (8003868 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80037fa:	fba2 2303 	umull	r2, r3, r2, r3
 80037fe:	0c9b      	lsrs	r3, r3, #18
 8003800:	3301      	adds	r3, #1
 8003802:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003804:	e002      	b.n	800380c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	3b01      	subs	r3, #1
 800380a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800380c:	4b14      	ldr	r3, [pc, #80]	@ (8003860 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800380e:	695b      	ldr	r3, [r3, #20]
 8003810:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003814:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003818:	d102      	bne.n	8003820 <HAL_PWREx_ControlVoltageScaling+0x60>
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d1f2      	bne.n	8003806 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003820:	4b0f      	ldr	r3, [pc, #60]	@ (8003860 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003822:	695b      	ldr	r3, [r3, #20]
 8003824:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003828:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800382c:	d110      	bne.n	8003850 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800382e:	2303      	movs	r3, #3
 8003830:	e00f      	b.n	8003852 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003832:	4b0b      	ldr	r3, [pc, #44]	@ (8003860 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800383a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800383e:	d007      	beq.n	8003850 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003840:	4b07      	ldr	r3, [pc, #28]	@ (8003860 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003848:	4a05      	ldr	r2, [pc, #20]	@ (8003860 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800384a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800384e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003850:	2300      	movs	r3, #0
}
 8003852:	4618      	mov	r0, r3
 8003854:	3714      	adds	r7, #20
 8003856:	46bd      	mov	sp, r7
 8003858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385c:	4770      	bx	lr
 800385e:	bf00      	nop
 8003860:	40007000 	.word	0x40007000
 8003864:	20000000 	.word	0x20000000
 8003868:	431bde83 	.word	0x431bde83

0800386c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b088      	sub	sp, #32
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d101      	bne.n	800387e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	e3ca      	b.n	8004014 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800387e:	4b97      	ldr	r3, [pc, #604]	@ (8003adc <HAL_RCC_OscConfig+0x270>)
 8003880:	689b      	ldr	r3, [r3, #8]
 8003882:	f003 030c 	and.w	r3, r3, #12
 8003886:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003888:	4b94      	ldr	r3, [pc, #592]	@ (8003adc <HAL_RCC_OscConfig+0x270>)
 800388a:	68db      	ldr	r3, [r3, #12]
 800388c:	f003 0303 	and.w	r3, r3, #3
 8003890:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f003 0310 	and.w	r3, r3, #16
 800389a:	2b00      	cmp	r3, #0
 800389c:	f000 80e4 	beq.w	8003a68 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80038a0:	69bb      	ldr	r3, [r7, #24]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d007      	beq.n	80038b6 <HAL_RCC_OscConfig+0x4a>
 80038a6:	69bb      	ldr	r3, [r7, #24]
 80038a8:	2b0c      	cmp	r3, #12
 80038aa:	f040 808b 	bne.w	80039c4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80038ae:	697b      	ldr	r3, [r7, #20]
 80038b0:	2b01      	cmp	r3, #1
 80038b2:	f040 8087 	bne.w	80039c4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80038b6:	4b89      	ldr	r3, [pc, #548]	@ (8003adc <HAL_RCC_OscConfig+0x270>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f003 0302 	and.w	r3, r3, #2
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d005      	beq.n	80038ce <HAL_RCC_OscConfig+0x62>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	699b      	ldr	r3, [r3, #24]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d101      	bne.n	80038ce <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80038ca:	2301      	movs	r3, #1
 80038cc:	e3a2      	b.n	8004014 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6a1a      	ldr	r2, [r3, #32]
 80038d2:	4b82      	ldr	r3, [pc, #520]	@ (8003adc <HAL_RCC_OscConfig+0x270>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f003 0308 	and.w	r3, r3, #8
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d004      	beq.n	80038e8 <HAL_RCC_OscConfig+0x7c>
 80038de:	4b7f      	ldr	r3, [pc, #508]	@ (8003adc <HAL_RCC_OscConfig+0x270>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80038e6:	e005      	b.n	80038f4 <HAL_RCC_OscConfig+0x88>
 80038e8:	4b7c      	ldr	r3, [pc, #496]	@ (8003adc <HAL_RCC_OscConfig+0x270>)
 80038ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80038ee:	091b      	lsrs	r3, r3, #4
 80038f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d223      	bcs.n	8003940 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6a1b      	ldr	r3, [r3, #32]
 80038fc:	4618      	mov	r0, r3
 80038fe:	f000 fd55 	bl	80043ac <RCC_SetFlashLatencyFromMSIRange>
 8003902:	4603      	mov	r3, r0
 8003904:	2b00      	cmp	r3, #0
 8003906:	d001      	beq.n	800390c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003908:	2301      	movs	r3, #1
 800390a:	e383      	b.n	8004014 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800390c:	4b73      	ldr	r3, [pc, #460]	@ (8003adc <HAL_RCC_OscConfig+0x270>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a72      	ldr	r2, [pc, #456]	@ (8003adc <HAL_RCC_OscConfig+0x270>)
 8003912:	f043 0308 	orr.w	r3, r3, #8
 8003916:	6013      	str	r3, [r2, #0]
 8003918:	4b70      	ldr	r3, [pc, #448]	@ (8003adc <HAL_RCC_OscConfig+0x270>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6a1b      	ldr	r3, [r3, #32]
 8003924:	496d      	ldr	r1, [pc, #436]	@ (8003adc <HAL_RCC_OscConfig+0x270>)
 8003926:	4313      	orrs	r3, r2
 8003928:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800392a:	4b6c      	ldr	r3, [pc, #432]	@ (8003adc <HAL_RCC_OscConfig+0x270>)
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	69db      	ldr	r3, [r3, #28]
 8003936:	021b      	lsls	r3, r3, #8
 8003938:	4968      	ldr	r1, [pc, #416]	@ (8003adc <HAL_RCC_OscConfig+0x270>)
 800393a:	4313      	orrs	r3, r2
 800393c:	604b      	str	r3, [r1, #4]
 800393e:	e025      	b.n	800398c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003940:	4b66      	ldr	r3, [pc, #408]	@ (8003adc <HAL_RCC_OscConfig+0x270>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a65      	ldr	r2, [pc, #404]	@ (8003adc <HAL_RCC_OscConfig+0x270>)
 8003946:	f043 0308 	orr.w	r3, r3, #8
 800394a:	6013      	str	r3, [r2, #0]
 800394c:	4b63      	ldr	r3, [pc, #396]	@ (8003adc <HAL_RCC_OscConfig+0x270>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6a1b      	ldr	r3, [r3, #32]
 8003958:	4960      	ldr	r1, [pc, #384]	@ (8003adc <HAL_RCC_OscConfig+0x270>)
 800395a:	4313      	orrs	r3, r2
 800395c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800395e:	4b5f      	ldr	r3, [pc, #380]	@ (8003adc <HAL_RCC_OscConfig+0x270>)
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	69db      	ldr	r3, [r3, #28]
 800396a:	021b      	lsls	r3, r3, #8
 800396c:	495b      	ldr	r1, [pc, #364]	@ (8003adc <HAL_RCC_OscConfig+0x270>)
 800396e:	4313      	orrs	r3, r2
 8003970:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003972:	69bb      	ldr	r3, [r7, #24]
 8003974:	2b00      	cmp	r3, #0
 8003976:	d109      	bne.n	800398c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6a1b      	ldr	r3, [r3, #32]
 800397c:	4618      	mov	r0, r3
 800397e:	f000 fd15 	bl	80043ac <RCC_SetFlashLatencyFromMSIRange>
 8003982:	4603      	mov	r3, r0
 8003984:	2b00      	cmp	r3, #0
 8003986:	d001      	beq.n	800398c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003988:	2301      	movs	r3, #1
 800398a:	e343      	b.n	8004014 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800398c:	f000 fc4a 	bl	8004224 <HAL_RCC_GetSysClockFreq>
 8003990:	4602      	mov	r2, r0
 8003992:	4b52      	ldr	r3, [pc, #328]	@ (8003adc <HAL_RCC_OscConfig+0x270>)
 8003994:	689b      	ldr	r3, [r3, #8]
 8003996:	091b      	lsrs	r3, r3, #4
 8003998:	f003 030f 	and.w	r3, r3, #15
 800399c:	4950      	ldr	r1, [pc, #320]	@ (8003ae0 <HAL_RCC_OscConfig+0x274>)
 800399e:	5ccb      	ldrb	r3, [r1, r3]
 80039a0:	f003 031f 	and.w	r3, r3, #31
 80039a4:	fa22 f303 	lsr.w	r3, r2, r3
 80039a8:	4a4e      	ldr	r2, [pc, #312]	@ (8003ae4 <HAL_RCC_OscConfig+0x278>)
 80039aa:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80039ac:	4b4e      	ldr	r3, [pc, #312]	@ (8003ae8 <HAL_RCC_OscConfig+0x27c>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4618      	mov	r0, r3
 80039b2:	f7fe fc39 	bl	8002228 <HAL_InitTick>
 80039b6:	4603      	mov	r3, r0
 80039b8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80039ba:	7bfb      	ldrb	r3, [r7, #15]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d052      	beq.n	8003a66 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80039c0:	7bfb      	ldrb	r3, [r7, #15]
 80039c2:	e327      	b.n	8004014 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	699b      	ldr	r3, [r3, #24]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d032      	beq.n	8003a32 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80039cc:	4b43      	ldr	r3, [pc, #268]	@ (8003adc <HAL_RCC_OscConfig+0x270>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4a42      	ldr	r2, [pc, #264]	@ (8003adc <HAL_RCC_OscConfig+0x270>)
 80039d2:	f043 0301 	orr.w	r3, r3, #1
 80039d6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80039d8:	f7fe fc76 	bl	80022c8 <HAL_GetTick>
 80039dc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80039de:	e008      	b.n	80039f2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80039e0:	f7fe fc72 	bl	80022c8 <HAL_GetTick>
 80039e4:	4602      	mov	r2, r0
 80039e6:	693b      	ldr	r3, [r7, #16]
 80039e8:	1ad3      	subs	r3, r2, r3
 80039ea:	2b02      	cmp	r3, #2
 80039ec:	d901      	bls.n	80039f2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80039ee:	2303      	movs	r3, #3
 80039f0:	e310      	b.n	8004014 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80039f2:	4b3a      	ldr	r3, [pc, #232]	@ (8003adc <HAL_RCC_OscConfig+0x270>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f003 0302 	and.w	r3, r3, #2
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d0f0      	beq.n	80039e0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80039fe:	4b37      	ldr	r3, [pc, #220]	@ (8003adc <HAL_RCC_OscConfig+0x270>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4a36      	ldr	r2, [pc, #216]	@ (8003adc <HAL_RCC_OscConfig+0x270>)
 8003a04:	f043 0308 	orr.w	r3, r3, #8
 8003a08:	6013      	str	r3, [r2, #0]
 8003a0a:	4b34      	ldr	r3, [pc, #208]	@ (8003adc <HAL_RCC_OscConfig+0x270>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6a1b      	ldr	r3, [r3, #32]
 8003a16:	4931      	ldr	r1, [pc, #196]	@ (8003adc <HAL_RCC_OscConfig+0x270>)
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003a1c:	4b2f      	ldr	r3, [pc, #188]	@ (8003adc <HAL_RCC_OscConfig+0x270>)
 8003a1e:	685b      	ldr	r3, [r3, #4]
 8003a20:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	69db      	ldr	r3, [r3, #28]
 8003a28:	021b      	lsls	r3, r3, #8
 8003a2a:	492c      	ldr	r1, [pc, #176]	@ (8003adc <HAL_RCC_OscConfig+0x270>)
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	604b      	str	r3, [r1, #4]
 8003a30:	e01a      	b.n	8003a68 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003a32:	4b2a      	ldr	r3, [pc, #168]	@ (8003adc <HAL_RCC_OscConfig+0x270>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a29      	ldr	r2, [pc, #164]	@ (8003adc <HAL_RCC_OscConfig+0x270>)
 8003a38:	f023 0301 	bic.w	r3, r3, #1
 8003a3c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003a3e:	f7fe fc43 	bl	80022c8 <HAL_GetTick>
 8003a42:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003a44:	e008      	b.n	8003a58 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003a46:	f7fe fc3f 	bl	80022c8 <HAL_GetTick>
 8003a4a:	4602      	mov	r2, r0
 8003a4c:	693b      	ldr	r3, [r7, #16]
 8003a4e:	1ad3      	subs	r3, r2, r3
 8003a50:	2b02      	cmp	r3, #2
 8003a52:	d901      	bls.n	8003a58 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003a54:	2303      	movs	r3, #3
 8003a56:	e2dd      	b.n	8004014 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003a58:	4b20      	ldr	r3, [pc, #128]	@ (8003adc <HAL_RCC_OscConfig+0x270>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f003 0302 	and.w	r3, r3, #2
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d1f0      	bne.n	8003a46 <HAL_RCC_OscConfig+0x1da>
 8003a64:	e000      	b.n	8003a68 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003a66:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f003 0301 	and.w	r3, r3, #1
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d074      	beq.n	8003b5e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003a74:	69bb      	ldr	r3, [r7, #24]
 8003a76:	2b08      	cmp	r3, #8
 8003a78:	d005      	beq.n	8003a86 <HAL_RCC_OscConfig+0x21a>
 8003a7a:	69bb      	ldr	r3, [r7, #24]
 8003a7c:	2b0c      	cmp	r3, #12
 8003a7e:	d10e      	bne.n	8003a9e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003a80:	697b      	ldr	r3, [r7, #20]
 8003a82:	2b03      	cmp	r3, #3
 8003a84:	d10b      	bne.n	8003a9e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a86:	4b15      	ldr	r3, [pc, #84]	@ (8003adc <HAL_RCC_OscConfig+0x270>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d064      	beq.n	8003b5c <HAL_RCC_OscConfig+0x2f0>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d160      	bne.n	8003b5c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	e2ba      	b.n	8004014 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003aa6:	d106      	bne.n	8003ab6 <HAL_RCC_OscConfig+0x24a>
 8003aa8:	4b0c      	ldr	r3, [pc, #48]	@ (8003adc <HAL_RCC_OscConfig+0x270>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4a0b      	ldr	r2, [pc, #44]	@ (8003adc <HAL_RCC_OscConfig+0x270>)
 8003aae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ab2:	6013      	str	r3, [r2, #0]
 8003ab4:	e026      	b.n	8003b04 <HAL_RCC_OscConfig+0x298>
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003abe:	d115      	bne.n	8003aec <HAL_RCC_OscConfig+0x280>
 8003ac0:	4b06      	ldr	r3, [pc, #24]	@ (8003adc <HAL_RCC_OscConfig+0x270>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	4a05      	ldr	r2, [pc, #20]	@ (8003adc <HAL_RCC_OscConfig+0x270>)
 8003ac6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003aca:	6013      	str	r3, [r2, #0]
 8003acc:	4b03      	ldr	r3, [pc, #12]	@ (8003adc <HAL_RCC_OscConfig+0x270>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a02      	ldr	r2, [pc, #8]	@ (8003adc <HAL_RCC_OscConfig+0x270>)
 8003ad2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ad6:	6013      	str	r3, [r2, #0]
 8003ad8:	e014      	b.n	8003b04 <HAL_RCC_OscConfig+0x298>
 8003ada:	bf00      	nop
 8003adc:	40021000 	.word	0x40021000
 8003ae0:	08008458 	.word	0x08008458
 8003ae4:	20000000 	.word	0x20000000
 8003ae8:	20000038 	.word	0x20000038
 8003aec:	4ba0      	ldr	r3, [pc, #640]	@ (8003d70 <HAL_RCC_OscConfig+0x504>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4a9f      	ldr	r2, [pc, #636]	@ (8003d70 <HAL_RCC_OscConfig+0x504>)
 8003af2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003af6:	6013      	str	r3, [r2, #0]
 8003af8:	4b9d      	ldr	r3, [pc, #628]	@ (8003d70 <HAL_RCC_OscConfig+0x504>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4a9c      	ldr	r2, [pc, #624]	@ (8003d70 <HAL_RCC_OscConfig+0x504>)
 8003afe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003b02:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d013      	beq.n	8003b34 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b0c:	f7fe fbdc 	bl	80022c8 <HAL_GetTick>
 8003b10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b12:	e008      	b.n	8003b26 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b14:	f7fe fbd8 	bl	80022c8 <HAL_GetTick>
 8003b18:	4602      	mov	r2, r0
 8003b1a:	693b      	ldr	r3, [r7, #16]
 8003b1c:	1ad3      	subs	r3, r2, r3
 8003b1e:	2b64      	cmp	r3, #100	@ 0x64
 8003b20:	d901      	bls.n	8003b26 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003b22:	2303      	movs	r3, #3
 8003b24:	e276      	b.n	8004014 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b26:	4b92      	ldr	r3, [pc, #584]	@ (8003d70 <HAL_RCC_OscConfig+0x504>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d0f0      	beq.n	8003b14 <HAL_RCC_OscConfig+0x2a8>
 8003b32:	e014      	b.n	8003b5e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b34:	f7fe fbc8 	bl	80022c8 <HAL_GetTick>
 8003b38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003b3a:	e008      	b.n	8003b4e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b3c:	f7fe fbc4 	bl	80022c8 <HAL_GetTick>
 8003b40:	4602      	mov	r2, r0
 8003b42:	693b      	ldr	r3, [r7, #16]
 8003b44:	1ad3      	subs	r3, r2, r3
 8003b46:	2b64      	cmp	r3, #100	@ 0x64
 8003b48:	d901      	bls.n	8003b4e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003b4a:	2303      	movs	r3, #3
 8003b4c:	e262      	b.n	8004014 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003b4e:	4b88      	ldr	r3, [pc, #544]	@ (8003d70 <HAL_RCC_OscConfig+0x504>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d1f0      	bne.n	8003b3c <HAL_RCC_OscConfig+0x2d0>
 8003b5a:	e000      	b.n	8003b5e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 0302 	and.w	r3, r3, #2
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d060      	beq.n	8003c2c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003b6a:	69bb      	ldr	r3, [r7, #24]
 8003b6c:	2b04      	cmp	r3, #4
 8003b6e:	d005      	beq.n	8003b7c <HAL_RCC_OscConfig+0x310>
 8003b70:	69bb      	ldr	r3, [r7, #24]
 8003b72:	2b0c      	cmp	r3, #12
 8003b74:	d119      	bne.n	8003baa <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003b76:	697b      	ldr	r3, [r7, #20]
 8003b78:	2b02      	cmp	r3, #2
 8003b7a:	d116      	bne.n	8003baa <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b7c:	4b7c      	ldr	r3, [pc, #496]	@ (8003d70 <HAL_RCC_OscConfig+0x504>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d005      	beq.n	8003b94 <HAL_RCC_OscConfig+0x328>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	68db      	ldr	r3, [r3, #12]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d101      	bne.n	8003b94 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	e23f      	b.n	8004014 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b94:	4b76      	ldr	r3, [pc, #472]	@ (8003d70 <HAL_RCC_OscConfig+0x504>)
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	691b      	ldr	r3, [r3, #16]
 8003ba0:	061b      	lsls	r3, r3, #24
 8003ba2:	4973      	ldr	r1, [pc, #460]	@ (8003d70 <HAL_RCC_OscConfig+0x504>)
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003ba8:	e040      	b.n	8003c2c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	68db      	ldr	r3, [r3, #12]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d023      	beq.n	8003bfa <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003bb2:	4b6f      	ldr	r3, [pc, #444]	@ (8003d70 <HAL_RCC_OscConfig+0x504>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4a6e      	ldr	r2, [pc, #440]	@ (8003d70 <HAL_RCC_OscConfig+0x504>)
 8003bb8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003bbc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bbe:	f7fe fb83 	bl	80022c8 <HAL_GetTick>
 8003bc2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003bc4:	e008      	b.n	8003bd8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003bc6:	f7fe fb7f 	bl	80022c8 <HAL_GetTick>
 8003bca:	4602      	mov	r2, r0
 8003bcc:	693b      	ldr	r3, [r7, #16]
 8003bce:	1ad3      	subs	r3, r2, r3
 8003bd0:	2b02      	cmp	r3, #2
 8003bd2:	d901      	bls.n	8003bd8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003bd4:	2303      	movs	r3, #3
 8003bd6:	e21d      	b.n	8004014 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003bd8:	4b65      	ldr	r3, [pc, #404]	@ (8003d70 <HAL_RCC_OscConfig+0x504>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d0f0      	beq.n	8003bc6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003be4:	4b62      	ldr	r3, [pc, #392]	@ (8003d70 <HAL_RCC_OscConfig+0x504>)
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	691b      	ldr	r3, [r3, #16]
 8003bf0:	061b      	lsls	r3, r3, #24
 8003bf2:	495f      	ldr	r1, [pc, #380]	@ (8003d70 <HAL_RCC_OscConfig+0x504>)
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	604b      	str	r3, [r1, #4]
 8003bf8:	e018      	b.n	8003c2c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003bfa:	4b5d      	ldr	r3, [pc, #372]	@ (8003d70 <HAL_RCC_OscConfig+0x504>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4a5c      	ldr	r2, [pc, #368]	@ (8003d70 <HAL_RCC_OscConfig+0x504>)
 8003c00:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003c04:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c06:	f7fe fb5f 	bl	80022c8 <HAL_GetTick>
 8003c0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003c0c:	e008      	b.n	8003c20 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c0e:	f7fe fb5b 	bl	80022c8 <HAL_GetTick>
 8003c12:	4602      	mov	r2, r0
 8003c14:	693b      	ldr	r3, [r7, #16]
 8003c16:	1ad3      	subs	r3, r2, r3
 8003c18:	2b02      	cmp	r3, #2
 8003c1a:	d901      	bls.n	8003c20 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003c1c:	2303      	movs	r3, #3
 8003c1e:	e1f9      	b.n	8004014 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003c20:	4b53      	ldr	r3, [pc, #332]	@ (8003d70 <HAL_RCC_OscConfig+0x504>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d1f0      	bne.n	8003c0e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f003 0308 	and.w	r3, r3, #8
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d03c      	beq.n	8003cb2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	695b      	ldr	r3, [r3, #20]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d01c      	beq.n	8003c7a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c40:	4b4b      	ldr	r3, [pc, #300]	@ (8003d70 <HAL_RCC_OscConfig+0x504>)
 8003c42:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c46:	4a4a      	ldr	r2, [pc, #296]	@ (8003d70 <HAL_RCC_OscConfig+0x504>)
 8003c48:	f043 0301 	orr.w	r3, r3, #1
 8003c4c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c50:	f7fe fb3a 	bl	80022c8 <HAL_GetTick>
 8003c54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003c56:	e008      	b.n	8003c6a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c58:	f7fe fb36 	bl	80022c8 <HAL_GetTick>
 8003c5c:	4602      	mov	r2, r0
 8003c5e:	693b      	ldr	r3, [r7, #16]
 8003c60:	1ad3      	subs	r3, r2, r3
 8003c62:	2b02      	cmp	r3, #2
 8003c64:	d901      	bls.n	8003c6a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003c66:	2303      	movs	r3, #3
 8003c68:	e1d4      	b.n	8004014 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003c6a:	4b41      	ldr	r3, [pc, #260]	@ (8003d70 <HAL_RCC_OscConfig+0x504>)
 8003c6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c70:	f003 0302 	and.w	r3, r3, #2
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d0ef      	beq.n	8003c58 <HAL_RCC_OscConfig+0x3ec>
 8003c78:	e01b      	b.n	8003cb2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c7a:	4b3d      	ldr	r3, [pc, #244]	@ (8003d70 <HAL_RCC_OscConfig+0x504>)
 8003c7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c80:	4a3b      	ldr	r2, [pc, #236]	@ (8003d70 <HAL_RCC_OscConfig+0x504>)
 8003c82:	f023 0301 	bic.w	r3, r3, #1
 8003c86:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c8a:	f7fe fb1d 	bl	80022c8 <HAL_GetTick>
 8003c8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003c90:	e008      	b.n	8003ca4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c92:	f7fe fb19 	bl	80022c8 <HAL_GetTick>
 8003c96:	4602      	mov	r2, r0
 8003c98:	693b      	ldr	r3, [r7, #16]
 8003c9a:	1ad3      	subs	r3, r2, r3
 8003c9c:	2b02      	cmp	r3, #2
 8003c9e:	d901      	bls.n	8003ca4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003ca0:	2303      	movs	r3, #3
 8003ca2:	e1b7      	b.n	8004014 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003ca4:	4b32      	ldr	r3, [pc, #200]	@ (8003d70 <HAL_RCC_OscConfig+0x504>)
 8003ca6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003caa:	f003 0302 	and.w	r3, r3, #2
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d1ef      	bne.n	8003c92 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f003 0304 	and.w	r3, r3, #4
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	f000 80a6 	beq.w	8003e0c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003cc4:	4b2a      	ldr	r3, [pc, #168]	@ (8003d70 <HAL_RCC_OscConfig+0x504>)
 8003cc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cc8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d10d      	bne.n	8003cec <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003cd0:	4b27      	ldr	r3, [pc, #156]	@ (8003d70 <HAL_RCC_OscConfig+0x504>)
 8003cd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cd4:	4a26      	ldr	r2, [pc, #152]	@ (8003d70 <HAL_RCC_OscConfig+0x504>)
 8003cd6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003cda:	6593      	str	r3, [r2, #88]	@ 0x58
 8003cdc:	4b24      	ldr	r3, [pc, #144]	@ (8003d70 <HAL_RCC_OscConfig+0x504>)
 8003cde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ce0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ce4:	60bb      	str	r3, [r7, #8]
 8003ce6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ce8:	2301      	movs	r3, #1
 8003cea:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003cec:	4b21      	ldr	r3, [pc, #132]	@ (8003d74 <HAL_RCC_OscConfig+0x508>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d118      	bne.n	8003d2a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003cf8:	4b1e      	ldr	r3, [pc, #120]	@ (8003d74 <HAL_RCC_OscConfig+0x508>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a1d      	ldr	r2, [pc, #116]	@ (8003d74 <HAL_RCC_OscConfig+0x508>)
 8003cfe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d02:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d04:	f7fe fae0 	bl	80022c8 <HAL_GetTick>
 8003d08:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d0a:	e008      	b.n	8003d1e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d0c:	f7fe fadc 	bl	80022c8 <HAL_GetTick>
 8003d10:	4602      	mov	r2, r0
 8003d12:	693b      	ldr	r3, [r7, #16]
 8003d14:	1ad3      	subs	r3, r2, r3
 8003d16:	2b02      	cmp	r3, #2
 8003d18:	d901      	bls.n	8003d1e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003d1a:	2303      	movs	r3, #3
 8003d1c:	e17a      	b.n	8004014 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d1e:	4b15      	ldr	r3, [pc, #84]	@ (8003d74 <HAL_RCC_OscConfig+0x508>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d0f0      	beq.n	8003d0c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	689b      	ldr	r3, [r3, #8]
 8003d2e:	2b01      	cmp	r3, #1
 8003d30:	d108      	bne.n	8003d44 <HAL_RCC_OscConfig+0x4d8>
 8003d32:	4b0f      	ldr	r3, [pc, #60]	@ (8003d70 <HAL_RCC_OscConfig+0x504>)
 8003d34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d38:	4a0d      	ldr	r2, [pc, #52]	@ (8003d70 <HAL_RCC_OscConfig+0x504>)
 8003d3a:	f043 0301 	orr.w	r3, r3, #1
 8003d3e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003d42:	e029      	b.n	8003d98 <HAL_RCC_OscConfig+0x52c>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	2b05      	cmp	r3, #5
 8003d4a:	d115      	bne.n	8003d78 <HAL_RCC_OscConfig+0x50c>
 8003d4c:	4b08      	ldr	r3, [pc, #32]	@ (8003d70 <HAL_RCC_OscConfig+0x504>)
 8003d4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d52:	4a07      	ldr	r2, [pc, #28]	@ (8003d70 <HAL_RCC_OscConfig+0x504>)
 8003d54:	f043 0304 	orr.w	r3, r3, #4
 8003d58:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003d5c:	4b04      	ldr	r3, [pc, #16]	@ (8003d70 <HAL_RCC_OscConfig+0x504>)
 8003d5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d62:	4a03      	ldr	r2, [pc, #12]	@ (8003d70 <HAL_RCC_OscConfig+0x504>)
 8003d64:	f043 0301 	orr.w	r3, r3, #1
 8003d68:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003d6c:	e014      	b.n	8003d98 <HAL_RCC_OscConfig+0x52c>
 8003d6e:	bf00      	nop
 8003d70:	40021000 	.word	0x40021000
 8003d74:	40007000 	.word	0x40007000
 8003d78:	4b9c      	ldr	r3, [pc, #624]	@ (8003fec <HAL_RCC_OscConfig+0x780>)
 8003d7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d7e:	4a9b      	ldr	r2, [pc, #620]	@ (8003fec <HAL_RCC_OscConfig+0x780>)
 8003d80:	f023 0301 	bic.w	r3, r3, #1
 8003d84:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003d88:	4b98      	ldr	r3, [pc, #608]	@ (8003fec <HAL_RCC_OscConfig+0x780>)
 8003d8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d8e:	4a97      	ldr	r2, [pc, #604]	@ (8003fec <HAL_RCC_OscConfig+0x780>)
 8003d90:	f023 0304 	bic.w	r3, r3, #4
 8003d94:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	689b      	ldr	r3, [r3, #8]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d016      	beq.n	8003dce <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003da0:	f7fe fa92 	bl	80022c8 <HAL_GetTick>
 8003da4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003da6:	e00a      	b.n	8003dbe <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003da8:	f7fe fa8e 	bl	80022c8 <HAL_GetTick>
 8003dac:	4602      	mov	r2, r0
 8003dae:	693b      	ldr	r3, [r7, #16]
 8003db0:	1ad3      	subs	r3, r2, r3
 8003db2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d901      	bls.n	8003dbe <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003dba:	2303      	movs	r3, #3
 8003dbc:	e12a      	b.n	8004014 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003dbe:	4b8b      	ldr	r3, [pc, #556]	@ (8003fec <HAL_RCC_OscConfig+0x780>)
 8003dc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dc4:	f003 0302 	and.w	r3, r3, #2
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d0ed      	beq.n	8003da8 <HAL_RCC_OscConfig+0x53c>
 8003dcc:	e015      	b.n	8003dfa <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dce:	f7fe fa7b 	bl	80022c8 <HAL_GetTick>
 8003dd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003dd4:	e00a      	b.n	8003dec <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dd6:	f7fe fa77 	bl	80022c8 <HAL_GetTick>
 8003dda:	4602      	mov	r2, r0
 8003ddc:	693b      	ldr	r3, [r7, #16]
 8003dde:	1ad3      	subs	r3, r2, r3
 8003de0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003de4:	4293      	cmp	r3, r2
 8003de6:	d901      	bls.n	8003dec <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003de8:	2303      	movs	r3, #3
 8003dea:	e113      	b.n	8004014 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003dec:	4b7f      	ldr	r3, [pc, #508]	@ (8003fec <HAL_RCC_OscConfig+0x780>)
 8003dee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003df2:	f003 0302 	and.w	r3, r3, #2
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d1ed      	bne.n	8003dd6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003dfa:	7ffb      	ldrb	r3, [r7, #31]
 8003dfc:	2b01      	cmp	r3, #1
 8003dfe:	d105      	bne.n	8003e0c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e00:	4b7a      	ldr	r3, [pc, #488]	@ (8003fec <HAL_RCC_OscConfig+0x780>)
 8003e02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e04:	4a79      	ldr	r2, [pc, #484]	@ (8003fec <HAL_RCC_OscConfig+0x780>)
 8003e06:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e0a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	f000 80fe 	beq.w	8004012 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e1a:	2b02      	cmp	r3, #2
 8003e1c:	f040 80d0 	bne.w	8003fc0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003e20:	4b72      	ldr	r3, [pc, #456]	@ (8003fec <HAL_RCC_OscConfig+0x780>)
 8003e22:	68db      	ldr	r3, [r3, #12]
 8003e24:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e26:	697b      	ldr	r3, [r7, #20]
 8003e28:	f003 0203 	and.w	r2, r3, #3
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e30:	429a      	cmp	r2, r3
 8003e32:	d130      	bne.n	8003e96 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003e34:	697b      	ldr	r3, [r7, #20]
 8003e36:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e3e:	3b01      	subs	r3, #1
 8003e40:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e42:	429a      	cmp	r2, r3
 8003e44:	d127      	bne.n	8003e96 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e46:	697b      	ldr	r3, [r7, #20]
 8003e48:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e50:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003e52:	429a      	cmp	r2, r3
 8003e54:	d11f      	bne.n	8003e96 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003e56:	697b      	ldr	r3, [r7, #20]
 8003e58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e5c:	687a      	ldr	r2, [r7, #4]
 8003e5e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003e60:	2a07      	cmp	r2, #7
 8003e62:	bf14      	ite	ne
 8003e64:	2201      	movne	r2, #1
 8003e66:	2200      	moveq	r2, #0
 8003e68:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d113      	bne.n	8003e96 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e6e:	697b      	ldr	r3, [r7, #20]
 8003e70:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e78:	085b      	lsrs	r3, r3, #1
 8003e7a:	3b01      	subs	r3, #1
 8003e7c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003e7e:	429a      	cmp	r2, r3
 8003e80:	d109      	bne.n	8003e96 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003e82:	697b      	ldr	r3, [r7, #20]
 8003e84:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e8c:	085b      	lsrs	r3, r3, #1
 8003e8e:	3b01      	subs	r3, #1
 8003e90:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e92:	429a      	cmp	r2, r3
 8003e94:	d06e      	beq.n	8003f74 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003e96:	69bb      	ldr	r3, [r7, #24]
 8003e98:	2b0c      	cmp	r3, #12
 8003e9a:	d069      	beq.n	8003f70 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003e9c:	4b53      	ldr	r3, [pc, #332]	@ (8003fec <HAL_RCC_OscConfig+0x780>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d105      	bne.n	8003eb4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003ea8:	4b50      	ldr	r3, [pc, #320]	@ (8003fec <HAL_RCC_OscConfig+0x780>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d001      	beq.n	8003eb8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	e0ad      	b.n	8004014 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003eb8:	4b4c      	ldr	r3, [pc, #304]	@ (8003fec <HAL_RCC_OscConfig+0x780>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a4b      	ldr	r2, [pc, #300]	@ (8003fec <HAL_RCC_OscConfig+0x780>)
 8003ebe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003ec2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003ec4:	f7fe fa00 	bl	80022c8 <HAL_GetTick>
 8003ec8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003eca:	e008      	b.n	8003ede <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ecc:	f7fe f9fc 	bl	80022c8 <HAL_GetTick>
 8003ed0:	4602      	mov	r2, r0
 8003ed2:	693b      	ldr	r3, [r7, #16]
 8003ed4:	1ad3      	subs	r3, r2, r3
 8003ed6:	2b02      	cmp	r3, #2
 8003ed8:	d901      	bls.n	8003ede <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003eda:	2303      	movs	r3, #3
 8003edc:	e09a      	b.n	8004014 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ede:	4b43      	ldr	r3, [pc, #268]	@ (8003fec <HAL_RCC_OscConfig+0x780>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d1f0      	bne.n	8003ecc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003eea:	4b40      	ldr	r3, [pc, #256]	@ (8003fec <HAL_RCC_OscConfig+0x780>)
 8003eec:	68da      	ldr	r2, [r3, #12]
 8003eee:	4b40      	ldr	r3, [pc, #256]	@ (8003ff0 <HAL_RCC_OscConfig+0x784>)
 8003ef0:	4013      	ands	r3, r2
 8003ef2:	687a      	ldr	r2, [r7, #4]
 8003ef4:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003ef6:	687a      	ldr	r2, [r7, #4]
 8003ef8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003efa:	3a01      	subs	r2, #1
 8003efc:	0112      	lsls	r2, r2, #4
 8003efe:	4311      	orrs	r1, r2
 8003f00:	687a      	ldr	r2, [r7, #4]
 8003f02:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003f04:	0212      	lsls	r2, r2, #8
 8003f06:	4311      	orrs	r1, r2
 8003f08:	687a      	ldr	r2, [r7, #4]
 8003f0a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003f0c:	0852      	lsrs	r2, r2, #1
 8003f0e:	3a01      	subs	r2, #1
 8003f10:	0552      	lsls	r2, r2, #21
 8003f12:	4311      	orrs	r1, r2
 8003f14:	687a      	ldr	r2, [r7, #4]
 8003f16:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003f18:	0852      	lsrs	r2, r2, #1
 8003f1a:	3a01      	subs	r2, #1
 8003f1c:	0652      	lsls	r2, r2, #25
 8003f1e:	4311      	orrs	r1, r2
 8003f20:	687a      	ldr	r2, [r7, #4]
 8003f22:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003f24:	0912      	lsrs	r2, r2, #4
 8003f26:	0452      	lsls	r2, r2, #17
 8003f28:	430a      	orrs	r2, r1
 8003f2a:	4930      	ldr	r1, [pc, #192]	@ (8003fec <HAL_RCC_OscConfig+0x780>)
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003f30:	4b2e      	ldr	r3, [pc, #184]	@ (8003fec <HAL_RCC_OscConfig+0x780>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4a2d      	ldr	r2, [pc, #180]	@ (8003fec <HAL_RCC_OscConfig+0x780>)
 8003f36:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003f3a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003f3c:	4b2b      	ldr	r3, [pc, #172]	@ (8003fec <HAL_RCC_OscConfig+0x780>)
 8003f3e:	68db      	ldr	r3, [r3, #12]
 8003f40:	4a2a      	ldr	r2, [pc, #168]	@ (8003fec <HAL_RCC_OscConfig+0x780>)
 8003f42:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003f46:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003f48:	f7fe f9be 	bl	80022c8 <HAL_GetTick>
 8003f4c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f4e:	e008      	b.n	8003f62 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f50:	f7fe f9ba 	bl	80022c8 <HAL_GetTick>
 8003f54:	4602      	mov	r2, r0
 8003f56:	693b      	ldr	r3, [r7, #16]
 8003f58:	1ad3      	subs	r3, r2, r3
 8003f5a:	2b02      	cmp	r3, #2
 8003f5c:	d901      	bls.n	8003f62 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003f5e:	2303      	movs	r3, #3
 8003f60:	e058      	b.n	8004014 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f62:	4b22      	ldr	r3, [pc, #136]	@ (8003fec <HAL_RCC_OscConfig+0x780>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d0f0      	beq.n	8003f50 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003f6e:	e050      	b.n	8004012 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003f70:	2301      	movs	r3, #1
 8003f72:	e04f      	b.n	8004014 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f74:	4b1d      	ldr	r3, [pc, #116]	@ (8003fec <HAL_RCC_OscConfig+0x780>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d148      	bne.n	8004012 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003f80:	4b1a      	ldr	r3, [pc, #104]	@ (8003fec <HAL_RCC_OscConfig+0x780>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	4a19      	ldr	r2, [pc, #100]	@ (8003fec <HAL_RCC_OscConfig+0x780>)
 8003f86:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003f8a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003f8c:	4b17      	ldr	r3, [pc, #92]	@ (8003fec <HAL_RCC_OscConfig+0x780>)
 8003f8e:	68db      	ldr	r3, [r3, #12]
 8003f90:	4a16      	ldr	r2, [pc, #88]	@ (8003fec <HAL_RCC_OscConfig+0x780>)
 8003f92:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003f96:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003f98:	f7fe f996 	bl	80022c8 <HAL_GetTick>
 8003f9c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f9e:	e008      	b.n	8003fb2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fa0:	f7fe f992 	bl	80022c8 <HAL_GetTick>
 8003fa4:	4602      	mov	r2, r0
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	1ad3      	subs	r3, r2, r3
 8003faa:	2b02      	cmp	r3, #2
 8003fac:	d901      	bls.n	8003fb2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003fae:	2303      	movs	r3, #3
 8003fb0:	e030      	b.n	8004014 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003fb2:	4b0e      	ldr	r3, [pc, #56]	@ (8003fec <HAL_RCC_OscConfig+0x780>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d0f0      	beq.n	8003fa0 <HAL_RCC_OscConfig+0x734>
 8003fbe:	e028      	b.n	8004012 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003fc0:	69bb      	ldr	r3, [r7, #24]
 8003fc2:	2b0c      	cmp	r3, #12
 8003fc4:	d023      	beq.n	800400e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fc6:	4b09      	ldr	r3, [pc, #36]	@ (8003fec <HAL_RCC_OscConfig+0x780>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4a08      	ldr	r2, [pc, #32]	@ (8003fec <HAL_RCC_OscConfig+0x780>)
 8003fcc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003fd0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fd2:	f7fe f979 	bl	80022c8 <HAL_GetTick>
 8003fd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003fd8:	e00c      	b.n	8003ff4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fda:	f7fe f975 	bl	80022c8 <HAL_GetTick>
 8003fde:	4602      	mov	r2, r0
 8003fe0:	693b      	ldr	r3, [r7, #16]
 8003fe2:	1ad3      	subs	r3, r2, r3
 8003fe4:	2b02      	cmp	r3, #2
 8003fe6:	d905      	bls.n	8003ff4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003fe8:	2303      	movs	r3, #3
 8003fea:	e013      	b.n	8004014 <HAL_RCC_OscConfig+0x7a8>
 8003fec:	40021000 	.word	0x40021000
 8003ff0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ff4:	4b09      	ldr	r3, [pc, #36]	@ (800401c <HAL_RCC_OscConfig+0x7b0>)
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d1ec      	bne.n	8003fda <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004000:	4b06      	ldr	r3, [pc, #24]	@ (800401c <HAL_RCC_OscConfig+0x7b0>)
 8004002:	68da      	ldr	r2, [r3, #12]
 8004004:	4905      	ldr	r1, [pc, #20]	@ (800401c <HAL_RCC_OscConfig+0x7b0>)
 8004006:	4b06      	ldr	r3, [pc, #24]	@ (8004020 <HAL_RCC_OscConfig+0x7b4>)
 8004008:	4013      	ands	r3, r2
 800400a:	60cb      	str	r3, [r1, #12]
 800400c:	e001      	b.n	8004012 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800400e:	2301      	movs	r3, #1
 8004010:	e000      	b.n	8004014 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8004012:	2300      	movs	r3, #0
}
 8004014:	4618      	mov	r0, r3
 8004016:	3720      	adds	r7, #32
 8004018:	46bd      	mov	sp, r7
 800401a:	bd80      	pop	{r7, pc}
 800401c:	40021000 	.word	0x40021000
 8004020:	feeefffc 	.word	0xfeeefffc

08004024 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b084      	sub	sp, #16
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
 800402c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d101      	bne.n	8004038 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004034:	2301      	movs	r3, #1
 8004036:	e0e7      	b.n	8004208 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004038:	4b75      	ldr	r3, [pc, #468]	@ (8004210 <HAL_RCC_ClockConfig+0x1ec>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f003 0307 	and.w	r3, r3, #7
 8004040:	683a      	ldr	r2, [r7, #0]
 8004042:	429a      	cmp	r2, r3
 8004044:	d910      	bls.n	8004068 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004046:	4b72      	ldr	r3, [pc, #456]	@ (8004210 <HAL_RCC_ClockConfig+0x1ec>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f023 0207 	bic.w	r2, r3, #7
 800404e:	4970      	ldr	r1, [pc, #448]	@ (8004210 <HAL_RCC_ClockConfig+0x1ec>)
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	4313      	orrs	r3, r2
 8004054:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004056:	4b6e      	ldr	r3, [pc, #440]	@ (8004210 <HAL_RCC_ClockConfig+0x1ec>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f003 0307 	and.w	r3, r3, #7
 800405e:	683a      	ldr	r2, [r7, #0]
 8004060:	429a      	cmp	r2, r3
 8004062:	d001      	beq.n	8004068 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004064:	2301      	movs	r3, #1
 8004066:	e0cf      	b.n	8004208 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f003 0302 	and.w	r3, r3, #2
 8004070:	2b00      	cmp	r3, #0
 8004072:	d010      	beq.n	8004096 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	689a      	ldr	r2, [r3, #8]
 8004078:	4b66      	ldr	r3, [pc, #408]	@ (8004214 <HAL_RCC_ClockConfig+0x1f0>)
 800407a:	689b      	ldr	r3, [r3, #8]
 800407c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004080:	429a      	cmp	r2, r3
 8004082:	d908      	bls.n	8004096 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004084:	4b63      	ldr	r3, [pc, #396]	@ (8004214 <HAL_RCC_ClockConfig+0x1f0>)
 8004086:	689b      	ldr	r3, [r3, #8]
 8004088:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	689b      	ldr	r3, [r3, #8]
 8004090:	4960      	ldr	r1, [pc, #384]	@ (8004214 <HAL_RCC_ClockConfig+0x1f0>)
 8004092:	4313      	orrs	r3, r2
 8004094:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f003 0301 	and.w	r3, r3, #1
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d04c      	beq.n	800413c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	2b03      	cmp	r3, #3
 80040a8:	d107      	bne.n	80040ba <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040aa:	4b5a      	ldr	r3, [pc, #360]	@ (8004214 <HAL_RCC_ClockConfig+0x1f0>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d121      	bne.n	80040fa <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80040b6:	2301      	movs	r3, #1
 80040b8:	e0a6      	b.n	8004208 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	2b02      	cmp	r3, #2
 80040c0:	d107      	bne.n	80040d2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80040c2:	4b54      	ldr	r3, [pc, #336]	@ (8004214 <HAL_RCC_ClockConfig+0x1f0>)
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d115      	bne.n	80040fa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80040ce:	2301      	movs	r3, #1
 80040d0:	e09a      	b.n	8004208 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	685b      	ldr	r3, [r3, #4]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d107      	bne.n	80040ea <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80040da:	4b4e      	ldr	r3, [pc, #312]	@ (8004214 <HAL_RCC_ClockConfig+0x1f0>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f003 0302 	and.w	r3, r3, #2
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d109      	bne.n	80040fa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80040e6:	2301      	movs	r3, #1
 80040e8:	e08e      	b.n	8004208 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80040ea:	4b4a      	ldr	r3, [pc, #296]	@ (8004214 <HAL_RCC_ClockConfig+0x1f0>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d101      	bne.n	80040fa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80040f6:	2301      	movs	r3, #1
 80040f8:	e086      	b.n	8004208 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80040fa:	4b46      	ldr	r3, [pc, #280]	@ (8004214 <HAL_RCC_ClockConfig+0x1f0>)
 80040fc:	689b      	ldr	r3, [r3, #8]
 80040fe:	f023 0203 	bic.w	r2, r3, #3
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	4943      	ldr	r1, [pc, #268]	@ (8004214 <HAL_RCC_ClockConfig+0x1f0>)
 8004108:	4313      	orrs	r3, r2
 800410a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800410c:	f7fe f8dc 	bl	80022c8 <HAL_GetTick>
 8004110:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004112:	e00a      	b.n	800412a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004114:	f7fe f8d8 	bl	80022c8 <HAL_GetTick>
 8004118:	4602      	mov	r2, r0
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	1ad3      	subs	r3, r2, r3
 800411e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004122:	4293      	cmp	r3, r2
 8004124:	d901      	bls.n	800412a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004126:	2303      	movs	r3, #3
 8004128:	e06e      	b.n	8004208 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800412a:	4b3a      	ldr	r3, [pc, #232]	@ (8004214 <HAL_RCC_ClockConfig+0x1f0>)
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	f003 020c 	and.w	r2, r3, #12
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	009b      	lsls	r3, r3, #2
 8004138:	429a      	cmp	r2, r3
 800413a:	d1eb      	bne.n	8004114 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f003 0302 	and.w	r3, r3, #2
 8004144:	2b00      	cmp	r3, #0
 8004146:	d010      	beq.n	800416a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	689a      	ldr	r2, [r3, #8]
 800414c:	4b31      	ldr	r3, [pc, #196]	@ (8004214 <HAL_RCC_ClockConfig+0x1f0>)
 800414e:	689b      	ldr	r3, [r3, #8]
 8004150:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004154:	429a      	cmp	r2, r3
 8004156:	d208      	bcs.n	800416a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004158:	4b2e      	ldr	r3, [pc, #184]	@ (8004214 <HAL_RCC_ClockConfig+0x1f0>)
 800415a:	689b      	ldr	r3, [r3, #8]
 800415c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	689b      	ldr	r3, [r3, #8]
 8004164:	492b      	ldr	r1, [pc, #172]	@ (8004214 <HAL_RCC_ClockConfig+0x1f0>)
 8004166:	4313      	orrs	r3, r2
 8004168:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800416a:	4b29      	ldr	r3, [pc, #164]	@ (8004210 <HAL_RCC_ClockConfig+0x1ec>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f003 0307 	and.w	r3, r3, #7
 8004172:	683a      	ldr	r2, [r7, #0]
 8004174:	429a      	cmp	r2, r3
 8004176:	d210      	bcs.n	800419a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004178:	4b25      	ldr	r3, [pc, #148]	@ (8004210 <HAL_RCC_ClockConfig+0x1ec>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f023 0207 	bic.w	r2, r3, #7
 8004180:	4923      	ldr	r1, [pc, #140]	@ (8004210 <HAL_RCC_ClockConfig+0x1ec>)
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	4313      	orrs	r3, r2
 8004186:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004188:	4b21      	ldr	r3, [pc, #132]	@ (8004210 <HAL_RCC_ClockConfig+0x1ec>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f003 0307 	and.w	r3, r3, #7
 8004190:	683a      	ldr	r2, [r7, #0]
 8004192:	429a      	cmp	r2, r3
 8004194:	d001      	beq.n	800419a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004196:	2301      	movs	r3, #1
 8004198:	e036      	b.n	8004208 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f003 0304 	and.w	r3, r3, #4
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d008      	beq.n	80041b8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041a6:	4b1b      	ldr	r3, [pc, #108]	@ (8004214 <HAL_RCC_ClockConfig+0x1f0>)
 80041a8:	689b      	ldr	r3, [r3, #8]
 80041aa:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	68db      	ldr	r3, [r3, #12]
 80041b2:	4918      	ldr	r1, [pc, #96]	@ (8004214 <HAL_RCC_ClockConfig+0x1f0>)
 80041b4:	4313      	orrs	r3, r2
 80041b6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f003 0308 	and.w	r3, r3, #8
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d009      	beq.n	80041d8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80041c4:	4b13      	ldr	r3, [pc, #76]	@ (8004214 <HAL_RCC_ClockConfig+0x1f0>)
 80041c6:	689b      	ldr	r3, [r3, #8]
 80041c8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	691b      	ldr	r3, [r3, #16]
 80041d0:	00db      	lsls	r3, r3, #3
 80041d2:	4910      	ldr	r1, [pc, #64]	@ (8004214 <HAL_RCC_ClockConfig+0x1f0>)
 80041d4:	4313      	orrs	r3, r2
 80041d6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80041d8:	f000 f824 	bl	8004224 <HAL_RCC_GetSysClockFreq>
 80041dc:	4602      	mov	r2, r0
 80041de:	4b0d      	ldr	r3, [pc, #52]	@ (8004214 <HAL_RCC_ClockConfig+0x1f0>)
 80041e0:	689b      	ldr	r3, [r3, #8]
 80041e2:	091b      	lsrs	r3, r3, #4
 80041e4:	f003 030f 	and.w	r3, r3, #15
 80041e8:	490b      	ldr	r1, [pc, #44]	@ (8004218 <HAL_RCC_ClockConfig+0x1f4>)
 80041ea:	5ccb      	ldrb	r3, [r1, r3]
 80041ec:	f003 031f 	and.w	r3, r3, #31
 80041f0:	fa22 f303 	lsr.w	r3, r2, r3
 80041f4:	4a09      	ldr	r2, [pc, #36]	@ (800421c <HAL_RCC_ClockConfig+0x1f8>)
 80041f6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80041f8:	4b09      	ldr	r3, [pc, #36]	@ (8004220 <HAL_RCC_ClockConfig+0x1fc>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4618      	mov	r0, r3
 80041fe:	f7fe f813 	bl	8002228 <HAL_InitTick>
 8004202:	4603      	mov	r3, r0
 8004204:	72fb      	strb	r3, [r7, #11]

  return status;
 8004206:	7afb      	ldrb	r3, [r7, #11]
}
 8004208:	4618      	mov	r0, r3
 800420a:	3710      	adds	r7, #16
 800420c:	46bd      	mov	sp, r7
 800420e:	bd80      	pop	{r7, pc}
 8004210:	40022000 	.word	0x40022000
 8004214:	40021000 	.word	0x40021000
 8004218:	08008458 	.word	0x08008458
 800421c:	20000000 	.word	0x20000000
 8004220:	20000038 	.word	0x20000038

08004224 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004224:	b480      	push	{r7}
 8004226:	b089      	sub	sp, #36	@ 0x24
 8004228:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800422a:	2300      	movs	r3, #0
 800422c:	61fb      	str	r3, [r7, #28]
 800422e:	2300      	movs	r3, #0
 8004230:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004232:	4b3e      	ldr	r3, [pc, #248]	@ (800432c <HAL_RCC_GetSysClockFreq+0x108>)
 8004234:	689b      	ldr	r3, [r3, #8]
 8004236:	f003 030c 	and.w	r3, r3, #12
 800423a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800423c:	4b3b      	ldr	r3, [pc, #236]	@ (800432c <HAL_RCC_GetSysClockFreq+0x108>)
 800423e:	68db      	ldr	r3, [r3, #12]
 8004240:	f003 0303 	and.w	r3, r3, #3
 8004244:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004246:	693b      	ldr	r3, [r7, #16]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d005      	beq.n	8004258 <HAL_RCC_GetSysClockFreq+0x34>
 800424c:	693b      	ldr	r3, [r7, #16]
 800424e:	2b0c      	cmp	r3, #12
 8004250:	d121      	bne.n	8004296 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	2b01      	cmp	r3, #1
 8004256:	d11e      	bne.n	8004296 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004258:	4b34      	ldr	r3, [pc, #208]	@ (800432c <HAL_RCC_GetSysClockFreq+0x108>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f003 0308 	and.w	r3, r3, #8
 8004260:	2b00      	cmp	r3, #0
 8004262:	d107      	bne.n	8004274 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004264:	4b31      	ldr	r3, [pc, #196]	@ (800432c <HAL_RCC_GetSysClockFreq+0x108>)
 8004266:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800426a:	0a1b      	lsrs	r3, r3, #8
 800426c:	f003 030f 	and.w	r3, r3, #15
 8004270:	61fb      	str	r3, [r7, #28]
 8004272:	e005      	b.n	8004280 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004274:	4b2d      	ldr	r3, [pc, #180]	@ (800432c <HAL_RCC_GetSysClockFreq+0x108>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	091b      	lsrs	r3, r3, #4
 800427a:	f003 030f 	and.w	r3, r3, #15
 800427e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004280:	4a2b      	ldr	r2, [pc, #172]	@ (8004330 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004282:	69fb      	ldr	r3, [r7, #28]
 8004284:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004288:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d10d      	bne.n	80042ac <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004290:	69fb      	ldr	r3, [r7, #28]
 8004292:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004294:	e00a      	b.n	80042ac <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	2b04      	cmp	r3, #4
 800429a:	d102      	bne.n	80042a2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800429c:	4b25      	ldr	r3, [pc, #148]	@ (8004334 <HAL_RCC_GetSysClockFreq+0x110>)
 800429e:	61bb      	str	r3, [r7, #24]
 80042a0:	e004      	b.n	80042ac <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80042a2:	693b      	ldr	r3, [r7, #16]
 80042a4:	2b08      	cmp	r3, #8
 80042a6:	d101      	bne.n	80042ac <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80042a8:	4b23      	ldr	r3, [pc, #140]	@ (8004338 <HAL_RCC_GetSysClockFreq+0x114>)
 80042aa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	2b0c      	cmp	r3, #12
 80042b0:	d134      	bne.n	800431c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80042b2:	4b1e      	ldr	r3, [pc, #120]	@ (800432c <HAL_RCC_GetSysClockFreq+0x108>)
 80042b4:	68db      	ldr	r3, [r3, #12]
 80042b6:	f003 0303 	and.w	r3, r3, #3
 80042ba:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80042bc:	68bb      	ldr	r3, [r7, #8]
 80042be:	2b02      	cmp	r3, #2
 80042c0:	d003      	beq.n	80042ca <HAL_RCC_GetSysClockFreq+0xa6>
 80042c2:	68bb      	ldr	r3, [r7, #8]
 80042c4:	2b03      	cmp	r3, #3
 80042c6:	d003      	beq.n	80042d0 <HAL_RCC_GetSysClockFreq+0xac>
 80042c8:	e005      	b.n	80042d6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80042ca:	4b1a      	ldr	r3, [pc, #104]	@ (8004334 <HAL_RCC_GetSysClockFreq+0x110>)
 80042cc:	617b      	str	r3, [r7, #20]
      break;
 80042ce:	e005      	b.n	80042dc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80042d0:	4b19      	ldr	r3, [pc, #100]	@ (8004338 <HAL_RCC_GetSysClockFreq+0x114>)
 80042d2:	617b      	str	r3, [r7, #20]
      break;
 80042d4:	e002      	b.n	80042dc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80042d6:	69fb      	ldr	r3, [r7, #28]
 80042d8:	617b      	str	r3, [r7, #20]
      break;
 80042da:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80042dc:	4b13      	ldr	r3, [pc, #76]	@ (800432c <HAL_RCC_GetSysClockFreq+0x108>)
 80042de:	68db      	ldr	r3, [r3, #12]
 80042e0:	091b      	lsrs	r3, r3, #4
 80042e2:	f003 0307 	and.w	r3, r3, #7
 80042e6:	3301      	adds	r3, #1
 80042e8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80042ea:	4b10      	ldr	r3, [pc, #64]	@ (800432c <HAL_RCC_GetSysClockFreq+0x108>)
 80042ec:	68db      	ldr	r3, [r3, #12]
 80042ee:	0a1b      	lsrs	r3, r3, #8
 80042f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80042f4:	697a      	ldr	r2, [r7, #20]
 80042f6:	fb03 f202 	mul.w	r2, r3, r2
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004300:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004302:	4b0a      	ldr	r3, [pc, #40]	@ (800432c <HAL_RCC_GetSysClockFreq+0x108>)
 8004304:	68db      	ldr	r3, [r3, #12]
 8004306:	0e5b      	lsrs	r3, r3, #25
 8004308:	f003 0303 	and.w	r3, r3, #3
 800430c:	3301      	adds	r3, #1
 800430e:	005b      	lsls	r3, r3, #1
 8004310:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004312:	697a      	ldr	r2, [r7, #20]
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	fbb2 f3f3 	udiv	r3, r2, r3
 800431a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800431c:	69bb      	ldr	r3, [r7, #24]
}
 800431e:	4618      	mov	r0, r3
 8004320:	3724      	adds	r7, #36	@ 0x24
 8004322:	46bd      	mov	sp, r7
 8004324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004328:	4770      	bx	lr
 800432a:	bf00      	nop
 800432c:	40021000 	.word	0x40021000
 8004330:	08008470 	.word	0x08008470
 8004334:	00f42400 	.word	0x00f42400
 8004338:	007a1200 	.word	0x007a1200

0800433c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800433c:	b480      	push	{r7}
 800433e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004340:	4b03      	ldr	r3, [pc, #12]	@ (8004350 <HAL_RCC_GetHCLKFreq+0x14>)
 8004342:	681b      	ldr	r3, [r3, #0]
}
 8004344:	4618      	mov	r0, r3
 8004346:	46bd      	mov	sp, r7
 8004348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434c:	4770      	bx	lr
 800434e:	bf00      	nop
 8004350:	20000000 	.word	0x20000000

08004354 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004358:	f7ff fff0 	bl	800433c <HAL_RCC_GetHCLKFreq>
 800435c:	4602      	mov	r2, r0
 800435e:	4b06      	ldr	r3, [pc, #24]	@ (8004378 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004360:	689b      	ldr	r3, [r3, #8]
 8004362:	0a1b      	lsrs	r3, r3, #8
 8004364:	f003 0307 	and.w	r3, r3, #7
 8004368:	4904      	ldr	r1, [pc, #16]	@ (800437c <HAL_RCC_GetPCLK1Freq+0x28>)
 800436a:	5ccb      	ldrb	r3, [r1, r3]
 800436c:	f003 031f 	and.w	r3, r3, #31
 8004370:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004374:	4618      	mov	r0, r3
 8004376:	bd80      	pop	{r7, pc}
 8004378:	40021000 	.word	0x40021000
 800437c:	08008468 	.word	0x08008468

08004380 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004380:	b580      	push	{r7, lr}
 8004382:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004384:	f7ff ffda 	bl	800433c <HAL_RCC_GetHCLKFreq>
 8004388:	4602      	mov	r2, r0
 800438a:	4b06      	ldr	r3, [pc, #24]	@ (80043a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800438c:	689b      	ldr	r3, [r3, #8]
 800438e:	0adb      	lsrs	r3, r3, #11
 8004390:	f003 0307 	and.w	r3, r3, #7
 8004394:	4904      	ldr	r1, [pc, #16]	@ (80043a8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004396:	5ccb      	ldrb	r3, [r1, r3]
 8004398:	f003 031f 	and.w	r3, r3, #31
 800439c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80043a0:	4618      	mov	r0, r3
 80043a2:	bd80      	pop	{r7, pc}
 80043a4:	40021000 	.word	0x40021000
 80043a8:	08008468 	.word	0x08008468

080043ac <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b086      	sub	sp, #24
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80043b4:	2300      	movs	r3, #0
 80043b6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80043b8:	4b2a      	ldr	r3, [pc, #168]	@ (8004464 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80043ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d003      	beq.n	80043cc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80043c4:	f7ff f9ee 	bl	80037a4 <HAL_PWREx_GetVoltageRange>
 80043c8:	6178      	str	r0, [r7, #20]
 80043ca:	e014      	b.n	80043f6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80043cc:	4b25      	ldr	r3, [pc, #148]	@ (8004464 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80043ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043d0:	4a24      	ldr	r2, [pc, #144]	@ (8004464 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80043d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80043d6:	6593      	str	r3, [r2, #88]	@ 0x58
 80043d8:	4b22      	ldr	r3, [pc, #136]	@ (8004464 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80043da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043e0:	60fb      	str	r3, [r7, #12]
 80043e2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80043e4:	f7ff f9de 	bl	80037a4 <HAL_PWREx_GetVoltageRange>
 80043e8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80043ea:	4b1e      	ldr	r3, [pc, #120]	@ (8004464 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80043ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043ee:	4a1d      	ldr	r2, [pc, #116]	@ (8004464 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80043f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80043f4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80043f6:	697b      	ldr	r3, [r7, #20]
 80043f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80043fc:	d10b      	bne.n	8004416 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2b80      	cmp	r3, #128	@ 0x80
 8004402:	d919      	bls.n	8004438 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2ba0      	cmp	r3, #160	@ 0xa0
 8004408:	d902      	bls.n	8004410 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800440a:	2302      	movs	r3, #2
 800440c:	613b      	str	r3, [r7, #16]
 800440e:	e013      	b.n	8004438 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004410:	2301      	movs	r3, #1
 8004412:	613b      	str	r3, [r7, #16]
 8004414:	e010      	b.n	8004438 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2b80      	cmp	r3, #128	@ 0x80
 800441a:	d902      	bls.n	8004422 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800441c:	2303      	movs	r3, #3
 800441e:	613b      	str	r3, [r7, #16]
 8004420:	e00a      	b.n	8004438 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2b80      	cmp	r3, #128	@ 0x80
 8004426:	d102      	bne.n	800442e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004428:	2302      	movs	r3, #2
 800442a:	613b      	str	r3, [r7, #16]
 800442c:	e004      	b.n	8004438 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2b70      	cmp	r3, #112	@ 0x70
 8004432:	d101      	bne.n	8004438 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004434:	2301      	movs	r3, #1
 8004436:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004438:	4b0b      	ldr	r3, [pc, #44]	@ (8004468 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f023 0207 	bic.w	r2, r3, #7
 8004440:	4909      	ldr	r1, [pc, #36]	@ (8004468 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004442:	693b      	ldr	r3, [r7, #16]
 8004444:	4313      	orrs	r3, r2
 8004446:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004448:	4b07      	ldr	r3, [pc, #28]	@ (8004468 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f003 0307 	and.w	r3, r3, #7
 8004450:	693a      	ldr	r2, [r7, #16]
 8004452:	429a      	cmp	r2, r3
 8004454:	d001      	beq.n	800445a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004456:	2301      	movs	r3, #1
 8004458:	e000      	b.n	800445c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800445a:	2300      	movs	r3, #0
}
 800445c:	4618      	mov	r0, r3
 800445e:	3718      	adds	r7, #24
 8004460:	46bd      	mov	sp, r7
 8004462:	bd80      	pop	{r7, pc}
 8004464:	40021000 	.word	0x40021000
 8004468:	40022000 	.word	0x40022000

0800446c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b086      	sub	sp, #24
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004474:	2300      	movs	r3, #0
 8004476:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004478:	2300      	movs	r3, #0
 800447a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004484:	2b00      	cmp	r3, #0
 8004486:	d041      	beq.n	800450c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800448c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004490:	d02a      	beq.n	80044e8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004492:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004496:	d824      	bhi.n	80044e2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004498:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800449c:	d008      	beq.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800449e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80044a2:	d81e      	bhi.n	80044e2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d00a      	beq.n	80044be <HAL_RCCEx_PeriphCLKConfig+0x52>
 80044a8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80044ac:	d010      	beq.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80044ae:	e018      	b.n	80044e2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80044b0:	4b86      	ldr	r3, [pc, #536]	@ (80046cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044b2:	68db      	ldr	r3, [r3, #12]
 80044b4:	4a85      	ldr	r2, [pc, #532]	@ (80046cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044ba:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80044bc:	e015      	b.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	3304      	adds	r3, #4
 80044c2:	2100      	movs	r1, #0
 80044c4:	4618      	mov	r0, r3
 80044c6:	f000 fabb 	bl	8004a40 <RCCEx_PLLSAI1_Config>
 80044ca:	4603      	mov	r3, r0
 80044cc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80044ce:	e00c      	b.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	3320      	adds	r3, #32
 80044d4:	2100      	movs	r1, #0
 80044d6:	4618      	mov	r0, r3
 80044d8:	f000 fba6 	bl	8004c28 <RCCEx_PLLSAI2_Config>
 80044dc:	4603      	mov	r3, r0
 80044de:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80044e0:	e003      	b.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80044e2:	2301      	movs	r3, #1
 80044e4:	74fb      	strb	r3, [r7, #19]
      break;
 80044e6:	e000      	b.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80044e8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80044ea:	7cfb      	ldrb	r3, [r7, #19]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d10b      	bne.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80044f0:	4b76      	ldr	r3, [pc, #472]	@ (80046cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044f6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80044fe:	4973      	ldr	r1, [pc, #460]	@ (80046cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004500:	4313      	orrs	r3, r2
 8004502:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004506:	e001      	b.n	800450c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004508:	7cfb      	ldrb	r3, [r7, #19]
 800450a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004514:	2b00      	cmp	r3, #0
 8004516:	d041      	beq.n	800459c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800451c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004520:	d02a      	beq.n	8004578 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004522:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004526:	d824      	bhi.n	8004572 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004528:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800452c:	d008      	beq.n	8004540 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800452e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004532:	d81e      	bhi.n	8004572 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004534:	2b00      	cmp	r3, #0
 8004536:	d00a      	beq.n	800454e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004538:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800453c:	d010      	beq.n	8004560 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800453e:	e018      	b.n	8004572 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004540:	4b62      	ldr	r3, [pc, #392]	@ (80046cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004542:	68db      	ldr	r3, [r3, #12]
 8004544:	4a61      	ldr	r2, [pc, #388]	@ (80046cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004546:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800454a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800454c:	e015      	b.n	800457a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	3304      	adds	r3, #4
 8004552:	2100      	movs	r1, #0
 8004554:	4618      	mov	r0, r3
 8004556:	f000 fa73 	bl	8004a40 <RCCEx_PLLSAI1_Config>
 800455a:	4603      	mov	r3, r0
 800455c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800455e:	e00c      	b.n	800457a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	3320      	adds	r3, #32
 8004564:	2100      	movs	r1, #0
 8004566:	4618      	mov	r0, r3
 8004568:	f000 fb5e 	bl	8004c28 <RCCEx_PLLSAI2_Config>
 800456c:	4603      	mov	r3, r0
 800456e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004570:	e003      	b.n	800457a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004572:	2301      	movs	r3, #1
 8004574:	74fb      	strb	r3, [r7, #19]
      break;
 8004576:	e000      	b.n	800457a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004578:	bf00      	nop
    }

    if(ret == HAL_OK)
 800457a:	7cfb      	ldrb	r3, [r7, #19]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d10b      	bne.n	8004598 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004580:	4b52      	ldr	r3, [pc, #328]	@ (80046cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004582:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004586:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800458e:	494f      	ldr	r1, [pc, #316]	@ (80046cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004590:	4313      	orrs	r3, r2
 8004592:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004596:	e001      	b.n	800459c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004598:	7cfb      	ldrb	r3, [r7, #19]
 800459a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	f000 80a0 	beq.w	80046ea <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80045aa:	2300      	movs	r3, #0
 80045ac:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80045ae:	4b47      	ldr	r3, [pc, #284]	@ (80046cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d101      	bne.n	80045be <HAL_RCCEx_PeriphCLKConfig+0x152>
 80045ba:	2301      	movs	r3, #1
 80045bc:	e000      	b.n	80045c0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80045be:	2300      	movs	r3, #0
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d00d      	beq.n	80045e0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045c4:	4b41      	ldr	r3, [pc, #260]	@ (80046cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045c8:	4a40      	ldr	r2, [pc, #256]	@ (80046cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80045d0:	4b3e      	ldr	r3, [pc, #248]	@ (80046cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045d8:	60bb      	str	r3, [r7, #8]
 80045da:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045dc:	2301      	movs	r3, #1
 80045de:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80045e0:	4b3b      	ldr	r3, [pc, #236]	@ (80046d0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4a3a      	ldr	r2, [pc, #232]	@ (80046d0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80045e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045ea:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80045ec:	f7fd fe6c 	bl	80022c8 <HAL_GetTick>
 80045f0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80045f2:	e009      	b.n	8004608 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045f4:	f7fd fe68 	bl	80022c8 <HAL_GetTick>
 80045f8:	4602      	mov	r2, r0
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	1ad3      	subs	r3, r2, r3
 80045fe:	2b02      	cmp	r3, #2
 8004600:	d902      	bls.n	8004608 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004602:	2303      	movs	r3, #3
 8004604:	74fb      	strb	r3, [r7, #19]
        break;
 8004606:	e005      	b.n	8004614 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004608:	4b31      	ldr	r3, [pc, #196]	@ (80046d0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004610:	2b00      	cmp	r3, #0
 8004612:	d0ef      	beq.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004614:	7cfb      	ldrb	r3, [r7, #19]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d15c      	bne.n	80046d4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800461a:	4b2c      	ldr	r3, [pc, #176]	@ (80046cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800461c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004620:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004624:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004626:	697b      	ldr	r3, [r7, #20]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d01f      	beq.n	800466c <HAL_RCCEx_PeriphCLKConfig+0x200>
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004632:	697a      	ldr	r2, [r7, #20]
 8004634:	429a      	cmp	r2, r3
 8004636:	d019      	beq.n	800466c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004638:	4b24      	ldr	r3, [pc, #144]	@ (80046cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800463a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800463e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004642:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004644:	4b21      	ldr	r3, [pc, #132]	@ (80046cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004646:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800464a:	4a20      	ldr	r2, [pc, #128]	@ (80046cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800464c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004650:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004654:	4b1d      	ldr	r3, [pc, #116]	@ (80046cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004656:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800465a:	4a1c      	ldr	r2, [pc, #112]	@ (80046cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800465c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004660:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004664:	4a19      	ldr	r2, [pc, #100]	@ (80046cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	f003 0301 	and.w	r3, r3, #1
 8004672:	2b00      	cmp	r3, #0
 8004674:	d016      	beq.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004676:	f7fd fe27 	bl	80022c8 <HAL_GetTick>
 800467a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800467c:	e00b      	b.n	8004696 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800467e:	f7fd fe23 	bl	80022c8 <HAL_GetTick>
 8004682:	4602      	mov	r2, r0
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	1ad3      	subs	r3, r2, r3
 8004688:	f241 3288 	movw	r2, #5000	@ 0x1388
 800468c:	4293      	cmp	r3, r2
 800468e:	d902      	bls.n	8004696 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004690:	2303      	movs	r3, #3
 8004692:	74fb      	strb	r3, [r7, #19]
            break;
 8004694:	e006      	b.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004696:	4b0d      	ldr	r3, [pc, #52]	@ (80046cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004698:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800469c:	f003 0302 	and.w	r3, r3, #2
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d0ec      	beq.n	800467e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80046a4:	7cfb      	ldrb	r3, [r7, #19]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d10c      	bne.n	80046c4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80046aa:	4b08      	ldr	r3, [pc, #32]	@ (80046cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046b0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80046ba:	4904      	ldr	r1, [pc, #16]	@ (80046cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046bc:	4313      	orrs	r3, r2
 80046be:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80046c2:	e009      	b.n	80046d8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80046c4:	7cfb      	ldrb	r3, [r7, #19]
 80046c6:	74bb      	strb	r3, [r7, #18]
 80046c8:	e006      	b.n	80046d8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80046ca:	bf00      	nop
 80046cc:	40021000 	.word	0x40021000
 80046d0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046d4:	7cfb      	ldrb	r3, [r7, #19]
 80046d6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80046d8:	7c7b      	ldrb	r3, [r7, #17]
 80046da:	2b01      	cmp	r3, #1
 80046dc:	d105      	bne.n	80046ea <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046de:	4b9e      	ldr	r3, [pc, #632]	@ (8004958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046e2:	4a9d      	ldr	r2, [pc, #628]	@ (8004958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80046e8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f003 0301 	and.w	r3, r3, #1
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d00a      	beq.n	800470c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80046f6:	4b98      	ldr	r3, [pc, #608]	@ (8004958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046fc:	f023 0203 	bic.w	r2, r3, #3
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004704:	4994      	ldr	r1, [pc, #592]	@ (8004958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004706:	4313      	orrs	r3, r2
 8004708:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f003 0302 	and.w	r3, r3, #2
 8004714:	2b00      	cmp	r3, #0
 8004716:	d00a      	beq.n	800472e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004718:	4b8f      	ldr	r3, [pc, #572]	@ (8004958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800471a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800471e:	f023 020c 	bic.w	r2, r3, #12
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004726:	498c      	ldr	r1, [pc, #560]	@ (8004958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004728:	4313      	orrs	r3, r2
 800472a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f003 0304 	and.w	r3, r3, #4
 8004736:	2b00      	cmp	r3, #0
 8004738:	d00a      	beq.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800473a:	4b87      	ldr	r3, [pc, #540]	@ (8004958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800473c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004740:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004748:	4983      	ldr	r1, [pc, #524]	@ (8004958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800474a:	4313      	orrs	r3, r2
 800474c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f003 0308 	and.w	r3, r3, #8
 8004758:	2b00      	cmp	r3, #0
 800475a:	d00a      	beq.n	8004772 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800475c:	4b7e      	ldr	r3, [pc, #504]	@ (8004958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800475e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004762:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800476a:	497b      	ldr	r1, [pc, #492]	@ (8004958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800476c:	4313      	orrs	r3, r2
 800476e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f003 0310 	and.w	r3, r3, #16
 800477a:	2b00      	cmp	r3, #0
 800477c:	d00a      	beq.n	8004794 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800477e:	4b76      	ldr	r3, [pc, #472]	@ (8004958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004780:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004784:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800478c:	4972      	ldr	r1, [pc, #456]	@ (8004958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800478e:	4313      	orrs	r3, r2
 8004790:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f003 0320 	and.w	r3, r3, #32
 800479c:	2b00      	cmp	r3, #0
 800479e:	d00a      	beq.n	80047b6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80047a0:	4b6d      	ldr	r3, [pc, #436]	@ (8004958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047a6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047ae:	496a      	ldr	r1, [pc, #424]	@ (8004958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047b0:	4313      	orrs	r3, r2
 80047b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d00a      	beq.n	80047d8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80047c2:	4b65      	ldr	r3, [pc, #404]	@ (8004958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047c8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047d0:	4961      	ldr	r1, [pc, #388]	@ (8004958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047d2:	4313      	orrs	r3, r2
 80047d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d00a      	beq.n	80047fa <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80047e4:	4b5c      	ldr	r3, [pc, #368]	@ (8004958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047ea:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047f2:	4959      	ldr	r1, [pc, #356]	@ (8004958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047f4:	4313      	orrs	r3, r2
 80047f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004802:	2b00      	cmp	r3, #0
 8004804:	d00a      	beq.n	800481c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004806:	4b54      	ldr	r3, [pc, #336]	@ (8004958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004808:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800480c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004814:	4950      	ldr	r1, [pc, #320]	@ (8004958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004816:	4313      	orrs	r3, r2
 8004818:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004824:	2b00      	cmp	r3, #0
 8004826:	d00a      	beq.n	800483e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004828:	4b4b      	ldr	r3, [pc, #300]	@ (8004958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800482a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800482e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004836:	4948      	ldr	r1, [pc, #288]	@ (8004958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004838:	4313      	orrs	r3, r2
 800483a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004846:	2b00      	cmp	r3, #0
 8004848:	d00a      	beq.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800484a:	4b43      	ldr	r3, [pc, #268]	@ (8004958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800484c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004850:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004858:	493f      	ldr	r1, [pc, #252]	@ (8004958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800485a:	4313      	orrs	r3, r2
 800485c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004868:	2b00      	cmp	r3, #0
 800486a:	d028      	beq.n	80048be <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800486c:	4b3a      	ldr	r3, [pc, #232]	@ (8004958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800486e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004872:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800487a:	4937      	ldr	r1, [pc, #220]	@ (8004958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800487c:	4313      	orrs	r3, r2
 800487e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004886:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800488a:	d106      	bne.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800488c:	4b32      	ldr	r3, [pc, #200]	@ (8004958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800488e:	68db      	ldr	r3, [r3, #12]
 8004890:	4a31      	ldr	r2, [pc, #196]	@ (8004958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004892:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004896:	60d3      	str	r3, [r2, #12]
 8004898:	e011      	b.n	80048be <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800489e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80048a2:	d10c      	bne.n	80048be <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	3304      	adds	r3, #4
 80048a8:	2101      	movs	r1, #1
 80048aa:	4618      	mov	r0, r3
 80048ac:	f000 f8c8 	bl	8004a40 <RCCEx_PLLSAI1_Config>
 80048b0:	4603      	mov	r3, r0
 80048b2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80048b4:	7cfb      	ldrb	r3, [r7, #19]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d001      	beq.n	80048be <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80048ba:	7cfb      	ldrb	r3, [r7, #19]
 80048bc:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d028      	beq.n	800491c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80048ca:	4b23      	ldr	r3, [pc, #140]	@ (8004958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048d0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048d8:	491f      	ldr	r1, [pc, #124]	@ (8004958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048da:	4313      	orrs	r3, r2
 80048dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048e4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80048e8:	d106      	bne.n	80048f8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80048ea:	4b1b      	ldr	r3, [pc, #108]	@ (8004958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048ec:	68db      	ldr	r3, [r3, #12]
 80048ee:	4a1a      	ldr	r2, [pc, #104]	@ (8004958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048f0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80048f4:	60d3      	str	r3, [r2, #12]
 80048f6:	e011      	b.n	800491c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048fc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004900:	d10c      	bne.n	800491c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	3304      	adds	r3, #4
 8004906:	2101      	movs	r1, #1
 8004908:	4618      	mov	r0, r3
 800490a:	f000 f899 	bl	8004a40 <RCCEx_PLLSAI1_Config>
 800490e:	4603      	mov	r3, r0
 8004910:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004912:	7cfb      	ldrb	r3, [r7, #19]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d001      	beq.n	800491c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004918:	7cfb      	ldrb	r3, [r7, #19]
 800491a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004924:	2b00      	cmp	r3, #0
 8004926:	d02b      	beq.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004928:	4b0b      	ldr	r3, [pc, #44]	@ (8004958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800492a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800492e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004936:	4908      	ldr	r1, [pc, #32]	@ (8004958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004938:	4313      	orrs	r3, r2
 800493a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004942:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004946:	d109      	bne.n	800495c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004948:	4b03      	ldr	r3, [pc, #12]	@ (8004958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800494a:	68db      	ldr	r3, [r3, #12]
 800494c:	4a02      	ldr	r2, [pc, #8]	@ (8004958 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800494e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004952:	60d3      	str	r3, [r2, #12]
 8004954:	e014      	b.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004956:	bf00      	nop
 8004958:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004960:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004964:	d10c      	bne.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	3304      	adds	r3, #4
 800496a:	2101      	movs	r1, #1
 800496c:	4618      	mov	r0, r3
 800496e:	f000 f867 	bl	8004a40 <RCCEx_PLLSAI1_Config>
 8004972:	4603      	mov	r3, r0
 8004974:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004976:	7cfb      	ldrb	r3, [r7, #19]
 8004978:	2b00      	cmp	r3, #0
 800497a:	d001      	beq.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800497c:	7cfb      	ldrb	r3, [r7, #19]
 800497e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004988:	2b00      	cmp	r3, #0
 800498a:	d02f      	beq.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800498c:	4b2b      	ldr	r3, [pc, #172]	@ (8004a3c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800498e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004992:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800499a:	4928      	ldr	r1, [pc, #160]	@ (8004a3c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800499c:	4313      	orrs	r3, r2
 800499e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80049a6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80049aa:	d10d      	bne.n	80049c8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	3304      	adds	r3, #4
 80049b0:	2102      	movs	r1, #2
 80049b2:	4618      	mov	r0, r3
 80049b4:	f000 f844 	bl	8004a40 <RCCEx_PLLSAI1_Config>
 80049b8:	4603      	mov	r3, r0
 80049ba:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80049bc:	7cfb      	ldrb	r3, [r7, #19]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d014      	beq.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80049c2:	7cfb      	ldrb	r3, [r7, #19]
 80049c4:	74bb      	strb	r3, [r7, #18]
 80049c6:	e011      	b.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80049cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80049d0:	d10c      	bne.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	3320      	adds	r3, #32
 80049d6:	2102      	movs	r1, #2
 80049d8:	4618      	mov	r0, r3
 80049da:	f000 f925 	bl	8004c28 <RCCEx_PLLSAI2_Config>
 80049de:	4603      	mov	r3, r0
 80049e0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80049e2:	7cfb      	ldrb	r3, [r7, #19]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d001      	beq.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80049e8:	7cfb      	ldrb	r3, [r7, #19]
 80049ea:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d00a      	beq.n	8004a0e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80049f8:	4b10      	ldr	r3, [pc, #64]	@ (8004a3c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80049fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049fe:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004a06:	490d      	ldr	r1, [pc, #52]	@ (8004a3c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004a08:	4313      	orrs	r3, r2
 8004a0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d00b      	beq.n	8004a32 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004a1a:	4b08      	ldr	r3, [pc, #32]	@ (8004a3c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004a1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a20:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a2a:	4904      	ldr	r1, [pc, #16]	@ (8004a3c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004a2c:	4313      	orrs	r3, r2
 8004a2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004a32:	7cbb      	ldrb	r3, [r7, #18]
}
 8004a34:	4618      	mov	r0, r3
 8004a36:	3718      	adds	r7, #24
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	bd80      	pop	{r7, pc}
 8004a3c:	40021000 	.word	0x40021000

08004a40 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b084      	sub	sp, #16
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
 8004a48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004a4e:	4b75      	ldr	r3, [pc, #468]	@ (8004c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a50:	68db      	ldr	r3, [r3, #12]
 8004a52:	f003 0303 	and.w	r3, r3, #3
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d018      	beq.n	8004a8c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004a5a:	4b72      	ldr	r3, [pc, #456]	@ (8004c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a5c:	68db      	ldr	r3, [r3, #12]
 8004a5e:	f003 0203 	and.w	r2, r3, #3
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	429a      	cmp	r2, r3
 8004a68:	d10d      	bne.n	8004a86 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
       ||
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d009      	beq.n	8004a86 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004a72:	4b6c      	ldr	r3, [pc, #432]	@ (8004c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a74:	68db      	ldr	r3, [r3, #12]
 8004a76:	091b      	lsrs	r3, r3, #4
 8004a78:	f003 0307 	and.w	r3, r3, #7
 8004a7c:	1c5a      	adds	r2, r3, #1
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	685b      	ldr	r3, [r3, #4]
       ||
 8004a82:	429a      	cmp	r2, r3
 8004a84:	d047      	beq.n	8004b16 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004a86:	2301      	movs	r3, #1
 8004a88:	73fb      	strb	r3, [r7, #15]
 8004a8a:	e044      	b.n	8004b16 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	2b03      	cmp	r3, #3
 8004a92:	d018      	beq.n	8004ac6 <RCCEx_PLLSAI1_Config+0x86>
 8004a94:	2b03      	cmp	r3, #3
 8004a96:	d825      	bhi.n	8004ae4 <RCCEx_PLLSAI1_Config+0xa4>
 8004a98:	2b01      	cmp	r3, #1
 8004a9a:	d002      	beq.n	8004aa2 <RCCEx_PLLSAI1_Config+0x62>
 8004a9c:	2b02      	cmp	r3, #2
 8004a9e:	d009      	beq.n	8004ab4 <RCCEx_PLLSAI1_Config+0x74>
 8004aa0:	e020      	b.n	8004ae4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004aa2:	4b60      	ldr	r3, [pc, #384]	@ (8004c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f003 0302 	and.w	r3, r3, #2
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d11d      	bne.n	8004aea <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004aae:	2301      	movs	r3, #1
 8004ab0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ab2:	e01a      	b.n	8004aea <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004ab4:	4b5b      	ldr	r3, [pc, #364]	@ (8004c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d116      	bne.n	8004aee <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004ac0:	2301      	movs	r3, #1
 8004ac2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ac4:	e013      	b.n	8004aee <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004ac6:	4b57      	ldr	r3, [pc, #348]	@ (8004c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d10f      	bne.n	8004af2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004ad2:	4b54      	ldr	r3, [pc, #336]	@ (8004c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d109      	bne.n	8004af2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004ade:	2301      	movs	r3, #1
 8004ae0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004ae2:	e006      	b.n	8004af2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	73fb      	strb	r3, [r7, #15]
      break;
 8004ae8:	e004      	b.n	8004af4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004aea:	bf00      	nop
 8004aec:	e002      	b.n	8004af4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004aee:	bf00      	nop
 8004af0:	e000      	b.n	8004af4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004af2:	bf00      	nop
    }

    if(status == HAL_OK)
 8004af4:	7bfb      	ldrb	r3, [r7, #15]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d10d      	bne.n	8004b16 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004afa:	4b4a      	ldr	r3, [pc, #296]	@ (8004c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004afc:	68db      	ldr	r3, [r3, #12]
 8004afe:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6819      	ldr	r1, [r3, #0]
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	685b      	ldr	r3, [r3, #4]
 8004b0a:	3b01      	subs	r3, #1
 8004b0c:	011b      	lsls	r3, r3, #4
 8004b0e:	430b      	orrs	r3, r1
 8004b10:	4944      	ldr	r1, [pc, #272]	@ (8004c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b12:	4313      	orrs	r3, r2
 8004b14:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004b16:	7bfb      	ldrb	r3, [r7, #15]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d17d      	bne.n	8004c18 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004b1c:	4b41      	ldr	r3, [pc, #260]	@ (8004c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4a40      	ldr	r2, [pc, #256]	@ (8004c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b22:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004b26:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b28:	f7fd fbce 	bl	80022c8 <HAL_GetTick>
 8004b2c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004b2e:	e009      	b.n	8004b44 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004b30:	f7fd fbca 	bl	80022c8 <HAL_GetTick>
 8004b34:	4602      	mov	r2, r0
 8004b36:	68bb      	ldr	r3, [r7, #8]
 8004b38:	1ad3      	subs	r3, r2, r3
 8004b3a:	2b02      	cmp	r3, #2
 8004b3c:	d902      	bls.n	8004b44 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004b3e:	2303      	movs	r3, #3
 8004b40:	73fb      	strb	r3, [r7, #15]
        break;
 8004b42:	e005      	b.n	8004b50 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004b44:	4b37      	ldr	r3, [pc, #220]	@ (8004c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d1ef      	bne.n	8004b30 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004b50:	7bfb      	ldrb	r3, [r7, #15]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d160      	bne.n	8004c18 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d111      	bne.n	8004b80 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004b5c:	4b31      	ldr	r3, [pc, #196]	@ (8004c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b5e:	691b      	ldr	r3, [r3, #16]
 8004b60:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004b64:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b68:	687a      	ldr	r2, [r7, #4]
 8004b6a:	6892      	ldr	r2, [r2, #8]
 8004b6c:	0211      	lsls	r1, r2, #8
 8004b6e:	687a      	ldr	r2, [r7, #4]
 8004b70:	68d2      	ldr	r2, [r2, #12]
 8004b72:	0912      	lsrs	r2, r2, #4
 8004b74:	0452      	lsls	r2, r2, #17
 8004b76:	430a      	orrs	r2, r1
 8004b78:	492a      	ldr	r1, [pc, #168]	@ (8004c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	610b      	str	r3, [r1, #16]
 8004b7e:	e027      	b.n	8004bd0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	2b01      	cmp	r3, #1
 8004b84:	d112      	bne.n	8004bac <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004b86:	4b27      	ldr	r3, [pc, #156]	@ (8004c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b88:	691b      	ldr	r3, [r3, #16]
 8004b8a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004b8e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004b92:	687a      	ldr	r2, [r7, #4]
 8004b94:	6892      	ldr	r2, [r2, #8]
 8004b96:	0211      	lsls	r1, r2, #8
 8004b98:	687a      	ldr	r2, [r7, #4]
 8004b9a:	6912      	ldr	r2, [r2, #16]
 8004b9c:	0852      	lsrs	r2, r2, #1
 8004b9e:	3a01      	subs	r2, #1
 8004ba0:	0552      	lsls	r2, r2, #21
 8004ba2:	430a      	orrs	r2, r1
 8004ba4:	491f      	ldr	r1, [pc, #124]	@ (8004c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	610b      	str	r3, [r1, #16]
 8004baa:	e011      	b.n	8004bd0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004bac:	4b1d      	ldr	r3, [pc, #116]	@ (8004c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004bae:	691b      	ldr	r3, [r3, #16]
 8004bb0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004bb4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004bb8:	687a      	ldr	r2, [r7, #4]
 8004bba:	6892      	ldr	r2, [r2, #8]
 8004bbc:	0211      	lsls	r1, r2, #8
 8004bbe:	687a      	ldr	r2, [r7, #4]
 8004bc0:	6952      	ldr	r2, [r2, #20]
 8004bc2:	0852      	lsrs	r2, r2, #1
 8004bc4:	3a01      	subs	r2, #1
 8004bc6:	0652      	lsls	r2, r2, #25
 8004bc8:	430a      	orrs	r2, r1
 8004bca:	4916      	ldr	r1, [pc, #88]	@ (8004c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004bd0:	4b14      	ldr	r3, [pc, #80]	@ (8004c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	4a13      	ldr	r2, [pc, #76]	@ (8004c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004bd6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004bda:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bdc:	f7fd fb74 	bl	80022c8 <HAL_GetTick>
 8004be0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004be2:	e009      	b.n	8004bf8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004be4:	f7fd fb70 	bl	80022c8 <HAL_GetTick>
 8004be8:	4602      	mov	r2, r0
 8004bea:	68bb      	ldr	r3, [r7, #8]
 8004bec:	1ad3      	subs	r3, r2, r3
 8004bee:	2b02      	cmp	r3, #2
 8004bf0:	d902      	bls.n	8004bf8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004bf2:	2303      	movs	r3, #3
 8004bf4:	73fb      	strb	r3, [r7, #15]
          break;
 8004bf6:	e005      	b.n	8004c04 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004bf8:	4b0a      	ldr	r3, [pc, #40]	@ (8004c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d0ef      	beq.n	8004be4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004c04:	7bfb      	ldrb	r3, [r7, #15]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d106      	bne.n	8004c18 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004c0a:	4b06      	ldr	r3, [pc, #24]	@ (8004c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c0c:	691a      	ldr	r2, [r3, #16]
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	699b      	ldr	r3, [r3, #24]
 8004c12:	4904      	ldr	r1, [pc, #16]	@ (8004c24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c14:	4313      	orrs	r3, r2
 8004c16:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004c18:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	3710      	adds	r7, #16
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bd80      	pop	{r7, pc}
 8004c22:	bf00      	nop
 8004c24:	40021000 	.word	0x40021000

08004c28 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b084      	sub	sp, #16
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
 8004c30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004c32:	2300      	movs	r3, #0
 8004c34:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004c36:	4b6a      	ldr	r3, [pc, #424]	@ (8004de0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c38:	68db      	ldr	r3, [r3, #12]
 8004c3a:	f003 0303 	and.w	r3, r3, #3
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d018      	beq.n	8004c74 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004c42:	4b67      	ldr	r3, [pc, #412]	@ (8004de0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c44:	68db      	ldr	r3, [r3, #12]
 8004c46:	f003 0203 	and.w	r2, r3, #3
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	429a      	cmp	r2, r3
 8004c50:	d10d      	bne.n	8004c6e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
       ||
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d009      	beq.n	8004c6e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004c5a:	4b61      	ldr	r3, [pc, #388]	@ (8004de0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c5c:	68db      	ldr	r3, [r3, #12]
 8004c5e:	091b      	lsrs	r3, r3, #4
 8004c60:	f003 0307 	and.w	r3, r3, #7
 8004c64:	1c5a      	adds	r2, r3, #1
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	685b      	ldr	r3, [r3, #4]
       ||
 8004c6a:	429a      	cmp	r2, r3
 8004c6c:	d047      	beq.n	8004cfe <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	73fb      	strb	r3, [r7, #15]
 8004c72:	e044      	b.n	8004cfe <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	2b03      	cmp	r3, #3
 8004c7a:	d018      	beq.n	8004cae <RCCEx_PLLSAI2_Config+0x86>
 8004c7c:	2b03      	cmp	r3, #3
 8004c7e:	d825      	bhi.n	8004ccc <RCCEx_PLLSAI2_Config+0xa4>
 8004c80:	2b01      	cmp	r3, #1
 8004c82:	d002      	beq.n	8004c8a <RCCEx_PLLSAI2_Config+0x62>
 8004c84:	2b02      	cmp	r3, #2
 8004c86:	d009      	beq.n	8004c9c <RCCEx_PLLSAI2_Config+0x74>
 8004c88:	e020      	b.n	8004ccc <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004c8a:	4b55      	ldr	r3, [pc, #340]	@ (8004de0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f003 0302 	and.w	r3, r3, #2
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d11d      	bne.n	8004cd2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004c96:	2301      	movs	r3, #1
 8004c98:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c9a:	e01a      	b.n	8004cd2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004c9c:	4b50      	ldr	r3, [pc, #320]	@ (8004de0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d116      	bne.n	8004cd6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004ca8:	2301      	movs	r3, #1
 8004caa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004cac:	e013      	b.n	8004cd6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004cae:	4b4c      	ldr	r3, [pc, #304]	@ (8004de0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d10f      	bne.n	8004cda <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004cba:	4b49      	ldr	r3, [pc, #292]	@ (8004de0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d109      	bne.n	8004cda <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004cca:	e006      	b.n	8004cda <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004ccc:	2301      	movs	r3, #1
 8004cce:	73fb      	strb	r3, [r7, #15]
      break;
 8004cd0:	e004      	b.n	8004cdc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004cd2:	bf00      	nop
 8004cd4:	e002      	b.n	8004cdc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004cd6:	bf00      	nop
 8004cd8:	e000      	b.n	8004cdc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004cda:	bf00      	nop
    }

    if(status == HAL_OK)
 8004cdc:	7bfb      	ldrb	r3, [r7, #15]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d10d      	bne.n	8004cfe <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004ce2:	4b3f      	ldr	r3, [pc, #252]	@ (8004de0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ce4:	68db      	ldr	r3, [r3, #12]
 8004ce6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6819      	ldr	r1, [r3, #0]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	685b      	ldr	r3, [r3, #4]
 8004cf2:	3b01      	subs	r3, #1
 8004cf4:	011b      	lsls	r3, r3, #4
 8004cf6:	430b      	orrs	r3, r1
 8004cf8:	4939      	ldr	r1, [pc, #228]	@ (8004de0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004cfa:	4313      	orrs	r3, r2
 8004cfc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004cfe:	7bfb      	ldrb	r3, [r7, #15]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d167      	bne.n	8004dd4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004d04:	4b36      	ldr	r3, [pc, #216]	@ (8004de0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	4a35      	ldr	r2, [pc, #212]	@ (8004de0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d0a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d0e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d10:	f7fd fada 	bl	80022c8 <HAL_GetTick>
 8004d14:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004d16:	e009      	b.n	8004d2c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004d18:	f7fd fad6 	bl	80022c8 <HAL_GetTick>
 8004d1c:	4602      	mov	r2, r0
 8004d1e:	68bb      	ldr	r3, [r7, #8]
 8004d20:	1ad3      	subs	r3, r2, r3
 8004d22:	2b02      	cmp	r3, #2
 8004d24:	d902      	bls.n	8004d2c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004d26:	2303      	movs	r3, #3
 8004d28:	73fb      	strb	r3, [r7, #15]
        break;
 8004d2a:	e005      	b.n	8004d38 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004d2c:	4b2c      	ldr	r3, [pc, #176]	@ (8004de0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d1ef      	bne.n	8004d18 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004d38:	7bfb      	ldrb	r3, [r7, #15]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d14a      	bne.n	8004dd4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d111      	bne.n	8004d68 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004d44:	4b26      	ldr	r3, [pc, #152]	@ (8004de0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d46:	695b      	ldr	r3, [r3, #20]
 8004d48:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004d4c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d50:	687a      	ldr	r2, [r7, #4]
 8004d52:	6892      	ldr	r2, [r2, #8]
 8004d54:	0211      	lsls	r1, r2, #8
 8004d56:	687a      	ldr	r2, [r7, #4]
 8004d58:	68d2      	ldr	r2, [r2, #12]
 8004d5a:	0912      	lsrs	r2, r2, #4
 8004d5c:	0452      	lsls	r2, r2, #17
 8004d5e:	430a      	orrs	r2, r1
 8004d60:	491f      	ldr	r1, [pc, #124]	@ (8004de0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d62:	4313      	orrs	r3, r2
 8004d64:	614b      	str	r3, [r1, #20]
 8004d66:	e011      	b.n	8004d8c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004d68:	4b1d      	ldr	r3, [pc, #116]	@ (8004de0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d6a:	695b      	ldr	r3, [r3, #20]
 8004d6c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004d70:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004d74:	687a      	ldr	r2, [r7, #4]
 8004d76:	6892      	ldr	r2, [r2, #8]
 8004d78:	0211      	lsls	r1, r2, #8
 8004d7a:	687a      	ldr	r2, [r7, #4]
 8004d7c:	6912      	ldr	r2, [r2, #16]
 8004d7e:	0852      	lsrs	r2, r2, #1
 8004d80:	3a01      	subs	r2, #1
 8004d82:	0652      	lsls	r2, r2, #25
 8004d84:	430a      	orrs	r2, r1
 8004d86:	4916      	ldr	r1, [pc, #88]	@ (8004de0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d88:	4313      	orrs	r3, r2
 8004d8a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004d8c:	4b14      	ldr	r3, [pc, #80]	@ (8004de0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4a13      	ldr	r2, [pc, #76]	@ (8004de0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d92:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d96:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d98:	f7fd fa96 	bl	80022c8 <HAL_GetTick>
 8004d9c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004d9e:	e009      	b.n	8004db4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004da0:	f7fd fa92 	bl	80022c8 <HAL_GetTick>
 8004da4:	4602      	mov	r2, r0
 8004da6:	68bb      	ldr	r3, [r7, #8]
 8004da8:	1ad3      	subs	r3, r2, r3
 8004daa:	2b02      	cmp	r3, #2
 8004dac:	d902      	bls.n	8004db4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004dae:	2303      	movs	r3, #3
 8004db0:	73fb      	strb	r3, [r7, #15]
          break;
 8004db2:	e005      	b.n	8004dc0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004db4:	4b0a      	ldr	r3, [pc, #40]	@ (8004de0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d0ef      	beq.n	8004da0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004dc0:	7bfb      	ldrb	r3, [r7, #15]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d106      	bne.n	8004dd4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004dc6:	4b06      	ldr	r3, [pc, #24]	@ (8004de0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004dc8:	695a      	ldr	r2, [r3, #20]
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	695b      	ldr	r3, [r3, #20]
 8004dce:	4904      	ldr	r1, [pc, #16]	@ (8004de0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004dd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	3710      	adds	r7, #16
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	bd80      	pop	{r7, pc}
 8004dde:	bf00      	nop
 8004de0:	40021000 	.word	0x40021000

08004de4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b082      	sub	sp, #8
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d101      	bne.n	8004df6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004df2:	2301      	movs	r3, #1
 8004df4:	e040      	b.n	8004e78 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d106      	bne.n	8004e0c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2200      	movs	r2, #0
 8004e02:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e06:	6878      	ldr	r0, [r7, #4]
 8004e08:	f7fc fcf2 	bl	80017f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2224      	movs	r2, #36	@ 0x24
 8004e10:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	681a      	ldr	r2, [r3, #0]
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f022 0201 	bic.w	r2, r2, #1
 8004e20:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d002      	beq.n	8004e30 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004e2a:	6878      	ldr	r0, [r7, #4]
 8004e2c:	f000 fb6a 	bl	8005504 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004e30:	6878      	ldr	r0, [r7, #4]
 8004e32:	f000 f8af 	bl	8004f94 <UART_SetConfig>
 8004e36:	4603      	mov	r3, r0
 8004e38:	2b01      	cmp	r3, #1
 8004e3a:	d101      	bne.n	8004e40 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004e3c:	2301      	movs	r3, #1
 8004e3e:	e01b      	b.n	8004e78 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	685a      	ldr	r2, [r3, #4]
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004e4e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	689a      	ldr	r2, [r3, #8]
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004e5e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	681a      	ldr	r2, [r3, #0]
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f042 0201 	orr.w	r2, r2, #1
 8004e6e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004e70:	6878      	ldr	r0, [r7, #4]
 8004e72:	f000 fbe9 	bl	8005648 <UART_CheckIdleState>
 8004e76:	4603      	mov	r3, r0
}
 8004e78:	4618      	mov	r0, r3
 8004e7a:	3708      	adds	r7, #8
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	bd80      	pop	{r7, pc}

08004e80 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b08a      	sub	sp, #40	@ 0x28
 8004e84:	af02      	add	r7, sp, #8
 8004e86:	60f8      	str	r0, [r7, #12]
 8004e88:	60b9      	str	r1, [r7, #8]
 8004e8a:	603b      	str	r3, [r7, #0]
 8004e8c:	4613      	mov	r3, r2
 8004e8e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004e94:	2b20      	cmp	r3, #32
 8004e96:	d177      	bne.n	8004f88 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e98:	68bb      	ldr	r3, [r7, #8]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d002      	beq.n	8004ea4 <HAL_UART_Transmit+0x24>
 8004e9e:	88fb      	ldrh	r3, [r7, #6]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d101      	bne.n	8004ea8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	e070      	b.n	8004f8a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	2200      	movs	r2, #0
 8004eac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	2221      	movs	r2, #33	@ 0x21
 8004eb4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004eb6:	f7fd fa07 	bl	80022c8 <HAL_GetTick>
 8004eba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	88fa      	ldrh	r2, [r7, #6]
 8004ec0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	88fa      	ldrh	r2, [r7, #6]
 8004ec8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ed4:	d108      	bne.n	8004ee8 <HAL_UART_Transmit+0x68>
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	691b      	ldr	r3, [r3, #16]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d104      	bne.n	8004ee8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004ede:	2300      	movs	r3, #0
 8004ee0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004ee2:	68bb      	ldr	r3, [r7, #8]
 8004ee4:	61bb      	str	r3, [r7, #24]
 8004ee6:	e003      	b.n	8004ef0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004ee8:	68bb      	ldr	r3, [r7, #8]
 8004eea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004eec:	2300      	movs	r3, #0
 8004eee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004ef0:	e02f      	b.n	8004f52 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	9300      	str	r3, [sp, #0]
 8004ef6:	697b      	ldr	r3, [r7, #20]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	2180      	movs	r1, #128	@ 0x80
 8004efc:	68f8      	ldr	r0, [r7, #12]
 8004efe:	f000 fc4b 	bl	8005798 <UART_WaitOnFlagUntilTimeout>
 8004f02:	4603      	mov	r3, r0
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d004      	beq.n	8004f12 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	2220      	movs	r2, #32
 8004f0c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004f0e:	2303      	movs	r3, #3
 8004f10:	e03b      	b.n	8004f8a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004f12:	69fb      	ldr	r3, [r7, #28]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d10b      	bne.n	8004f30 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004f18:	69bb      	ldr	r3, [r7, #24]
 8004f1a:	881a      	ldrh	r2, [r3, #0]
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f24:	b292      	uxth	r2, r2
 8004f26:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004f28:	69bb      	ldr	r3, [r7, #24]
 8004f2a:	3302      	adds	r3, #2
 8004f2c:	61bb      	str	r3, [r7, #24]
 8004f2e:	e007      	b.n	8004f40 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004f30:	69fb      	ldr	r3, [r7, #28]
 8004f32:	781a      	ldrb	r2, [r3, #0]
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004f3a:	69fb      	ldr	r3, [r7, #28]
 8004f3c:	3301      	adds	r3, #1
 8004f3e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004f46:	b29b      	uxth	r3, r3
 8004f48:	3b01      	subs	r3, #1
 8004f4a:	b29a      	uxth	r2, r3
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004f58:	b29b      	uxth	r3, r3
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d1c9      	bne.n	8004ef2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	9300      	str	r3, [sp, #0]
 8004f62:	697b      	ldr	r3, [r7, #20]
 8004f64:	2200      	movs	r2, #0
 8004f66:	2140      	movs	r1, #64	@ 0x40
 8004f68:	68f8      	ldr	r0, [r7, #12]
 8004f6a:	f000 fc15 	bl	8005798 <UART_WaitOnFlagUntilTimeout>
 8004f6e:	4603      	mov	r3, r0
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d004      	beq.n	8004f7e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	2220      	movs	r2, #32
 8004f78:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004f7a:	2303      	movs	r3, #3
 8004f7c:	e005      	b.n	8004f8a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	2220      	movs	r2, #32
 8004f82:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004f84:	2300      	movs	r3, #0
 8004f86:	e000      	b.n	8004f8a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004f88:	2302      	movs	r3, #2
  }
}
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	3720      	adds	r7, #32
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	bd80      	pop	{r7, pc}
	...

08004f94 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f98:	b08a      	sub	sp, #40	@ 0x28
 8004f9a:	af00      	add	r7, sp, #0
 8004f9c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	689a      	ldr	r2, [r3, #8]
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	691b      	ldr	r3, [r3, #16]
 8004fac:	431a      	orrs	r2, r3
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	695b      	ldr	r3, [r3, #20]
 8004fb2:	431a      	orrs	r2, r3
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	69db      	ldr	r3, [r3, #28]
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	681a      	ldr	r2, [r3, #0]
 8004fc2:	4ba4      	ldr	r3, [pc, #656]	@ (8005254 <UART_SetConfig+0x2c0>)
 8004fc4:	4013      	ands	r3, r2
 8004fc6:	68fa      	ldr	r2, [r7, #12]
 8004fc8:	6812      	ldr	r2, [r2, #0]
 8004fca:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004fcc:	430b      	orrs	r3, r1
 8004fce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	685b      	ldr	r3, [r3, #4]
 8004fd6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	68da      	ldr	r2, [r3, #12]
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	430a      	orrs	r2, r1
 8004fe4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	699b      	ldr	r3, [r3, #24]
 8004fea:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4a99      	ldr	r2, [pc, #612]	@ (8005258 <UART_SetConfig+0x2c4>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d004      	beq.n	8005000 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	6a1b      	ldr	r3, [r3, #32]
 8004ffa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	689b      	ldr	r3, [r3, #8]
 8005006:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005010:	430a      	orrs	r2, r1
 8005012:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4a90      	ldr	r2, [pc, #576]	@ (800525c <UART_SetConfig+0x2c8>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d126      	bne.n	800506c <UART_SetConfig+0xd8>
 800501e:	4b90      	ldr	r3, [pc, #576]	@ (8005260 <UART_SetConfig+0x2cc>)
 8005020:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005024:	f003 0303 	and.w	r3, r3, #3
 8005028:	2b03      	cmp	r3, #3
 800502a:	d81b      	bhi.n	8005064 <UART_SetConfig+0xd0>
 800502c:	a201      	add	r2, pc, #4	@ (adr r2, 8005034 <UART_SetConfig+0xa0>)
 800502e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005032:	bf00      	nop
 8005034:	08005045 	.word	0x08005045
 8005038:	08005055 	.word	0x08005055
 800503c:	0800504d 	.word	0x0800504d
 8005040:	0800505d 	.word	0x0800505d
 8005044:	2301      	movs	r3, #1
 8005046:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800504a:	e116      	b.n	800527a <UART_SetConfig+0x2e6>
 800504c:	2302      	movs	r3, #2
 800504e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005052:	e112      	b.n	800527a <UART_SetConfig+0x2e6>
 8005054:	2304      	movs	r3, #4
 8005056:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800505a:	e10e      	b.n	800527a <UART_SetConfig+0x2e6>
 800505c:	2308      	movs	r3, #8
 800505e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005062:	e10a      	b.n	800527a <UART_SetConfig+0x2e6>
 8005064:	2310      	movs	r3, #16
 8005066:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800506a:	e106      	b.n	800527a <UART_SetConfig+0x2e6>
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	4a7c      	ldr	r2, [pc, #496]	@ (8005264 <UART_SetConfig+0x2d0>)
 8005072:	4293      	cmp	r3, r2
 8005074:	d138      	bne.n	80050e8 <UART_SetConfig+0x154>
 8005076:	4b7a      	ldr	r3, [pc, #488]	@ (8005260 <UART_SetConfig+0x2cc>)
 8005078:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800507c:	f003 030c 	and.w	r3, r3, #12
 8005080:	2b0c      	cmp	r3, #12
 8005082:	d82d      	bhi.n	80050e0 <UART_SetConfig+0x14c>
 8005084:	a201      	add	r2, pc, #4	@ (adr r2, 800508c <UART_SetConfig+0xf8>)
 8005086:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800508a:	bf00      	nop
 800508c:	080050c1 	.word	0x080050c1
 8005090:	080050e1 	.word	0x080050e1
 8005094:	080050e1 	.word	0x080050e1
 8005098:	080050e1 	.word	0x080050e1
 800509c:	080050d1 	.word	0x080050d1
 80050a0:	080050e1 	.word	0x080050e1
 80050a4:	080050e1 	.word	0x080050e1
 80050a8:	080050e1 	.word	0x080050e1
 80050ac:	080050c9 	.word	0x080050c9
 80050b0:	080050e1 	.word	0x080050e1
 80050b4:	080050e1 	.word	0x080050e1
 80050b8:	080050e1 	.word	0x080050e1
 80050bc:	080050d9 	.word	0x080050d9
 80050c0:	2300      	movs	r3, #0
 80050c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050c6:	e0d8      	b.n	800527a <UART_SetConfig+0x2e6>
 80050c8:	2302      	movs	r3, #2
 80050ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050ce:	e0d4      	b.n	800527a <UART_SetConfig+0x2e6>
 80050d0:	2304      	movs	r3, #4
 80050d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050d6:	e0d0      	b.n	800527a <UART_SetConfig+0x2e6>
 80050d8:	2308      	movs	r3, #8
 80050da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050de:	e0cc      	b.n	800527a <UART_SetConfig+0x2e6>
 80050e0:	2310      	movs	r3, #16
 80050e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050e6:	e0c8      	b.n	800527a <UART_SetConfig+0x2e6>
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	4a5e      	ldr	r2, [pc, #376]	@ (8005268 <UART_SetConfig+0x2d4>)
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d125      	bne.n	800513e <UART_SetConfig+0x1aa>
 80050f2:	4b5b      	ldr	r3, [pc, #364]	@ (8005260 <UART_SetConfig+0x2cc>)
 80050f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050f8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80050fc:	2b30      	cmp	r3, #48	@ 0x30
 80050fe:	d016      	beq.n	800512e <UART_SetConfig+0x19a>
 8005100:	2b30      	cmp	r3, #48	@ 0x30
 8005102:	d818      	bhi.n	8005136 <UART_SetConfig+0x1a2>
 8005104:	2b20      	cmp	r3, #32
 8005106:	d00a      	beq.n	800511e <UART_SetConfig+0x18a>
 8005108:	2b20      	cmp	r3, #32
 800510a:	d814      	bhi.n	8005136 <UART_SetConfig+0x1a2>
 800510c:	2b00      	cmp	r3, #0
 800510e:	d002      	beq.n	8005116 <UART_SetConfig+0x182>
 8005110:	2b10      	cmp	r3, #16
 8005112:	d008      	beq.n	8005126 <UART_SetConfig+0x192>
 8005114:	e00f      	b.n	8005136 <UART_SetConfig+0x1a2>
 8005116:	2300      	movs	r3, #0
 8005118:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800511c:	e0ad      	b.n	800527a <UART_SetConfig+0x2e6>
 800511e:	2302      	movs	r3, #2
 8005120:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005124:	e0a9      	b.n	800527a <UART_SetConfig+0x2e6>
 8005126:	2304      	movs	r3, #4
 8005128:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800512c:	e0a5      	b.n	800527a <UART_SetConfig+0x2e6>
 800512e:	2308      	movs	r3, #8
 8005130:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005134:	e0a1      	b.n	800527a <UART_SetConfig+0x2e6>
 8005136:	2310      	movs	r3, #16
 8005138:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800513c:	e09d      	b.n	800527a <UART_SetConfig+0x2e6>
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	4a4a      	ldr	r2, [pc, #296]	@ (800526c <UART_SetConfig+0x2d8>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d125      	bne.n	8005194 <UART_SetConfig+0x200>
 8005148:	4b45      	ldr	r3, [pc, #276]	@ (8005260 <UART_SetConfig+0x2cc>)
 800514a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800514e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005152:	2bc0      	cmp	r3, #192	@ 0xc0
 8005154:	d016      	beq.n	8005184 <UART_SetConfig+0x1f0>
 8005156:	2bc0      	cmp	r3, #192	@ 0xc0
 8005158:	d818      	bhi.n	800518c <UART_SetConfig+0x1f8>
 800515a:	2b80      	cmp	r3, #128	@ 0x80
 800515c:	d00a      	beq.n	8005174 <UART_SetConfig+0x1e0>
 800515e:	2b80      	cmp	r3, #128	@ 0x80
 8005160:	d814      	bhi.n	800518c <UART_SetConfig+0x1f8>
 8005162:	2b00      	cmp	r3, #0
 8005164:	d002      	beq.n	800516c <UART_SetConfig+0x1d8>
 8005166:	2b40      	cmp	r3, #64	@ 0x40
 8005168:	d008      	beq.n	800517c <UART_SetConfig+0x1e8>
 800516a:	e00f      	b.n	800518c <UART_SetConfig+0x1f8>
 800516c:	2300      	movs	r3, #0
 800516e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005172:	e082      	b.n	800527a <UART_SetConfig+0x2e6>
 8005174:	2302      	movs	r3, #2
 8005176:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800517a:	e07e      	b.n	800527a <UART_SetConfig+0x2e6>
 800517c:	2304      	movs	r3, #4
 800517e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005182:	e07a      	b.n	800527a <UART_SetConfig+0x2e6>
 8005184:	2308      	movs	r3, #8
 8005186:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800518a:	e076      	b.n	800527a <UART_SetConfig+0x2e6>
 800518c:	2310      	movs	r3, #16
 800518e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005192:	e072      	b.n	800527a <UART_SetConfig+0x2e6>
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a35      	ldr	r2, [pc, #212]	@ (8005270 <UART_SetConfig+0x2dc>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d12a      	bne.n	80051f4 <UART_SetConfig+0x260>
 800519e:	4b30      	ldr	r3, [pc, #192]	@ (8005260 <UART_SetConfig+0x2cc>)
 80051a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051a4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80051a8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80051ac:	d01a      	beq.n	80051e4 <UART_SetConfig+0x250>
 80051ae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80051b2:	d81b      	bhi.n	80051ec <UART_SetConfig+0x258>
 80051b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051b8:	d00c      	beq.n	80051d4 <UART_SetConfig+0x240>
 80051ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051be:	d815      	bhi.n	80051ec <UART_SetConfig+0x258>
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d003      	beq.n	80051cc <UART_SetConfig+0x238>
 80051c4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051c8:	d008      	beq.n	80051dc <UART_SetConfig+0x248>
 80051ca:	e00f      	b.n	80051ec <UART_SetConfig+0x258>
 80051cc:	2300      	movs	r3, #0
 80051ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051d2:	e052      	b.n	800527a <UART_SetConfig+0x2e6>
 80051d4:	2302      	movs	r3, #2
 80051d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051da:	e04e      	b.n	800527a <UART_SetConfig+0x2e6>
 80051dc:	2304      	movs	r3, #4
 80051de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051e2:	e04a      	b.n	800527a <UART_SetConfig+0x2e6>
 80051e4:	2308      	movs	r3, #8
 80051e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051ea:	e046      	b.n	800527a <UART_SetConfig+0x2e6>
 80051ec:	2310      	movs	r3, #16
 80051ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051f2:	e042      	b.n	800527a <UART_SetConfig+0x2e6>
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	4a17      	ldr	r2, [pc, #92]	@ (8005258 <UART_SetConfig+0x2c4>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d13a      	bne.n	8005274 <UART_SetConfig+0x2e0>
 80051fe:	4b18      	ldr	r3, [pc, #96]	@ (8005260 <UART_SetConfig+0x2cc>)
 8005200:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005204:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005208:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800520c:	d01a      	beq.n	8005244 <UART_SetConfig+0x2b0>
 800520e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005212:	d81b      	bhi.n	800524c <UART_SetConfig+0x2b8>
 8005214:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005218:	d00c      	beq.n	8005234 <UART_SetConfig+0x2a0>
 800521a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800521e:	d815      	bhi.n	800524c <UART_SetConfig+0x2b8>
 8005220:	2b00      	cmp	r3, #0
 8005222:	d003      	beq.n	800522c <UART_SetConfig+0x298>
 8005224:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005228:	d008      	beq.n	800523c <UART_SetConfig+0x2a8>
 800522a:	e00f      	b.n	800524c <UART_SetConfig+0x2b8>
 800522c:	2300      	movs	r3, #0
 800522e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005232:	e022      	b.n	800527a <UART_SetConfig+0x2e6>
 8005234:	2302      	movs	r3, #2
 8005236:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800523a:	e01e      	b.n	800527a <UART_SetConfig+0x2e6>
 800523c:	2304      	movs	r3, #4
 800523e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005242:	e01a      	b.n	800527a <UART_SetConfig+0x2e6>
 8005244:	2308      	movs	r3, #8
 8005246:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800524a:	e016      	b.n	800527a <UART_SetConfig+0x2e6>
 800524c:	2310      	movs	r3, #16
 800524e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005252:	e012      	b.n	800527a <UART_SetConfig+0x2e6>
 8005254:	efff69f3 	.word	0xefff69f3
 8005258:	40008000 	.word	0x40008000
 800525c:	40013800 	.word	0x40013800
 8005260:	40021000 	.word	0x40021000
 8005264:	40004400 	.word	0x40004400
 8005268:	40004800 	.word	0x40004800
 800526c:	40004c00 	.word	0x40004c00
 8005270:	40005000 	.word	0x40005000
 8005274:	2310      	movs	r3, #16
 8005276:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4a9f      	ldr	r2, [pc, #636]	@ (80054fc <UART_SetConfig+0x568>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d17a      	bne.n	800537a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005284:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005288:	2b08      	cmp	r3, #8
 800528a:	d824      	bhi.n	80052d6 <UART_SetConfig+0x342>
 800528c:	a201      	add	r2, pc, #4	@ (adr r2, 8005294 <UART_SetConfig+0x300>)
 800528e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005292:	bf00      	nop
 8005294:	080052b9 	.word	0x080052b9
 8005298:	080052d7 	.word	0x080052d7
 800529c:	080052c1 	.word	0x080052c1
 80052a0:	080052d7 	.word	0x080052d7
 80052a4:	080052c7 	.word	0x080052c7
 80052a8:	080052d7 	.word	0x080052d7
 80052ac:	080052d7 	.word	0x080052d7
 80052b0:	080052d7 	.word	0x080052d7
 80052b4:	080052cf 	.word	0x080052cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80052b8:	f7ff f84c 	bl	8004354 <HAL_RCC_GetPCLK1Freq>
 80052bc:	61f8      	str	r0, [r7, #28]
        break;
 80052be:	e010      	b.n	80052e2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80052c0:	4b8f      	ldr	r3, [pc, #572]	@ (8005500 <UART_SetConfig+0x56c>)
 80052c2:	61fb      	str	r3, [r7, #28]
        break;
 80052c4:	e00d      	b.n	80052e2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80052c6:	f7fe ffad 	bl	8004224 <HAL_RCC_GetSysClockFreq>
 80052ca:	61f8      	str	r0, [r7, #28]
        break;
 80052cc:	e009      	b.n	80052e2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80052ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80052d2:	61fb      	str	r3, [r7, #28]
        break;
 80052d4:	e005      	b.n	80052e2 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80052d6:	2300      	movs	r3, #0
 80052d8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80052da:	2301      	movs	r3, #1
 80052dc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80052e0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80052e2:	69fb      	ldr	r3, [r7, #28]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	f000 80fb 	beq.w	80054e0 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	685a      	ldr	r2, [r3, #4]
 80052ee:	4613      	mov	r3, r2
 80052f0:	005b      	lsls	r3, r3, #1
 80052f2:	4413      	add	r3, r2
 80052f4:	69fa      	ldr	r2, [r7, #28]
 80052f6:	429a      	cmp	r2, r3
 80052f8:	d305      	bcc.n	8005306 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	685b      	ldr	r3, [r3, #4]
 80052fe:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005300:	69fa      	ldr	r2, [r7, #28]
 8005302:	429a      	cmp	r2, r3
 8005304:	d903      	bls.n	800530e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005306:	2301      	movs	r3, #1
 8005308:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800530c:	e0e8      	b.n	80054e0 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800530e:	69fb      	ldr	r3, [r7, #28]
 8005310:	2200      	movs	r2, #0
 8005312:	461c      	mov	r4, r3
 8005314:	4615      	mov	r5, r2
 8005316:	f04f 0200 	mov.w	r2, #0
 800531a:	f04f 0300 	mov.w	r3, #0
 800531e:	022b      	lsls	r3, r5, #8
 8005320:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005324:	0222      	lsls	r2, r4, #8
 8005326:	68f9      	ldr	r1, [r7, #12]
 8005328:	6849      	ldr	r1, [r1, #4]
 800532a:	0849      	lsrs	r1, r1, #1
 800532c:	2000      	movs	r0, #0
 800532e:	4688      	mov	r8, r1
 8005330:	4681      	mov	r9, r0
 8005332:	eb12 0a08 	adds.w	sl, r2, r8
 8005336:	eb43 0b09 	adc.w	fp, r3, r9
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	2200      	movs	r2, #0
 8005340:	603b      	str	r3, [r7, #0]
 8005342:	607a      	str	r2, [r7, #4]
 8005344:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005348:	4650      	mov	r0, sl
 800534a:	4659      	mov	r1, fp
 800534c:	f7fb fc2c 	bl	8000ba8 <__aeabi_uldivmod>
 8005350:	4602      	mov	r2, r0
 8005352:	460b      	mov	r3, r1
 8005354:	4613      	mov	r3, r2
 8005356:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005358:	69bb      	ldr	r3, [r7, #24]
 800535a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800535e:	d308      	bcc.n	8005372 <UART_SetConfig+0x3de>
 8005360:	69bb      	ldr	r3, [r7, #24]
 8005362:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005366:	d204      	bcs.n	8005372 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	69ba      	ldr	r2, [r7, #24]
 800536e:	60da      	str	r2, [r3, #12]
 8005370:	e0b6      	b.n	80054e0 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005372:	2301      	movs	r3, #1
 8005374:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005378:	e0b2      	b.n	80054e0 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	69db      	ldr	r3, [r3, #28]
 800537e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005382:	d15e      	bne.n	8005442 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005384:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005388:	2b08      	cmp	r3, #8
 800538a:	d828      	bhi.n	80053de <UART_SetConfig+0x44a>
 800538c:	a201      	add	r2, pc, #4	@ (adr r2, 8005394 <UART_SetConfig+0x400>)
 800538e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005392:	bf00      	nop
 8005394:	080053b9 	.word	0x080053b9
 8005398:	080053c1 	.word	0x080053c1
 800539c:	080053c9 	.word	0x080053c9
 80053a0:	080053df 	.word	0x080053df
 80053a4:	080053cf 	.word	0x080053cf
 80053a8:	080053df 	.word	0x080053df
 80053ac:	080053df 	.word	0x080053df
 80053b0:	080053df 	.word	0x080053df
 80053b4:	080053d7 	.word	0x080053d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80053b8:	f7fe ffcc 	bl	8004354 <HAL_RCC_GetPCLK1Freq>
 80053bc:	61f8      	str	r0, [r7, #28]
        break;
 80053be:	e014      	b.n	80053ea <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80053c0:	f7fe ffde 	bl	8004380 <HAL_RCC_GetPCLK2Freq>
 80053c4:	61f8      	str	r0, [r7, #28]
        break;
 80053c6:	e010      	b.n	80053ea <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80053c8:	4b4d      	ldr	r3, [pc, #308]	@ (8005500 <UART_SetConfig+0x56c>)
 80053ca:	61fb      	str	r3, [r7, #28]
        break;
 80053cc:	e00d      	b.n	80053ea <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80053ce:	f7fe ff29 	bl	8004224 <HAL_RCC_GetSysClockFreq>
 80053d2:	61f8      	str	r0, [r7, #28]
        break;
 80053d4:	e009      	b.n	80053ea <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80053d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80053da:	61fb      	str	r3, [r7, #28]
        break;
 80053dc:	e005      	b.n	80053ea <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80053de:	2300      	movs	r3, #0
 80053e0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80053e2:	2301      	movs	r3, #1
 80053e4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80053e8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80053ea:	69fb      	ldr	r3, [r7, #28]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d077      	beq.n	80054e0 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80053f0:	69fb      	ldr	r3, [r7, #28]
 80053f2:	005a      	lsls	r2, r3, #1
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	685b      	ldr	r3, [r3, #4]
 80053f8:	085b      	lsrs	r3, r3, #1
 80053fa:	441a      	add	r2, r3
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	685b      	ldr	r3, [r3, #4]
 8005400:	fbb2 f3f3 	udiv	r3, r2, r3
 8005404:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005406:	69bb      	ldr	r3, [r7, #24]
 8005408:	2b0f      	cmp	r3, #15
 800540a:	d916      	bls.n	800543a <UART_SetConfig+0x4a6>
 800540c:	69bb      	ldr	r3, [r7, #24]
 800540e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005412:	d212      	bcs.n	800543a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005414:	69bb      	ldr	r3, [r7, #24]
 8005416:	b29b      	uxth	r3, r3
 8005418:	f023 030f 	bic.w	r3, r3, #15
 800541c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800541e:	69bb      	ldr	r3, [r7, #24]
 8005420:	085b      	lsrs	r3, r3, #1
 8005422:	b29b      	uxth	r3, r3
 8005424:	f003 0307 	and.w	r3, r3, #7
 8005428:	b29a      	uxth	r2, r3
 800542a:	8afb      	ldrh	r3, [r7, #22]
 800542c:	4313      	orrs	r3, r2
 800542e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	8afa      	ldrh	r2, [r7, #22]
 8005436:	60da      	str	r2, [r3, #12]
 8005438:	e052      	b.n	80054e0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800543a:	2301      	movs	r3, #1
 800543c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005440:	e04e      	b.n	80054e0 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005442:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005446:	2b08      	cmp	r3, #8
 8005448:	d827      	bhi.n	800549a <UART_SetConfig+0x506>
 800544a:	a201      	add	r2, pc, #4	@ (adr r2, 8005450 <UART_SetConfig+0x4bc>)
 800544c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005450:	08005475 	.word	0x08005475
 8005454:	0800547d 	.word	0x0800547d
 8005458:	08005485 	.word	0x08005485
 800545c:	0800549b 	.word	0x0800549b
 8005460:	0800548b 	.word	0x0800548b
 8005464:	0800549b 	.word	0x0800549b
 8005468:	0800549b 	.word	0x0800549b
 800546c:	0800549b 	.word	0x0800549b
 8005470:	08005493 	.word	0x08005493
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005474:	f7fe ff6e 	bl	8004354 <HAL_RCC_GetPCLK1Freq>
 8005478:	61f8      	str	r0, [r7, #28]
        break;
 800547a:	e014      	b.n	80054a6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800547c:	f7fe ff80 	bl	8004380 <HAL_RCC_GetPCLK2Freq>
 8005480:	61f8      	str	r0, [r7, #28]
        break;
 8005482:	e010      	b.n	80054a6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005484:	4b1e      	ldr	r3, [pc, #120]	@ (8005500 <UART_SetConfig+0x56c>)
 8005486:	61fb      	str	r3, [r7, #28]
        break;
 8005488:	e00d      	b.n	80054a6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800548a:	f7fe fecb 	bl	8004224 <HAL_RCC_GetSysClockFreq>
 800548e:	61f8      	str	r0, [r7, #28]
        break;
 8005490:	e009      	b.n	80054a6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005492:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005496:	61fb      	str	r3, [r7, #28]
        break;
 8005498:	e005      	b.n	80054a6 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800549a:	2300      	movs	r3, #0
 800549c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800549e:	2301      	movs	r3, #1
 80054a0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80054a4:	bf00      	nop
    }

    if (pclk != 0U)
 80054a6:	69fb      	ldr	r3, [r7, #28]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d019      	beq.n	80054e0 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	685b      	ldr	r3, [r3, #4]
 80054b0:	085a      	lsrs	r2, r3, #1
 80054b2:	69fb      	ldr	r3, [r7, #28]
 80054b4:	441a      	add	r2, r3
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80054be:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80054c0:	69bb      	ldr	r3, [r7, #24]
 80054c2:	2b0f      	cmp	r3, #15
 80054c4:	d909      	bls.n	80054da <UART_SetConfig+0x546>
 80054c6:	69bb      	ldr	r3, [r7, #24]
 80054c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80054cc:	d205      	bcs.n	80054da <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80054ce:	69bb      	ldr	r3, [r7, #24]
 80054d0:	b29a      	uxth	r2, r3
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	60da      	str	r2, [r3, #12]
 80054d8:	e002      	b.n	80054e0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80054da:	2301      	movs	r3, #1
 80054dc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	2200      	movs	r2, #0
 80054e4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	2200      	movs	r2, #0
 80054ea:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80054ec:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80054f0:	4618      	mov	r0, r3
 80054f2:	3728      	adds	r7, #40	@ 0x28
 80054f4:	46bd      	mov	sp, r7
 80054f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80054fa:	bf00      	nop
 80054fc:	40008000 	.word	0x40008000
 8005500:	00f42400 	.word	0x00f42400

08005504 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005504:	b480      	push	{r7}
 8005506:	b083      	sub	sp, #12
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005510:	f003 0308 	and.w	r3, r3, #8
 8005514:	2b00      	cmp	r3, #0
 8005516:	d00a      	beq.n	800552e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	685b      	ldr	r3, [r3, #4]
 800551e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	430a      	orrs	r2, r1
 800552c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005532:	f003 0301 	and.w	r3, r3, #1
 8005536:	2b00      	cmp	r3, #0
 8005538:	d00a      	beq.n	8005550 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	685b      	ldr	r3, [r3, #4]
 8005540:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	430a      	orrs	r2, r1
 800554e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005554:	f003 0302 	and.w	r3, r3, #2
 8005558:	2b00      	cmp	r3, #0
 800555a:	d00a      	beq.n	8005572 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	685b      	ldr	r3, [r3, #4]
 8005562:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	430a      	orrs	r2, r1
 8005570:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005576:	f003 0304 	and.w	r3, r3, #4
 800557a:	2b00      	cmp	r3, #0
 800557c:	d00a      	beq.n	8005594 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	685b      	ldr	r3, [r3, #4]
 8005584:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	430a      	orrs	r2, r1
 8005592:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005598:	f003 0310 	and.w	r3, r3, #16
 800559c:	2b00      	cmp	r3, #0
 800559e:	d00a      	beq.n	80055b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	689b      	ldr	r3, [r3, #8]
 80055a6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	430a      	orrs	r2, r1
 80055b4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055ba:	f003 0320 	and.w	r3, r3, #32
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d00a      	beq.n	80055d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	689b      	ldr	r3, [r3, #8]
 80055c8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	430a      	orrs	r2, r1
 80055d6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d01a      	beq.n	800561a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	685b      	ldr	r3, [r3, #4]
 80055ea:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	430a      	orrs	r2, r1
 80055f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005602:	d10a      	bne.n	800561a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	685b      	ldr	r3, [r3, #4]
 800560a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	430a      	orrs	r2, r1
 8005618:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800561e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005622:	2b00      	cmp	r3, #0
 8005624:	d00a      	beq.n	800563c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	685b      	ldr	r3, [r3, #4]
 800562c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	430a      	orrs	r2, r1
 800563a:	605a      	str	r2, [r3, #4]
  }
}
 800563c:	bf00      	nop
 800563e:	370c      	adds	r7, #12
 8005640:	46bd      	mov	sp, r7
 8005642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005646:	4770      	bx	lr

08005648 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b098      	sub	sp, #96	@ 0x60
 800564c:	af02      	add	r7, sp, #8
 800564e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2200      	movs	r2, #0
 8005654:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005658:	f7fc fe36 	bl	80022c8 <HAL_GetTick>
 800565c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f003 0308 	and.w	r3, r3, #8
 8005668:	2b08      	cmp	r3, #8
 800566a:	d12e      	bne.n	80056ca <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800566c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005670:	9300      	str	r3, [sp, #0]
 8005672:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005674:	2200      	movs	r2, #0
 8005676:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800567a:	6878      	ldr	r0, [r7, #4]
 800567c:	f000 f88c 	bl	8005798 <UART_WaitOnFlagUntilTimeout>
 8005680:	4603      	mov	r3, r0
 8005682:	2b00      	cmp	r3, #0
 8005684:	d021      	beq.n	80056ca <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800568c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800568e:	e853 3f00 	ldrex	r3, [r3]
 8005692:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005694:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005696:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800569a:	653b      	str	r3, [r7, #80]	@ 0x50
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	461a      	mov	r2, r3
 80056a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80056a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80056a6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056a8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80056aa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80056ac:	e841 2300 	strex	r3, r2, [r1]
 80056b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80056b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d1e6      	bne.n	8005686 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2220      	movs	r2, #32
 80056bc:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	2200      	movs	r2, #0
 80056c2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80056c6:	2303      	movs	r3, #3
 80056c8:	e062      	b.n	8005790 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f003 0304 	and.w	r3, r3, #4
 80056d4:	2b04      	cmp	r3, #4
 80056d6:	d149      	bne.n	800576c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80056d8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80056dc:	9300      	str	r3, [sp, #0]
 80056de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80056e0:	2200      	movs	r2, #0
 80056e2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80056e6:	6878      	ldr	r0, [r7, #4]
 80056e8:	f000 f856 	bl	8005798 <UART_WaitOnFlagUntilTimeout>
 80056ec:	4603      	mov	r3, r0
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d03c      	beq.n	800576c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056fa:	e853 3f00 	ldrex	r3, [r3]
 80056fe:	623b      	str	r3, [r7, #32]
   return(result);
 8005700:	6a3b      	ldr	r3, [r7, #32]
 8005702:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005706:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	461a      	mov	r2, r3
 800570e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005710:	633b      	str	r3, [r7, #48]	@ 0x30
 8005712:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005714:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005716:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005718:	e841 2300 	strex	r3, r2, [r1]
 800571c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800571e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005720:	2b00      	cmp	r3, #0
 8005722:	d1e6      	bne.n	80056f2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	3308      	adds	r3, #8
 800572a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800572c:	693b      	ldr	r3, [r7, #16]
 800572e:	e853 3f00 	ldrex	r3, [r3]
 8005732:	60fb      	str	r3, [r7, #12]
   return(result);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	f023 0301 	bic.w	r3, r3, #1
 800573a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	3308      	adds	r3, #8
 8005742:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005744:	61fa      	str	r2, [r7, #28]
 8005746:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005748:	69b9      	ldr	r1, [r7, #24]
 800574a:	69fa      	ldr	r2, [r7, #28]
 800574c:	e841 2300 	strex	r3, r2, [r1]
 8005750:	617b      	str	r3, [r7, #20]
   return(result);
 8005752:	697b      	ldr	r3, [r7, #20]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d1e5      	bne.n	8005724 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2220      	movs	r2, #32
 800575c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2200      	movs	r2, #0
 8005764:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005768:	2303      	movs	r3, #3
 800576a:	e011      	b.n	8005790 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2220      	movs	r2, #32
 8005770:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2220      	movs	r2, #32
 8005776:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2200      	movs	r2, #0
 800577e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2200      	movs	r2, #0
 8005784:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	2200      	movs	r2, #0
 800578a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800578e:	2300      	movs	r3, #0
}
 8005790:	4618      	mov	r0, r3
 8005792:	3758      	adds	r7, #88	@ 0x58
 8005794:	46bd      	mov	sp, r7
 8005796:	bd80      	pop	{r7, pc}

08005798 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b084      	sub	sp, #16
 800579c:	af00      	add	r7, sp, #0
 800579e:	60f8      	str	r0, [r7, #12]
 80057a0:	60b9      	str	r1, [r7, #8]
 80057a2:	603b      	str	r3, [r7, #0]
 80057a4:	4613      	mov	r3, r2
 80057a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80057a8:	e04f      	b.n	800584a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80057aa:	69bb      	ldr	r3, [r7, #24]
 80057ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057b0:	d04b      	beq.n	800584a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057b2:	f7fc fd89 	bl	80022c8 <HAL_GetTick>
 80057b6:	4602      	mov	r2, r0
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	1ad3      	subs	r3, r2, r3
 80057bc:	69ba      	ldr	r2, [r7, #24]
 80057be:	429a      	cmp	r2, r3
 80057c0:	d302      	bcc.n	80057c8 <UART_WaitOnFlagUntilTimeout+0x30>
 80057c2:	69bb      	ldr	r3, [r7, #24]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d101      	bne.n	80057cc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80057c8:	2303      	movs	r3, #3
 80057ca:	e04e      	b.n	800586a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f003 0304 	and.w	r3, r3, #4
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d037      	beq.n	800584a <UART_WaitOnFlagUntilTimeout+0xb2>
 80057da:	68bb      	ldr	r3, [r7, #8]
 80057dc:	2b80      	cmp	r3, #128	@ 0x80
 80057de:	d034      	beq.n	800584a <UART_WaitOnFlagUntilTimeout+0xb2>
 80057e0:	68bb      	ldr	r3, [r7, #8]
 80057e2:	2b40      	cmp	r3, #64	@ 0x40
 80057e4:	d031      	beq.n	800584a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	69db      	ldr	r3, [r3, #28]
 80057ec:	f003 0308 	and.w	r3, r3, #8
 80057f0:	2b08      	cmp	r3, #8
 80057f2:	d110      	bne.n	8005816 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	2208      	movs	r2, #8
 80057fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80057fc:	68f8      	ldr	r0, [r7, #12]
 80057fe:	f000 f838 	bl	8005872 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	2208      	movs	r2, #8
 8005806:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	2200      	movs	r2, #0
 800580e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005812:	2301      	movs	r3, #1
 8005814:	e029      	b.n	800586a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	69db      	ldr	r3, [r3, #28]
 800581c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005820:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005824:	d111      	bne.n	800584a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800582e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005830:	68f8      	ldr	r0, [r7, #12]
 8005832:	f000 f81e 	bl	8005872 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	2220      	movs	r2, #32
 800583a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	2200      	movs	r2, #0
 8005842:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005846:	2303      	movs	r3, #3
 8005848:	e00f      	b.n	800586a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	69da      	ldr	r2, [r3, #28]
 8005850:	68bb      	ldr	r3, [r7, #8]
 8005852:	4013      	ands	r3, r2
 8005854:	68ba      	ldr	r2, [r7, #8]
 8005856:	429a      	cmp	r2, r3
 8005858:	bf0c      	ite	eq
 800585a:	2301      	moveq	r3, #1
 800585c:	2300      	movne	r3, #0
 800585e:	b2db      	uxtb	r3, r3
 8005860:	461a      	mov	r2, r3
 8005862:	79fb      	ldrb	r3, [r7, #7]
 8005864:	429a      	cmp	r2, r3
 8005866:	d0a0      	beq.n	80057aa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005868:	2300      	movs	r3, #0
}
 800586a:	4618      	mov	r0, r3
 800586c:	3710      	adds	r7, #16
 800586e:	46bd      	mov	sp, r7
 8005870:	bd80      	pop	{r7, pc}

08005872 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005872:	b480      	push	{r7}
 8005874:	b095      	sub	sp, #84	@ 0x54
 8005876:	af00      	add	r7, sp, #0
 8005878:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005880:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005882:	e853 3f00 	ldrex	r3, [r3]
 8005886:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800588a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800588e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	461a      	mov	r2, r3
 8005896:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005898:	643b      	str	r3, [r7, #64]	@ 0x40
 800589a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800589c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800589e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80058a0:	e841 2300 	strex	r3, r2, [r1]
 80058a4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80058a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d1e6      	bne.n	800587a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	3308      	adds	r3, #8
 80058b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058b4:	6a3b      	ldr	r3, [r7, #32]
 80058b6:	e853 3f00 	ldrex	r3, [r3]
 80058ba:	61fb      	str	r3, [r7, #28]
   return(result);
 80058bc:	69fb      	ldr	r3, [r7, #28]
 80058be:	f023 0301 	bic.w	r3, r3, #1
 80058c2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	3308      	adds	r3, #8
 80058ca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80058cc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80058ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80058d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80058d4:	e841 2300 	strex	r3, r2, [r1]
 80058d8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80058da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d1e5      	bne.n	80058ac <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80058e4:	2b01      	cmp	r3, #1
 80058e6:	d118      	bne.n	800591a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	e853 3f00 	ldrex	r3, [r3]
 80058f4:	60bb      	str	r3, [r7, #8]
   return(result);
 80058f6:	68bb      	ldr	r3, [r7, #8]
 80058f8:	f023 0310 	bic.w	r3, r3, #16
 80058fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	461a      	mov	r2, r3
 8005904:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005906:	61bb      	str	r3, [r7, #24]
 8005908:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800590a:	6979      	ldr	r1, [r7, #20]
 800590c:	69ba      	ldr	r2, [r7, #24]
 800590e:	e841 2300 	strex	r3, r2, [r1]
 8005912:	613b      	str	r3, [r7, #16]
   return(result);
 8005914:	693b      	ldr	r3, [r7, #16]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d1e6      	bne.n	80058e8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	2220      	movs	r2, #32
 800591e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	2200      	movs	r2, #0
 8005926:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2200      	movs	r2, #0
 800592c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800592e:	bf00      	nop
 8005930:	3754      	adds	r7, #84	@ 0x54
 8005932:	46bd      	mov	sp, r7
 8005934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005938:	4770      	bx	lr

0800593a <__cvt>:
 800593a:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800593e:	ec57 6b10 	vmov	r6, r7, d0
 8005942:	2f00      	cmp	r7, #0
 8005944:	460c      	mov	r4, r1
 8005946:	4619      	mov	r1, r3
 8005948:	463b      	mov	r3, r7
 800594a:	bfbb      	ittet	lt
 800594c:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005950:	461f      	movlt	r7, r3
 8005952:	2300      	movge	r3, #0
 8005954:	232d      	movlt	r3, #45	@ 0x2d
 8005956:	700b      	strb	r3, [r1, #0]
 8005958:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800595a:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800595e:	4691      	mov	r9, r2
 8005960:	f023 0820 	bic.w	r8, r3, #32
 8005964:	bfbc      	itt	lt
 8005966:	4632      	movlt	r2, r6
 8005968:	4616      	movlt	r6, r2
 800596a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800596e:	d005      	beq.n	800597c <__cvt+0x42>
 8005970:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005974:	d100      	bne.n	8005978 <__cvt+0x3e>
 8005976:	3401      	adds	r4, #1
 8005978:	2102      	movs	r1, #2
 800597a:	e000      	b.n	800597e <__cvt+0x44>
 800597c:	2103      	movs	r1, #3
 800597e:	ab03      	add	r3, sp, #12
 8005980:	9301      	str	r3, [sp, #4]
 8005982:	ab02      	add	r3, sp, #8
 8005984:	9300      	str	r3, [sp, #0]
 8005986:	ec47 6b10 	vmov	d0, r6, r7
 800598a:	4653      	mov	r3, sl
 800598c:	4622      	mov	r2, r4
 800598e:	f000 ff3b 	bl	8006808 <_dtoa_r>
 8005992:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005996:	4605      	mov	r5, r0
 8005998:	d119      	bne.n	80059ce <__cvt+0x94>
 800599a:	f019 0f01 	tst.w	r9, #1
 800599e:	d00e      	beq.n	80059be <__cvt+0x84>
 80059a0:	eb00 0904 	add.w	r9, r0, r4
 80059a4:	2200      	movs	r2, #0
 80059a6:	2300      	movs	r3, #0
 80059a8:	4630      	mov	r0, r6
 80059aa:	4639      	mov	r1, r7
 80059ac:	f7fb f88c 	bl	8000ac8 <__aeabi_dcmpeq>
 80059b0:	b108      	cbz	r0, 80059b6 <__cvt+0x7c>
 80059b2:	f8cd 900c 	str.w	r9, [sp, #12]
 80059b6:	2230      	movs	r2, #48	@ 0x30
 80059b8:	9b03      	ldr	r3, [sp, #12]
 80059ba:	454b      	cmp	r3, r9
 80059bc:	d31e      	bcc.n	80059fc <__cvt+0xc2>
 80059be:	9b03      	ldr	r3, [sp, #12]
 80059c0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80059c2:	1b5b      	subs	r3, r3, r5
 80059c4:	4628      	mov	r0, r5
 80059c6:	6013      	str	r3, [r2, #0]
 80059c8:	b004      	add	sp, #16
 80059ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059ce:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80059d2:	eb00 0904 	add.w	r9, r0, r4
 80059d6:	d1e5      	bne.n	80059a4 <__cvt+0x6a>
 80059d8:	7803      	ldrb	r3, [r0, #0]
 80059da:	2b30      	cmp	r3, #48	@ 0x30
 80059dc:	d10a      	bne.n	80059f4 <__cvt+0xba>
 80059de:	2200      	movs	r2, #0
 80059e0:	2300      	movs	r3, #0
 80059e2:	4630      	mov	r0, r6
 80059e4:	4639      	mov	r1, r7
 80059e6:	f7fb f86f 	bl	8000ac8 <__aeabi_dcmpeq>
 80059ea:	b918      	cbnz	r0, 80059f4 <__cvt+0xba>
 80059ec:	f1c4 0401 	rsb	r4, r4, #1
 80059f0:	f8ca 4000 	str.w	r4, [sl]
 80059f4:	f8da 3000 	ldr.w	r3, [sl]
 80059f8:	4499      	add	r9, r3
 80059fa:	e7d3      	b.n	80059a4 <__cvt+0x6a>
 80059fc:	1c59      	adds	r1, r3, #1
 80059fe:	9103      	str	r1, [sp, #12]
 8005a00:	701a      	strb	r2, [r3, #0]
 8005a02:	e7d9      	b.n	80059b8 <__cvt+0x7e>

08005a04 <__exponent>:
 8005a04:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005a06:	2900      	cmp	r1, #0
 8005a08:	bfba      	itte	lt
 8005a0a:	4249      	neglt	r1, r1
 8005a0c:	232d      	movlt	r3, #45	@ 0x2d
 8005a0e:	232b      	movge	r3, #43	@ 0x2b
 8005a10:	2909      	cmp	r1, #9
 8005a12:	7002      	strb	r2, [r0, #0]
 8005a14:	7043      	strb	r3, [r0, #1]
 8005a16:	dd29      	ble.n	8005a6c <__exponent+0x68>
 8005a18:	f10d 0307 	add.w	r3, sp, #7
 8005a1c:	461d      	mov	r5, r3
 8005a1e:	270a      	movs	r7, #10
 8005a20:	461a      	mov	r2, r3
 8005a22:	fbb1 f6f7 	udiv	r6, r1, r7
 8005a26:	fb07 1416 	mls	r4, r7, r6, r1
 8005a2a:	3430      	adds	r4, #48	@ 0x30
 8005a2c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005a30:	460c      	mov	r4, r1
 8005a32:	2c63      	cmp	r4, #99	@ 0x63
 8005a34:	f103 33ff 	add.w	r3, r3, #4294967295
 8005a38:	4631      	mov	r1, r6
 8005a3a:	dcf1      	bgt.n	8005a20 <__exponent+0x1c>
 8005a3c:	3130      	adds	r1, #48	@ 0x30
 8005a3e:	1e94      	subs	r4, r2, #2
 8005a40:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005a44:	1c41      	adds	r1, r0, #1
 8005a46:	4623      	mov	r3, r4
 8005a48:	42ab      	cmp	r3, r5
 8005a4a:	d30a      	bcc.n	8005a62 <__exponent+0x5e>
 8005a4c:	f10d 0309 	add.w	r3, sp, #9
 8005a50:	1a9b      	subs	r3, r3, r2
 8005a52:	42ac      	cmp	r4, r5
 8005a54:	bf88      	it	hi
 8005a56:	2300      	movhi	r3, #0
 8005a58:	3302      	adds	r3, #2
 8005a5a:	4403      	add	r3, r0
 8005a5c:	1a18      	subs	r0, r3, r0
 8005a5e:	b003      	add	sp, #12
 8005a60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a62:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005a66:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005a6a:	e7ed      	b.n	8005a48 <__exponent+0x44>
 8005a6c:	2330      	movs	r3, #48	@ 0x30
 8005a6e:	3130      	adds	r1, #48	@ 0x30
 8005a70:	7083      	strb	r3, [r0, #2]
 8005a72:	70c1      	strb	r1, [r0, #3]
 8005a74:	1d03      	adds	r3, r0, #4
 8005a76:	e7f1      	b.n	8005a5c <__exponent+0x58>

08005a78 <_printf_float>:
 8005a78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a7c:	b08d      	sub	sp, #52	@ 0x34
 8005a7e:	460c      	mov	r4, r1
 8005a80:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005a84:	4616      	mov	r6, r2
 8005a86:	461f      	mov	r7, r3
 8005a88:	4605      	mov	r5, r0
 8005a8a:	f000 fdbd 	bl	8006608 <_localeconv_r>
 8005a8e:	6803      	ldr	r3, [r0, #0]
 8005a90:	9304      	str	r3, [sp, #16]
 8005a92:	4618      	mov	r0, r3
 8005a94:	f7fa fbec 	bl	8000270 <strlen>
 8005a98:	2300      	movs	r3, #0
 8005a9a:	930a      	str	r3, [sp, #40]	@ 0x28
 8005a9c:	f8d8 3000 	ldr.w	r3, [r8]
 8005aa0:	9005      	str	r0, [sp, #20]
 8005aa2:	3307      	adds	r3, #7
 8005aa4:	f023 0307 	bic.w	r3, r3, #7
 8005aa8:	f103 0208 	add.w	r2, r3, #8
 8005aac:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005ab0:	f8d4 b000 	ldr.w	fp, [r4]
 8005ab4:	f8c8 2000 	str.w	r2, [r8]
 8005ab8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005abc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005ac0:	9307      	str	r3, [sp, #28]
 8005ac2:	f8cd 8018 	str.w	r8, [sp, #24]
 8005ac6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005aca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ace:	4b9c      	ldr	r3, [pc, #624]	@ (8005d40 <_printf_float+0x2c8>)
 8005ad0:	f04f 32ff 	mov.w	r2, #4294967295
 8005ad4:	f7fb f82a 	bl	8000b2c <__aeabi_dcmpun>
 8005ad8:	bb70      	cbnz	r0, 8005b38 <_printf_float+0xc0>
 8005ada:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ade:	4b98      	ldr	r3, [pc, #608]	@ (8005d40 <_printf_float+0x2c8>)
 8005ae0:	f04f 32ff 	mov.w	r2, #4294967295
 8005ae4:	f7fb f804 	bl	8000af0 <__aeabi_dcmple>
 8005ae8:	bb30      	cbnz	r0, 8005b38 <_printf_float+0xc0>
 8005aea:	2200      	movs	r2, #0
 8005aec:	2300      	movs	r3, #0
 8005aee:	4640      	mov	r0, r8
 8005af0:	4649      	mov	r1, r9
 8005af2:	f7fa fff3 	bl	8000adc <__aeabi_dcmplt>
 8005af6:	b110      	cbz	r0, 8005afe <_printf_float+0x86>
 8005af8:	232d      	movs	r3, #45	@ 0x2d
 8005afa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005afe:	4a91      	ldr	r2, [pc, #580]	@ (8005d44 <_printf_float+0x2cc>)
 8005b00:	4b91      	ldr	r3, [pc, #580]	@ (8005d48 <_printf_float+0x2d0>)
 8005b02:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005b06:	bf8c      	ite	hi
 8005b08:	4690      	movhi	r8, r2
 8005b0a:	4698      	movls	r8, r3
 8005b0c:	2303      	movs	r3, #3
 8005b0e:	6123      	str	r3, [r4, #16]
 8005b10:	f02b 0304 	bic.w	r3, fp, #4
 8005b14:	6023      	str	r3, [r4, #0]
 8005b16:	f04f 0900 	mov.w	r9, #0
 8005b1a:	9700      	str	r7, [sp, #0]
 8005b1c:	4633      	mov	r3, r6
 8005b1e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005b20:	4621      	mov	r1, r4
 8005b22:	4628      	mov	r0, r5
 8005b24:	f000 f9d2 	bl	8005ecc <_printf_common>
 8005b28:	3001      	adds	r0, #1
 8005b2a:	f040 808d 	bne.w	8005c48 <_printf_float+0x1d0>
 8005b2e:	f04f 30ff 	mov.w	r0, #4294967295
 8005b32:	b00d      	add	sp, #52	@ 0x34
 8005b34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b38:	4642      	mov	r2, r8
 8005b3a:	464b      	mov	r3, r9
 8005b3c:	4640      	mov	r0, r8
 8005b3e:	4649      	mov	r1, r9
 8005b40:	f7fa fff4 	bl	8000b2c <__aeabi_dcmpun>
 8005b44:	b140      	cbz	r0, 8005b58 <_printf_float+0xe0>
 8005b46:	464b      	mov	r3, r9
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	bfbc      	itt	lt
 8005b4c:	232d      	movlt	r3, #45	@ 0x2d
 8005b4e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005b52:	4a7e      	ldr	r2, [pc, #504]	@ (8005d4c <_printf_float+0x2d4>)
 8005b54:	4b7e      	ldr	r3, [pc, #504]	@ (8005d50 <_printf_float+0x2d8>)
 8005b56:	e7d4      	b.n	8005b02 <_printf_float+0x8a>
 8005b58:	6863      	ldr	r3, [r4, #4]
 8005b5a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005b5e:	9206      	str	r2, [sp, #24]
 8005b60:	1c5a      	adds	r2, r3, #1
 8005b62:	d13b      	bne.n	8005bdc <_printf_float+0x164>
 8005b64:	2306      	movs	r3, #6
 8005b66:	6063      	str	r3, [r4, #4]
 8005b68:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	6022      	str	r2, [r4, #0]
 8005b70:	9303      	str	r3, [sp, #12]
 8005b72:	ab0a      	add	r3, sp, #40	@ 0x28
 8005b74:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005b78:	ab09      	add	r3, sp, #36	@ 0x24
 8005b7a:	9300      	str	r3, [sp, #0]
 8005b7c:	6861      	ldr	r1, [r4, #4]
 8005b7e:	ec49 8b10 	vmov	d0, r8, r9
 8005b82:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005b86:	4628      	mov	r0, r5
 8005b88:	f7ff fed7 	bl	800593a <__cvt>
 8005b8c:	9b06      	ldr	r3, [sp, #24]
 8005b8e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005b90:	2b47      	cmp	r3, #71	@ 0x47
 8005b92:	4680      	mov	r8, r0
 8005b94:	d129      	bne.n	8005bea <_printf_float+0x172>
 8005b96:	1cc8      	adds	r0, r1, #3
 8005b98:	db02      	blt.n	8005ba0 <_printf_float+0x128>
 8005b9a:	6863      	ldr	r3, [r4, #4]
 8005b9c:	4299      	cmp	r1, r3
 8005b9e:	dd41      	ble.n	8005c24 <_printf_float+0x1ac>
 8005ba0:	f1aa 0a02 	sub.w	sl, sl, #2
 8005ba4:	fa5f fa8a 	uxtb.w	sl, sl
 8005ba8:	3901      	subs	r1, #1
 8005baa:	4652      	mov	r2, sl
 8005bac:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005bb0:	9109      	str	r1, [sp, #36]	@ 0x24
 8005bb2:	f7ff ff27 	bl	8005a04 <__exponent>
 8005bb6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005bb8:	1813      	adds	r3, r2, r0
 8005bba:	2a01      	cmp	r2, #1
 8005bbc:	4681      	mov	r9, r0
 8005bbe:	6123      	str	r3, [r4, #16]
 8005bc0:	dc02      	bgt.n	8005bc8 <_printf_float+0x150>
 8005bc2:	6822      	ldr	r2, [r4, #0]
 8005bc4:	07d2      	lsls	r2, r2, #31
 8005bc6:	d501      	bpl.n	8005bcc <_printf_float+0x154>
 8005bc8:	3301      	adds	r3, #1
 8005bca:	6123      	str	r3, [r4, #16]
 8005bcc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d0a2      	beq.n	8005b1a <_printf_float+0xa2>
 8005bd4:	232d      	movs	r3, #45	@ 0x2d
 8005bd6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005bda:	e79e      	b.n	8005b1a <_printf_float+0xa2>
 8005bdc:	9a06      	ldr	r2, [sp, #24]
 8005bde:	2a47      	cmp	r2, #71	@ 0x47
 8005be0:	d1c2      	bne.n	8005b68 <_printf_float+0xf0>
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d1c0      	bne.n	8005b68 <_printf_float+0xf0>
 8005be6:	2301      	movs	r3, #1
 8005be8:	e7bd      	b.n	8005b66 <_printf_float+0xee>
 8005bea:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005bee:	d9db      	bls.n	8005ba8 <_printf_float+0x130>
 8005bf0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005bf4:	d118      	bne.n	8005c28 <_printf_float+0x1b0>
 8005bf6:	2900      	cmp	r1, #0
 8005bf8:	6863      	ldr	r3, [r4, #4]
 8005bfa:	dd0b      	ble.n	8005c14 <_printf_float+0x19c>
 8005bfc:	6121      	str	r1, [r4, #16]
 8005bfe:	b913      	cbnz	r3, 8005c06 <_printf_float+0x18e>
 8005c00:	6822      	ldr	r2, [r4, #0]
 8005c02:	07d0      	lsls	r0, r2, #31
 8005c04:	d502      	bpl.n	8005c0c <_printf_float+0x194>
 8005c06:	3301      	adds	r3, #1
 8005c08:	440b      	add	r3, r1
 8005c0a:	6123      	str	r3, [r4, #16]
 8005c0c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005c0e:	f04f 0900 	mov.w	r9, #0
 8005c12:	e7db      	b.n	8005bcc <_printf_float+0x154>
 8005c14:	b913      	cbnz	r3, 8005c1c <_printf_float+0x1a4>
 8005c16:	6822      	ldr	r2, [r4, #0]
 8005c18:	07d2      	lsls	r2, r2, #31
 8005c1a:	d501      	bpl.n	8005c20 <_printf_float+0x1a8>
 8005c1c:	3302      	adds	r3, #2
 8005c1e:	e7f4      	b.n	8005c0a <_printf_float+0x192>
 8005c20:	2301      	movs	r3, #1
 8005c22:	e7f2      	b.n	8005c0a <_printf_float+0x192>
 8005c24:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005c28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c2a:	4299      	cmp	r1, r3
 8005c2c:	db05      	blt.n	8005c3a <_printf_float+0x1c2>
 8005c2e:	6823      	ldr	r3, [r4, #0]
 8005c30:	6121      	str	r1, [r4, #16]
 8005c32:	07d8      	lsls	r0, r3, #31
 8005c34:	d5ea      	bpl.n	8005c0c <_printf_float+0x194>
 8005c36:	1c4b      	adds	r3, r1, #1
 8005c38:	e7e7      	b.n	8005c0a <_printf_float+0x192>
 8005c3a:	2900      	cmp	r1, #0
 8005c3c:	bfd4      	ite	le
 8005c3e:	f1c1 0202 	rsble	r2, r1, #2
 8005c42:	2201      	movgt	r2, #1
 8005c44:	4413      	add	r3, r2
 8005c46:	e7e0      	b.n	8005c0a <_printf_float+0x192>
 8005c48:	6823      	ldr	r3, [r4, #0]
 8005c4a:	055a      	lsls	r2, r3, #21
 8005c4c:	d407      	bmi.n	8005c5e <_printf_float+0x1e6>
 8005c4e:	6923      	ldr	r3, [r4, #16]
 8005c50:	4642      	mov	r2, r8
 8005c52:	4631      	mov	r1, r6
 8005c54:	4628      	mov	r0, r5
 8005c56:	47b8      	blx	r7
 8005c58:	3001      	adds	r0, #1
 8005c5a:	d12b      	bne.n	8005cb4 <_printf_float+0x23c>
 8005c5c:	e767      	b.n	8005b2e <_printf_float+0xb6>
 8005c5e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005c62:	f240 80dd 	bls.w	8005e20 <_printf_float+0x3a8>
 8005c66:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	f7fa ff2b 	bl	8000ac8 <__aeabi_dcmpeq>
 8005c72:	2800      	cmp	r0, #0
 8005c74:	d033      	beq.n	8005cde <_printf_float+0x266>
 8005c76:	4a37      	ldr	r2, [pc, #220]	@ (8005d54 <_printf_float+0x2dc>)
 8005c78:	2301      	movs	r3, #1
 8005c7a:	4631      	mov	r1, r6
 8005c7c:	4628      	mov	r0, r5
 8005c7e:	47b8      	blx	r7
 8005c80:	3001      	adds	r0, #1
 8005c82:	f43f af54 	beq.w	8005b2e <_printf_float+0xb6>
 8005c86:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005c8a:	4543      	cmp	r3, r8
 8005c8c:	db02      	blt.n	8005c94 <_printf_float+0x21c>
 8005c8e:	6823      	ldr	r3, [r4, #0]
 8005c90:	07d8      	lsls	r0, r3, #31
 8005c92:	d50f      	bpl.n	8005cb4 <_printf_float+0x23c>
 8005c94:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c98:	4631      	mov	r1, r6
 8005c9a:	4628      	mov	r0, r5
 8005c9c:	47b8      	blx	r7
 8005c9e:	3001      	adds	r0, #1
 8005ca0:	f43f af45 	beq.w	8005b2e <_printf_float+0xb6>
 8005ca4:	f04f 0900 	mov.w	r9, #0
 8005ca8:	f108 38ff 	add.w	r8, r8, #4294967295
 8005cac:	f104 0a1a 	add.w	sl, r4, #26
 8005cb0:	45c8      	cmp	r8, r9
 8005cb2:	dc09      	bgt.n	8005cc8 <_printf_float+0x250>
 8005cb4:	6823      	ldr	r3, [r4, #0]
 8005cb6:	079b      	lsls	r3, r3, #30
 8005cb8:	f100 8103 	bmi.w	8005ec2 <_printf_float+0x44a>
 8005cbc:	68e0      	ldr	r0, [r4, #12]
 8005cbe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005cc0:	4298      	cmp	r0, r3
 8005cc2:	bfb8      	it	lt
 8005cc4:	4618      	movlt	r0, r3
 8005cc6:	e734      	b.n	8005b32 <_printf_float+0xba>
 8005cc8:	2301      	movs	r3, #1
 8005cca:	4652      	mov	r2, sl
 8005ccc:	4631      	mov	r1, r6
 8005cce:	4628      	mov	r0, r5
 8005cd0:	47b8      	blx	r7
 8005cd2:	3001      	adds	r0, #1
 8005cd4:	f43f af2b 	beq.w	8005b2e <_printf_float+0xb6>
 8005cd8:	f109 0901 	add.w	r9, r9, #1
 8005cdc:	e7e8      	b.n	8005cb0 <_printf_float+0x238>
 8005cde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	dc39      	bgt.n	8005d58 <_printf_float+0x2e0>
 8005ce4:	4a1b      	ldr	r2, [pc, #108]	@ (8005d54 <_printf_float+0x2dc>)
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	4631      	mov	r1, r6
 8005cea:	4628      	mov	r0, r5
 8005cec:	47b8      	blx	r7
 8005cee:	3001      	adds	r0, #1
 8005cf0:	f43f af1d 	beq.w	8005b2e <_printf_float+0xb6>
 8005cf4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005cf8:	ea59 0303 	orrs.w	r3, r9, r3
 8005cfc:	d102      	bne.n	8005d04 <_printf_float+0x28c>
 8005cfe:	6823      	ldr	r3, [r4, #0]
 8005d00:	07d9      	lsls	r1, r3, #31
 8005d02:	d5d7      	bpl.n	8005cb4 <_printf_float+0x23c>
 8005d04:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d08:	4631      	mov	r1, r6
 8005d0a:	4628      	mov	r0, r5
 8005d0c:	47b8      	blx	r7
 8005d0e:	3001      	adds	r0, #1
 8005d10:	f43f af0d 	beq.w	8005b2e <_printf_float+0xb6>
 8005d14:	f04f 0a00 	mov.w	sl, #0
 8005d18:	f104 0b1a 	add.w	fp, r4, #26
 8005d1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d1e:	425b      	negs	r3, r3
 8005d20:	4553      	cmp	r3, sl
 8005d22:	dc01      	bgt.n	8005d28 <_printf_float+0x2b0>
 8005d24:	464b      	mov	r3, r9
 8005d26:	e793      	b.n	8005c50 <_printf_float+0x1d8>
 8005d28:	2301      	movs	r3, #1
 8005d2a:	465a      	mov	r2, fp
 8005d2c:	4631      	mov	r1, r6
 8005d2e:	4628      	mov	r0, r5
 8005d30:	47b8      	blx	r7
 8005d32:	3001      	adds	r0, #1
 8005d34:	f43f aefb 	beq.w	8005b2e <_printf_float+0xb6>
 8005d38:	f10a 0a01 	add.w	sl, sl, #1
 8005d3c:	e7ee      	b.n	8005d1c <_printf_float+0x2a4>
 8005d3e:	bf00      	nop
 8005d40:	7fefffff 	.word	0x7fefffff
 8005d44:	080084a4 	.word	0x080084a4
 8005d48:	080084a0 	.word	0x080084a0
 8005d4c:	080084ac 	.word	0x080084ac
 8005d50:	080084a8 	.word	0x080084a8
 8005d54:	080084b0 	.word	0x080084b0
 8005d58:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005d5a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005d5e:	4553      	cmp	r3, sl
 8005d60:	bfa8      	it	ge
 8005d62:	4653      	movge	r3, sl
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	4699      	mov	r9, r3
 8005d68:	dc36      	bgt.n	8005dd8 <_printf_float+0x360>
 8005d6a:	f04f 0b00 	mov.w	fp, #0
 8005d6e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005d72:	f104 021a 	add.w	r2, r4, #26
 8005d76:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005d78:	9306      	str	r3, [sp, #24]
 8005d7a:	eba3 0309 	sub.w	r3, r3, r9
 8005d7e:	455b      	cmp	r3, fp
 8005d80:	dc31      	bgt.n	8005de6 <_printf_float+0x36e>
 8005d82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d84:	459a      	cmp	sl, r3
 8005d86:	dc3a      	bgt.n	8005dfe <_printf_float+0x386>
 8005d88:	6823      	ldr	r3, [r4, #0]
 8005d8a:	07da      	lsls	r2, r3, #31
 8005d8c:	d437      	bmi.n	8005dfe <_printf_float+0x386>
 8005d8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d90:	ebaa 0903 	sub.w	r9, sl, r3
 8005d94:	9b06      	ldr	r3, [sp, #24]
 8005d96:	ebaa 0303 	sub.w	r3, sl, r3
 8005d9a:	4599      	cmp	r9, r3
 8005d9c:	bfa8      	it	ge
 8005d9e:	4699      	movge	r9, r3
 8005da0:	f1b9 0f00 	cmp.w	r9, #0
 8005da4:	dc33      	bgt.n	8005e0e <_printf_float+0x396>
 8005da6:	f04f 0800 	mov.w	r8, #0
 8005daa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005dae:	f104 0b1a 	add.w	fp, r4, #26
 8005db2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005db4:	ebaa 0303 	sub.w	r3, sl, r3
 8005db8:	eba3 0309 	sub.w	r3, r3, r9
 8005dbc:	4543      	cmp	r3, r8
 8005dbe:	f77f af79 	ble.w	8005cb4 <_printf_float+0x23c>
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	465a      	mov	r2, fp
 8005dc6:	4631      	mov	r1, r6
 8005dc8:	4628      	mov	r0, r5
 8005dca:	47b8      	blx	r7
 8005dcc:	3001      	adds	r0, #1
 8005dce:	f43f aeae 	beq.w	8005b2e <_printf_float+0xb6>
 8005dd2:	f108 0801 	add.w	r8, r8, #1
 8005dd6:	e7ec      	b.n	8005db2 <_printf_float+0x33a>
 8005dd8:	4642      	mov	r2, r8
 8005dda:	4631      	mov	r1, r6
 8005ddc:	4628      	mov	r0, r5
 8005dde:	47b8      	blx	r7
 8005de0:	3001      	adds	r0, #1
 8005de2:	d1c2      	bne.n	8005d6a <_printf_float+0x2f2>
 8005de4:	e6a3      	b.n	8005b2e <_printf_float+0xb6>
 8005de6:	2301      	movs	r3, #1
 8005de8:	4631      	mov	r1, r6
 8005dea:	4628      	mov	r0, r5
 8005dec:	9206      	str	r2, [sp, #24]
 8005dee:	47b8      	blx	r7
 8005df0:	3001      	adds	r0, #1
 8005df2:	f43f ae9c 	beq.w	8005b2e <_printf_float+0xb6>
 8005df6:	9a06      	ldr	r2, [sp, #24]
 8005df8:	f10b 0b01 	add.w	fp, fp, #1
 8005dfc:	e7bb      	b.n	8005d76 <_printf_float+0x2fe>
 8005dfe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e02:	4631      	mov	r1, r6
 8005e04:	4628      	mov	r0, r5
 8005e06:	47b8      	blx	r7
 8005e08:	3001      	adds	r0, #1
 8005e0a:	d1c0      	bne.n	8005d8e <_printf_float+0x316>
 8005e0c:	e68f      	b.n	8005b2e <_printf_float+0xb6>
 8005e0e:	9a06      	ldr	r2, [sp, #24]
 8005e10:	464b      	mov	r3, r9
 8005e12:	4442      	add	r2, r8
 8005e14:	4631      	mov	r1, r6
 8005e16:	4628      	mov	r0, r5
 8005e18:	47b8      	blx	r7
 8005e1a:	3001      	adds	r0, #1
 8005e1c:	d1c3      	bne.n	8005da6 <_printf_float+0x32e>
 8005e1e:	e686      	b.n	8005b2e <_printf_float+0xb6>
 8005e20:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005e24:	f1ba 0f01 	cmp.w	sl, #1
 8005e28:	dc01      	bgt.n	8005e2e <_printf_float+0x3b6>
 8005e2a:	07db      	lsls	r3, r3, #31
 8005e2c:	d536      	bpl.n	8005e9c <_printf_float+0x424>
 8005e2e:	2301      	movs	r3, #1
 8005e30:	4642      	mov	r2, r8
 8005e32:	4631      	mov	r1, r6
 8005e34:	4628      	mov	r0, r5
 8005e36:	47b8      	blx	r7
 8005e38:	3001      	adds	r0, #1
 8005e3a:	f43f ae78 	beq.w	8005b2e <_printf_float+0xb6>
 8005e3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e42:	4631      	mov	r1, r6
 8005e44:	4628      	mov	r0, r5
 8005e46:	47b8      	blx	r7
 8005e48:	3001      	adds	r0, #1
 8005e4a:	f43f ae70 	beq.w	8005b2e <_printf_float+0xb6>
 8005e4e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005e52:	2200      	movs	r2, #0
 8005e54:	2300      	movs	r3, #0
 8005e56:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005e5a:	f7fa fe35 	bl	8000ac8 <__aeabi_dcmpeq>
 8005e5e:	b9c0      	cbnz	r0, 8005e92 <_printf_float+0x41a>
 8005e60:	4653      	mov	r3, sl
 8005e62:	f108 0201 	add.w	r2, r8, #1
 8005e66:	4631      	mov	r1, r6
 8005e68:	4628      	mov	r0, r5
 8005e6a:	47b8      	blx	r7
 8005e6c:	3001      	adds	r0, #1
 8005e6e:	d10c      	bne.n	8005e8a <_printf_float+0x412>
 8005e70:	e65d      	b.n	8005b2e <_printf_float+0xb6>
 8005e72:	2301      	movs	r3, #1
 8005e74:	465a      	mov	r2, fp
 8005e76:	4631      	mov	r1, r6
 8005e78:	4628      	mov	r0, r5
 8005e7a:	47b8      	blx	r7
 8005e7c:	3001      	adds	r0, #1
 8005e7e:	f43f ae56 	beq.w	8005b2e <_printf_float+0xb6>
 8005e82:	f108 0801 	add.w	r8, r8, #1
 8005e86:	45d0      	cmp	r8, sl
 8005e88:	dbf3      	blt.n	8005e72 <_printf_float+0x3fa>
 8005e8a:	464b      	mov	r3, r9
 8005e8c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005e90:	e6df      	b.n	8005c52 <_printf_float+0x1da>
 8005e92:	f04f 0800 	mov.w	r8, #0
 8005e96:	f104 0b1a 	add.w	fp, r4, #26
 8005e9a:	e7f4      	b.n	8005e86 <_printf_float+0x40e>
 8005e9c:	2301      	movs	r3, #1
 8005e9e:	4642      	mov	r2, r8
 8005ea0:	e7e1      	b.n	8005e66 <_printf_float+0x3ee>
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	464a      	mov	r2, r9
 8005ea6:	4631      	mov	r1, r6
 8005ea8:	4628      	mov	r0, r5
 8005eaa:	47b8      	blx	r7
 8005eac:	3001      	adds	r0, #1
 8005eae:	f43f ae3e 	beq.w	8005b2e <_printf_float+0xb6>
 8005eb2:	f108 0801 	add.w	r8, r8, #1
 8005eb6:	68e3      	ldr	r3, [r4, #12]
 8005eb8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005eba:	1a5b      	subs	r3, r3, r1
 8005ebc:	4543      	cmp	r3, r8
 8005ebe:	dcf0      	bgt.n	8005ea2 <_printf_float+0x42a>
 8005ec0:	e6fc      	b.n	8005cbc <_printf_float+0x244>
 8005ec2:	f04f 0800 	mov.w	r8, #0
 8005ec6:	f104 0919 	add.w	r9, r4, #25
 8005eca:	e7f4      	b.n	8005eb6 <_printf_float+0x43e>

08005ecc <_printf_common>:
 8005ecc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ed0:	4616      	mov	r6, r2
 8005ed2:	4698      	mov	r8, r3
 8005ed4:	688a      	ldr	r2, [r1, #8]
 8005ed6:	690b      	ldr	r3, [r1, #16]
 8005ed8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005edc:	4293      	cmp	r3, r2
 8005ede:	bfb8      	it	lt
 8005ee0:	4613      	movlt	r3, r2
 8005ee2:	6033      	str	r3, [r6, #0]
 8005ee4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005ee8:	4607      	mov	r7, r0
 8005eea:	460c      	mov	r4, r1
 8005eec:	b10a      	cbz	r2, 8005ef2 <_printf_common+0x26>
 8005eee:	3301      	adds	r3, #1
 8005ef0:	6033      	str	r3, [r6, #0]
 8005ef2:	6823      	ldr	r3, [r4, #0]
 8005ef4:	0699      	lsls	r1, r3, #26
 8005ef6:	bf42      	ittt	mi
 8005ef8:	6833      	ldrmi	r3, [r6, #0]
 8005efa:	3302      	addmi	r3, #2
 8005efc:	6033      	strmi	r3, [r6, #0]
 8005efe:	6825      	ldr	r5, [r4, #0]
 8005f00:	f015 0506 	ands.w	r5, r5, #6
 8005f04:	d106      	bne.n	8005f14 <_printf_common+0x48>
 8005f06:	f104 0a19 	add.w	sl, r4, #25
 8005f0a:	68e3      	ldr	r3, [r4, #12]
 8005f0c:	6832      	ldr	r2, [r6, #0]
 8005f0e:	1a9b      	subs	r3, r3, r2
 8005f10:	42ab      	cmp	r3, r5
 8005f12:	dc26      	bgt.n	8005f62 <_printf_common+0x96>
 8005f14:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005f18:	6822      	ldr	r2, [r4, #0]
 8005f1a:	3b00      	subs	r3, #0
 8005f1c:	bf18      	it	ne
 8005f1e:	2301      	movne	r3, #1
 8005f20:	0692      	lsls	r2, r2, #26
 8005f22:	d42b      	bmi.n	8005f7c <_printf_common+0xb0>
 8005f24:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005f28:	4641      	mov	r1, r8
 8005f2a:	4638      	mov	r0, r7
 8005f2c:	47c8      	blx	r9
 8005f2e:	3001      	adds	r0, #1
 8005f30:	d01e      	beq.n	8005f70 <_printf_common+0xa4>
 8005f32:	6823      	ldr	r3, [r4, #0]
 8005f34:	6922      	ldr	r2, [r4, #16]
 8005f36:	f003 0306 	and.w	r3, r3, #6
 8005f3a:	2b04      	cmp	r3, #4
 8005f3c:	bf02      	ittt	eq
 8005f3e:	68e5      	ldreq	r5, [r4, #12]
 8005f40:	6833      	ldreq	r3, [r6, #0]
 8005f42:	1aed      	subeq	r5, r5, r3
 8005f44:	68a3      	ldr	r3, [r4, #8]
 8005f46:	bf0c      	ite	eq
 8005f48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005f4c:	2500      	movne	r5, #0
 8005f4e:	4293      	cmp	r3, r2
 8005f50:	bfc4      	itt	gt
 8005f52:	1a9b      	subgt	r3, r3, r2
 8005f54:	18ed      	addgt	r5, r5, r3
 8005f56:	2600      	movs	r6, #0
 8005f58:	341a      	adds	r4, #26
 8005f5a:	42b5      	cmp	r5, r6
 8005f5c:	d11a      	bne.n	8005f94 <_printf_common+0xc8>
 8005f5e:	2000      	movs	r0, #0
 8005f60:	e008      	b.n	8005f74 <_printf_common+0xa8>
 8005f62:	2301      	movs	r3, #1
 8005f64:	4652      	mov	r2, sl
 8005f66:	4641      	mov	r1, r8
 8005f68:	4638      	mov	r0, r7
 8005f6a:	47c8      	blx	r9
 8005f6c:	3001      	adds	r0, #1
 8005f6e:	d103      	bne.n	8005f78 <_printf_common+0xac>
 8005f70:	f04f 30ff 	mov.w	r0, #4294967295
 8005f74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f78:	3501      	adds	r5, #1
 8005f7a:	e7c6      	b.n	8005f0a <_printf_common+0x3e>
 8005f7c:	18e1      	adds	r1, r4, r3
 8005f7e:	1c5a      	adds	r2, r3, #1
 8005f80:	2030      	movs	r0, #48	@ 0x30
 8005f82:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005f86:	4422      	add	r2, r4
 8005f88:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005f8c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005f90:	3302      	adds	r3, #2
 8005f92:	e7c7      	b.n	8005f24 <_printf_common+0x58>
 8005f94:	2301      	movs	r3, #1
 8005f96:	4622      	mov	r2, r4
 8005f98:	4641      	mov	r1, r8
 8005f9a:	4638      	mov	r0, r7
 8005f9c:	47c8      	blx	r9
 8005f9e:	3001      	adds	r0, #1
 8005fa0:	d0e6      	beq.n	8005f70 <_printf_common+0xa4>
 8005fa2:	3601      	adds	r6, #1
 8005fa4:	e7d9      	b.n	8005f5a <_printf_common+0x8e>
	...

08005fa8 <_printf_i>:
 8005fa8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005fac:	7e0f      	ldrb	r7, [r1, #24]
 8005fae:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005fb0:	2f78      	cmp	r7, #120	@ 0x78
 8005fb2:	4691      	mov	r9, r2
 8005fb4:	4680      	mov	r8, r0
 8005fb6:	460c      	mov	r4, r1
 8005fb8:	469a      	mov	sl, r3
 8005fba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005fbe:	d807      	bhi.n	8005fd0 <_printf_i+0x28>
 8005fc0:	2f62      	cmp	r7, #98	@ 0x62
 8005fc2:	d80a      	bhi.n	8005fda <_printf_i+0x32>
 8005fc4:	2f00      	cmp	r7, #0
 8005fc6:	f000 80d1 	beq.w	800616c <_printf_i+0x1c4>
 8005fca:	2f58      	cmp	r7, #88	@ 0x58
 8005fcc:	f000 80b8 	beq.w	8006140 <_printf_i+0x198>
 8005fd0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005fd4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005fd8:	e03a      	b.n	8006050 <_printf_i+0xa8>
 8005fda:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005fde:	2b15      	cmp	r3, #21
 8005fe0:	d8f6      	bhi.n	8005fd0 <_printf_i+0x28>
 8005fe2:	a101      	add	r1, pc, #4	@ (adr r1, 8005fe8 <_printf_i+0x40>)
 8005fe4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005fe8:	08006041 	.word	0x08006041
 8005fec:	08006055 	.word	0x08006055
 8005ff0:	08005fd1 	.word	0x08005fd1
 8005ff4:	08005fd1 	.word	0x08005fd1
 8005ff8:	08005fd1 	.word	0x08005fd1
 8005ffc:	08005fd1 	.word	0x08005fd1
 8006000:	08006055 	.word	0x08006055
 8006004:	08005fd1 	.word	0x08005fd1
 8006008:	08005fd1 	.word	0x08005fd1
 800600c:	08005fd1 	.word	0x08005fd1
 8006010:	08005fd1 	.word	0x08005fd1
 8006014:	08006153 	.word	0x08006153
 8006018:	0800607f 	.word	0x0800607f
 800601c:	0800610d 	.word	0x0800610d
 8006020:	08005fd1 	.word	0x08005fd1
 8006024:	08005fd1 	.word	0x08005fd1
 8006028:	08006175 	.word	0x08006175
 800602c:	08005fd1 	.word	0x08005fd1
 8006030:	0800607f 	.word	0x0800607f
 8006034:	08005fd1 	.word	0x08005fd1
 8006038:	08005fd1 	.word	0x08005fd1
 800603c:	08006115 	.word	0x08006115
 8006040:	6833      	ldr	r3, [r6, #0]
 8006042:	1d1a      	adds	r2, r3, #4
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	6032      	str	r2, [r6, #0]
 8006048:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800604c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006050:	2301      	movs	r3, #1
 8006052:	e09c      	b.n	800618e <_printf_i+0x1e6>
 8006054:	6833      	ldr	r3, [r6, #0]
 8006056:	6820      	ldr	r0, [r4, #0]
 8006058:	1d19      	adds	r1, r3, #4
 800605a:	6031      	str	r1, [r6, #0]
 800605c:	0606      	lsls	r6, r0, #24
 800605e:	d501      	bpl.n	8006064 <_printf_i+0xbc>
 8006060:	681d      	ldr	r5, [r3, #0]
 8006062:	e003      	b.n	800606c <_printf_i+0xc4>
 8006064:	0645      	lsls	r5, r0, #25
 8006066:	d5fb      	bpl.n	8006060 <_printf_i+0xb8>
 8006068:	f9b3 5000 	ldrsh.w	r5, [r3]
 800606c:	2d00      	cmp	r5, #0
 800606e:	da03      	bge.n	8006078 <_printf_i+0xd0>
 8006070:	232d      	movs	r3, #45	@ 0x2d
 8006072:	426d      	negs	r5, r5
 8006074:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006078:	4858      	ldr	r0, [pc, #352]	@ (80061dc <_printf_i+0x234>)
 800607a:	230a      	movs	r3, #10
 800607c:	e011      	b.n	80060a2 <_printf_i+0xfa>
 800607e:	6821      	ldr	r1, [r4, #0]
 8006080:	6833      	ldr	r3, [r6, #0]
 8006082:	0608      	lsls	r0, r1, #24
 8006084:	f853 5b04 	ldr.w	r5, [r3], #4
 8006088:	d402      	bmi.n	8006090 <_printf_i+0xe8>
 800608a:	0649      	lsls	r1, r1, #25
 800608c:	bf48      	it	mi
 800608e:	b2ad      	uxthmi	r5, r5
 8006090:	2f6f      	cmp	r7, #111	@ 0x6f
 8006092:	4852      	ldr	r0, [pc, #328]	@ (80061dc <_printf_i+0x234>)
 8006094:	6033      	str	r3, [r6, #0]
 8006096:	bf14      	ite	ne
 8006098:	230a      	movne	r3, #10
 800609a:	2308      	moveq	r3, #8
 800609c:	2100      	movs	r1, #0
 800609e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80060a2:	6866      	ldr	r6, [r4, #4]
 80060a4:	60a6      	str	r6, [r4, #8]
 80060a6:	2e00      	cmp	r6, #0
 80060a8:	db05      	blt.n	80060b6 <_printf_i+0x10e>
 80060aa:	6821      	ldr	r1, [r4, #0]
 80060ac:	432e      	orrs	r6, r5
 80060ae:	f021 0104 	bic.w	r1, r1, #4
 80060b2:	6021      	str	r1, [r4, #0]
 80060b4:	d04b      	beq.n	800614e <_printf_i+0x1a6>
 80060b6:	4616      	mov	r6, r2
 80060b8:	fbb5 f1f3 	udiv	r1, r5, r3
 80060bc:	fb03 5711 	mls	r7, r3, r1, r5
 80060c0:	5dc7      	ldrb	r7, [r0, r7]
 80060c2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80060c6:	462f      	mov	r7, r5
 80060c8:	42bb      	cmp	r3, r7
 80060ca:	460d      	mov	r5, r1
 80060cc:	d9f4      	bls.n	80060b8 <_printf_i+0x110>
 80060ce:	2b08      	cmp	r3, #8
 80060d0:	d10b      	bne.n	80060ea <_printf_i+0x142>
 80060d2:	6823      	ldr	r3, [r4, #0]
 80060d4:	07df      	lsls	r7, r3, #31
 80060d6:	d508      	bpl.n	80060ea <_printf_i+0x142>
 80060d8:	6923      	ldr	r3, [r4, #16]
 80060da:	6861      	ldr	r1, [r4, #4]
 80060dc:	4299      	cmp	r1, r3
 80060de:	bfde      	ittt	le
 80060e0:	2330      	movle	r3, #48	@ 0x30
 80060e2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80060e6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80060ea:	1b92      	subs	r2, r2, r6
 80060ec:	6122      	str	r2, [r4, #16]
 80060ee:	f8cd a000 	str.w	sl, [sp]
 80060f2:	464b      	mov	r3, r9
 80060f4:	aa03      	add	r2, sp, #12
 80060f6:	4621      	mov	r1, r4
 80060f8:	4640      	mov	r0, r8
 80060fa:	f7ff fee7 	bl	8005ecc <_printf_common>
 80060fe:	3001      	adds	r0, #1
 8006100:	d14a      	bne.n	8006198 <_printf_i+0x1f0>
 8006102:	f04f 30ff 	mov.w	r0, #4294967295
 8006106:	b004      	add	sp, #16
 8006108:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800610c:	6823      	ldr	r3, [r4, #0]
 800610e:	f043 0320 	orr.w	r3, r3, #32
 8006112:	6023      	str	r3, [r4, #0]
 8006114:	4832      	ldr	r0, [pc, #200]	@ (80061e0 <_printf_i+0x238>)
 8006116:	2778      	movs	r7, #120	@ 0x78
 8006118:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800611c:	6823      	ldr	r3, [r4, #0]
 800611e:	6831      	ldr	r1, [r6, #0]
 8006120:	061f      	lsls	r7, r3, #24
 8006122:	f851 5b04 	ldr.w	r5, [r1], #4
 8006126:	d402      	bmi.n	800612e <_printf_i+0x186>
 8006128:	065f      	lsls	r7, r3, #25
 800612a:	bf48      	it	mi
 800612c:	b2ad      	uxthmi	r5, r5
 800612e:	6031      	str	r1, [r6, #0]
 8006130:	07d9      	lsls	r1, r3, #31
 8006132:	bf44      	itt	mi
 8006134:	f043 0320 	orrmi.w	r3, r3, #32
 8006138:	6023      	strmi	r3, [r4, #0]
 800613a:	b11d      	cbz	r5, 8006144 <_printf_i+0x19c>
 800613c:	2310      	movs	r3, #16
 800613e:	e7ad      	b.n	800609c <_printf_i+0xf4>
 8006140:	4826      	ldr	r0, [pc, #152]	@ (80061dc <_printf_i+0x234>)
 8006142:	e7e9      	b.n	8006118 <_printf_i+0x170>
 8006144:	6823      	ldr	r3, [r4, #0]
 8006146:	f023 0320 	bic.w	r3, r3, #32
 800614a:	6023      	str	r3, [r4, #0]
 800614c:	e7f6      	b.n	800613c <_printf_i+0x194>
 800614e:	4616      	mov	r6, r2
 8006150:	e7bd      	b.n	80060ce <_printf_i+0x126>
 8006152:	6833      	ldr	r3, [r6, #0]
 8006154:	6825      	ldr	r5, [r4, #0]
 8006156:	6961      	ldr	r1, [r4, #20]
 8006158:	1d18      	adds	r0, r3, #4
 800615a:	6030      	str	r0, [r6, #0]
 800615c:	062e      	lsls	r6, r5, #24
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	d501      	bpl.n	8006166 <_printf_i+0x1be>
 8006162:	6019      	str	r1, [r3, #0]
 8006164:	e002      	b.n	800616c <_printf_i+0x1c4>
 8006166:	0668      	lsls	r0, r5, #25
 8006168:	d5fb      	bpl.n	8006162 <_printf_i+0x1ba>
 800616a:	8019      	strh	r1, [r3, #0]
 800616c:	2300      	movs	r3, #0
 800616e:	6123      	str	r3, [r4, #16]
 8006170:	4616      	mov	r6, r2
 8006172:	e7bc      	b.n	80060ee <_printf_i+0x146>
 8006174:	6833      	ldr	r3, [r6, #0]
 8006176:	1d1a      	adds	r2, r3, #4
 8006178:	6032      	str	r2, [r6, #0]
 800617a:	681e      	ldr	r6, [r3, #0]
 800617c:	6862      	ldr	r2, [r4, #4]
 800617e:	2100      	movs	r1, #0
 8006180:	4630      	mov	r0, r6
 8006182:	f7fa f825 	bl	80001d0 <memchr>
 8006186:	b108      	cbz	r0, 800618c <_printf_i+0x1e4>
 8006188:	1b80      	subs	r0, r0, r6
 800618a:	6060      	str	r0, [r4, #4]
 800618c:	6863      	ldr	r3, [r4, #4]
 800618e:	6123      	str	r3, [r4, #16]
 8006190:	2300      	movs	r3, #0
 8006192:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006196:	e7aa      	b.n	80060ee <_printf_i+0x146>
 8006198:	6923      	ldr	r3, [r4, #16]
 800619a:	4632      	mov	r2, r6
 800619c:	4649      	mov	r1, r9
 800619e:	4640      	mov	r0, r8
 80061a0:	47d0      	blx	sl
 80061a2:	3001      	adds	r0, #1
 80061a4:	d0ad      	beq.n	8006102 <_printf_i+0x15a>
 80061a6:	6823      	ldr	r3, [r4, #0]
 80061a8:	079b      	lsls	r3, r3, #30
 80061aa:	d413      	bmi.n	80061d4 <_printf_i+0x22c>
 80061ac:	68e0      	ldr	r0, [r4, #12]
 80061ae:	9b03      	ldr	r3, [sp, #12]
 80061b0:	4298      	cmp	r0, r3
 80061b2:	bfb8      	it	lt
 80061b4:	4618      	movlt	r0, r3
 80061b6:	e7a6      	b.n	8006106 <_printf_i+0x15e>
 80061b8:	2301      	movs	r3, #1
 80061ba:	4632      	mov	r2, r6
 80061bc:	4649      	mov	r1, r9
 80061be:	4640      	mov	r0, r8
 80061c0:	47d0      	blx	sl
 80061c2:	3001      	adds	r0, #1
 80061c4:	d09d      	beq.n	8006102 <_printf_i+0x15a>
 80061c6:	3501      	adds	r5, #1
 80061c8:	68e3      	ldr	r3, [r4, #12]
 80061ca:	9903      	ldr	r1, [sp, #12]
 80061cc:	1a5b      	subs	r3, r3, r1
 80061ce:	42ab      	cmp	r3, r5
 80061d0:	dcf2      	bgt.n	80061b8 <_printf_i+0x210>
 80061d2:	e7eb      	b.n	80061ac <_printf_i+0x204>
 80061d4:	2500      	movs	r5, #0
 80061d6:	f104 0619 	add.w	r6, r4, #25
 80061da:	e7f5      	b.n	80061c8 <_printf_i+0x220>
 80061dc:	080084b2 	.word	0x080084b2
 80061e0:	080084c3 	.word	0x080084c3

080061e4 <std>:
 80061e4:	2300      	movs	r3, #0
 80061e6:	b510      	push	{r4, lr}
 80061e8:	4604      	mov	r4, r0
 80061ea:	e9c0 3300 	strd	r3, r3, [r0]
 80061ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80061f2:	6083      	str	r3, [r0, #8]
 80061f4:	8181      	strh	r1, [r0, #12]
 80061f6:	6643      	str	r3, [r0, #100]	@ 0x64
 80061f8:	81c2      	strh	r2, [r0, #14]
 80061fa:	6183      	str	r3, [r0, #24]
 80061fc:	4619      	mov	r1, r3
 80061fe:	2208      	movs	r2, #8
 8006200:	305c      	adds	r0, #92	@ 0x5c
 8006202:	f000 f9f9 	bl	80065f8 <memset>
 8006206:	4b0d      	ldr	r3, [pc, #52]	@ (800623c <std+0x58>)
 8006208:	6263      	str	r3, [r4, #36]	@ 0x24
 800620a:	4b0d      	ldr	r3, [pc, #52]	@ (8006240 <std+0x5c>)
 800620c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800620e:	4b0d      	ldr	r3, [pc, #52]	@ (8006244 <std+0x60>)
 8006210:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006212:	4b0d      	ldr	r3, [pc, #52]	@ (8006248 <std+0x64>)
 8006214:	6323      	str	r3, [r4, #48]	@ 0x30
 8006216:	4b0d      	ldr	r3, [pc, #52]	@ (800624c <std+0x68>)
 8006218:	6224      	str	r4, [r4, #32]
 800621a:	429c      	cmp	r4, r3
 800621c:	d006      	beq.n	800622c <std+0x48>
 800621e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006222:	4294      	cmp	r4, r2
 8006224:	d002      	beq.n	800622c <std+0x48>
 8006226:	33d0      	adds	r3, #208	@ 0xd0
 8006228:	429c      	cmp	r4, r3
 800622a:	d105      	bne.n	8006238 <std+0x54>
 800622c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006230:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006234:	f000 ba5c 	b.w	80066f0 <__retarget_lock_init_recursive>
 8006238:	bd10      	pop	{r4, pc}
 800623a:	bf00      	nop
 800623c:	08006449 	.word	0x08006449
 8006240:	0800646b 	.word	0x0800646b
 8006244:	080064a3 	.word	0x080064a3
 8006248:	080064c7 	.word	0x080064c7
 800624c:	200004e0 	.word	0x200004e0

08006250 <stdio_exit_handler>:
 8006250:	4a02      	ldr	r2, [pc, #8]	@ (800625c <stdio_exit_handler+0xc>)
 8006252:	4903      	ldr	r1, [pc, #12]	@ (8006260 <stdio_exit_handler+0x10>)
 8006254:	4803      	ldr	r0, [pc, #12]	@ (8006264 <stdio_exit_handler+0x14>)
 8006256:	f000 b869 	b.w	800632c <_fwalk_sglue>
 800625a:	bf00      	nop
 800625c:	20000040 	.word	0x20000040
 8006260:	08008029 	.word	0x08008029
 8006264:	20000050 	.word	0x20000050

08006268 <cleanup_stdio>:
 8006268:	6841      	ldr	r1, [r0, #4]
 800626a:	4b0c      	ldr	r3, [pc, #48]	@ (800629c <cleanup_stdio+0x34>)
 800626c:	4299      	cmp	r1, r3
 800626e:	b510      	push	{r4, lr}
 8006270:	4604      	mov	r4, r0
 8006272:	d001      	beq.n	8006278 <cleanup_stdio+0x10>
 8006274:	f001 fed8 	bl	8008028 <_fflush_r>
 8006278:	68a1      	ldr	r1, [r4, #8]
 800627a:	4b09      	ldr	r3, [pc, #36]	@ (80062a0 <cleanup_stdio+0x38>)
 800627c:	4299      	cmp	r1, r3
 800627e:	d002      	beq.n	8006286 <cleanup_stdio+0x1e>
 8006280:	4620      	mov	r0, r4
 8006282:	f001 fed1 	bl	8008028 <_fflush_r>
 8006286:	68e1      	ldr	r1, [r4, #12]
 8006288:	4b06      	ldr	r3, [pc, #24]	@ (80062a4 <cleanup_stdio+0x3c>)
 800628a:	4299      	cmp	r1, r3
 800628c:	d004      	beq.n	8006298 <cleanup_stdio+0x30>
 800628e:	4620      	mov	r0, r4
 8006290:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006294:	f001 bec8 	b.w	8008028 <_fflush_r>
 8006298:	bd10      	pop	{r4, pc}
 800629a:	bf00      	nop
 800629c:	200004e0 	.word	0x200004e0
 80062a0:	20000548 	.word	0x20000548
 80062a4:	200005b0 	.word	0x200005b0

080062a8 <global_stdio_init.part.0>:
 80062a8:	b510      	push	{r4, lr}
 80062aa:	4b0b      	ldr	r3, [pc, #44]	@ (80062d8 <global_stdio_init.part.0+0x30>)
 80062ac:	4c0b      	ldr	r4, [pc, #44]	@ (80062dc <global_stdio_init.part.0+0x34>)
 80062ae:	4a0c      	ldr	r2, [pc, #48]	@ (80062e0 <global_stdio_init.part.0+0x38>)
 80062b0:	601a      	str	r2, [r3, #0]
 80062b2:	4620      	mov	r0, r4
 80062b4:	2200      	movs	r2, #0
 80062b6:	2104      	movs	r1, #4
 80062b8:	f7ff ff94 	bl	80061e4 <std>
 80062bc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80062c0:	2201      	movs	r2, #1
 80062c2:	2109      	movs	r1, #9
 80062c4:	f7ff ff8e 	bl	80061e4 <std>
 80062c8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80062cc:	2202      	movs	r2, #2
 80062ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062d2:	2112      	movs	r1, #18
 80062d4:	f7ff bf86 	b.w	80061e4 <std>
 80062d8:	20000618 	.word	0x20000618
 80062dc:	200004e0 	.word	0x200004e0
 80062e0:	08006251 	.word	0x08006251

080062e4 <__sfp_lock_acquire>:
 80062e4:	4801      	ldr	r0, [pc, #4]	@ (80062ec <__sfp_lock_acquire+0x8>)
 80062e6:	f000 ba04 	b.w	80066f2 <__retarget_lock_acquire_recursive>
 80062ea:	bf00      	nop
 80062ec:	20000621 	.word	0x20000621

080062f0 <__sfp_lock_release>:
 80062f0:	4801      	ldr	r0, [pc, #4]	@ (80062f8 <__sfp_lock_release+0x8>)
 80062f2:	f000 b9ff 	b.w	80066f4 <__retarget_lock_release_recursive>
 80062f6:	bf00      	nop
 80062f8:	20000621 	.word	0x20000621

080062fc <__sinit>:
 80062fc:	b510      	push	{r4, lr}
 80062fe:	4604      	mov	r4, r0
 8006300:	f7ff fff0 	bl	80062e4 <__sfp_lock_acquire>
 8006304:	6a23      	ldr	r3, [r4, #32]
 8006306:	b11b      	cbz	r3, 8006310 <__sinit+0x14>
 8006308:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800630c:	f7ff bff0 	b.w	80062f0 <__sfp_lock_release>
 8006310:	4b04      	ldr	r3, [pc, #16]	@ (8006324 <__sinit+0x28>)
 8006312:	6223      	str	r3, [r4, #32]
 8006314:	4b04      	ldr	r3, [pc, #16]	@ (8006328 <__sinit+0x2c>)
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	2b00      	cmp	r3, #0
 800631a:	d1f5      	bne.n	8006308 <__sinit+0xc>
 800631c:	f7ff ffc4 	bl	80062a8 <global_stdio_init.part.0>
 8006320:	e7f2      	b.n	8006308 <__sinit+0xc>
 8006322:	bf00      	nop
 8006324:	08006269 	.word	0x08006269
 8006328:	20000618 	.word	0x20000618

0800632c <_fwalk_sglue>:
 800632c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006330:	4607      	mov	r7, r0
 8006332:	4688      	mov	r8, r1
 8006334:	4614      	mov	r4, r2
 8006336:	2600      	movs	r6, #0
 8006338:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800633c:	f1b9 0901 	subs.w	r9, r9, #1
 8006340:	d505      	bpl.n	800634e <_fwalk_sglue+0x22>
 8006342:	6824      	ldr	r4, [r4, #0]
 8006344:	2c00      	cmp	r4, #0
 8006346:	d1f7      	bne.n	8006338 <_fwalk_sglue+0xc>
 8006348:	4630      	mov	r0, r6
 800634a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800634e:	89ab      	ldrh	r3, [r5, #12]
 8006350:	2b01      	cmp	r3, #1
 8006352:	d907      	bls.n	8006364 <_fwalk_sglue+0x38>
 8006354:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006358:	3301      	adds	r3, #1
 800635a:	d003      	beq.n	8006364 <_fwalk_sglue+0x38>
 800635c:	4629      	mov	r1, r5
 800635e:	4638      	mov	r0, r7
 8006360:	47c0      	blx	r8
 8006362:	4306      	orrs	r6, r0
 8006364:	3568      	adds	r5, #104	@ 0x68
 8006366:	e7e9      	b.n	800633c <_fwalk_sglue+0x10>

08006368 <iprintf>:
 8006368:	b40f      	push	{r0, r1, r2, r3}
 800636a:	b507      	push	{r0, r1, r2, lr}
 800636c:	4906      	ldr	r1, [pc, #24]	@ (8006388 <iprintf+0x20>)
 800636e:	ab04      	add	r3, sp, #16
 8006370:	6808      	ldr	r0, [r1, #0]
 8006372:	f853 2b04 	ldr.w	r2, [r3], #4
 8006376:	6881      	ldr	r1, [r0, #8]
 8006378:	9301      	str	r3, [sp, #4]
 800637a:	f001 fcb9 	bl	8007cf0 <_vfiprintf_r>
 800637e:	b003      	add	sp, #12
 8006380:	f85d eb04 	ldr.w	lr, [sp], #4
 8006384:	b004      	add	sp, #16
 8006386:	4770      	bx	lr
 8006388:	2000004c 	.word	0x2000004c

0800638c <_puts_r>:
 800638c:	6a03      	ldr	r3, [r0, #32]
 800638e:	b570      	push	{r4, r5, r6, lr}
 8006390:	6884      	ldr	r4, [r0, #8]
 8006392:	4605      	mov	r5, r0
 8006394:	460e      	mov	r6, r1
 8006396:	b90b      	cbnz	r3, 800639c <_puts_r+0x10>
 8006398:	f7ff ffb0 	bl	80062fc <__sinit>
 800639c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800639e:	07db      	lsls	r3, r3, #31
 80063a0:	d405      	bmi.n	80063ae <_puts_r+0x22>
 80063a2:	89a3      	ldrh	r3, [r4, #12]
 80063a4:	0598      	lsls	r0, r3, #22
 80063a6:	d402      	bmi.n	80063ae <_puts_r+0x22>
 80063a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80063aa:	f000 f9a2 	bl	80066f2 <__retarget_lock_acquire_recursive>
 80063ae:	89a3      	ldrh	r3, [r4, #12]
 80063b0:	0719      	lsls	r1, r3, #28
 80063b2:	d502      	bpl.n	80063ba <_puts_r+0x2e>
 80063b4:	6923      	ldr	r3, [r4, #16]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d135      	bne.n	8006426 <_puts_r+0x9a>
 80063ba:	4621      	mov	r1, r4
 80063bc:	4628      	mov	r0, r5
 80063be:	f000 f8c5 	bl	800654c <__swsetup_r>
 80063c2:	b380      	cbz	r0, 8006426 <_puts_r+0x9a>
 80063c4:	f04f 35ff 	mov.w	r5, #4294967295
 80063c8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80063ca:	07da      	lsls	r2, r3, #31
 80063cc:	d405      	bmi.n	80063da <_puts_r+0x4e>
 80063ce:	89a3      	ldrh	r3, [r4, #12]
 80063d0:	059b      	lsls	r3, r3, #22
 80063d2:	d402      	bmi.n	80063da <_puts_r+0x4e>
 80063d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80063d6:	f000 f98d 	bl	80066f4 <__retarget_lock_release_recursive>
 80063da:	4628      	mov	r0, r5
 80063dc:	bd70      	pop	{r4, r5, r6, pc}
 80063de:	2b00      	cmp	r3, #0
 80063e0:	da04      	bge.n	80063ec <_puts_r+0x60>
 80063e2:	69a2      	ldr	r2, [r4, #24]
 80063e4:	429a      	cmp	r2, r3
 80063e6:	dc17      	bgt.n	8006418 <_puts_r+0x8c>
 80063e8:	290a      	cmp	r1, #10
 80063ea:	d015      	beq.n	8006418 <_puts_r+0x8c>
 80063ec:	6823      	ldr	r3, [r4, #0]
 80063ee:	1c5a      	adds	r2, r3, #1
 80063f0:	6022      	str	r2, [r4, #0]
 80063f2:	7019      	strb	r1, [r3, #0]
 80063f4:	68a3      	ldr	r3, [r4, #8]
 80063f6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80063fa:	3b01      	subs	r3, #1
 80063fc:	60a3      	str	r3, [r4, #8]
 80063fe:	2900      	cmp	r1, #0
 8006400:	d1ed      	bne.n	80063de <_puts_r+0x52>
 8006402:	2b00      	cmp	r3, #0
 8006404:	da11      	bge.n	800642a <_puts_r+0x9e>
 8006406:	4622      	mov	r2, r4
 8006408:	210a      	movs	r1, #10
 800640a:	4628      	mov	r0, r5
 800640c:	f000 f85f 	bl	80064ce <__swbuf_r>
 8006410:	3001      	adds	r0, #1
 8006412:	d0d7      	beq.n	80063c4 <_puts_r+0x38>
 8006414:	250a      	movs	r5, #10
 8006416:	e7d7      	b.n	80063c8 <_puts_r+0x3c>
 8006418:	4622      	mov	r2, r4
 800641a:	4628      	mov	r0, r5
 800641c:	f000 f857 	bl	80064ce <__swbuf_r>
 8006420:	3001      	adds	r0, #1
 8006422:	d1e7      	bne.n	80063f4 <_puts_r+0x68>
 8006424:	e7ce      	b.n	80063c4 <_puts_r+0x38>
 8006426:	3e01      	subs	r6, #1
 8006428:	e7e4      	b.n	80063f4 <_puts_r+0x68>
 800642a:	6823      	ldr	r3, [r4, #0]
 800642c:	1c5a      	adds	r2, r3, #1
 800642e:	6022      	str	r2, [r4, #0]
 8006430:	220a      	movs	r2, #10
 8006432:	701a      	strb	r2, [r3, #0]
 8006434:	e7ee      	b.n	8006414 <_puts_r+0x88>
	...

08006438 <puts>:
 8006438:	4b02      	ldr	r3, [pc, #8]	@ (8006444 <puts+0xc>)
 800643a:	4601      	mov	r1, r0
 800643c:	6818      	ldr	r0, [r3, #0]
 800643e:	f7ff bfa5 	b.w	800638c <_puts_r>
 8006442:	bf00      	nop
 8006444:	2000004c 	.word	0x2000004c

08006448 <__sread>:
 8006448:	b510      	push	{r4, lr}
 800644a:	460c      	mov	r4, r1
 800644c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006450:	f000 f900 	bl	8006654 <_read_r>
 8006454:	2800      	cmp	r0, #0
 8006456:	bfab      	itete	ge
 8006458:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800645a:	89a3      	ldrhlt	r3, [r4, #12]
 800645c:	181b      	addge	r3, r3, r0
 800645e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006462:	bfac      	ite	ge
 8006464:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006466:	81a3      	strhlt	r3, [r4, #12]
 8006468:	bd10      	pop	{r4, pc}

0800646a <__swrite>:
 800646a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800646e:	461f      	mov	r7, r3
 8006470:	898b      	ldrh	r3, [r1, #12]
 8006472:	05db      	lsls	r3, r3, #23
 8006474:	4605      	mov	r5, r0
 8006476:	460c      	mov	r4, r1
 8006478:	4616      	mov	r6, r2
 800647a:	d505      	bpl.n	8006488 <__swrite+0x1e>
 800647c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006480:	2302      	movs	r3, #2
 8006482:	2200      	movs	r2, #0
 8006484:	f000 f8d4 	bl	8006630 <_lseek_r>
 8006488:	89a3      	ldrh	r3, [r4, #12]
 800648a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800648e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006492:	81a3      	strh	r3, [r4, #12]
 8006494:	4632      	mov	r2, r6
 8006496:	463b      	mov	r3, r7
 8006498:	4628      	mov	r0, r5
 800649a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800649e:	f000 b8eb 	b.w	8006678 <_write_r>

080064a2 <__sseek>:
 80064a2:	b510      	push	{r4, lr}
 80064a4:	460c      	mov	r4, r1
 80064a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064aa:	f000 f8c1 	bl	8006630 <_lseek_r>
 80064ae:	1c43      	adds	r3, r0, #1
 80064b0:	89a3      	ldrh	r3, [r4, #12]
 80064b2:	bf15      	itete	ne
 80064b4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80064b6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80064ba:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80064be:	81a3      	strheq	r3, [r4, #12]
 80064c0:	bf18      	it	ne
 80064c2:	81a3      	strhne	r3, [r4, #12]
 80064c4:	bd10      	pop	{r4, pc}

080064c6 <__sclose>:
 80064c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064ca:	f000 b8a1 	b.w	8006610 <_close_r>

080064ce <__swbuf_r>:
 80064ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064d0:	460e      	mov	r6, r1
 80064d2:	4614      	mov	r4, r2
 80064d4:	4605      	mov	r5, r0
 80064d6:	b118      	cbz	r0, 80064e0 <__swbuf_r+0x12>
 80064d8:	6a03      	ldr	r3, [r0, #32]
 80064da:	b90b      	cbnz	r3, 80064e0 <__swbuf_r+0x12>
 80064dc:	f7ff ff0e 	bl	80062fc <__sinit>
 80064e0:	69a3      	ldr	r3, [r4, #24]
 80064e2:	60a3      	str	r3, [r4, #8]
 80064e4:	89a3      	ldrh	r3, [r4, #12]
 80064e6:	071a      	lsls	r2, r3, #28
 80064e8:	d501      	bpl.n	80064ee <__swbuf_r+0x20>
 80064ea:	6923      	ldr	r3, [r4, #16]
 80064ec:	b943      	cbnz	r3, 8006500 <__swbuf_r+0x32>
 80064ee:	4621      	mov	r1, r4
 80064f0:	4628      	mov	r0, r5
 80064f2:	f000 f82b 	bl	800654c <__swsetup_r>
 80064f6:	b118      	cbz	r0, 8006500 <__swbuf_r+0x32>
 80064f8:	f04f 37ff 	mov.w	r7, #4294967295
 80064fc:	4638      	mov	r0, r7
 80064fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006500:	6823      	ldr	r3, [r4, #0]
 8006502:	6922      	ldr	r2, [r4, #16]
 8006504:	1a98      	subs	r0, r3, r2
 8006506:	6963      	ldr	r3, [r4, #20]
 8006508:	b2f6      	uxtb	r6, r6
 800650a:	4283      	cmp	r3, r0
 800650c:	4637      	mov	r7, r6
 800650e:	dc05      	bgt.n	800651c <__swbuf_r+0x4e>
 8006510:	4621      	mov	r1, r4
 8006512:	4628      	mov	r0, r5
 8006514:	f001 fd88 	bl	8008028 <_fflush_r>
 8006518:	2800      	cmp	r0, #0
 800651a:	d1ed      	bne.n	80064f8 <__swbuf_r+0x2a>
 800651c:	68a3      	ldr	r3, [r4, #8]
 800651e:	3b01      	subs	r3, #1
 8006520:	60a3      	str	r3, [r4, #8]
 8006522:	6823      	ldr	r3, [r4, #0]
 8006524:	1c5a      	adds	r2, r3, #1
 8006526:	6022      	str	r2, [r4, #0]
 8006528:	701e      	strb	r6, [r3, #0]
 800652a:	6962      	ldr	r2, [r4, #20]
 800652c:	1c43      	adds	r3, r0, #1
 800652e:	429a      	cmp	r2, r3
 8006530:	d004      	beq.n	800653c <__swbuf_r+0x6e>
 8006532:	89a3      	ldrh	r3, [r4, #12]
 8006534:	07db      	lsls	r3, r3, #31
 8006536:	d5e1      	bpl.n	80064fc <__swbuf_r+0x2e>
 8006538:	2e0a      	cmp	r6, #10
 800653a:	d1df      	bne.n	80064fc <__swbuf_r+0x2e>
 800653c:	4621      	mov	r1, r4
 800653e:	4628      	mov	r0, r5
 8006540:	f001 fd72 	bl	8008028 <_fflush_r>
 8006544:	2800      	cmp	r0, #0
 8006546:	d0d9      	beq.n	80064fc <__swbuf_r+0x2e>
 8006548:	e7d6      	b.n	80064f8 <__swbuf_r+0x2a>
	...

0800654c <__swsetup_r>:
 800654c:	b538      	push	{r3, r4, r5, lr}
 800654e:	4b29      	ldr	r3, [pc, #164]	@ (80065f4 <__swsetup_r+0xa8>)
 8006550:	4605      	mov	r5, r0
 8006552:	6818      	ldr	r0, [r3, #0]
 8006554:	460c      	mov	r4, r1
 8006556:	b118      	cbz	r0, 8006560 <__swsetup_r+0x14>
 8006558:	6a03      	ldr	r3, [r0, #32]
 800655a:	b90b      	cbnz	r3, 8006560 <__swsetup_r+0x14>
 800655c:	f7ff fece 	bl	80062fc <__sinit>
 8006560:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006564:	0719      	lsls	r1, r3, #28
 8006566:	d422      	bmi.n	80065ae <__swsetup_r+0x62>
 8006568:	06da      	lsls	r2, r3, #27
 800656a:	d407      	bmi.n	800657c <__swsetup_r+0x30>
 800656c:	2209      	movs	r2, #9
 800656e:	602a      	str	r2, [r5, #0]
 8006570:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006574:	81a3      	strh	r3, [r4, #12]
 8006576:	f04f 30ff 	mov.w	r0, #4294967295
 800657a:	e033      	b.n	80065e4 <__swsetup_r+0x98>
 800657c:	0758      	lsls	r0, r3, #29
 800657e:	d512      	bpl.n	80065a6 <__swsetup_r+0x5a>
 8006580:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006582:	b141      	cbz	r1, 8006596 <__swsetup_r+0x4a>
 8006584:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006588:	4299      	cmp	r1, r3
 800658a:	d002      	beq.n	8006592 <__swsetup_r+0x46>
 800658c:	4628      	mov	r0, r5
 800658e:	f000 ff0b 	bl	80073a8 <_free_r>
 8006592:	2300      	movs	r3, #0
 8006594:	6363      	str	r3, [r4, #52]	@ 0x34
 8006596:	89a3      	ldrh	r3, [r4, #12]
 8006598:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800659c:	81a3      	strh	r3, [r4, #12]
 800659e:	2300      	movs	r3, #0
 80065a0:	6063      	str	r3, [r4, #4]
 80065a2:	6923      	ldr	r3, [r4, #16]
 80065a4:	6023      	str	r3, [r4, #0]
 80065a6:	89a3      	ldrh	r3, [r4, #12]
 80065a8:	f043 0308 	orr.w	r3, r3, #8
 80065ac:	81a3      	strh	r3, [r4, #12]
 80065ae:	6923      	ldr	r3, [r4, #16]
 80065b0:	b94b      	cbnz	r3, 80065c6 <__swsetup_r+0x7a>
 80065b2:	89a3      	ldrh	r3, [r4, #12]
 80065b4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80065b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80065bc:	d003      	beq.n	80065c6 <__swsetup_r+0x7a>
 80065be:	4621      	mov	r1, r4
 80065c0:	4628      	mov	r0, r5
 80065c2:	f001 fd7f 	bl	80080c4 <__smakebuf_r>
 80065c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80065ca:	f013 0201 	ands.w	r2, r3, #1
 80065ce:	d00a      	beq.n	80065e6 <__swsetup_r+0x9a>
 80065d0:	2200      	movs	r2, #0
 80065d2:	60a2      	str	r2, [r4, #8]
 80065d4:	6962      	ldr	r2, [r4, #20]
 80065d6:	4252      	negs	r2, r2
 80065d8:	61a2      	str	r2, [r4, #24]
 80065da:	6922      	ldr	r2, [r4, #16]
 80065dc:	b942      	cbnz	r2, 80065f0 <__swsetup_r+0xa4>
 80065de:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80065e2:	d1c5      	bne.n	8006570 <__swsetup_r+0x24>
 80065e4:	bd38      	pop	{r3, r4, r5, pc}
 80065e6:	0799      	lsls	r1, r3, #30
 80065e8:	bf58      	it	pl
 80065ea:	6962      	ldrpl	r2, [r4, #20]
 80065ec:	60a2      	str	r2, [r4, #8]
 80065ee:	e7f4      	b.n	80065da <__swsetup_r+0x8e>
 80065f0:	2000      	movs	r0, #0
 80065f2:	e7f7      	b.n	80065e4 <__swsetup_r+0x98>
 80065f4:	2000004c 	.word	0x2000004c

080065f8 <memset>:
 80065f8:	4402      	add	r2, r0
 80065fa:	4603      	mov	r3, r0
 80065fc:	4293      	cmp	r3, r2
 80065fe:	d100      	bne.n	8006602 <memset+0xa>
 8006600:	4770      	bx	lr
 8006602:	f803 1b01 	strb.w	r1, [r3], #1
 8006606:	e7f9      	b.n	80065fc <memset+0x4>

08006608 <_localeconv_r>:
 8006608:	4800      	ldr	r0, [pc, #0]	@ (800660c <_localeconv_r+0x4>)
 800660a:	4770      	bx	lr
 800660c:	2000018c 	.word	0x2000018c

08006610 <_close_r>:
 8006610:	b538      	push	{r3, r4, r5, lr}
 8006612:	4d06      	ldr	r5, [pc, #24]	@ (800662c <_close_r+0x1c>)
 8006614:	2300      	movs	r3, #0
 8006616:	4604      	mov	r4, r0
 8006618:	4608      	mov	r0, r1
 800661a:	602b      	str	r3, [r5, #0]
 800661c:	f7fb f9fa 	bl	8001a14 <_close>
 8006620:	1c43      	adds	r3, r0, #1
 8006622:	d102      	bne.n	800662a <_close_r+0x1a>
 8006624:	682b      	ldr	r3, [r5, #0]
 8006626:	b103      	cbz	r3, 800662a <_close_r+0x1a>
 8006628:	6023      	str	r3, [r4, #0]
 800662a:	bd38      	pop	{r3, r4, r5, pc}
 800662c:	2000061c 	.word	0x2000061c

08006630 <_lseek_r>:
 8006630:	b538      	push	{r3, r4, r5, lr}
 8006632:	4d07      	ldr	r5, [pc, #28]	@ (8006650 <_lseek_r+0x20>)
 8006634:	4604      	mov	r4, r0
 8006636:	4608      	mov	r0, r1
 8006638:	4611      	mov	r1, r2
 800663a:	2200      	movs	r2, #0
 800663c:	602a      	str	r2, [r5, #0]
 800663e:	461a      	mov	r2, r3
 8006640:	f7fb fa0f 	bl	8001a62 <_lseek>
 8006644:	1c43      	adds	r3, r0, #1
 8006646:	d102      	bne.n	800664e <_lseek_r+0x1e>
 8006648:	682b      	ldr	r3, [r5, #0]
 800664a:	b103      	cbz	r3, 800664e <_lseek_r+0x1e>
 800664c:	6023      	str	r3, [r4, #0]
 800664e:	bd38      	pop	{r3, r4, r5, pc}
 8006650:	2000061c 	.word	0x2000061c

08006654 <_read_r>:
 8006654:	b538      	push	{r3, r4, r5, lr}
 8006656:	4d07      	ldr	r5, [pc, #28]	@ (8006674 <_read_r+0x20>)
 8006658:	4604      	mov	r4, r0
 800665a:	4608      	mov	r0, r1
 800665c:	4611      	mov	r1, r2
 800665e:	2200      	movs	r2, #0
 8006660:	602a      	str	r2, [r5, #0]
 8006662:	461a      	mov	r2, r3
 8006664:	f7fb f99d 	bl	80019a2 <_read>
 8006668:	1c43      	adds	r3, r0, #1
 800666a:	d102      	bne.n	8006672 <_read_r+0x1e>
 800666c:	682b      	ldr	r3, [r5, #0]
 800666e:	b103      	cbz	r3, 8006672 <_read_r+0x1e>
 8006670:	6023      	str	r3, [r4, #0]
 8006672:	bd38      	pop	{r3, r4, r5, pc}
 8006674:	2000061c 	.word	0x2000061c

08006678 <_write_r>:
 8006678:	b538      	push	{r3, r4, r5, lr}
 800667a:	4d07      	ldr	r5, [pc, #28]	@ (8006698 <_write_r+0x20>)
 800667c:	4604      	mov	r4, r0
 800667e:	4608      	mov	r0, r1
 8006680:	4611      	mov	r1, r2
 8006682:	2200      	movs	r2, #0
 8006684:	602a      	str	r2, [r5, #0]
 8006686:	461a      	mov	r2, r3
 8006688:	f7fb f9a8 	bl	80019dc <_write>
 800668c:	1c43      	adds	r3, r0, #1
 800668e:	d102      	bne.n	8006696 <_write_r+0x1e>
 8006690:	682b      	ldr	r3, [r5, #0]
 8006692:	b103      	cbz	r3, 8006696 <_write_r+0x1e>
 8006694:	6023      	str	r3, [r4, #0]
 8006696:	bd38      	pop	{r3, r4, r5, pc}
 8006698:	2000061c 	.word	0x2000061c

0800669c <__errno>:
 800669c:	4b01      	ldr	r3, [pc, #4]	@ (80066a4 <__errno+0x8>)
 800669e:	6818      	ldr	r0, [r3, #0]
 80066a0:	4770      	bx	lr
 80066a2:	bf00      	nop
 80066a4:	2000004c 	.word	0x2000004c

080066a8 <__libc_init_array>:
 80066a8:	b570      	push	{r4, r5, r6, lr}
 80066aa:	4d0d      	ldr	r5, [pc, #52]	@ (80066e0 <__libc_init_array+0x38>)
 80066ac:	4c0d      	ldr	r4, [pc, #52]	@ (80066e4 <__libc_init_array+0x3c>)
 80066ae:	1b64      	subs	r4, r4, r5
 80066b0:	10a4      	asrs	r4, r4, #2
 80066b2:	2600      	movs	r6, #0
 80066b4:	42a6      	cmp	r6, r4
 80066b6:	d109      	bne.n	80066cc <__libc_init_array+0x24>
 80066b8:	4d0b      	ldr	r5, [pc, #44]	@ (80066e8 <__libc_init_array+0x40>)
 80066ba:	4c0c      	ldr	r4, [pc, #48]	@ (80066ec <__libc_init_array+0x44>)
 80066bc:	f001 fe2e 	bl	800831c <_init>
 80066c0:	1b64      	subs	r4, r4, r5
 80066c2:	10a4      	asrs	r4, r4, #2
 80066c4:	2600      	movs	r6, #0
 80066c6:	42a6      	cmp	r6, r4
 80066c8:	d105      	bne.n	80066d6 <__libc_init_array+0x2e>
 80066ca:	bd70      	pop	{r4, r5, r6, pc}
 80066cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80066d0:	4798      	blx	r3
 80066d2:	3601      	adds	r6, #1
 80066d4:	e7ee      	b.n	80066b4 <__libc_init_array+0xc>
 80066d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80066da:	4798      	blx	r3
 80066dc:	3601      	adds	r6, #1
 80066de:	e7f2      	b.n	80066c6 <__libc_init_array+0x1e>
 80066e0:	0800881c 	.word	0x0800881c
 80066e4:	0800881c 	.word	0x0800881c
 80066e8:	0800881c 	.word	0x0800881c
 80066ec:	08008820 	.word	0x08008820

080066f0 <__retarget_lock_init_recursive>:
 80066f0:	4770      	bx	lr

080066f2 <__retarget_lock_acquire_recursive>:
 80066f2:	4770      	bx	lr

080066f4 <__retarget_lock_release_recursive>:
 80066f4:	4770      	bx	lr

080066f6 <quorem>:
 80066f6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066fa:	6903      	ldr	r3, [r0, #16]
 80066fc:	690c      	ldr	r4, [r1, #16]
 80066fe:	42a3      	cmp	r3, r4
 8006700:	4607      	mov	r7, r0
 8006702:	db7e      	blt.n	8006802 <quorem+0x10c>
 8006704:	3c01      	subs	r4, #1
 8006706:	f101 0814 	add.w	r8, r1, #20
 800670a:	00a3      	lsls	r3, r4, #2
 800670c:	f100 0514 	add.w	r5, r0, #20
 8006710:	9300      	str	r3, [sp, #0]
 8006712:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006716:	9301      	str	r3, [sp, #4]
 8006718:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800671c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006720:	3301      	adds	r3, #1
 8006722:	429a      	cmp	r2, r3
 8006724:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006728:	fbb2 f6f3 	udiv	r6, r2, r3
 800672c:	d32e      	bcc.n	800678c <quorem+0x96>
 800672e:	f04f 0a00 	mov.w	sl, #0
 8006732:	46c4      	mov	ip, r8
 8006734:	46ae      	mov	lr, r5
 8006736:	46d3      	mov	fp, sl
 8006738:	f85c 3b04 	ldr.w	r3, [ip], #4
 800673c:	b298      	uxth	r0, r3
 800673e:	fb06 a000 	mla	r0, r6, r0, sl
 8006742:	0c02      	lsrs	r2, r0, #16
 8006744:	0c1b      	lsrs	r3, r3, #16
 8006746:	fb06 2303 	mla	r3, r6, r3, r2
 800674a:	f8de 2000 	ldr.w	r2, [lr]
 800674e:	b280      	uxth	r0, r0
 8006750:	b292      	uxth	r2, r2
 8006752:	1a12      	subs	r2, r2, r0
 8006754:	445a      	add	r2, fp
 8006756:	f8de 0000 	ldr.w	r0, [lr]
 800675a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800675e:	b29b      	uxth	r3, r3
 8006760:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006764:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006768:	b292      	uxth	r2, r2
 800676a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800676e:	45e1      	cmp	r9, ip
 8006770:	f84e 2b04 	str.w	r2, [lr], #4
 8006774:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006778:	d2de      	bcs.n	8006738 <quorem+0x42>
 800677a:	9b00      	ldr	r3, [sp, #0]
 800677c:	58eb      	ldr	r3, [r5, r3]
 800677e:	b92b      	cbnz	r3, 800678c <quorem+0x96>
 8006780:	9b01      	ldr	r3, [sp, #4]
 8006782:	3b04      	subs	r3, #4
 8006784:	429d      	cmp	r5, r3
 8006786:	461a      	mov	r2, r3
 8006788:	d32f      	bcc.n	80067ea <quorem+0xf4>
 800678a:	613c      	str	r4, [r7, #16]
 800678c:	4638      	mov	r0, r7
 800678e:	f001 f97d 	bl	8007a8c <__mcmp>
 8006792:	2800      	cmp	r0, #0
 8006794:	db25      	blt.n	80067e2 <quorem+0xec>
 8006796:	4629      	mov	r1, r5
 8006798:	2000      	movs	r0, #0
 800679a:	f858 2b04 	ldr.w	r2, [r8], #4
 800679e:	f8d1 c000 	ldr.w	ip, [r1]
 80067a2:	fa1f fe82 	uxth.w	lr, r2
 80067a6:	fa1f f38c 	uxth.w	r3, ip
 80067aa:	eba3 030e 	sub.w	r3, r3, lr
 80067ae:	4403      	add	r3, r0
 80067b0:	0c12      	lsrs	r2, r2, #16
 80067b2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80067b6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80067ba:	b29b      	uxth	r3, r3
 80067bc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80067c0:	45c1      	cmp	r9, r8
 80067c2:	f841 3b04 	str.w	r3, [r1], #4
 80067c6:	ea4f 4022 	mov.w	r0, r2, asr #16
 80067ca:	d2e6      	bcs.n	800679a <quorem+0xa4>
 80067cc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80067d0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80067d4:	b922      	cbnz	r2, 80067e0 <quorem+0xea>
 80067d6:	3b04      	subs	r3, #4
 80067d8:	429d      	cmp	r5, r3
 80067da:	461a      	mov	r2, r3
 80067dc:	d30b      	bcc.n	80067f6 <quorem+0x100>
 80067de:	613c      	str	r4, [r7, #16]
 80067e0:	3601      	adds	r6, #1
 80067e2:	4630      	mov	r0, r6
 80067e4:	b003      	add	sp, #12
 80067e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067ea:	6812      	ldr	r2, [r2, #0]
 80067ec:	3b04      	subs	r3, #4
 80067ee:	2a00      	cmp	r2, #0
 80067f0:	d1cb      	bne.n	800678a <quorem+0x94>
 80067f2:	3c01      	subs	r4, #1
 80067f4:	e7c6      	b.n	8006784 <quorem+0x8e>
 80067f6:	6812      	ldr	r2, [r2, #0]
 80067f8:	3b04      	subs	r3, #4
 80067fa:	2a00      	cmp	r2, #0
 80067fc:	d1ef      	bne.n	80067de <quorem+0xe8>
 80067fe:	3c01      	subs	r4, #1
 8006800:	e7ea      	b.n	80067d8 <quorem+0xe2>
 8006802:	2000      	movs	r0, #0
 8006804:	e7ee      	b.n	80067e4 <quorem+0xee>
	...

08006808 <_dtoa_r>:
 8006808:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800680c:	69c7      	ldr	r7, [r0, #28]
 800680e:	b097      	sub	sp, #92	@ 0x5c
 8006810:	ed8d 0b04 	vstr	d0, [sp, #16]
 8006814:	ec55 4b10 	vmov	r4, r5, d0
 8006818:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800681a:	9107      	str	r1, [sp, #28]
 800681c:	4681      	mov	r9, r0
 800681e:	920c      	str	r2, [sp, #48]	@ 0x30
 8006820:	9311      	str	r3, [sp, #68]	@ 0x44
 8006822:	b97f      	cbnz	r7, 8006844 <_dtoa_r+0x3c>
 8006824:	2010      	movs	r0, #16
 8006826:	f000 fe09 	bl	800743c <malloc>
 800682a:	4602      	mov	r2, r0
 800682c:	f8c9 001c 	str.w	r0, [r9, #28]
 8006830:	b920      	cbnz	r0, 800683c <_dtoa_r+0x34>
 8006832:	4ba9      	ldr	r3, [pc, #676]	@ (8006ad8 <_dtoa_r+0x2d0>)
 8006834:	21ef      	movs	r1, #239	@ 0xef
 8006836:	48a9      	ldr	r0, [pc, #676]	@ (8006adc <_dtoa_r+0x2d4>)
 8006838:	f001 fcc0 	bl	80081bc <__assert_func>
 800683c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006840:	6007      	str	r7, [r0, #0]
 8006842:	60c7      	str	r7, [r0, #12]
 8006844:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006848:	6819      	ldr	r1, [r3, #0]
 800684a:	b159      	cbz	r1, 8006864 <_dtoa_r+0x5c>
 800684c:	685a      	ldr	r2, [r3, #4]
 800684e:	604a      	str	r2, [r1, #4]
 8006850:	2301      	movs	r3, #1
 8006852:	4093      	lsls	r3, r2
 8006854:	608b      	str	r3, [r1, #8]
 8006856:	4648      	mov	r0, r9
 8006858:	f000 fee6 	bl	8007628 <_Bfree>
 800685c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006860:	2200      	movs	r2, #0
 8006862:	601a      	str	r2, [r3, #0]
 8006864:	1e2b      	subs	r3, r5, #0
 8006866:	bfb9      	ittee	lt
 8006868:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800686c:	9305      	strlt	r3, [sp, #20]
 800686e:	2300      	movge	r3, #0
 8006870:	6033      	strge	r3, [r6, #0]
 8006872:	9f05      	ldr	r7, [sp, #20]
 8006874:	4b9a      	ldr	r3, [pc, #616]	@ (8006ae0 <_dtoa_r+0x2d8>)
 8006876:	bfbc      	itt	lt
 8006878:	2201      	movlt	r2, #1
 800687a:	6032      	strlt	r2, [r6, #0]
 800687c:	43bb      	bics	r3, r7
 800687e:	d112      	bne.n	80068a6 <_dtoa_r+0x9e>
 8006880:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006882:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006886:	6013      	str	r3, [r2, #0]
 8006888:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800688c:	4323      	orrs	r3, r4
 800688e:	f000 855a 	beq.w	8007346 <_dtoa_r+0xb3e>
 8006892:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006894:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8006af4 <_dtoa_r+0x2ec>
 8006898:	2b00      	cmp	r3, #0
 800689a:	f000 855c 	beq.w	8007356 <_dtoa_r+0xb4e>
 800689e:	f10a 0303 	add.w	r3, sl, #3
 80068a2:	f000 bd56 	b.w	8007352 <_dtoa_r+0xb4a>
 80068a6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80068aa:	2200      	movs	r2, #0
 80068ac:	ec51 0b17 	vmov	r0, r1, d7
 80068b0:	2300      	movs	r3, #0
 80068b2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80068b6:	f7fa f907 	bl	8000ac8 <__aeabi_dcmpeq>
 80068ba:	4680      	mov	r8, r0
 80068bc:	b158      	cbz	r0, 80068d6 <_dtoa_r+0xce>
 80068be:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80068c0:	2301      	movs	r3, #1
 80068c2:	6013      	str	r3, [r2, #0]
 80068c4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80068c6:	b113      	cbz	r3, 80068ce <_dtoa_r+0xc6>
 80068c8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80068ca:	4b86      	ldr	r3, [pc, #536]	@ (8006ae4 <_dtoa_r+0x2dc>)
 80068cc:	6013      	str	r3, [r2, #0]
 80068ce:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006af8 <_dtoa_r+0x2f0>
 80068d2:	f000 bd40 	b.w	8007356 <_dtoa_r+0xb4e>
 80068d6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80068da:	aa14      	add	r2, sp, #80	@ 0x50
 80068dc:	a915      	add	r1, sp, #84	@ 0x54
 80068de:	4648      	mov	r0, r9
 80068e0:	f001 f984 	bl	8007bec <__d2b>
 80068e4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80068e8:	9002      	str	r0, [sp, #8]
 80068ea:	2e00      	cmp	r6, #0
 80068ec:	d078      	beq.n	80069e0 <_dtoa_r+0x1d8>
 80068ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80068f0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80068f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80068f8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80068fc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006900:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006904:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006908:	4619      	mov	r1, r3
 800690a:	2200      	movs	r2, #0
 800690c:	4b76      	ldr	r3, [pc, #472]	@ (8006ae8 <_dtoa_r+0x2e0>)
 800690e:	f7f9 fcbb 	bl	8000288 <__aeabi_dsub>
 8006912:	a36b      	add	r3, pc, #428	@ (adr r3, 8006ac0 <_dtoa_r+0x2b8>)
 8006914:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006918:	f7f9 fe6e 	bl	80005f8 <__aeabi_dmul>
 800691c:	a36a      	add	r3, pc, #424	@ (adr r3, 8006ac8 <_dtoa_r+0x2c0>)
 800691e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006922:	f7f9 fcb3 	bl	800028c <__adddf3>
 8006926:	4604      	mov	r4, r0
 8006928:	4630      	mov	r0, r6
 800692a:	460d      	mov	r5, r1
 800692c:	f7f9 fdfa 	bl	8000524 <__aeabi_i2d>
 8006930:	a367      	add	r3, pc, #412	@ (adr r3, 8006ad0 <_dtoa_r+0x2c8>)
 8006932:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006936:	f7f9 fe5f 	bl	80005f8 <__aeabi_dmul>
 800693a:	4602      	mov	r2, r0
 800693c:	460b      	mov	r3, r1
 800693e:	4620      	mov	r0, r4
 8006940:	4629      	mov	r1, r5
 8006942:	f7f9 fca3 	bl	800028c <__adddf3>
 8006946:	4604      	mov	r4, r0
 8006948:	460d      	mov	r5, r1
 800694a:	f7fa f905 	bl	8000b58 <__aeabi_d2iz>
 800694e:	2200      	movs	r2, #0
 8006950:	4607      	mov	r7, r0
 8006952:	2300      	movs	r3, #0
 8006954:	4620      	mov	r0, r4
 8006956:	4629      	mov	r1, r5
 8006958:	f7fa f8c0 	bl	8000adc <__aeabi_dcmplt>
 800695c:	b140      	cbz	r0, 8006970 <_dtoa_r+0x168>
 800695e:	4638      	mov	r0, r7
 8006960:	f7f9 fde0 	bl	8000524 <__aeabi_i2d>
 8006964:	4622      	mov	r2, r4
 8006966:	462b      	mov	r3, r5
 8006968:	f7fa f8ae 	bl	8000ac8 <__aeabi_dcmpeq>
 800696c:	b900      	cbnz	r0, 8006970 <_dtoa_r+0x168>
 800696e:	3f01      	subs	r7, #1
 8006970:	2f16      	cmp	r7, #22
 8006972:	d852      	bhi.n	8006a1a <_dtoa_r+0x212>
 8006974:	4b5d      	ldr	r3, [pc, #372]	@ (8006aec <_dtoa_r+0x2e4>)
 8006976:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800697a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800697e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006982:	f7fa f8ab 	bl	8000adc <__aeabi_dcmplt>
 8006986:	2800      	cmp	r0, #0
 8006988:	d049      	beq.n	8006a1e <_dtoa_r+0x216>
 800698a:	3f01      	subs	r7, #1
 800698c:	2300      	movs	r3, #0
 800698e:	9310      	str	r3, [sp, #64]	@ 0x40
 8006990:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006992:	1b9b      	subs	r3, r3, r6
 8006994:	1e5a      	subs	r2, r3, #1
 8006996:	bf45      	ittet	mi
 8006998:	f1c3 0301 	rsbmi	r3, r3, #1
 800699c:	9300      	strmi	r3, [sp, #0]
 800699e:	2300      	movpl	r3, #0
 80069a0:	2300      	movmi	r3, #0
 80069a2:	9206      	str	r2, [sp, #24]
 80069a4:	bf54      	ite	pl
 80069a6:	9300      	strpl	r3, [sp, #0]
 80069a8:	9306      	strmi	r3, [sp, #24]
 80069aa:	2f00      	cmp	r7, #0
 80069ac:	db39      	blt.n	8006a22 <_dtoa_r+0x21a>
 80069ae:	9b06      	ldr	r3, [sp, #24]
 80069b0:	970d      	str	r7, [sp, #52]	@ 0x34
 80069b2:	443b      	add	r3, r7
 80069b4:	9306      	str	r3, [sp, #24]
 80069b6:	2300      	movs	r3, #0
 80069b8:	9308      	str	r3, [sp, #32]
 80069ba:	9b07      	ldr	r3, [sp, #28]
 80069bc:	2b09      	cmp	r3, #9
 80069be:	d863      	bhi.n	8006a88 <_dtoa_r+0x280>
 80069c0:	2b05      	cmp	r3, #5
 80069c2:	bfc4      	itt	gt
 80069c4:	3b04      	subgt	r3, #4
 80069c6:	9307      	strgt	r3, [sp, #28]
 80069c8:	9b07      	ldr	r3, [sp, #28]
 80069ca:	f1a3 0302 	sub.w	r3, r3, #2
 80069ce:	bfcc      	ite	gt
 80069d0:	2400      	movgt	r4, #0
 80069d2:	2401      	movle	r4, #1
 80069d4:	2b03      	cmp	r3, #3
 80069d6:	d863      	bhi.n	8006aa0 <_dtoa_r+0x298>
 80069d8:	e8df f003 	tbb	[pc, r3]
 80069dc:	2b375452 	.word	0x2b375452
 80069e0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80069e4:	441e      	add	r6, r3
 80069e6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80069ea:	2b20      	cmp	r3, #32
 80069ec:	bfc1      	itttt	gt
 80069ee:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80069f2:	409f      	lslgt	r7, r3
 80069f4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80069f8:	fa24 f303 	lsrgt.w	r3, r4, r3
 80069fc:	bfd6      	itet	le
 80069fe:	f1c3 0320 	rsble	r3, r3, #32
 8006a02:	ea47 0003 	orrgt.w	r0, r7, r3
 8006a06:	fa04 f003 	lslle.w	r0, r4, r3
 8006a0a:	f7f9 fd7b 	bl	8000504 <__aeabi_ui2d>
 8006a0e:	2201      	movs	r2, #1
 8006a10:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006a14:	3e01      	subs	r6, #1
 8006a16:	9212      	str	r2, [sp, #72]	@ 0x48
 8006a18:	e776      	b.n	8006908 <_dtoa_r+0x100>
 8006a1a:	2301      	movs	r3, #1
 8006a1c:	e7b7      	b.n	800698e <_dtoa_r+0x186>
 8006a1e:	9010      	str	r0, [sp, #64]	@ 0x40
 8006a20:	e7b6      	b.n	8006990 <_dtoa_r+0x188>
 8006a22:	9b00      	ldr	r3, [sp, #0]
 8006a24:	1bdb      	subs	r3, r3, r7
 8006a26:	9300      	str	r3, [sp, #0]
 8006a28:	427b      	negs	r3, r7
 8006a2a:	9308      	str	r3, [sp, #32]
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	930d      	str	r3, [sp, #52]	@ 0x34
 8006a30:	e7c3      	b.n	80069ba <_dtoa_r+0x1b2>
 8006a32:	2301      	movs	r3, #1
 8006a34:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a36:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006a38:	eb07 0b03 	add.w	fp, r7, r3
 8006a3c:	f10b 0301 	add.w	r3, fp, #1
 8006a40:	2b01      	cmp	r3, #1
 8006a42:	9303      	str	r3, [sp, #12]
 8006a44:	bfb8      	it	lt
 8006a46:	2301      	movlt	r3, #1
 8006a48:	e006      	b.n	8006a58 <_dtoa_r+0x250>
 8006a4a:	2301      	movs	r3, #1
 8006a4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a4e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	dd28      	ble.n	8006aa6 <_dtoa_r+0x29e>
 8006a54:	469b      	mov	fp, r3
 8006a56:	9303      	str	r3, [sp, #12]
 8006a58:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006a5c:	2100      	movs	r1, #0
 8006a5e:	2204      	movs	r2, #4
 8006a60:	f102 0514 	add.w	r5, r2, #20
 8006a64:	429d      	cmp	r5, r3
 8006a66:	d926      	bls.n	8006ab6 <_dtoa_r+0x2ae>
 8006a68:	6041      	str	r1, [r0, #4]
 8006a6a:	4648      	mov	r0, r9
 8006a6c:	f000 fd9c 	bl	80075a8 <_Balloc>
 8006a70:	4682      	mov	sl, r0
 8006a72:	2800      	cmp	r0, #0
 8006a74:	d142      	bne.n	8006afc <_dtoa_r+0x2f4>
 8006a76:	4b1e      	ldr	r3, [pc, #120]	@ (8006af0 <_dtoa_r+0x2e8>)
 8006a78:	4602      	mov	r2, r0
 8006a7a:	f240 11af 	movw	r1, #431	@ 0x1af
 8006a7e:	e6da      	b.n	8006836 <_dtoa_r+0x2e>
 8006a80:	2300      	movs	r3, #0
 8006a82:	e7e3      	b.n	8006a4c <_dtoa_r+0x244>
 8006a84:	2300      	movs	r3, #0
 8006a86:	e7d5      	b.n	8006a34 <_dtoa_r+0x22c>
 8006a88:	2401      	movs	r4, #1
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	9307      	str	r3, [sp, #28]
 8006a8e:	9409      	str	r4, [sp, #36]	@ 0x24
 8006a90:	f04f 3bff 	mov.w	fp, #4294967295
 8006a94:	2200      	movs	r2, #0
 8006a96:	f8cd b00c 	str.w	fp, [sp, #12]
 8006a9a:	2312      	movs	r3, #18
 8006a9c:	920c      	str	r2, [sp, #48]	@ 0x30
 8006a9e:	e7db      	b.n	8006a58 <_dtoa_r+0x250>
 8006aa0:	2301      	movs	r3, #1
 8006aa2:	9309      	str	r3, [sp, #36]	@ 0x24
 8006aa4:	e7f4      	b.n	8006a90 <_dtoa_r+0x288>
 8006aa6:	f04f 0b01 	mov.w	fp, #1
 8006aaa:	f8cd b00c 	str.w	fp, [sp, #12]
 8006aae:	465b      	mov	r3, fp
 8006ab0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8006ab4:	e7d0      	b.n	8006a58 <_dtoa_r+0x250>
 8006ab6:	3101      	adds	r1, #1
 8006ab8:	0052      	lsls	r2, r2, #1
 8006aba:	e7d1      	b.n	8006a60 <_dtoa_r+0x258>
 8006abc:	f3af 8000 	nop.w
 8006ac0:	636f4361 	.word	0x636f4361
 8006ac4:	3fd287a7 	.word	0x3fd287a7
 8006ac8:	8b60c8b3 	.word	0x8b60c8b3
 8006acc:	3fc68a28 	.word	0x3fc68a28
 8006ad0:	509f79fb 	.word	0x509f79fb
 8006ad4:	3fd34413 	.word	0x3fd34413
 8006ad8:	080084e1 	.word	0x080084e1
 8006adc:	080084f8 	.word	0x080084f8
 8006ae0:	7ff00000 	.word	0x7ff00000
 8006ae4:	080084b1 	.word	0x080084b1
 8006ae8:	3ff80000 	.word	0x3ff80000
 8006aec:	08008648 	.word	0x08008648
 8006af0:	08008550 	.word	0x08008550
 8006af4:	080084dd 	.word	0x080084dd
 8006af8:	080084b0 	.word	0x080084b0
 8006afc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006b00:	6018      	str	r0, [r3, #0]
 8006b02:	9b03      	ldr	r3, [sp, #12]
 8006b04:	2b0e      	cmp	r3, #14
 8006b06:	f200 80a1 	bhi.w	8006c4c <_dtoa_r+0x444>
 8006b0a:	2c00      	cmp	r4, #0
 8006b0c:	f000 809e 	beq.w	8006c4c <_dtoa_r+0x444>
 8006b10:	2f00      	cmp	r7, #0
 8006b12:	dd33      	ble.n	8006b7c <_dtoa_r+0x374>
 8006b14:	4b9c      	ldr	r3, [pc, #624]	@ (8006d88 <_dtoa_r+0x580>)
 8006b16:	f007 020f 	and.w	r2, r7, #15
 8006b1a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006b1e:	ed93 7b00 	vldr	d7, [r3]
 8006b22:	05f8      	lsls	r0, r7, #23
 8006b24:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006b28:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006b2c:	d516      	bpl.n	8006b5c <_dtoa_r+0x354>
 8006b2e:	4b97      	ldr	r3, [pc, #604]	@ (8006d8c <_dtoa_r+0x584>)
 8006b30:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006b34:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006b38:	f7f9 fe88 	bl	800084c <__aeabi_ddiv>
 8006b3c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006b40:	f004 040f 	and.w	r4, r4, #15
 8006b44:	2603      	movs	r6, #3
 8006b46:	4d91      	ldr	r5, [pc, #580]	@ (8006d8c <_dtoa_r+0x584>)
 8006b48:	b954      	cbnz	r4, 8006b60 <_dtoa_r+0x358>
 8006b4a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006b4e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b52:	f7f9 fe7b 	bl	800084c <__aeabi_ddiv>
 8006b56:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006b5a:	e028      	b.n	8006bae <_dtoa_r+0x3a6>
 8006b5c:	2602      	movs	r6, #2
 8006b5e:	e7f2      	b.n	8006b46 <_dtoa_r+0x33e>
 8006b60:	07e1      	lsls	r1, r4, #31
 8006b62:	d508      	bpl.n	8006b76 <_dtoa_r+0x36e>
 8006b64:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006b68:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006b6c:	f7f9 fd44 	bl	80005f8 <__aeabi_dmul>
 8006b70:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006b74:	3601      	adds	r6, #1
 8006b76:	1064      	asrs	r4, r4, #1
 8006b78:	3508      	adds	r5, #8
 8006b7a:	e7e5      	b.n	8006b48 <_dtoa_r+0x340>
 8006b7c:	f000 80af 	beq.w	8006cde <_dtoa_r+0x4d6>
 8006b80:	427c      	negs	r4, r7
 8006b82:	4b81      	ldr	r3, [pc, #516]	@ (8006d88 <_dtoa_r+0x580>)
 8006b84:	4d81      	ldr	r5, [pc, #516]	@ (8006d8c <_dtoa_r+0x584>)
 8006b86:	f004 020f 	and.w	r2, r4, #15
 8006b8a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006b8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b92:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006b96:	f7f9 fd2f 	bl	80005f8 <__aeabi_dmul>
 8006b9a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006b9e:	1124      	asrs	r4, r4, #4
 8006ba0:	2300      	movs	r3, #0
 8006ba2:	2602      	movs	r6, #2
 8006ba4:	2c00      	cmp	r4, #0
 8006ba6:	f040 808f 	bne.w	8006cc8 <_dtoa_r+0x4c0>
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d1d3      	bne.n	8006b56 <_dtoa_r+0x34e>
 8006bae:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006bb0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	f000 8094 	beq.w	8006ce2 <_dtoa_r+0x4da>
 8006bba:	4b75      	ldr	r3, [pc, #468]	@ (8006d90 <_dtoa_r+0x588>)
 8006bbc:	2200      	movs	r2, #0
 8006bbe:	4620      	mov	r0, r4
 8006bc0:	4629      	mov	r1, r5
 8006bc2:	f7f9 ff8b 	bl	8000adc <__aeabi_dcmplt>
 8006bc6:	2800      	cmp	r0, #0
 8006bc8:	f000 808b 	beq.w	8006ce2 <_dtoa_r+0x4da>
 8006bcc:	9b03      	ldr	r3, [sp, #12]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	f000 8087 	beq.w	8006ce2 <_dtoa_r+0x4da>
 8006bd4:	f1bb 0f00 	cmp.w	fp, #0
 8006bd8:	dd34      	ble.n	8006c44 <_dtoa_r+0x43c>
 8006bda:	4620      	mov	r0, r4
 8006bdc:	4b6d      	ldr	r3, [pc, #436]	@ (8006d94 <_dtoa_r+0x58c>)
 8006bde:	2200      	movs	r2, #0
 8006be0:	4629      	mov	r1, r5
 8006be2:	f7f9 fd09 	bl	80005f8 <__aeabi_dmul>
 8006be6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006bea:	f107 38ff 	add.w	r8, r7, #4294967295
 8006bee:	3601      	adds	r6, #1
 8006bf0:	465c      	mov	r4, fp
 8006bf2:	4630      	mov	r0, r6
 8006bf4:	f7f9 fc96 	bl	8000524 <__aeabi_i2d>
 8006bf8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006bfc:	f7f9 fcfc 	bl	80005f8 <__aeabi_dmul>
 8006c00:	4b65      	ldr	r3, [pc, #404]	@ (8006d98 <_dtoa_r+0x590>)
 8006c02:	2200      	movs	r2, #0
 8006c04:	f7f9 fb42 	bl	800028c <__adddf3>
 8006c08:	4605      	mov	r5, r0
 8006c0a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006c0e:	2c00      	cmp	r4, #0
 8006c10:	d16a      	bne.n	8006ce8 <_dtoa_r+0x4e0>
 8006c12:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c16:	4b61      	ldr	r3, [pc, #388]	@ (8006d9c <_dtoa_r+0x594>)
 8006c18:	2200      	movs	r2, #0
 8006c1a:	f7f9 fb35 	bl	8000288 <__aeabi_dsub>
 8006c1e:	4602      	mov	r2, r0
 8006c20:	460b      	mov	r3, r1
 8006c22:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006c26:	462a      	mov	r2, r5
 8006c28:	4633      	mov	r3, r6
 8006c2a:	f7f9 ff75 	bl	8000b18 <__aeabi_dcmpgt>
 8006c2e:	2800      	cmp	r0, #0
 8006c30:	f040 8298 	bne.w	8007164 <_dtoa_r+0x95c>
 8006c34:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c38:	462a      	mov	r2, r5
 8006c3a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006c3e:	f7f9 ff4d 	bl	8000adc <__aeabi_dcmplt>
 8006c42:	bb38      	cbnz	r0, 8006c94 <_dtoa_r+0x48c>
 8006c44:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8006c48:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006c4c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	f2c0 8157 	blt.w	8006f02 <_dtoa_r+0x6fa>
 8006c54:	2f0e      	cmp	r7, #14
 8006c56:	f300 8154 	bgt.w	8006f02 <_dtoa_r+0x6fa>
 8006c5a:	4b4b      	ldr	r3, [pc, #300]	@ (8006d88 <_dtoa_r+0x580>)
 8006c5c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006c60:	ed93 7b00 	vldr	d7, [r3]
 8006c64:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	ed8d 7b00 	vstr	d7, [sp]
 8006c6c:	f280 80e5 	bge.w	8006e3a <_dtoa_r+0x632>
 8006c70:	9b03      	ldr	r3, [sp, #12]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	f300 80e1 	bgt.w	8006e3a <_dtoa_r+0x632>
 8006c78:	d10c      	bne.n	8006c94 <_dtoa_r+0x48c>
 8006c7a:	4b48      	ldr	r3, [pc, #288]	@ (8006d9c <_dtoa_r+0x594>)
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	ec51 0b17 	vmov	r0, r1, d7
 8006c82:	f7f9 fcb9 	bl	80005f8 <__aeabi_dmul>
 8006c86:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006c8a:	f7f9 ff3b 	bl	8000b04 <__aeabi_dcmpge>
 8006c8e:	2800      	cmp	r0, #0
 8006c90:	f000 8266 	beq.w	8007160 <_dtoa_r+0x958>
 8006c94:	2400      	movs	r4, #0
 8006c96:	4625      	mov	r5, r4
 8006c98:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006c9a:	4656      	mov	r6, sl
 8006c9c:	ea6f 0803 	mvn.w	r8, r3
 8006ca0:	2700      	movs	r7, #0
 8006ca2:	4621      	mov	r1, r4
 8006ca4:	4648      	mov	r0, r9
 8006ca6:	f000 fcbf 	bl	8007628 <_Bfree>
 8006caa:	2d00      	cmp	r5, #0
 8006cac:	f000 80bd 	beq.w	8006e2a <_dtoa_r+0x622>
 8006cb0:	b12f      	cbz	r7, 8006cbe <_dtoa_r+0x4b6>
 8006cb2:	42af      	cmp	r7, r5
 8006cb4:	d003      	beq.n	8006cbe <_dtoa_r+0x4b6>
 8006cb6:	4639      	mov	r1, r7
 8006cb8:	4648      	mov	r0, r9
 8006cba:	f000 fcb5 	bl	8007628 <_Bfree>
 8006cbe:	4629      	mov	r1, r5
 8006cc0:	4648      	mov	r0, r9
 8006cc2:	f000 fcb1 	bl	8007628 <_Bfree>
 8006cc6:	e0b0      	b.n	8006e2a <_dtoa_r+0x622>
 8006cc8:	07e2      	lsls	r2, r4, #31
 8006cca:	d505      	bpl.n	8006cd8 <_dtoa_r+0x4d0>
 8006ccc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006cd0:	f7f9 fc92 	bl	80005f8 <__aeabi_dmul>
 8006cd4:	3601      	adds	r6, #1
 8006cd6:	2301      	movs	r3, #1
 8006cd8:	1064      	asrs	r4, r4, #1
 8006cda:	3508      	adds	r5, #8
 8006cdc:	e762      	b.n	8006ba4 <_dtoa_r+0x39c>
 8006cde:	2602      	movs	r6, #2
 8006ce0:	e765      	b.n	8006bae <_dtoa_r+0x3a6>
 8006ce2:	9c03      	ldr	r4, [sp, #12]
 8006ce4:	46b8      	mov	r8, r7
 8006ce6:	e784      	b.n	8006bf2 <_dtoa_r+0x3ea>
 8006ce8:	4b27      	ldr	r3, [pc, #156]	@ (8006d88 <_dtoa_r+0x580>)
 8006cea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006cec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006cf0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006cf4:	4454      	add	r4, sl
 8006cf6:	2900      	cmp	r1, #0
 8006cf8:	d054      	beq.n	8006da4 <_dtoa_r+0x59c>
 8006cfa:	4929      	ldr	r1, [pc, #164]	@ (8006da0 <_dtoa_r+0x598>)
 8006cfc:	2000      	movs	r0, #0
 8006cfe:	f7f9 fda5 	bl	800084c <__aeabi_ddiv>
 8006d02:	4633      	mov	r3, r6
 8006d04:	462a      	mov	r2, r5
 8006d06:	f7f9 fabf 	bl	8000288 <__aeabi_dsub>
 8006d0a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006d0e:	4656      	mov	r6, sl
 8006d10:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d14:	f7f9 ff20 	bl	8000b58 <__aeabi_d2iz>
 8006d18:	4605      	mov	r5, r0
 8006d1a:	f7f9 fc03 	bl	8000524 <__aeabi_i2d>
 8006d1e:	4602      	mov	r2, r0
 8006d20:	460b      	mov	r3, r1
 8006d22:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d26:	f7f9 faaf 	bl	8000288 <__aeabi_dsub>
 8006d2a:	3530      	adds	r5, #48	@ 0x30
 8006d2c:	4602      	mov	r2, r0
 8006d2e:	460b      	mov	r3, r1
 8006d30:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006d34:	f806 5b01 	strb.w	r5, [r6], #1
 8006d38:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006d3c:	f7f9 fece 	bl	8000adc <__aeabi_dcmplt>
 8006d40:	2800      	cmp	r0, #0
 8006d42:	d172      	bne.n	8006e2a <_dtoa_r+0x622>
 8006d44:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006d48:	4911      	ldr	r1, [pc, #68]	@ (8006d90 <_dtoa_r+0x588>)
 8006d4a:	2000      	movs	r0, #0
 8006d4c:	f7f9 fa9c 	bl	8000288 <__aeabi_dsub>
 8006d50:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006d54:	f7f9 fec2 	bl	8000adc <__aeabi_dcmplt>
 8006d58:	2800      	cmp	r0, #0
 8006d5a:	f040 80b4 	bne.w	8006ec6 <_dtoa_r+0x6be>
 8006d5e:	42a6      	cmp	r6, r4
 8006d60:	f43f af70 	beq.w	8006c44 <_dtoa_r+0x43c>
 8006d64:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006d68:	4b0a      	ldr	r3, [pc, #40]	@ (8006d94 <_dtoa_r+0x58c>)
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	f7f9 fc44 	bl	80005f8 <__aeabi_dmul>
 8006d70:	4b08      	ldr	r3, [pc, #32]	@ (8006d94 <_dtoa_r+0x58c>)
 8006d72:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006d76:	2200      	movs	r2, #0
 8006d78:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d7c:	f7f9 fc3c 	bl	80005f8 <__aeabi_dmul>
 8006d80:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006d84:	e7c4      	b.n	8006d10 <_dtoa_r+0x508>
 8006d86:	bf00      	nop
 8006d88:	08008648 	.word	0x08008648
 8006d8c:	08008620 	.word	0x08008620
 8006d90:	3ff00000 	.word	0x3ff00000
 8006d94:	40240000 	.word	0x40240000
 8006d98:	401c0000 	.word	0x401c0000
 8006d9c:	40140000 	.word	0x40140000
 8006da0:	3fe00000 	.word	0x3fe00000
 8006da4:	4631      	mov	r1, r6
 8006da6:	4628      	mov	r0, r5
 8006da8:	f7f9 fc26 	bl	80005f8 <__aeabi_dmul>
 8006dac:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006db0:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006db2:	4656      	mov	r6, sl
 8006db4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006db8:	f7f9 fece 	bl	8000b58 <__aeabi_d2iz>
 8006dbc:	4605      	mov	r5, r0
 8006dbe:	f7f9 fbb1 	bl	8000524 <__aeabi_i2d>
 8006dc2:	4602      	mov	r2, r0
 8006dc4:	460b      	mov	r3, r1
 8006dc6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006dca:	f7f9 fa5d 	bl	8000288 <__aeabi_dsub>
 8006dce:	3530      	adds	r5, #48	@ 0x30
 8006dd0:	f806 5b01 	strb.w	r5, [r6], #1
 8006dd4:	4602      	mov	r2, r0
 8006dd6:	460b      	mov	r3, r1
 8006dd8:	42a6      	cmp	r6, r4
 8006dda:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006dde:	f04f 0200 	mov.w	r2, #0
 8006de2:	d124      	bne.n	8006e2e <_dtoa_r+0x626>
 8006de4:	4baf      	ldr	r3, [pc, #700]	@ (80070a4 <_dtoa_r+0x89c>)
 8006de6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006dea:	f7f9 fa4f 	bl	800028c <__adddf3>
 8006dee:	4602      	mov	r2, r0
 8006df0:	460b      	mov	r3, r1
 8006df2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006df6:	f7f9 fe8f 	bl	8000b18 <__aeabi_dcmpgt>
 8006dfa:	2800      	cmp	r0, #0
 8006dfc:	d163      	bne.n	8006ec6 <_dtoa_r+0x6be>
 8006dfe:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006e02:	49a8      	ldr	r1, [pc, #672]	@ (80070a4 <_dtoa_r+0x89c>)
 8006e04:	2000      	movs	r0, #0
 8006e06:	f7f9 fa3f 	bl	8000288 <__aeabi_dsub>
 8006e0a:	4602      	mov	r2, r0
 8006e0c:	460b      	mov	r3, r1
 8006e0e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006e12:	f7f9 fe63 	bl	8000adc <__aeabi_dcmplt>
 8006e16:	2800      	cmp	r0, #0
 8006e18:	f43f af14 	beq.w	8006c44 <_dtoa_r+0x43c>
 8006e1c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006e1e:	1e73      	subs	r3, r6, #1
 8006e20:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006e22:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006e26:	2b30      	cmp	r3, #48	@ 0x30
 8006e28:	d0f8      	beq.n	8006e1c <_dtoa_r+0x614>
 8006e2a:	4647      	mov	r7, r8
 8006e2c:	e03b      	b.n	8006ea6 <_dtoa_r+0x69e>
 8006e2e:	4b9e      	ldr	r3, [pc, #632]	@ (80070a8 <_dtoa_r+0x8a0>)
 8006e30:	f7f9 fbe2 	bl	80005f8 <__aeabi_dmul>
 8006e34:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006e38:	e7bc      	b.n	8006db4 <_dtoa_r+0x5ac>
 8006e3a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006e3e:	4656      	mov	r6, sl
 8006e40:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006e44:	4620      	mov	r0, r4
 8006e46:	4629      	mov	r1, r5
 8006e48:	f7f9 fd00 	bl	800084c <__aeabi_ddiv>
 8006e4c:	f7f9 fe84 	bl	8000b58 <__aeabi_d2iz>
 8006e50:	4680      	mov	r8, r0
 8006e52:	f7f9 fb67 	bl	8000524 <__aeabi_i2d>
 8006e56:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006e5a:	f7f9 fbcd 	bl	80005f8 <__aeabi_dmul>
 8006e5e:	4602      	mov	r2, r0
 8006e60:	460b      	mov	r3, r1
 8006e62:	4620      	mov	r0, r4
 8006e64:	4629      	mov	r1, r5
 8006e66:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006e6a:	f7f9 fa0d 	bl	8000288 <__aeabi_dsub>
 8006e6e:	f806 4b01 	strb.w	r4, [r6], #1
 8006e72:	9d03      	ldr	r5, [sp, #12]
 8006e74:	eba6 040a 	sub.w	r4, r6, sl
 8006e78:	42a5      	cmp	r5, r4
 8006e7a:	4602      	mov	r2, r0
 8006e7c:	460b      	mov	r3, r1
 8006e7e:	d133      	bne.n	8006ee8 <_dtoa_r+0x6e0>
 8006e80:	f7f9 fa04 	bl	800028c <__adddf3>
 8006e84:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006e88:	4604      	mov	r4, r0
 8006e8a:	460d      	mov	r5, r1
 8006e8c:	f7f9 fe44 	bl	8000b18 <__aeabi_dcmpgt>
 8006e90:	b9c0      	cbnz	r0, 8006ec4 <_dtoa_r+0x6bc>
 8006e92:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006e96:	4620      	mov	r0, r4
 8006e98:	4629      	mov	r1, r5
 8006e9a:	f7f9 fe15 	bl	8000ac8 <__aeabi_dcmpeq>
 8006e9e:	b110      	cbz	r0, 8006ea6 <_dtoa_r+0x69e>
 8006ea0:	f018 0f01 	tst.w	r8, #1
 8006ea4:	d10e      	bne.n	8006ec4 <_dtoa_r+0x6bc>
 8006ea6:	9902      	ldr	r1, [sp, #8]
 8006ea8:	4648      	mov	r0, r9
 8006eaa:	f000 fbbd 	bl	8007628 <_Bfree>
 8006eae:	2300      	movs	r3, #0
 8006eb0:	7033      	strb	r3, [r6, #0]
 8006eb2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006eb4:	3701      	adds	r7, #1
 8006eb6:	601f      	str	r7, [r3, #0]
 8006eb8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	f000 824b 	beq.w	8007356 <_dtoa_r+0xb4e>
 8006ec0:	601e      	str	r6, [r3, #0]
 8006ec2:	e248      	b.n	8007356 <_dtoa_r+0xb4e>
 8006ec4:	46b8      	mov	r8, r7
 8006ec6:	4633      	mov	r3, r6
 8006ec8:	461e      	mov	r6, r3
 8006eca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006ece:	2a39      	cmp	r2, #57	@ 0x39
 8006ed0:	d106      	bne.n	8006ee0 <_dtoa_r+0x6d8>
 8006ed2:	459a      	cmp	sl, r3
 8006ed4:	d1f8      	bne.n	8006ec8 <_dtoa_r+0x6c0>
 8006ed6:	2230      	movs	r2, #48	@ 0x30
 8006ed8:	f108 0801 	add.w	r8, r8, #1
 8006edc:	f88a 2000 	strb.w	r2, [sl]
 8006ee0:	781a      	ldrb	r2, [r3, #0]
 8006ee2:	3201      	adds	r2, #1
 8006ee4:	701a      	strb	r2, [r3, #0]
 8006ee6:	e7a0      	b.n	8006e2a <_dtoa_r+0x622>
 8006ee8:	4b6f      	ldr	r3, [pc, #444]	@ (80070a8 <_dtoa_r+0x8a0>)
 8006eea:	2200      	movs	r2, #0
 8006eec:	f7f9 fb84 	bl	80005f8 <__aeabi_dmul>
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	2300      	movs	r3, #0
 8006ef4:	4604      	mov	r4, r0
 8006ef6:	460d      	mov	r5, r1
 8006ef8:	f7f9 fde6 	bl	8000ac8 <__aeabi_dcmpeq>
 8006efc:	2800      	cmp	r0, #0
 8006efe:	d09f      	beq.n	8006e40 <_dtoa_r+0x638>
 8006f00:	e7d1      	b.n	8006ea6 <_dtoa_r+0x69e>
 8006f02:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006f04:	2a00      	cmp	r2, #0
 8006f06:	f000 80ea 	beq.w	80070de <_dtoa_r+0x8d6>
 8006f0a:	9a07      	ldr	r2, [sp, #28]
 8006f0c:	2a01      	cmp	r2, #1
 8006f0e:	f300 80cd 	bgt.w	80070ac <_dtoa_r+0x8a4>
 8006f12:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006f14:	2a00      	cmp	r2, #0
 8006f16:	f000 80c1 	beq.w	800709c <_dtoa_r+0x894>
 8006f1a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006f1e:	9c08      	ldr	r4, [sp, #32]
 8006f20:	9e00      	ldr	r6, [sp, #0]
 8006f22:	9a00      	ldr	r2, [sp, #0]
 8006f24:	441a      	add	r2, r3
 8006f26:	9200      	str	r2, [sp, #0]
 8006f28:	9a06      	ldr	r2, [sp, #24]
 8006f2a:	2101      	movs	r1, #1
 8006f2c:	441a      	add	r2, r3
 8006f2e:	4648      	mov	r0, r9
 8006f30:	9206      	str	r2, [sp, #24]
 8006f32:	f000 fc2d 	bl	8007790 <__i2b>
 8006f36:	4605      	mov	r5, r0
 8006f38:	b166      	cbz	r6, 8006f54 <_dtoa_r+0x74c>
 8006f3a:	9b06      	ldr	r3, [sp, #24]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	dd09      	ble.n	8006f54 <_dtoa_r+0x74c>
 8006f40:	42b3      	cmp	r3, r6
 8006f42:	9a00      	ldr	r2, [sp, #0]
 8006f44:	bfa8      	it	ge
 8006f46:	4633      	movge	r3, r6
 8006f48:	1ad2      	subs	r2, r2, r3
 8006f4a:	9200      	str	r2, [sp, #0]
 8006f4c:	9a06      	ldr	r2, [sp, #24]
 8006f4e:	1af6      	subs	r6, r6, r3
 8006f50:	1ad3      	subs	r3, r2, r3
 8006f52:	9306      	str	r3, [sp, #24]
 8006f54:	9b08      	ldr	r3, [sp, #32]
 8006f56:	b30b      	cbz	r3, 8006f9c <_dtoa_r+0x794>
 8006f58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	f000 80c6 	beq.w	80070ec <_dtoa_r+0x8e4>
 8006f60:	2c00      	cmp	r4, #0
 8006f62:	f000 80c0 	beq.w	80070e6 <_dtoa_r+0x8de>
 8006f66:	4629      	mov	r1, r5
 8006f68:	4622      	mov	r2, r4
 8006f6a:	4648      	mov	r0, r9
 8006f6c:	f000 fcc8 	bl	8007900 <__pow5mult>
 8006f70:	9a02      	ldr	r2, [sp, #8]
 8006f72:	4601      	mov	r1, r0
 8006f74:	4605      	mov	r5, r0
 8006f76:	4648      	mov	r0, r9
 8006f78:	f000 fc20 	bl	80077bc <__multiply>
 8006f7c:	9902      	ldr	r1, [sp, #8]
 8006f7e:	4680      	mov	r8, r0
 8006f80:	4648      	mov	r0, r9
 8006f82:	f000 fb51 	bl	8007628 <_Bfree>
 8006f86:	9b08      	ldr	r3, [sp, #32]
 8006f88:	1b1b      	subs	r3, r3, r4
 8006f8a:	9308      	str	r3, [sp, #32]
 8006f8c:	f000 80b1 	beq.w	80070f2 <_dtoa_r+0x8ea>
 8006f90:	9a08      	ldr	r2, [sp, #32]
 8006f92:	4641      	mov	r1, r8
 8006f94:	4648      	mov	r0, r9
 8006f96:	f000 fcb3 	bl	8007900 <__pow5mult>
 8006f9a:	9002      	str	r0, [sp, #8]
 8006f9c:	2101      	movs	r1, #1
 8006f9e:	4648      	mov	r0, r9
 8006fa0:	f000 fbf6 	bl	8007790 <__i2b>
 8006fa4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006fa6:	4604      	mov	r4, r0
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	f000 81d8 	beq.w	800735e <_dtoa_r+0xb56>
 8006fae:	461a      	mov	r2, r3
 8006fb0:	4601      	mov	r1, r0
 8006fb2:	4648      	mov	r0, r9
 8006fb4:	f000 fca4 	bl	8007900 <__pow5mult>
 8006fb8:	9b07      	ldr	r3, [sp, #28]
 8006fba:	2b01      	cmp	r3, #1
 8006fbc:	4604      	mov	r4, r0
 8006fbe:	f300 809f 	bgt.w	8007100 <_dtoa_r+0x8f8>
 8006fc2:	9b04      	ldr	r3, [sp, #16]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	f040 8097 	bne.w	80070f8 <_dtoa_r+0x8f0>
 8006fca:	9b05      	ldr	r3, [sp, #20]
 8006fcc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	f040 8093 	bne.w	80070fc <_dtoa_r+0x8f4>
 8006fd6:	9b05      	ldr	r3, [sp, #20]
 8006fd8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006fdc:	0d1b      	lsrs	r3, r3, #20
 8006fde:	051b      	lsls	r3, r3, #20
 8006fe0:	b133      	cbz	r3, 8006ff0 <_dtoa_r+0x7e8>
 8006fe2:	9b00      	ldr	r3, [sp, #0]
 8006fe4:	3301      	adds	r3, #1
 8006fe6:	9300      	str	r3, [sp, #0]
 8006fe8:	9b06      	ldr	r3, [sp, #24]
 8006fea:	3301      	adds	r3, #1
 8006fec:	9306      	str	r3, [sp, #24]
 8006fee:	2301      	movs	r3, #1
 8006ff0:	9308      	str	r3, [sp, #32]
 8006ff2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	f000 81b8 	beq.w	800736a <_dtoa_r+0xb62>
 8006ffa:	6923      	ldr	r3, [r4, #16]
 8006ffc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007000:	6918      	ldr	r0, [r3, #16]
 8007002:	f000 fb79 	bl	80076f8 <__hi0bits>
 8007006:	f1c0 0020 	rsb	r0, r0, #32
 800700a:	9b06      	ldr	r3, [sp, #24]
 800700c:	4418      	add	r0, r3
 800700e:	f010 001f 	ands.w	r0, r0, #31
 8007012:	f000 8082 	beq.w	800711a <_dtoa_r+0x912>
 8007016:	f1c0 0320 	rsb	r3, r0, #32
 800701a:	2b04      	cmp	r3, #4
 800701c:	dd73      	ble.n	8007106 <_dtoa_r+0x8fe>
 800701e:	9b00      	ldr	r3, [sp, #0]
 8007020:	f1c0 001c 	rsb	r0, r0, #28
 8007024:	4403      	add	r3, r0
 8007026:	9300      	str	r3, [sp, #0]
 8007028:	9b06      	ldr	r3, [sp, #24]
 800702a:	4403      	add	r3, r0
 800702c:	4406      	add	r6, r0
 800702e:	9306      	str	r3, [sp, #24]
 8007030:	9b00      	ldr	r3, [sp, #0]
 8007032:	2b00      	cmp	r3, #0
 8007034:	dd05      	ble.n	8007042 <_dtoa_r+0x83a>
 8007036:	9902      	ldr	r1, [sp, #8]
 8007038:	461a      	mov	r2, r3
 800703a:	4648      	mov	r0, r9
 800703c:	f000 fcba 	bl	80079b4 <__lshift>
 8007040:	9002      	str	r0, [sp, #8]
 8007042:	9b06      	ldr	r3, [sp, #24]
 8007044:	2b00      	cmp	r3, #0
 8007046:	dd05      	ble.n	8007054 <_dtoa_r+0x84c>
 8007048:	4621      	mov	r1, r4
 800704a:	461a      	mov	r2, r3
 800704c:	4648      	mov	r0, r9
 800704e:	f000 fcb1 	bl	80079b4 <__lshift>
 8007052:	4604      	mov	r4, r0
 8007054:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007056:	2b00      	cmp	r3, #0
 8007058:	d061      	beq.n	800711e <_dtoa_r+0x916>
 800705a:	9802      	ldr	r0, [sp, #8]
 800705c:	4621      	mov	r1, r4
 800705e:	f000 fd15 	bl	8007a8c <__mcmp>
 8007062:	2800      	cmp	r0, #0
 8007064:	da5b      	bge.n	800711e <_dtoa_r+0x916>
 8007066:	2300      	movs	r3, #0
 8007068:	9902      	ldr	r1, [sp, #8]
 800706a:	220a      	movs	r2, #10
 800706c:	4648      	mov	r0, r9
 800706e:	f000 fafd 	bl	800766c <__multadd>
 8007072:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007074:	9002      	str	r0, [sp, #8]
 8007076:	f107 38ff 	add.w	r8, r7, #4294967295
 800707a:	2b00      	cmp	r3, #0
 800707c:	f000 8177 	beq.w	800736e <_dtoa_r+0xb66>
 8007080:	4629      	mov	r1, r5
 8007082:	2300      	movs	r3, #0
 8007084:	220a      	movs	r2, #10
 8007086:	4648      	mov	r0, r9
 8007088:	f000 faf0 	bl	800766c <__multadd>
 800708c:	f1bb 0f00 	cmp.w	fp, #0
 8007090:	4605      	mov	r5, r0
 8007092:	dc6f      	bgt.n	8007174 <_dtoa_r+0x96c>
 8007094:	9b07      	ldr	r3, [sp, #28]
 8007096:	2b02      	cmp	r3, #2
 8007098:	dc49      	bgt.n	800712e <_dtoa_r+0x926>
 800709a:	e06b      	b.n	8007174 <_dtoa_r+0x96c>
 800709c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800709e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80070a2:	e73c      	b.n	8006f1e <_dtoa_r+0x716>
 80070a4:	3fe00000 	.word	0x3fe00000
 80070a8:	40240000 	.word	0x40240000
 80070ac:	9b03      	ldr	r3, [sp, #12]
 80070ae:	1e5c      	subs	r4, r3, #1
 80070b0:	9b08      	ldr	r3, [sp, #32]
 80070b2:	42a3      	cmp	r3, r4
 80070b4:	db09      	blt.n	80070ca <_dtoa_r+0x8c2>
 80070b6:	1b1c      	subs	r4, r3, r4
 80070b8:	9b03      	ldr	r3, [sp, #12]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	f6bf af30 	bge.w	8006f20 <_dtoa_r+0x718>
 80070c0:	9b00      	ldr	r3, [sp, #0]
 80070c2:	9a03      	ldr	r2, [sp, #12]
 80070c4:	1a9e      	subs	r6, r3, r2
 80070c6:	2300      	movs	r3, #0
 80070c8:	e72b      	b.n	8006f22 <_dtoa_r+0x71a>
 80070ca:	9b08      	ldr	r3, [sp, #32]
 80070cc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80070ce:	9408      	str	r4, [sp, #32]
 80070d0:	1ae3      	subs	r3, r4, r3
 80070d2:	441a      	add	r2, r3
 80070d4:	9e00      	ldr	r6, [sp, #0]
 80070d6:	9b03      	ldr	r3, [sp, #12]
 80070d8:	920d      	str	r2, [sp, #52]	@ 0x34
 80070da:	2400      	movs	r4, #0
 80070dc:	e721      	b.n	8006f22 <_dtoa_r+0x71a>
 80070de:	9c08      	ldr	r4, [sp, #32]
 80070e0:	9e00      	ldr	r6, [sp, #0]
 80070e2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80070e4:	e728      	b.n	8006f38 <_dtoa_r+0x730>
 80070e6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80070ea:	e751      	b.n	8006f90 <_dtoa_r+0x788>
 80070ec:	9a08      	ldr	r2, [sp, #32]
 80070ee:	9902      	ldr	r1, [sp, #8]
 80070f0:	e750      	b.n	8006f94 <_dtoa_r+0x78c>
 80070f2:	f8cd 8008 	str.w	r8, [sp, #8]
 80070f6:	e751      	b.n	8006f9c <_dtoa_r+0x794>
 80070f8:	2300      	movs	r3, #0
 80070fa:	e779      	b.n	8006ff0 <_dtoa_r+0x7e8>
 80070fc:	9b04      	ldr	r3, [sp, #16]
 80070fe:	e777      	b.n	8006ff0 <_dtoa_r+0x7e8>
 8007100:	2300      	movs	r3, #0
 8007102:	9308      	str	r3, [sp, #32]
 8007104:	e779      	b.n	8006ffa <_dtoa_r+0x7f2>
 8007106:	d093      	beq.n	8007030 <_dtoa_r+0x828>
 8007108:	9a00      	ldr	r2, [sp, #0]
 800710a:	331c      	adds	r3, #28
 800710c:	441a      	add	r2, r3
 800710e:	9200      	str	r2, [sp, #0]
 8007110:	9a06      	ldr	r2, [sp, #24]
 8007112:	441a      	add	r2, r3
 8007114:	441e      	add	r6, r3
 8007116:	9206      	str	r2, [sp, #24]
 8007118:	e78a      	b.n	8007030 <_dtoa_r+0x828>
 800711a:	4603      	mov	r3, r0
 800711c:	e7f4      	b.n	8007108 <_dtoa_r+0x900>
 800711e:	9b03      	ldr	r3, [sp, #12]
 8007120:	2b00      	cmp	r3, #0
 8007122:	46b8      	mov	r8, r7
 8007124:	dc20      	bgt.n	8007168 <_dtoa_r+0x960>
 8007126:	469b      	mov	fp, r3
 8007128:	9b07      	ldr	r3, [sp, #28]
 800712a:	2b02      	cmp	r3, #2
 800712c:	dd1e      	ble.n	800716c <_dtoa_r+0x964>
 800712e:	f1bb 0f00 	cmp.w	fp, #0
 8007132:	f47f adb1 	bne.w	8006c98 <_dtoa_r+0x490>
 8007136:	4621      	mov	r1, r4
 8007138:	465b      	mov	r3, fp
 800713a:	2205      	movs	r2, #5
 800713c:	4648      	mov	r0, r9
 800713e:	f000 fa95 	bl	800766c <__multadd>
 8007142:	4601      	mov	r1, r0
 8007144:	4604      	mov	r4, r0
 8007146:	9802      	ldr	r0, [sp, #8]
 8007148:	f000 fca0 	bl	8007a8c <__mcmp>
 800714c:	2800      	cmp	r0, #0
 800714e:	f77f ada3 	ble.w	8006c98 <_dtoa_r+0x490>
 8007152:	4656      	mov	r6, sl
 8007154:	2331      	movs	r3, #49	@ 0x31
 8007156:	f806 3b01 	strb.w	r3, [r6], #1
 800715a:	f108 0801 	add.w	r8, r8, #1
 800715e:	e59f      	b.n	8006ca0 <_dtoa_r+0x498>
 8007160:	9c03      	ldr	r4, [sp, #12]
 8007162:	46b8      	mov	r8, r7
 8007164:	4625      	mov	r5, r4
 8007166:	e7f4      	b.n	8007152 <_dtoa_r+0x94a>
 8007168:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800716c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800716e:	2b00      	cmp	r3, #0
 8007170:	f000 8101 	beq.w	8007376 <_dtoa_r+0xb6e>
 8007174:	2e00      	cmp	r6, #0
 8007176:	dd05      	ble.n	8007184 <_dtoa_r+0x97c>
 8007178:	4629      	mov	r1, r5
 800717a:	4632      	mov	r2, r6
 800717c:	4648      	mov	r0, r9
 800717e:	f000 fc19 	bl	80079b4 <__lshift>
 8007182:	4605      	mov	r5, r0
 8007184:	9b08      	ldr	r3, [sp, #32]
 8007186:	2b00      	cmp	r3, #0
 8007188:	d05c      	beq.n	8007244 <_dtoa_r+0xa3c>
 800718a:	6869      	ldr	r1, [r5, #4]
 800718c:	4648      	mov	r0, r9
 800718e:	f000 fa0b 	bl	80075a8 <_Balloc>
 8007192:	4606      	mov	r6, r0
 8007194:	b928      	cbnz	r0, 80071a2 <_dtoa_r+0x99a>
 8007196:	4b82      	ldr	r3, [pc, #520]	@ (80073a0 <_dtoa_r+0xb98>)
 8007198:	4602      	mov	r2, r0
 800719a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800719e:	f7ff bb4a 	b.w	8006836 <_dtoa_r+0x2e>
 80071a2:	692a      	ldr	r2, [r5, #16]
 80071a4:	3202      	adds	r2, #2
 80071a6:	0092      	lsls	r2, r2, #2
 80071a8:	f105 010c 	add.w	r1, r5, #12
 80071ac:	300c      	adds	r0, #12
 80071ae:	f000 fff7 	bl	80081a0 <memcpy>
 80071b2:	2201      	movs	r2, #1
 80071b4:	4631      	mov	r1, r6
 80071b6:	4648      	mov	r0, r9
 80071b8:	f000 fbfc 	bl	80079b4 <__lshift>
 80071bc:	f10a 0301 	add.w	r3, sl, #1
 80071c0:	9300      	str	r3, [sp, #0]
 80071c2:	eb0a 030b 	add.w	r3, sl, fp
 80071c6:	9308      	str	r3, [sp, #32]
 80071c8:	9b04      	ldr	r3, [sp, #16]
 80071ca:	f003 0301 	and.w	r3, r3, #1
 80071ce:	462f      	mov	r7, r5
 80071d0:	9306      	str	r3, [sp, #24]
 80071d2:	4605      	mov	r5, r0
 80071d4:	9b00      	ldr	r3, [sp, #0]
 80071d6:	9802      	ldr	r0, [sp, #8]
 80071d8:	4621      	mov	r1, r4
 80071da:	f103 3bff 	add.w	fp, r3, #4294967295
 80071de:	f7ff fa8a 	bl	80066f6 <quorem>
 80071e2:	4603      	mov	r3, r0
 80071e4:	3330      	adds	r3, #48	@ 0x30
 80071e6:	9003      	str	r0, [sp, #12]
 80071e8:	4639      	mov	r1, r7
 80071ea:	9802      	ldr	r0, [sp, #8]
 80071ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80071ee:	f000 fc4d 	bl	8007a8c <__mcmp>
 80071f2:	462a      	mov	r2, r5
 80071f4:	9004      	str	r0, [sp, #16]
 80071f6:	4621      	mov	r1, r4
 80071f8:	4648      	mov	r0, r9
 80071fa:	f000 fc63 	bl	8007ac4 <__mdiff>
 80071fe:	68c2      	ldr	r2, [r0, #12]
 8007200:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007202:	4606      	mov	r6, r0
 8007204:	bb02      	cbnz	r2, 8007248 <_dtoa_r+0xa40>
 8007206:	4601      	mov	r1, r0
 8007208:	9802      	ldr	r0, [sp, #8]
 800720a:	f000 fc3f 	bl	8007a8c <__mcmp>
 800720e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007210:	4602      	mov	r2, r0
 8007212:	4631      	mov	r1, r6
 8007214:	4648      	mov	r0, r9
 8007216:	920c      	str	r2, [sp, #48]	@ 0x30
 8007218:	9309      	str	r3, [sp, #36]	@ 0x24
 800721a:	f000 fa05 	bl	8007628 <_Bfree>
 800721e:	9b07      	ldr	r3, [sp, #28]
 8007220:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007222:	9e00      	ldr	r6, [sp, #0]
 8007224:	ea42 0103 	orr.w	r1, r2, r3
 8007228:	9b06      	ldr	r3, [sp, #24]
 800722a:	4319      	orrs	r1, r3
 800722c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800722e:	d10d      	bne.n	800724c <_dtoa_r+0xa44>
 8007230:	2b39      	cmp	r3, #57	@ 0x39
 8007232:	d027      	beq.n	8007284 <_dtoa_r+0xa7c>
 8007234:	9a04      	ldr	r2, [sp, #16]
 8007236:	2a00      	cmp	r2, #0
 8007238:	dd01      	ble.n	800723e <_dtoa_r+0xa36>
 800723a:	9b03      	ldr	r3, [sp, #12]
 800723c:	3331      	adds	r3, #49	@ 0x31
 800723e:	f88b 3000 	strb.w	r3, [fp]
 8007242:	e52e      	b.n	8006ca2 <_dtoa_r+0x49a>
 8007244:	4628      	mov	r0, r5
 8007246:	e7b9      	b.n	80071bc <_dtoa_r+0x9b4>
 8007248:	2201      	movs	r2, #1
 800724a:	e7e2      	b.n	8007212 <_dtoa_r+0xa0a>
 800724c:	9904      	ldr	r1, [sp, #16]
 800724e:	2900      	cmp	r1, #0
 8007250:	db04      	blt.n	800725c <_dtoa_r+0xa54>
 8007252:	9807      	ldr	r0, [sp, #28]
 8007254:	4301      	orrs	r1, r0
 8007256:	9806      	ldr	r0, [sp, #24]
 8007258:	4301      	orrs	r1, r0
 800725a:	d120      	bne.n	800729e <_dtoa_r+0xa96>
 800725c:	2a00      	cmp	r2, #0
 800725e:	ddee      	ble.n	800723e <_dtoa_r+0xa36>
 8007260:	9902      	ldr	r1, [sp, #8]
 8007262:	9300      	str	r3, [sp, #0]
 8007264:	2201      	movs	r2, #1
 8007266:	4648      	mov	r0, r9
 8007268:	f000 fba4 	bl	80079b4 <__lshift>
 800726c:	4621      	mov	r1, r4
 800726e:	9002      	str	r0, [sp, #8]
 8007270:	f000 fc0c 	bl	8007a8c <__mcmp>
 8007274:	2800      	cmp	r0, #0
 8007276:	9b00      	ldr	r3, [sp, #0]
 8007278:	dc02      	bgt.n	8007280 <_dtoa_r+0xa78>
 800727a:	d1e0      	bne.n	800723e <_dtoa_r+0xa36>
 800727c:	07da      	lsls	r2, r3, #31
 800727e:	d5de      	bpl.n	800723e <_dtoa_r+0xa36>
 8007280:	2b39      	cmp	r3, #57	@ 0x39
 8007282:	d1da      	bne.n	800723a <_dtoa_r+0xa32>
 8007284:	2339      	movs	r3, #57	@ 0x39
 8007286:	f88b 3000 	strb.w	r3, [fp]
 800728a:	4633      	mov	r3, r6
 800728c:	461e      	mov	r6, r3
 800728e:	3b01      	subs	r3, #1
 8007290:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007294:	2a39      	cmp	r2, #57	@ 0x39
 8007296:	d04e      	beq.n	8007336 <_dtoa_r+0xb2e>
 8007298:	3201      	adds	r2, #1
 800729a:	701a      	strb	r2, [r3, #0]
 800729c:	e501      	b.n	8006ca2 <_dtoa_r+0x49a>
 800729e:	2a00      	cmp	r2, #0
 80072a0:	dd03      	ble.n	80072aa <_dtoa_r+0xaa2>
 80072a2:	2b39      	cmp	r3, #57	@ 0x39
 80072a4:	d0ee      	beq.n	8007284 <_dtoa_r+0xa7c>
 80072a6:	3301      	adds	r3, #1
 80072a8:	e7c9      	b.n	800723e <_dtoa_r+0xa36>
 80072aa:	9a00      	ldr	r2, [sp, #0]
 80072ac:	9908      	ldr	r1, [sp, #32]
 80072ae:	f802 3c01 	strb.w	r3, [r2, #-1]
 80072b2:	428a      	cmp	r2, r1
 80072b4:	d028      	beq.n	8007308 <_dtoa_r+0xb00>
 80072b6:	9902      	ldr	r1, [sp, #8]
 80072b8:	2300      	movs	r3, #0
 80072ba:	220a      	movs	r2, #10
 80072bc:	4648      	mov	r0, r9
 80072be:	f000 f9d5 	bl	800766c <__multadd>
 80072c2:	42af      	cmp	r7, r5
 80072c4:	9002      	str	r0, [sp, #8]
 80072c6:	f04f 0300 	mov.w	r3, #0
 80072ca:	f04f 020a 	mov.w	r2, #10
 80072ce:	4639      	mov	r1, r7
 80072d0:	4648      	mov	r0, r9
 80072d2:	d107      	bne.n	80072e4 <_dtoa_r+0xadc>
 80072d4:	f000 f9ca 	bl	800766c <__multadd>
 80072d8:	4607      	mov	r7, r0
 80072da:	4605      	mov	r5, r0
 80072dc:	9b00      	ldr	r3, [sp, #0]
 80072de:	3301      	adds	r3, #1
 80072e0:	9300      	str	r3, [sp, #0]
 80072e2:	e777      	b.n	80071d4 <_dtoa_r+0x9cc>
 80072e4:	f000 f9c2 	bl	800766c <__multadd>
 80072e8:	4629      	mov	r1, r5
 80072ea:	4607      	mov	r7, r0
 80072ec:	2300      	movs	r3, #0
 80072ee:	220a      	movs	r2, #10
 80072f0:	4648      	mov	r0, r9
 80072f2:	f000 f9bb 	bl	800766c <__multadd>
 80072f6:	4605      	mov	r5, r0
 80072f8:	e7f0      	b.n	80072dc <_dtoa_r+0xad4>
 80072fa:	f1bb 0f00 	cmp.w	fp, #0
 80072fe:	bfcc      	ite	gt
 8007300:	465e      	movgt	r6, fp
 8007302:	2601      	movle	r6, #1
 8007304:	4456      	add	r6, sl
 8007306:	2700      	movs	r7, #0
 8007308:	9902      	ldr	r1, [sp, #8]
 800730a:	9300      	str	r3, [sp, #0]
 800730c:	2201      	movs	r2, #1
 800730e:	4648      	mov	r0, r9
 8007310:	f000 fb50 	bl	80079b4 <__lshift>
 8007314:	4621      	mov	r1, r4
 8007316:	9002      	str	r0, [sp, #8]
 8007318:	f000 fbb8 	bl	8007a8c <__mcmp>
 800731c:	2800      	cmp	r0, #0
 800731e:	dcb4      	bgt.n	800728a <_dtoa_r+0xa82>
 8007320:	d102      	bne.n	8007328 <_dtoa_r+0xb20>
 8007322:	9b00      	ldr	r3, [sp, #0]
 8007324:	07db      	lsls	r3, r3, #31
 8007326:	d4b0      	bmi.n	800728a <_dtoa_r+0xa82>
 8007328:	4633      	mov	r3, r6
 800732a:	461e      	mov	r6, r3
 800732c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007330:	2a30      	cmp	r2, #48	@ 0x30
 8007332:	d0fa      	beq.n	800732a <_dtoa_r+0xb22>
 8007334:	e4b5      	b.n	8006ca2 <_dtoa_r+0x49a>
 8007336:	459a      	cmp	sl, r3
 8007338:	d1a8      	bne.n	800728c <_dtoa_r+0xa84>
 800733a:	2331      	movs	r3, #49	@ 0x31
 800733c:	f108 0801 	add.w	r8, r8, #1
 8007340:	f88a 3000 	strb.w	r3, [sl]
 8007344:	e4ad      	b.n	8006ca2 <_dtoa_r+0x49a>
 8007346:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007348:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80073a4 <_dtoa_r+0xb9c>
 800734c:	b11b      	cbz	r3, 8007356 <_dtoa_r+0xb4e>
 800734e:	f10a 0308 	add.w	r3, sl, #8
 8007352:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007354:	6013      	str	r3, [r2, #0]
 8007356:	4650      	mov	r0, sl
 8007358:	b017      	add	sp, #92	@ 0x5c
 800735a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800735e:	9b07      	ldr	r3, [sp, #28]
 8007360:	2b01      	cmp	r3, #1
 8007362:	f77f ae2e 	ble.w	8006fc2 <_dtoa_r+0x7ba>
 8007366:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007368:	9308      	str	r3, [sp, #32]
 800736a:	2001      	movs	r0, #1
 800736c:	e64d      	b.n	800700a <_dtoa_r+0x802>
 800736e:	f1bb 0f00 	cmp.w	fp, #0
 8007372:	f77f aed9 	ble.w	8007128 <_dtoa_r+0x920>
 8007376:	4656      	mov	r6, sl
 8007378:	9802      	ldr	r0, [sp, #8]
 800737a:	4621      	mov	r1, r4
 800737c:	f7ff f9bb 	bl	80066f6 <quorem>
 8007380:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8007384:	f806 3b01 	strb.w	r3, [r6], #1
 8007388:	eba6 020a 	sub.w	r2, r6, sl
 800738c:	4593      	cmp	fp, r2
 800738e:	ddb4      	ble.n	80072fa <_dtoa_r+0xaf2>
 8007390:	9902      	ldr	r1, [sp, #8]
 8007392:	2300      	movs	r3, #0
 8007394:	220a      	movs	r2, #10
 8007396:	4648      	mov	r0, r9
 8007398:	f000 f968 	bl	800766c <__multadd>
 800739c:	9002      	str	r0, [sp, #8]
 800739e:	e7eb      	b.n	8007378 <_dtoa_r+0xb70>
 80073a0:	08008550 	.word	0x08008550
 80073a4:	080084d4 	.word	0x080084d4

080073a8 <_free_r>:
 80073a8:	b538      	push	{r3, r4, r5, lr}
 80073aa:	4605      	mov	r5, r0
 80073ac:	2900      	cmp	r1, #0
 80073ae:	d041      	beq.n	8007434 <_free_r+0x8c>
 80073b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80073b4:	1f0c      	subs	r4, r1, #4
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	bfb8      	it	lt
 80073ba:	18e4      	addlt	r4, r4, r3
 80073bc:	f000 f8e8 	bl	8007590 <__malloc_lock>
 80073c0:	4a1d      	ldr	r2, [pc, #116]	@ (8007438 <_free_r+0x90>)
 80073c2:	6813      	ldr	r3, [r2, #0]
 80073c4:	b933      	cbnz	r3, 80073d4 <_free_r+0x2c>
 80073c6:	6063      	str	r3, [r4, #4]
 80073c8:	6014      	str	r4, [r2, #0]
 80073ca:	4628      	mov	r0, r5
 80073cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80073d0:	f000 b8e4 	b.w	800759c <__malloc_unlock>
 80073d4:	42a3      	cmp	r3, r4
 80073d6:	d908      	bls.n	80073ea <_free_r+0x42>
 80073d8:	6820      	ldr	r0, [r4, #0]
 80073da:	1821      	adds	r1, r4, r0
 80073dc:	428b      	cmp	r3, r1
 80073de:	bf01      	itttt	eq
 80073e0:	6819      	ldreq	r1, [r3, #0]
 80073e2:	685b      	ldreq	r3, [r3, #4]
 80073e4:	1809      	addeq	r1, r1, r0
 80073e6:	6021      	streq	r1, [r4, #0]
 80073e8:	e7ed      	b.n	80073c6 <_free_r+0x1e>
 80073ea:	461a      	mov	r2, r3
 80073ec:	685b      	ldr	r3, [r3, #4]
 80073ee:	b10b      	cbz	r3, 80073f4 <_free_r+0x4c>
 80073f0:	42a3      	cmp	r3, r4
 80073f2:	d9fa      	bls.n	80073ea <_free_r+0x42>
 80073f4:	6811      	ldr	r1, [r2, #0]
 80073f6:	1850      	adds	r0, r2, r1
 80073f8:	42a0      	cmp	r0, r4
 80073fa:	d10b      	bne.n	8007414 <_free_r+0x6c>
 80073fc:	6820      	ldr	r0, [r4, #0]
 80073fe:	4401      	add	r1, r0
 8007400:	1850      	adds	r0, r2, r1
 8007402:	4283      	cmp	r3, r0
 8007404:	6011      	str	r1, [r2, #0]
 8007406:	d1e0      	bne.n	80073ca <_free_r+0x22>
 8007408:	6818      	ldr	r0, [r3, #0]
 800740a:	685b      	ldr	r3, [r3, #4]
 800740c:	6053      	str	r3, [r2, #4]
 800740e:	4408      	add	r0, r1
 8007410:	6010      	str	r0, [r2, #0]
 8007412:	e7da      	b.n	80073ca <_free_r+0x22>
 8007414:	d902      	bls.n	800741c <_free_r+0x74>
 8007416:	230c      	movs	r3, #12
 8007418:	602b      	str	r3, [r5, #0]
 800741a:	e7d6      	b.n	80073ca <_free_r+0x22>
 800741c:	6820      	ldr	r0, [r4, #0]
 800741e:	1821      	adds	r1, r4, r0
 8007420:	428b      	cmp	r3, r1
 8007422:	bf04      	itt	eq
 8007424:	6819      	ldreq	r1, [r3, #0]
 8007426:	685b      	ldreq	r3, [r3, #4]
 8007428:	6063      	str	r3, [r4, #4]
 800742a:	bf04      	itt	eq
 800742c:	1809      	addeq	r1, r1, r0
 800742e:	6021      	streq	r1, [r4, #0]
 8007430:	6054      	str	r4, [r2, #4]
 8007432:	e7ca      	b.n	80073ca <_free_r+0x22>
 8007434:	bd38      	pop	{r3, r4, r5, pc}
 8007436:	bf00      	nop
 8007438:	20000628 	.word	0x20000628

0800743c <malloc>:
 800743c:	4b02      	ldr	r3, [pc, #8]	@ (8007448 <malloc+0xc>)
 800743e:	4601      	mov	r1, r0
 8007440:	6818      	ldr	r0, [r3, #0]
 8007442:	f000 b825 	b.w	8007490 <_malloc_r>
 8007446:	bf00      	nop
 8007448:	2000004c 	.word	0x2000004c

0800744c <sbrk_aligned>:
 800744c:	b570      	push	{r4, r5, r6, lr}
 800744e:	4e0f      	ldr	r6, [pc, #60]	@ (800748c <sbrk_aligned+0x40>)
 8007450:	460c      	mov	r4, r1
 8007452:	6831      	ldr	r1, [r6, #0]
 8007454:	4605      	mov	r5, r0
 8007456:	b911      	cbnz	r1, 800745e <sbrk_aligned+0x12>
 8007458:	f000 fe92 	bl	8008180 <_sbrk_r>
 800745c:	6030      	str	r0, [r6, #0]
 800745e:	4621      	mov	r1, r4
 8007460:	4628      	mov	r0, r5
 8007462:	f000 fe8d 	bl	8008180 <_sbrk_r>
 8007466:	1c43      	adds	r3, r0, #1
 8007468:	d103      	bne.n	8007472 <sbrk_aligned+0x26>
 800746a:	f04f 34ff 	mov.w	r4, #4294967295
 800746e:	4620      	mov	r0, r4
 8007470:	bd70      	pop	{r4, r5, r6, pc}
 8007472:	1cc4      	adds	r4, r0, #3
 8007474:	f024 0403 	bic.w	r4, r4, #3
 8007478:	42a0      	cmp	r0, r4
 800747a:	d0f8      	beq.n	800746e <sbrk_aligned+0x22>
 800747c:	1a21      	subs	r1, r4, r0
 800747e:	4628      	mov	r0, r5
 8007480:	f000 fe7e 	bl	8008180 <_sbrk_r>
 8007484:	3001      	adds	r0, #1
 8007486:	d1f2      	bne.n	800746e <sbrk_aligned+0x22>
 8007488:	e7ef      	b.n	800746a <sbrk_aligned+0x1e>
 800748a:	bf00      	nop
 800748c:	20000624 	.word	0x20000624

08007490 <_malloc_r>:
 8007490:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007494:	1ccd      	adds	r5, r1, #3
 8007496:	f025 0503 	bic.w	r5, r5, #3
 800749a:	3508      	adds	r5, #8
 800749c:	2d0c      	cmp	r5, #12
 800749e:	bf38      	it	cc
 80074a0:	250c      	movcc	r5, #12
 80074a2:	2d00      	cmp	r5, #0
 80074a4:	4606      	mov	r6, r0
 80074a6:	db01      	blt.n	80074ac <_malloc_r+0x1c>
 80074a8:	42a9      	cmp	r1, r5
 80074aa:	d904      	bls.n	80074b6 <_malloc_r+0x26>
 80074ac:	230c      	movs	r3, #12
 80074ae:	6033      	str	r3, [r6, #0]
 80074b0:	2000      	movs	r0, #0
 80074b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80074b6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800758c <_malloc_r+0xfc>
 80074ba:	f000 f869 	bl	8007590 <__malloc_lock>
 80074be:	f8d8 3000 	ldr.w	r3, [r8]
 80074c2:	461c      	mov	r4, r3
 80074c4:	bb44      	cbnz	r4, 8007518 <_malloc_r+0x88>
 80074c6:	4629      	mov	r1, r5
 80074c8:	4630      	mov	r0, r6
 80074ca:	f7ff ffbf 	bl	800744c <sbrk_aligned>
 80074ce:	1c43      	adds	r3, r0, #1
 80074d0:	4604      	mov	r4, r0
 80074d2:	d158      	bne.n	8007586 <_malloc_r+0xf6>
 80074d4:	f8d8 4000 	ldr.w	r4, [r8]
 80074d8:	4627      	mov	r7, r4
 80074da:	2f00      	cmp	r7, #0
 80074dc:	d143      	bne.n	8007566 <_malloc_r+0xd6>
 80074de:	2c00      	cmp	r4, #0
 80074e0:	d04b      	beq.n	800757a <_malloc_r+0xea>
 80074e2:	6823      	ldr	r3, [r4, #0]
 80074e4:	4639      	mov	r1, r7
 80074e6:	4630      	mov	r0, r6
 80074e8:	eb04 0903 	add.w	r9, r4, r3
 80074ec:	f000 fe48 	bl	8008180 <_sbrk_r>
 80074f0:	4581      	cmp	r9, r0
 80074f2:	d142      	bne.n	800757a <_malloc_r+0xea>
 80074f4:	6821      	ldr	r1, [r4, #0]
 80074f6:	1a6d      	subs	r5, r5, r1
 80074f8:	4629      	mov	r1, r5
 80074fa:	4630      	mov	r0, r6
 80074fc:	f7ff ffa6 	bl	800744c <sbrk_aligned>
 8007500:	3001      	adds	r0, #1
 8007502:	d03a      	beq.n	800757a <_malloc_r+0xea>
 8007504:	6823      	ldr	r3, [r4, #0]
 8007506:	442b      	add	r3, r5
 8007508:	6023      	str	r3, [r4, #0]
 800750a:	f8d8 3000 	ldr.w	r3, [r8]
 800750e:	685a      	ldr	r2, [r3, #4]
 8007510:	bb62      	cbnz	r2, 800756c <_malloc_r+0xdc>
 8007512:	f8c8 7000 	str.w	r7, [r8]
 8007516:	e00f      	b.n	8007538 <_malloc_r+0xa8>
 8007518:	6822      	ldr	r2, [r4, #0]
 800751a:	1b52      	subs	r2, r2, r5
 800751c:	d420      	bmi.n	8007560 <_malloc_r+0xd0>
 800751e:	2a0b      	cmp	r2, #11
 8007520:	d917      	bls.n	8007552 <_malloc_r+0xc2>
 8007522:	1961      	adds	r1, r4, r5
 8007524:	42a3      	cmp	r3, r4
 8007526:	6025      	str	r5, [r4, #0]
 8007528:	bf18      	it	ne
 800752a:	6059      	strne	r1, [r3, #4]
 800752c:	6863      	ldr	r3, [r4, #4]
 800752e:	bf08      	it	eq
 8007530:	f8c8 1000 	streq.w	r1, [r8]
 8007534:	5162      	str	r2, [r4, r5]
 8007536:	604b      	str	r3, [r1, #4]
 8007538:	4630      	mov	r0, r6
 800753a:	f000 f82f 	bl	800759c <__malloc_unlock>
 800753e:	f104 000b 	add.w	r0, r4, #11
 8007542:	1d23      	adds	r3, r4, #4
 8007544:	f020 0007 	bic.w	r0, r0, #7
 8007548:	1ac2      	subs	r2, r0, r3
 800754a:	bf1c      	itt	ne
 800754c:	1a1b      	subne	r3, r3, r0
 800754e:	50a3      	strne	r3, [r4, r2]
 8007550:	e7af      	b.n	80074b2 <_malloc_r+0x22>
 8007552:	6862      	ldr	r2, [r4, #4]
 8007554:	42a3      	cmp	r3, r4
 8007556:	bf0c      	ite	eq
 8007558:	f8c8 2000 	streq.w	r2, [r8]
 800755c:	605a      	strne	r2, [r3, #4]
 800755e:	e7eb      	b.n	8007538 <_malloc_r+0xa8>
 8007560:	4623      	mov	r3, r4
 8007562:	6864      	ldr	r4, [r4, #4]
 8007564:	e7ae      	b.n	80074c4 <_malloc_r+0x34>
 8007566:	463c      	mov	r4, r7
 8007568:	687f      	ldr	r7, [r7, #4]
 800756a:	e7b6      	b.n	80074da <_malloc_r+0x4a>
 800756c:	461a      	mov	r2, r3
 800756e:	685b      	ldr	r3, [r3, #4]
 8007570:	42a3      	cmp	r3, r4
 8007572:	d1fb      	bne.n	800756c <_malloc_r+0xdc>
 8007574:	2300      	movs	r3, #0
 8007576:	6053      	str	r3, [r2, #4]
 8007578:	e7de      	b.n	8007538 <_malloc_r+0xa8>
 800757a:	230c      	movs	r3, #12
 800757c:	6033      	str	r3, [r6, #0]
 800757e:	4630      	mov	r0, r6
 8007580:	f000 f80c 	bl	800759c <__malloc_unlock>
 8007584:	e794      	b.n	80074b0 <_malloc_r+0x20>
 8007586:	6005      	str	r5, [r0, #0]
 8007588:	e7d6      	b.n	8007538 <_malloc_r+0xa8>
 800758a:	bf00      	nop
 800758c:	20000628 	.word	0x20000628

08007590 <__malloc_lock>:
 8007590:	4801      	ldr	r0, [pc, #4]	@ (8007598 <__malloc_lock+0x8>)
 8007592:	f7ff b8ae 	b.w	80066f2 <__retarget_lock_acquire_recursive>
 8007596:	bf00      	nop
 8007598:	20000620 	.word	0x20000620

0800759c <__malloc_unlock>:
 800759c:	4801      	ldr	r0, [pc, #4]	@ (80075a4 <__malloc_unlock+0x8>)
 800759e:	f7ff b8a9 	b.w	80066f4 <__retarget_lock_release_recursive>
 80075a2:	bf00      	nop
 80075a4:	20000620 	.word	0x20000620

080075a8 <_Balloc>:
 80075a8:	b570      	push	{r4, r5, r6, lr}
 80075aa:	69c6      	ldr	r6, [r0, #28]
 80075ac:	4604      	mov	r4, r0
 80075ae:	460d      	mov	r5, r1
 80075b0:	b976      	cbnz	r6, 80075d0 <_Balloc+0x28>
 80075b2:	2010      	movs	r0, #16
 80075b4:	f7ff ff42 	bl	800743c <malloc>
 80075b8:	4602      	mov	r2, r0
 80075ba:	61e0      	str	r0, [r4, #28]
 80075bc:	b920      	cbnz	r0, 80075c8 <_Balloc+0x20>
 80075be:	4b18      	ldr	r3, [pc, #96]	@ (8007620 <_Balloc+0x78>)
 80075c0:	4818      	ldr	r0, [pc, #96]	@ (8007624 <_Balloc+0x7c>)
 80075c2:	216b      	movs	r1, #107	@ 0x6b
 80075c4:	f000 fdfa 	bl	80081bc <__assert_func>
 80075c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80075cc:	6006      	str	r6, [r0, #0]
 80075ce:	60c6      	str	r6, [r0, #12]
 80075d0:	69e6      	ldr	r6, [r4, #28]
 80075d2:	68f3      	ldr	r3, [r6, #12]
 80075d4:	b183      	cbz	r3, 80075f8 <_Balloc+0x50>
 80075d6:	69e3      	ldr	r3, [r4, #28]
 80075d8:	68db      	ldr	r3, [r3, #12]
 80075da:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80075de:	b9b8      	cbnz	r0, 8007610 <_Balloc+0x68>
 80075e0:	2101      	movs	r1, #1
 80075e2:	fa01 f605 	lsl.w	r6, r1, r5
 80075e6:	1d72      	adds	r2, r6, #5
 80075e8:	0092      	lsls	r2, r2, #2
 80075ea:	4620      	mov	r0, r4
 80075ec:	f000 fe04 	bl	80081f8 <_calloc_r>
 80075f0:	b160      	cbz	r0, 800760c <_Balloc+0x64>
 80075f2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80075f6:	e00e      	b.n	8007616 <_Balloc+0x6e>
 80075f8:	2221      	movs	r2, #33	@ 0x21
 80075fa:	2104      	movs	r1, #4
 80075fc:	4620      	mov	r0, r4
 80075fe:	f000 fdfb 	bl	80081f8 <_calloc_r>
 8007602:	69e3      	ldr	r3, [r4, #28]
 8007604:	60f0      	str	r0, [r6, #12]
 8007606:	68db      	ldr	r3, [r3, #12]
 8007608:	2b00      	cmp	r3, #0
 800760a:	d1e4      	bne.n	80075d6 <_Balloc+0x2e>
 800760c:	2000      	movs	r0, #0
 800760e:	bd70      	pop	{r4, r5, r6, pc}
 8007610:	6802      	ldr	r2, [r0, #0]
 8007612:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007616:	2300      	movs	r3, #0
 8007618:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800761c:	e7f7      	b.n	800760e <_Balloc+0x66>
 800761e:	bf00      	nop
 8007620:	080084e1 	.word	0x080084e1
 8007624:	08008561 	.word	0x08008561

08007628 <_Bfree>:
 8007628:	b570      	push	{r4, r5, r6, lr}
 800762a:	69c6      	ldr	r6, [r0, #28]
 800762c:	4605      	mov	r5, r0
 800762e:	460c      	mov	r4, r1
 8007630:	b976      	cbnz	r6, 8007650 <_Bfree+0x28>
 8007632:	2010      	movs	r0, #16
 8007634:	f7ff ff02 	bl	800743c <malloc>
 8007638:	4602      	mov	r2, r0
 800763a:	61e8      	str	r0, [r5, #28]
 800763c:	b920      	cbnz	r0, 8007648 <_Bfree+0x20>
 800763e:	4b09      	ldr	r3, [pc, #36]	@ (8007664 <_Bfree+0x3c>)
 8007640:	4809      	ldr	r0, [pc, #36]	@ (8007668 <_Bfree+0x40>)
 8007642:	218f      	movs	r1, #143	@ 0x8f
 8007644:	f000 fdba 	bl	80081bc <__assert_func>
 8007648:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800764c:	6006      	str	r6, [r0, #0]
 800764e:	60c6      	str	r6, [r0, #12]
 8007650:	b13c      	cbz	r4, 8007662 <_Bfree+0x3a>
 8007652:	69eb      	ldr	r3, [r5, #28]
 8007654:	6862      	ldr	r2, [r4, #4]
 8007656:	68db      	ldr	r3, [r3, #12]
 8007658:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800765c:	6021      	str	r1, [r4, #0]
 800765e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007662:	bd70      	pop	{r4, r5, r6, pc}
 8007664:	080084e1 	.word	0x080084e1
 8007668:	08008561 	.word	0x08008561

0800766c <__multadd>:
 800766c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007670:	690d      	ldr	r5, [r1, #16]
 8007672:	4607      	mov	r7, r0
 8007674:	460c      	mov	r4, r1
 8007676:	461e      	mov	r6, r3
 8007678:	f101 0c14 	add.w	ip, r1, #20
 800767c:	2000      	movs	r0, #0
 800767e:	f8dc 3000 	ldr.w	r3, [ip]
 8007682:	b299      	uxth	r1, r3
 8007684:	fb02 6101 	mla	r1, r2, r1, r6
 8007688:	0c1e      	lsrs	r6, r3, #16
 800768a:	0c0b      	lsrs	r3, r1, #16
 800768c:	fb02 3306 	mla	r3, r2, r6, r3
 8007690:	b289      	uxth	r1, r1
 8007692:	3001      	adds	r0, #1
 8007694:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007698:	4285      	cmp	r5, r0
 800769a:	f84c 1b04 	str.w	r1, [ip], #4
 800769e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80076a2:	dcec      	bgt.n	800767e <__multadd+0x12>
 80076a4:	b30e      	cbz	r6, 80076ea <__multadd+0x7e>
 80076a6:	68a3      	ldr	r3, [r4, #8]
 80076a8:	42ab      	cmp	r3, r5
 80076aa:	dc19      	bgt.n	80076e0 <__multadd+0x74>
 80076ac:	6861      	ldr	r1, [r4, #4]
 80076ae:	4638      	mov	r0, r7
 80076b0:	3101      	adds	r1, #1
 80076b2:	f7ff ff79 	bl	80075a8 <_Balloc>
 80076b6:	4680      	mov	r8, r0
 80076b8:	b928      	cbnz	r0, 80076c6 <__multadd+0x5a>
 80076ba:	4602      	mov	r2, r0
 80076bc:	4b0c      	ldr	r3, [pc, #48]	@ (80076f0 <__multadd+0x84>)
 80076be:	480d      	ldr	r0, [pc, #52]	@ (80076f4 <__multadd+0x88>)
 80076c0:	21ba      	movs	r1, #186	@ 0xba
 80076c2:	f000 fd7b 	bl	80081bc <__assert_func>
 80076c6:	6922      	ldr	r2, [r4, #16]
 80076c8:	3202      	adds	r2, #2
 80076ca:	f104 010c 	add.w	r1, r4, #12
 80076ce:	0092      	lsls	r2, r2, #2
 80076d0:	300c      	adds	r0, #12
 80076d2:	f000 fd65 	bl	80081a0 <memcpy>
 80076d6:	4621      	mov	r1, r4
 80076d8:	4638      	mov	r0, r7
 80076da:	f7ff ffa5 	bl	8007628 <_Bfree>
 80076de:	4644      	mov	r4, r8
 80076e0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80076e4:	3501      	adds	r5, #1
 80076e6:	615e      	str	r6, [r3, #20]
 80076e8:	6125      	str	r5, [r4, #16]
 80076ea:	4620      	mov	r0, r4
 80076ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076f0:	08008550 	.word	0x08008550
 80076f4:	08008561 	.word	0x08008561

080076f8 <__hi0bits>:
 80076f8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80076fc:	4603      	mov	r3, r0
 80076fe:	bf36      	itet	cc
 8007700:	0403      	lslcc	r3, r0, #16
 8007702:	2000      	movcs	r0, #0
 8007704:	2010      	movcc	r0, #16
 8007706:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800770a:	bf3c      	itt	cc
 800770c:	021b      	lslcc	r3, r3, #8
 800770e:	3008      	addcc	r0, #8
 8007710:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007714:	bf3c      	itt	cc
 8007716:	011b      	lslcc	r3, r3, #4
 8007718:	3004      	addcc	r0, #4
 800771a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800771e:	bf3c      	itt	cc
 8007720:	009b      	lslcc	r3, r3, #2
 8007722:	3002      	addcc	r0, #2
 8007724:	2b00      	cmp	r3, #0
 8007726:	db05      	blt.n	8007734 <__hi0bits+0x3c>
 8007728:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800772c:	f100 0001 	add.w	r0, r0, #1
 8007730:	bf08      	it	eq
 8007732:	2020      	moveq	r0, #32
 8007734:	4770      	bx	lr

08007736 <__lo0bits>:
 8007736:	6803      	ldr	r3, [r0, #0]
 8007738:	4602      	mov	r2, r0
 800773a:	f013 0007 	ands.w	r0, r3, #7
 800773e:	d00b      	beq.n	8007758 <__lo0bits+0x22>
 8007740:	07d9      	lsls	r1, r3, #31
 8007742:	d421      	bmi.n	8007788 <__lo0bits+0x52>
 8007744:	0798      	lsls	r0, r3, #30
 8007746:	bf49      	itett	mi
 8007748:	085b      	lsrmi	r3, r3, #1
 800774a:	089b      	lsrpl	r3, r3, #2
 800774c:	2001      	movmi	r0, #1
 800774e:	6013      	strmi	r3, [r2, #0]
 8007750:	bf5c      	itt	pl
 8007752:	6013      	strpl	r3, [r2, #0]
 8007754:	2002      	movpl	r0, #2
 8007756:	4770      	bx	lr
 8007758:	b299      	uxth	r1, r3
 800775a:	b909      	cbnz	r1, 8007760 <__lo0bits+0x2a>
 800775c:	0c1b      	lsrs	r3, r3, #16
 800775e:	2010      	movs	r0, #16
 8007760:	b2d9      	uxtb	r1, r3
 8007762:	b909      	cbnz	r1, 8007768 <__lo0bits+0x32>
 8007764:	3008      	adds	r0, #8
 8007766:	0a1b      	lsrs	r3, r3, #8
 8007768:	0719      	lsls	r1, r3, #28
 800776a:	bf04      	itt	eq
 800776c:	091b      	lsreq	r3, r3, #4
 800776e:	3004      	addeq	r0, #4
 8007770:	0799      	lsls	r1, r3, #30
 8007772:	bf04      	itt	eq
 8007774:	089b      	lsreq	r3, r3, #2
 8007776:	3002      	addeq	r0, #2
 8007778:	07d9      	lsls	r1, r3, #31
 800777a:	d403      	bmi.n	8007784 <__lo0bits+0x4e>
 800777c:	085b      	lsrs	r3, r3, #1
 800777e:	f100 0001 	add.w	r0, r0, #1
 8007782:	d003      	beq.n	800778c <__lo0bits+0x56>
 8007784:	6013      	str	r3, [r2, #0]
 8007786:	4770      	bx	lr
 8007788:	2000      	movs	r0, #0
 800778a:	4770      	bx	lr
 800778c:	2020      	movs	r0, #32
 800778e:	4770      	bx	lr

08007790 <__i2b>:
 8007790:	b510      	push	{r4, lr}
 8007792:	460c      	mov	r4, r1
 8007794:	2101      	movs	r1, #1
 8007796:	f7ff ff07 	bl	80075a8 <_Balloc>
 800779a:	4602      	mov	r2, r0
 800779c:	b928      	cbnz	r0, 80077aa <__i2b+0x1a>
 800779e:	4b05      	ldr	r3, [pc, #20]	@ (80077b4 <__i2b+0x24>)
 80077a0:	4805      	ldr	r0, [pc, #20]	@ (80077b8 <__i2b+0x28>)
 80077a2:	f240 1145 	movw	r1, #325	@ 0x145
 80077a6:	f000 fd09 	bl	80081bc <__assert_func>
 80077aa:	2301      	movs	r3, #1
 80077ac:	6144      	str	r4, [r0, #20]
 80077ae:	6103      	str	r3, [r0, #16]
 80077b0:	bd10      	pop	{r4, pc}
 80077b2:	bf00      	nop
 80077b4:	08008550 	.word	0x08008550
 80077b8:	08008561 	.word	0x08008561

080077bc <__multiply>:
 80077bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077c0:	4617      	mov	r7, r2
 80077c2:	690a      	ldr	r2, [r1, #16]
 80077c4:	693b      	ldr	r3, [r7, #16]
 80077c6:	429a      	cmp	r2, r3
 80077c8:	bfa8      	it	ge
 80077ca:	463b      	movge	r3, r7
 80077cc:	4689      	mov	r9, r1
 80077ce:	bfa4      	itt	ge
 80077d0:	460f      	movge	r7, r1
 80077d2:	4699      	movge	r9, r3
 80077d4:	693d      	ldr	r5, [r7, #16]
 80077d6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80077da:	68bb      	ldr	r3, [r7, #8]
 80077dc:	6879      	ldr	r1, [r7, #4]
 80077de:	eb05 060a 	add.w	r6, r5, sl
 80077e2:	42b3      	cmp	r3, r6
 80077e4:	b085      	sub	sp, #20
 80077e6:	bfb8      	it	lt
 80077e8:	3101      	addlt	r1, #1
 80077ea:	f7ff fedd 	bl	80075a8 <_Balloc>
 80077ee:	b930      	cbnz	r0, 80077fe <__multiply+0x42>
 80077f0:	4602      	mov	r2, r0
 80077f2:	4b41      	ldr	r3, [pc, #260]	@ (80078f8 <__multiply+0x13c>)
 80077f4:	4841      	ldr	r0, [pc, #260]	@ (80078fc <__multiply+0x140>)
 80077f6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80077fa:	f000 fcdf 	bl	80081bc <__assert_func>
 80077fe:	f100 0414 	add.w	r4, r0, #20
 8007802:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007806:	4623      	mov	r3, r4
 8007808:	2200      	movs	r2, #0
 800780a:	4573      	cmp	r3, lr
 800780c:	d320      	bcc.n	8007850 <__multiply+0x94>
 800780e:	f107 0814 	add.w	r8, r7, #20
 8007812:	f109 0114 	add.w	r1, r9, #20
 8007816:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800781a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800781e:	9302      	str	r3, [sp, #8]
 8007820:	1beb      	subs	r3, r5, r7
 8007822:	3b15      	subs	r3, #21
 8007824:	f023 0303 	bic.w	r3, r3, #3
 8007828:	3304      	adds	r3, #4
 800782a:	3715      	adds	r7, #21
 800782c:	42bd      	cmp	r5, r7
 800782e:	bf38      	it	cc
 8007830:	2304      	movcc	r3, #4
 8007832:	9301      	str	r3, [sp, #4]
 8007834:	9b02      	ldr	r3, [sp, #8]
 8007836:	9103      	str	r1, [sp, #12]
 8007838:	428b      	cmp	r3, r1
 800783a:	d80c      	bhi.n	8007856 <__multiply+0x9a>
 800783c:	2e00      	cmp	r6, #0
 800783e:	dd03      	ble.n	8007848 <__multiply+0x8c>
 8007840:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007844:	2b00      	cmp	r3, #0
 8007846:	d055      	beq.n	80078f4 <__multiply+0x138>
 8007848:	6106      	str	r6, [r0, #16]
 800784a:	b005      	add	sp, #20
 800784c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007850:	f843 2b04 	str.w	r2, [r3], #4
 8007854:	e7d9      	b.n	800780a <__multiply+0x4e>
 8007856:	f8b1 a000 	ldrh.w	sl, [r1]
 800785a:	f1ba 0f00 	cmp.w	sl, #0
 800785e:	d01f      	beq.n	80078a0 <__multiply+0xe4>
 8007860:	46c4      	mov	ip, r8
 8007862:	46a1      	mov	r9, r4
 8007864:	2700      	movs	r7, #0
 8007866:	f85c 2b04 	ldr.w	r2, [ip], #4
 800786a:	f8d9 3000 	ldr.w	r3, [r9]
 800786e:	fa1f fb82 	uxth.w	fp, r2
 8007872:	b29b      	uxth	r3, r3
 8007874:	fb0a 330b 	mla	r3, sl, fp, r3
 8007878:	443b      	add	r3, r7
 800787a:	f8d9 7000 	ldr.w	r7, [r9]
 800787e:	0c12      	lsrs	r2, r2, #16
 8007880:	0c3f      	lsrs	r7, r7, #16
 8007882:	fb0a 7202 	mla	r2, sl, r2, r7
 8007886:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800788a:	b29b      	uxth	r3, r3
 800788c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007890:	4565      	cmp	r5, ip
 8007892:	f849 3b04 	str.w	r3, [r9], #4
 8007896:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800789a:	d8e4      	bhi.n	8007866 <__multiply+0xaa>
 800789c:	9b01      	ldr	r3, [sp, #4]
 800789e:	50e7      	str	r7, [r4, r3]
 80078a0:	9b03      	ldr	r3, [sp, #12]
 80078a2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80078a6:	3104      	adds	r1, #4
 80078a8:	f1b9 0f00 	cmp.w	r9, #0
 80078ac:	d020      	beq.n	80078f0 <__multiply+0x134>
 80078ae:	6823      	ldr	r3, [r4, #0]
 80078b0:	4647      	mov	r7, r8
 80078b2:	46a4      	mov	ip, r4
 80078b4:	f04f 0a00 	mov.w	sl, #0
 80078b8:	f8b7 b000 	ldrh.w	fp, [r7]
 80078bc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80078c0:	fb09 220b 	mla	r2, r9, fp, r2
 80078c4:	4452      	add	r2, sl
 80078c6:	b29b      	uxth	r3, r3
 80078c8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80078cc:	f84c 3b04 	str.w	r3, [ip], #4
 80078d0:	f857 3b04 	ldr.w	r3, [r7], #4
 80078d4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80078d8:	f8bc 3000 	ldrh.w	r3, [ip]
 80078dc:	fb09 330a 	mla	r3, r9, sl, r3
 80078e0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80078e4:	42bd      	cmp	r5, r7
 80078e6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80078ea:	d8e5      	bhi.n	80078b8 <__multiply+0xfc>
 80078ec:	9a01      	ldr	r2, [sp, #4]
 80078ee:	50a3      	str	r3, [r4, r2]
 80078f0:	3404      	adds	r4, #4
 80078f2:	e79f      	b.n	8007834 <__multiply+0x78>
 80078f4:	3e01      	subs	r6, #1
 80078f6:	e7a1      	b.n	800783c <__multiply+0x80>
 80078f8:	08008550 	.word	0x08008550
 80078fc:	08008561 	.word	0x08008561

08007900 <__pow5mult>:
 8007900:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007904:	4615      	mov	r5, r2
 8007906:	f012 0203 	ands.w	r2, r2, #3
 800790a:	4607      	mov	r7, r0
 800790c:	460e      	mov	r6, r1
 800790e:	d007      	beq.n	8007920 <__pow5mult+0x20>
 8007910:	4c25      	ldr	r4, [pc, #148]	@ (80079a8 <__pow5mult+0xa8>)
 8007912:	3a01      	subs	r2, #1
 8007914:	2300      	movs	r3, #0
 8007916:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800791a:	f7ff fea7 	bl	800766c <__multadd>
 800791e:	4606      	mov	r6, r0
 8007920:	10ad      	asrs	r5, r5, #2
 8007922:	d03d      	beq.n	80079a0 <__pow5mult+0xa0>
 8007924:	69fc      	ldr	r4, [r7, #28]
 8007926:	b97c      	cbnz	r4, 8007948 <__pow5mult+0x48>
 8007928:	2010      	movs	r0, #16
 800792a:	f7ff fd87 	bl	800743c <malloc>
 800792e:	4602      	mov	r2, r0
 8007930:	61f8      	str	r0, [r7, #28]
 8007932:	b928      	cbnz	r0, 8007940 <__pow5mult+0x40>
 8007934:	4b1d      	ldr	r3, [pc, #116]	@ (80079ac <__pow5mult+0xac>)
 8007936:	481e      	ldr	r0, [pc, #120]	@ (80079b0 <__pow5mult+0xb0>)
 8007938:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800793c:	f000 fc3e 	bl	80081bc <__assert_func>
 8007940:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007944:	6004      	str	r4, [r0, #0]
 8007946:	60c4      	str	r4, [r0, #12]
 8007948:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800794c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007950:	b94c      	cbnz	r4, 8007966 <__pow5mult+0x66>
 8007952:	f240 2171 	movw	r1, #625	@ 0x271
 8007956:	4638      	mov	r0, r7
 8007958:	f7ff ff1a 	bl	8007790 <__i2b>
 800795c:	2300      	movs	r3, #0
 800795e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007962:	4604      	mov	r4, r0
 8007964:	6003      	str	r3, [r0, #0]
 8007966:	f04f 0900 	mov.w	r9, #0
 800796a:	07eb      	lsls	r3, r5, #31
 800796c:	d50a      	bpl.n	8007984 <__pow5mult+0x84>
 800796e:	4631      	mov	r1, r6
 8007970:	4622      	mov	r2, r4
 8007972:	4638      	mov	r0, r7
 8007974:	f7ff ff22 	bl	80077bc <__multiply>
 8007978:	4631      	mov	r1, r6
 800797a:	4680      	mov	r8, r0
 800797c:	4638      	mov	r0, r7
 800797e:	f7ff fe53 	bl	8007628 <_Bfree>
 8007982:	4646      	mov	r6, r8
 8007984:	106d      	asrs	r5, r5, #1
 8007986:	d00b      	beq.n	80079a0 <__pow5mult+0xa0>
 8007988:	6820      	ldr	r0, [r4, #0]
 800798a:	b938      	cbnz	r0, 800799c <__pow5mult+0x9c>
 800798c:	4622      	mov	r2, r4
 800798e:	4621      	mov	r1, r4
 8007990:	4638      	mov	r0, r7
 8007992:	f7ff ff13 	bl	80077bc <__multiply>
 8007996:	6020      	str	r0, [r4, #0]
 8007998:	f8c0 9000 	str.w	r9, [r0]
 800799c:	4604      	mov	r4, r0
 800799e:	e7e4      	b.n	800796a <__pow5mult+0x6a>
 80079a0:	4630      	mov	r0, r6
 80079a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80079a6:	bf00      	nop
 80079a8:	08008614 	.word	0x08008614
 80079ac:	080084e1 	.word	0x080084e1
 80079b0:	08008561 	.word	0x08008561

080079b4 <__lshift>:
 80079b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079b8:	460c      	mov	r4, r1
 80079ba:	6849      	ldr	r1, [r1, #4]
 80079bc:	6923      	ldr	r3, [r4, #16]
 80079be:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80079c2:	68a3      	ldr	r3, [r4, #8]
 80079c4:	4607      	mov	r7, r0
 80079c6:	4691      	mov	r9, r2
 80079c8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80079cc:	f108 0601 	add.w	r6, r8, #1
 80079d0:	42b3      	cmp	r3, r6
 80079d2:	db0b      	blt.n	80079ec <__lshift+0x38>
 80079d4:	4638      	mov	r0, r7
 80079d6:	f7ff fde7 	bl	80075a8 <_Balloc>
 80079da:	4605      	mov	r5, r0
 80079dc:	b948      	cbnz	r0, 80079f2 <__lshift+0x3e>
 80079de:	4602      	mov	r2, r0
 80079e0:	4b28      	ldr	r3, [pc, #160]	@ (8007a84 <__lshift+0xd0>)
 80079e2:	4829      	ldr	r0, [pc, #164]	@ (8007a88 <__lshift+0xd4>)
 80079e4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80079e8:	f000 fbe8 	bl	80081bc <__assert_func>
 80079ec:	3101      	adds	r1, #1
 80079ee:	005b      	lsls	r3, r3, #1
 80079f0:	e7ee      	b.n	80079d0 <__lshift+0x1c>
 80079f2:	2300      	movs	r3, #0
 80079f4:	f100 0114 	add.w	r1, r0, #20
 80079f8:	f100 0210 	add.w	r2, r0, #16
 80079fc:	4618      	mov	r0, r3
 80079fe:	4553      	cmp	r3, sl
 8007a00:	db33      	blt.n	8007a6a <__lshift+0xb6>
 8007a02:	6920      	ldr	r0, [r4, #16]
 8007a04:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007a08:	f104 0314 	add.w	r3, r4, #20
 8007a0c:	f019 091f 	ands.w	r9, r9, #31
 8007a10:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007a14:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007a18:	d02b      	beq.n	8007a72 <__lshift+0xbe>
 8007a1a:	f1c9 0e20 	rsb	lr, r9, #32
 8007a1e:	468a      	mov	sl, r1
 8007a20:	2200      	movs	r2, #0
 8007a22:	6818      	ldr	r0, [r3, #0]
 8007a24:	fa00 f009 	lsl.w	r0, r0, r9
 8007a28:	4310      	orrs	r0, r2
 8007a2a:	f84a 0b04 	str.w	r0, [sl], #4
 8007a2e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a32:	459c      	cmp	ip, r3
 8007a34:	fa22 f20e 	lsr.w	r2, r2, lr
 8007a38:	d8f3      	bhi.n	8007a22 <__lshift+0x6e>
 8007a3a:	ebac 0304 	sub.w	r3, ip, r4
 8007a3e:	3b15      	subs	r3, #21
 8007a40:	f023 0303 	bic.w	r3, r3, #3
 8007a44:	3304      	adds	r3, #4
 8007a46:	f104 0015 	add.w	r0, r4, #21
 8007a4a:	4560      	cmp	r0, ip
 8007a4c:	bf88      	it	hi
 8007a4e:	2304      	movhi	r3, #4
 8007a50:	50ca      	str	r2, [r1, r3]
 8007a52:	b10a      	cbz	r2, 8007a58 <__lshift+0xa4>
 8007a54:	f108 0602 	add.w	r6, r8, #2
 8007a58:	3e01      	subs	r6, #1
 8007a5a:	4638      	mov	r0, r7
 8007a5c:	612e      	str	r6, [r5, #16]
 8007a5e:	4621      	mov	r1, r4
 8007a60:	f7ff fde2 	bl	8007628 <_Bfree>
 8007a64:	4628      	mov	r0, r5
 8007a66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a6a:	f842 0f04 	str.w	r0, [r2, #4]!
 8007a6e:	3301      	adds	r3, #1
 8007a70:	e7c5      	b.n	80079fe <__lshift+0x4a>
 8007a72:	3904      	subs	r1, #4
 8007a74:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a78:	f841 2f04 	str.w	r2, [r1, #4]!
 8007a7c:	459c      	cmp	ip, r3
 8007a7e:	d8f9      	bhi.n	8007a74 <__lshift+0xc0>
 8007a80:	e7ea      	b.n	8007a58 <__lshift+0xa4>
 8007a82:	bf00      	nop
 8007a84:	08008550 	.word	0x08008550
 8007a88:	08008561 	.word	0x08008561

08007a8c <__mcmp>:
 8007a8c:	690a      	ldr	r2, [r1, #16]
 8007a8e:	4603      	mov	r3, r0
 8007a90:	6900      	ldr	r0, [r0, #16]
 8007a92:	1a80      	subs	r0, r0, r2
 8007a94:	b530      	push	{r4, r5, lr}
 8007a96:	d10e      	bne.n	8007ab6 <__mcmp+0x2a>
 8007a98:	3314      	adds	r3, #20
 8007a9a:	3114      	adds	r1, #20
 8007a9c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007aa0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007aa4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007aa8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007aac:	4295      	cmp	r5, r2
 8007aae:	d003      	beq.n	8007ab8 <__mcmp+0x2c>
 8007ab0:	d205      	bcs.n	8007abe <__mcmp+0x32>
 8007ab2:	f04f 30ff 	mov.w	r0, #4294967295
 8007ab6:	bd30      	pop	{r4, r5, pc}
 8007ab8:	42a3      	cmp	r3, r4
 8007aba:	d3f3      	bcc.n	8007aa4 <__mcmp+0x18>
 8007abc:	e7fb      	b.n	8007ab6 <__mcmp+0x2a>
 8007abe:	2001      	movs	r0, #1
 8007ac0:	e7f9      	b.n	8007ab6 <__mcmp+0x2a>
	...

08007ac4 <__mdiff>:
 8007ac4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ac8:	4689      	mov	r9, r1
 8007aca:	4606      	mov	r6, r0
 8007acc:	4611      	mov	r1, r2
 8007ace:	4648      	mov	r0, r9
 8007ad0:	4614      	mov	r4, r2
 8007ad2:	f7ff ffdb 	bl	8007a8c <__mcmp>
 8007ad6:	1e05      	subs	r5, r0, #0
 8007ad8:	d112      	bne.n	8007b00 <__mdiff+0x3c>
 8007ada:	4629      	mov	r1, r5
 8007adc:	4630      	mov	r0, r6
 8007ade:	f7ff fd63 	bl	80075a8 <_Balloc>
 8007ae2:	4602      	mov	r2, r0
 8007ae4:	b928      	cbnz	r0, 8007af2 <__mdiff+0x2e>
 8007ae6:	4b3f      	ldr	r3, [pc, #252]	@ (8007be4 <__mdiff+0x120>)
 8007ae8:	f240 2137 	movw	r1, #567	@ 0x237
 8007aec:	483e      	ldr	r0, [pc, #248]	@ (8007be8 <__mdiff+0x124>)
 8007aee:	f000 fb65 	bl	80081bc <__assert_func>
 8007af2:	2301      	movs	r3, #1
 8007af4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007af8:	4610      	mov	r0, r2
 8007afa:	b003      	add	sp, #12
 8007afc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b00:	bfbc      	itt	lt
 8007b02:	464b      	movlt	r3, r9
 8007b04:	46a1      	movlt	r9, r4
 8007b06:	4630      	mov	r0, r6
 8007b08:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007b0c:	bfba      	itte	lt
 8007b0e:	461c      	movlt	r4, r3
 8007b10:	2501      	movlt	r5, #1
 8007b12:	2500      	movge	r5, #0
 8007b14:	f7ff fd48 	bl	80075a8 <_Balloc>
 8007b18:	4602      	mov	r2, r0
 8007b1a:	b918      	cbnz	r0, 8007b24 <__mdiff+0x60>
 8007b1c:	4b31      	ldr	r3, [pc, #196]	@ (8007be4 <__mdiff+0x120>)
 8007b1e:	f240 2145 	movw	r1, #581	@ 0x245
 8007b22:	e7e3      	b.n	8007aec <__mdiff+0x28>
 8007b24:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007b28:	6926      	ldr	r6, [r4, #16]
 8007b2a:	60c5      	str	r5, [r0, #12]
 8007b2c:	f109 0310 	add.w	r3, r9, #16
 8007b30:	f109 0514 	add.w	r5, r9, #20
 8007b34:	f104 0e14 	add.w	lr, r4, #20
 8007b38:	f100 0b14 	add.w	fp, r0, #20
 8007b3c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007b40:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007b44:	9301      	str	r3, [sp, #4]
 8007b46:	46d9      	mov	r9, fp
 8007b48:	f04f 0c00 	mov.w	ip, #0
 8007b4c:	9b01      	ldr	r3, [sp, #4]
 8007b4e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007b52:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007b56:	9301      	str	r3, [sp, #4]
 8007b58:	fa1f f38a 	uxth.w	r3, sl
 8007b5c:	4619      	mov	r1, r3
 8007b5e:	b283      	uxth	r3, r0
 8007b60:	1acb      	subs	r3, r1, r3
 8007b62:	0c00      	lsrs	r0, r0, #16
 8007b64:	4463      	add	r3, ip
 8007b66:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007b6a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007b6e:	b29b      	uxth	r3, r3
 8007b70:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007b74:	4576      	cmp	r6, lr
 8007b76:	f849 3b04 	str.w	r3, [r9], #4
 8007b7a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007b7e:	d8e5      	bhi.n	8007b4c <__mdiff+0x88>
 8007b80:	1b33      	subs	r3, r6, r4
 8007b82:	3b15      	subs	r3, #21
 8007b84:	f023 0303 	bic.w	r3, r3, #3
 8007b88:	3415      	adds	r4, #21
 8007b8a:	3304      	adds	r3, #4
 8007b8c:	42a6      	cmp	r6, r4
 8007b8e:	bf38      	it	cc
 8007b90:	2304      	movcc	r3, #4
 8007b92:	441d      	add	r5, r3
 8007b94:	445b      	add	r3, fp
 8007b96:	461e      	mov	r6, r3
 8007b98:	462c      	mov	r4, r5
 8007b9a:	4544      	cmp	r4, r8
 8007b9c:	d30e      	bcc.n	8007bbc <__mdiff+0xf8>
 8007b9e:	f108 0103 	add.w	r1, r8, #3
 8007ba2:	1b49      	subs	r1, r1, r5
 8007ba4:	f021 0103 	bic.w	r1, r1, #3
 8007ba8:	3d03      	subs	r5, #3
 8007baa:	45a8      	cmp	r8, r5
 8007bac:	bf38      	it	cc
 8007bae:	2100      	movcc	r1, #0
 8007bb0:	440b      	add	r3, r1
 8007bb2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007bb6:	b191      	cbz	r1, 8007bde <__mdiff+0x11a>
 8007bb8:	6117      	str	r7, [r2, #16]
 8007bba:	e79d      	b.n	8007af8 <__mdiff+0x34>
 8007bbc:	f854 1b04 	ldr.w	r1, [r4], #4
 8007bc0:	46e6      	mov	lr, ip
 8007bc2:	0c08      	lsrs	r0, r1, #16
 8007bc4:	fa1c fc81 	uxtah	ip, ip, r1
 8007bc8:	4471      	add	r1, lr
 8007bca:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007bce:	b289      	uxth	r1, r1
 8007bd0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007bd4:	f846 1b04 	str.w	r1, [r6], #4
 8007bd8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007bdc:	e7dd      	b.n	8007b9a <__mdiff+0xd6>
 8007bde:	3f01      	subs	r7, #1
 8007be0:	e7e7      	b.n	8007bb2 <__mdiff+0xee>
 8007be2:	bf00      	nop
 8007be4:	08008550 	.word	0x08008550
 8007be8:	08008561 	.word	0x08008561

08007bec <__d2b>:
 8007bec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007bf0:	460f      	mov	r7, r1
 8007bf2:	2101      	movs	r1, #1
 8007bf4:	ec59 8b10 	vmov	r8, r9, d0
 8007bf8:	4616      	mov	r6, r2
 8007bfa:	f7ff fcd5 	bl	80075a8 <_Balloc>
 8007bfe:	4604      	mov	r4, r0
 8007c00:	b930      	cbnz	r0, 8007c10 <__d2b+0x24>
 8007c02:	4602      	mov	r2, r0
 8007c04:	4b23      	ldr	r3, [pc, #140]	@ (8007c94 <__d2b+0xa8>)
 8007c06:	4824      	ldr	r0, [pc, #144]	@ (8007c98 <__d2b+0xac>)
 8007c08:	f240 310f 	movw	r1, #783	@ 0x30f
 8007c0c:	f000 fad6 	bl	80081bc <__assert_func>
 8007c10:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007c14:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007c18:	b10d      	cbz	r5, 8007c1e <__d2b+0x32>
 8007c1a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007c1e:	9301      	str	r3, [sp, #4]
 8007c20:	f1b8 0300 	subs.w	r3, r8, #0
 8007c24:	d023      	beq.n	8007c6e <__d2b+0x82>
 8007c26:	4668      	mov	r0, sp
 8007c28:	9300      	str	r3, [sp, #0]
 8007c2a:	f7ff fd84 	bl	8007736 <__lo0bits>
 8007c2e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007c32:	b1d0      	cbz	r0, 8007c6a <__d2b+0x7e>
 8007c34:	f1c0 0320 	rsb	r3, r0, #32
 8007c38:	fa02 f303 	lsl.w	r3, r2, r3
 8007c3c:	430b      	orrs	r3, r1
 8007c3e:	40c2      	lsrs	r2, r0
 8007c40:	6163      	str	r3, [r4, #20]
 8007c42:	9201      	str	r2, [sp, #4]
 8007c44:	9b01      	ldr	r3, [sp, #4]
 8007c46:	61a3      	str	r3, [r4, #24]
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	bf0c      	ite	eq
 8007c4c:	2201      	moveq	r2, #1
 8007c4e:	2202      	movne	r2, #2
 8007c50:	6122      	str	r2, [r4, #16]
 8007c52:	b1a5      	cbz	r5, 8007c7e <__d2b+0x92>
 8007c54:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007c58:	4405      	add	r5, r0
 8007c5a:	603d      	str	r5, [r7, #0]
 8007c5c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007c60:	6030      	str	r0, [r6, #0]
 8007c62:	4620      	mov	r0, r4
 8007c64:	b003      	add	sp, #12
 8007c66:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007c6a:	6161      	str	r1, [r4, #20]
 8007c6c:	e7ea      	b.n	8007c44 <__d2b+0x58>
 8007c6e:	a801      	add	r0, sp, #4
 8007c70:	f7ff fd61 	bl	8007736 <__lo0bits>
 8007c74:	9b01      	ldr	r3, [sp, #4]
 8007c76:	6163      	str	r3, [r4, #20]
 8007c78:	3020      	adds	r0, #32
 8007c7a:	2201      	movs	r2, #1
 8007c7c:	e7e8      	b.n	8007c50 <__d2b+0x64>
 8007c7e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007c82:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007c86:	6038      	str	r0, [r7, #0]
 8007c88:	6918      	ldr	r0, [r3, #16]
 8007c8a:	f7ff fd35 	bl	80076f8 <__hi0bits>
 8007c8e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007c92:	e7e5      	b.n	8007c60 <__d2b+0x74>
 8007c94:	08008550 	.word	0x08008550
 8007c98:	08008561 	.word	0x08008561

08007c9c <__sfputc_r>:
 8007c9c:	6893      	ldr	r3, [r2, #8]
 8007c9e:	3b01      	subs	r3, #1
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	b410      	push	{r4}
 8007ca4:	6093      	str	r3, [r2, #8]
 8007ca6:	da08      	bge.n	8007cba <__sfputc_r+0x1e>
 8007ca8:	6994      	ldr	r4, [r2, #24]
 8007caa:	42a3      	cmp	r3, r4
 8007cac:	db01      	blt.n	8007cb2 <__sfputc_r+0x16>
 8007cae:	290a      	cmp	r1, #10
 8007cb0:	d103      	bne.n	8007cba <__sfputc_r+0x1e>
 8007cb2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007cb6:	f7fe bc0a 	b.w	80064ce <__swbuf_r>
 8007cba:	6813      	ldr	r3, [r2, #0]
 8007cbc:	1c58      	adds	r0, r3, #1
 8007cbe:	6010      	str	r0, [r2, #0]
 8007cc0:	7019      	strb	r1, [r3, #0]
 8007cc2:	4608      	mov	r0, r1
 8007cc4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007cc8:	4770      	bx	lr

08007cca <__sfputs_r>:
 8007cca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ccc:	4606      	mov	r6, r0
 8007cce:	460f      	mov	r7, r1
 8007cd0:	4614      	mov	r4, r2
 8007cd2:	18d5      	adds	r5, r2, r3
 8007cd4:	42ac      	cmp	r4, r5
 8007cd6:	d101      	bne.n	8007cdc <__sfputs_r+0x12>
 8007cd8:	2000      	movs	r0, #0
 8007cda:	e007      	b.n	8007cec <__sfputs_r+0x22>
 8007cdc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ce0:	463a      	mov	r2, r7
 8007ce2:	4630      	mov	r0, r6
 8007ce4:	f7ff ffda 	bl	8007c9c <__sfputc_r>
 8007ce8:	1c43      	adds	r3, r0, #1
 8007cea:	d1f3      	bne.n	8007cd4 <__sfputs_r+0xa>
 8007cec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007cf0 <_vfiprintf_r>:
 8007cf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cf4:	460d      	mov	r5, r1
 8007cf6:	b09d      	sub	sp, #116	@ 0x74
 8007cf8:	4614      	mov	r4, r2
 8007cfa:	4698      	mov	r8, r3
 8007cfc:	4606      	mov	r6, r0
 8007cfe:	b118      	cbz	r0, 8007d08 <_vfiprintf_r+0x18>
 8007d00:	6a03      	ldr	r3, [r0, #32]
 8007d02:	b90b      	cbnz	r3, 8007d08 <_vfiprintf_r+0x18>
 8007d04:	f7fe fafa 	bl	80062fc <__sinit>
 8007d08:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007d0a:	07d9      	lsls	r1, r3, #31
 8007d0c:	d405      	bmi.n	8007d1a <_vfiprintf_r+0x2a>
 8007d0e:	89ab      	ldrh	r3, [r5, #12]
 8007d10:	059a      	lsls	r2, r3, #22
 8007d12:	d402      	bmi.n	8007d1a <_vfiprintf_r+0x2a>
 8007d14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007d16:	f7fe fcec 	bl	80066f2 <__retarget_lock_acquire_recursive>
 8007d1a:	89ab      	ldrh	r3, [r5, #12]
 8007d1c:	071b      	lsls	r3, r3, #28
 8007d1e:	d501      	bpl.n	8007d24 <_vfiprintf_r+0x34>
 8007d20:	692b      	ldr	r3, [r5, #16]
 8007d22:	b99b      	cbnz	r3, 8007d4c <_vfiprintf_r+0x5c>
 8007d24:	4629      	mov	r1, r5
 8007d26:	4630      	mov	r0, r6
 8007d28:	f7fe fc10 	bl	800654c <__swsetup_r>
 8007d2c:	b170      	cbz	r0, 8007d4c <_vfiprintf_r+0x5c>
 8007d2e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007d30:	07dc      	lsls	r4, r3, #31
 8007d32:	d504      	bpl.n	8007d3e <_vfiprintf_r+0x4e>
 8007d34:	f04f 30ff 	mov.w	r0, #4294967295
 8007d38:	b01d      	add	sp, #116	@ 0x74
 8007d3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d3e:	89ab      	ldrh	r3, [r5, #12]
 8007d40:	0598      	lsls	r0, r3, #22
 8007d42:	d4f7      	bmi.n	8007d34 <_vfiprintf_r+0x44>
 8007d44:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007d46:	f7fe fcd5 	bl	80066f4 <__retarget_lock_release_recursive>
 8007d4a:	e7f3      	b.n	8007d34 <_vfiprintf_r+0x44>
 8007d4c:	2300      	movs	r3, #0
 8007d4e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d50:	2320      	movs	r3, #32
 8007d52:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007d56:	f8cd 800c 	str.w	r8, [sp, #12]
 8007d5a:	2330      	movs	r3, #48	@ 0x30
 8007d5c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007f0c <_vfiprintf_r+0x21c>
 8007d60:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007d64:	f04f 0901 	mov.w	r9, #1
 8007d68:	4623      	mov	r3, r4
 8007d6a:	469a      	mov	sl, r3
 8007d6c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007d70:	b10a      	cbz	r2, 8007d76 <_vfiprintf_r+0x86>
 8007d72:	2a25      	cmp	r2, #37	@ 0x25
 8007d74:	d1f9      	bne.n	8007d6a <_vfiprintf_r+0x7a>
 8007d76:	ebba 0b04 	subs.w	fp, sl, r4
 8007d7a:	d00b      	beq.n	8007d94 <_vfiprintf_r+0xa4>
 8007d7c:	465b      	mov	r3, fp
 8007d7e:	4622      	mov	r2, r4
 8007d80:	4629      	mov	r1, r5
 8007d82:	4630      	mov	r0, r6
 8007d84:	f7ff ffa1 	bl	8007cca <__sfputs_r>
 8007d88:	3001      	adds	r0, #1
 8007d8a:	f000 80a7 	beq.w	8007edc <_vfiprintf_r+0x1ec>
 8007d8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007d90:	445a      	add	r2, fp
 8007d92:	9209      	str	r2, [sp, #36]	@ 0x24
 8007d94:	f89a 3000 	ldrb.w	r3, [sl]
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	f000 809f 	beq.w	8007edc <_vfiprintf_r+0x1ec>
 8007d9e:	2300      	movs	r3, #0
 8007da0:	f04f 32ff 	mov.w	r2, #4294967295
 8007da4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007da8:	f10a 0a01 	add.w	sl, sl, #1
 8007dac:	9304      	str	r3, [sp, #16]
 8007dae:	9307      	str	r3, [sp, #28]
 8007db0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007db4:	931a      	str	r3, [sp, #104]	@ 0x68
 8007db6:	4654      	mov	r4, sl
 8007db8:	2205      	movs	r2, #5
 8007dba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007dbe:	4853      	ldr	r0, [pc, #332]	@ (8007f0c <_vfiprintf_r+0x21c>)
 8007dc0:	f7f8 fa06 	bl	80001d0 <memchr>
 8007dc4:	9a04      	ldr	r2, [sp, #16]
 8007dc6:	b9d8      	cbnz	r0, 8007e00 <_vfiprintf_r+0x110>
 8007dc8:	06d1      	lsls	r1, r2, #27
 8007dca:	bf44      	itt	mi
 8007dcc:	2320      	movmi	r3, #32
 8007dce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007dd2:	0713      	lsls	r3, r2, #28
 8007dd4:	bf44      	itt	mi
 8007dd6:	232b      	movmi	r3, #43	@ 0x2b
 8007dd8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007ddc:	f89a 3000 	ldrb.w	r3, [sl]
 8007de0:	2b2a      	cmp	r3, #42	@ 0x2a
 8007de2:	d015      	beq.n	8007e10 <_vfiprintf_r+0x120>
 8007de4:	9a07      	ldr	r2, [sp, #28]
 8007de6:	4654      	mov	r4, sl
 8007de8:	2000      	movs	r0, #0
 8007dea:	f04f 0c0a 	mov.w	ip, #10
 8007dee:	4621      	mov	r1, r4
 8007df0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007df4:	3b30      	subs	r3, #48	@ 0x30
 8007df6:	2b09      	cmp	r3, #9
 8007df8:	d94b      	bls.n	8007e92 <_vfiprintf_r+0x1a2>
 8007dfa:	b1b0      	cbz	r0, 8007e2a <_vfiprintf_r+0x13a>
 8007dfc:	9207      	str	r2, [sp, #28]
 8007dfe:	e014      	b.n	8007e2a <_vfiprintf_r+0x13a>
 8007e00:	eba0 0308 	sub.w	r3, r0, r8
 8007e04:	fa09 f303 	lsl.w	r3, r9, r3
 8007e08:	4313      	orrs	r3, r2
 8007e0a:	9304      	str	r3, [sp, #16]
 8007e0c:	46a2      	mov	sl, r4
 8007e0e:	e7d2      	b.n	8007db6 <_vfiprintf_r+0xc6>
 8007e10:	9b03      	ldr	r3, [sp, #12]
 8007e12:	1d19      	adds	r1, r3, #4
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	9103      	str	r1, [sp, #12]
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	bfbb      	ittet	lt
 8007e1c:	425b      	neglt	r3, r3
 8007e1e:	f042 0202 	orrlt.w	r2, r2, #2
 8007e22:	9307      	strge	r3, [sp, #28]
 8007e24:	9307      	strlt	r3, [sp, #28]
 8007e26:	bfb8      	it	lt
 8007e28:	9204      	strlt	r2, [sp, #16]
 8007e2a:	7823      	ldrb	r3, [r4, #0]
 8007e2c:	2b2e      	cmp	r3, #46	@ 0x2e
 8007e2e:	d10a      	bne.n	8007e46 <_vfiprintf_r+0x156>
 8007e30:	7863      	ldrb	r3, [r4, #1]
 8007e32:	2b2a      	cmp	r3, #42	@ 0x2a
 8007e34:	d132      	bne.n	8007e9c <_vfiprintf_r+0x1ac>
 8007e36:	9b03      	ldr	r3, [sp, #12]
 8007e38:	1d1a      	adds	r2, r3, #4
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	9203      	str	r2, [sp, #12]
 8007e3e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007e42:	3402      	adds	r4, #2
 8007e44:	9305      	str	r3, [sp, #20]
 8007e46:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007f1c <_vfiprintf_r+0x22c>
 8007e4a:	7821      	ldrb	r1, [r4, #0]
 8007e4c:	2203      	movs	r2, #3
 8007e4e:	4650      	mov	r0, sl
 8007e50:	f7f8 f9be 	bl	80001d0 <memchr>
 8007e54:	b138      	cbz	r0, 8007e66 <_vfiprintf_r+0x176>
 8007e56:	9b04      	ldr	r3, [sp, #16]
 8007e58:	eba0 000a 	sub.w	r0, r0, sl
 8007e5c:	2240      	movs	r2, #64	@ 0x40
 8007e5e:	4082      	lsls	r2, r0
 8007e60:	4313      	orrs	r3, r2
 8007e62:	3401      	adds	r4, #1
 8007e64:	9304      	str	r3, [sp, #16]
 8007e66:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e6a:	4829      	ldr	r0, [pc, #164]	@ (8007f10 <_vfiprintf_r+0x220>)
 8007e6c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007e70:	2206      	movs	r2, #6
 8007e72:	f7f8 f9ad 	bl	80001d0 <memchr>
 8007e76:	2800      	cmp	r0, #0
 8007e78:	d03f      	beq.n	8007efa <_vfiprintf_r+0x20a>
 8007e7a:	4b26      	ldr	r3, [pc, #152]	@ (8007f14 <_vfiprintf_r+0x224>)
 8007e7c:	bb1b      	cbnz	r3, 8007ec6 <_vfiprintf_r+0x1d6>
 8007e7e:	9b03      	ldr	r3, [sp, #12]
 8007e80:	3307      	adds	r3, #7
 8007e82:	f023 0307 	bic.w	r3, r3, #7
 8007e86:	3308      	adds	r3, #8
 8007e88:	9303      	str	r3, [sp, #12]
 8007e8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e8c:	443b      	add	r3, r7
 8007e8e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e90:	e76a      	b.n	8007d68 <_vfiprintf_r+0x78>
 8007e92:	fb0c 3202 	mla	r2, ip, r2, r3
 8007e96:	460c      	mov	r4, r1
 8007e98:	2001      	movs	r0, #1
 8007e9a:	e7a8      	b.n	8007dee <_vfiprintf_r+0xfe>
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	3401      	adds	r4, #1
 8007ea0:	9305      	str	r3, [sp, #20]
 8007ea2:	4619      	mov	r1, r3
 8007ea4:	f04f 0c0a 	mov.w	ip, #10
 8007ea8:	4620      	mov	r0, r4
 8007eaa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007eae:	3a30      	subs	r2, #48	@ 0x30
 8007eb0:	2a09      	cmp	r2, #9
 8007eb2:	d903      	bls.n	8007ebc <_vfiprintf_r+0x1cc>
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d0c6      	beq.n	8007e46 <_vfiprintf_r+0x156>
 8007eb8:	9105      	str	r1, [sp, #20]
 8007eba:	e7c4      	b.n	8007e46 <_vfiprintf_r+0x156>
 8007ebc:	fb0c 2101 	mla	r1, ip, r1, r2
 8007ec0:	4604      	mov	r4, r0
 8007ec2:	2301      	movs	r3, #1
 8007ec4:	e7f0      	b.n	8007ea8 <_vfiprintf_r+0x1b8>
 8007ec6:	ab03      	add	r3, sp, #12
 8007ec8:	9300      	str	r3, [sp, #0]
 8007eca:	462a      	mov	r2, r5
 8007ecc:	4b12      	ldr	r3, [pc, #72]	@ (8007f18 <_vfiprintf_r+0x228>)
 8007ece:	a904      	add	r1, sp, #16
 8007ed0:	4630      	mov	r0, r6
 8007ed2:	f7fd fdd1 	bl	8005a78 <_printf_float>
 8007ed6:	4607      	mov	r7, r0
 8007ed8:	1c78      	adds	r0, r7, #1
 8007eda:	d1d6      	bne.n	8007e8a <_vfiprintf_r+0x19a>
 8007edc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007ede:	07d9      	lsls	r1, r3, #31
 8007ee0:	d405      	bmi.n	8007eee <_vfiprintf_r+0x1fe>
 8007ee2:	89ab      	ldrh	r3, [r5, #12]
 8007ee4:	059a      	lsls	r2, r3, #22
 8007ee6:	d402      	bmi.n	8007eee <_vfiprintf_r+0x1fe>
 8007ee8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007eea:	f7fe fc03 	bl	80066f4 <__retarget_lock_release_recursive>
 8007eee:	89ab      	ldrh	r3, [r5, #12]
 8007ef0:	065b      	lsls	r3, r3, #25
 8007ef2:	f53f af1f 	bmi.w	8007d34 <_vfiprintf_r+0x44>
 8007ef6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007ef8:	e71e      	b.n	8007d38 <_vfiprintf_r+0x48>
 8007efa:	ab03      	add	r3, sp, #12
 8007efc:	9300      	str	r3, [sp, #0]
 8007efe:	462a      	mov	r2, r5
 8007f00:	4b05      	ldr	r3, [pc, #20]	@ (8007f18 <_vfiprintf_r+0x228>)
 8007f02:	a904      	add	r1, sp, #16
 8007f04:	4630      	mov	r0, r6
 8007f06:	f7fe f84f 	bl	8005fa8 <_printf_i>
 8007f0a:	e7e4      	b.n	8007ed6 <_vfiprintf_r+0x1e6>
 8007f0c:	080085ba 	.word	0x080085ba
 8007f10:	080085c4 	.word	0x080085c4
 8007f14:	08005a79 	.word	0x08005a79
 8007f18:	08007ccb 	.word	0x08007ccb
 8007f1c:	080085c0 	.word	0x080085c0

08007f20 <__sflush_r>:
 8007f20:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007f24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f28:	0716      	lsls	r6, r2, #28
 8007f2a:	4605      	mov	r5, r0
 8007f2c:	460c      	mov	r4, r1
 8007f2e:	d454      	bmi.n	8007fda <__sflush_r+0xba>
 8007f30:	684b      	ldr	r3, [r1, #4]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	dc02      	bgt.n	8007f3c <__sflush_r+0x1c>
 8007f36:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	dd48      	ble.n	8007fce <__sflush_r+0xae>
 8007f3c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007f3e:	2e00      	cmp	r6, #0
 8007f40:	d045      	beq.n	8007fce <__sflush_r+0xae>
 8007f42:	2300      	movs	r3, #0
 8007f44:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007f48:	682f      	ldr	r7, [r5, #0]
 8007f4a:	6a21      	ldr	r1, [r4, #32]
 8007f4c:	602b      	str	r3, [r5, #0]
 8007f4e:	d030      	beq.n	8007fb2 <__sflush_r+0x92>
 8007f50:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007f52:	89a3      	ldrh	r3, [r4, #12]
 8007f54:	0759      	lsls	r1, r3, #29
 8007f56:	d505      	bpl.n	8007f64 <__sflush_r+0x44>
 8007f58:	6863      	ldr	r3, [r4, #4]
 8007f5a:	1ad2      	subs	r2, r2, r3
 8007f5c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007f5e:	b10b      	cbz	r3, 8007f64 <__sflush_r+0x44>
 8007f60:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007f62:	1ad2      	subs	r2, r2, r3
 8007f64:	2300      	movs	r3, #0
 8007f66:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007f68:	6a21      	ldr	r1, [r4, #32]
 8007f6a:	4628      	mov	r0, r5
 8007f6c:	47b0      	blx	r6
 8007f6e:	1c43      	adds	r3, r0, #1
 8007f70:	89a3      	ldrh	r3, [r4, #12]
 8007f72:	d106      	bne.n	8007f82 <__sflush_r+0x62>
 8007f74:	6829      	ldr	r1, [r5, #0]
 8007f76:	291d      	cmp	r1, #29
 8007f78:	d82b      	bhi.n	8007fd2 <__sflush_r+0xb2>
 8007f7a:	4a2a      	ldr	r2, [pc, #168]	@ (8008024 <__sflush_r+0x104>)
 8007f7c:	40ca      	lsrs	r2, r1
 8007f7e:	07d6      	lsls	r6, r2, #31
 8007f80:	d527      	bpl.n	8007fd2 <__sflush_r+0xb2>
 8007f82:	2200      	movs	r2, #0
 8007f84:	6062      	str	r2, [r4, #4]
 8007f86:	04d9      	lsls	r1, r3, #19
 8007f88:	6922      	ldr	r2, [r4, #16]
 8007f8a:	6022      	str	r2, [r4, #0]
 8007f8c:	d504      	bpl.n	8007f98 <__sflush_r+0x78>
 8007f8e:	1c42      	adds	r2, r0, #1
 8007f90:	d101      	bne.n	8007f96 <__sflush_r+0x76>
 8007f92:	682b      	ldr	r3, [r5, #0]
 8007f94:	b903      	cbnz	r3, 8007f98 <__sflush_r+0x78>
 8007f96:	6560      	str	r0, [r4, #84]	@ 0x54
 8007f98:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007f9a:	602f      	str	r7, [r5, #0]
 8007f9c:	b1b9      	cbz	r1, 8007fce <__sflush_r+0xae>
 8007f9e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007fa2:	4299      	cmp	r1, r3
 8007fa4:	d002      	beq.n	8007fac <__sflush_r+0x8c>
 8007fa6:	4628      	mov	r0, r5
 8007fa8:	f7ff f9fe 	bl	80073a8 <_free_r>
 8007fac:	2300      	movs	r3, #0
 8007fae:	6363      	str	r3, [r4, #52]	@ 0x34
 8007fb0:	e00d      	b.n	8007fce <__sflush_r+0xae>
 8007fb2:	2301      	movs	r3, #1
 8007fb4:	4628      	mov	r0, r5
 8007fb6:	47b0      	blx	r6
 8007fb8:	4602      	mov	r2, r0
 8007fba:	1c50      	adds	r0, r2, #1
 8007fbc:	d1c9      	bne.n	8007f52 <__sflush_r+0x32>
 8007fbe:	682b      	ldr	r3, [r5, #0]
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d0c6      	beq.n	8007f52 <__sflush_r+0x32>
 8007fc4:	2b1d      	cmp	r3, #29
 8007fc6:	d001      	beq.n	8007fcc <__sflush_r+0xac>
 8007fc8:	2b16      	cmp	r3, #22
 8007fca:	d11e      	bne.n	800800a <__sflush_r+0xea>
 8007fcc:	602f      	str	r7, [r5, #0]
 8007fce:	2000      	movs	r0, #0
 8007fd0:	e022      	b.n	8008018 <__sflush_r+0xf8>
 8007fd2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007fd6:	b21b      	sxth	r3, r3
 8007fd8:	e01b      	b.n	8008012 <__sflush_r+0xf2>
 8007fda:	690f      	ldr	r7, [r1, #16]
 8007fdc:	2f00      	cmp	r7, #0
 8007fde:	d0f6      	beq.n	8007fce <__sflush_r+0xae>
 8007fe0:	0793      	lsls	r3, r2, #30
 8007fe2:	680e      	ldr	r6, [r1, #0]
 8007fe4:	bf08      	it	eq
 8007fe6:	694b      	ldreq	r3, [r1, #20]
 8007fe8:	600f      	str	r7, [r1, #0]
 8007fea:	bf18      	it	ne
 8007fec:	2300      	movne	r3, #0
 8007fee:	eba6 0807 	sub.w	r8, r6, r7
 8007ff2:	608b      	str	r3, [r1, #8]
 8007ff4:	f1b8 0f00 	cmp.w	r8, #0
 8007ff8:	dde9      	ble.n	8007fce <__sflush_r+0xae>
 8007ffa:	6a21      	ldr	r1, [r4, #32]
 8007ffc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007ffe:	4643      	mov	r3, r8
 8008000:	463a      	mov	r2, r7
 8008002:	4628      	mov	r0, r5
 8008004:	47b0      	blx	r6
 8008006:	2800      	cmp	r0, #0
 8008008:	dc08      	bgt.n	800801c <__sflush_r+0xfc>
 800800a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800800e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008012:	81a3      	strh	r3, [r4, #12]
 8008014:	f04f 30ff 	mov.w	r0, #4294967295
 8008018:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800801c:	4407      	add	r7, r0
 800801e:	eba8 0800 	sub.w	r8, r8, r0
 8008022:	e7e7      	b.n	8007ff4 <__sflush_r+0xd4>
 8008024:	20400001 	.word	0x20400001

08008028 <_fflush_r>:
 8008028:	b538      	push	{r3, r4, r5, lr}
 800802a:	690b      	ldr	r3, [r1, #16]
 800802c:	4605      	mov	r5, r0
 800802e:	460c      	mov	r4, r1
 8008030:	b913      	cbnz	r3, 8008038 <_fflush_r+0x10>
 8008032:	2500      	movs	r5, #0
 8008034:	4628      	mov	r0, r5
 8008036:	bd38      	pop	{r3, r4, r5, pc}
 8008038:	b118      	cbz	r0, 8008042 <_fflush_r+0x1a>
 800803a:	6a03      	ldr	r3, [r0, #32]
 800803c:	b90b      	cbnz	r3, 8008042 <_fflush_r+0x1a>
 800803e:	f7fe f95d 	bl	80062fc <__sinit>
 8008042:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008046:	2b00      	cmp	r3, #0
 8008048:	d0f3      	beq.n	8008032 <_fflush_r+0xa>
 800804a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800804c:	07d0      	lsls	r0, r2, #31
 800804e:	d404      	bmi.n	800805a <_fflush_r+0x32>
 8008050:	0599      	lsls	r1, r3, #22
 8008052:	d402      	bmi.n	800805a <_fflush_r+0x32>
 8008054:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008056:	f7fe fb4c 	bl	80066f2 <__retarget_lock_acquire_recursive>
 800805a:	4628      	mov	r0, r5
 800805c:	4621      	mov	r1, r4
 800805e:	f7ff ff5f 	bl	8007f20 <__sflush_r>
 8008062:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008064:	07da      	lsls	r2, r3, #31
 8008066:	4605      	mov	r5, r0
 8008068:	d4e4      	bmi.n	8008034 <_fflush_r+0xc>
 800806a:	89a3      	ldrh	r3, [r4, #12]
 800806c:	059b      	lsls	r3, r3, #22
 800806e:	d4e1      	bmi.n	8008034 <_fflush_r+0xc>
 8008070:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008072:	f7fe fb3f 	bl	80066f4 <__retarget_lock_release_recursive>
 8008076:	e7dd      	b.n	8008034 <_fflush_r+0xc>

08008078 <__swhatbuf_r>:
 8008078:	b570      	push	{r4, r5, r6, lr}
 800807a:	460c      	mov	r4, r1
 800807c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008080:	2900      	cmp	r1, #0
 8008082:	b096      	sub	sp, #88	@ 0x58
 8008084:	4615      	mov	r5, r2
 8008086:	461e      	mov	r6, r3
 8008088:	da0d      	bge.n	80080a6 <__swhatbuf_r+0x2e>
 800808a:	89a3      	ldrh	r3, [r4, #12]
 800808c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008090:	f04f 0100 	mov.w	r1, #0
 8008094:	bf14      	ite	ne
 8008096:	2340      	movne	r3, #64	@ 0x40
 8008098:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800809c:	2000      	movs	r0, #0
 800809e:	6031      	str	r1, [r6, #0]
 80080a0:	602b      	str	r3, [r5, #0]
 80080a2:	b016      	add	sp, #88	@ 0x58
 80080a4:	bd70      	pop	{r4, r5, r6, pc}
 80080a6:	466a      	mov	r2, sp
 80080a8:	f000 f848 	bl	800813c <_fstat_r>
 80080ac:	2800      	cmp	r0, #0
 80080ae:	dbec      	blt.n	800808a <__swhatbuf_r+0x12>
 80080b0:	9901      	ldr	r1, [sp, #4]
 80080b2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80080b6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80080ba:	4259      	negs	r1, r3
 80080bc:	4159      	adcs	r1, r3
 80080be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80080c2:	e7eb      	b.n	800809c <__swhatbuf_r+0x24>

080080c4 <__smakebuf_r>:
 80080c4:	898b      	ldrh	r3, [r1, #12]
 80080c6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80080c8:	079d      	lsls	r5, r3, #30
 80080ca:	4606      	mov	r6, r0
 80080cc:	460c      	mov	r4, r1
 80080ce:	d507      	bpl.n	80080e0 <__smakebuf_r+0x1c>
 80080d0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80080d4:	6023      	str	r3, [r4, #0]
 80080d6:	6123      	str	r3, [r4, #16]
 80080d8:	2301      	movs	r3, #1
 80080da:	6163      	str	r3, [r4, #20]
 80080dc:	b003      	add	sp, #12
 80080de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80080e0:	ab01      	add	r3, sp, #4
 80080e2:	466a      	mov	r2, sp
 80080e4:	f7ff ffc8 	bl	8008078 <__swhatbuf_r>
 80080e8:	9f00      	ldr	r7, [sp, #0]
 80080ea:	4605      	mov	r5, r0
 80080ec:	4639      	mov	r1, r7
 80080ee:	4630      	mov	r0, r6
 80080f0:	f7ff f9ce 	bl	8007490 <_malloc_r>
 80080f4:	b948      	cbnz	r0, 800810a <__smakebuf_r+0x46>
 80080f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80080fa:	059a      	lsls	r2, r3, #22
 80080fc:	d4ee      	bmi.n	80080dc <__smakebuf_r+0x18>
 80080fe:	f023 0303 	bic.w	r3, r3, #3
 8008102:	f043 0302 	orr.w	r3, r3, #2
 8008106:	81a3      	strh	r3, [r4, #12]
 8008108:	e7e2      	b.n	80080d0 <__smakebuf_r+0xc>
 800810a:	89a3      	ldrh	r3, [r4, #12]
 800810c:	6020      	str	r0, [r4, #0]
 800810e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008112:	81a3      	strh	r3, [r4, #12]
 8008114:	9b01      	ldr	r3, [sp, #4]
 8008116:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800811a:	b15b      	cbz	r3, 8008134 <__smakebuf_r+0x70>
 800811c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008120:	4630      	mov	r0, r6
 8008122:	f000 f81d 	bl	8008160 <_isatty_r>
 8008126:	b128      	cbz	r0, 8008134 <__smakebuf_r+0x70>
 8008128:	89a3      	ldrh	r3, [r4, #12]
 800812a:	f023 0303 	bic.w	r3, r3, #3
 800812e:	f043 0301 	orr.w	r3, r3, #1
 8008132:	81a3      	strh	r3, [r4, #12]
 8008134:	89a3      	ldrh	r3, [r4, #12]
 8008136:	431d      	orrs	r5, r3
 8008138:	81a5      	strh	r5, [r4, #12]
 800813a:	e7cf      	b.n	80080dc <__smakebuf_r+0x18>

0800813c <_fstat_r>:
 800813c:	b538      	push	{r3, r4, r5, lr}
 800813e:	4d07      	ldr	r5, [pc, #28]	@ (800815c <_fstat_r+0x20>)
 8008140:	2300      	movs	r3, #0
 8008142:	4604      	mov	r4, r0
 8008144:	4608      	mov	r0, r1
 8008146:	4611      	mov	r1, r2
 8008148:	602b      	str	r3, [r5, #0]
 800814a:	f7f9 fc6f 	bl	8001a2c <_fstat>
 800814e:	1c43      	adds	r3, r0, #1
 8008150:	d102      	bne.n	8008158 <_fstat_r+0x1c>
 8008152:	682b      	ldr	r3, [r5, #0]
 8008154:	b103      	cbz	r3, 8008158 <_fstat_r+0x1c>
 8008156:	6023      	str	r3, [r4, #0]
 8008158:	bd38      	pop	{r3, r4, r5, pc}
 800815a:	bf00      	nop
 800815c:	2000061c 	.word	0x2000061c

08008160 <_isatty_r>:
 8008160:	b538      	push	{r3, r4, r5, lr}
 8008162:	4d06      	ldr	r5, [pc, #24]	@ (800817c <_isatty_r+0x1c>)
 8008164:	2300      	movs	r3, #0
 8008166:	4604      	mov	r4, r0
 8008168:	4608      	mov	r0, r1
 800816a:	602b      	str	r3, [r5, #0]
 800816c:	f7f9 fc6e 	bl	8001a4c <_isatty>
 8008170:	1c43      	adds	r3, r0, #1
 8008172:	d102      	bne.n	800817a <_isatty_r+0x1a>
 8008174:	682b      	ldr	r3, [r5, #0]
 8008176:	b103      	cbz	r3, 800817a <_isatty_r+0x1a>
 8008178:	6023      	str	r3, [r4, #0]
 800817a:	bd38      	pop	{r3, r4, r5, pc}
 800817c:	2000061c 	.word	0x2000061c

08008180 <_sbrk_r>:
 8008180:	b538      	push	{r3, r4, r5, lr}
 8008182:	4d06      	ldr	r5, [pc, #24]	@ (800819c <_sbrk_r+0x1c>)
 8008184:	2300      	movs	r3, #0
 8008186:	4604      	mov	r4, r0
 8008188:	4608      	mov	r0, r1
 800818a:	602b      	str	r3, [r5, #0]
 800818c:	f7f9 fc76 	bl	8001a7c <_sbrk>
 8008190:	1c43      	adds	r3, r0, #1
 8008192:	d102      	bne.n	800819a <_sbrk_r+0x1a>
 8008194:	682b      	ldr	r3, [r5, #0]
 8008196:	b103      	cbz	r3, 800819a <_sbrk_r+0x1a>
 8008198:	6023      	str	r3, [r4, #0]
 800819a:	bd38      	pop	{r3, r4, r5, pc}
 800819c:	2000061c 	.word	0x2000061c

080081a0 <memcpy>:
 80081a0:	440a      	add	r2, r1
 80081a2:	4291      	cmp	r1, r2
 80081a4:	f100 33ff 	add.w	r3, r0, #4294967295
 80081a8:	d100      	bne.n	80081ac <memcpy+0xc>
 80081aa:	4770      	bx	lr
 80081ac:	b510      	push	{r4, lr}
 80081ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80081b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80081b6:	4291      	cmp	r1, r2
 80081b8:	d1f9      	bne.n	80081ae <memcpy+0xe>
 80081ba:	bd10      	pop	{r4, pc}

080081bc <__assert_func>:
 80081bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80081be:	4614      	mov	r4, r2
 80081c0:	461a      	mov	r2, r3
 80081c2:	4b09      	ldr	r3, [pc, #36]	@ (80081e8 <__assert_func+0x2c>)
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	4605      	mov	r5, r0
 80081c8:	68d8      	ldr	r0, [r3, #12]
 80081ca:	b14c      	cbz	r4, 80081e0 <__assert_func+0x24>
 80081cc:	4b07      	ldr	r3, [pc, #28]	@ (80081ec <__assert_func+0x30>)
 80081ce:	9100      	str	r1, [sp, #0]
 80081d0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80081d4:	4906      	ldr	r1, [pc, #24]	@ (80081f0 <__assert_func+0x34>)
 80081d6:	462b      	mov	r3, r5
 80081d8:	f000 f842 	bl	8008260 <fiprintf>
 80081dc:	f000 f852 	bl	8008284 <abort>
 80081e0:	4b04      	ldr	r3, [pc, #16]	@ (80081f4 <__assert_func+0x38>)
 80081e2:	461c      	mov	r4, r3
 80081e4:	e7f3      	b.n	80081ce <__assert_func+0x12>
 80081e6:	bf00      	nop
 80081e8:	2000004c 	.word	0x2000004c
 80081ec:	080085d5 	.word	0x080085d5
 80081f0:	080085e2 	.word	0x080085e2
 80081f4:	08008610 	.word	0x08008610

080081f8 <_calloc_r>:
 80081f8:	b570      	push	{r4, r5, r6, lr}
 80081fa:	fba1 5402 	umull	r5, r4, r1, r2
 80081fe:	b934      	cbnz	r4, 800820e <_calloc_r+0x16>
 8008200:	4629      	mov	r1, r5
 8008202:	f7ff f945 	bl	8007490 <_malloc_r>
 8008206:	4606      	mov	r6, r0
 8008208:	b928      	cbnz	r0, 8008216 <_calloc_r+0x1e>
 800820a:	4630      	mov	r0, r6
 800820c:	bd70      	pop	{r4, r5, r6, pc}
 800820e:	220c      	movs	r2, #12
 8008210:	6002      	str	r2, [r0, #0]
 8008212:	2600      	movs	r6, #0
 8008214:	e7f9      	b.n	800820a <_calloc_r+0x12>
 8008216:	462a      	mov	r2, r5
 8008218:	4621      	mov	r1, r4
 800821a:	f7fe f9ed 	bl	80065f8 <memset>
 800821e:	e7f4      	b.n	800820a <_calloc_r+0x12>

08008220 <__ascii_mbtowc>:
 8008220:	b082      	sub	sp, #8
 8008222:	b901      	cbnz	r1, 8008226 <__ascii_mbtowc+0x6>
 8008224:	a901      	add	r1, sp, #4
 8008226:	b142      	cbz	r2, 800823a <__ascii_mbtowc+0x1a>
 8008228:	b14b      	cbz	r3, 800823e <__ascii_mbtowc+0x1e>
 800822a:	7813      	ldrb	r3, [r2, #0]
 800822c:	600b      	str	r3, [r1, #0]
 800822e:	7812      	ldrb	r2, [r2, #0]
 8008230:	1e10      	subs	r0, r2, #0
 8008232:	bf18      	it	ne
 8008234:	2001      	movne	r0, #1
 8008236:	b002      	add	sp, #8
 8008238:	4770      	bx	lr
 800823a:	4610      	mov	r0, r2
 800823c:	e7fb      	b.n	8008236 <__ascii_mbtowc+0x16>
 800823e:	f06f 0001 	mvn.w	r0, #1
 8008242:	e7f8      	b.n	8008236 <__ascii_mbtowc+0x16>

08008244 <__ascii_wctomb>:
 8008244:	4603      	mov	r3, r0
 8008246:	4608      	mov	r0, r1
 8008248:	b141      	cbz	r1, 800825c <__ascii_wctomb+0x18>
 800824a:	2aff      	cmp	r2, #255	@ 0xff
 800824c:	d904      	bls.n	8008258 <__ascii_wctomb+0x14>
 800824e:	228a      	movs	r2, #138	@ 0x8a
 8008250:	601a      	str	r2, [r3, #0]
 8008252:	f04f 30ff 	mov.w	r0, #4294967295
 8008256:	4770      	bx	lr
 8008258:	700a      	strb	r2, [r1, #0]
 800825a:	2001      	movs	r0, #1
 800825c:	4770      	bx	lr
	...

08008260 <fiprintf>:
 8008260:	b40e      	push	{r1, r2, r3}
 8008262:	b503      	push	{r0, r1, lr}
 8008264:	4601      	mov	r1, r0
 8008266:	ab03      	add	r3, sp, #12
 8008268:	4805      	ldr	r0, [pc, #20]	@ (8008280 <fiprintf+0x20>)
 800826a:	f853 2b04 	ldr.w	r2, [r3], #4
 800826e:	6800      	ldr	r0, [r0, #0]
 8008270:	9301      	str	r3, [sp, #4]
 8008272:	f7ff fd3d 	bl	8007cf0 <_vfiprintf_r>
 8008276:	b002      	add	sp, #8
 8008278:	f85d eb04 	ldr.w	lr, [sp], #4
 800827c:	b003      	add	sp, #12
 800827e:	4770      	bx	lr
 8008280:	2000004c 	.word	0x2000004c

08008284 <abort>:
 8008284:	b508      	push	{r3, lr}
 8008286:	2006      	movs	r0, #6
 8008288:	f000 f82c 	bl	80082e4 <raise>
 800828c:	2001      	movs	r0, #1
 800828e:	f7f9 fb7d 	bl	800198c <_exit>

08008292 <_raise_r>:
 8008292:	291f      	cmp	r1, #31
 8008294:	b538      	push	{r3, r4, r5, lr}
 8008296:	4605      	mov	r5, r0
 8008298:	460c      	mov	r4, r1
 800829a:	d904      	bls.n	80082a6 <_raise_r+0x14>
 800829c:	2316      	movs	r3, #22
 800829e:	6003      	str	r3, [r0, #0]
 80082a0:	f04f 30ff 	mov.w	r0, #4294967295
 80082a4:	bd38      	pop	{r3, r4, r5, pc}
 80082a6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80082a8:	b112      	cbz	r2, 80082b0 <_raise_r+0x1e>
 80082aa:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80082ae:	b94b      	cbnz	r3, 80082c4 <_raise_r+0x32>
 80082b0:	4628      	mov	r0, r5
 80082b2:	f000 f831 	bl	8008318 <_getpid_r>
 80082b6:	4622      	mov	r2, r4
 80082b8:	4601      	mov	r1, r0
 80082ba:	4628      	mov	r0, r5
 80082bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80082c0:	f000 b818 	b.w	80082f4 <_kill_r>
 80082c4:	2b01      	cmp	r3, #1
 80082c6:	d00a      	beq.n	80082de <_raise_r+0x4c>
 80082c8:	1c59      	adds	r1, r3, #1
 80082ca:	d103      	bne.n	80082d4 <_raise_r+0x42>
 80082cc:	2316      	movs	r3, #22
 80082ce:	6003      	str	r3, [r0, #0]
 80082d0:	2001      	movs	r0, #1
 80082d2:	e7e7      	b.n	80082a4 <_raise_r+0x12>
 80082d4:	2100      	movs	r1, #0
 80082d6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80082da:	4620      	mov	r0, r4
 80082dc:	4798      	blx	r3
 80082de:	2000      	movs	r0, #0
 80082e0:	e7e0      	b.n	80082a4 <_raise_r+0x12>
	...

080082e4 <raise>:
 80082e4:	4b02      	ldr	r3, [pc, #8]	@ (80082f0 <raise+0xc>)
 80082e6:	4601      	mov	r1, r0
 80082e8:	6818      	ldr	r0, [r3, #0]
 80082ea:	f7ff bfd2 	b.w	8008292 <_raise_r>
 80082ee:	bf00      	nop
 80082f0:	2000004c 	.word	0x2000004c

080082f4 <_kill_r>:
 80082f4:	b538      	push	{r3, r4, r5, lr}
 80082f6:	4d07      	ldr	r5, [pc, #28]	@ (8008314 <_kill_r+0x20>)
 80082f8:	2300      	movs	r3, #0
 80082fa:	4604      	mov	r4, r0
 80082fc:	4608      	mov	r0, r1
 80082fe:	4611      	mov	r1, r2
 8008300:	602b      	str	r3, [r5, #0]
 8008302:	f7f9 fb33 	bl	800196c <_kill>
 8008306:	1c43      	adds	r3, r0, #1
 8008308:	d102      	bne.n	8008310 <_kill_r+0x1c>
 800830a:	682b      	ldr	r3, [r5, #0]
 800830c:	b103      	cbz	r3, 8008310 <_kill_r+0x1c>
 800830e:	6023      	str	r3, [r4, #0]
 8008310:	bd38      	pop	{r3, r4, r5, pc}
 8008312:	bf00      	nop
 8008314:	2000061c 	.word	0x2000061c

08008318 <_getpid_r>:
 8008318:	f7f9 bb20 	b.w	800195c <_getpid>

0800831c <_init>:
 800831c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800831e:	bf00      	nop
 8008320:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008322:	bc08      	pop	{r3}
 8008324:	469e      	mov	lr, r3
 8008326:	4770      	bx	lr

08008328 <_fini>:
 8008328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800832a:	bf00      	nop
 800832c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800832e:	bc08      	pop	{r3}
 8008330:	469e      	mov	lr, r3
 8008332:	4770      	bx	lr
