
SEU_EN2_LAAZ_24444033R.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e16c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c24  0800e310  0800e310  0001e310  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ef34  0800ef34  000201fc  2**0
                  CONTENTS
  4 .ARM          00000008  0800ef34  0800ef34  0001ef34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ef3c  0800ef3c  000201fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ef3c  0800ef3c  0001ef3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ef40  0800ef40  0001ef40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  0800ef44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000158d8  200001fc  0800f140  000201fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20015ad4  0800f140  00025ad4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a52d  00000000  00000000  0002022c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003abf  00000000  00000000  0003a759  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001508  00000000  00000000  0003e218  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001428  00000000  00000000  0003f720  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bb73  00000000  00000000  00040b48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018049  00000000  00000000  0005c6bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a0aba  00000000  00000000  00074704  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001151be  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006e24  00000000  00000000  00115210  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001fc 	.word	0x200001fc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800e2f4 	.word	0x0800e2f4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000200 	.word	0x20000200
 80001dc:	0800e2f4 	.word	0x0800e2f4

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b9aa 	b.w	8001024 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f83c 	bl	8000d54 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_d2lz>:
 8000ce8:	b538      	push	{r3, r4, r5, lr}
 8000cea:	2200      	movs	r2, #0
 8000cec:	2300      	movs	r3, #0
 8000cee:	4604      	mov	r4, r0
 8000cf0:	460d      	mov	r5, r1
 8000cf2:	f7ff ff0b 	bl	8000b0c <__aeabi_dcmplt>
 8000cf6:	b928      	cbnz	r0, 8000d04 <__aeabi_d2lz+0x1c>
 8000cf8:	4620      	mov	r0, r4
 8000cfa:	4629      	mov	r1, r5
 8000cfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d00:	f000 b80a 	b.w	8000d18 <__aeabi_d2ulz>
 8000d04:	4620      	mov	r0, r4
 8000d06:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d0a:	f000 f805 	bl	8000d18 <__aeabi_d2ulz>
 8000d0e:	4240      	negs	r0, r0
 8000d10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d14:	bd38      	pop	{r3, r4, r5, pc}
 8000d16:	bf00      	nop

08000d18 <__aeabi_d2ulz>:
 8000d18:	b5d0      	push	{r4, r6, r7, lr}
 8000d1a:	4b0c      	ldr	r3, [pc, #48]	; (8000d4c <__aeabi_d2ulz+0x34>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	4606      	mov	r6, r0
 8000d20:	460f      	mov	r7, r1
 8000d22:	f7ff fc81 	bl	8000628 <__aeabi_dmul>
 8000d26:	f7ff ff57 	bl	8000bd8 <__aeabi_d2uiz>
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	f7ff fc02 	bl	8000534 <__aeabi_ui2d>
 8000d30:	4b07      	ldr	r3, [pc, #28]	; (8000d50 <__aeabi_d2ulz+0x38>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	f7ff fc78 	bl	8000628 <__aeabi_dmul>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	460b      	mov	r3, r1
 8000d3c:	4630      	mov	r0, r6
 8000d3e:	4639      	mov	r1, r7
 8000d40:	f7ff faba 	bl	80002b8 <__aeabi_dsub>
 8000d44:	f7ff ff48 	bl	8000bd8 <__aeabi_d2uiz>
 8000d48:	4621      	mov	r1, r4
 8000d4a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d4c:	3df00000 	.word	0x3df00000
 8000d50:	41f00000 	.word	0x41f00000

08000d54 <__udivmoddi4>:
 8000d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d58:	9d08      	ldr	r5, [sp, #32]
 8000d5a:	4604      	mov	r4, r0
 8000d5c:	468e      	mov	lr, r1
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d14d      	bne.n	8000dfe <__udivmoddi4+0xaa>
 8000d62:	428a      	cmp	r2, r1
 8000d64:	4694      	mov	ip, r2
 8000d66:	d969      	bls.n	8000e3c <__udivmoddi4+0xe8>
 8000d68:	fab2 f282 	clz	r2, r2
 8000d6c:	b152      	cbz	r2, 8000d84 <__udivmoddi4+0x30>
 8000d6e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d72:	f1c2 0120 	rsb	r1, r2, #32
 8000d76:	fa20 f101 	lsr.w	r1, r0, r1
 8000d7a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d7e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d82:	4094      	lsls	r4, r2
 8000d84:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d88:	0c21      	lsrs	r1, r4, #16
 8000d8a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d8e:	fa1f f78c 	uxth.w	r7, ip
 8000d92:	fb08 e316 	mls	r3, r8, r6, lr
 8000d96:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d9a:	fb06 f107 	mul.w	r1, r6, r7
 8000d9e:	4299      	cmp	r1, r3
 8000da0:	d90a      	bls.n	8000db8 <__udivmoddi4+0x64>
 8000da2:	eb1c 0303 	adds.w	r3, ip, r3
 8000da6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000daa:	f080 811f 	bcs.w	8000fec <__udivmoddi4+0x298>
 8000dae:	4299      	cmp	r1, r3
 8000db0:	f240 811c 	bls.w	8000fec <__udivmoddi4+0x298>
 8000db4:	3e02      	subs	r6, #2
 8000db6:	4463      	add	r3, ip
 8000db8:	1a5b      	subs	r3, r3, r1
 8000dba:	b2a4      	uxth	r4, r4
 8000dbc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dc0:	fb08 3310 	mls	r3, r8, r0, r3
 8000dc4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dc8:	fb00 f707 	mul.w	r7, r0, r7
 8000dcc:	42a7      	cmp	r7, r4
 8000dce:	d90a      	bls.n	8000de6 <__udivmoddi4+0x92>
 8000dd0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dd8:	f080 810a 	bcs.w	8000ff0 <__udivmoddi4+0x29c>
 8000ddc:	42a7      	cmp	r7, r4
 8000dde:	f240 8107 	bls.w	8000ff0 <__udivmoddi4+0x29c>
 8000de2:	4464      	add	r4, ip
 8000de4:	3802      	subs	r0, #2
 8000de6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dea:	1be4      	subs	r4, r4, r7
 8000dec:	2600      	movs	r6, #0
 8000dee:	b11d      	cbz	r5, 8000df8 <__udivmoddi4+0xa4>
 8000df0:	40d4      	lsrs	r4, r2
 8000df2:	2300      	movs	r3, #0
 8000df4:	e9c5 4300 	strd	r4, r3, [r5]
 8000df8:	4631      	mov	r1, r6
 8000dfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d909      	bls.n	8000e16 <__udivmoddi4+0xc2>
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	f000 80ef 	beq.w	8000fe6 <__udivmoddi4+0x292>
 8000e08:	2600      	movs	r6, #0
 8000e0a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e0e:	4630      	mov	r0, r6
 8000e10:	4631      	mov	r1, r6
 8000e12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e16:	fab3 f683 	clz	r6, r3
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	d14a      	bne.n	8000eb4 <__udivmoddi4+0x160>
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d302      	bcc.n	8000e28 <__udivmoddi4+0xd4>
 8000e22:	4282      	cmp	r2, r0
 8000e24:	f200 80f9 	bhi.w	800101a <__udivmoddi4+0x2c6>
 8000e28:	1a84      	subs	r4, r0, r2
 8000e2a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e2e:	2001      	movs	r0, #1
 8000e30:	469e      	mov	lr, r3
 8000e32:	2d00      	cmp	r5, #0
 8000e34:	d0e0      	beq.n	8000df8 <__udivmoddi4+0xa4>
 8000e36:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e3a:	e7dd      	b.n	8000df8 <__udivmoddi4+0xa4>
 8000e3c:	b902      	cbnz	r2, 8000e40 <__udivmoddi4+0xec>
 8000e3e:	deff      	udf	#255	; 0xff
 8000e40:	fab2 f282 	clz	r2, r2
 8000e44:	2a00      	cmp	r2, #0
 8000e46:	f040 8092 	bne.w	8000f6e <__udivmoddi4+0x21a>
 8000e4a:	eba1 010c 	sub.w	r1, r1, ip
 8000e4e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e52:	fa1f fe8c 	uxth.w	lr, ip
 8000e56:	2601      	movs	r6, #1
 8000e58:	0c20      	lsrs	r0, r4, #16
 8000e5a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e5e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e62:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e66:	fb0e f003 	mul.w	r0, lr, r3
 8000e6a:	4288      	cmp	r0, r1
 8000e6c:	d908      	bls.n	8000e80 <__udivmoddi4+0x12c>
 8000e6e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e72:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e76:	d202      	bcs.n	8000e7e <__udivmoddi4+0x12a>
 8000e78:	4288      	cmp	r0, r1
 8000e7a:	f200 80cb 	bhi.w	8001014 <__udivmoddi4+0x2c0>
 8000e7e:	4643      	mov	r3, r8
 8000e80:	1a09      	subs	r1, r1, r0
 8000e82:	b2a4      	uxth	r4, r4
 8000e84:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e88:	fb07 1110 	mls	r1, r7, r0, r1
 8000e8c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e90:	fb0e fe00 	mul.w	lr, lr, r0
 8000e94:	45a6      	cmp	lr, r4
 8000e96:	d908      	bls.n	8000eaa <__udivmoddi4+0x156>
 8000e98:	eb1c 0404 	adds.w	r4, ip, r4
 8000e9c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ea0:	d202      	bcs.n	8000ea8 <__udivmoddi4+0x154>
 8000ea2:	45a6      	cmp	lr, r4
 8000ea4:	f200 80bb 	bhi.w	800101e <__udivmoddi4+0x2ca>
 8000ea8:	4608      	mov	r0, r1
 8000eaa:	eba4 040e 	sub.w	r4, r4, lr
 8000eae:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000eb2:	e79c      	b.n	8000dee <__udivmoddi4+0x9a>
 8000eb4:	f1c6 0720 	rsb	r7, r6, #32
 8000eb8:	40b3      	lsls	r3, r6
 8000eba:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ebe:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ec2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ec6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eca:	431c      	orrs	r4, r3
 8000ecc:	40f9      	lsrs	r1, r7
 8000ece:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ed2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ed6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eda:	0c20      	lsrs	r0, r4, #16
 8000edc:	fa1f fe8c 	uxth.w	lr, ip
 8000ee0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ee4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ee8:	fb08 f00e 	mul.w	r0, r8, lr
 8000eec:	4288      	cmp	r0, r1
 8000eee:	fa02 f206 	lsl.w	r2, r2, r6
 8000ef2:	d90b      	bls.n	8000f0c <__udivmoddi4+0x1b8>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000efc:	f080 8088 	bcs.w	8001010 <__udivmoddi4+0x2bc>
 8000f00:	4288      	cmp	r0, r1
 8000f02:	f240 8085 	bls.w	8001010 <__udivmoddi4+0x2bc>
 8000f06:	f1a8 0802 	sub.w	r8, r8, #2
 8000f0a:	4461      	add	r1, ip
 8000f0c:	1a09      	subs	r1, r1, r0
 8000f0e:	b2a4      	uxth	r4, r4
 8000f10:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f14:	fb09 1110 	mls	r1, r9, r0, r1
 8000f18:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f1c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f20:	458e      	cmp	lr, r1
 8000f22:	d908      	bls.n	8000f36 <__udivmoddi4+0x1e2>
 8000f24:	eb1c 0101 	adds.w	r1, ip, r1
 8000f28:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f2c:	d26c      	bcs.n	8001008 <__udivmoddi4+0x2b4>
 8000f2e:	458e      	cmp	lr, r1
 8000f30:	d96a      	bls.n	8001008 <__udivmoddi4+0x2b4>
 8000f32:	3802      	subs	r0, #2
 8000f34:	4461      	add	r1, ip
 8000f36:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f3a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f3e:	eba1 010e 	sub.w	r1, r1, lr
 8000f42:	42a1      	cmp	r1, r4
 8000f44:	46c8      	mov	r8, r9
 8000f46:	46a6      	mov	lr, r4
 8000f48:	d356      	bcc.n	8000ff8 <__udivmoddi4+0x2a4>
 8000f4a:	d053      	beq.n	8000ff4 <__udivmoddi4+0x2a0>
 8000f4c:	b15d      	cbz	r5, 8000f66 <__udivmoddi4+0x212>
 8000f4e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f52:	eb61 010e 	sbc.w	r1, r1, lr
 8000f56:	fa01 f707 	lsl.w	r7, r1, r7
 8000f5a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f5e:	40f1      	lsrs	r1, r6
 8000f60:	431f      	orrs	r7, r3
 8000f62:	e9c5 7100 	strd	r7, r1, [r5]
 8000f66:	2600      	movs	r6, #0
 8000f68:	4631      	mov	r1, r6
 8000f6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f6e:	f1c2 0320 	rsb	r3, r2, #32
 8000f72:	40d8      	lsrs	r0, r3
 8000f74:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f78:	fa21 f303 	lsr.w	r3, r1, r3
 8000f7c:	4091      	lsls	r1, r2
 8000f7e:	4301      	orrs	r1, r0
 8000f80:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f84:	fa1f fe8c 	uxth.w	lr, ip
 8000f88:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f8c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f90:	0c0b      	lsrs	r3, r1, #16
 8000f92:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f96:	fb00 f60e 	mul.w	r6, r0, lr
 8000f9a:	429e      	cmp	r6, r3
 8000f9c:	fa04 f402 	lsl.w	r4, r4, r2
 8000fa0:	d908      	bls.n	8000fb4 <__udivmoddi4+0x260>
 8000fa2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fa6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000faa:	d22f      	bcs.n	800100c <__udivmoddi4+0x2b8>
 8000fac:	429e      	cmp	r6, r3
 8000fae:	d92d      	bls.n	800100c <__udivmoddi4+0x2b8>
 8000fb0:	3802      	subs	r0, #2
 8000fb2:	4463      	add	r3, ip
 8000fb4:	1b9b      	subs	r3, r3, r6
 8000fb6:	b289      	uxth	r1, r1
 8000fb8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fbc:	fb07 3316 	mls	r3, r7, r6, r3
 8000fc0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fc4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fc8:	428b      	cmp	r3, r1
 8000fca:	d908      	bls.n	8000fde <__udivmoddi4+0x28a>
 8000fcc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fd0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fd4:	d216      	bcs.n	8001004 <__udivmoddi4+0x2b0>
 8000fd6:	428b      	cmp	r3, r1
 8000fd8:	d914      	bls.n	8001004 <__udivmoddi4+0x2b0>
 8000fda:	3e02      	subs	r6, #2
 8000fdc:	4461      	add	r1, ip
 8000fde:	1ac9      	subs	r1, r1, r3
 8000fe0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fe4:	e738      	b.n	8000e58 <__udivmoddi4+0x104>
 8000fe6:	462e      	mov	r6, r5
 8000fe8:	4628      	mov	r0, r5
 8000fea:	e705      	b.n	8000df8 <__udivmoddi4+0xa4>
 8000fec:	4606      	mov	r6, r0
 8000fee:	e6e3      	b.n	8000db8 <__udivmoddi4+0x64>
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	e6f8      	b.n	8000de6 <__udivmoddi4+0x92>
 8000ff4:	454b      	cmp	r3, r9
 8000ff6:	d2a9      	bcs.n	8000f4c <__udivmoddi4+0x1f8>
 8000ff8:	ebb9 0802 	subs.w	r8, r9, r2
 8000ffc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001000:	3801      	subs	r0, #1
 8001002:	e7a3      	b.n	8000f4c <__udivmoddi4+0x1f8>
 8001004:	4646      	mov	r6, r8
 8001006:	e7ea      	b.n	8000fde <__udivmoddi4+0x28a>
 8001008:	4620      	mov	r0, r4
 800100a:	e794      	b.n	8000f36 <__udivmoddi4+0x1e2>
 800100c:	4640      	mov	r0, r8
 800100e:	e7d1      	b.n	8000fb4 <__udivmoddi4+0x260>
 8001010:	46d0      	mov	r8, sl
 8001012:	e77b      	b.n	8000f0c <__udivmoddi4+0x1b8>
 8001014:	3b02      	subs	r3, #2
 8001016:	4461      	add	r1, ip
 8001018:	e732      	b.n	8000e80 <__udivmoddi4+0x12c>
 800101a:	4630      	mov	r0, r6
 800101c:	e709      	b.n	8000e32 <__udivmoddi4+0xde>
 800101e:	4464      	add	r4, ip
 8001020:	3802      	subs	r0, #2
 8001022:	e742      	b.n	8000eaa <__udivmoddi4+0x156>

08001024 <__aeabi_idiv0>:
 8001024:	4770      	bx	lr
 8001026:	bf00      	nop

08001028 <pot_led_threshold>:
#endif
int SCALE = 9;
int TEMP_MIN = 20;
int COUNT_TIME= 30;

void pot_led_threshold(float dato,GPIO_PinState action){
 8001028:	b580      	push	{r7, lr}
 800102a:	b084      	sub	sp, #16
 800102c:	af00      	add	r7, sp, #0
 800102e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001032:	4603      	mov	r3, r0
 8001034:	70fb      	strb	r3, [r7, #3]
	float led_val= 1;
 8001036:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800103a:	60fb      	str	r3, [r7, #12]
	if  (dato>=led_val*8)
 800103c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001040:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 8001044:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001048:	ed97 7a01 	vldr	s14, [r7, #4]
 800104c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001050:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001054:	db06      	blt.n	8001064 <pot_led_threshold+0x3c>
					HAL_GPIO_WritePin(D8_GPIO_Port, D8_Pin, action);
 8001056:	78fb      	ldrb	r3, [r7, #3]
 8001058:	461a      	mov	r2, r3
 800105a:	2120      	movs	r1, #32
 800105c:	4847      	ldr	r0, [pc, #284]	; (800117c <pot_led_threshold+0x154>)
 800105e:	f004 f851 	bl	8005104 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, action);
	else if  (dato>=led_val*1)
			  HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, action);


}
 8001062:	e087      	b.n	8001174 <pot_led_threshold+0x14c>
	else if  (dato>=led_val*7)
 8001064:	edd7 7a03 	vldr	s15, [r7, #12]
 8001068:	eeb1 7a0c 	vmov.f32	s14, #28	; 0x40e00000  7.0
 800106c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001070:	ed97 7a01 	vldr	s14, [r7, #4]
 8001074:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001078:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800107c:	db06      	blt.n	800108c <pot_led_threshold+0x64>
					HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, action);
 800107e:	78fb      	ldrb	r3, [r7, #3]
 8001080:	461a      	mov	r2, r3
 8001082:	2101      	movs	r1, #1
 8001084:	483e      	ldr	r0, [pc, #248]	; (8001180 <pot_led_threshold+0x158>)
 8001086:	f004 f83d 	bl	8005104 <HAL_GPIO_WritePin>
}
 800108a:	e073      	b.n	8001174 <pot_led_threshold+0x14c>
	else if  (dato>=led_val*6)
 800108c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001090:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 8001094:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001098:	ed97 7a01 	vldr	s14, [r7, #4]
 800109c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010a4:	db06      	blt.n	80010b4 <pot_led_threshold+0x8c>
				  HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, action);
 80010a6:	78fb      	ldrb	r3, [r7, #3]
 80010a8:	461a      	mov	r2, r3
 80010aa:	2140      	movs	r1, #64	; 0x40
 80010ac:	4833      	ldr	r0, [pc, #204]	; (800117c <pot_led_threshold+0x154>)
 80010ae:	f004 f829 	bl	8005104 <HAL_GPIO_WritePin>
}
 80010b2:	e05f      	b.n	8001174 <pot_led_threshold+0x14c>
	else if  (dato>=led_val*5)
 80010b4:	edd7 7a03 	vldr	s15, [r7, #12]
 80010b8:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 80010bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010c0:	ed97 7a01 	vldr	s14, [r7, #4]
 80010c4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010cc:	db06      	blt.n	80010dc <pot_led_threshold+0xb4>
				  HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, action);
 80010ce:	78fb      	ldrb	r3, [r7, #3]
 80010d0:	461a      	mov	r2, r3
 80010d2:	2108      	movs	r1, #8
 80010d4:	482a      	ldr	r0, [pc, #168]	; (8001180 <pot_led_threshold+0x158>)
 80010d6:	f004 f815 	bl	8005104 <HAL_GPIO_WritePin>
}
 80010da:	e04b      	b.n	8001174 <pot_led_threshold+0x14c>
	else if  (dato>=led_val*4)
 80010dc:	edd7 7a03 	vldr	s15, [r7, #12]
 80010e0:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80010e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010e8:	ed97 7a01 	vldr	s14, [r7, #4]
 80010ec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010f4:	db06      	blt.n	8001104 <pot_led_threshold+0xdc>
				  HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, action);
 80010f6:	78fb      	ldrb	r3, [r7, #3]
 80010f8:	461a      	mov	r2, r3
 80010fa:	2120      	movs	r1, #32
 80010fc:	4820      	ldr	r0, [pc, #128]	; (8001180 <pot_led_threshold+0x158>)
 80010fe:	f004 f801 	bl	8005104 <HAL_GPIO_WritePin>
}
 8001102:	e037      	b.n	8001174 <pot_led_threshold+0x14c>
	else if  (dato>=led_val*3)
 8001104:	edd7 7a03 	vldr	s15, [r7, #12]
 8001108:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 800110c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001110:	ed97 7a01 	vldr	s14, [r7, #4]
 8001114:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001118:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800111c:	db07      	blt.n	800112e <pot_led_threshold+0x106>
				  HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, action);
 800111e:	78fb      	ldrb	r3, [r7, #3]
 8001120:	461a      	mov	r2, r3
 8001122:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001126:	4815      	ldr	r0, [pc, #84]	; (800117c <pot_led_threshold+0x154>)
 8001128:	f003 ffec 	bl	8005104 <HAL_GPIO_WritePin>
}
 800112c:	e022      	b.n	8001174 <pot_led_threshold+0x14c>
	else if  (dato>=led_val*2)
 800112e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001132:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001136:	ed97 7a01 	vldr	s14, [r7, #4]
 800113a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800113e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001142:	db07      	blt.n	8001154 <pot_led_threshold+0x12c>
				  HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, action);
 8001144:	78fb      	ldrb	r3, [r7, #3]
 8001146:	461a      	mov	r2, r3
 8001148:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800114c:	480c      	ldr	r0, [pc, #48]	; (8001180 <pot_led_threshold+0x158>)
 800114e:	f003 ffd9 	bl	8005104 <HAL_GPIO_WritePin>
}
 8001152:	e00f      	b.n	8001174 <pot_led_threshold+0x14c>
	else if  (dato>=led_val*1)
 8001154:	ed97 7a01 	vldr	s14, [r7, #4]
 8001158:	edd7 7a03 	vldr	s15, [r7, #12]
 800115c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001160:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001164:	da00      	bge.n	8001168 <pot_led_threshold+0x140>
}
 8001166:	e005      	b.n	8001174 <pot_led_threshold+0x14c>
			  HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, action);
 8001168:	78fb      	ldrb	r3, [r7, #3]
 800116a:	461a      	mov	r2, r3
 800116c:	2110      	movs	r1, #16
 800116e:	4804      	ldr	r0, [pc, #16]	; (8001180 <pot_led_threshold+0x158>)
 8001170:	f003 ffc8 	bl	8005104 <HAL_GPIO_WritePin>
}
 8001174:	bf00      	nop
 8001176:	3710      	adds	r7, #16
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	40020000 	.word	0x40020000
 8001180:	40020400 	.word	0x40020400

08001184 <put_leds>:


void put_leds(float dato){
 8001184:	b580      	push	{r7, lr}
 8001186:	b084      	sub	sp, #16
 8001188:	af00      	add	r7, sp, #0
 800118a:	ed87 0a01 	vstr	s0, [r7, #4]
	float led_val= 1;
 800118e:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001192:	60fb      	str	r3, [r7, #12]
	if (dato>=led_val*1)
 8001194:	ed97 7a01 	vldr	s14, [r7, #4]
 8001198:	edd7 7a03 	vldr	s15, [r7, #12]
 800119c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011a4:	db05      	blt.n	80011b2 <put_leds+0x2e>
		  HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, GPIO_PIN_SET);
 80011a6:	2201      	movs	r2, #1
 80011a8:	2110      	movs	r1, #16
 80011aa:	485b      	ldr	r0, [pc, #364]	; (8001318 <put_leds+0x194>)
 80011ac:	f003 ffaa 	bl	8005104 <HAL_GPIO_WritePin>
 80011b0:	e004      	b.n	80011bc <put_leds+0x38>
	else
		  HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, GPIO_PIN_RESET);
 80011b2:	2200      	movs	r2, #0
 80011b4:	2110      	movs	r1, #16
 80011b6:	4858      	ldr	r0, [pc, #352]	; (8001318 <put_leds+0x194>)
 80011b8:	f003 ffa4 	bl	8005104 <HAL_GPIO_WritePin>

	if (dato>=led_val*2)
 80011bc:	edd7 7a03 	vldr	s15, [r7, #12]
 80011c0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80011c4:	ed97 7a01 	vldr	s14, [r7, #4]
 80011c8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011d0:	db06      	blt.n	80011e0 <put_leds+0x5c>
			  HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, GPIO_PIN_SET);
 80011d2:	2201      	movs	r2, #1
 80011d4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011d8:	484f      	ldr	r0, [pc, #316]	; (8001318 <put_leds+0x194>)
 80011da:	f003 ff93 	bl	8005104 <HAL_GPIO_WritePin>
 80011de:	e005      	b.n	80011ec <put_leds+0x68>
		else
			  HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, GPIO_PIN_RESET);
 80011e0:	2200      	movs	r2, #0
 80011e2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011e6:	484c      	ldr	r0, [pc, #304]	; (8001318 <put_leds+0x194>)
 80011e8:	f003 ff8c 	bl	8005104 <HAL_GPIO_WritePin>
	if (dato>=led_val*3)
 80011ec:	edd7 7a03 	vldr	s15, [r7, #12]
 80011f0:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80011f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011f8:	ed97 7a01 	vldr	s14, [r7, #4]
 80011fc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001200:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001204:	db06      	blt.n	8001214 <put_leds+0x90>
			  HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, GPIO_PIN_SET);
 8001206:	2201      	movs	r2, #1
 8001208:	f44f 7180 	mov.w	r1, #256	; 0x100
 800120c:	4843      	ldr	r0, [pc, #268]	; (800131c <put_leds+0x198>)
 800120e:	f003 ff79 	bl	8005104 <HAL_GPIO_WritePin>
 8001212:	e005      	b.n	8001220 <put_leds+0x9c>
		else
			  HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, GPIO_PIN_RESET);
 8001214:	2200      	movs	r2, #0
 8001216:	f44f 7180 	mov.w	r1, #256	; 0x100
 800121a:	4840      	ldr	r0, [pc, #256]	; (800131c <put_leds+0x198>)
 800121c:	f003 ff72 	bl	8005104 <HAL_GPIO_WritePin>
	if (dato>=led_val*4)
 8001220:	edd7 7a03 	vldr	s15, [r7, #12]
 8001224:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8001228:	ee67 7a87 	vmul.f32	s15, s15, s14
 800122c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001230:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001234:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001238:	db05      	blt.n	8001246 <put_leds+0xc2>
			  HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, GPIO_PIN_SET);
 800123a:	2201      	movs	r2, #1
 800123c:	2120      	movs	r1, #32
 800123e:	4836      	ldr	r0, [pc, #216]	; (8001318 <put_leds+0x194>)
 8001240:	f003 ff60 	bl	8005104 <HAL_GPIO_WritePin>
 8001244:	e004      	b.n	8001250 <put_leds+0xcc>
		else
			  HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, GPIO_PIN_RESET);
 8001246:	2200      	movs	r2, #0
 8001248:	2120      	movs	r1, #32
 800124a:	4833      	ldr	r0, [pc, #204]	; (8001318 <put_leds+0x194>)
 800124c:	f003 ff5a 	bl	8005104 <HAL_GPIO_WritePin>
	if (dato>=led_val*5)
 8001250:	edd7 7a03 	vldr	s15, [r7, #12]
 8001254:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8001258:	ee67 7a87 	vmul.f32	s15, s15, s14
 800125c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001260:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001264:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001268:	db05      	blt.n	8001276 <put_leds+0xf2>
			  HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, GPIO_PIN_SET);
 800126a:	2201      	movs	r2, #1
 800126c:	2108      	movs	r1, #8
 800126e:	482a      	ldr	r0, [pc, #168]	; (8001318 <put_leds+0x194>)
 8001270:	f003 ff48 	bl	8005104 <HAL_GPIO_WritePin>
 8001274:	e004      	b.n	8001280 <put_leds+0xfc>
		else
			  HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, GPIO_PIN_RESET);
 8001276:	2200      	movs	r2, #0
 8001278:	2108      	movs	r1, #8
 800127a:	4827      	ldr	r0, [pc, #156]	; (8001318 <put_leds+0x194>)
 800127c:	f003 ff42 	bl	8005104 <HAL_GPIO_WritePin>
	if (dato>=led_val*6)
 8001280:	edd7 7a03 	vldr	s15, [r7, #12]
 8001284:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 8001288:	ee67 7a87 	vmul.f32	s15, s15, s14
 800128c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001290:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001294:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001298:	db05      	blt.n	80012a6 <put_leds+0x122>
			  HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, GPIO_PIN_SET);
 800129a:	2201      	movs	r2, #1
 800129c:	2140      	movs	r1, #64	; 0x40
 800129e:	481f      	ldr	r0, [pc, #124]	; (800131c <put_leds+0x198>)
 80012a0:	f003 ff30 	bl	8005104 <HAL_GPIO_WritePin>
 80012a4:	e004      	b.n	80012b0 <put_leds+0x12c>
		else
			  HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, GPIO_PIN_RESET);
 80012a6:	2200      	movs	r2, #0
 80012a8:	2140      	movs	r1, #64	; 0x40
 80012aa:	481c      	ldr	r0, [pc, #112]	; (800131c <put_leds+0x198>)
 80012ac:	f003 ff2a 	bl	8005104 <HAL_GPIO_WritePin>
	if (dato>=led_val*7)
 80012b0:	edd7 7a03 	vldr	s15, [r7, #12]
 80012b4:	eeb1 7a0c 	vmov.f32	s14, #28	; 0x40e00000  7.0
 80012b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012bc:	ed97 7a01 	vldr	s14, [r7, #4]
 80012c0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012c8:	db05      	blt.n	80012d6 <put_leds+0x152>
			  HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, GPIO_PIN_SET);
 80012ca:	2201      	movs	r2, #1
 80012cc:	2101      	movs	r1, #1
 80012ce:	4812      	ldr	r0, [pc, #72]	; (8001318 <put_leds+0x194>)
 80012d0:	f003 ff18 	bl	8005104 <HAL_GPIO_WritePin>
 80012d4:	e004      	b.n	80012e0 <put_leds+0x15c>
		else
			  HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, GPIO_PIN_RESET);
 80012d6:	2200      	movs	r2, #0
 80012d8:	2101      	movs	r1, #1
 80012da:	480f      	ldr	r0, [pc, #60]	; (8001318 <put_leds+0x194>)
 80012dc:	f003 ff12 	bl	8005104 <HAL_GPIO_WritePin>
	if (dato>=led_val*8)
 80012e0:	edd7 7a03 	vldr	s15, [r7, #12]
 80012e4:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 80012e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012ec:	ed97 7a01 	vldr	s14, [r7, #4]
 80012f0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012f8:	db05      	blt.n	8001306 <put_leds+0x182>
			  HAL_GPIO_WritePin(D8_GPIO_Port, D8_Pin, GPIO_PIN_SET);
 80012fa:	2201      	movs	r2, #1
 80012fc:	2120      	movs	r1, #32
 80012fe:	4807      	ldr	r0, [pc, #28]	; (800131c <put_leds+0x198>)
 8001300:	f003 ff00 	bl	8005104 <HAL_GPIO_WritePin>
		else
			  HAL_GPIO_WritePin(D8_GPIO_Port, D8_Pin, GPIO_PIN_RESET);
}
 8001304:	e004      	b.n	8001310 <put_leds+0x18c>
			  HAL_GPIO_WritePin(D8_GPIO_Port, D8_Pin, GPIO_PIN_RESET);
 8001306:	2200      	movs	r2, #0
 8001308:	2120      	movs	r1, #32
 800130a:	4804      	ldr	r0, [pc, #16]	; (800131c <put_leds+0x198>)
 800130c:	f003 fefa 	bl	8005104 <HAL_GPIO_WritePin>
}
 8001310:	bf00      	nop
 8001312:	3710      	adds	r7, #16
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	40020400 	.word	0x40020400
 800131c:	40020000 	.word	0x40020000

08001320 <Valor_pot>:

float Valor_pot(){
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
	float valor = (ConvertidorA_D(ADC_CHANNEL_4)*SCALE)/4095.0;
 8001326:	2004      	movs	r0, #4
 8001328:	f000 f9de 	bl	80016e8 <ConvertidorA_D>
 800132c:	4603      	mov	r3, r0
 800132e:	4a14      	ldr	r2, [pc, #80]	; (8001380 <Valor_pot+0x60>)
 8001330:	6812      	ldr	r2, [r2, #0]
 8001332:	fb02 f303 	mul.w	r3, r2, r3
 8001336:	4618      	mov	r0, r3
 8001338:	f7ff f8fc 	bl	8000534 <__aeabi_ui2d>
 800133c:	a30e      	add	r3, pc, #56	; (adr r3, 8001378 <Valor_pot+0x58>)
 800133e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001342:	f7ff fa9b 	bl	800087c <__aeabi_ddiv>
 8001346:	4602      	mov	r2, r0
 8001348:	460b      	mov	r3, r1
 800134a:	4610      	mov	r0, r2
 800134c:	4619      	mov	r1, r3
 800134e:	f7ff fc63 	bl	8000c18 <__aeabi_d2f>
 8001352:	4603      	mov	r3, r0
 8001354:	607b      	str	r3, [r7, #4]
	return SCALE-valor;
 8001356:	4b0a      	ldr	r3, [pc, #40]	; (8001380 <Valor_pot+0x60>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	ee07 3a90 	vmov	s15, r3
 800135e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001362:	edd7 7a01 	vldr	s15, [r7, #4]
 8001366:	ee77 7a67 	vsub.f32	s15, s14, s15
}
 800136a:	eeb0 0a67 	vmov.f32	s0, s15
 800136e:	3708      	adds	r7, #8
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}
 8001374:	f3af 8000 	nop.w
 8001378:	00000000 	.word	0x00000000
 800137c:	40affe00 	.word	0x40affe00
 8001380:	20000000 	.word	0x20000000
 8001384:	00000000 	.word	0x00000000

08001388 <Valor_temp>:


float Valor_temp(){
 8001388:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800138c:	b084      	sub	sp, #16
 800138e:	af00      	add	r7, sp, #0
	float beta =3900;
 8001390:	4b49      	ldr	r3, [pc, #292]	; (80014b8 <Valor_temp+0x130>)
 8001392:	60fb      	str	r3, [r7, #12]
	float res = 10000;
 8001394:	4b49      	ldr	r3, [pc, #292]	; (80014bc <Valor_temp+0x134>)
 8001396:	60bb      	str	r3, [r7, #8]
	float temp =298;
 8001398:	4b49      	ldr	r3, [pc, #292]	; (80014c0 <Valor_temp+0x138>)
 800139a:	607b      	str	r3, [r7, #4]
	float valor =beta/(log((3.3*10000/(3.3-(float)ConvertidorA_D(ADC_CHANNEL_1)/4095*3.3)-10000)/res)+beta/temp);
 800139c:	68f8      	ldr	r0, [r7, #12]
 800139e:	f7ff f8eb 	bl	8000578 <__aeabi_f2d>
 80013a2:	4604      	mov	r4, r0
 80013a4:	460d      	mov	r5, r1
 80013a6:	2001      	movs	r0, #1
 80013a8:	f000 f99e 	bl	80016e8 <ConvertidorA_D>
 80013ac:	ee07 0a90 	vmov	s15, r0
 80013b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013b4:	ed9f 7a43 	vldr	s14, [pc, #268]	; 80014c4 <Valor_temp+0x13c>
 80013b8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80013bc:	ee16 0a90 	vmov	r0, s13
 80013c0:	f7ff f8da 	bl	8000578 <__aeabi_f2d>
 80013c4:	a336      	add	r3, pc, #216	; (adr r3, 80014a0 <Valor_temp+0x118>)
 80013c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013ca:	f7ff f92d 	bl	8000628 <__aeabi_dmul>
 80013ce:	4602      	mov	r2, r0
 80013d0:	460b      	mov	r3, r1
 80013d2:	a133      	add	r1, pc, #204	; (adr r1, 80014a0 <Valor_temp+0x118>)
 80013d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80013d8:	f7fe ff6e 	bl	80002b8 <__aeabi_dsub>
 80013dc:	4602      	mov	r2, r0
 80013de:	460b      	mov	r3, r1
 80013e0:	a131      	add	r1, pc, #196	; (adr r1, 80014a8 <Valor_temp+0x120>)
 80013e2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80013e6:	f7ff fa49 	bl	800087c <__aeabi_ddiv>
 80013ea:	4602      	mov	r2, r0
 80013ec:	460b      	mov	r3, r1
 80013ee:	4610      	mov	r0, r2
 80013f0:	4619      	mov	r1, r3
 80013f2:	a32f      	add	r3, pc, #188	; (adr r3, 80014b0 <Valor_temp+0x128>)
 80013f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013f8:	f7fe ff5e 	bl	80002b8 <__aeabi_dsub>
 80013fc:	4602      	mov	r2, r0
 80013fe:	460b      	mov	r3, r1
 8001400:	4690      	mov	r8, r2
 8001402:	4699      	mov	r9, r3
 8001404:	68b8      	ldr	r0, [r7, #8]
 8001406:	f7ff f8b7 	bl	8000578 <__aeabi_f2d>
 800140a:	4602      	mov	r2, r0
 800140c:	460b      	mov	r3, r1
 800140e:	4640      	mov	r0, r8
 8001410:	4649      	mov	r1, r9
 8001412:	f7ff fa33 	bl	800087c <__aeabi_ddiv>
 8001416:	4602      	mov	r2, r0
 8001418:	460b      	mov	r3, r1
 800141a:	ec43 2b17 	vmov	d7, r2, r3
 800141e:	eeb0 0a47 	vmov.f32	s0, s14
 8001422:	eef0 0a67 	vmov.f32	s1, s15
 8001426:	f00c fd6b 	bl	800df00 <log>
 800142a:	ec59 8b10 	vmov	r8, r9, d0
 800142e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001432:	edd7 7a01 	vldr	s15, [r7, #4]
 8001436:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800143a:	ee16 0a90 	vmov	r0, s13
 800143e:	f7ff f89b 	bl	8000578 <__aeabi_f2d>
 8001442:	4602      	mov	r2, r0
 8001444:	460b      	mov	r3, r1
 8001446:	4640      	mov	r0, r8
 8001448:	4649      	mov	r1, r9
 800144a:	f7fe ff37 	bl	80002bc <__adddf3>
 800144e:	4602      	mov	r2, r0
 8001450:	460b      	mov	r3, r1
 8001452:	4620      	mov	r0, r4
 8001454:	4629      	mov	r1, r5
 8001456:	f7ff fa11 	bl	800087c <__aeabi_ddiv>
 800145a:	4602      	mov	r2, r0
 800145c:	460b      	mov	r3, r1
 800145e:	4610      	mov	r0, r2
 8001460:	4619      	mov	r1, r3
 8001462:	f7ff fbd9 	bl	8000c18 <__aeabi_d2f>
 8001466:	4603      	mov	r3, r0
 8001468:	603b      	str	r3, [r7, #0]
	valor = (valor-278)-TEMP_MIN;
 800146a:	edd7 7a00 	vldr	s15, [r7]
 800146e:	ed9f 7a16 	vldr	s14, [pc, #88]	; 80014c8 <Valor_temp+0x140>
 8001472:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001476:	4b15      	ldr	r3, [pc, #84]	; (80014cc <Valor_temp+0x144>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	ee07 3a90 	vmov	s15, r3
 800147e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001482:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001486:	edc7 7a00 	vstr	s15, [r7]
	return valor ;
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	ee07 3a90 	vmov	s15, r3
}
 8001490:	eeb0 0a67 	vmov.f32	s0, s15
 8001494:	3710      	adds	r7, #16
 8001496:	46bd      	mov	sp, r7
 8001498:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800149c:	f3af 8000 	nop.w
 80014a0:	66666666 	.word	0x66666666
 80014a4:	400a6666 	.word	0x400a6666
 80014a8:	00000000 	.word	0x00000000
 80014ac:	40e01d00 	.word	0x40e01d00
 80014b0:	00000000 	.word	0x00000000
 80014b4:	40c38800 	.word	0x40c38800
 80014b8:	4573c000 	.word	0x4573c000
 80014bc:	461c4000 	.word	0x461c4000
 80014c0:	43950000 	.word	0x43950000
 80014c4:	457ff000 	.word	0x457ff000
 80014c8:	438b0000 	.word	0x438b0000
 80014cc:	20000004 	.word	0x20000004

080014d0 <Valor_lum>:

float Valor_lum(){
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b082      	sub	sp, #8
 80014d4:	af00      	add	r7, sp, #0
	float valor =  ConvertidorA_D(ADC_CHANNEL_0);
 80014d6:	2000      	movs	r0, #0
 80014d8:	f000 f906 	bl	80016e8 <ConvertidorA_D>
 80014dc:	ee07 0a90 	vmov	s15, r0
 80014e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014e4:	edc7 7a01 	vstr	s15, [r7, #4]
	valor = min(valor , 3000);
 80014e8:	edd7 7a01 	vldr	s15, [r7, #4]
 80014ec:	ed9f 7a13 	vldr	s14, [pc, #76]	; 800153c <Valor_lum+0x6c>
 80014f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014f8:	d501      	bpl.n	80014fe <Valor_lum+0x2e>
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	e000      	b.n	8001500 <Valor_lum+0x30>
 80014fe:	4b10      	ldr	r3, [pc, #64]	; (8001540 <Valor_lum+0x70>)
 8001500:	607b      	str	r3, [r7, #4]
	valor = (1- ((valor) /3000 ))*SCALE;
 8001502:	ed97 7a01 	vldr	s14, [r7, #4]
 8001506:	eddf 6a0d 	vldr	s13, [pc, #52]	; 800153c <Valor_lum+0x6c>
 800150a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800150e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001512:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001516:	4b0b      	ldr	r3, [pc, #44]	; (8001544 <Valor_lum+0x74>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	ee07 3a90 	vmov	s15, r3
 800151e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001522:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001526:	edc7 7a01 	vstr	s15, [r7, #4]
	return valor;
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	ee07 3a90 	vmov	s15, r3
}
 8001530:	eeb0 0a67 	vmov.f32	s0, s15
 8001534:	3708      	adds	r7, #8
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	453b8000 	.word	0x453b8000
 8001540:	453b8000 	.word	0x453b8000
 8001544:	20000000 	.word	0x20000000

08001548 <Check_buzzer>:


void Check_buzzer(float valor, bool *state, int *count){
 8001548:	b580      	push	{r7, lr}
 800154a:	b084      	sub	sp, #16
 800154c:	af00      	add	r7, sp, #0
 800154e:	ed87 0a03 	vstr	s0, [r7, #12]
 8001552:	60b8      	str	r0, [r7, #8]
 8001554:	6079      	str	r1, [r7, #4]

	if(Valor_pot()<=valor && (*state) == false && (*count)<=0){
 8001556:	f7ff fee3 	bl	8001320 <Valor_pot>
 800155a:	eeb0 7a40 	vmov.f32	s14, s0
 800155e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001562:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001566:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800156a:	db17      	blt.n	800159c <Check_buzzer+0x54>
 800156c:	68bb      	ldr	r3, [r7, #8]
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	f083 0301 	eor.w	r3, r3, #1
 8001574:	b2db      	uxtb	r3, r3
 8001576:	2b00      	cmp	r3, #0
 8001578:	d010      	beq.n	800159c <Check_buzzer+0x54>
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	2b00      	cmp	r3, #0
 8001580:	dc0c      	bgt.n	800159c <Check_buzzer+0x54>
		 (*state)= true;
 8001582:	68bb      	ldr	r3, [r7, #8]
 8001584:	2201      	movs	r2, #1
 8001586:	701a      	strb	r2, [r3, #0]
		 (*count)=COUNT_TIME;
 8001588:	4b11      	ldr	r3, [pc, #68]	; (80015d0 <Check_buzzer+0x88>)
 800158a:	681a      	ldr	r2, [r3, #0]
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOA,Buzzer_Pin, GPIO_PIN_SET);
 8001590:	2201      	movs	r2, #1
 8001592:	2180      	movs	r1, #128	; 0x80
 8001594:	480f      	ldr	r0, [pc, #60]	; (80015d4 <Check_buzzer+0x8c>)
 8001596:	f003 fdb5 	bl	8005104 <HAL_GPIO_WritePin>
		  	}
	}



}
 800159a:	e014      	b.n	80015c6 <Check_buzzer+0x7e>
	else if ( (*state) == false){
 800159c:	68bb      	ldr	r3, [r7, #8]
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	f083 0301 	eor.w	r3, r3, #1
 80015a4:	b2db      	uxtb	r3, r3
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d00d      	beq.n	80015c6 <Check_buzzer+0x7e>
		  HAL_GPIO_WritePin(GPIOA,Buzzer_Pin, GPIO_PIN_RESET);
 80015aa:	2200      	movs	r2, #0
 80015ac:	2180      	movs	r1, #128	; 0x80
 80015ae:	4809      	ldr	r0, [pc, #36]	; (80015d4 <Check_buzzer+0x8c>)
 80015b0:	f003 fda8 	bl	8005104 <HAL_GPIO_WritePin>
		  if((*count)>0){
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	dd04      	ble.n	80015c6 <Check_buzzer+0x7e>
		  		(*count)--;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	1e5a      	subs	r2, r3, #1
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	601a      	str	r2, [r3, #0]
}
 80015c6:	bf00      	nop
 80015c8:	3710      	adds	r7, #16
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	20000008 	.word	0x20000008
 80015d4:	40020000 	.word	0x40020000

080015d8 <Boton_izquierdo>:


void Boton_izquierdo(int *v_index,bool *bt1_lock ){
 80015d8:	b580      	push	{r7, lr}
 80015da:	b084      	sub	sp, #16
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
 80015e0:	6039      	str	r1, [r7, #0]
	  GPIO_PinState bt1;
	   bt1 = HAL_GPIO_ReadPin(PULSADOR1_GPIO_Port, PULSADOR1_Pin);
 80015e2:	2180      	movs	r1, #128	; 0x80
 80015e4:	4818      	ldr	r0, [pc, #96]	; (8001648 <Boton_izquierdo+0x70>)
 80015e6:	f003 fd75 	bl	80050d4 <HAL_GPIO_ReadPin>
 80015ea:	4603      	mov	r3, r0
 80015ec:	73fb      	strb	r3, [r7, #15]
	 	  if(bt1==GPIO_PIN_RESET && *bt1_lock){
 80015ee:	7bfb      	ldrb	r3, [r7, #15]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d11e      	bne.n	8001632 <Boton_izquierdo+0x5a>
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	781b      	ldrb	r3, [r3, #0]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d01a      	beq.n	8001632 <Boton_izquierdo+0x5a>
	 		  	printf("Boton1 Cambiando al anterior modo \r\n");
 80015fc:	4813      	ldr	r0, [pc, #76]	; (800164c <Boton_izquierdo+0x74>)
 80015fe:	f009 f91d 	bl	800a83c <puts>
	 		  	if((*v_index)-1<0){*v_index=1;}
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	2b00      	cmp	r3, #0
 8001608:	dc03      	bgt.n	8001612 <Boton_izquierdo+0x3a>
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	2201      	movs	r2, #1
 800160e:	601a      	str	r2, [r3, #0]
 8001610:	e00a      	b.n	8001628 <Boton_izquierdo+0x50>
	 		  	else {*v_index=((*v_index)-1)%2;}
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	3b01      	subs	r3, #1
 8001618:	2b00      	cmp	r3, #0
 800161a:	f003 0301 	and.w	r3, r3, #1
 800161e:	bfb8      	it	lt
 8001620:	425b      	neglt	r3, r3
 8001622:	461a      	mov	r2, r3
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	601a      	str	r2, [r3, #0]
	 		  	*bt1_lock=false;
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	2200      	movs	r2, #0
 800162c:	701a      	strb	r2, [r3, #0]
	 	  if(bt1==GPIO_PIN_RESET && *bt1_lock){
 800162e:	bf00      	nop
	 	  }
	 	  else if (bt1==GPIO_PIN_SET){
	 		  *bt1_lock=true;
	 	  }
}
 8001630:	e005      	b.n	800163e <Boton_izquierdo+0x66>
	 	  else if (bt1==GPIO_PIN_SET){
 8001632:	7bfb      	ldrb	r3, [r7, #15]
 8001634:	2b01      	cmp	r3, #1
 8001636:	d102      	bne.n	800163e <Boton_izquierdo+0x66>
	 		  *bt1_lock=true;
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	2201      	movs	r2, #1
 800163c:	701a      	strb	r2, [r3, #0]
}
 800163e:	bf00      	nop
 8001640:	3710      	adds	r7, #16
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	40020800 	.word	0x40020800
 800164c:	0800e310 	.word	0x0800e310

08001650 <Boton_derecho>:

void Boton_derecho(int *v_index,bool *bt2_lock ,bool *state){
 8001650:	b580      	push	{r7, lr}
 8001652:	b086      	sub	sp, #24
 8001654:	af00      	add	r7, sp, #0
 8001656:	60f8      	str	r0, [r7, #12]
 8001658:	60b9      	str	r1, [r7, #8]
 800165a:	607a      	str	r2, [r7, #4]
	  GPIO_PinState bt2;
	  bt2 = HAL_GPIO_ReadPin(PULSADOR2_GPIO_Port, PULSADOR2_Pin);
 800165c:	2140      	movs	r1, #64	; 0x40
 800165e:	481f      	ldr	r0, [pc, #124]	; (80016dc <Boton_derecho+0x8c>)
 8001660:	f003 fd38 	bl	80050d4 <HAL_GPIO_ReadPin>
 8001664:	4603      	mov	r3, r0
 8001666:	75fb      	strb	r3, [r7, #23]
	  if(bt2==GPIO_PIN_RESET && *bt2_lock && (*state)==true){
 8001668:	7dfb      	ldrb	r3, [r7, #23]
 800166a:	2b00      	cmp	r3, #0
 800166c:	d111      	bne.n	8001692 <Boton_derecho+0x42>
 800166e:	68bb      	ldr	r3, [r7, #8]
 8001670:	781b      	ldrb	r3, [r3, #0]
 8001672:	2b00      	cmp	r3, #0
 8001674:	d00d      	beq.n	8001692 <Boton_derecho+0x42>
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d009      	beq.n	8001692 <Boton_derecho+0x42>
		  printf("Boton2 pulsado apagando alarma \r\n");
 800167e:	4818      	ldr	r0, [pc, #96]	; (80016e0 <Boton_derecho+0x90>)
 8001680:	f009 f8dc 	bl	800a83c <puts>
			 (*state)=false;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2200      	movs	r2, #0
 8001688:	701a      	strb	r2, [r3, #0]
			 *bt2_lock=false;
 800168a:	68bb      	ldr	r3, [r7, #8]
 800168c:	2200      	movs	r2, #0
 800168e:	701a      	strb	r2, [r3, #0]
	  if(bt2==GPIO_PIN_RESET && *bt2_lock && (*state)==true){
 8001690:	e01f      	b.n	80016d2 <Boton_derecho+0x82>
	  }
	  else if(bt2==GPIO_PIN_RESET && *bt2_lock){
 8001692:	7dfb      	ldrb	r3, [r7, #23]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d115      	bne.n	80016c4 <Boton_derecho+0x74>
 8001698:	68bb      	ldr	r3, [r7, #8]
 800169a:	781b      	ldrb	r3, [r3, #0]
 800169c:	2b00      	cmp	r3, #0
 800169e:	d011      	beq.n	80016c4 <Boton_derecho+0x74>
			printf("Boton2 pulsado cambiando al siguiente modo \r\n");
 80016a0:	4810      	ldr	r0, [pc, #64]	; (80016e4 <Boton_derecho+0x94>)
 80016a2:	f009 f8cb 	bl	800a83c <puts>
			*v_index=((*v_index)+1)%2;
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	3301      	adds	r3, #1
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	f003 0301 	and.w	r3, r3, #1
 80016b2:	bfb8      	it	lt
 80016b4:	425b      	neglt	r3, r3
 80016b6:	461a      	mov	r2, r3
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	601a      	str	r2, [r3, #0]
			*bt2_lock=false;
 80016bc:	68bb      	ldr	r3, [r7, #8]
 80016be:	2200      	movs	r2, #0
 80016c0:	701a      	strb	r2, [r3, #0]
	  else if(bt2==GPIO_PIN_RESET && *bt2_lock){
 80016c2:	e006      	b.n	80016d2 <Boton_derecho+0x82>
	  }
	  else if (bt2==GPIO_PIN_SET){
 80016c4:	7dfb      	ldrb	r3, [r7, #23]
 80016c6:	2b01      	cmp	r3, #1
 80016c8:	d103      	bne.n	80016d2 <Boton_derecho+0x82>
		  *bt2_lock=true;
 80016ca:	68bb      	ldr	r3, [r7, #8]
 80016cc:	2201      	movs	r2, #1
 80016ce:	701a      	strb	r2, [r3, #0]
	  }
}
 80016d0:	e7ff      	b.n	80016d2 <Boton_derecho+0x82>
 80016d2:	bf00      	nop
 80016d4:	3718      	adds	r7, #24
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	40020400 	.word	0x40020400
 80016e0:	0800e334 	.word	0x0800e334
 80016e4:	0800e358 	.word	0x0800e358

080016e8 <ConvertidorA_D>:

uint32_t ConvertidorA_D(uint8_t channel){
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b088      	sub	sp, #32
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	4603      	mov	r3, r0
 80016f0:	71fb      	strb	r3, [r7, #7]
	  // configuracin del canal de entrada A/D
	uint32_t valueAD;
	ADC_ChannelConfTypeDef sConfig;
	sConfig.Channel = channel;
 80016f2:	79fb      	ldrb	r3, [r7, #7]
 80016f4:	60fb      	str	r3, [r7, #12]
	sConfig.Rank = 1;
 80016f6:	2301      	movs	r3, #1
 80016f8:	613b      	str	r3, [r7, #16]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80016fa:	2300      	movs	r3, #0
 80016fc:	617b      	str	r3, [r7, #20]
	HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 80016fe:	f107 030c 	add.w	r3, r7, #12
 8001702:	4619      	mov	r1, r3
 8001704:	4809      	ldr	r0, [pc, #36]	; (800172c <ConvertidorA_D+0x44>)
 8001706:	f002 fc27 	bl	8003f58 <HAL_ADC_ConfigChannel>
	// Disparo la conversion
	HAL_ADC_Start(&hadc1);
 800170a:	4808      	ldr	r0, [pc, #32]	; (800172c <ConvertidorA_D+0x44>)
 800170c:	f002 fad8 	bl	8003cc0 <HAL_ADC_Start>
	// Espero la finalizacin
	HAL_ADC_PollForConversion(&hadc1, 10000);
 8001710:	f242 7110 	movw	r1, #10000	; 0x2710
 8001714:	4805      	ldr	r0, [pc, #20]	; (800172c <ConvertidorA_D+0x44>)
 8001716:	f002 fb87 	bl	8003e28 <HAL_ADC_PollForConversion>
	// Leo el valor de la conversin 4095 y 0
	valueAD=HAL_ADC_GetValue(&hadc1);
 800171a:	4804      	ldr	r0, [pc, #16]	; (800172c <ConvertidorA_D+0x44>)
 800171c:	f002 fc0f 	bl	8003f3e <HAL_ADC_GetValue>
 8001720:	61f8      	str	r0, [r7, #28]
	return valueAD;
 8001722:	69fb      	ldr	r3, [r7, #28]
}
 8001724:	4618      	mov	r0, r3
 8001726:	3720      	adds	r7, #32
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	20000220 	.word	0x20000220

08001730 <case_insensitive_strcmp>:
    return version;
}

/* Case insensitive string comparison, doesn't consider two NULL pointers equal though */
static int case_insensitive_strcmp(const unsigned char *string1, const unsigned char *string2)
{
 8001730:	b480      	push	{r7}
 8001732:	b085      	sub	sp, #20
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
 8001738:	6039      	str	r1, [r7, #0]
    if ((string1 == NULL) || (string2 == NULL))
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d002      	beq.n	8001746 <case_insensitive_strcmp+0x16>
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d101      	bne.n	800174a <case_insensitive_strcmp+0x1a>
    {
        return 1;
 8001746:	2301      	movs	r3, #1
 8001748:	e056      	b.n	80017f8 <case_insensitive_strcmp+0xc8>
    }

    if (string1 == string2)
 800174a:	687a      	ldr	r2, [r7, #4]
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	429a      	cmp	r2, r3
 8001750:	d10d      	bne.n	800176e <case_insensitive_strcmp+0x3e>
    {
        return 0;
 8001752:	2300      	movs	r3, #0
 8001754:	e050      	b.n	80017f8 <case_insensitive_strcmp+0xc8>
    }

    for(; tolower(*string1) == tolower(*string2); (void)string1++, string2++)
    {
        if (*string1 == '\0')
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	781b      	ldrb	r3, [r3, #0]
 800175a:	2b00      	cmp	r3, #0
 800175c:	d101      	bne.n	8001762 <case_insensitive_strcmp+0x32>
        {
            return 0;
 800175e:	2300      	movs	r3, #0
 8001760:	e04a      	b.n	80017f8 <case_insensitive_strcmp+0xc8>
    for(; tolower(*string1) == tolower(*string2); (void)string1++, string2++)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	3301      	adds	r3, #1
 8001766:	607b      	str	r3, [r7, #4]
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	3301      	adds	r3, #1
 800176c:	603b      	str	r3, [r7, #0]
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	781b      	ldrb	r3, [r3, #0]
 8001772:	73fb      	strb	r3, [r7, #15]
 8001774:	7bfb      	ldrb	r3, [r7, #15]
 8001776:	3301      	adds	r3, #1
 8001778:	4a22      	ldr	r2, [pc, #136]	; (8001804 <case_insensitive_strcmp+0xd4>)
 800177a:	4413      	add	r3, r2
 800177c:	781b      	ldrb	r3, [r3, #0]
 800177e:	f003 0303 	and.w	r3, r3, #3
 8001782:	2b01      	cmp	r3, #1
 8001784:	d103      	bne.n	800178e <case_insensitive_strcmp+0x5e>
 8001786:	7bfb      	ldrb	r3, [r7, #15]
 8001788:	f103 0220 	add.w	r2, r3, #32
 800178c:	e000      	b.n	8001790 <case_insensitive_strcmp+0x60>
 800178e:	7bfa      	ldrb	r2, [r7, #15]
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	781b      	ldrb	r3, [r3, #0]
 8001794:	73bb      	strb	r3, [r7, #14]
 8001796:	7bbb      	ldrb	r3, [r7, #14]
 8001798:	3301      	adds	r3, #1
 800179a:	491a      	ldr	r1, [pc, #104]	; (8001804 <case_insensitive_strcmp+0xd4>)
 800179c:	440b      	add	r3, r1
 800179e:	781b      	ldrb	r3, [r3, #0]
 80017a0:	f003 0303 	and.w	r3, r3, #3
 80017a4:	2b01      	cmp	r3, #1
 80017a6:	d102      	bne.n	80017ae <case_insensitive_strcmp+0x7e>
 80017a8:	7bbb      	ldrb	r3, [r7, #14]
 80017aa:	3320      	adds	r3, #32
 80017ac:	e000      	b.n	80017b0 <case_insensitive_strcmp+0x80>
 80017ae:	7bbb      	ldrb	r3, [r7, #14]
 80017b0:	429a      	cmp	r2, r3
 80017b2:	d0d0      	beq.n	8001756 <case_insensitive_strcmp+0x26>
        }
    }

    return tolower(*string1) - tolower(*string2);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	737b      	strb	r3, [r7, #13]
 80017ba:	7b7b      	ldrb	r3, [r7, #13]
 80017bc:	3301      	adds	r3, #1
 80017be:	4a11      	ldr	r2, [pc, #68]	; (8001804 <case_insensitive_strcmp+0xd4>)
 80017c0:	4413      	add	r3, r2
 80017c2:	781b      	ldrb	r3, [r3, #0]
 80017c4:	f003 0303 	and.w	r3, r3, #3
 80017c8:	2b01      	cmp	r3, #1
 80017ca:	d103      	bne.n	80017d4 <case_insensitive_strcmp+0xa4>
 80017cc:	7b7b      	ldrb	r3, [r7, #13]
 80017ce:	f103 0220 	add.w	r2, r3, #32
 80017d2:	e000      	b.n	80017d6 <case_insensitive_strcmp+0xa6>
 80017d4:	7b7a      	ldrb	r2, [r7, #13]
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	781b      	ldrb	r3, [r3, #0]
 80017da:	733b      	strb	r3, [r7, #12]
 80017dc:	7b3b      	ldrb	r3, [r7, #12]
 80017de:	3301      	adds	r3, #1
 80017e0:	4908      	ldr	r1, [pc, #32]	; (8001804 <case_insensitive_strcmp+0xd4>)
 80017e2:	440b      	add	r3, r1
 80017e4:	781b      	ldrb	r3, [r3, #0]
 80017e6:	f003 0303 	and.w	r3, r3, #3
 80017ea:	2b01      	cmp	r3, #1
 80017ec:	d102      	bne.n	80017f4 <case_insensitive_strcmp+0xc4>
 80017ee:	7b3b      	ldrb	r3, [r7, #12]
 80017f0:	3320      	adds	r3, #32
 80017f2:	e000      	b.n	80017f6 <case_insensitive_strcmp+0xc6>
 80017f4:	7b3b      	ldrb	r3, [r7, #12]
 80017f6:	1ad3      	subs	r3, r2, r3
}
 80017f8:	4618      	mov	r0, r3
 80017fa:	3714      	adds	r7, #20
 80017fc:	46bd      	mov	sp, r7
 80017fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001802:	4770      	bx	lr
 8001804:	0800ea90 	.word	0x0800ea90

08001808 <cJSON_New_Item>:
    }
}

/* Internal constructor. */
static cJSON *cJSON_New_Item(const internal_hooks * const hooks)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b084      	sub	sp, #16
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
    cJSON* node = (cJSON*)hooks->allocate(sizeof(cJSON));
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	2028      	movs	r0, #40	; 0x28
 8001816:	4798      	blx	r3
 8001818:	60f8      	str	r0, [r7, #12]
    if (node)
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	2b00      	cmp	r3, #0
 800181e:	d004      	beq.n	800182a <cJSON_New_Item+0x22>
    {
        memset(node, '\0', sizeof(cJSON));
 8001820:	2228      	movs	r2, #40	; 0x28
 8001822:	2100      	movs	r1, #0
 8001824:	68f8      	ldr	r0, [r7, #12]
 8001826:	f008 fa31 	bl	8009c8c <memset>
    }

    return node;
 800182a:	68fb      	ldr	r3, [r7, #12]
}
 800182c:	4618      	mov	r0, r3
 800182e:	3710      	adds	r7, #16
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}

08001834 <cJSON_Delete>:

/* Delete a cJSON structure. */
CJSON_PUBLIC(void) cJSON_Delete(cJSON *item)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b084      	sub	sp, #16
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
    cJSON *next = NULL;
 800183c:	2300      	movs	r3, #0
 800183e:	60fb      	str	r3, [r7, #12]
    while (item != NULL)
 8001840:	e037      	b.n	80018b2 <cJSON_Delete+0x7e>
    {
        next = item->next;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	60fb      	str	r3, [r7, #12]
        if (!(item->type & cJSON_IsReference) && (item->child != NULL))
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	68db      	ldr	r3, [r3, #12]
 800184c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001850:	2b00      	cmp	r3, #0
 8001852:	d108      	bne.n	8001866 <cJSON_Delete+0x32>
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	689b      	ldr	r3, [r3, #8]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d004      	beq.n	8001866 <cJSON_Delete+0x32>
        {
            cJSON_Delete(item->child);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	689b      	ldr	r3, [r3, #8]
 8001860:	4618      	mov	r0, r3
 8001862:	f7ff ffe7 	bl	8001834 <cJSON_Delete>
        }
        if (!(item->type & cJSON_IsReference) && (item->valuestring != NULL))
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	68db      	ldr	r3, [r3, #12]
 800186a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800186e:	2b00      	cmp	r3, #0
 8001870:	d109      	bne.n	8001886 <cJSON_Delete+0x52>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	691b      	ldr	r3, [r3, #16]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d005      	beq.n	8001886 <cJSON_Delete+0x52>
        {
            global_hooks.deallocate(item->valuestring);
 800187a:	4b12      	ldr	r3, [pc, #72]	; (80018c4 <cJSON_Delete+0x90>)
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	687a      	ldr	r2, [r7, #4]
 8001880:	6912      	ldr	r2, [r2, #16]
 8001882:	4610      	mov	r0, r2
 8001884:	4798      	blx	r3
        }
        if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	68db      	ldr	r3, [r3, #12]
 800188a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800188e:	2b00      	cmp	r3, #0
 8001890:	d109      	bne.n	80018a6 <cJSON_Delete+0x72>
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6a1b      	ldr	r3, [r3, #32]
 8001896:	2b00      	cmp	r3, #0
 8001898:	d005      	beq.n	80018a6 <cJSON_Delete+0x72>
        {
            global_hooks.deallocate(item->string);
 800189a:	4b0a      	ldr	r3, [pc, #40]	; (80018c4 <cJSON_Delete+0x90>)
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	687a      	ldr	r2, [r7, #4]
 80018a0:	6a12      	ldr	r2, [r2, #32]
 80018a2:	4610      	mov	r0, r2
 80018a4:	4798      	blx	r3
        }
        global_hooks.deallocate(item);
 80018a6:	4b07      	ldr	r3, [pc, #28]	; (80018c4 <cJSON_Delete+0x90>)
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	6878      	ldr	r0, [r7, #4]
 80018ac:	4798      	blx	r3
        item = next;
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	607b      	str	r3, [r7, #4]
    while (item != NULL)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d1c4      	bne.n	8001842 <cJSON_Delete+0xe>
    }
}
 80018b8:	bf00      	nop
 80018ba:	bf00      	nop
 80018bc:	3710      	adds	r7, #16
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	2000000c 	.word	0x2000000c

080018c8 <get_decimal_point>:

/* get the decimal point character of the current locale */
static unsigned char get_decimal_point(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	af00      	add	r7, sp, #0
#ifdef ENABLE_LOCALES
    struct lconv *lconv = localeconv();
    return (unsigned char) lconv->decimal_point[0];
#else
    return '.';
 80018cc:	232e      	movs	r3, #46	; 0x2e
#endif
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	46bd      	mov	sp, r7
 80018d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d6:	4770      	bx	lr

080018d8 <parse_number>:
/* get a pointer to the buffer at the position */
#define buffer_at_offset(buffer) ((buffer)->content + (buffer)->offset)

/* Parse the input text to generate a number, and populate the result into item. */
static cJSON_bool parse_number(cJSON * const item, parse_buffer * const input_buffer)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b098      	sub	sp, #96	; 0x60
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
 80018e0:	6039      	str	r1, [r7, #0]
    double number = 0;
 80018e2:	f04f 0200 	mov.w	r2, #0
 80018e6:	f04f 0300 	mov.w	r3, #0
 80018ea:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
    unsigned char *after_end = NULL;
 80018ee:	2300      	movs	r3, #0
 80018f0:	64bb      	str	r3, [r7, #72]	; 0x48
    unsigned char number_c_string[64];
    unsigned char decimal_point = get_decimal_point();
 80018f2:	f7ff ffe9 	bl	80018c8 <get_decimal_point>
 80018f6:	4603      	mov	r3, r0
 80018f8:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    size_t i = 0;
 80018fc:	2300      	movs	r3, #0
 80018fe:	65fb      	str	r3, [r7, #92]	; 0x5c

    if ((input_buffer == NULL) || (input_buffer->content == NULL))
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d003      	beq.n	800190e <parse_number+0x36>
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d101      	bne.n	8001912 <parse_number+0x3a>
    {
        return false;
 800190e:	2300      	movs	r3, #0
 8001910:	e0c6      	b.n	8001aa0 <parse_number+0x1c8>
    }

    /* copy the number into a temporary buffer and replace '.' with the decimal point
     * of the current locale (for strtod)
     * This also takes care of '\0' not necessarily being available for marking the end of the input */
    for (i = 0; (i < (sizeof(number_c_string) - 1)) && can_access_at_index(input_buffer, i); i++)
 8001912:	2300      	movs	r3, #0
 8001914:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001916:	e063      	b.n	80019e0 <parse_number+0x108>
    {
        switch (buffer_at_offset(input_buffer)[i])
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	681a      	ldr	r2, [r3, #0]
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	6899      	ldr	r1, [r3, #8]
 8001920:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001922:	440b      	add	r3, r1
 8001924:	4413      	add	r3, r2
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	2b45      	cmp	r3, #69	; 0x45
 800192a:	dc3d      	bgt.n	80019a8 <parse_number+0xd0>
 800192c:	2b2b      	cmp	r3, #43	; 0x2b
 800192e:	db66      	blt.n	80019fe <parse_number+0x126>
 8001930:	3b2b      	subs	r3, #43	; 0x2b
 8001932:	2b1a      	cmp	r3, #26
 8001934:	d863      	bhi.n	80019fe <parse_number+0x126>
 8001936:	a201      	add	r2, pc, #4	; (adr r2, 800193c <parse_number+0x64>)
 8001938:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800193c:	080019ad 	.word	0x080019ad
 8001940:	080019ff 	.word	0x080019ff
 8001944:	080019ad 	.word	0x080019ad
 8001948:	080019cb 	.word	0x080019cb
 800194c:	080019ff 	.word	0x080019ff
 8001950:	080019ad 	.word	0x080019ad
 8001954:	080019ad 	.word	0x080019ad
 8001958:	080019ad 	.word	0x080019ad
 800195c:	080019ad 	.word	0x080019ad
 8001960:	080019ad 	.word	0x080019ad
 8001964:	080019ad 	.word	0x080019ad
 8001968:	080019ad 	.word	0x080019ad
 800196c:	080019ad 	.word	0x080019ad
 8001970:	080019ad 	.word	0x080019ad
 8001974:	080019ad 	.word	0x080019ad
 8001978:	080019ff 	.word	0x080019ff
 800197c:	080019ff 	.word	0x080019ff
 8001980:	080019ff 	.word	0x080019ff
 8001984:	080019ff 	.word	0x080019ff
 8001988:	080019ff 	.word	0x080019ff
 800198c:	080019ff 	.word	0x080019ff
 8001990:	080019ff 	.word	0x080019ff
 8001994:	080019ff 	.word	0x080019ff
 8001998:	080019ff 	.word	0x080019ff
 800199c:	080019ff 	.word	0x080019ff
 80019a0:	080019ff 	.word	0x080019ff
 80019a4:	080019ad 	.word	0x080019ad
 80019a8:	2b65      	cmp	r3, #101	; 0x65
 80019aa:	d128      	bne.n	80019fe <parse_number+0x126>
            case '9':
            case '+':
            case '-':
            case 'e':
            case 'E':
                number_c_string[i] = buffer_at_offset(input_buffer)[i];
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	681a      	ldr	r2, [r3, #0]
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	6899      	ldr	r1, [r3, #8]
 80019b4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80019b6:	440b      	add	r3, r1
 80019b8:	4413      	add	r3, r2
 80019ba:	7819      	ldrb	r1, [r3, #0]
 80019bc:	f107 0208 	add.w	r2, r7, #8
 80019c0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80019c2:	4413      	add	r3, r2
 80019c4:	460a      	mov	r2, r1
 80019c6:	701a      	strb	r2, [r3, #0]
                break;
 80019c8:	e007      	b.n	80019da <parse_number+0x102>

            case '.':
                number_c_string[i] = decimal_point;
 80019ca:	f107 0208 	add.w	r2, r7, #8
 80019ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80019d0:	4413      	add	r3, r2
 80019d2:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 80019d6:	701a      	strb	r2, [r3, #0]
                break;
 80019d8:	bf00      	nop
    for (i = 0; (i < (sizeof(number_c_string) - 1)) && can_access_at_index(input_buffer, i); i++)
 80019da:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80019dc:	3301      	adds	r3, #1
 80019de:	65fb      	str	r3, [r7, #92]	; 0x5c
 80019e0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80019e2:	2b3e      	cmp	r3, #62	; 0x3e
 80019e4:	d80d      	bhi.n	8001a02 <parse_number+0x12a>
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d00a      	beq.n	8001a02 <parse_number+0x12a>
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	689a      	ldr	r2, [r3, #8]
 80019f0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80019f2:	441a      	add	r2, r3
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	429a      	cmp	r2, r3
 80019fa:	d38d      	bcc.n	8001918 <parse_number+0x40>

            default:
                goto loop_end;
        }
    }
loop_end:
 80019fc:	e001      	b.n	8001a02 <parse_number+0x12a>
                goto loop_end;
 80019fe:	bf00      	nop
 8001a00:	e000      	b.n	8001a04 <parse_number+0x12c>
loop_end:
 8001a02:	bf00      	nop
    number_c_string[i] = '\0';
 8001a04:	f107 0208 	add.w	r2, r7, #8
 8001a08:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001a0a:	4413      	add	r3, r2
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	701a      	strb	r2, [r3, #0]

    number = strtod((const char*)number_c_string, (char**)&after_end);
 8001a10:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8001a14:	f107 0308 	add.w	r3, r7, #8
 8001a18:	4611      	mov	r1, r2
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f009 fe56 	bl	800b6cc <strtod>
 8001a20:	ed87 0b14 	vstr	d0, [r7, #80]	; 0x50
    if (number_c_string == after_end)
 8001a24:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001a26:	f107 0308 	add.w	r3, r7, #8
 8001a2a:	429a      	cmp	r2, r3
 8001a2c:	d101      	bne.n	8001a32 <parse_number+0x15a>
    {
        return false; /* parse_error */
 8001a2e:	2300      	movs	r3, #0
 8001a30:	e036      	b.n	8001aa0 <parse_number+0x1c8>
    }

    item->valuedouble = number;
 8001a32:	6879      	ldr	r1, [r7, #4]
 8001a34:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001a38:	e9c1 2306 	strd	r2, r3, [r1, #24]

    /* use saturation in case of overflow */
    if (number >= INT_MAX)
 8001a3c:	a31b      	add	r3, pc, #108	; (adr r3, 8001aac <parse_number+0x1d4>)
 8001a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a42:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8001a46:	f7ff f875 	bl	8000b34 <__aeabi_dcmpge>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d004      	beq.n	8001a5a <parse_number+0x182>
    {
        item->valueint = INT_MAX;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8001a56:	615a      	str	r2, [r3, #20]
 8001a58:	e015      	b.n	8001a86 <parse_number+0x1ae>
    }
    else if (number <= (double)INT_MIN)
 8001a5a:	f04f 0200 	mov.w	r2, #0
 8001a5e:	4b12      	ldr	r3, [pc, #72]	; (8001aa8 <parse_number+0x1d0>)
 8001a60:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8001a64:	f7ff f85c 	bl	8000b20 <__aeabi_dcmple>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d004      	beq.n	8001a78 <parse_number+0x1a0>
    {
        item->valueint = INT_MIN;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001a74:	615a      	str	r2, [r3, #20]
 8001a76:	e006      	b.n	8001a86 <parse_number+0x1ae>
    }
    else
    {
        item->valueint = (int)number;
 8001a78:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8001a7c:	f7ff f884 	bl	8000b88 <__aeabi_d2iz>
 8001a80:	4602      	mov	r2, r0
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	615a      	str	r2, [r3, #20]
    }

    item->type = cJSON_Number;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	2208      	movs	r2, #8
 8001a8a:	60da      	str	r2, [r3, #12]

    input_buffer->offset += (size_t)(after_end - number_c_string);
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	689b      	ldr	r3, [r3, #8]
 8001a90:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8001a92:	f107 0208 	add.w	r2, r7, #8
 8001a96:	1a8a      	subs	r2, r1, r2
 8001a98:	441a      	add	r2, r3
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	609a      	str	r2, [r3, #8]
    return true;
 8001a9e:	2301      	movs	r3, #1
}
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	3760      	adds	r7, #96	; 0x60
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	c1e00000 	.word	0xc1e00000
 8001aac:	ffc00000 	.word	0xffc00000
 8001ab0:	41dfffff 	.word	0x41dfffff

08001ab4 <parse_hex4>:
    return true;
}

/* parse 4 digit hexadecimal number */
static unsigned parse_hex4(const unsigned char * const input)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b085      	sub	sp, #20
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
    unsigned int h = 0;
 8001abc:	2300      	movs	r3, #0
 8001abe:	60fb      	str	r3, [r7, #12]
    size_t i = 0;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	60bb      	str	r3, [r7, #8]

    for (i = 0; i < 4; i++)
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	60bb      	str	r3, [r7, #8]
 8001ac8:	e04c      	b.n	8001b64 <parse_hex4+0xb0>
    {
        /* parse digit */
        if ((input[i] >= '0') && (input[i] <= '9'))
 8001aca:	687a      	ldr	r2, [r7, #4]
 8001acc:	68bb      	ldr	r3, [r7, #8]
 8001ace:	4413      	add	r3, r2
 8001ad0:	781b      	ldrb	r3, [r3, #0]
 8001ad2:	2b2f      	cmp	r3, #47	; 0x2f
 8001ad4:	d90f      	bls.n	8001af6 <parse_hex4+0x42>
 8001ad6:	687a      	ldr	r2, [r7, #4]
 8001ad8:	68bb      	ldr	r3, [r7, #8]
 8001ada:	4413      	add	r3, r2
 8001adc:	781b      	ldrb	r3, [r3, #0]
 8001ade:	2b39      	cmp	r3, #57	; 0x39
 8001ae0:	d809      	bhi.n	8001af6 <parse_hex4+0x42>
        {
            h += (unsigned int) input[i] - '0';
 8001ae2:	687a      	ldr	r2, [r7, #4]
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	4413      	add	r3, r2
 8001ae8:	781b      	ldrb	r3, [r3, #0]
 8001aea:	461a      	mov	r2, r3
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	4413      	add	r3, r2
 8001af0:	3b30      	subs	r3, #48	; 0x30
 8001af2:	60fb      	str	r3, [r7, #12]
 8001af4:	e02d      	b.n	8001b52 <parse_hex4+0x9e>
        }
        else if ((input[i] >= 'A') && (input[i] <= 'F'))
 8001af6:	687a      	ldr	r2, [r7, #4]
 8001af8:	68bb      	ldr	r3, [r7, #8]
 8001afa:	4413      	add	r3, r2
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	2b40      	cmp	r3, #64	; 0x40
 8001b00:	d90f      	bls.n	8001b22 <parse_hex4+0x6e>
 8001b02:	687a      	ldr	r2, [r7, #4]
 8001b04:	68bb      	ldr	r3, [r7, #8]
 8001b06:	4413      	add	r3, r2
 8001b08:	781b      	ldrb	r3, [r3, #0]
 8001b0a:	2b46      	cmp	r3, #70	; 0x46
 8001b0c:	d809      	bhi.n	8001b22 <parse_hex4+0x6e>
        {
            h += (unsigned int) 10 + input[i] - 'A';
 8001b0e:	687a      	ldr	r2, [r7, #4]
 8001b10:	68bb      	ldr	r3, [r7, #8]
 8001b12:	4413      	add	r3, r2
 8001b14:	781b      	ldrb	r3, [r3, #0]
 8001b16:	461a      	mov	r2, r3
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	4413      	add	r3, r2
 8001b1c:	3b37      	subs	r3, #55	; 0x37
 8001b1e:	60fb      	str	r3, [r7, #12]
 8001b20:	e017      	b.n	8001b52 <parse_hex4+0x9e>
        }
        else if ((input[i] >= 'a') && (input[i] <= 'f'))
 8001b22:	687a      	ldr	r2, [r7, #4]
 8001b24:	68bb      	ldr	r3, [r7, #8]
 8001b26:	4413      	add	r3, r2
 8001b28:	781b      	ldrb	r3, [r3, #0]
 8001b2a:	2b60      	cmp	r3, #96	; 0x60
 8001b2c:	d90f      	bls.n	8001b4e <parse_hex4+0x9a>
 8001b2e:	687a      	ldr	r2, [r7, #4]
 8001b30:	68bb      	ldr	r3, [r7, #8]
 8001b32:	4413      	add	r3, r2
 8001b34:	781b      	ldrb	r3, [r3, #0]
 8001b36:	2b66      	cmp	r3, #102	; 0x66
 8001b38:	d809      	bhi.n	8001b4e <parse_hex4+0x9a>
        {
            h += (unsigned int) 10 + input[i] - 'a';
 8001b3a:	687a      	ldr	r2, [r7, #4]
 8001b3c:	68bb      	ldr	r3, [r7, #8]
 8001b3e:	4413      	add	r3, r2
 8001b40:	781b      	ldrb	r3, [r3, #0]
 8001b42:	461a      	mov	r2, r3
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	4413      	add	r3, r2
 8001b48:	3b57      	subs	r3, #87	; 0x57
 8001b4a:	60fb      	str	r3, [r7, #12]
 8001b4c:	e001      	b.n	8001b52 <parse_hex4+0x9e>
        }
        else /* invalid */
        {
            return 0;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	e00c      	b.n	8001b6c <parse_hex4+0xb8>
        }

        if (i < 3)
 8001b52:	68bb      	ldr	r3, [r7, #8]
 8001b54:	2b02      	cmp	r3, #2
 8001b56:	d802      	bhi.n	8001b5e <parse_hex4+0xaa>
        {
            /* shift left to make place for the next nibble */
            h = h << 4;
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	011b      	lsls	r3, r3, #4
 8001b5c:	60fb      	str	r3, [r7, #12]
    for (i = 0; i < 4; i++)
 8001b5e:	68bb      	ldr	r3, [r7, #8]
 8001b60:	3301      	adds	r3, #1
 8001b62:	60bb      	str	r3, [r7, #8]
 8001b64:	68bb      	ldr	r3, [r7, #8]
 8001b66:	2b03      	cmp	r3, #3
 8001b68:	d9af      	bls.n	8001aca <parse_hex4+0x16>
        }
    }

    return h;
 8001b6a:	68fb      	ldr	r3, [r7, #12]
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	3714      	adds	r7, #20
 8001b70:	46bd      	mov	sp, r7
 8001b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b76:	4770      	bx	lr

08001b78 <utf16_literal_to_utf8>:

/* converts a UTF-16 literal to UTF-8
 * A literal can be one or two sequences of the form \uXXXX */
static unsigned char utf16_literal_to_utf8(const unsigned char * const input_pointer, const unsigned char * const input_end, unsigned char **output_pointer)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b08a      	sub	sp, #40	; 0x28
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	60f8      	str	r0, [r7, #12]
 8001b80:	60b9      	str	r1, [r7, #8]
 8001b82:	607a      	str	r2, [r7, #4]
    long unsigned int codepoint = 0;
 8001b84:	2300      	movs	r3, #0
 8001b86:	627b      	str	r3, [r7, #36]	; 0x24
    unsigned int first_code = 0;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	61fb      	str	r3, [r7, #28]
    const unsigned char *first_sequence = input_pointer;
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	61bb      	str	r3, [r7, #24]
    unsigned char utf8_length = 0;
 8001b90:	2300      	movs	r3, #0
 8001b92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    unsigned char utf8_position = 0;
 8001b96:	2300      	movs	r3, #0
 8001b98:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    unsigned char sequence_length = 0;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    unsigned char first_byte_mark = 0;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	f887 3020 	strb.w	r3, [r7, #32]

    if ((input_end - first_sequence) < 6)
 8001ba8:	68ba      	ldr	r2, [r7, #8]
 8001baa:	69bb      	ldr	r3, [r7, #24]
 8001bac:	1ad3      	subs	r3, r2, r3
 8001bae:	2b05      	cmp	r3, #5
 8001bb0:	f340 80b7 	ble.w	8001d22 <utf16_literal_to_utf8+0x1aa>
        /* input ends unexpectedly */
        goto fail;
    }

    /* get the first utf16 sequence */
    first_code = parse_hex4(first_sequence + 2);
 8001bb4:	69bb      	ldr	r3, [r7, #24]
 8001bb6:	3302      	adds	r3, #2
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f7ff ff7b 	bl	8001ab4 <parse_hex4>
 8001bbe:	61f8      	str	r0, [r7, #28]

    /* check that the code is valid */
    if (((first_code >= 0xDC00) && (first_code <= 0xDFFF)))
 8001bc0:	69fb      	ldr	r3, [r7, #28]
 8001bc2:	f5b3 4f5c 	cmp.w	r3, #56320	; 0xdc00
 8001bc6:	d304      	bcc.n	8001bd2 <utf16_literal_to_utf8+0x5a>
 8001bc8:	69fb      	ldr	r3, [r7, #28]
 8001bca:	f5b3 4f60 	cmp.w	r3, #57344	; 0xe000
 8001bce:	f0c0 80aa 	bcc.w	8001d26 <utf16_literal_to_utf8+0x1ae>
    {
        goto fail;
    }

    /* UTF16 surrogate pair */
    if ((first_code >= 0xD800) && (first_code <= 0xDBFF))
 8001bd2:	69fb      	ldr	r3, [r7, #28]
 8001bd4:	f5b3 4f58 	cmp.w	r3, #55296	; 0xd800
 8001bd8:	d337      	bcc.n	8001c4a <utf16_literal_to_utf8+0xd2>
 8001bda:	69fb      	ldr	r3, [r7, #28]
 8001bdc:	f5b3 4f5c 	cmp.w	r3, #56320	; 0xdc00
 8001be0:	d233      	bcs.n	8001c4a <utf16_literal_to_utf8+0xd2>
    {
        const unsigned char *second_sequence = first_sequence + 6;
 8001be2:	69bb      	ldr	r3, [r7, #24]
 8001be4:	3306      	adds	r3, #6
 8001be6:	617b      	str	r3, [r7, #20]
        unsigned int second_code = 0;
 8001be8:	2300      	movs	r3, #0
 8001bea:	613b      	str	r3, [r7, #16]
        sequence_length = 12; /* \uXXXX\uXXXX */
 8001bec:	230c      	movs	r3, #12
 8001bee:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21

        if ((input_end - second_sequence) < 6)
 8001bf2:	68ba      	ldr	r2, [r7, #8]
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	1ad3      	subs	r3, r2, r3
 8001bf8:	2b05      	cmp	r3, #5
 8001bfa:	f340 8096 	ble.w	8001d2a <utf16_literal_to_utf8+0x1b2>
        {
            /* input ends unexpectedly */
            goto fail;
        }

        if ((second_sequence[0] != '\\') || (second_sequence[1] != 'u'))
 8001bfe:	697b      	ldr	r3, [r7, #20]
 8001c00:	781b      	ldrb	r3, [r3, #0]
 8001c02:	2b5c      	cmp	r3, #92	; 0x5c
 8001c04:	f040 8093 	bne.w	8001d2e <utf16_literal_to_utf8+0x1b6>
 8001c08:	697b      	ldr	r3, [r7, #20]
 8001c0a:	3301      	adds	r3, #1
 8001c0c:	781b      	ldrb	r3, [r3, #0]
 8001c0e:	2b75      	cmp	r3, #117	; 0x75
 8001c10:	f040 808d 	bne.w	8001d2e <utf16_literal_to_utf8+0x1b6>
            /* missing second half of the surrogate pair */
            goto fail;
        }

        /* get the second utf16 sequence */
        second_code = parse_hex4(second_sequence + 2);
 8001c14:	697b      	ldr	r3, [r7, #20]
 8001c16:	3302      	adds	r3, #2
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f7ff ff4b 	bl	8001ab4 <parse_hex4>
 8001c1e:	6138      	str	r0, [r7, #16]
        /* check that the code is valid */
        if ((second_code < 0xDC00) || (second_code > 0xDFFF))
 8001c20:	693b      	ldr	r3, [r7, #16]
 8001c22:	f5b3 4f5c 	cmp.w	r3, #56320	; 0xdc00
 8001c26:	f0c0 8084 	bcc.w	8001d32 <utf16_literal_to_utf8+0x1ba>
 8001c2a:	693b      	ldr	r3, [r7, #16]
 8001c2c:	f5b3 4f60 	cmp.w	r3, #57344	; 0xe000
 8001c30:	d27f      	bcs.n	8001d32 <utf16_literal_to_utf8+0x1ba>
            goto fail;
        }


        /* calculate the unicode codepoint from the surrogate pair */
        codepoint = 0x10000 + (((first_code & 0x3FF) << 10) | (second_code & 0x3FF));
 8001c32:	69fb      	ldr	r3, [r7, #28]
 8001c34:	029a      	lsls	r2, r3, #10
 8001c36:	4b43      	ldr	r3, [pc, #268]	; (8001d44 <utf16_literal_to_utf8+0x1cc>)
 8001c38:	4013      	ands	r3, r2
 8001c3a:	693a      	ldr	r2, [r7, #16]
 8001c3c:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001c40:	4313      	orrs	r3, r2
 8001c42:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8001c46:	627b      	str	r3, [r7, #36]	; 0x24
    {
 8001c48:	e004      	b.n	8001c54 <utf16_literal_to_utf8+0xdc>
    }
    else
    {
        sequence_length = 6; /* \uXXXX */
 8001c4a:	2306      	movs	r3, #6
 8001c4c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
        codepoint = first_code;
 8001c50:	69fb      	ldr	r3, [r7, #28]
 8001c52:	627b      	str	r3, [r7, #36]	; 0x24
    }

    /* encode as UTF-8
     * takes at maximum 4 bytes to encode:
     * 11110xxx 10xxxxxx 10xxxxxx 10xxxxxx */
    if (codepoint < 0x80)
 8001c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c56:	2b7f      	cmp	r3, #127	; 0x7f
 8001c58:	d803      	bhi.n	8001c62 <utf16_literal_to_utf8+0xea>
    {
        /* normal ascii, encoding 0xxxxxxx */
        utf8_length = 1;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8001c60:	e01f      	b.n	8001ca2 <utf16_literal_to_utf8+0x12a>
    }
    else if (codepoint < 0x800)
 8001c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c64:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001c68:	d206      	bcs.n	8001c78 <utf16_literal_to_utf8+0x100>
    {
        /* two bytes, encoding 110xxxxx 10xxxxxx */
        utf8_length = 2;
 8001c6a:	2302      	movs	r3, #2
 8001c6c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        first_byte_mark = 0xC0; /* 11000000 */
 8001c70:	23c0      	movs	r3, #192	; 0xc0
 8001c72:	f887 3020 	strb.w	r3, [r7, #32]
 8001c76:	e014      	b.n	8001ca2 <utf16_literal_to_utf8+0x12a>
    }
    else if (codepoint < 0x10000)
 8001c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c7e:	d206      	bcs.n	8001c8e <utf16_literal_to_utf8+0x116>
    {
        /* three bytes, encoding 1110xxxx 10xxxxxx 10xxxxxx */
        utf8_length = 3;
 8001c80:	2303      	movs	r3, #3
 8001c82:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        first_byte_mark = 0xE0; /* 11100000 */
 8001c86:	23e0      	movs	r3, #224	; 0xe0
 8001c88:	f887 3020 	strb.w	r3, [r7, #32]
 8001c8c:	e009      	b.n	8001ca2 <utf16_literal_to_utf8+0x12a>
    }
    else if (codepoint <= 0x10FFFF)
 8001c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c90:	f5b3 1f88 	cmp.w	r3, #1114112	; 0x110000
 8001c94:	d24f      	bcs.n	8001d36 <utf16_literal_to_utf8+0x1be>
    {
        /* four bytes, encoding 1110xxxx 10xxxxxx 10xxxxxx 10xxxxxx */
        utf8_length = 4;
 8001c96:	2304      	movs	r3, #4
 8001c98:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        first_byte_mark = 0xF0; /* 11110000 */
 8001c9c:	23f0      	movs	r3, #240	; 0xf0
 8001c9e:	f887 3020 	strb.w	r3, [r7, #32]
        /* invalid unicode codepoint */
        goto fail;
    }

    /* encode as utf8 */
    for (utf8_position = (unsigned char)(utf8_length - 1); utf8_position > 0; utf8_position--)
 8001ca2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001ca6:	3b01      	subs	r3, #1
 8001ca8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8001cac:	e015      	b.n	8001cda <utf16_literal_to_utf8+0x162>
    {
        /* 10xxxxxx */
        (*output_pointer)[utf8_position] = (unsigned char)((codepoint | 0x80) & 0xBF);
 8001cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cb0:	b2db      	uxtb	r3, r3
 8001cb2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001cb6:	b2da      	uxtb	r2, r3
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6819      	ldr	r1, [r3, #0]
 8001cbc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001cc0:	440b      	add	r3, r1
 8001cc2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001cc6:	b2d2      	uxtb	r2, r2
 8001cc8:	701a      	strb	r2, [r3, #0]
        codepoint >>= 6;
 8001cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ccc:	099b      	lsrs	r3, r3, #6
 8001cce:	627b      	str	r3, [r7, #36]	; 0x24
    for (utf8_position = (unsigned char)(utf8_length - 1); utf8_position > 0; utf8_position--)
 8001cd0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001cd4:	3b01      	subs	r3, #1
 8001cd6:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8001cda:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d1e5      	bne.n	8001cae <utf16_literal_to_utf8+0x136>
    }
    /* encode first byte */
    if (utf8_length > 1)
 8001ce2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001ce6:	2b01      	cmp	r3, #1
 8001ce8:	d909      	bls.n	8001cfe <utf16_literal_to_utf8+0x186>
    {
        (*output_pointer)[0] = (unsigned char)((codepoint | first_byte_mark) & 0xFF);
 8001cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cec:	b2d9      	uxtb	r1, r3
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001cf6:	430a      	orrs	r2, r1
 8001cf8:	b2d2      	uxtb	r2, r2
 8001cfa:	701a      	strb	r2, [r3, #0]
 8001cfc:	e007      	b.n	8001d0e <utf16_literal_to_utf8+0x196>
    }
    else
    {
        (*output_pointer)[0] = (unsigned char)(codepoint & 0x7F);
 8001cfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d00:	b2da      	uxtb	r2, r3
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001d0a:	b2d2      	uxtb	r2, r2
 8001d0c:	701a      	strb	r2, [r3, #0]
    }

    *output_pointer += utf8_length;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681a      	ldr	r2, [r3, #0]
 8001d12:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001d16:	441a      	add	r2, r3
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	601a      	str	r2, [r3, #0]

    return sequence_length;
 8001d1c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001d20:	e00b      	b.n	8001d3a <utf16_literal_to_utf8+0x1c2>
        goto fail;
 8001d22:	bf00      	nop
 8001d24:	e008      	b.n	8001d38 <utf16_literal_to_utf8+0x1c0>
        goto fail;
 8001d26:	bf00      	nop
 8001d28:	e006      	b.n	8001d38 <utf16_literal_to_utf8+0x1c0>
            goto fail;
 8001d2a:	bf00      	nop
 8001d2c:	e004      	b.n	8001d38 <utf16_literal_to_utf8+0x1c0>
            goto fail;
 8001d2e:	bf00      	nop
 8001d30:	e002      	b.n	8001d38 <utf16_literal_to_utf8+0x1c0>
            goto fail;
 8001d32:	bf00      	nop
 8001d34:	e000      	b.n	8001d38 <utf16_literal_to_utf8+0x1c0>
        goto fail;
 8001d36:	bf00      	nop

fail:
    return 0;
 8001d38:	2300      	movs	r3, #0
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	3728      	adds	r7, #40	; 0x28
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	000ffc00 	.word	0x000ffc00

08001d48 <parse_string>:

/* Parse the input text into an unescaped cinput, and populate item. */
static cJSON_bool parse_string(cJSON * const item, parse_buffer * const input_buffer)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b08a      	sub	sp, #40	; 0x28
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
 8001d50:	6039      	str	r1, [r7, #0]
    const unsigned char *input_pointer = buffer_at_offset(input_buffer) + 1;
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	681a      	ldr	r2, [r3, #0]
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	689b      	ldr	r3, [r3, #8]
 8001d5a:	3301      	adds	r3, #1
 8001d5c:	4413      	add	r3, r2
 8001d5e:	627b      	str	r3, [r7, #36]	; 0x24
    const unsigned char *input_end = buffer_at_offset(input_buffer) + 1;
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	681a      	ldr	r2, [r3, #0]
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	689b      	ldr	r3, [r3, #8]
 8001d68:	3301      	adds	r3, #1
 8001d6a:	4413      	add	r3, r2
 8001d6c:	623b      	str	r3, [r7, #32]
    unsigned char *output_pointer = NULL;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	60fb      	str	r3, [r7, #12]
    unsigned char *output = NULL;
 8001d72:	2300      	movs	r3, #0
 8001d74:	61fb      	str	r3, [r7, #28]

    /* not a string */
    if (buffer_at_offset(input_buffer)[0] != '\"')
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	689b      	ldr	r3, [r3, #8]
 8001d7e:	4413      	add	r3, r2
 8001d80:	781b      	ldrb	r3, [r3, #0]
 8001d82:	2b22      	cmp	r3, #34	; 0x22
 8001d84:	f040 8102 	bne.w	8001f8c <parse_string+0x244>
        goto fail;
    }

    {
        /* calculate approximate size of the output (overestimate) */
        size_t allocation_length = 0;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	613b      	str	r3, [r7, #16]
        size_t skipped_bytes = 0;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	61bb      	str	r3, [r7, #24]
        while (((size_t)(input_end - input_buffer->content) < input_buffer->length) && (*input_end != '\"'))
 8001d90:	e017      	b.n	8001dc2 <parse_string+0x7a>
        {
            /* is escape sequence */
            if (input_end[0] == '\\')
 8001d92:	6a3b      	ldr	r3, [r7, #32]
 8001d94:	781b      	ldrb	r3, [r3, #0]
 8001d96:	2b5c      	cmp	r3, #92	; 0x5c
 8001d98:	d110      	bne.n	8001dbc <parse_string+0x74>
            {
                if ((size_t)(input_end + 1 - input_buffer->content) >= input_buffer->length)
 8001d9a:	6a3b      	ldr	r3, [r7, #32]
 8001d9c:	1c5a      	adds	r2, r3, #1
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	1ad3      	subs	r3, r2, r3
 8001da4:	461a      	mov	r2, r3
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	429a      	cmp	r2, r3
 8001dac:	f080 80f0 	bcs.w	8001f90 <parse_string+0x248>
                {
                    /* prevent buffer overflow when last input character is a backslash */
                    goto fail;
                }
                skipped_bytes++;
 8001db0:	69bb      	ldr	r3, [r7, #24]
 8001db2:	3301      	adds	r3, #1
 8001db4:	61bb      	str	r3, [r7, #24]
                input_end++;
 8001db6:	6a3b      	ldr	r3, [r7, #32]
 8001db8:	3301      	adds	r3, #1
 8001dba:	623b      	str	r3, [r7, #32]
            }
            input_end++;
 8001dbc:	6a3b      	ldr	r3, [r7, #32]
 8001dbe:	3301      	adds	r3, #1
 8001dc0:	623b      	str	r3, [r7, #32]
        while (((size_t)(input_end - input_buffer->content) < input_buffer->length) && (*input_end != '\"'))
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	6a3a      	ldr	r2, [r7, #32]
 8001dc8:	1ad3      	subs	r3, r2, r3
 8001dca:	461a      	mov	r2, r3
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	429a      	cmp	r2, r3
 8001dd2:	d203      	bcs.n	8001ddc <parse_string+0x94>
 8001dd4:	6a3b      	ldr	r3, [r7, #32]
 8001dd6:	781b      	ldrb	r3, [r3, #0]
 8001dd8:	2b22      	cmp	r3, #34	; 0x22
 8001dda:	d1da      	bne.n	8001d92 <parse_string+0x4a>
        }
        if (((size_t)(input_end - input_buffer->content) >= input_buffer->length) || (*input_end != '\"'))
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	6a3a      	ldr	r2, [r7, #32]
 8001de2:	1ad3      	subs	r3, r2, r3
 8001de4:	461a      	mov	r2, r3
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	429a      	cmp	r2, r3
 8001dec:	f080 80d2 	bcs.w	8001f94 <parse_string+0x24c>
 8001df0:	6a3b      	ldr	r3, [r7, #32]
 8001df2:	781b      	ldrb	r3, [r3, #0]
 8001df4:	2b22      	cmp	r3, #34	; 0x22
 8001df6:	f040 80cd 	bne.w	8001f94 <parse_string+0x24c>
        {
            goto fail; /* string ended unexpectedly */
        }

        /* This is at most how much we need for the output */
        allocation_length = (size_t) (input_end - buffer_at_offset(input_buffer)) - skipped_bytes;
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	681a      	ldr	r2, [r3, #0]
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	689b      	ldr	r3, [r3, #8]
 8001e02:	4413      	add	r3, r2
 8001e04:	6a3a      	ldr	r2, [r7, #32]
 8001e06:	1ad3      	subs	r3, r2, r3
 8001e08:	461a      	mov	r2, r3
 8001e0a:	69bb      	ldr	r3, [r7, #24]
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	613b      	str	r3, [r7, #16]
        output = (unsigned char*)input_buffer->hooks.allocate(allocation_length + sizeof(""));
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	691b      	ldr	r3, [r3, #16]
 8001e14:	693a      	ldr	r2, [r7, #16]
 8001e16:	3201      	adds	r2, #1
 8001e18:	4610      	mov	r0, r2
 8001e1a:	4798      	blx	r3
 8001e1c:	61f8      	str	r0, [r7, #28]
        if (output == NULL)
 8001e1e:	69fb      	ldr	r3, [r7, #28]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	f000 80b9 	beq.w	8001f98 <parse_string+0x250>
        {
            goto fail; /* allocation failure */
        }
    }

    output_pointer = output;
 8001e26:	69fb      	ldr	r3, [r7, #28]
 8001e28:	60fb      	str	r3, [r7, #12]
    /* loop through the string literal */
    while (input_pointer < input_end)
 8001e2a:	e093      	b.n	8001f54 <parse_string+0x20c>
    {
        if (*input_pointer != '\\')
 8001e2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e2e:	781b      	ldrb	r3, [r3, #0]
 8001e30:	2b5c      	cmp	r3, #92	; 0x5c
 8001e32:	d008      	beq.n	8001e46 <parse_string+0xfe>
        {
            *output_pointer++ = *input_pointer++;
 8001e34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e36:	1c53      	adds	r3, r2, #1
 8001e38:	627b      	str	r3, [r7, #36]	; 0x24
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	1c59      	adds	r1, r3, #1
 8001e3e:	60f9      	str	r1, [r7, #12]
 8001e40:	7812      	ldrb	r2, [r2, #0]
 8001e42:	701a      	strb	r2, [r3, #0]
 8001e44:	e086      	b.n	8001f54 <parse_string+0x20c>
        }
        /* escape sequence */
        else
        {
            unsigned char sequence_length = 2;
 8001e46:	2302      	movs	r3, #2
 8001e48:	75fb      	strb	r3, [r7, #23]
            if ((input_end - input_pointer) < 1)
 8001e4a:	6a3a      	ldr	r2, [r7, #32]
 8001e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e4e:	1ad3      	subs	r3, r2, r3
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	f340 80a3 	ble.w	8001f9c <parse_string+0x254>
            {
                goto fail;
            }

            switch (input_pointer[1])
 8001e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e58:	3301      	adds	r3, #1
 8001e5a:	781b      	ldrb	r3, [r3, #0]
 8001e5c:	2b75      	cmp	r3, #117	; 0x75
 8001e5e:	f300 809f 	bgt.w	8001fa0 <parse_string+0x258>
 8001e62:	2b5c      	cmp	r3, #92	; 0x5c
 8001e64:	da04      	bge.n	8001e70 <parse_string+0x128>
 8001e66:	2b22      	cmp	r3, #34	; 0x22
 8001e68:	d05c      	beq.n	8001f24 <parse_string+0x1dc>
 8001e6a:	2b2f      	cmp	r3, #47	; 0x2f
 8001e6c:	d05a      	beq.n	8001f24 <parse_string+0x1dc>
                        goto fail;
                    }
                    break;

                default:
                    goto fail;
 8001e6e:	e097      	b.n	8001fa0 <parse_string+0x258>
            switch (input_pointer[1])
 8001e70:	3b5c      	subs	r3, #92	; 0x5c
 8001e72:	2b19      	cmp	r3, #25
 8001e74:	f200 8094 	bhi.w	8001fa0 <parse_string+0x258>
 8001e78:	a201      	add	r2, pc, #4	; (adr r2, 8001e80 <parse_string+0x138>)
 8001e7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e7e:	bf00      	nop
 8001e80:	08001f25 	.word	0x08001f25
 8001e84:	08001fa1 	.word	0x08001fa1
 8001e88:	08001fa1 	.word	0x08001fa1
 8001e8c:	08001fa1 	.word	0x08001fa1
 8001e90:	08001fa1 	.word	0x08001fa1
 8001e94:	08001fa1 	.word	0x08001fa1
 8001e98:	08001ee9 	.word	0x08001ee9
 8001e9c:	08001fa1 	.word	0x08001fa1
 8001ea0:	08001fa1 	.word	0x08001fa1
 8001ea4:	08001fa1 	.word	0x08001fa1
 8001ea8:	08001ef5 	.word	0x08001ef5
 8001eac:	08001fa1 	.word	0x08001fa1
 8001eb0:	08001fa1 	.word	0x08001fa1
 8001eb4:	08001fa1 	.word	0x08001fa1
 8001eb8:	08001fa1 	.word	0x08001fa1
 8001ebc:	08001fa1 	.word	0x08001fa1
 8001ec0:	08001fa1 	.word	0x08001fa1
 8001ec4:	08001fa1 	.word	0x08001fa1
 8001ec8:	08001f01 	.word	0x08001f01
 8001ecc:	08001fa1 	.word	0x08001fa1
 8001ed0:	08001fa1 	.word	0x08001fa1
 8001ed4:	08001fa1 	.word	0x08001fa1
 8001ed8:	08001f0d 	.word	0x08001f0d
 8001edc:	08001fa1 	.word	0x08001fa1
 8001ee0:	08001f19 	.word	0x08001f19
 8001ee4:	08001f33 	.word	0x08001f33
                    *output_pointer++ = '\b';
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	1c5a      	adds	r2, r3, #1
 8001eec:	60fa      	str	r2, [r7, #12]
 8001eee:	2208      	movs	r2, #8
 8001ef0:	701a      	strb	r2, [r3, #0]
                    break;
 8001ef2:	e02b      	b.n	8001f4c <parse_string+0x204>
                    *output_pointer++ = '\f';
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	1c5a      	adds	r2, r3, #1
 8001ef8:	60fa      	str	r2, [r7, #12]
 8001efa:	220c      	movs	r2, #12
 8001efc:	701a      	strb	r2, [r3, #0]
                    break;
 8001efe:	e025      	b.n	8001f4c <parse_string+0x204>
                    *output_pointer++ = '\n';
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	1c5a      	adds	r2, r3, #1
 8001f04:	60fa      	str	r2, [r7, #12]
 8001f06:	220a      	movs	r2, #10
 8001f08:	701a      	strb	r2, [r3, #0]
                    break;
 8001f0a:	e01f      	b.n	8001f4c <parse_string+0x204>
                    *output_pointer++ = '\r';
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	1c5a      	adds	r2, r3, #1
 8001f10:	60fa      	str	r2, [r7, #12]
 8001f12:	220d      	movs	r2, #13
 8001f14:	701a      	strb	r2, [r3, #0]
                    break;
 8001f16:	e019      	b.n	8001f4c <parse_string+0x204>
                    *output_pointer++ = '\t';
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	1c5a      	adds	r2, r3, #1
 8001f1c:	60fa      	str	r2, [r7, #12]
 8001f1e:	2209      	movs	r2, #9
 8001f20:	701a      	strb	r2, [r3, #0]
                    break;
 8001f22:	e013      	b.n	8001f4c <parse_string+0x204>
                    *output_pointer++ = input_pointer[1];
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	1c5a      	adds	r2, r3, #1
 8001f28:	60fa      	str	r2, [r7, #12]
 8001f2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f2c:	7852      	ldrb	r2, [r2, #1]
 8001f2e:	701a      	strb	r2, [r3, #0]
                    break;
 8001f30:	e00c      	b.n	8001f4c <parse_string+0x204>
                    sequence_length = utf16_literal_to_utf8(input_pointer, input_end, &output_pointer);
 8001f32:	f107 030c 	add.w	r3, r7, #12
 8001f36:	461a      	mov	r2, r3
 8001f38:	6a39      	ldr	r1, [r7, #32]
 8001f3a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001f3c:	f7ff fe1c 	bl	8001b78 <utf16_literal_to_utf8>
 8001f40:	4603      	mov	r3, r0
 8001f42:	75fb      	strb	r3, [r7, #23]
                    if (sequence_length == 0)
 8001f44:	7dfb      	ldrb	r3, [r7, #23]
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d02c      	beq.n	8001fa4 <parse_string+0x25c>
                    break;
 8001f4a:	bf00      	nop
            }
            input_pointer += sequence_length;
 8001f4c:	7dfb      	ldrb	r3, [r7, #23]
 8001f4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f50:	4413      	add	r3, r2
 8001f52:	627b      	str	r3, [r7, #36]	; 0x24
    while (input_pointer < input_end)
 8001f54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f56:	6a3b      	ldr	r3, [r7, #32]
 8001f58:	429a      	cmp	r2, r3
 8001f5a:	f4ff af67 	bcc.w	8001e2c <parse_string+0xe4>
        }
    }

    /* zero terminate the output */
    *output_pointer = '\0';
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	2200      	movs	r2, #0
 8001f62:	701a      	strb	r2, [r3, #0]

    item->type = cJSON_String;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2210      	movs	r2, #16
 8001f68:	60da      	str	r2, [r3, #12]
    item->valuestring = (char*)output;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	69fa      	ldr	r2, [r7, #28]
 8001f6e:	611a      	str	r2, [r3, #16]

    input_buffer->offset = (size_t) (input_end - input_buffer->content);
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	6a3a      	ldr	r2, [r7, #32]
 8001f76:	1ad3      	subs	r3, r2, r3
 8001f78:	461a      	mov	r2, r3
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	609a      	str	r2, [r3, #8]
    input_buffer->offset++;
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	689b      	ldr	r3, [r3, #8]
 8001f82:	1c5a      	adds	r2, r3, #1
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	609a      	str	r2, [r3, #8]

    return true;
 8001f88:	2301      	movs	r3, #1
 8001f8a:	e01e      	b.n	8001fca <parse_string+0x282>
        goto fail;
 8001f8c:	bf00      	nop
 8001f8e:	e00a      	b.n	8001fa6 <parse_string+0x25e>
                    goto fail;
 8001f90:	bf00      	nop
 8001f92:	e008      	b.n	8001fa6 <parse_string+0x25e>
            goto fail; /* string ended unexpectedly */
 8001f94:	bf00      	nop
 8001f96:	e006      	b.n	8001fa6 <parse_string+0x25e>
            goto fail; /* allocation failure */
 8001f98:	bf00      	nop
 8001f9a:	e004      	b.n	8001fa6 <parse_string+0x25e>
                goto fail;
 8001f9c:	bf00      	nop
 8001f9e:	e002      	b.n	8001fa6 <parse_string+0x25e>
                    goto fail;
 8001fa0:	bf00      	nop
 8001fa2:	e000      	b.n	8001fa6 <parse_string+0x25e>
                        goto fail;
 8001fa4:	bf00      	nop

fail:
    if (output != NULL)
 8001fa6:	69fb      	ldr	r3, [r7, #28]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d003      	beq.n	8001fb4 <parse_string+0x26c>
    {
        input_buffer->hooks.deallocate(output);
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	695b      	ldr	r3, [r3, #20]
 8001fb0:	69f8      	ldr	r0, [r7, #28]
 8001fb2:	4798      	blx	r3
    }

    if (input_pointer != NULL)
 8001fb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d006      	beq.n	8001fc8 <parse_string+0x280>
    {
        input_buffer->offset = (size_t)(input_pointer - input_buffer->content);
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001fc0:	1ad3      	subs	r3, r2, r3
 8001fc2:	461a      	mov	r2, r3
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	609a      	str	r2, [r3, #8]
    }

    return false;
 8001fc8:	2300      	movs	r3, #0
}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	3728      	adds	r7, #40	; 0x28
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}
 8001fd2:	bf00      	nop

08001fd4 <buffer_skip_whitespace>:
static cJSON_bool parse_object(cJSON * const item, parse_buffer * const input_buffer);
static cJSON_bool print_object(const cJSON * const item, printbuffer * const output_buffer);

/* Utility to jump whitespace and cr/lf */
static parse_buffer *buffer_skip_whitespace(parse_buffer * const buffer)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b083      	sub	sp, #12
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
    if ((buffer == NULL) || (buffer->content == NULL))
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d003      	beq.n	8001fea <buffer_skip_whitespace+0x16>
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d101      	bne.n	8001fee <buffer_skip_whitespace+0x1a>
    {
        return NULL;
 8001fea:	2300      	movs	r3, #0
 8001fec:	e02c      	b.n	8002048 <buffer_skip_whitespace+0x74>
    }

    if (cannot_access_at_index(buffer, 0))
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d005      	beq.n	8002000 <buffer_skip_whitespace+0x2c>
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	689a      	ldr	r2, [r3, #8]
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	429a      	cmp	r2, r3
 8001ffe:	d306      	bcc.n	800200e <buffer_skip_whitespace+0x3a>
    {
        return buffer;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	e021      	b.n	8002048 <buffer_skip_whitespace+0x74>
    }

    while (can_access_at_index(buffer, 0) && (buffer_at_offset(buffer)[0] <= 32))
    {
       buffer->offset++;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	689b      	ldr	r3, [r3, #8]
 8002008:	1c5a      	adds	r2, r3, #1
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	609a      	str	r2, [r3, #8]
    while (can_access_at_index(buffer, 0) && (buffer_at_offset(buffer)[0] <= 32))
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2b00      	cmp	r3, #0
 8002012:	d00d      	beq.n	8002030 <buffer_skip_whitespace+0x5c>
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	689a      	ldr	r2, [r3, #8]
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	429a      	cmp	r2, r3
 800201e:	d207      	bcs.n	8002030 <buffer_skip_whitespace+0x5c>
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681a      	ldr	r2, [r3, #0]
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	689b      	ldr	r3, [r3, #8]
 8002028:	4413      	add	r3, r2
 800202a:	781b      	ldrb	r3, [r3, #0]
 800202c:	2b20      	cmp	r3, #32
 800202e:	d9e9      	bls.n	8002004 <buffer_skip_whitespace+0x30>
    }

    if (buffer->offset == buffer->length)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	689a      	ldr	r2, [r3, #8]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	429a      	cmp	r2, r3
 800203a:	d104      	bne.n	8002046 <buffer_skip_whitespace+0x72>
    {
        buffer->offset--;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	689b      	ldr	r3, [r3, #8]
 8002040:	1e5a      	subs	r2, r3, #1
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	609a      	str	r2, [r3, #8]
    }

    return buffer;
 8002046:	687b      	ldr	r3, [r7, #4]
}
 8002048:	4618      	mov	r0, r3
 800204a:	370c      	adds	r7, #12
 800204c:	46bd      	mov	sp, r7
 800204e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002052:	4770      	bx	lr

08002054 <skip_utf8_bom>:

/* skip the UTF-8 BOM (byte order mark) if it is at the beginning of a buffer */
static parse_buffer *skip_utf8_bom(parse_buffer * const buffer)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b082      	sub	sp, #8
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
    if ((buffer == NULL) || (buffer->content == NULL) || (buffer->offset != 0))
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d007      	beq.n	8002072 <skip_utf8_bom+0x1e>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d003      	beq.n	8002072 <skip_utf8_bom+0x1e>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	689b      	ldr	r3, [r3, #8]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d001      	beq.n	8002076 <skip_utf8_bom+0x22>
    {
        return NULL;
 8002072:	2300      	movs	r3, #0
 8002074:	e01c      	b.n	80020b0 <skip_utf8_bom+0x5c>
    }

    if (can_access_at_index(buffer, 4) && (strncmp((const char*)buffer_at_offset(buffer), "\xEF\xBB\xBF", 3) == 0))
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d018      	beq.n	80020ae <skip_utf8_bom+0x5a>
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	689b      	ldr	r3, [r3, #8]
 8002080:	1d1a      	adds	r2, r3, #4
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	429a      	cmp	r2, r3
 8002088:	d211      	bcs.n	80020ae <skip_utf8_bom+0x5a>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681a      	ldr	r2, [r3, #0]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	689b      	ldr	r3, [r3, #8]
 8002092:	4413      	add	r3, r2
 8002094:	2203      	movs	r2, #3
 8002096:	4908      	ldr	r1, [pc, #32]	; (80020b8 <skip_utf8_bom+0x64>)
 8002098:	4618      	mov	r0, r3
 800209a:	f008 fccb 	bl	800aa34 <strncmp>
 800209e:	4603      	mov	r3, r0
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d104      	bne.n	80020ae <skip_utf8_bom+0x5a>
    {
        buffer->offset += 3;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	689b      	ldr	r3, [r3, #8]
 80020a8:	1cda      	adds	r2, r3, #3
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	609a      	str	r2, [r3, #8]
    }

    return buffer;
 80020ae:	687b      	ldr	r3, [r7, #4]
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	3708      	adds	r7, #8
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bd80      	pop	{r7, pc}
 80020b8:	0800e3c0 	.word	0x0800e3c0

080020bc <cJSON_ParseWithOpts>:

CJSON_PUBLIC(cJSON *) cJSON_ParseWithOpts(const char *value, const char **return_parse_end, cJSON_bool require_null_terminated)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b086      	sub	sp, #24
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	60f8      	str	r0, [r7, #12]
 80020c4:	60b9      	str	r1, [r7, #8]
 80020c6:	607a      	str	r2, [r7, #4]
    size_t buffer_length;

    if (NULL == value)
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d101      	bne.n	80020d2 <cJSON_ParseWithOpts+0x16>
    {
        return NULL;
 80020ce:	2300      	movs	r3, #0
 80020d0:	e00c      	b.n	80020ec <cJSON_ParseWithOpts+0x30>
    }

    /* Adding null character size due to require_null_terminated. */
    buffer_length = strlen(value) + sizeof("");
 80020d2:	68f8      	ldr	r0, [r7, #12]
 80020d4:	f7fe f88e 	bl	80001f4 <strlen>
 80020d8:	4603      	mov	r3, r0
 80020da:	3301      	adds	r3, #1
 80020dc:	617b      	str	r3, [r7, #20]

    return cJSON_ParseWithLengthOpts(value, buffer_length, return_parse_end, require_null_terminated);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	68ba      	ldr	r2, [r7, #8]
 80020e2:	6979      	ldr	r1, [r7, #20]
 80020e4:	68f8      	ldr	r0, [r7, #12]
 80020e6:	f000 f805 	bl	80020f4 <cJSON_ParseWithLengthOpts>
 80020ea:	4603      	mov	r3, r0
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3718      	adds	r7, #24
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}

080020f4 <cJSON_ParseWithLengthOpts>:

/* Parse an object - create a new root, and populate. */
CJSON_PUBLIC(cJSON *) cJSON_ParseWithLengthOpts(const char *value, size_t buffer_length, const char **return_parse_end, cJSON_bool require_null_terminated)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b08e      	sub	sp, #56	; 0x38
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	60f8      	str	r0, [r7, #12]
 80020fc:	60b9      	str	r1, [r7, #8]
 80020fe:	607a      	str	r2, [r7, #4]
 8002100:	603b      	str	r3, [r7, #0]
    parse_buffer buffer = { 0, 0, 0, 0, { 0, 0, 0 } };
 8002102:	f107 0318 	add.w	r3, r7, #24
 8002106:	2200      	movs	r2, #0
 8002108:	601a      	str	r2, [r3, #0]
 800210a:	605a      	str	r2, [r3, #4]
 800210c:	609a      	str	r2, [r3, #8]
 800210e:	60da      	str	r2, [r3, #12]
 8002110:	611a      	str	r2, [r3, #16]
 8002112:	615a      	str	r2, [r3, #20]
 8002114:	619a      	str	r2, [r3, #24]
    cJSON *item = NULL;
 8002116:	2300      	movs	r3, #0
 8002118:	637b      	str	r3, [r7, #52]	; 0x34

    /* reset error position */
    global_error.json = NULL;
 800211a:	4b41      	ldr	r3, [pc, #260]	; (8002220 <cJSON_ParseWithLengthOpts+0x12c>)
 800211c:	2200      	movs	r2, #0
 800211e:	601a      	str	r2, [r3, #0]
    global_error.position = 0;
 8002120:	4b3f      	ldr	r3, [pc, #252]	; (8002220 <cJSON_ParseWithLengthOpts+0x12c>)
 8002122:	2200      	movs	r2, #0
 8002124:	605a      	str	r2, [r3, #4]

    if (value == NULL || 0 == buffer_length)
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d042      	beq.n	80021b2 <cJSON_ParseWithLengthOpts+0xbe>
 800212c:	68bb      	ldr	r3, [r7, #8]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d03f      	beq.n	80021b2 <cJSON_ParseWithLengthOpts+0xbe>
    {
        goto fail;
    }

    buffer.content = (const unsigned char*)value;
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	61bb      	str	r3, [r7, #24]
    buffer.length = buffer_length;
 8002136:	68bb      	ldr	r3, [r7, #8]
 8002138:	61fb      	str	r3, [r7, #28]
    buffer.offset = 0;
 800213a:	2300      	movs	r3, #0
 800213c:	623b      	str	r3, [r7, #32]
    buffer.hooks = global_hooks;
 800213e:	4a39      	ldr	r2, [pc, #228]	; (8002224 <cJSON_ParseWithLengthOpts+0x130>)
 8002140:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002144:	ca07      	ldmia	r2, {r0, r1, r2}
 8002146:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    item = cJSON_New_Item(&global_hooks);
 800214a:	4836      	ldr	r0, [pc, #216]	; (8002224 <cJSON_ParseWithLengthOpts+0x130>)
 800214c:	f7ff fb5c 	bl	8001808 <cJSON_New_Item>
 8002150:	6378      	str	r0, [r7, #52]	; 0x34
    if (item == NULL) /* memory fail */
 8002152:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002154:	2b00      	cmp	r3, #0
 8002156:	d02e      	beq.n	80021b6 <cJSON_ParseWithLengthOpts+0xc2>
    {
        goto fail;
    }

    if (!parse_value(item, buffer_skip_whitespace(skip_utf8_bom(&buffer))))
 8002158:	f107 0318 	add.w	r3, r7, #24
 800215c:	4618      	mov	r0, r3
 800215e:	f7ff ff79 	bl	8002054 <skip_utf8_bom>
 8002162:	4603      	mov	r3, r0
 8002164:	4618      	mov	r0, r3
 8002166:	f7ff ff35 	bl	8001fd4 <buffer_skip_whitespace>
 800216a:	4603      	mov	r3, r0
 800216c:	4619      	mov	r1, r3
 800216e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002170:	f000 f868 	bl	8002244 <parse_value>
 8002174:	4603      	mov	r3, r0
 8002176:	2b00      	cmp	r3, #0
 8002178:	d01f      	beq.n	80021ba <cJSON_ParseWithLengthOpts+0xc6>
        /* parse failure. ep is set. */
        goto fail;
    }

    /* if we require null-terminated JSON without appended garbage, skip and then check for a null terminator */
    if (require_null_terminated)
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d00e      	beq.n	800219e <cJSON_ParseWithLengthOpts+0xaa>
    {
        buffer_skip_whitespace(&buffer);
 8002180:	f107 0318 	add.w	r3, r7, #24
 8002184:	4618      	mov	r0, r3
 8002186:	f7ff ff25 	bl	8001fd4 <buffer_skip_whitespace>
        if ((buffer.offset >= buffer.length) || buffer_at_offset(&buffer)[0] != '\0')
 800218a:	6a3a      	ldr	r2, [r7, #32]
 800218c:	69fb      	ldr	r3, [r7, #28]
 800218e:	429a      	cmp	r2, r3
 8002190:	d215      	bcs.n	80021be <cJSON_ParseWithLengthOpts+0xca>
 8002192:	69ba      	ldr	r2, [r7, #24]
 8002194:	6a3b      	ldr	r3, [r7, #32]
 8002196:	4413      	add	r3, r2
 8002198:	781b      	ldrb	r3, [r3, #0]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d10f      	bne.n	80021be <cJSON_ParseWithLengthOpts+0xca>
        {
            goto fail;
        }
    }
    if (return_parse_end)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d004      	beq.n	80021ae <cJSON_ParseWithLengthOpts+0xba>
    {
        *return_parse_end = (const char*)buffer_at_offset(&buffer);
 80021a4:	69ba      	ldr	r2, [r7, #24]
 80021a6:	6a3b      	ldr	r3, [r7, #32]
 80021a8:	441a      	add	r2, r3
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	601a      	str	r2, [r3, #0]
    }

    return item;
 80021ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021b0:	e031      	b.n	8002216 <cJSON_ParseWithLengthOpts+0x122>
        goto fail;
 80021b2:	bf00      	nop
 80021b4:	e004      	b.n	80021c0 <cJSON_ParseWithLengthOpts+0xcc>
        goto fail;
 80021b6:	bf00      	nop
 80021b8:	e002      	b.n	80021c0 <cJSON_ParseWithLengthOpts+0xcc>
        goto fail;
 80021ba:	bf00      	nop
 80021bc:	e000      	b.n	80021c0 <cJSON_ParseWithLengthOpts+0xcc>
            goto fail;
 80021be:	bf00      	nop

fail:
    if (item != NULL)
 80021c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d002      	beq.n	80021cc <cJSON_ParseWithLengthOpts+0xd8>
    {
        cJSON_Delete(item);
 80021c6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80021c8:	f7ff fb34 	bl	8001834 <cJSON_Delete>
    }

    if (value != NULL)
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d020      	beq.n	8002214 <cJSON_ParseWithLengthOpts+0x120>
    {
        error local_error;
        local_error.json = (const unsigned char*)value;
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	613b      	str	r3, [r7, #16]
        local_error.position = 0;
 80021d6:	2300      	movs	r3, #0
 80021d8:	617b      	str	r3, [r7, #20]

        if (buffer.offset < buffer.length)
 80021da:	6a3a      	ldr	r2, [r7, #32]
 80021dc:	69fb      	ldr	r3, [r7, #28]
 80021de:	429a      	cmp	r2, r3
 80021e0:	d202      	bcs.n	80021e8 <cJSON_ParseWithLengthOpts+0xf4>
        {
            local_error.position = buffer.offset;
 80021e2:	6a3b      	ldr	r3, [r7, #32]
 80021e4:	617b      	str	r3, [r7, #20]
 80021e6:	e005      	b.n	80021f4 <cJSON_ParseWithLengthOpts+0x100>
        }
        else if (buffer.length > 0)
 80021e8:	69fb      	ldr	r3, [r7, #28]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d002      	beq.n	80021f4 <cJSON_ParseWithLengthOpts+0x100>
        {
            local_error.position = buffer.length - 1;
 80021ee:	69fb      	ldr	r3, [r7, #28]
 80021f0:	3b01      	subs	r3, #1
 80021f2:	617b      	str	r3, [r7, #20]
        }

        if (return_parse_end != NULL)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d004      	beq.n	8002204 <cJSON_ParseWithLengthOpts+0x110>
        {
            *return_parse_end = (const char*)local_error.json + local_error.position;
 80021fa:	693a      	ldr	r2, [r7, #16]
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	441a      	add	r2, r3
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	601a      	str	r2, [r3, #0]
        }

        global_error = local_error;
 8002204:	4b06      	ldr	r3, [pc, #24]	; (8002220 <cJSON_ParseWithLengthOpts+0x12c>)
 8002206:	461a      	mov	r2, r3
 8002208:	f107 0310 	add.w	r3, r7, #16
 800220c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002210:	e882 0003 	stmia.w	r2, {r0, r1}
    }

    return NULL;
 8002214:	2300      	movs	r3, #0
}
 8002216:	4618      	mov	r0, r3
 8002218:	3738      	adds	r7, #56	; 0x38
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	20000218 	.word	0x20000218
 8002224:	2000000c 	.word	0x2000000c

08002228 <cJSON_Parse>:

/* Default options for cJSON_Parse */
CJSON_PUBLIC(cJSON *) cJSON_Parse(const char *value)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b082      	sub	sp, #8
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
    return cJSON_ParseWithOpts(value, 0, 0);
 8002230:	2200      	movs	r2, #0
 8002232:	2100      	movs	r1, #0
 8002234:	6878      	ldr	r0, [r7, #4]
 8002236:	f7ff ff41 	bl	80020bc <cJSON_ParseWithOpts>
 800223a:	4603      	mov	r3, r0
}
 800223c:	4618      	mov	r0, r3
 800223e:	3708      	adds	r7, #8
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}

08002244 <parse_value>:
    return print_value(item, &p);
}

/* Parser core - when encountering text, process appropriately. */
static cJSON_bool parse_value(cJSON * const item, parse_buffer * const input_buffer)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b082      	sub	sp, #8
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
 800224c:	6039      	str	r1, [r7, #0]
    if ((input_buffer == NULL) || (input_buffer->content == NULL))
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d003      	beq.n	800225c <parse_value+0x18>
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d101      	bne.n	8002260 <parse_value+0x1c>
    {
        return false; /* no input */
 800225c:	2300      	movs	r3, #0
 800225e:	e0d2      	b.n	8002406 <parse_value+0x1c2>
    }

    /* parse the different types of values */
    /* null */
    if (can_read(input_buffer, 4) && (strncmp((const char*)buffer_at_offset(input_buffer), "null", 4) == 0))
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d01d      	beq.n	80022a2 <parse_value+0x5e>
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	689b      	ldr	r3, [r3, #8]
 800226a:	1d1a      	adds	r2, r3, #4
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	429a      	cmp	r2, r3
 8002272:	d816      	bhi.n	80022a2 <parse_value+0x5e>
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	681a      	ldr	r2, [r3, #0]
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	4413      	add	r3, r2
 800227e:	2204      	movs	r2, #4
 8002280:	4963      	ldr	r1, [pc, #396]	; (8002410 <parse_value+0x1cc>)
 8002282:	4618      	mov	r0, r3
 8002284:	f008 fbd6 	bl	800aa34 <strncmp>
 8002288:	4603      	mov	r3, r0
 800228a:	2b00      	cmp	r3, #0
 800228c:	d109      	bne.n	80022a2 <parse_value+0x5e>
    {
        item->type = cJSON_NULL;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2204      	movs	r2, #4
 8002292:	60da      	str	r2, [r3, #12]
        input_buffer->offset += 4;
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	689b      	ldr	r3, [r3, #8]
 8002298:	1d1a      	adds	r2, r3, #4
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	609a      	str	r2, [r3, #8]
        return true;
 800229e:	2301      	movs	r3, #1
 80022a0:	e0b1      	b.n	8002406 <parse_value+0x1c2>
    }
    /* false */
    if (can_read(input_buffer, 5) && (strncmp((const char*)buffer_at_offset(input_buffer), "false", 5) == 0))
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d01d      	beq.n	80022e4 <parse_value+0xa0>
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	689b      	ldr	r3, [r3, #8]
 80022ac:	1d5a      	adds	r2, r3, #5
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	429a      	cmp	r2, r3
 80022b4:	d816      	bhi.n	80022e4 <parse_value+0xa0>
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	681a      	ldr	r2, [r3, #0]
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	689b      	ldr	r3, [r3, #8]
 80022be:	4413      	add	r3, r2
 80022c0:	2205      	movs	r2, #5
 80022c2:	4954      	ldr	r1, [pc, #336]	; (8002414 <parse_value+0x1d0>)
 80022c4:	4618      	mov	r0, r3
 80022c6:	f008 fbb5 	bl	800aa34 <strncmp>
 80022ca:	4603      	mov	r3, r0
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d109      	bne.n	80022e4 <parse_value+0xa0>
    {
        item->type = cJSON_False;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2201      	movs	r2, #1
 80022d4:	60da      	str	r2, [r3, #12]
        input_buffer->offset += 5;
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	689b      	ldr	r3, [r3, #8]
 80022da:	1d5a      	adds	r2, r3, #5
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	609a      	str	r2, [r3, #8]
        return true;
 80022e0:	2301      	movs	r3, #1
 80022e2:	e090      	b.n	8002406 <parse_value+0x1c2>
    }
    /* true */
    if (can_read(input_buffer, 4) && (strncmp((const char*)buffer_at_offset(input_buffer), "true", 4) == 0))
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d020      	beq.n	800232c <parse_value+0xe8>
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	689b      	ldr	r3, [r3, #8]
 80022ee:	1d1a      	adds	r2, r3, #4
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	429a      	cmp	r2, r3
 80022f6:	d819      	bhi.n	800232c <parse_value+0xe8>
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	681a      	ldr	r2, [r3, #0]
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	689b      	ldr	r3, [r3, #8]
 8002300:	4413      	add	r3, r2
 8002302:	2204      	movs	r2, #4
 8002304:	4944      	ldr	r1, [pc, #272]	; (8002418 <parse_value+0x1d4>)
 8002306:	4618      	mov	r0, r3
 8002308:	f008 fb94 	bl	800aa34 <strncmp>
 800230c:	4603      	mov	r3, r0
 800230e:	2b00      	cmp	r3, #0
 8002310:	d10c      	bne.n	800232c <parse_value+0xe8>
    {
        item->type = cJSON_True;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2202      	movs	r2, #2
 8002316:	60da      	str	r2, [r3, #12]
        item->valueint = 1;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2201      	movs	r2, #1
 800231c:	615a      	str	r2, [r3, #20]
        input_buffer->offset += 4;
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	689b      	ldr	r3, [r3, #8]
 8002322:	1d1a      	adds	r2, r3, #4
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	609a      	str	r2, [r3, #8]
        return true;
 8002328:	2301      	movs	r3, #1
 800232a:	e06c      	b.n	8002406 <parse_value+0x1c2>
    }
    /* string */
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '\"'))
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d013      	beq.n	800235a <parse_value+0x116>
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	689a      	ldr	r2, [r3, #8]
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	429a      	cmp	r2, r3
 800233c:	d20d      	bcs.n	800235a <parse_value+0x116>
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	681a      	ldr	r2, [r3, #0]
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	689b      	ldr	r3, [r3, #8]
 8002346:	4413      	add	r3, r2
 8002348:	781b      	ldrb	r3, [r3, #0]
 800234a:	2b22      	cmp	r3, #34	; 0x22
 800234c:	d105      	bne.n	800235a <parse_value+0x116>
    {
        return parse_string(item, input_buffer);
 800234e:	6839      	ldr	r1, [r7, #0]
 8002350:	6878      	ldr	r0, [r7, #4]
 8002352:	f7ff fcf9 	bl	8001d48 <parse_string>
 8002356:	4603      	mov	r3, r0
 8002358:	e055      	b.n	8002406 <parse_value+0x1c2>
    }
    /* number */
    if (can_access_at_index(input_buffer, 0) && ((buffer_at_offset(input_buffer)[0] == '-') || ((buffer_at_offset(input_buffer)[0] >= '0') && (buffer_at_offset(input_buffer)[0] <= '9'))))
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	2b00      	cmp	r3, #0
 800235e:	d023      	beq.n	80023a8 <parse_value+0x164>
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	689a      	ldr	r2, [r3, #8]
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	429a      	cmp	r2, r3
 800236a:	d21d      	bcs.n	80023a8 <parse_value+0x164>
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	681a      	ldr	r2, [r3, #0]
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	689b      	ldr	r3, [r3, #8]
 8002374:	4413      	add	r3, r2
 8002376:	781b      	ldrb	r3, [r3, #0]
 8002378:	2b2d      	cmp	r3, #45	; 0x2d
 800237a:	d00f      	beq.n	800239c <parse_value+0x158>
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	681a      	ldr	r2, [r3, #0]
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	4413      	add	r3, r2
 8002386:	781b      	ldrb	r3, [r3, #0]
 8002388:	2b2f      	cmp	r3, #47	; 0x2f
 800238a:	d90d      	bls.n	80023a8 <parse_value+0x164>
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	681a      	ldr	r2, [r3, #0]
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	689b      	ldr	r3, [r3, #8]
 8002394:	4413      	add	r3, r2
 8002396:	781b      	ldrb	r3, [r3, #0]
 8002398:	2b39      	cmp	r3, #57	; 0x39
 800239a:	d805      	bhi.n	80023a8 <parse_value+0x164>
    {
        return parse_number(item, input_buffer);
 800239c:	6839      	ldr	r1, [r7, #0]
 800239e:	6878      	ldr	r0, [r7, #4]
 80023a0:	f7ff fa9a 	bl	80018d8 <parse_number>
 80023a4:	4603      	mov	r3, r0
 80023a6:	e02e      	b.n	8002406 <parse_value+0x1c2>
    }
    /* array */
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '['))
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d013      	beq.n	80023d6 <parse_value+0x192>
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	689a      	ldr	r2, [r3, #8]
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	429a      	cmp	r2, r3
 80023b8:	d20d      	bcs.n	80023d6 <parse_value+0x192>
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	689b      	ldr	r3, [r3, #8]
 80023c2:	4413      	add	r3, r2
 80023c4:	781b      	ldrb	r3, [r3, #0]
 80023c6:	2b5b      	cmp	r3, #91	; 0x5b
 80023c8:	d105      	bne.n	80023d6 <parse_value+0x192>
    {
        return parse_array(item, input_buffer);
 80023ca:	6839      	ldr	r1, [r7, #0]
 80023cc:	6878      	ldr	r0, [r7, #4]
 80023ce:	f000 f825 	bl	800241c <parse_array>
 80023d2:	4603      	mov	r3, r0
 80023d4:	e017      	b.n	8002406 <parse_value+0x1c2>
    }
    /* object */
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '{'))
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d013      	beq.n	8002404 <parse_value+0x1c0>
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	689a      	ldr	r2, [r3, #8]
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	429a      	cmp	r2, r3
 80023e6:	d20d      	bcs.n	8002404 <parse_value+0x1c0>
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	681a      	ldr	r2, [r3, #0]
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	689b      	ldr	r3, [r3, #8]
 80023f0:	4413      	add	r3, r2
 80023f2:	781b      	ldrb	r3, [r3, #0]
 80023f4:	2b7b      	cmp	r3, #123	; 0x7b
 80023f6:	d105      	bne.n	8002404 <parse_value+0x1c0>
    {
        return parse_object(item, input_buffer);
 80023f8:	6839      	ldr	r1, [r7, #0]
 80023fa:	6878      	ldr	r0, [r7, #4]
 80023fc:	f000 f8d2 	bl	80025a4 <parse_object>
 8002400:	4603      	mov	r3, r0
 8002402:	e000      	b.n	8002406 <parse_value+0x1c2>
    }

    return false;
 8002404:	2300      	movs	r3, #0
}
 8002406:	4618      	mov	r0, r3
 8002408:	3708      	adds	r7, #8
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	0800e394 	.word	0x0800e394
 8002414:	0800e3c4 	.word	0x0800e3c4
 8002418:	0800e3cc 	.word	0x0800e3cc

0800241c <parse_array>:
    }
}

/* Build an array from input text. */
static cJSON_bool parse_array(cJSON * const item, parse_buffer * const input_buffer)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b086      	sub	sp, #24
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
 8002424:	6039      	str	r1, [r7, #0]
    cJSON *head = NULL; /* head of the linked list */
 8002426:	2300      	movs	r3, #0
 8002428:	617b      	str	r3, [r7, #20]
    cJSON *current_item = NULL;
 800242a:	2300      	movs	r3, #0
 800242c:	613b      	str	r3, [r7, #16]

    if (input_buffer->depth >= CJSON_NESTING_LIMIT)
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	68db      	ldr	r3, [r3, #12]
 8002432:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002436:	d301      	bcc.n	800243c <parse_array+0x20>
    {
        return false; /* to deeply nested */
 8002438:	2300      	movs	r3, #0
 800243a:	e0af      	b.n	800259c <parse_array+0x180>
    }
    input_buffer->depth++;
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	68db      	ldr	r3, [r3, #12]
 8002440:	1c5a      	adds	r2, r3, #1
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	60da      	str	r2, [r3, #12]

    if (buffer_at_offset(input_buffer)[0] != '[')
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	689b      	ldr	r3, [r3, #8]
 800244e:	4413      	add	r3, r2
 8002450:	781b      	ldrb	r3, [r3, #0]
 8002452:	2b5b      	cmp	r3, #91	; 0x5b
 8002454:	f040 8094 	bne.w	8002580 <parse_array+0x164>
    {
        /* not an array */
        goto fail;
    }

    input_buffer->offset++;
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	689b      	ldr	r3, [r3, #8]
 800245c:	1c5a      	adds	r2, r3, #1
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	609a      	str	r2, [r3, #8]
    buffer_skip_whitespace(input_buffer);
 8002462:	6838      	ldr	r0, [r7, #0]
 8002464:	f7ff fdb6 	bl	8001fd4 <buffer_skip_whitespace>
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == ']'))
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d00d      	beq.n	800248a <parse_array+0x6e>
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	689a      	ldr	r2, [r3, #8]
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	429a      	cmp	r2, r3
 8002478:	d207      	bcs.n	800248a <parse_array+0x6e>
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	681a      	ldr	r2, [r3, #0]
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	689b      	ldr	r3, [r3, #8]
 8002482:	4413      	add	r3, r2
 8002484:	781b      	ldrb	r3, [r3, #0]
 8002486:	2b5d      	cmp	r3, #93	; 0x5d
 8002488:	d061      	beq.n	800254e <parse_array+0x132>
        /* empty array */
        goto success;
    }

    /* check if we skipped to the end of the buffer */
    if (cannot_access_at_index(input_buffer, 0))
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d005      	beq.n	800249c <parse_array+0x80>
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	689a      	ldr	r2, [r3, #8]
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	429a      	cmp	r2, r3
 800249a:	d305      	bcc.n	80024a8 <parse_array+0x8c>
    {
        input_buffer->offset--;
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	689b      	ldr	r3, [r3, #8]
 80024a0:	1e5a      	subs	r2, r3, #1
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	609a      	str	r2, [r3, #8]
        goto fail;
 80024a6:	e072      	b.n	800258e <parse_array+0x172>
    }

    /* step back to character in front of the first element */
    input_buffer->offset--;
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	689b      	ldr	r3, [r3, #8]
 80024ac:	1e5a      	subs	r2, r3, #1
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	609a      	str	r2, [r3, #8]
    /* loop through the comma separated array elements */
    do
    {
        /* allocate next item */
        cJSON *new_item = cJSON_New_Item(&(input_buffer->hooks));
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	3310      	adds	r3, #16
 80024b6:	4618      	mov	r0, r3
 80024b8:	f7ff f9a6 	bl	8001808 <cJSON_New_Item>
 80024bc:	60f8      	str	r0, [r7, #12]
        if (new_item == NULL)
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d05f      	beq.n	8002584 <parse_array+0x168>
        {
            goto fail; /* allocation failure */
        }

        /* attach next item to list */
        if (head == NULL)
 80024c4:	697b      	ldr	r3, [r7, #20]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d104      	bne.n	80024d4 <parse_array+0xb8>
        {
            /* start the linked list */
            current_item = head = new_item;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	617b      	str	r3, [r7, #20]
 80024ce:	697b      	ldr	r3, [r7, #20]
 80024d0:	613b      	str	r3, [r7, #16]
 80024d2:	e007      	b.n	80024e4 <parse_array+0xc8>
        }
        else
        {
            /* add to the end and advance */
            current_item->next = new_item;
 80024d4:	693b      	ldr	r3, [r7, #16]
 80024d6:	68fa      	ldr	r2, [r7, #12]
 80024d8:	601a      	str	r2, [r3, #0]
            new_item->prev = current_item;
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	693a      	ldr	r2, [r7, #16]
 80024de:	605a      	str	r2, [r3, #4]
            current_item = new_item;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	613b      	str	r3, [r7, #16]
        }

        /* parse next value */
        input_buffer->offset++;
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	689b      	ldr	r3, [r3, #8]
 80024e8:	1c5a      	adds	r2, r3, #1
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	609a      	str	r2, [r3, #8]
        buffer_skip_whitespace(input_buffer);
 80024ee:	6838      	ldr	r0, [r7, #0]
 80024f0:	f7ff fd70 	bl	8001fd4 <buffer_skip_whitespace>
        if (!parse_value(current_item, input_buffer))
 80024f4:	6839      	ldr	r1, [r7, #0]
 80024f6:	6938      	ldr	r0, [r7, #16]
 80024f8:	f7ff fea4 	bl	8002244 <parse_value>
 80024fc:	4603      	mov	r3, r0
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d042      	beq.n	8002588 <parse_array+0x16c>
        {
            goto fail; /* failed to parse value */
        }
        buffer_skip_whitespace(input_buffer);
 8002502:	6838      	ldr	r0, [r7, #0]
 8002504:	f7ff fd66 	bl	8001fd4 <buffer_skip_whitespace>
    }
    while (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == ','));
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d00d      	beq.n	800252a <parse_array+0x10e>
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	689a      	ldr	r2, [r3, #8]
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	429a      	cmp	r2, r3
 8002518:	d207      	bcs.n	800252a <parse_array+0x10e>
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	681a      	ldr	r2, [r3, #0]
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	689b      	ldr	r3, [r3, #8]
 8002522:	4413      	add	r3, r2
 8002524:	781b      	ldrb	r3, [r3, #0]
 8002526:	2b2c      	cmp	r3, #44	; 0x2c
 8002528:	d0c3      	beq.n	80024b2 <parse_array+0x96>

    if (cannot_access_at_index(input_buffer, 0) || buffer_at_offset(input_buffer)[0] != ']')
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d02d      	beq.n	800258c <parse_array+0x170>
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	689a      	ldr	r2, [r3, #8]
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	429a      	cmp	r2, r3
 800253a:	d227      	bcs.n	800258c <parse_array+0x170>
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	689b      	ldr	r3, [r3, #8]
 8002544:	4413      	add	r3, r2
 8002546:	781b      	ldrb	r3, [r3, #0]
 8002548:	2b5d      	cmp	r3, #93	; 0x5d
 800254a:	d11f      	bne.n	800258c <parse_array+0x170>
    {
        goto fail; /* expected end of array */
    }

success:
 800254c:	e000      	b.n	8002550 <parse_array+0x134>
        goto success;
 800254e:	bf00      	nop
    input_buffer->depth--;
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	68db      	ldr	r3, [r3, #12]
 8002554:	1e5a      	subs	r2, r3, #1
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	60da      	str	r2, [r3, #12]

    if (head != NULL) {
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d002      	beq.n	8002566 <parse_array+0x14a>
        head->prev = current_item;
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	693a      	ldr	r2, [r7, #16]
 8002564:	605a      	str	r2, [r3, #4]
    }

    item->type = cJSON_Array;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	2220      	movs	r2, #32
 800256a:	60da      	str	r2, [r3, #12]
    item->child = head;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	697a      	ldr	r2, [r7, #20]
 8002570:	609a      	str	r2, [r3, #8]

    input_buffer->offset++;
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	689b      	ldr	r3, [r3, #8]
 8002576:	1c5a      	adds	r2, r3, #1
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	609a      	str	r2, [r3, #8]

    return true;
 800257c:	2301      	movs	r3, #1
 800257e:	e00d      	b.n	800259c <parse_array+0x180>
        goto fail;
 8002580:	bf00      	nop
 8002582:	e004      	b.n	800258e <parse_array+0x172>
            goto fail; /* allocation failure */
 8002584:	bf00      	nop
 8002586:	e002      	b.n	800258e <parse_array+0x172>
            goto fail; /* failed to parse value */
 8002588:	bf00      	nop
 800258a:	e000      	b.n	800258e <parse_array+0x172>
        goto fail; /* expected end of array */
 800258c:	bf00      	nop

fail:
    if (head != NULL)
 800258e:	697b      	ldr	r3, [r7, #20]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d002      	beq.n	800259a <parse_array+0x17e>
    {
        cJSON_Delete(head);
 8002594:	6978      	ldr	r0, [r7, #20]
 8002596:	f7ff f94d 	bl	8001834 <cJSON_Delete>
    }

    return false;
 800259a:	2300      	movs	r3, #0
}
 800259c:	4618      	mov	r0, r3
 800259e:	3718      	adds	r7, #24
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}

080025a4 <parse_object>:
    return true;
}

/* Build an object from the text. */
static cJSON_bool parse_object(cJSON * const item, parse_buffer * const input_buffer)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b086      	sub	sp, #24
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
 80025ac:	6039      	str	r1, [r7, #0]
    cJSON *head = NULL; /* linked list head */
 80025ae:	2300      	movs	r3, #0
 80025b0:	617b      	str	r3, [r7, #20]
    cJSON *current_item = NULL;
 80025b2:	2300      	movs	r3, #0
 80025b4:	613b      	str	r3, [r7, #16]

    if (input_buffer->depth >= CJSON_NESTING_LIMIT)
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	68db      	ldr	r3, [r3, #12]
 80025ba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80025be:	d301      	bcc.n	80025c4 <parse_object+0x20>
    {
        return false; /* to deeply nested */
 80025c0:	2300      	movs	r3, #0
 80025c2:	e0ea      	b.n	800279a <parse_object+0x1f6>
    }
    input_buffer->depth++;
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	68db      	ldr	r3, [r3, #12]
 80025c8:	1c5a      	adds	r2, r3, #1
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	60da      	str	r2, [r3, #12]

    if (cannot_access_at_index(input_buffer, 0) || (buffer_at_offset(input_buffer)[0] != '{'))
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	f000 80d0 	beq.w	8002776 <parse_object+0x1d2>
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	689a      	ldr	r2, [r3, #8]
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	429a      	cmp	r2, r3
 80025e0:	f080 80c9 	bcs.w	8002776 <parse_object+0x1d2>
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	681a      	ldr	r2, [r3, #0]
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	689b      	ldr	r3, [r3, #8]
 80025ec:	4413      	add	r3, r2
 80025ee:	781b      	ldrb	r3, [r3, #0]
 80025f0:	2b7b      	cmp	r3, #123	; 0x7b
 80025f2:	f040 80c0 	bne.w	8002776 <parse_object+0x1d2>
    {
        goto fail; /* not an object */
    }

    input_buffer->offset++;
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	689b      	ldr	r3, [r3, #8]
 80025fa:	1c5a      	adds	r2, r3, #1
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	609a      	str	r2, [r3, #8]
    buffer_skip_whitespace(input_buffer);
 8002600:	6838      	ldr	r0, [r7, #0]
 8002602:	f7ff fce7 	bl	8001fd4 <buffer_skip_whitespace>
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '}'))
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d00e      	beq.n	800262a <parse_object+0x86>
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	689a      	ldr	r2, [r3, #8]
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	429a      	cmp	r2, r3
 8002616:	d208      	bcs.n	800262a <parse_object+0x86>
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	689b      	ldr	r3, [r3, #8]
 8002620:	4413      	add	r3, r2
 8002622:	781b      	ldrb	r3, [r3, #0]
 8002624:	2b7d      	cmp	r3, #125	; 0x7d
 8002626:	f000 808d 	beq.w	8002744 <parse_object+0x1a0>
    {
        goto success; /* empty object */
    }

    /* check if we skipped to the end of the buffer */
    if (cannot_access_at_index(input_buffer, 0))
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d005      	beq.n	800263c <parse_object+0x98>
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	689a      	ldr	r2, [r3, #8]
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	429a      	cmp	r2, r3
 800263a:	d305      	bcc.n	8002648 <parse_object+0xa4>
    {
        input_buffer->offset--;
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	689b      	ldr	r3, [r3, #8]
 8002640:	1e5a      	subs	r2, r3, #1
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	609a      	str	r2, [r3, #8]
        goto fail;
 8002646:	e0a1      	b.n	800278c <parse_object+0x1e8>
    }

    /* step back to character in front of the first element */
    input_buffer->offset--;
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	689b      	ldr	r3, [r3, #8]
 800264c:	1e5a      	subs	r2, r3, #1
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	609a      	str	r2, [r3, #8]
    /* loop through the comma separated array elements */
    do
    {
        /* allocate next item */
        cJSON *new_item = cJSON_New_Item(&(input_buffer->hooks));
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	3310      	adds	r3, #16
 8002656:	4618      	mov	r0, r3
 8002658:	f7ff f8d6 	bl	8001808 <cJSON_New_Item>
 800265c:	60f8      	str	r0, [r7, #12]
        if (new_item == NULL)
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	2b00      	cmp	r3, #0
 8002662:	f000 808a 	beq.w	800277a <parse_object+0x1d6>
        {
            goto fail; /* allocation failure */
        }

        /* attach next item to list */
        if (head == NULL)
 8002666:	697b      	ldr	r3, [r7, #20]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d104      	bne.n	8002676 <parse_object+0xd2>
        {
            /* start the linked list */
            current_item = head = new_item;
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	617b      	str	r3, [r7, #20]
 8002670:	697b      	ldr	r3, [r7, #20]
 8002672:	613b      	str	r3, [r7, #16]
 8002674:	e007      	b.n	8002686 <parse_object+0xe2>
        }
        else
        {
            /* add to the end and advance */
            current_item->next = new_item;
 8002676:	693b      	ldr	r3, [r7, #16]
 8002678:	68fa      	ldr	r2, [r7, #12]
 800267a:	601a      	str	r2, [r3, #0]
            new_item->prev = current_item;
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	693a      	ldr	r2, [r7, #16]
 8002680:	605a      	str	r2, [r3, #4]
            current_item = new_item;
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	613b      	str	r3, [r7, #16]
        }

        /* parse the name of the child */
        input_buffer->offset++;
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	689b      	ldr	r3, [r3, #8]
 800268a:	1c5a      	adds	r2, r3, #1
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	609a      	str	r2, [r3, #8]
        buffer_skip_whitespace(input_buffer);
 8002690:	6838      	ldr	r0, [r7, #0]
 8002692:	f7ff fc9f 	bl	8001fd4 <buffer_skip_whitespace>
        if (!parse_string(current_item, input_buffer))
 8002696:	6839      	ldr	r1, [r7, #0]
 8002698:	6938      	ldr	r0, [r7, #16]
 800269a:	f7ff fb55 	bl	8001d48 <parse_string>
 800269e:	4603      	mov	r3, r0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d06c      	beq.n	800277e <parse_object+0x1da>
        {
            goto fail; /* failed to parse name */
        }
        buffer_skip_whitespace(input_buffer);
 80026a4:	6838      	ldr	r0, [r7, #0]
 80026a6:	f7ff fc95 	bl	8001fd4 <buffer_skip_whitespace>

        /* swap valuestring and string, because we parsed the name */
        current_item->string = current_item->valuestring;
 80026aa:	693b      	ldr	r3, [r7, #16]
 80026ac:	691a      	ldr	r2, [r3, #16]
 80026ae:	693b      	ldr	r3, [r7, #16]
 80026b0:	621a      	str	r2, [r3, #32]
        current_item->valuestring = NULL;
 80026b2:	693b      	ldr	r3, [r7, #16]
 80026b4:	2200      	movs	r2, #0
 80026b6:	611a      	str	r2, [r3, #16]

        if (cannot_access_at_index(input_buffer, 0) || (buffer_at_offset(input_buffer)[0] != ':'))
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d061      	beq.n	8002782 <parse_object+0x1de>
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	689a      	ldr	r2, [r3, #8]
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	429a      	cmp	r2, r3
 80026c8:	d25b      	bcs.n	8002782 <parse_object+0x1de>
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	681a      	ldr	r2, [r3, #0]
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	689b      	ldr	r3, [r3, #8]
 80026d2:	4413      	add	r3, r2
 80026d4:	781b      	ldrb	r3, [r3, #0]
 80026d6:	2b3a      	cmp	r3, #58	; 0x3a
 80026d8:	d153      	bne.n	8002782 <parse_object+0x1de>
        {
            goto fail; /* invalid object */
        }

        /* parse the value */
        input_buffer->offset++;
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	689b      	ldr	r3, [r3, #8]
 80026de:	1c5a      	adds	r2, r3, #1
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	609a      	str	r2, [r3, #8]
        buffer_skip_whitespace(input_buffer);
 80026e4:	6838      	ldr	r0, [r7, #0]
 80026e6:	f7ff fc75 	bl	8001fd4 <buffer_skip_whitespace>
        if (!parse_value(current_item, input_buffer))
 80026ea:	6839      	ldr	r1, [r7, #0]
 80026ec:	6938      	ldr	r0, [r7, #16]
 80026ee:	f7ff fda9 	bl	8002244 <parse_value>
 80026f2:	4603      	mov	r3, r0
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d046      	beq.n	8002786 <parse_object+0x1e2>
        {
            goto fail; /* failed to parse value */
        }
        buffer_skip_whitespace(input_buffer);
 80026f8:	6838      	ldr	r0, [r7, #0]
 80026fa:	f7ff fc6b 	bl	8001fd4 <buffer_skip_whitespace>
    }
    while (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == ','));
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d00d      	beq.n	8002720 <parse_object+0x17c>
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	689a      	ldr	r2, [r3, #8]
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	429a      	cmp	r2, r3
 800270e:	d207      	bcs.n	8002720 <parse_object+0x17c>
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	681a      	ldr	r2, [r3, #0]
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	689b      	ldr	r3, [r3, #8]
 8002718:	4413      	add	r3, r2
 800271a:	781b      	ldrb	r3, [r3, #0]
 800271c:	2b2c      	cmp	r3, #44	; 0x2c
 800271e:	d098      	beq.n	8002652 <parse_object+0xae>

    if (cannot_access_at_index(input_buffer, 0) || (buffer_at_offset(input_buffer)[0] != '}'))
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d031      	beq.n	800278a <parse_object+0x1e6>
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	689a      	ldr	r2, [r3, #8]
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	429a      	cmp	r2, r3
 8002730:	d22b      	bcs.n	800278a <parse_object+0x1e6>
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	681a      	ldr	r2, [r3, #0]
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	4413      	add	r3, r2
 800273c:	781b      	ldrb	r3, [r3, #0]
 800273e:	2b7d      	cmp	r3, #125	; 0x7d
 8002740:	d123      	bne.n	800278a <parse_object+0x1e6>
    {
        goto fail; /* expected end of object */
    }

success:
 8002742:	e000      	b.n	8002746 <parse_object+0x1a2>
        goto success; /* empty object */
 8002744:	bf00      	nop
    input_buffer->depth--;
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	68db      	ldr	r3, [r3, #12]
 800274a:	1e5a      	subs	r2, r3, #1
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	60da      	str	r2, [r3, #12]

    if (head != NULL) {
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d002      	beq.n	800275c <parse_object+0x1b8>
        head->prev = current_item;
 8002756:	697b      	ldr	r3, [r7, #20]
 8002758:	693a      	ldr	r2, [r7, #16]
 800275a:	605a      	str	r2, [r3, #4]
    }

    item->type = cJSON_Object;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2240      	movs	r2, #64	; 0x40
 8002760:	60da      	str	r2, [r3, #12]
    item->child = head;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	697a      	ldr	r2, [r7, #20]
 8002766:	609a      	str	r2, [r3, #8]

    input_buffer->offset++;
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	689b      	ldr	r3, [r3, #8]
 800276c:	1c5a      	adds	r2, r3, #1
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	609a      	str	r2, [r3, #8]
    return true;
 8002772:	2301      	movs	r3, #1
 8002774:	e011      	b.n	800279a <parse_object+0x1f6>
        goto fail; /* not an object */
 8002776:	bf00      	nop
 8002778:	e008      	b.n	800278c <parse_object+0x1e8>
            goto fail; /* allocation failure */
 800277a:	bf00      	nop
 800277c:	e006      	b.n	800278c <parse_object+0x1e8>
            goto fail; /* failed to parse name */
 800277e:	bf00      	nop
 8002780:	e004      	b.n	800278c <parse_object+0x1e8>
            goto fail; /* invalid object */
 8002782:	bf00      	nop
 8002784:	e002      	b.n	800278c <parse_object+0x1e8>
            goto fail; /* failed to parse value */
 8002786:	bf00      	nop
 8002788:	e000      	b.n	800278c <parse_object+0x1e8>
        goto fail; /* expected end of object */
 800278a:	bf00      	nop

fail:
    if (head != NULL)
 800278c:	697b      	ldr	r3, [r7, #20]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d002      	beq.n	8002798 <parse_object+0x1f4>
    {
        cJSON_Delete(head);
 8002792:	6978      	ldr	r0, [r7, #20]
 8002794:	f7ff f84e 	bl	8001834 <cJSON_Delete>
    }

    return false;
 8002798:	2300      	movs	r3, #0
}
 800279a:	4618      	mov	r0, r3
 800279c:	3718      	adds	r7, #24
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}

080027a2 <get_object_item>:

    return get_array_item(array, (size_t)index);
}

static cJSON *get_object_item(const cJSON * const object, const char * const name, const cJSON_bool case_sensitive)
{
 80027a2:	b580      	push	{r7, lr}
 80027a4:	b086      	sub	sp, #24
 80027a6:	af00      	add	r7, sp, #0
 80027a8:	60f8      	str	r0, [r7, #12]
 80027aa:	60b9      	str	r1, [r7, #8]
 80027ac:	607a      	str	r2, [r7, #4]
    cJSON *current_element = NULL;
 80027ae:	2300      	movs	r3, #0
 80027b0:	617b      	str	r3, [r7, #20]

    if ((object == NULL) || (name == NULL))
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d002      	beq.n	80027be <get_object_item+0x1c>
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d101      	bne.n	80027c2 <get_object_item+0x20>
    {
        return NULL;
 80027be:	2300      	movs	r3, #0
 80027c0:	e033      	b.n	800282a <get_object_item+0x88>
    }

    current_element = object->child;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	689b      	ldr	r3, [r3, #8]
 80027c6:	617b      	str	r3, [r7, #20]
    if (case_sensitive)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d017      	beq.n	80027fe <get_object_item+0x5c>
    {
        while ((current_element != NULL) && (current_element->string != NULL) && (strcmp(name, current_element->string) != 0))
 80027ce:	e002      	b.n	80027d6 <get_object_item+0x34>
        {
            current_element = current_element->next;
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	617b      	str	r3, [r7, #20]
        while ((current_element != NULL) && (current_element->string != NULL) && (strcmp(name, current_element->string) != 0))
 80027d6:	697b      	ldr	r3, [r7, #20]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d01c      	beq.n	8002816 <get_object_item+0x74>
 80027dc:	697b      	ldr	r3, [r7, #20]
 80027de:	6a1b      	ldr	r3, [r3, #32]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d018      	beq.n	8002816 <get_object_item+0x74>
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	6a1b      	ldr	r3, [r3, #32]
 80027e8:	4619      	mov	r1, r3
 80027ea:	68b8      	ldr	r0, [r7, #8]
 80027ec:	f7fd fcf8 	bl	80001e0 <strcmp>
 80027f0:	4603      	mov	r3, r0
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d1ec      	bne.n	80027d0 <get_object_item+0x2e>
 80027f6:	e00e      	b.n	8002816 <get_object_item+0x74>
    }
    else
    {
        while ((current_element != NULL) && (case_insensitive_strcmp((const unsigned char*)name, (const unsigned char*)(current_element->string)) != 0))
        {
            current_element = current_element->next;
 80027f8:	697b      	ldr	r3, [r7, #20]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	617b      	str	r3, [r7, #20]
        while ((current_element != NULL) && (case_insensitive_strcmp((const unsigned char*)name, (const unsigned char*)(current_element->string)) != 0))
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d008      	beq.n	8002816 <get_object_item+0x74>
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	6a1b      	ldr	r3, [r3, #32]
 8002808:	4619      	mov	r1, r3
 800280a:	68b8      	ldr	r0, [r7, #8]
 800280c:	f7fe ff90 	bl	8001730 <case_insensitive_strcmp>
 8002810:	4603      	mov	r3, r0
 8002812:	2b00      	cmp	r3, #0
 8002814:	d1f0      	bne.n	80027f8 <get_object_item+0x56>
        }
    }

    if ((current_element == NULL) || (current_element->string == NULL)) {
 8002816:	697b      	ldr	r3, [r7, #20]
 8002818:	2b00      	cmp	r3, #0
 800281a:	d003      	beq.n	8002824 <get_object_item+0x82>
 800281c:	697b      	ldr	r3, [r7, #20]
 800281e:	6a1b      	ldr	r3, [r3, #32]
 8002820:	2b00      	cmp	r3, #0
 8002822:	d101      	bne.n	8002828 <get_object_item+0x86>
        return NULL;
 8002824:	2300      	movs	r3, #0
 8002826:	e000      	b.n	800282a <get_object_item+0x88>
    }

    return current_element;
 8002828:	697b      	ldr	r3, [r7, #20]
}
 800282a:	4618      	mov	r0, r3
 800282c:	3718      	adds	r7, #24
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}

08002832 <cJSON_GetObjectItem>:

CJSON_PUBLIC(cJSON *) cJSON_GetObjectItem(const cJSON * const object, const char * const string)
{
 8002832:	b580      	push	{r7, lr}
 8002834:	b082      	sub	sp, #8
 8002836:	af00      	add	r7, sp, #0
 8002838:	6078      	str	r0, [r7, #4]
 800283a:	6039      	str	r1, [r7, #0]
    return get_object_item(object, string, false);
 800283c:	2200      	movs	r2, #0
 800283e:	6839      	ldr	r1, [r7, #0]
 8002840:	6878      	ldr	r0, [r7, #4]
 8002842:	f7ff ffae 	bl	80027a2 <get_object_item>
 8002846:	4603      	mov	r3, r0
}
 8002848:	4618      	mov	r0, r3
 800284a:	3708      	adds	r7, #8
 800284c:	46bd      	mov	sp, r7
 800284e:	bd80      	pop	{r7, pc}

08002850 <_write>:
#include "main.h"
#include "semphr.h"
#include "cJSON.h"

int _write(int file, char *ptr, int len)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b086      	sub	sp, #24
 8002854:	af00      	add	r7, sp, #0
 8002856:	60f8      	str	r0, [r7, #12]
 8002858:	60b9      	str	r1, [r7, #8]
 800285a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800285c:	2300      	movs	r3, #0
 800285e:	617b      	str	r3, [r7, #20]
 8002860:	e00b      	b.n	800287a <_write+0x2a>
	{
	    //ITM_SendChar( *ptr++ );
	   HAL_UART_Transmit(&huart2, (uint8_t*)ptr++,1,1000);
 8002862:	68b9      	ldr	r1, [r7, #8]
 8002864:	1c4b      	adds	r3, r1, #1
 8002866:	60bb      	str	r3, [r7, #8]
 8002868:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800286c:	2201      	movs	r2, #1
 800286e:	4807      	ldr	r0, [pc, #28]	; (800288c <_write+0x3c>)
 8002870:	f003 f947 	bl	8005b02 <HAL_UART_Transmit>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002874:	697b      	ldr	r3, [r7, #20]
 8002876:	3301      	adds	r3, #1
 8002878:	617b      	str	r3, [r7, #20]
 800287a:	697a      	ldr	r2, [r7, #20]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	429a      	cmp	r2, r3
 8002880:	dbef      	blt.n	8002862 <_write+0x12>
	}

	return len;
 8002882:	687b      	ldr	r3, [r7, #4]
}
 8002884:	4618      	mov	r0, r3
 8002886:	3718      	adds	r7, #24
 8002888:	46bd      	mov	sp, r7
 800288a:	bd80      	pop	{r7, pc}
 800288c:	200002ac 	.word	0x200002ac

08002890 <ESP8266_RESET>:


void ESP8266_RESET(void){
 8002890:	b580      	push	{r7, lr}
 8002892:	b082      	sub	sp, #8
 8002894:	af00      	add	r7, sp, #0
	// RESET
	unsigned int ct;
	 HAL_GPIO_WritePin(ESP8266_RESET_GPIO_Port, ESP8266_RESET_Pin, GPIO_PIN_RESET);
 8002896:	2200      	movs	r2, #0
 8002898:	2102      	movs	r1, #2
 800289a:	483b      	ldr	r0, [pc, #236]	; (8002988 <ESP8266_RESET+0xf8>)
 800289c:	f002 fc32 	bl	8005104 <HAL_GPIO_WritePin>
	 for (ct=0;ct<1000000;ct++);
 80028a0:	2300      	movs	r3, #0
 80028a2:	607b      	str	r3, [r7, #4]
 80028a4:	e002      	b.n	80028ac <ESP8266_RESET+0x1c>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	3301      	adds	r3, #1
 80028aa:	607b      	str	r3, [r7, #4]
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	4a37      	ldr	r2, [pc, #220]	; (800298c <ESP8266_RESET+0xfc>)
 80028b0:	4293      	cmp	r3, r2
 80028b2:	d9f8      	bls.n	80028a6 <ESP8266_RESET+0x16>
	 HAL_UART_Init(&huart1);
 80028b4:	4836      	ldr	r0, [pc, #216]	; (8002990 <ESP8266_RESET+0x100>)
 80028b6:	f003 f8d7 	bl	8005a68 <HAL_UART_Init>
	 for (ct=0;ct<2048;ct++) buff_recv[ct]=0;
 80028ba:	2300      	movs	r3, #0
 80028bc:	607b      	str	r3, [r7, #4]
 80028be:	e007      	b.n	80028d0 <ESP8266_RESET+0x40>
 80028c0:	4a34      	ldr	r2, [pc, #208]	; (8002994 <ESP8266_RESET+0x104>)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	4413      	add	r3, r2
 80028c6:	2200      	movs	r2, #0
 80028c8:	701a      	strb	r2, [r3, #0]
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	3301      	adds	r3, #1
 80028ce:	607b      	str	r3, [r7, #4]
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80028d6:	d3f3      	bcc.n	80028c0 <ESP8266_RESET+0x30>
	 HAL_UART_Receive_DMA(&huart1, buff_recv,2048);
 80028d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80028dc:	492d      	ldr	r1, [pc, #180]	; (8002994 <ESP8266_RESET+0x104>)
 80028de:	482c      	ldr	r0, [pc, #176]	; (8002990 <ESP8266_RESET+0x100>)
 80028e0:	f003 f9a1 	bl	8005c26 <HAL_UART_Receive_DMA>

	 HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, GPIO_PIN_RESET);
 80028e4:	2200      	movs	r2, #0
 80028e6:	2110      	movs	r1, #16
 80028e8:	482b      	ldr	r0, [pc, #172]	; (8002998 <ESP8266_RESET+0x108>)
 80028ea:	f002 fc0b 	bl	8005104 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, GPIO_PIN_RESET);
 80028ee:	2200      	movs	r2, #0
 80028f0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80028f4:	4828      	ldr	r0, [pc, #160]	; (8002998 <ESP8266_RESET+0x108>)
 80028f6:	f002 fc05 	bl	8005104 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, GPIO_PIN_RESET);
 80028fa:	2200      	movs	r2, #0
 80028fc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002900:	4826      	ldr	r0, [pc, #152]	; (800299c <ESP8266_RESET+0x10c>)
 8002902:	f002 fbff 	bl	8005104 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, GPIO_PIN_RESET);
 8002906:	2200      	movs	r2, #0
 8002908:	2120      	movs	r1, #32
 800290a:	4823      	ldr	r0, [pc, #140]	; (8002998 <ESP8266_RESET+0x108>)
 800290c:	f002 fbfa 	bl	8005104 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, GPIO_PIN_RESET);
 8002910:	2200      	movs	r2, #0
 8002912:	2108      	movs	r1, #8
 8002914:	4820      	ldr	r0, [pc, #128]	; (8002998 <ESP8266_RESET+0x108>)
 8002916:	f002 fbf5 	bl	8005104 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, GPIO_PIN_RESET);
 800291a:	2200      	movs	r2, #0
 800291c:	2140      	movs	r1, #64	; 0x40
 800291e:	481f      	ldr	r0, [pc, #124]	; (800299c <ESP8266_RESET+0x10c>)
 8002920:	f002 fbf0 	bl	8005104 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, GPIO_PIN_RESET);
 8002924:	2200      	movs	r2, #0
 8002926:	2101      	movs	r1, #1
 8002928:	481b      	ldr	r0, [pc, #108]	; (8002998 <ESP8266_RESET+0x108>)
 800292a:	f002 fbeb 	bl	8005104 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(D8_GPIO_Port, D8_Pin, GPIO_PIN_RESET);
 800292e:	2200      	movs	r2, #0
 8002930:	2120      	movs	r1, #32
 8002932:	481a      	ldr	r0, [pc, #104]	; (800299c <ESP8266_RESET+0x10c>)
 8002934:	f002 fbe6 	bl	8005104 <HAL_GPIO_WritePin>

	 HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, GPIO_PIN_SET);
 8002938:	2201      	movs	r2, #1
 800293a:	2101      	movs	r1, #1
 800293c:	4816      	ldr	r0, [pc, #88]	; (8002998 <ESP8266_RESET+0x108>)
 800293e:	f002 fbe1 	bl	8005104 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(ESP8266_RESET_GPIO_Port, ESP8266_RESET_Pin, GPIO_PIN_SET);
 8002942:	2201      	movs	r2, #1
 8002944:	2102      	movs	r1, #2
 8002946:	4810      	ldr	r0, [pc, #64]	; (8002988 <ESP8266_RESET+0xf8>)
 8002948:	f002 fbdc 	bl	8005104 <HAL_GPIO_WritePin>

	 for (ct=0;ct<10000000;ct++);
 800294c:	2300      	movs	r3, #0
 800294e:	607b      	str	r3, [r7, #4]
 8002950:	e002      	b.n	8002958 <ESP8266_RESET+0xc8>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	3301      	adds	r3, #1
 8002956:	607b      	str	r3, [r7, #4]
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	4a11      	ldr	r2, [pc, #68]	; (80029a0 <ESP8266_RESET+0x110>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d3f8      	bcc.n	8002952 <ESP8266_RESET+0xc2>
	 HAL_GPIO_WritePin(D8_GPIO_Port, D8_Pin, GPIO_PIN_SET);
 8002960:	2201      	movs	r2, #1
 8002962:	2120      	movs	r1, #32
 8002964:	480d      	ldr	r0, [pc, #52]	; (800299c <ESP8266_RESET+0x10c>)
 8002966:	f002 fbcd 	bl	8005104 <HAL_GPIO_WritePin>
   	 HAL_UART_DMAStop(&huart1);
 800296a:	4809      	ldr	r0, [pc, #36]	; (8002990 <ESP8266_RESET+0x100>)
 800296c:	f003 f98b 	bl	8005c86 <HAL_UART_DMAStop>
	 printf("XXXXX %s",buff_recv);
 8002970:	4908      	ldr	r1, [pc, #32]	; (8002994 <ESP8266_RESET+0x104>)
 8002972:	480c      	ldr	r0, [pc, #48]	; (80029a4 <ESP8266_RESET+0x114>)
 8002974:	f007 fedc 	bl	800a730 <iprintf>
	 printf("XXXXX\r\n\n\n\n");
 8002978:	480b      	ldr	r0, [pc, #44]	; (80029a8 <ESP8266_RESET+0x118>)
 800297a:	f007 ff5f 	bl	800a83c <puts>
}
 800297e:	bf00      	nop
 8002980:	3708      	adds	r7, #8
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}
 8002986:	bf00      	nop
 8002988:	40020800 	.word	0x40020800
 800298c:	000f423f 	.word	0x000f423f
 8002990:	20000268 	.word	0x20000268
 8002994:	20000414 	.word	0x20000414
 8002998:	40020400 	.word	0x40020400
 800299c:	40020000 	.word	0x40020000
 80029a0:	00989680 	.word	0x00989680
 80029a4:	0800e3d4 	.word	0x0800e3d4
 80029a8:	0800e3e0 	.word	0x0800e3e0

080029ac <ESP8266_Boot>:


void ESP8266_Boot(void)

{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b082      	sub	sp, #8
 80029b0:	af00      	add	r7, sp, #0
	unsigned int ct;

 	printf("Reseting...\r\n");
 80029b2:	4877      	ldr	r0, [pc, #476]	; (8002b90 <ESP8266_Boot+0x1e4>)
 80029b4:	f007 ff42 	bl	800a83c <puts>

 	ESP8266_RESET();
 80029b8:	f7ff ff6a 	bl	8002890 <ESP8266_RESET>
 	printf("Init...\r\n");
 80029bc:	4875      	ldr	r0, [pc, #468]	; (8002b94 <ESP8266_Boot+0x1e8>)
 80029be:	f007 ff3d 	bl	800a83c <puts>

 	HAL_UART_Init(&huart1);
 80029c2:	4875      	ldr	r0, [pc, #468]	; (8002b98 <ESP8266_Boot+0x1ec>)
 80029c4:	f003 f850 	bl	8005a68 <HAL_UART_Init>

 	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, GPIO_PIN_RESET);
 80029c8:	2200      	movs	r2, #0
 80029ca:	2101      	movs	r1, #1
 80029cc:	4873      	ldr	r0, [pc, #460]	; (8002b9c <ESP8266_Boot+0x1f0>)
 80029ce:	f002 fb99 	bl	8005104 <HAL_GPIO_WritePin>
 	HAL_GPIO_WritePin(D8_GPIO_Port, D8_Pin, GPIO_PIN_RESET);
 80029d2:	2200      	movs	r2, #0
 80029d4:	2120      	movs	r1, #32
 80029d6:	4872      	ldr	r0, [pc, #456]	; (8002ba0 <ESP8266_Boot+0x1f4>)
 80029d8:	f002 fb94 	bl	8005104 <HAL_GPIO_WritePin>

 	// version
 	for (ct=0;ct<2048;ct++) buff_recv[ct]=0;
 80029dc:	2300      	movs	r3, #0
 80029de:	607b      	str	r3, [r7, #4]
 80029e0:	e007      	b.n	80029f2 <ESP8266_Boot+0x46>
 80029e2:	4a70      	ldr	r2, [pc, #448]	; (8002ba4 <ESP8266_Boot+0x1f8>)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	4413      	add	r3, r2
 80029e8:	2200      	movs	r2, #0
 80029ea:	701a      	strb	r2, [r3, #0]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	3301      	adds	r3, #1
 80029f0:	607b      	str	r3, [r7, #4]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80029f8:	d3f3      	bcc.n	80029e2 <ESP8266_Boot+0x36>
 	HAL_UART_Receive_DMA(&huart1, buff_recv,2048);
 80029fa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80029fe:	4969      	ldr	r1, [pc, #420]	; (8002ba4 <ESP8266_Boot+0x1f8>)
 8002a00:	4865      	ldr	r0, [pc, #404]	; (8002b98 <ESP8266_Boot+0x1ec>)
 8002a02:	f003 f910 	bl	8005c26 <HAL_UART_Receive_DMA>
 	HAL_UART_Transmit(&huart1, ( unsigned char *)"AT\r\n",strlen("AT\r\n"),10000);
 8002a06:	f242 7310 	movw	r3, #10000	; 0x2710
 8002a0a:	2204      	movs	r2, #4
 8002a0c:	4966      	ldr	r1, [pc, #408]	; (8002ba8 <ESP8266_Boot+0x1fc>)
 8002a0e:	4862      	ldr	r0, [pc, #392]	; (8002b98 <ESP8266_Boot+0x1ec>)
 8002a10:	f003 f877 	bl	8005b02 <HAL_UART_Transmit>
 	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, GPIO_PIN_SET);
 8002a14:	2201      	movs	r2, #1
 8002a16:	2101      	movs	r1, #1
 8002a18:	4860      	ldr	r0, [pc, #384]	; (8002b9c <ESP8266_Boot+0x1f0>)
 8002a1a:	f002 fb73 	bl	8005104 <HAL_GPIO_WritePin>
 	osDelay(2000);
 8002a1e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002a22:	f003 ffed 	bl	8006a00 <osDelay>
 	HAL_UART_DMAStop(&huart1);
 8002a26:	485c      	ldr	r0, [pc, #368]	; (8002b98 <ESP8266_Boot+0x1ec>)
 8002a28:	f003 f92d 	bl	8005c86 <HAL_UART_DMAStop>
 	HAL_GPIO_WritePin(D8_GPIO_Port, D8_Pin, GPIO_PIN_SET);
 8002a2c:	2201      	movs	r2, #1
 8002a2e:	2120      	movs	r1, #32
 8002a30:	485b      	ldr	r0, [pc, #364]	; (8002ba0 <ESP8266_Boot+0x1f4>)
 8002a32:	f002 fb67 	bl	8005104 <HAL_GPIO_WritePin>
	printf("1: %s ",buff_recv);
 8002a36:	495b      	ldr	r1, [pc, #364]	; (8002ba4 <ESP8266_Boot+0x1f8>)
 8002a38:	485c      	ldr	r0, [pc, #368]	; (8002bac <ESP8266_Boot+0x200>)
 8002a3a:	f007 fe79 	bl	800a730 <iprintf>


	// version
	for (ct=0;ct<2048;ct++) buff_recv[ct]=0;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	607b      	str	r3, [r7, #4]
 8002a42:	e007      	b.n	8002a54 <ESP8266_Boot+0xa8>
 8002a44:	4a57      	ldr	r2, [pc, #348]	; (8002ba4 <ESP8266_Boot+0x1f8>)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	4413      	add	r3, r2
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	701a      	strb	r2, [r3, #0]
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	3301      	adds	r3, #1
 8002a52:	607b      	str	r3, [r7, #4]
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002a5a:	d3f3      	bcc.n	8002a44 <ESP8266_Boot+0x98>
	HAL_UART_Receive_DMA(&huart1, buff_recv,2048);
 8002a5c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002a60:	4950      	ldr	r1, [pc, #320]	; (8002ba4 <ESP8266_Boot+0x1f8>)
 8002a62:	484d      	ldr	r0, [pc, #308]	; (8002b98 <ESP8266_Boot+0x1ec>)
 8002a64:	f003 f8df 	bl	8005c26 <HAL_UART_Receive_DMA>
	HAL_UART_Transmit(&huart1, ( unsigned char *)"AT+GMR\r\n",strlen("AT+GMR\r\n"),10000);
 8002a68:	f242 7310 	movw	r3, #10000	; 0x2710
 8002a6c:	2208      	movs	r2, #8
 8002a6e:	4950      	ldr	r1, [pc, #320]	; (8002bb0 <ESP8266_Boot+0x204>)
 8002a70:	4849      	ldr	r0, [pc, #292]	; (8002b98 <ESP8266_Boot+0x1ec>)
 8002a72:	f003 f846 	bl	8005b02 <HAL_UART_Transmit>
	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, GPIO_PIN_SET);
 8002a76:	2201      	movs	r2, #1
 8002a78:	2101      	movs	r1, #1
 8002a7a:	4848      	ldr	r0, [pc, #288]	; (8002b9c <ESP8266_Boot+0x1f0>)
 8002a7c:	f002 fb42 	bl	8005104 <HAL_GPIO_WritePin>
	osDelay(2000);
 8002a80:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002a84:	f003 ffbc 	bl	8006a00 <osDelay>
	HAL_UART_DMAStop(&huart1);
 8002a88:	4843      	ldr	r0, [pc, #268]	; (8002b98 <ESP8266_Boot+0x1ec>)
 8002a8a:	f003 f8fc 	bl	8005c86 <HAL_UART_DMAStop>
	HAL_GPIO_WritePin(D8_GPIO_Port, D8_Pin, GPIO_PIN_SET);
 8002a8e:	2201      	movs	r2, #1
 8002a90:	2120      	movs	r1, #32
 8002a92:	4843      	ldr	r0, [pc, #268]	; (8002ba0 <ESP8266_Boot+0x1f4>)
 8002a94:	f002 fb36 	bl	8005104 <HAL_GPIO_WritePin>

	printf("2: %s",buff_recv);
 8002a98:	4942      	ldr	r1, [pc, #264]	; (8002ba4 <ESP8266_Boot+0x1f8>)
 8002a9a:	4846      	ldr	r0, [pc, #280]	; (8002bb4 <ESP8266_Boot+0x208>)
 8002a9c:	f007 fe48 	bl	800a730 <iprintf>


	// Pon en modo station=1,  station+access_point=3
	for (ct=0;ct<2048;ct++) buff_recv[ct]=0;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	607b      	str	r3, [r7, #4]
 8002aa4:	e007      	b.n	8002ab6 <ESP8266_Boot+0x10a>
 8002aa6:	4a3f      	ldr	r2, [pc, #252]	; (8002ba4 <ESP8266_Boot+0x1f8>)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	4413      	add	r3, r2
 8002aac:	2200      	movs	r2, #0
 8002aae:	701a      	strb	r2, [r3, #0]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	3301      	adds	r3, #1
 8002ab4:	607b      	str	r3, [r7, #4]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002abc:	d3f3      	bcc.n	8002aa6 <ESP8266_Boot+0xfa>
	HAL_UART_Receive_DMA(&huart1, buff_recv,2048);
 8002abe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002ac2:	4938      	ldr	r1, [pc, #224]	; (8002ba4 <ESP8266_Boot+0x1f8>)
 8002ac4:	4834      	ldr	r0, [pc, #208]	; (8002b98 <ESP8266_Boot+0x1ec>)
 8002ac6:	f003 f8ae 	bl	8005c26 <HAL_UART_Receive_DMA>
	HAL_UART_Transmit(&huart1, ( unsigned char *) "AT+CWMODE=1\r\n",strlen("AT+CWMODE=1\r\n"),100000);
 8002aca:	4b3b      	ldr	r3, [pc, #236]	; (8002bb8 <ESP8266_Boot+0x20c>)
 8002acc:	220d      	movs	r2, #13
 8002ace:	493b      	ldr	r1, [pc, #236]	; (8002bbc <ESP8266_Boot+0x210>)
 8002ad0:	4831      	ldr	r0, [pc, #196]	; (8002b98 <ESP8266_Boot+0x1ec>)
 8002ad2:	f003 f816 	bl	8005b02 <HAL_UART_Transmit>
	osDelay(2000);
 8002ad6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002ada:	f003 ff91 	bl	8006a00 <osDelay>
	HAL_UART_DMAStop(&huart1);
 8002ade:	482e      	ldr	r0, [pc, #184]	; (8002b98 <ESP8266_Boot+0x1ec>)
 8002ae0:	f003 f8d1 	bl	8005c86 <HAL_UART_DMAStop>
	printf("3: %s",buff_recv);
 8002ae4:	492f      	ldr	r1, [pc, #188]	; (8002ba4 <ESP8266_Boot+0x1f8>)
 8002ae6:	4836      	ldr	r0, [pc, #216]	; (8002bc0 <ESP8266_Boot+0x214>)
 8002ae8:	f007 fe22 	bl	800a730 <iprintf>

	// Programa la contrasea del access-point
	for (ct=0;ct<2048;ct++) buff_recv[ct]=0;
 8002aec:	2300      	movs	r3, #0
 8002aee:	607b      	str	r3, [r7, #4]
 8002af0:	e007      	b.n	8002b02 <ESP8266_Boot+0x156>
 8002af2:	4a2c      	ldr	r2, [pc, #176]	; (8002ba4 <ESP8266_Boot+0x1f8>)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	4413      	add	r3, r2
 8002af8:	2200      	movs	r2, #0
 8002afa:	701a      	strb	r2, [r3, #0]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	3301      	adds	r3, #1
 8002b00:	607b      	str	r3, [r7, #4]
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002b08:	d3f3      	bcc.n	8002af2 <ESP8266_Boot+0x146>
	HAL_UART_Receive_DMA(&huart1, buff_recv,2048);
 8002b0a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002b0e:	4925      	ldr	r1, [pc, #148]	; (8002ba4 <ESP8266_Boot+0x1f8>)
 8002b10:	4821      	ldr	r0, [pc, #132]	; (8002b98 <ESP8266_Boot+0x1ec>)
 8002b12:	f003 f888 	bl	8005c26 <HAL_UART_Receive_DMA>
	HAL_UART_Transmit(&huart1,( unsigned char *) "AT+CWJAP=\"" SSID "\",\"" SSID_PASS "\"\r\n",strlen("AT+CWJAP=\"" SSID "\",\"" SSID_PASS "\"\r\n"),10000);
 8002b16:	f242 7310 	movw	r3, #10000	; 0x2710
 8002b1a:	2221      	movs	r2, #33	; 0x21
 8002b1c:	4929      	ldr	r1, [pc, #164]	; (8002bc4 <ESP8266_Boot+0x218>)
 8002b1e:	481e      	ldr	r0, [pc, #120]	; (8002b98 <ESP8266_Boot+0x1ec>)
 8002b20:	f002 ffef 	bl	8005b02 <HAL_UART_Transmit>
	osDelay(3000);
 8002b24:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8002b28:	f003 ff6a 	bl	8006a00 <osDelay>
	HAL_UART_DMAStop(&huart1);
 8002b2c:	481a      	ldr	r0, [pc, #104]	; (8002b98 <ESP8266_Boot+0x1ec>)
 8002b2e:	f003 f8aa 	bl	8005c86 <HAL_UART_DMAStop>
	printf("4: %s",buff_recv);
 8002b32:	491c      	ldr	r1, [pc, #112]	; (8002ba4 <ESP8266_Boot+0x1f8>)
 8002b34:	4824      	ldr	r0, [pc, #144]	; (8002bc8 <ESP8266_Boot+0x21c>)
 8002b36:	f007 fdfb 	bl	800a730 <iprintf>


	// verifica si hay IP
	for (ct=0;ct<2048;ct++) buff_recv[ct]=0;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	607b      	str	r3, [r7, #4]
 8002b3e:	e007      	b.n	8002b50 <ESP8266_Boot+0x1a4>
 8002b40:	4a18      	ldr	r2, [pc, #96]	; (8002ba4 <ESP8266_Boot+0x1f8>)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	4413      	add	r3, r2
 8002b46:	2200      	movs	r2, #0
 8002b48:	701a      	strb	r2, [r3, #0]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	3301      	adds	r3, #1
 8002b4e:	607b      	str	r3, [r7, #4]
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002b56:	d3f3      	bcc.n	8002b40 <ESP8266_Boot+0x194>
	HAL_UART_Receive_DMA(&huart1, buff_recv,2048);
 8002b58:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002b5c:	4911      	ldr	r1, [pc, #68]	; (8002ba4 <ESP8266_Boot+0x1f8>)
 8002b5e:	480e      	ldr	r0, [pc, #56]	; (8002b98 <ESP8266_Boot+0x1ec>)
 8002b60:	f003 f861 	bl	8005c26 <HAL_UART_Receive_DMA>
	HAL_UART_Transmit(&huart1, ( unsigned char *)"AT+CIFSR\r\n",strlen("AT+CIFSR\r\n"),10000);
 8002b64:	f242 7310 	movw	r3, #10000	; 0x2710
 8002b68:	220a      	movs	r2, #10
 8002b6a:	4918      	ldr	r1, [pc, #96]	; (8002bcc <ESP8266_Boot+0x220>)
 8002b6c:	480a      	ldr	r0, [pc, #40]	; (8002b98 <ESP8266_Boot+0x1ec>)
 8002b6e:	f002 ffc8 	bl	8005b02 <HAL_UART_Transmit>
	osDelay(4000);
 8002b72:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8002b76:	f003 ff43 	bl	8006a00 <osDelay>
	HAL_UART_DMAStop(&huart1);
 8002b7a:	4807      	ldr	r0, [pc, #28]	; (8002b98 <ESP8266_Boot+0x1ec>)
 8002b7c:	f003 f883 	bl	8005c86 <HAL_UART_DMAStop>
	printf("5: %s\r\n",buff_recv);
 8002b80:	4908      	ldr	r1, [pc, #32]	; (8002ba4 <ESP8266_Boot+0x1f8>)
 8002b82:	4813      	ldr	r0, [pc, #76]	; (8002bd0 <ESP8266_Boot+0x224>)
 8002b84:	f007 fdd4 	bl	800a730 <iprintf>


}
 8002b88:	bf00      	nop
 8002b8a:	3708      	adds	r7, #8
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bd80      	pop	{r7, pc}
 8002b90:	0800e3ec 	.word	0x0800e3ec
 8002b94:	0800e3fc 	.word	0x0800e3fc
 8002b98:	20000268 	.word	0x20000268
 8002b9c:	40020400 	.word	0x40020400
 8002ba0:	40020000 	.word	0x40020000
 8002ba4:	20000414 	.word	0x20000414
 8002ba8:	0800e408 	.word	0x0800e408
 8002bac:	0800e410 	.word	0x0800e410
 8002bb0:	0800e418 	.word	0x0800e418
 8002bb4:	0800e424 	.word	0x0800e424
 8002bb8:	000186a0 	.word	0x000186a0
 8002bbc:	0800e42c 	.word	0x0800e42c
 8002bc0:	0800e43c 	.word	0x0800e43c
 8002bc4:	0800e444 	.word	0x0800e444
 8002bc8:	0800e468 	.word	0x0800e468
 8002bcc:	0800e470 	.word	0x0800e470
 8002bd0:	0800e47c 	.word	0x0800e47c

08002bd4 <Open_HTTP>:
	else{
		return 0;
	}
}

void Open_HTTP(char *req_dst,char *req_port,char *GETHTTP){
 8002bd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002bd6:	f2ad 4d14 	subw	sp, sp, #1044	; 0x414
 8002bda:	af00      	add	r7, sp, #0
 8002bdc:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8002be0:	f2a3 4304 	subw	r3, r3, #1028	; 0x404
 8002be4:	6018      	str	r0, [r3, #0]
 8002be6:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8002bea:	f5a3 6381 	sub.w	r3, r3, #1032	; 0x408
 8002bee:	6019      	str	r1, [r3, #0]
 8002bf0:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8002bf4:	f2a3 430c 	subw	r3, r3, #1036	; 0x40c
 8002bf8:	601a      	str	r2, [r3, #0]
	unsigned int ct;
		// abrir conexin con
		for (ct=0;ct<2048;ct++) buff_recv[ct]=0;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c
 8002c00:	e00a      	b.n	8002c18 <Open_HTTP+0x44>
 8002c02:	4a8c      	ldr	r2, [pc, #560]	; (8002e34 <Open_HTTP+0x260>)
 8002c04:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 8002c08:	4413      	add	r3, r2
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	701a      	strb	r2, [r3, #0]
 8002c0e:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 8002c12:	3301      	adds	r3, #1
 8002c14:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c
 8002c18:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 8002c1c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002c20:	d3ef      	bcc.n	8002c02 <Open_HTTP+0x2e>
		HAL_UART_Receive_DMA(&huart1, buff_recv,2048);
 8002c22:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002c26:	4983      	ldr	r1, [pc, #524]	; (8002e34 <Open_HTTP+0x260>)
 8002c28:	4883      	ldr	r0, [pc, #524]	; (8002e38 <Open_HTTP+0x264>)
 8002c2a:	f002 fffc 	bl	8005c26 <HAL_UART_Receive_DMA>

		char petition [1000]="AT+CIPSTART=\"TCP\",\"";
 8002c2e:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8002c32:	f5a3 6680 	sub.w	r6, r3, #1024	; 0x400
 8002c36:	4b81      	ldr	r3, [pc, #516]	; (8002e3c <Open_HTTP+0x268>)
 8002c38:	4634      	mov	r4, r6
 8002c3a:	461d      	mov	r5, r3
 8002c3c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002c3e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002c40:	682b      	ldr	r3, [r5, #0]
 8002c42:	6023      	str	r3, [r4, #0]
 8002c44:	f106 0314 	add.w	r3, r6, #20
 8002c48:	f44f 7275 	mov.w	r2, #980	; 0x3d4
 8002c4c:	2100      	movs	r1, #0
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f007 f81c 	bl	8009c8c <memset>

		 strcat(petition, req_dst);
 8002c54:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8002c58:	f2a3 4304 	subw	r3, r3, #1028	; 0x404
 8002c5c:	f107 0210 	add.w	r2, r7, #16
 8002c60:	6819      	ldr	r1, [r3, #0]
 8002c62:	4610      	mov	r0, r2
 8002c64:	f007 fed7 	bl	800aa16 <strcat>
		 strcat(petition , "\",");
 8002c68:	f107 0310 	add.w	r3, r7, #16
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f7fd fac1 	bl	80001f4 <strlen>
 8002c72:	4603      	mov	r3, r0
 8002c74:	461a      	mov	r2, r3
 8002c76:	f107 0310 	add.w	r3, r7, #16
 8002c7a:	4413      	add	r3, r2
 8002c7c:	4a70      	ldr	r2, [pc, #448]	; (8002e40 <Open_HTTP+0x26c>)
 8002c7e:	8811      	ldrh	r1, [r2, #0]
 8002c80:	7892      	ldrb	r2, [r2, #2]
 8002c82:	8019      	strh	r1, [r3, #0]
 8002c84:	709a      	strb	r2, [r3, #2]
		 strcat(petition,req_port);
 8002c86:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8002c8a:	f5a3 6381 	sub.w	r3, r3, #1032	; 0x408
 8002c8e:	f107 0210 	add.w	r2, r7, #16
 8002c92:	6819      	ldr	r1, [r3, #0]
 8002c94:	4610      	mov	r0, r2
 8002c96:	f007 febe 	bl	800aa16 <strcat>
		 strcat(petition,"\r\n");
 8002c9a:	f107 0310 	add.w	r3, r7, #16
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f7fd faa8 	bl	80001f4 <strlen>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	461a      	mov	r2, r3
 8002ca8:	f107 0310 	add.w	r3, r7, #16
 8002cac:	4413      	add	r3, r2
 8002cae:	4a65      	ldr	r2, [pc, #404]	; (8002e44 <Open_HTTP+0x270>)
 8002cb0:	8811      	ldrh	r1, [r2, #0]
 8002cb2:	7892      	ldrb	r2, [r2, #2]
 8002cb4:	8019      	strh	r1, [r3, #0]
 8002cb6:	709a      	strb	r2, [r3, #2]
		HAL_UART_Transmit(&huart1, ( unsigned char *)petition,strlen(petition),10000);
 8002cb8:	f107 0310 	add.w	r3, r7, #16
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	f7fd fa99 	bl	80001f4 <strlen>
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	b29a      	uxth	r2, r3
 8002cc6:	f107 0110 	add.w	r1, r7, #16
 8002cca:	f242 7310 	movw	r3, #10000	; 0x2710
 8002cce:	485a      	ldr	r0, [pc, #360]	; (8002e38 <Open_HTTP+0x264>)
 8002cd0:	f002 ff17 	bl	8005b02 <HAL_UART_Transmit>
		osDelay(1000);
 8002cd4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002cd8:	f003 fe92 	bl	8006a00 <osDelay>
		HAL_UART_DMAStop(&huart1);
 8002cdc:	4856      	ldr	r0, [pc, #344]	; (8002e38 <Open_HTTP+0x264>)
 8002cde:	f002 ffd2 	bl	8005c86 <HAL_UART_DMAStop>
		//printf("6: %s",buff_recv);

		// enviar una peticion HTTP

		int lc=strlen(GETHTTP);
 8002ce2:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8002ce6:	f2a3 430c 	subw	r3, r3, #1036	; 0x40c
 8002cea:	6818      	ldr	r0, [r3, #0]
 8002cec:	f7fd fa82 	bl	80001f4 <strlen>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	f8c7 3400 	str.w	r3, [r7, #1024]	; 0x400

		sprintf(buff_send,"AT+CIPSEND=%d\r\n",lc);
 8002cf6:	f8d7 2400 	ldr.w	r2, [r7, #1024]	; 0x400
 8002cfa:	4953      	ldr	r1, [pc, #332]	; (8002e48 <Open_HTTP+0x274>)
 8002cfc:	4853      	ldr	r0, [pc, #332]	; (8002e4c <Open_HTTP+0x278>)
 8002cfe:	f007 fe27 	bl	800a950 <siprintf>

		for (ct=0;ct<2048;ct++) buff_recv[ct]=0;
 8002d02:	2300      	movs	r3, #0
 8002d04:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c
 8002d08:	e00a      	b.n	8002d20 <Open_HTTP+0x14c>
 8002d0a:	4a4a      	ldr	r2, [pc, #296]	; (8002e34 <Open_HTTP+0x260>)
 8002d0c:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 8002d10:	4413      	add	r3, r2
 8002d12:	2200      	movs	r2, #0
 8002d14:	701a      	strb	r2, [r3, #0]
 8002d16:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 8002d1a:	3301      	adds	r3, #1
 8002d1c:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c
 8002d20:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 8002d24:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002d28:	d3ef      	bcc.n	8002d0a <Open_HTTP+0x136>
		HAL_UART_Receive_DMA(&huart1, buff_recv,2048);
 8002d2a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002d2e:	4941      	ldr	r1, [pc, #260]	; (8002e34 <Open_HTTP+0x260>)
 8002d30:	4841      	ldr	r0, [pc, #260]	; (8002e38 <Open_HTTP+0x264>)
 8002d32:	f002 ff78 	bl	8005c26 <HAL_UART_Receive_DMA>

		HAL_UART_Transmit(&huart1,buff_send,strlen(buff_send),10000);
 8002d36:	4845      	ldr	r0, [pc, #276]	; (8002e4c <Open_HTTP+0x278>)
 8002d38:	f7fd fa5c 	bl	80001f4 <strlen>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	b29a      	uxth	r2, r3
 8002d40:	f242 7310 	movw	r3, #10000	; 0x2710
 8002d44:	4941      	ldr	r1, [pc, #260]	; (8002e4c <Open_HTTP+0x278>)
 8002d46:	483c      	ldr	r0, [pc, #240]	; (8002e38 <Open_HTTP+0x264>)
 8002d48:	f002 fedb 	bl	8005b02 <HAL_UART_Transmit>
		osDelay(1000);
 8002d4c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002d50:	f003 fe56 	bl	8006a00 <osDelay>
		HAL_UART_DMAStop(&huart1);
 8002d54:	4838      	ldr	r0, [pc, #224]	; (8002e38 <Open_HTTP+0x264>)
 8002d56:	f002 ff96 	bl	8005c86 <HAL_UART_DMAStop>
		//printf("7: %s",buff_recv);

		// ahora HTTP

		for (ct=0;ct<2048;ct++) buff_recv[ct]=0;
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c
 8002d60:	e00a      	b.n	8002d78 <Open_HTTP+0x1a4>
 8002d62:	4a34      	ldr	r2, [pc, #208]	; (8002e34 <Open_HTTP+0x260>)
 8002d64:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 8002d68:	4413      	add	r3, r2
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	701a      	strb	r2, [r3, #0]
 8002d6e:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 8002d72:	3301      	adds	r3, #1
 8002d74:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c
 8002d78:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 8002d7c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002d80:	d3ef      	bcc.n	8002d62 <Open_HTTP+0x18e>
		HAL_UART_Receive_DMA(&huart1, buff_recv,2048);
 8002d82:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002d86:	492b      	ldr	r1, [pc, #172]	; (8002e34 <Open_HTTP+0x260>)
 8002d88:	482b      	ldr	r0, [pc, #172]	; (8002e38 <Open_HTTP+0x264>)
 8002d8a:	f002 ff4c 	bl	8005c26 <HAL_UART_Receive_DMA>
		HAL_UART_Transmit(&huart1,GETHTTP,strlen(GETHTTP),10000);
 8002d8e:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8002d92:	f2a3 430c 	subw	r3, r3, #1036	; 0x40c
 8002d96:	6818      	ldr	r0, [r3, #0]
 8002d98:	f7fd fa2c 	bl	80001f4 <strlen>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	b29a      	uxth	r2, r3
 8002da0:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8002da4:	f2a3 410c 	subw	r1, r3, #1036	; 0x40c
 8002da8:	f242 7310 	movw	r3, #10000	; 0x2710
 8002dac:	6809      	ldr	r1, [r1, #0]
 8002dae:	4822      	ldr	r0, [pc, #136]	; (8002e38 <Open_HTTP+0x264>)
 8002db0:	f002 fea7 	bl	8005b02 <HAL_UART_Transmit>
		osDelay(2000);
 8002db4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002db8:	f003 fe22 	bl	8006a00 <osDelay>
		HAL_UART_DMAStop(&huart1);
 8002dbc:	481e      	ldr	r0, [pc, #120]	; (8002e38 <Open_HTTP+0x264>)
 8002dbe:	f002 ff62 	bl	8005c86 <HAL_UART_DMAStop>

		char* body = buff_recv;
 8002dc2:	4b1c      	ldr	r3, [pc, #112]	; (8002e34 <Open_HTTP+0x260>)
 8002dc4:	f8c7 3408 	str.w	r3, [r7, #1032]	; 0x408
		char* p2 = strstr(buff_recv, "\r\n\r\n");
 8002dc8:	4921      	ldr	r1, [pc, #132]	; (8002e50 <Open_HTTP+0x27c>)
 8002dca:	481a      	ldr	r0, [pc, #104]	; (8002e34 <Open_HTTP+0x260>)
 8002dcc:	f007 fe46 	bl	800aa5c <strstr>
 8002dd0:	f8c7 0404 	str.w	r0, [r7, #1028]	; 0x404
		while(NULL != p2){
 8002dd4:	e00c      	b.n	8002df0 <Open_HTTP+0x21c>

			body = p2;
 8002dd6:	f8d7 3404 	ldr.w	r3, [r7, #1028]	; 0x404
 8002dda:	f8c7 3408 	str.w	r3, [r7, #1032]	; 0x408
		    p2 = strstr(p2 + 1, "\r\n\r\n");
 8002dde:	f8d7 3404 	ldr.w	r3, [r7, #1028]	; 0x404
 8002de2:	3301      	adds	r3, #1
 8002de4:	491a      	ldr	r1, [pc, #104]	; (8002e50 <Open_HTTP+0x27c>)
 8002de6:	4618      	mov	r0, r3
 8002de8:	f007 fe38 	bl	800aa5c <strstr>
 8002dec:	f8c7 0404 	str.w	r0, [r7, #1028]	; 0x404
		while(NULL != p2){
 8002df0:	f8d7 3404 	ldr.w	r3, [r7, #1028]	; 0x404
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d1ee      	bne.n	8002dd6 <Open_HTTP+0x202>
		}

		 cJSON *json;
		 json = cJSON_Parse(body);
 8002df8:	f8d7 0408 	ldr.w	r0, [r7, #1032]	; 0x408
 8002dfc:	f7ff fa14 	bl	8002228 <cJSON_Parse>
 8002e00:	f8c7 03fc 	str.w	r0, [r7, #1020]	; 0x3fc
		 if (json != NULL) {
 8002e04:	f8d7 33fc 	ldr.w	r3, [r7, #1020]	; 0x3fc
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d00d      	beq.n	8002e28 <Open_HTTP+0x254>
			 cJSON *datetime = cJSON_GetObjectItem(json, "datetime");
 8002e0c:	4911      	ldr	r1, [pc, #68]	; (8002e54 <Open_HTTP+0x280>)
 8002e0e:	f8d7 03fc 	ldr.w	r0, [r7, #1020]	; 0x3fc
 8002e12:	f7ff fd0e 	bl	8002832 <cJSON_GetObjectItem>
 8002e16:	f8c7 03f8 	str.w	r0, [r7, #1016]	; 0x3f8
			 printf("Datetime: %s\r\n", datetime->valuestring);
 8002e1a:	f8d7 33f8 	ldr.w	r3, [r7, #1016]	; 0x3f8
 8002e1e:	691b      	ldr	r3, [r3, #16]
 8002e20:	4619      	mov	r1, r3
 8002e22:	480d      	ldr	r0, [pc, #52]	; (8002e58 <Open_HTTP+0x284>)
 8002e24:	f007 fc84 	bl	800a730 <iprintf>
		 }

}
 8002e28:	bf00      	nop
 8002e2a:	f207 4714 	addw	r7, r7, #1044	; 0x414
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e32:	bf00      	nop
 8002e34:	20000414 	.word	0x20000414
 8002e38:	20000268 	.word	0x20000268
 8002e3c:	0800e4c8 	.word	0x0800e4c8
 8002e40:	0800e48c 	.word	0x0800e48c
 8002e44:	0800e490 	.word	0x0800e490
 8002e48:	0800e494 	.word	0x0800e494
 8002e4c:	20000c14 	.word	0x20000c14
 8002e50:	0800e4a4 	.word	0x0800e4a4
 8002e54:	0800e4ac 	.word	0x0800e4ac
 8002e58:	0800e4b8 	.word	0x0800e4b8

08002e5c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002e60:	f000 fe78 	bl	8003b54 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002e64:	f000 f824 	bl	8002eb0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002e68:	f000 f970 	bl	800314c <MX_GPIO_Init>
  MX_DMA_Init();
 8002e6c:	f000 f930 	bl	80030d0 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8002e70:	f000 f904 	bl	800307c <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8002e74:	f000 f8d8 	bl	8003028 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8002e78:	f000 f884 	bl	8002f84 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  printf (LUIS_PRJ " at: "__TIME__ "\r\n");
 8002e7c:	4808      	ldr	r0, [pc, #32]	; (8002ea0 <main+0x44>)
 8002e7e:	f007 fcdd 	bl	800a83c <puts>
  //ESP8266_RESET();

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8002e82:	f003 fce1 	bl	8006848 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8002e86:	4a07      	ldr	r2, [pc, #28]	; (8002ea4 <main+0x48>)
 8002e88:	2100      	movs	r1, #0
 8002e8a:	4807      	ldr	r0, [pc, #28]	; (8002ea8 <main+0x4c>)
 8002e8c:	f003 fd26 	bl	80068dc <osThreadNew>
 8002e90:	4603      	mov	r3, r0
 8002e92:	4a06      	ldr	r2, [pc, #24]	; (8002eac <main+0x50>)
 8002e94:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  CONFIGURACION_INICIAL();
 8002e96:	f000 fcaf 	bl	80037f8 <CONFIGURACION_INICIAL>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8002e9a:	f003 fcf9 	bl	8006890 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002e9e:	e7fe      	b.n	8002e9e <main+0x42>
 8002ea0:	0800e8bc 	.word	0x0800e8bc
 8002ea4:	0800ea4c 	.word	0x0800ea4c
 8002ea8:	080032d9 	.word	0x080032d9
 8002eac:	20000410 	.word	0x20000410

08002eb0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b094      	sub	sp, #80	; 0x50
 8002eb4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002eb6:	f107 0320 	add.w	r3, r7, #32
 8002eba:	2230      	movs	r2, #48	; 0x30
 8002ebc:	2100      	movs	r1, #0
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f006 fee4 	bl	8009c8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ec4:	f107 030c 	add.w	r3, r7, #12
 8002ec8:	2200      	movs	r2, #0
 8002eca:	601a      	str	r2, [r3, #0]
 8002ecc:	605a      	str	r2, [r3, #4]
 8002ece:	609a      	str	r2, [r3, #8]
 8002ed0:	60da      	str	r2, [r3, #12]
 8002ed2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	60bb      	str	r3, [r7, #8]
 8002ed8:	4b28      	ldr	r3, [pc, #160]	; (8002f7c <SystemClock_Config+0xcc>)
 8002eda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002edc:	4a27      	ldr	r2, [pc, #156]	; (8002f7c <SystemClock_Config+0xcc>)
 8002ede:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ee2:	6413      	str	r3, [r2, #64]	; 0x40
 8002ee4:	4b25      	ldr	r3, [pc, #148]	; (8002f7c <SystemClock_Config+0xcc>)
 8002ee6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ee8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002eec:	60bb      	str	r3, [r7, #8]
 8002eee:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	607b      	str	r3, [r7, #4]
 8002ef4:	4b22      	ldr	r3, [pc, #136]	; (8002f80 <SystemClock_Config+0xd0>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4a21      	ldr	r2, [pc, #132]	; (8002f80 <SystemClock_Config+0xd0>)
 8002efa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002efe:	6013      	str	r3, [r2, #0]
 8002f00:	4b1f      	ldr	r3, [pc, #124]	; (8002f80 <SystemClock_Config+0xd0>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002f08:	607b      	str	r3, [r7, #4]
 8002f0a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002f0c:	2302      	movs	r3, #2
 8002f0e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002f10:	2301      	movs	r3, #1
 8002f12:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002f14:	2310      	movs	r3, #16
 8002f16:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002f18:	2302      	movs	r3, #2
 8002f1a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8002f20:	2310      	movs	r3, #16
 8002f22:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002f24:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8002f28:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002f2a:	2304      	movs	r3, #4
 8002f2c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002f2e:	2304      	movs	r3, #4
 8002f30:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f32:	f107 0320 	add.w	r3, r7, #32
 8002f36:	4618      	mov	r0, r3
 8002f38:	f002 f8fe 	bl	8005138 <HAL_RCC_OscConfig>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d001      	beq.n	8002f46 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8002f42:	f000 f9d1 	bl	80032e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002f46:	230f      	movs	r3, #15
 8002f48:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002f4a:	2302      	movs	r3, #2
 8002f4c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002f4e:	2300      	movs	r3, #0
 8002f50:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002f52:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f56:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002f5c:	f107 030c 	add.w	r3, r7, #12
 8002f60:	2102      	movs	r1, #2
 8002f62:	4618      	mov	r0, r3
 8002f64:	f002 fb60 	bl	8005628 <HAL_RCC_ClockConfig>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d001      	beq.n	8002f72 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002f6e:	f000 f9bb 	bl	80032e8 <Error_Handler>
  }
}
 8002f72:	bf00      	nop
 8002f74:	3750      	adds	r7, #80	; 0x50
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bd80      	pop	{r7, pc}
 8002f7a:	bf00      	nop
 8002f7c:	40023800 	.word	0x40023800
 8002f80:	40007000 	.word	0x40007000

08002f84 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b084      	sub	sp, #16
 8002f88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002f8a:	463b      	mov	r3, r7
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	601a      	str	r2, [r3, #0]
 8002f90:	605a      	str	r2, [r3, #4]
 8002f92:	609a      	str	r2, [r3, #8]
 8002f94:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002f96:	4b21      	ldr	r3, [pc, #132]	; (800301c <MX_ADC1_Init+0x98>)
 8002f98:	4a21      	ldr	r2, [pc, #132]	; (8003020 <MX_ADC1_Init+0x9c>)
 8002f9a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002f9c:	4b1f      	ldr	r3, [pc, #124]	; (800301c <MX_ADC1_Init+0x98>)
 8002f9e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002fa2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002fa4:	4b1d      	ldr	r3, [pc, #116]	; (800301c <MX_ADC1_Init+0x98>)
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8002faa:	4b1c      	ldr	r3, [pc, #112]	; (800301c <MX_ADC1_Init+0x98>)
 8002fac:	2200      	movs	r2, #0
 8002fae:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002fb0:	4b1a      	ldr	r3, [pc, #104]	; (800301c <MX_ADC1_Init+0x98>)
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002fb6:	4b19      	ldr	r3, [pc, #100]	; (800301c <MX_ADC1_Init+0x98>)
 8002fb8:	2200      	movs	r2, #0
 8002fba:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002fbe:	4b17      	ldr	r3, [pc, #92]	; (800301c <MX_ADC1_Init+0x98>)
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002fc4:	4b15      	ldr	r3, [pc, #84]	; (800301c <MX_ADC1_Init+0x98>)
 8002fc6:	4a17      	ldr	r2, [pc, #92]	; (8003024 <MX_ADC1_Init+0xa0>)
 8002fc8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002fca:	4b14      	ldr	r3, [pc, #80]	; (800301c <MX_ADC1_Init+0x98>)
 8002fcc:	2200      	movs	r2, #0
 8002fce:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002fd0:	4b12      	ldr	r3, [pc, #72]	; (800301c <MX_ADC1_Init+0x98>)
 8002fd2:	2201      	movs	r2, #1
 8002fd4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002fd6:	4b11      	ldr	r3, [pc, #68]	; (800301c <MX_ADC1_Init+0x98>)
 8002fd8:	2200      	movs	r2, #0
 8002fda:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002fde:	4b0f      	ldr	r3, [pc, #60]	; (800301c <MX_ADC1_Init+0x98>)
 8002fe0:	2201      	movs	r2, #1
 8002fe2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002fe4:	480d      	ldr	r0, [pc, #52]	; (800301c <MX_ADC1_Init+0x98>)
 8002fe6:	f000 fe27 	bl	8003c38 <HAL_ADC_Init>
 8002fea:	4603      	mov	r3, r0
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d001      	beq.n	8002ff4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8002ff0:	f000 f97a 	bl	80032e8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002ff8:	2301      	movs	r3, #1
 8002ffa:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003000:	463b      	mov	r3, r7
 8003002:	4619      	mov	r1, r3
 8003004:	4805      	ldr	r0, [pc, #20]	; (800301c <MX_ADC1_Init+0x98>)
 8003006:	f000 ffa7 	bl	8003f58 <HAL_ADC_ConfigChannel>
 800300a:	4603      	mov	r3, r0
 800300c:	2b00      	cmp	r3, #0
 800300e:	d001      	beq.n	8003014 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8003010:	f000 f96a 	bl	80032e8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003014:	bf00      	nop
 8003016:	3710      	adds	r7, #16
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}
 800301c:	20000220 	.word	0x20000220
 8003020:	40012000 	.word	0x40012000
 8003024:	0f000001 	.word	0x0f000001

08003028 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800302c:	4b11      	ldr	r3, [pc, #68]	; (8003074 <MX_USART1_UART_Init+0x4c>)
 800302e:	4a12      	ldr	r2, [pc, #72]	; (8003078 <MX_USART1_UART_Init+0x50>)
 8003030:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003032:	4b10      	ldr	r3, [pc, #64]	; (8003074 <MX_USART1_UART_Init+0x4c>)
 8003034:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003038:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800303a:	4b0e      	ldr	r3, [pc, #56]	; (8003074 <MX_USART1_UART_Init+0x4c>)
 800303c:	2200      	movs	r2, #0
 800303e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003040:	4b0c      	ldr	r3, [pc, #48]	; (8003074 <MX_USART1_UART_Init+0x4c>)
 8003042:	2200      	movs	r2, #0
 8003044:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003046:	4b0b      	ldr	r3, [pc, #44]	; (8003074 <MX_USART1_UART_Init+0x4c>)
 8003048:	2200      	movs	r2, #0
 800304a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800304c:	4b09      	ldr	r3, [pc, #36]	; (8003074 <MX_USART1_UART_Init+0x4c>)
 800304e:	220c      	movs	r2, #12
 8003050:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003052:	4b08      	ldr	r3, [pc, #32]	; (8003074 <MX_USART1_UART_Init+0x4c>)
 8003054:	2200      	movs	r2, #0
 8003056:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003058:	4b06      	ldr	r3, [pc, #24]	; (8003074 <MX_USART1_UART_Init+0x4c>)
 800305a:	2200      	movs	r2, #0
 800305c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800305e:	4805      	ldr	r0, [pc, #20]	; (8003074 <MX_USART1_UART_Init+0x4c>)
 8003060:	f002 fd02 	bl	8005a68 <HAL_UART_Init>
 8003064:	4603      	mov	r3, r0
 8003066:	2b00      	cmp	r3, #0
 8003068:	d001      	beq.n	800306e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800306a:	f000 f93d 	bl	80032e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800306e:	bf00      	nop
 8003070:	bd80      	pop	{r7, pc}
 8003072:	bf00      	nop
 8003074:	20000268 	.word	0x20000268
 8003078:	40011000 	.word	0x40011000

0800307c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003080:	4b11      	ldr	r3, [pc, #68]	; (80030c8 <MX_USART2_UART_Init+0x4c>)
 8003082:	4a12      	ldr	r2, [pc, #72]	; (80030cc <MX_USART2_UART_Init+0x50>)
 8003084:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003086:	4b10      	ldr	r3, [pc, #64]	; (80030c8 <MX_USART2_UART_Init+0x4c>)
 8003088:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800308c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800308e:	4b0e      	ldr	r3, [pc, #56]	; (80030c8 <MX_USART2_UART_Init+0x4c>)
 8003090:	2200      	movs	r2, #0
 8003092:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003094:	4b0c      	ldr	r3, [pc, #48]	; (80030c8 <MX_USART2_UART_Init+0x4c>)
 8003096:	2200      	movs	r2, #0
 8003098:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800309a:	4b0b      	ldr	r3, [pc, #44]	; (80030c8 <MX_USART2_UART_Init+0x4c>)
 800309c:	2200      	movs	r2, #0
 800309e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80030a0:	4b09      	ldr	r3, [pc, #36]	; (80030c8 <MX_USART2_UART_Init+0x4c>)
 80030a2:	220c      	movs	r2, #12
 80030a4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80030a6:	4b08      	ldr	r3, [pc, #32]	; (80030c8 <MX_USART2_UART_Init+0x4c>)
 80030a8:	2200      	movs	r2, #0
 80030aa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80030ac:	4b06      	ldr	r3, [pc, #24]	; (80030c8 <MX_USART2_UART_Init+0x4c>)
 80030ae:	2200      	movs	r2, #0
 80030b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80030b2:	4805      	ldr	r0, [pc, #20]	; (80030c8 <MX_USART2_UART_Init+0x4c>)
 80030b4:	f002 fcd8 	bl	8005a68 <HAL_UART_Init>
 80030b8:	4603      	mov	r3, r0
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d001      	beq.n	80030c2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80030be:	f000 f913 	bl	80032e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80030c2:	bf00      	nop
 80030c4:	bd80      	pop	{r7, pc}
 80030c6:	bf00      	nop
 80030c8:	200002ac 	.word	0x200002ac
 80030cc:	40004400 	.word	0x40004400

080030d0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b082      	sub	sp, #8
 80030d4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80030d6:	2300      	movs	r3, #0
 80030d8:	607b      	str	r3, [r7, #4]
 80030da:	4b1b      	ldr	r3, [pc, #108]	; (8003148 <MX_DMA_Init+0x78>)
 80030dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030de:	4a1a      	ldr	r2, [pc, #104]	; (8003148 <MX_DMA_Init+0x78>)
 80030e0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80030e4:	6313      	str	r3, [r2, #48]	; 0x30
 80030e6:	4b18      	ldr	r3, [pc, #96]	; (8003148 <MX_DMA_Init+0x78>)
 80030e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030ee:	607b      	str	r3, [r7, #4]
 80030f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80030f2:	2300      	movs	r3, #0
 80030f4:	603b      	str	r3, [r7, #0]
 80030f6:	4b14      	ldr	r3, [pc, #80]	; (8003148 <MX_DMA_Init+0x78>)
 80030f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030fa:	4a13      	ldr	r2, [pc, #76]	; (8003148 <MX_DMA_Init+0x78>)
 80030fc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003100:	6313      	str	r3, [r2, #48]	; 0x30
 8003102:	4b11      	ldr	r3, [pc, #68]	; (8003148 <MX_DMA_Init+0x78>)
 8003104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003106:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800310a:	603b      	str	r3, [r7, #0]
 800310c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 800310e:	2200      	movs	r2, #0
 8003110:	2105      	movs	r1, #5
 8003112:	2010      	movs	r0, #16
 8003114:	f001 fa3f 	bl	8004596 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8003118:	2010      	movs	r0, #16
 800311a:	f001 fa58 	bl	80045ce <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 800311e:	2200      	movs	r2, #0
 8003120:	2105      	movs	r1, #5
 8003122:	203a      	movs	r0, #58	; 0x3a
 8003124:	f001 fa37 	bl	8004596 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8003128:	203a      	movs	r0, #58	; 0x3a
 800312a:	f001 fa50 	bl	80045ce <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 800312e:	2200      	movs	r2, #0
 8003130:	2105      	movs	r1, #5
 8003132:	2046      	movs	r0, #70	; 0x46
 8003134:	f001 fa2f 	bl	8004596 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8003138:	2046      	movs	r0, #70	; 0x46
 800313a:	f001 fa48 	bl	80045ce <HAL_NVIC_EnableIRQ>

}
 800313e:	bf00      	nop
 8003140:	3708      	adds	r7, #8
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}
 8003146:	bf00      	nop
 8003148:	40023800 	.word	0x40023800

0800314c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b08a      	sub	sp, #40	; 0x28
 8003150:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003152:	f107 0314 	add.w	r3, r7, #20
 8003156:	2200      	movs	r2, #0
 8003158:	601a      	str	r2, [r3, #0]
 800315a:	605a      	str	r2, [r3, #4]
 800315c:	609a      	str	r2, [r3, #8]
 800315e:	60da      	str	r2, [r3, #12]
 8003160:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003162:	2300      	movs	r3, #0
 8003164:	613b      	str	r3, [r7, #16]
 8003166:	4b58      	ldr	r3, [pc, #352]	; (80032c8 <MX_GPIO_Init+0x17c>)
 8003168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800316a:	4a57      	ldr	r2, [pc, #348]	; (80032c8 <MX_GPIO_Init+0x17c>)
 800316c:	f043 0304 	orr.w	r3, r3, #4
 8003170:	6313      	str	r3, [r2, #48]	; 0x30
 8003172:	4b55      	ldr	r3, [pc, #340]	; (80032c8 <MX_GPIO_Init+0x17c>)
 8003174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003176:	f003 0304 	and.w	r3, r3, #4
 800317a:	613b      	str	r3, [r7, #16]
 800317c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800317e:	2300      	movs	r3, #0
 8003180:	60fb      	str	r3, [r7, #12]
 8003182:	4b51      	ldr	r3, [pc, #324]	; (80032c8 <MX_GPIO_Init+0x17c>)
 8003184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003186:	4a50      	ldr	r2, [pc, #320]	; (80032c8 <MX_GPIO_Init+0x17c>)
 8003188:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800318c:	6313      	str	r3, [r2, #48]	; 0x30
 800318e:	4b4e      	ldr	r3, [pc, #312]	; (80032c8 <MX_GPIO_Init+0x17c>)
 8003190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003192:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003196:	60fb      	str	r3, [r7, #12]
 8003198:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800319a:	2300      	movs	r3, #0
 800319c:	60bb      	str	r3, [r7, #8]
 800319e:	4b4a      	ldr	r3, [pc, #296]	; (80032c8 <MX_GPIO_Init+0x17c>)
 80031a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031a2:	4a49      	ldr	r2, [pc, #292]	; (80032c8 <MX_GPIO_Init+0x17c>)
 80031a4:	f043 0301 	orr.w	r3, r3, #1
 80031a8:	6313      	str	r3, [r2, #48]	; 0x30
 80031aa:	4b47      	ldr	r3, [pc, #284]	; (80032c8 <MX_GPIO_Init+0x17c>)
 80031ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ae:	f003 0301 	and.w	r3, r3, #1
 80031b2:	60bb      	str	r3, [r7, #8]
 80031b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80031b6:	2300      	movs	r3, #0
 80031b8:	607b      	str	r3, [r7, #4]
 80031ba:	4b43      	ldr	r3, [pc, #268]	; (80032c8 <MX_GPIO_Init+0x17c>)
 80031bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031be:	4a42      	ldr	r2, [pc, #264]	; (80032c8 <MX_GPIO_Init+0x17c>)
 80031c0:	f043 0302 	orr.w	r3, r3, #2
 80031c4:	6313      	str	r3, [r2, #48]	; 0x30
 80031c6:	4b40      	ldr	r3, [pc, #256]	; (80032c8 <MX_GPIO_Init+0x17c>)
 80031c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ca:	f003 0302 	and.w	r3, r3, #2
 80031ce:	607b      	str	r3, [r7, #4]
 80031d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ESP8266_RESET_GPIO_Port, ESP8266_RESET_Pin, GPIO_PIN_RESET);
 80031d2:	2200      	movs	r2, #0
 80031d4:	2102      	movs	r1, #2
 80031d6:	483d      	ldr	r0, [pc, #244]	; (80032cc <MX_GPIO_Init+0x180>)
 80031d8:	f001 ff94 	bl	8005104 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, D8_Pin|Buzzer_Pin|D3_Pin, GPIO_PIN_RESET);
 80031dc:	2200      	movs	r2, #0
 80031de:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
 80031e2:	483b      	ldr	r0, [pc, #236]	; (80032d0 <MX_GPIO_Init+0x184>)
 80031e4:	f001 ff8e 	bl	8005104 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, GPIO_PIN_SET);
 80031e8:	2201      	movs	r2, #1
 80031ea:	2140      	movs	r1, #64	; 0x40
 80031ec:	4838      	ldr	r0, [pc, #224]	; (80032d0 <MX_GPIO_Init+0x184>)
 80031ee:	f001 ff89 	bl	8005104 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D7_Pin|D2_Pin|D5_Pin|D1_Pin
 80031f2:	2200      	movs	r2, #0
 80031f4:	f240 4139 	movw	r1, #1081	; 0x439
 80031f8:	4836      	ldr	r0, [pc, #216]	; (80032d4 <MX_GPIO_Init+0x188>)
 80031fa:	f001 ff83 	bl	8005104 <HAL_GPIO_WritePin>
                          |D4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80031fe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003202:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003204:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8003208:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800320a:	2300      	movs	r3, #0
 800320c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800320e:	f107 0314 	add.w	r3, r7, #20
 8003212:	4619      	mov	r1, r3
 8003214:	482d      	ldr	r0, [pc, #180]	; (80032cc <MX_GPIO_Init+0x180>)
 8003216:	f001 fdd9 	bl	8004dcc <HAL_GPIO_Init>

  /*Configure GPIO pin : ESP8266_RESET_Pin */
  GPIO_InitStruct.Pin = ESP8266_RESET_Pin;
 800321a:	2302      	movs	r3, #2
 800321c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800321e:	2301      	movs	r3, #1
 8003220:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003222:	2300      	movs	r3, #0
 8003224:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003226:	2303      	movs	r3, #3
 8003228:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ESP8266_RESET_GPIO_Port, &GPIO_InitStruct);
 800322a:	f107 0314 	add.w	r3, r7, #20
 800322e:	4619      	mov	r1, r3
 8003230:	4826      	ldr	r0, [pc, #152]	; (80032cc <MX_GPIO_Init+0x180>)
 8003232:	f001 fdcb 	bl	8004dcc <HAL_GPIO_Init>

  /*Configure GPIO pins : D8_Pin Buzzer_Pin D3_Pin */
  GPIO_InitStruct.Pin = D8_Pin|Buzzer_Pin|D3_Pin;
 8003236:	f44f 73d0 	mov.w	r3, #416	; 0x1a0
 800323a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800323c:	2301      	movs	r3, #1
 800323e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003240:	2300      	movs	r3, #0
 8003242:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003244:	2300      	movs	r3, #0
 8003246:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003248:	f107 0314 	add.w	r3, r7, #20
 800324c:	4619      	mov	r1, r3
 800324e:	4820      	ldr	r0, [pc, #128]	; (80032d0 <MX_GPIO_Init+0x184>)
 8003250:	f001 fdbc 	bl	8004dcc <HAL_GPIO_Init>

  /*Configure GPIO pin : D6_Pin */
  GPIO_InitStruct.Pin = D6_Pin;
 8003254:	2340      	movs	r3, #64	; 0x40
 8003256:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003258:	2301      	movs	r3, #1
 800325a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800325c:	2300      	movs	r3, #0
 800325e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003260:	2302      	movs	r3, #2
 8003262:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(D6_GPIO_Port, &GPIO_InitStruct);
 8003264:	f107 0314 	add.w	r3, r7, #20
 8003268:	4619      	mov	r1, r3
 800326a:	4819      	ldr	r0, [pc, #100]	; (80032d0 <MX_GPIO_Init+0x184>)
 800326c:	f001 fdae 	bl	8004dcc <HAL_GPIO_Init>

  /*Configure GPIO pins : D7_Pin D2_Pin D5_Pin D1_Pin
                           D4_Pin */
  GPIO_InitStruct.Pin = D7_Pin|D2_Pin|D5_Pin|D1_Pin
 8003270:	f240 4339 	movw	r3, #1081	; 0x439
 8003274:	617b      	str	r3, [r7, #20]
                          |D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003276:	2301      	movs	r3, #1
 8003278:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800327a:	2300      	movs	r3, #0
 800327c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800327e:	2300      	movs	r3, #0
 8003280:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003282:	f107 0314 	add.w	r3, r7, #20
 8003286:	4619      	mov	r1, r3
 8003288:	4812      	ldr	r0, [pc, #72]	; (80032d4 <MX_GPIO_Init+0x188>)
 800328a:	f001 fd9f 	bl	8004dcc <HAL_GPIO_Init>

  /*Configure GPIO pin : PULSADOR1_Pin */
  GPIO_InitStruct.Pin = PULSADOR1_Pin;
 800328e:	2380      	movs	r3, #128	; 0x80
 8003290:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003292:	2300      	movs	r3, #0
 8003294:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003296:	2301      	movs	r3, #1
 8003298:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PULSADOR1_GPIO_Port, &GPIO_InitStruct);
 800329a:	f107 0314 	add.w	r3, r7, #20
 800329e:	4619      	mov	r1, r3
 80032a0:	480a      	ldr	r0, [pc, #40]	; (80032cc <MX_GPIO_Init+0x180>)
 80032a2:	f001 fd93 	bl	8004dcc <HAL_GPIO_Init>

  /*Configure GPIO pin : PULSADOR2_Pin */
  GPIO_InitStruct.Pin = PULSADOR2_Pin;
 80032a6:	2340      	movs	r3, #64	; 0x40
 80032a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80032aa:	2300      	movs	r3, #0
 80032ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80032ae:	2301      	movs	r3, #1
 80032b0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PULSADOR2_GPIO_Port, &GPIO_InitStruct);
 80032b2:	f107 0314 	add.w	r3, r7, #20
 80032b6:	4619      	mov	r1, r3
 80032b8:	4806      	ldr	r0, [pc, #24]	; (80032d4 <MX_GPIO_Init+0x188>)
 80032ba:	f001 fd87 	bl	8004dcc <HAL_GPIO_Init>

}
 80032be:	bf00      	nop
 80032c0:	3728      	adds	r7, #40	; 0x28
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}
 80032c6:	bf00      	nop
 80032c8:	40023800 	.word	0x40023800
 80032cc:	40020800 	.word	0x40020800
 80032d0:	40020000 	.word	0x40020000
 80032d4:	40020400 	.word	0x40020400

080032d8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b082      	sub	sp, #8
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80032e0:	2001      	movs	r0, #1
 80032e2:	f003 fb8d 	bl	8006a00 <osDelay>
 80032e6:	e7fb      	b.n	80032e0 <StartDefaultTask+0x8>

080032e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80032e8:	b480      	push	{r7}
 80032ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80032ec:	b672      	cpsid	i
}
 80032ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80032f0:	e7fe      	b.n	80032f0 <Error_Handler+0x8>
	...

080032f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b082      	sub	sp, #8
 80032f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032fa:	2300      	movs	r3, #0
 80032fc:	607b      	str	r3, [r7, #4]
 80032fe:	4b12      	ldr	r3, [pc, #72]	; (8003348 <HAL_MspInit+0x54>)
 8003300:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003302:	4a11      	ldr	r2, [pc, #68]	; (8003348 <HAL_MspInit+0x54>)
 8003304:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003308:	6453      	str	r3, [r2, #68]	; 0x44
 800330a:	4b0f      	ldr	r3, [pc, #60]	; (8003348 <HAL_MspInit+0x54>)
 800330c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800330e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003312:	607b      	str	r3, [r7, #4]
 8003314:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003316:	2300      	movs	r3, #0
 8003318:	603b      	str	r3, [r7, #0]
 800331a:	4b0b      	ldr	r3, [pc, #44]	; (8003348 <HAL_MspInit+0x54>)
 800331c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800331e:	4a0a      	ldr	r2, [pc, #40]	; (8003348 <HAL_MspInit+0x54>)
 8003320:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003324:	6413      	str	r3, [r2, #64]	; 0x40
 8003326:	4b08      	ldr	r3, [pc, #32]	; (8003348 <HAL_MspInit+0x54>)
 8003328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800332a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800332e:	603b      	str	r3, [r7, #0]
 8003330:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003332:	2200      	movs	r2, #0
 8003334:	210f      	movs	r1, #15
 8003336:	f06f 0001 	mvn.w	r0, #1
 800333a:	f001 f92c 	bl	8004596 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800333e:	bf00      	nop
 8003340:	3708      	adds	r7, #8
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}
 8003346:	bf00      	nop
 8003348:	40023800 	.word	0x40023800

0800334c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b08a      	sub	sp, #40	; 0x28
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003354:	f107 0314 	add.w	r3, r7, #20
 8003358:	2200      	movs	r2, #0
 800335a:	601a      	str	r2, [r3, #0]
 800335c:	605a      	str	r2, [r3, #4]
 800335e:	609a      	str	r2, [r3, #8]
 8003360:	60da      	str	r2, [r3, #12]
 8003362:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a17      	ldr	r2, [pc, #92]	; (80033c8 <HAL_ADC_MspInit+0x7c>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d127      	bne.n	80033be <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800336e:	2300      	movs	r3, #0
 8003370:	613b      	str	r3, [r7, #16]
 8003372:	4b16      	ldr	r3, [pc, #88]	; (80033cc <HAL_ADC_MspInit+0x80>)
 8003374:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003376:	4a15      	ldr	r2, [pc, #84]	; (80033cc <HAL_ADC_MspInit+0x80>)
 8003378:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800337c:	6453      	str	r3, [r2, #68]	; 0x44
 800337e:	4b13      	ldr	r3, [pc, #76]	; (80033cc <HAL_ADC_MspInit+0x80>)
 8003380:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003382:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003386:	613b      	str	r3, [r7, #16]
 8003388:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800338a:	2300      	movs	r3, #0
 800338c:	60fb      	str	r3, [r7, #12]
 800338e:	4b0f      	ldr	r3, [pc, #60]	; (80033cc <HAL_ADC_MspInit+0x80>)
 8003390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003392:	4a0e      	ldr	r2, [pc, #56]	; (80033cc <HAL_ADC_MspInit+0x80>)
 8003394:	f043 0301 	orr.w	r3, r3, #1
 8003398:	6313      	str	r3, [r2, #48]	; 0x30
 800339a:	4b0c      	ldr	r3, [pc, #48]	; (80033cc <HAL_ADC_MspInit+0x80>)
 800339c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800339e:	f003 0301 	and.w	r3, r3, #1
 80033a2:	60fb      	str	r3, [r7, #12]
 80033a4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = LDR_Pin|NTC_Pin|POT_Pin;
 80033a6:	2313      	movs	r3, #19
 80033a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80033aa:	2303      	movs	r3, #3
 80033ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033ae:	2300      	movs	r3, #0
 80033b0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033b2:	f107 0314 	add.w	r3, r7, #20
 80033b6:	4619      	mov	r1, r3
 80033b8:	4805      	ldr	r0, [pc, #20]	; (80033d0 <HAL_ADC_MspInit+0x84>)
 80033ba:	f001 fd07 	bl	8004dcc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80033be:	bf00      	nop
 80033c0:	3728      	adds	r7, #40	; 0x28
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}
 80033c6:	bf00      	nop
 80033c8:	40012000 	.word	0x40012000
 80033cc:	40023800 	.word	0x40023800
 80033d0:	40020000 	.word	0x40020000

080033d4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b08c      	sub	sp, #48	; 0x30
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033dc:	f107 031c 	add.w	r3, r7, #28
 80033e0:	2200      	movs	r2, #0
 80033e2:	601a      	str	r2, [r3, #0]
 80033e4:	605a      	str	r2, [r3, #4]
 80033e6:	609a      	str	r2, [r3, #8]
 80033e8:	60da      	str	r2, [r3, #12]
 80033ea:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a78      	ldr	r2, [pc, #480]	; (80035d4 <HAL_UART_MspInit+0x200>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	f040 808a 	bne.w	800350c <HAL_UART_MspInit+0x138>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80033f8:	2300      	movs	r3, #0
 80033fa:	61bb      	str	r3, [r7, #24]
 80033fc:	4b76      	ldr	r3, [pc, #472]	; (80035d8 <HAL_UART_MspInit+0x204>)
 80033fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003400:	4a75      	ldr	r2, [pc, #468]	; (80035d8 <HAL_UART_MspInit+0x204>)
 8003402:	f043 0310 	orr.w	r3, r3, #16
 8003406:	6453      	str	r3, [r2, #68]	; 0x44
 8003408:	4b73      	ldr	r3, [pc, #460]	; (80035d8 <HAL_UART_MspInit+0x204>)
 800340a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800340c:	f003 0310 	and.w	r3, r3, #16
 8003410:	61bb      	str	r3, [r7, #24]
 8003412:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003414:	2300      	movs	r3, #0
 8003416:	617b      	str	r3, [r7, #20]
 8003418:	4b6f      	ldr	r3, [pc, #444]	; (80035d8 <HAL_UART_MspInit+0x204>)
 800341a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800341c:	4a6e      	ldr	r2, [pc, #440]	; (80035d8 <HAL_UART_MspInit+0x204>)
 800341e:	f043 0301 	orr.w	r3, r3, #1
 8003422:	6313      	str	r3, [r2, #48]	; 0x30
 8003424:	4b6c      	ldr	r3, [pc, #432]	; (80035d8 <HAL_UART_MspInit+0x204>)
 8003426:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003428:	f003 0301 	and.w	r3, r3, #1
 800342c:	617b      	str	r3, [r7, #20]
 800342e:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003430:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003434:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003436:	2302      	movs	r3, #2
 8003438:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800343a:	2300      	movs	r3, #0
 800343c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800343e:	2303      	movs	r3, #3
 8003440:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003442:	2307      	movs	r3, #7
 8003444:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003446:	f107 031c 	add.w	r3, r7, #28
 800344a:	4619      	mov	r1, r3
 800344c:	4863      	ldr	r0, [pc, #396]	; (80035dc <HAL_UART_MspInit+0x208>)
 800344e:	f001 fcbd 	bl	8004dcc <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8003452:	4b63      	ldr	r3, [pc, #396]	; (80035e0 <HAL_UART_MspInit+0x20c>)
 8003454:	4a63      	ldr	r2, [pc, #396]	; (80035e4 <HAL_UART_MspInit+0x210>)
 8003456:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8003458:	4b61      	ldr	r3, [pc, #388]	; (80035e0 <HAL_UART_MspInit+0x20c>)
 800345a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800345e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003460:	4b5f      	ldr	r3, [pc, #380]	; (80035e0 <HAL_UART_MspInit+0x20c>)
 8003462:	2200      	movs	r2, #0
 8003464:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003466:	4b5e      	ldr	r3, [pc, #376]	; (80035e0 <HAL_UART_MspInit+0x20c>)
 8003468:	2200      	movs	r2, #0
 800346a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800346c:	4b5c      	ldr	r3, [pc, #368]	; (80035e0 <HAL_UART_MspInit+0x20c>)
 800346e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003472:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003474:	4b5a      	ldr	r3, [pc, #360]	; (80035e0 <HAL_UART_MspInit+0x20c>)
 8003476:	2200      	movs	r2, #0
 8003478:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800347a:	4b59      	ldr	r3, [pc, #356]	; (80035e0 <HAL_UART_MspInit+0x20c>)
 800347c:	2200      	movs	r2, #0
 800347e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8003480:	4b57      	ldr	r3, [pc, #348]	; (80035e0 <HAL_UART_MspInit+0x20c>)
 8003482:	2200      	movs	r2, #0
 8003484:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003486:	4b56      	ldr	r3, [pc, #344]	; (80035e0 <HAL_UART_MspInit+0x20c>)
 8003488:	2200      	movs	r2, #0
 800348a:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800348c:	4b54      	ldr	r3, [pc, #336]	; (80035e0 <HAL_UART_MspInit+0x20c>)
 800348e:	2200      	movs	r2, #0
 8003490:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003492:	4853      	ldr	r0, [pc, #332]	; (80035e0 <HAL_UART_MspInit+0x20c>)
 8003494:	f001 f8ba 	bl	800460c <HAL_DMA_Init>
 8003498:	4603      	mov	r3, r0
 800349a:	2b00      	cmp	r3, #0
 800349c:	d001      	beq.n	80034a2 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 800349e:	f7ff ff23 	bl	80032e8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	4a4e      	ldr	r2, [pc, #312]	; (80035e0 <HAL_UART_MspInit+0x20c>)
 80034a6:	639a      	str	r2, [r3, #56]	; 0x38
 80034a8:	4a4d      	ldr	r2, [pc, #308]	; (80035e0 <HAL_UART_MspInit+0x20c>)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 80034ae:	4b4e      	ldr	r3, [pc, #312]	; (80035e8 <HAL_UART_MspInit+0x214>)
 80034b0:	4a4e      	ldr	r2, [pc, #312]	; (80035ec <HAL_UART_MspInit+0x218>)
 80034b2:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 80034b4:	4b4c      	ldr	r3, [pc, #304]	; (80035e8 <HAL_UART_MspInit+0x214>)
 80034b6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80034ba:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80034bc:	4b4a      	ldr	r3, [pc, #296]	; (80035e8 <HAL_UART_MspInit+0x214>)
 80034be:	2240      	movs	r2, #64	; 0x40
 80034c0:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80034c2:	4b49      	ldr	r3, [pc, #292]	; (80035e8 <HAL_UART_MspInit+0x214>)
 80034c4:	2200      	movs	r2, #0
 80034c6:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80034c8:	4b47      	ldr	r3, [pc, #284]	; (80035e8 <HAL_UART_MspInit+0x214>)
 80034ca:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80034ce:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80034d0:	4b45      	ldr	r3, [pc, #276]	; (80035e8 <HAL_UART_MspInit+0x214>)
 80034d2:	2200      	movs	r2, #0
 80034d4:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80034d6:	4b44      	ldr	r3, [pc, #272]	; (80035e8 <HAL_UART_MspInit+0x214>)
 80034d8:	2200      	movs	r2, #0
 80034da:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80034dc:	4b42      	ldr	r3, [pc, #264]	; (80035e8 <HAL_UART_MspInit+0x214>)
 80034de:	2200      	movs	r2, #0
 80034e0:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80034e2:	4b41      	ldr	r3, [pc, #260]	; (80035e8 <HAL_UART_MspInit+0x214>)
 80034e4:	2200      	movs	r2, #0
 80034e6:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80034e8:	4b3f      	ldr	r3, [pc, #252]	; (80035e8 <HAL_UART_MspInit+0x214>)
 80034ea:	2200      	movs	r2, #0
 80034ec:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80034ee:	483e      	ldr	r0, [pc, #248]	; (80035e8 <HAL_UART_MspInit+0x214>)
 80034f0:	f001 f88c 	bl	800460c <HAL_DMA_Init>
 80034f4:	4603      	mov	r3, r0
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d001      	beq.n	80034fe <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 80034fa:	f7ff fef5 	bl	80032e8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	4a39      	ldr	r2, [pc, #228]	; (80035e8 <HAL_UART_MspInit+0x214>)
 8003502:	635a      	str	r2, [r3, #52]	; 0x34
 8003504:	4a38      	ldr	r2, [pc, #224]	; (80035e8 <HAL_UART_MspInit+0x214>)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800350a:	e05e      	b.n	80035ca <HAL_UART_MspInit+0x1f6>
  else if(huart->Instance==USART2)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a37      	ldr	r2, [pc, #220]	; (80035f0 <HAL_UART_MspInit+0x21c>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d159      	bne.n	80035ca <HAL_UART_MspInit+0x1f6>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003516:	2300      	movs	r3, #0
 8003518:	613b      	str	r3, [r7, #16]
 800351a:	4b2f      	ldr	r3, [pc, #188]	; (80035d8 <HAL_UART_MspInit+0x204>)
 800351c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800351e:	4a2e      	ldr	r2, [pc, #184]	; (80035d8 <HAL_UART_MspInit+0x204>)
 8003520:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003524:	6413      	str	r3, [r2, #64]	; 0x40
 8003526:	4b2c      	ldr	r3, [pc, #176]	; (80035d8 <HAL_UART_MspInit+0x204>)
 8003528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800352a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800352e:	613b      	str	r3, [r7, #16]
 8003530:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003532:	2300      	movs	r3, #0
 8003534:	60fb      	str	r3, [r7, #12]
 8003536:	4b28      	ldr	r3, [pc, #160]	; (80035d8 <HAL_UART_MspInit+0x204>)
 8003538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800353a:	4a27      	ldr	r2, [pc, #156]	; (80035d8 <HAL_UART_MspInit+0x204>)
 800353c:	f043 0301 	orr.w	r3, r3, #1
 8003540:	6313      	str	r3, [r2, #48]	; 0x30
 8003542:	4b25      	ldr	r3, [pc, #148]	; (80035d8 <HAL_UART_MspInit+0x204>)
 8003544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003546:	f003 0301 	and.w	r3, r3, #1
 800354a:	60fb      	str	r3, [r7, #12]
 800354c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800354e:	230c      	movs	r3, #12
 8003550:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003552:	2302      	movs	r3, #2
 8003554:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003556:	2300      	movs	r3, #0
 8003558:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800355a:	2303      	movs	r3, #3
 800355c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800355e:	2307      	movs	r3, #7
 8003560:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003562:	f107 031c 	add.w	r3, r7, #28
 8003566:	4619      	mov	r1, r3
 8003568:	481c      	ldr	r0, [pc, #112]	; (80035dc <HAL_UART_MspInit+0x208>)
 800356a:	f001 fc2f 	bl	8004dcc <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800356e:	4b21      	ldr	r3, [pc, #132]	; (80035f4 <HAL_UART_MspInit+0x220>)
 8003570:	4a21      	ldr	r2, [pc, #132]	; (80035f8 <HAL_UART_MspInit+0x224>)
 8003572:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8003574:	4b1f      	ldr	r3, [pc, #124]	; (80035f4 <HAL_UART_MspInit+0x220>)
 8003576:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800357a:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800357c:	4b1d      	ldr	r3, [pc, #116]	; (80035f4 <HAL_UART_MspInit+0x220>)
 800357e:	2200      	movs	r2, #0
 8003580:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003582:	4b1c      	ldr	r3, [pc, #112]	; (80035f4 <HAL_UART_MspInit+0x220>)
 8003584:	2200      	movs	r2, #0
 8003586:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003588:	4b1a      	ldr	r3, [pc, #104]	; (80035f4 <HAL_UART_MspInit+0x220>)
 800358a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800358e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003590:	4b18      	ldr	r3, [pc, #96]	; (80035f4 <HAL_UART_MspInit+0x220>)
 8003592:	2200      	movs	r2, #0
 8003594:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003596:	4b17      	ldr	r3, [pc, #92]	; (80035f4 <HAL_UART_MspInit+0x220>)
 8003598:	2200      	movs	r2, #0
 800359a:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800359c:	4b15      	ldr	r3, [pc, #84]	; (80035f4 <HAL_UART_MspInit+0x220>)
 800359e:	2200      	movs	r2, #0
 80035a0:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80035a2:	4b14      	ldr	r3, [pc, #80]	; (80035f4 <HAL_UART_MspInit+0x220>)
 80035a4:	2200      	movs	r2, #0
 80035a6:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80035a8:	4b12      	ldr	r3, [pc, #72]	; (80035f4 <HAL_UART_MspInit+0x220>)
 80035aa:	2200      	movs	r2, #0
 80035ac:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80035ae:	4811      	ldr	r0, [pc, #68]	; (80035f4 <HAL_UART_MspInit+0x220>)
 80035b0:	f001 f82c 	bl	800460c <HAL_DMA_Init>
 80035b4:	4603      	mov	r3, r0
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d001      	beq.n	80035be <HAL_UART_MspInit+0x1ea>
      Error_Handler();
 80035ba:	f7ff fe95 	bl	80032e8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	4a0c      	ldr	r2, [pc, #48]	; (80035f4 <HAL_UART_MspInit+0x220>)
 80035c2:	639a      	str	r2, [r3, #56]	; 0x38
 80035c4:	4a0b      	ldr	r2, [pc, #44]	; (80035f4 <HAL_UART_MspInit+0x220>)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6393      	str	r3, [r2, #56]	; 0x38
}
 80035ca:	bf00      	nop
 80035cc:	3730      	adds	r7, #48	; 0x30
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bd80      	pop	{r7, pc}
 80035d2:	bf00      	nop
 80035d4:	40011000 	.word	0x40011000
 80035d8:	40023800 	.word	0x40023800
 80035dc:	40020000 	.word	0x40020000
 80035e0:	200002f0 	.word	0x200002f0
 80035e4:	40026440 	.word	0x40026440
 80035e8:	20000350 	.word	0x20000350
 80035ec:	400264b8 	.word	0x400264b8
 80035f0:	40004400 	.word	0x40004400
 80035f4:	200003b0 	.word	0x200003b0
 80035f8:	40026088 	.word	0x40026088

080035fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80035fc:	b480      	push	{r7}
 80035fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003600:	e7fe      	b.n	8003600 <NMI_Handler+0x4>

08003602 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003602:	b480      	push	{r7}
 8003604:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003606:	e7fe      	b.n	8003606 <HardFault_Handler+0x4>

08003608 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003608:	b480      	push	{r7}
 800360a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800360c:	e7fe      	b.n	800360c <MemManage_Handler+0x4>

0800360e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800360e:	b480      	push	{r7}
 8003610:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003612:	e7fe      	b.n	8003612 <BusFault_Handler+0x4>

08003614 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003614:	b480      	push	{r7}
 8003616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003618:	e7fe      	b.n	8003618 <UsageFault_Handler+0x4>

0800361a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800361a:	b480      	push	{r7}
 800361c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800361e:	bf00      	nop
 8003620:	46bd      	mov	sp, r7
 8003622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003626:	4770      	bx	lr

08003628 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800362c:	f000 fae4 	bl	8003bf8 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8003630:	f004 ffae 	bl	8008590 <xTaskGetSchedulerState>
 8003634:	4603      	mov	r3, r0
 8003636:	2b01      	cmp	r3, #1
 8003638:	d001      	beq.n	800363e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800363a:	f005 fe95 	bl	8009368 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800363e:	bf00      	nop
 8003640:	bd80      	pop	{r7, pc}
	...

08003644 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003648:	4802      	ldr	r0, [pc, #8]	; (8003654 <DMA1_Stream5_IRQHandler+0x10>)
 800364a:	f001 f955 	bl	80048f8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800364e:	bf00      	nop
 8003650:	bd80      	pop	{r7, pc}
 8003652:	bf00      	nop
 8003654:	200003b0 	.word	0x200003b0

08003658 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800365c:	4802      	ldr	r0, [pc, #8]	; (8003668 <DMA2_Stream2_IRQHandler+0x10>)
 800365e:	f001 f94b 	bl	80048f8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8003662:	bf00      	nop
 8003664:	bd80      	pop	{r7, pc}
 8003666:	bf00      	nop
 8003668:	200002f0 	.word	0x200002f0

0800366c <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003670:	4802      	ldr	r0, [pc, #8]	; (800367c <DMA2_Stream7_IRQHandler+0x10>)
 8003672:	f001 f941 	bl	80048f8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8003676:	bf00      	nop
 8003678:	bd80      	pop	{r7, pc}
 800367a:	bf00      	nop
 800367c:	20000350 	.word	0x20000350

08003680 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003680:	b480      	push	{r7}
 8003682:	af00      	add	r7, sp, #0
	return 1;
 8003684:	2301      	movs	r3, #1
}
 8003686:	4618      	mov	r0, r3
 8003688:	46bd      	mov	sp, r7
 800368a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368e:	4770      	bx	lr

08003690 <_kill>:

int _kill(int pid, int sig)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b082      	sub	sp, #8
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
 8003698:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800369a:	f006 f8e1 	bl	8009860 <__errno>
 800369e:	4603      	mov	r3, r0
 80036a0:	2216      	movs	r2, #22
 80036a2:	601a      	str	r2, [r3, #0]
	return -1;
 80036a4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	3708      	adds	r7, #8
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bd80      	pop	{r7, pc}

080036b0 <_exit>:

void _exit (int status)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b082      	sub	sp, #8
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80036b8:	f04f 31ff 	mov.w	r1, #4294967295
 80036bc:	6878      	ldr	r0, [r7, #4]
 80036be:	f7ff ffe7 	bl	8003690 <_kill>
	while (1) {}		/* Make sure we hang here */
 80036c2:	e7fe      	b.n	80036c2 <_exit+0x12>

080036c4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b086      	sub	sp, #24
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	60f8      	str	r0, [r7, #12]
 80036cc:	60b9      	str	r1, [r7, #8]
 80036ce:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80036d0:	2300      	movs	r3, #0
 80036d2:	617b      	str	r3, [r7, #20]
 80036d4:	e00a      	b.n	80036ec <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80036d6:	f3af 8000 	nop.w
 80036da:	4601      	mov	r1, r0
 80036dc:	68bb      	ldr	r3, [r7, #8]
 80036de:	1c5a      	adds	r2, r3, #1
 80036e0:	60ba      	str	r2, [r7, #8]
 80036e2:	b2ca      	uxtb	r2, r1
 80036e4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80036e6:	697b      	ldr	r3, [r7, #20]
 80036e8:	3301      	adds	r3, #1
 80036ea:	617b      	str	r3, [r7, #20]
 80036ec:	697a      	ldr	r2, [r7, #20]
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	429a      	cmp	r2, r3
 80036f2:	dbf0      	blt.n	80036d6 <_read+0x12>
	}

return len;
 80036f4:	687b      	ldr	r3, [r7, #4]
}
 80036f6:	4618      	mov	r0, r3
 80036f8:	3718      	adds	r7, #24
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd80      	pop	{r7, pc}

080036fe <_close>:
	}
	return len;
}

int _close(int file)
{
 80036fe:	b480      	push	{r7}
 8003700:	b083      	sub	sp, #12
 8003702:	af00      	add	r7, sp, #0
 8003704:	6078      	str	r0, [r7, #4]
	return -1;
 8003706:	f04f 33ff 	mov.w	r3, #4294967295
}
 800370a:	4618      	mov	r0, r3
 800370c:	370c      	adds	r7, #12
 800370e:	46bd      	mov	sp, r7
 8003710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003714:	4770      	bx	lr

08003716 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003716:	b480      	push	{r7}
 8003718:	b083      	sub	sp, #12
 800371a:	af00      	add	r7, sp, #0
 800371c:	6078      	str	r0, [r7, #4]
 800371e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003726:	605a      	str	r2, [r3, #4]
	return 0;
 8003728:	2300      	movs	r3, #0
}
 800372a:	4618      	mov	r0, r3
 800372c:	370c      	adds	r7, #12
 800372e:	46bd      	mov	sp, r7
 8003730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003734:	4770      	bx	lr

08003736 <_isatty>:

int _isatty(int file)
{
 8003736:	b480      	push	{r7}
 8003738:	b083      	sub	sp, #12
 800373a:	af00      	add	r7, sp, #0
 800373c:	6078      	str	r0, [r7, #4]
	return 1;
 800373e:	2301      	movs	r3, #1
}
 8003740:	4618      	mov	r0, r3
 8003742:	370c      	adds	r7, #12
 8003744:	46bd      	mov	sp, r7
 8003746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374a:	4770      	bx	lr

0800374c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800374c:	b480      	push	{r7}
 800374e:	b085      	sub	sp, #20
 8003750:	af00      	add	r7, sp, #0
 8003752:	60f8      	str	r0, [r7, #12]
 8003754:	60b9      	str	r1, [r7, #8]
 8003756:	607a      	str	r2, [r7, #4]
	return 0;
 8003758:	2300      	movs	r3, #0
}
 800375a:	4618      	mov	r0, r3
 800375c:	3714      	adds	r7, #20
 800375e:	46bd      	mov	sp, r7
 8003760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003764:	4770      	bx	lr
	...

08003768 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b086      	sub	sp, #24
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003770:	4a14      	ldr	r2, [pc, #80]	; (80037c4 <_sbrk+0x5c>)
 8003772:	4b15      	ldr	r3, [pc, #84]	; (80037c8 <_sbrk+0x60>)
 8003774:	1ad3      	subs	r3, r2, r3
 8003776:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003778:	697b      	ldr	r3, [r7, #20]
 800377a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800377c:	4b13      	ldr	r3, [pc, #76]	; (80037cc <_sbrk+0x64>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d102      	bne.n	800378a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003784:	4b11      	ldr	r3, [pc, #68]	; (80037cc <_sbrk+0x64>)
 8003786:	4a12      	ldr	r2, [pc, #72]	; (80037d0 <_sbrk+0x68>)
 8003788:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800378a:	4b10      	ldr	r3, [pc, #64]	; (80037cc <_sbrk+0x64>)
 800378c:	681a      	ldr	r2, [r3, #0]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	4413      	add	r3, r2
 8003792:	693a      	ldr	r2, [r7, #16]
 8003794:	429a      	cmp	r2, r3
 8003796:	d207      	bcs.n	80037a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003798:	f006 f862 	bl	8009860 <__errno>
 800379c:	4603      	mov	r3, r0
 800379e:	220c      	movs	r2, #12
 80037a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80037a2:	f04f 33ff 	mov.w	r3, #4294967295
 80037a6:	e009      	b.n	80037bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80037a8:	4b08      	ldr	r3, [pc, #32]	; (80037cc <_sbrk+0x64>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80037ae:	4b07      	ldr	r3, [pc, #28]	; (80037cc <_sbrk+0x64>)
 80037b0:	681a      	ldr	r2, [r3, #0]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	4413      	add	r3, r2
 80037b6:	4a05      	ldr	r2, [pc, #20]	; (80037cc <_sbrk+0x64>)
 80037b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80037ba:	68fb      	ldr	r3, [r7, #12]
}
 80037bc:	4618      	mov	r0, r3
 80037be:	3718      	adds	r7, #24
 80037c0:	46bd      	mov	sp, r7
 80037c2:	bd80      	pop	{r7, pc}
 80037c4:	20020000 	.word	0x20020000
 80037c8:	00000400 	.word	0x00000400
 80037cc:	20001414 	.word	0x20001414
 80037d0:	20015ad8 	.word	0x20015ad8

080037d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80037d4:	b480      	push	{r7}
 80037d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80037d8:	4b06      	ldr	r3, [pc, #24]	; (80037f4 <SystemInit+0x20>)
 80037da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037de:	4a05      	ldr	r2, [pc, #20]	; (80037f4 <SystemInit+0x20>)
 80037e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80037e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80037e8:	bf00      	nop
 80037ea:	46bd      	mov	sp, r7
 80037ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f0:	4770      	bx	lr
 80037f2:	bf00      	nop
 80037f4:	e000ed00 	.word	0xe000ed00

080037f8 <CONFIGURACION_INICIAL>:

 static SemaphoreHandle_t COMM_xSem = NULL;



void CONFIGURACION_INICIAL(void){
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b084      	sub	sp, #16
 80037fc:	af02      	add	r7, sp, #8
 BaseType_t res_task;
 COMM_xSem = xSemaphoreCreateMutex();
 80037fe:	2001      	movs	r0, #1
 8003800:	f003 fb59 	bl	8006eb6 <xQueueCreateMutex>
 8003804:	4603      	mov	r3, r0
 8003806:	4a34      	ldr	r2, [pc, #208]	; (80038d8 <CONFIGURACION_INICIAL+0xe0>)
 8003808:	6013      	str	r3, [r2, #0]

 if( COMM_xSem == NULL ){
 800380a:	4b33      	ldr	r3, [pc, #204]	; (80038d8 <CONFIGURACION_INICIAL+0xe0>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d106      	bne.n	8003820 <CONFIGURACION_INICIAL+0x28>
			printf("PANIC: Error al crear el Semforo ORION \r\n");
 8003812:	4832      	ldr	r0, [pc, #200]	; (80038dc <CONFIGURACION_INICIAL+0xe4>)
 8003814:	f007 f812 	bl	800a83c <puts>
			fflush(NULL);
 8003818:	2000      	movs	r0, #0
 800381a:	f006 f8e9 	bl	80099f0 <fflush>
			while(1);
 800381e:	e7fe      	b.n	800381e <CONFIGURACION_INICIAL+0x26>
		}

 res_task=xTaskCreate(Task_HW,"HW",1024,NULL,	 NORMAL_PRIORITY,NULL);
 8003820:	2300      	movs	r3, #0
 8003822:	9301      	str	r3, [sp, #4]
 8003824:	231b      	movs	r3, #27
 8003826:	9300      	str	r3, [sp, #0]
 8003828:	2300      	movs	r3, #0
 800382a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800382e:	492c      	ldr	r1, [pc, #176]	; (80038e0 <CONFIGURACION_INICIAL+0xe8>)
 8003830:	482c      	ldr	r0, [pc, #176]	; (80038e4 <CONFIGURACION_INICIAL+0xec>)
 8003832:	f004 f8c2 	bl	80079ba <xTaskCreate>
 8003836:	6078      	str	r0, [r7, #4]
 		if( res_task != pdPASS ){
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2b01      	cmp	r3, #1
 800383c:	d006      	beq.n	800384c <CONFIGURACION_INICIAL+0x54>
 				printf("PANIC: Error al crear Tarea HW\r\n");
 800383e:	482a      	ldr	r0, [pc, #168]	; (80038e8 <CONFIGURACION_INICIAL+0xf0>)
 8003840:	f006 fffc 	bl	800a83c <puts>
 				fflush(NULL);
 8003844:	2000      	movs	r0, #0
 8003846:	f006 f8d3 	bl	80099f0 <fflush>
 				while(1);
 800384a:	e7fe      	b.n	800384a <CONFIGURACION_INICIAL+0x52>
 		}

 res_task=xTaskCreate(Task_WIFI,"WIFI",1024,NULL,	 NORMAL_PRIORITY ,NULL);
 800384c:	2300      	movs	r3, #0
 800384e:	9301      	str	r3, [sp, #4]
 8003850:	231b      	movs	r3, #27
 8003852:	9300      	str	r3, [sp, #0]
 8003854:	2300      	movs	r3, #0
 8003856:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800385a:	4924      	ldr	r1, [pc, #144]	; (80038ec <CONFIGURACION_INICIAL+0xf4>)
 800385c:	4824      	ldr	r0, [pc, #144]	; (80038f0 <CONFIGURACION_INICIAL+0xf8>)
 800385e:	f004 f8ac 	bl	80079ba <xTaskCreate>
 8003862:	6078      	str	r0, [r7, #4]
 			if( res_task != pdPASS ){
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2b01      	cmp	r3, #1
 8003868:	d006      	beq.n	8003878 <CONFIGURACION_INICIAL+0x80>
 					printf("PANIC: Error al crear Tarea WIFI\r\n");
 800386a:	4822      	ldr	r0, [pc, #136]	; (80038f4 <CONFIGURACION_INICIAL+0xfc>)
 800386c:	f006 ffe6 	bl	800a83c <puts>
 					fflush(NULL);
 8003870:	2000      	movs	r0, #0
 8003872:	f006 f8bd 	bl	80099f0 <fflush>
 					while(1);
 8003876:	e7fe      	b.n	8003876 <CONFIGURACION_INICIAL+0x7e>
 			}
 res_task=xTaskCreate(Task_COMM,"COMM",1024,NULL,	 NORMAL_PRIORITY ,NULL);
 8003878:	2300      	movs	r3, #0
 800387a:	9301      	str	r3, [sp, #4]
 800387c:	231b      	movs	r3, #27
 800387e:	9300      	str	r3, [sp, #0]
 8003880:	2300      	movs	r3, #0
 8003882:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003886:	491c      	ldr	r1, [pc, #112]	; (80038f8 <CONFIGURACION_INICIAL+0x100>)
 8003888:	481c      	ldr	r0, [pc, #112]	; (80038fc <CONFIGURACION_INICIAL+0x104>)
 800388a:	f004 f896 	bl	80079ba <xTaskCreate>
 800388e:	6078      	str	r0, [r7, #4]
 			 			if( res_task != pdPASS ){
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2b01      	cmp	r3, #1
 8003894:	d006      	beq.n	80038a4 <CONFIGURACION_INICIAL+0xac>
 			 					printf("PANIC: Error al crear Tarea COMM\r\n");
 8003896:	481a      	ldr	r0, [pc, #104]	; (8003900 <CONFIGURACION_INICIAL+0x108>)
 8003898:	f006 ffd0 	bl	800a83c <puts>
 			 					fflush(NULL);
 800389c:	2000      	movs	r0, #0
 800389e:	f006 f8a7 	bl	80099f0 <fflush>
 			 					while(1);
 80038a2:	e7fe      	b.n	80038a2 <CONFIGURACION_INICIAL+0xaa>
 			 			}
 res_task=xTaskCreate(Task_TIME,"TIME",1024,NULL,	 NORMAL_PRIORITY ,NULL);
 80038a4:	2300      	movs	r3, #0
 80038a6:	9301      	str	r3, [sp, #4]
 80038a8:	231b      	movs	r3, #27
 80038aa:	9300      	str	r3, [sp, #0]
 80038ac:	2300      	movs	r3, #0
 80038ae:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80038b2:	4914      	ldr	r1, [pc, #80]	; (8003904 <CONFIGURACION_INICIAL+0x10c>)
 80038b4:	4814      	ldr	r0, [pc, #80]	; (8003908 <CONFIGURACION_INICIAL+0x110>)
 80038b6:	f004 f880 	bl	80079ba <xTaskCreate>
 80038ba:	6078      	str	r0, [r7, #4]
						if( res_task != pdPASS ){
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2b01      	cmp	r3, #1
 80038c0:	d006      	beq.n	80038d0 <CONFIGURACION_INICIAL+0xd8>
								printf("PANIC: Error al crear Tarea COMM\r\n");
 80038c2:	480f      	ldr	r0, [pc, #60]	; (8003900 <CONFIGURACION_INICIAL+0x108>)
 80038c4:	f006 ffba 	bl	800a83c <puts>
								fflush(NULL);
 80038c8:	2000      	movs	r0, #0
 80038ca:	f006 f891 	bl	80099f0 <fflush>
								while(1);
 80038ce:	e7fe      	b.n	80038ce <CONFIGURACION_INICIAL+0xd6>
						}
}
 80038d0:	bf00      	nop
 80038d2:	3708      	adds	r7, #8
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}
 80038d8:	2000142c 	.word	0x2000142c
 80038dc:	0800e8e8 	.word	0x0800e8e8
 80038e0:	0800e914 	.word	0x0800e914
 80038e4:	0800390d 	.word	0x0800390d
 80038e8:	0800e918 	.word	0x0800e918
 80038ec:	0800e938 	.word	0x0800e938
 80038f0:	080039d1 	.word	0x080039d1
 80038f4:	0800e940 	.word	0x0800e940
 80038f8:	0800e964 	.word	0x0800e964
 80038fc:	08003a25 	.word	0x08003a25
 8003900:	0800e96c 	.word	0x0800e96c
 8003904:	0800e990 	.word	0x0800e990
 8003908:	08003a91 	.word	0x08003a91

0800390c <Task_HW>:

void Task_HW(void *argument)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b08a      	sub	sp, #40	; 0x28
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
   bool bt1_lock = true;
 8003914:	2301      	movs	r3, #1
 8003916:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
   bool bt2_lock = true;
 800391a:	2301      	movs	r3, #1
 800391c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
   int state = GPIO_PIN_SET;
 8003920:	2301      	movs	r3, #1
 8003922:	627b      	str	r3, [r7, #36]	; 0x24

   float (*valores[2])();
   valores[0] = &Valor_lum;
 8003924:	4b28      	ldr	r3, [pc, #160]	; (80039c8 <Task_HW+0xbc>)
 8003926:	61bb      	str	r3, [r7, #24]
   valores[1] = &Valor_temp;
 8003928:	4b28      	ldr	r3, [pc, #160]	; (80039cc <Task_HW+0xc0>)
 800392a:	61fb      	str	r3, [r7, #28]
   bool buzzer_state=false;
 800392c:	2300      	movs	r3, #0
 800392e:	75fb      	strb	r3, [r7, #23]
   int buzzer_counter=0;
 8003930:	2300      	movs	r3, #0
 8003932:	613b      	str	r3, [r7, #16]
   int v_index= 0;
 8003934:	2300      	movs	r3, #0
 8003936:	60fb      	str	r3, [r7, #12]


  for(;;)
  {
	  Boton_izquierdo( &v_index, &bt1_lock);
 8003938:	f107 0223 	add.w	r2, r7, #35	; 0x23
 800393c:	f107 030c 	add.w	r3, r7, #12
 8003940:	4611      	mov	r1, r2
 8003942:	4618      	mov	r0, r3
 8003944:	f7fd fe48 	bl	80015d8 <Boton_izquierdo>
	  Boton_derecho( &v_index, &bt2_lock,&buzzer_state);
 8003948:	f107 0217 	add.w	r2, r7, #23
 800394c:	f107 0122 	add.w	r1, r7, #34	; 0x22
 8003950:	f107 030c 	add.w	r3, r7, #12
 8003954:	4618      	mov	r0, r3
 8003956:	f7fd fe7b 	bl	8001650 <Boton_derecho>
	  put_leds(valores[v_index]());
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	009b      	lsls	r3, r3, #2
 800395e:	3328      	adds	r3, #40	; 0x28
 8003960:	443b      	add	r3, r7
 8003962:	f853 3c10 	ldr.w	r3, [r3, #-16]
 8003966:	4798      	blx	r3
 8003968:	eef0 7a40 	vmov.f32	s15, s0
 800396c:	eeb0 0a67 	vmov.f32	s0, s15
 8003970:	f7fd fc08 	bl	8001184 <put_leds>
	  pot_led_threshold(Valor_pot(),state);
 8003974:	f7fd fcd4 	bl	8001320 <Valor_pot>
 8003978:	eef0 7a40 	vmov.f32	s15, s0
 800397c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800397e:	b2db      	uxtb	r3, r3
 8003980:	4618      	mov	r0, r3
 8003982:	eeb0 0a67 	vmov.f32	s0, s15
 8003986:	f7fd fb4f 	bl	8001028 <pot_led_threshold>
	  state = !state;
 800398a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800398c:	2b00      	cmp	r3, #0
 800398e:	bf0c      	ite	eq
 8003990:	2301      	moveq	r3, #1
 8003992:	2300      	movne	r3, #0
 8003994:	b2db      	uxtb	r3, r3
 8003996:	627b      	str	r3, [r7, #36]	; 0x24
	  Check_buzzer( valores[v_index](), &buzzer_state, &buzzer_counter);
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	009b      	lsls	r3, r3, #2
 800399c:	3328      	adds	r3, #40	; 0x28
 800399e:	443b      	add	r3, r7
 80039a0:	f853 3c10 	ldr.w	r3, [r3, #-16]
 80039a4:	4798      	blx	r3
 80039a6:	eef0 7a40 	vmov.f32	s15, s0
 80039aa:	f107 0210 	add.w	r2, r7, #16
 80039ae:	f107 0317 	add.w	r3, r7, #23
 80039b2:	4611      	mov	r1, r2
 80039b4:	4618      	mov	r0, r3
 80039b6:	eeb0 0a67 	vmov.f32	s0, s15
 80039ba:	f7fd fdc5 	bl	8001548 <Check_buzzer>
	  osDelay(120);
 80039be:	2078      	movs	r0, #120	; 0x78
 80039c0:	f003 f81e 	bl	8006a00 <osDelay>
  {
 80039c4:	e7b8      	b.n	8003938 <Task_HW+0x2c>
 80039c6:	bf00      	nop
 80039c8:	080014d1 	.word	0x080014d1
 80039cc:	08001389 	.word	0x08001389

080039d0 <Task_WIFI>:
  }
  /* USER CODE END 5 */
}

void Task_WIFI(void *argument)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b082      	sub	sp, #8
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
	if(xSemaphoreTake(COMM_xSem, 20000/portTICK_RATE_MS  ) != pdTRUE ){
 80039d8:	4b10      	ldr	r3, [pc, #64]	; (8003a1c <Task_WIFI+0x4c>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f644 6120 	movw	r1, #20000	; 0x4e20
 80039e0:	4618      	mov	r0, r3
 80039e2:	f003 fcfb 	bl	80073dc <xQueueSemaphoreTake>
 80039e6:	4603      	mov	r3, r0
 80039e8:	2b01      	cmp	r3, #1
 80039ea:	d004      	beq.n	80039f6 <Task_WIFI+0x26>
  // si en 20 segundos no he continuado entrado en orion mmm mal rollito harakiri
	printf("\r\n\n\nHARAKIRI desde WIFI!!\r\n");
 80039ec:	480c      	ldr	r0, [pc, #48]	; (8003a20 <Task_WIFI+0x50>)
 80039ee:	f006 ff25 	bl	800a83c <puts>
	HAL_NVIC_SystemReset();
 80039f2:	f000 fdfa 	bl	80045ea <HAL_NVIC_SystemReset>
	}

	ESP8266_Boot();
 80039f6:	f7fe ffd9 	bl	80029ac <ESP8266_Boot>
	osDelay(1000);
 80039fa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80039fe:	f002 ffff 	bl	8006a00 <osDelay>
	xSemaphoreGive(COMM_xSem);
 8003a02:	4b06      	ldr	r3, [pc, #24]	; (8003a1c <Task_WIFI+0x4c>)
 8003a04:	6818      	ldr	r0, [r3, #0]
 8003a06:	2300      	movs	r3, #0
 8003a08:	2200      	movs	r2, #0
 8003a0a:	2100      	movs	r1, #0
 8003a0c:	f003 fa6c 	bl	8006ee8 <xQueueGenericSend>
	  {
		  /*assigned_ip=CHECK_IP();
		  if(assigned_ip==0){
			  printf("NO HAY INTERNET");
		  }*/
		  osDelay(2000);
 8003a10:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8003a14:	f002 fff4 	bl	8006a00 <osDelay>
 8003a18:	e7fa      	b.n	8003a10 <Task_WIFI+0x40>
 8003a1a:	bf00      	nop
 8003a1c:	2000142c 	.word	0x2000142c
 8003a20:	0800e998 	.word	0x0800e998

08003a24 <Task_COMM>:
	  }
  /* USER CODE END 5 */
}

void Task_COMM(void *argument)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b082      	sub	sp, #8
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]

	  for(;;)
	  {
			  if(xSemaphoreTake(COMM_xSem, 20000/portTICK_RATE_MS  ) != pdTRUE ){
 8003a2c:	4b15      	ldr	r3, [pc, #84]	; (8003a84 <Task_COMM+0x60>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f644 6120 	movw	r1, #20000	; 0x4e20
 8003a34:	4618      	mov	r0, r3
 8003a36:	f003 fcd1 	bl	80073dc <xQueueSemaphoreTake>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	2b01      	cmp	r3, #1
 8003a3e:	d004      	beq.n	8003a4a <Task_COMM+0x26>
			  // si en 20 segundos no he continuado entrado en orion mmm mal rollito harakiri
						printf("\r\n\n\nHARAKIRI desde COMM!!\r\n");
 8003a40:	4811      	ldr	r0, [pc, #68]	; (8003a88 <Task_COMM+0x64>)
 8003a42:	f006 fefb 	bl	800a83c <puts>
						HAL_NVIC_SystemReset();
 8003a46:	f000 fdd0 	bl	80045ea <HAL_NVIC_SystemReset>
			  }
				  // aqu tengo la exclusin mutua asegurada.
			  if(COMM_req.status==1){ //nada quiere nada
 8003a4a:	4b10      	ldr	r3, [pc, #64]	; (8003a8c <Task_COMM+0x68>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	2b01      	cmp	r3, #1
 8003a50:	d10b      	bne.n	8003a6a <Task_COMM+0x46>
					//printf("TASKCOMM :Nueva peticion\r\n");
						Open_HTTP( COMM_req.dst,COMM_req.port,COMM_req.request);
 8003a52:	4b0e      	ldr	r3, [pc, #56]	; (8003a8c <Task_COMM+0x68>)
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	4a0d      	ldr	r2, [pc, #52]	; (8003a8c <Task_COMM+0x68>)
 8003a58:	6891      	ldr	r1, [r2, #8]
 8003a5a:	4a0c      	ldr	r2, [pc, #48]	; (8003a8c <Task_COMM+0x68>)
 8003a5c:	68d2      	ldr	r2, [r2, #12]
 8003a5e:	4618      	mov	r0, r3
 8003a60:	f7ff f8b8 	bl	8002bd4 <Open_HTTP>
						COMM_req.status=0;
 8003a64:	4b09      	ldr	r3, [pc, #36]	; (8003a8c <Task_COMM+0x68>)
 8003a66:	2200      	movs	r2, #0
 8003a68:	601a      	str	r2, [r3, #0]

				 }
			  else{
				 // printf("TASKCOMM:Esperando peticion....\r\n");
			  }
			  xSemaphoreGive(COMM_xSem); // im going out critical section
 8003a6a:	4b06      	ldr	r3, [pc, #24]	; (8003a84 <Task_COMM+0x60>)
 8003a6c:	6818      	ldr	r0, [r3, #0]
 8003a6e:	2300      	movs	r3, #0
 8003a70:	2200      	movs	r2, #0
 8003a72:	2100      	movs	r1, #0
 8003a74:	f003 fa38 	bl	8006ee8 <xQueueGenericSend>
			  osDelay(500);
 8003a78:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003a7c:	f002 ffc0 	bl	8006a00 <osDelay>
	  {
 8003a80:	e7d4      	b.n	8003a2c <Task_COMM+0x8>
 8003a82:	bf00      	nop
 8003a84:	2000142c 	.word	0x2000142c
 8003a88:	0800e9b4 	.word	0x0800e9b4
 8003a8c:	20001418 	.word	0x20001418

08003a90 <Task_TIME>:

  /* USER CODE END 5 */
}

void Task_TIME(void *argument)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b082      	sub	sp, #8
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]

	  for(;;)
	  {
			  if(xSemaphoreTake(COMM_xSem, 20000/portTICK_RATE_MS  ) != pdTRUE ){
 8003a98:	4b13      	ldr	r3, [pc, #76]	; (8003ae8 <Task_TIME+0x58>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f644 6120 	movw	r1, #20000	; 0x4e20
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	f003 fc9b 	bl	80073dc <xQueueSemaphoreTake>
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	2b01      	cmp	r3, #1
 8003aaa:	d004      	beq.n	8003ab6 <Task_TIME+0x26>
				  // si en 20 segundos no he continuado entrado en orion mmm mal rollito harakiri
				  printf("\r\n\n\nHARAKIRI!! desde TIME\r\n");
 8003aac:	480f      	ldr	r0, [pc, #60]	; (8003aec <Task_TIME+0x5c>)
 8003aae:	f006 fec5 	bl	800a83c <puts>
				  HAL_NVIC_SystemReset();
 8003ab2:	f000 fd9a 	bl	80045ea <HAL_NVIC_SystemReset>
			  }
			  //printf("TASKTIME:ENVIANDO PETICION \r\n");
			  COMM_req.dst="worldtimeapi.org";
 8003ab6:	4b0e      	ldr	r3, [pc, #56]	; (8003af0 <Task_TIME+0x60>)
 8003ab8:	4a0e      	ldr	r2, [pc, #56]	; (8003af4 <Task_TIME+0x64>)
 8003aba:	605a      	str	r2, [r3, #4]
			  COMM_req.port="80";
 8003abc:	4b0c      	ldr	r3, [pc, #48]	; (8003af0 <Task_TIME+0x60>)
 8003abe:	4a0e      	ldr	r2, [pc, #56]	; (8003af8 <Task_TIME+0x68>)
 8003ac0:	609a      	str	r2, [r3, #8]
			  COMM_req.request="GET /api/timezone/Europe/Madrid HTTP/1.1\r\n\r\n";
 8003ac2:	4b0b      	ldr	r3, [pc, #44]	; (8003af0 <Task_TIME+0x60>)
 8003ac4:	4a0d      	ldr	r2, [pc, #52]	; (8003afc <Task_TIME+0x6c>)
 8003ac6:	60da      	str	r2, [r3, #12]
			  COMM_req.status=1;
 8003ac8:	4b09      	ldr	r3, [pc, #36]	; (8003af0 <Task_TIME+0x60>)
 8003aca:	2201      	movs	r2, #1
 8003acc:	601a      	str	r2, [r3, #0]
			  xSemaphoreGive(COMM_xSem);
 8003ace:	4b06      	ldr	r3, [pc, #24]	; (8003ae8 <Task_TIME+0x58>)
 8003ad0:	6818      	ldr	r0, [r3, #0]
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	2100      	movs	r1, #0
 8003ad8:	f003 fa06 	bl	8006ee8 <xQueueGenericSend>
			  osDelay(2000);
 8003adc:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8003ae0:	f002 ff8e 	bl	8006a00 <osDelay>
	  {
 8003ae4:	e7d8      	b.n	8003a98 <Task_TIME+0x8>
 8003ae6:	bf00      	nop
 8003ae8:	2000142c 	.word	0x2000142c
 8003aec:	0800e9d0 	.word	0x0800e9d0
 8003af0:	20001418 	.word	0x20001418
 8003af4:	0800e9ec 	.word	0x0800e9ec
 8003af8:	0800ea00 	.word	0x0800ea00
 8003afc:	0800ea04 	.word	0x0800ea04

08003b00 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003b00:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003b38 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003b04:	480d      	ldr	r0, [pc, #52]	; (8003b3c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003b06:	490e      	ldr	r1, [pc, #56]	; (8003b40 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003b08:	4a0e      	ldr	r2, [pc, #56]	; (8003b44 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003b0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003b0c:	e002      	b.n	8003b14 <LoopCopyDataInit>

08003b0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003b0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003b10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003b12:	3304      	adds	r3, #4

08003b14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003b14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003b16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003b18:	d3f9      	bcc.n	8003b0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003b1a:	4a0b      	ldr	r2, [pc, #44]	; (8003b48 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003b1c:	4c0b      	ldr	r4, [pc, #44]	; (8003b4c <LoopFillZerobss+0x26>)
  movs r3, #0
 8003b1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003b20:	e001      	b.n	8003b26 <LoopFillZerobss>

08003b22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003b22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003b24:	3204      	adds	r2, #4

08003b26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003b26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003b28:	d3fb      	bcc.n	8003b22 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003b2a:	f7ff fe53 	bl	80037d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003b2e:	f006 f867 	bl	8009c00 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003b32:	f7ff f993 	bl	8002e5c <main>
  bx  lr    
 8003b36:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003b38:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003b3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003b40:	200001fc 	.word	0x200001fc
  ldr r2, =_sidata
 8003b44:	0800ef44 	.word	0x0800ef44
  ldr r2, =_sbss
 8003b48:	200001fc 	.word	0x200001fc
  ldr r4, =_ebss
 8003b4c:	20015ad4 	.word	0x20015ad4

08003b50 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003b50:	e7fe      	b.n	8003b50 <ADC_IRQHandler>
	...

08003b54 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003b58:	4b0e      	ldr	r3, [pc, #56]	; (8003b94 <HAL_Init+0x40>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a0d      	ldr	r2, [pc, #52]	; (8003b94 <HAL_Init+0x40>)
 8003b5e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003b62:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003b64:	4b0b      	ldr	r3, [pc, #44]	; (8003b94 <HAL_Init+0x40>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4a0a      	ldr	r2, [pc, #40]	; (8003b94 <HAL_Init+0x40>)
 8003b6a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003b6e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003b70:	4b08      	ldr	r3, [pc, #32]	; (8003b94 <HAL_Init+0x40>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4a07      	ldr	r2, [pc, #28]	; (8003b94 <HAL_Init+0x40>)
 8003b76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b7a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003b7c:	2003      	movs	r0, #3
 8003b7e:	f000 fcff 	bl	8004580 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003b82:	200f      	movs	r0, #15
 8003b84:	f000 f808 	bl	8003b98 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003b88:	f7ff fbb4 	bl	80032f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003b8c:	2300      	movs	r3, #0
}
 8003b8e:	4618      	mov	r0, r3
 8003b90:	bd80      	pop	{r7, pc}
 8003b92:	bf00      	nop
 8003b94:	40023c00 	.word	0x40023c00

08003b98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b082      	sub	sp, #8
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003ba0:	4b12      	ldr	r3, [pc, #72]	; (8003bec <HAL_InitTick+0x54>)
 8003ba2:	681a      	ldr	r2, [r3, #0]
 8003ba4:	4b12      	ldr	r3, [pc, #72]	; (8003bf0 <HAL_InitTick+0x58>)
 8003ba6:	781b      	ldrb	r3, [r3, #0]
 8003ba8:	4619      	mov	r1, r3
 8003baa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003bae:	fbb3 f3f1 	udiv	r3, r3, r1
 8003bb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	f000 fd1b 	bl	80045f2 <HAL_SYSTICK_Config>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d001      	beq.n	8003bc6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	e00e      	b.n	8003be4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2b0f      	cmp	r3, #15
 8003bca:	d80a      	bhi.n	8003be2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003bcc:	2200      	movs	r2, #0
 8003bce:	6879      	ldr	r1, [r7, #4]
 8003bd0:	f04f 30ff 	mov.w	r0, #4294967295
 8003bd4:	f000 fcdf 	bl	8004596 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003bd8:	4a06      	ldr	r2, [pc, #24]	; (8003bf4 <HAL_InitTick+0x5c>)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003bde:	2300      	movs	r3, #0
 8003be0:	e000      	b.n	8003be4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003be2:	2301      	movs	r3, #1
}
 8003be4:	4618      	mov	r0, r3
 8003be6:	3708      	adds	r7, #8
 8003be8:	46bd      	mov	sp, r7
 8003bea:	bd80      	pop	{r7, pc}
 8003bec:	20000018 	.word	0x20000018
 8003bf0:	20000020 	.word	0x20000020
 8003bf4:	2000001c 	.word	0x2000001c

08003bf8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003bfc:	4b06      	ldr	r3, [pc, #24]	; (8003c18 <HAL_IncTick+0x20>)
 8003bfe:	781b      	ldrb	r3, [r3, #0]
 8003c00:	461a      	mov	r2, r3
 8003c02:	4b06      	ldr	r3, [pc, #24]	; (8003c1c <HAL_IncTick+0x24>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4413      	add	r3, r2
 8003c08:	4a04      	ldr	r2, [pc, #16]	; (8003c1c <HAL_IncTick+0x24>)
 8003c0a:	6013      	str	r3, [r2, #0]
}
 8003c0c:	bf00      	nop
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c14:	4770      	bx	lr
 8003c16:	bf00      	nop
 8003c18:	20000020 	.word	0x20000020
 8003c1c:	20001430 	.word	0x20001430

08003c20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c20:	b480      	push	{r7}
 8003c22:	af00      	add	r7, sp, #0
  return uwTick;
 8003c24:	4b03      	ldr	r3, [pc, #12]	; (8003c34 <HAL_GetTick+0x14>)
 8003c26:	681b      	ldr	r3, [r3, #0]
}
 8003c28:	4618      	mov	r0, r3
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c30:	4770      	bx	lr
 8003c32:	bf00      	nop
 8003c34:	20001430 	.word	0x20001430

08003c38 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b084      	sub	sp, #16
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003c40:	2300      	movs	r3, #0
 8003c42:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d101      	bne.n	8003c4e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	e033      	b.n	8003cb6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d109      	bne.n	8003c6a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003c56:	6878      	ldr	r0, [r7, #4]
 8003c58:	f7ff fb78 	bl	800334c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2200      	movs	r2, #0
 8003c66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c6e:	f003 0310 	and.w	r3, r3, #16
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d118      	bne.n	8003ca8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c7a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003c7e:	f023 0302 	bic.w	r3, r3, #2
 8003c82:	f043 0202 	orr.w	r2, r3, #2
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003c8a:	6878      	ldr	r0, [r7, #4]
 8003c8c:	f000 fa96 	bl	80041bc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2200      	movs	r2, #0
 8003c94:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c9a:	f023 0303 	bic.w	r3, r3, #3
 8003c9e:	f043 0201 	orr.w	r2, r3, #1
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	641a      	str	r2, [r3, #64]	; 0x40
 8003ca6:	e001      	b.n	8003cac <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003ca8:	2301      	movs	r3, #1
 8003caa:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2200      	movs	r2, #0
 8003cb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003cb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	3710      	adds	r7, #16
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}
	...

08003cc0 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	b085      	sub	sp, #20
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8003cc8:	2300      	movs	r3, #0
 8003cca:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cd2:	2b01      	cmp	r3, #1
 8003cd4:	d101      	bne.n	8003cda <HAL_ADC_Start+0x1a>
 8003cd6:	2302      	movs	r3, #2
 8003cd8:	e097      	b.n	8003e0a <HAL_ADC_Start+0x14a>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2201      	movs	r2, #1
 8003cde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	689b      	ldr	r3, [r3, #8]
 8003ce8:	f003 0301 	and.w	r3, r3, #1
 8003cec:	2b01      	cmp	r3, #1
 8003cee:	d018      	beq.n	8003d22 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	689a      	ldr	r2, [r3, #8]
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f042 0201 	orr.w	r2, r2, #1
 8003cfe:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003d00:	4b45      	ldr	r3, [pc, #276]	; (8003e18 <HAL_ADC_Start+0x158>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	4a45      	ldr	r2, [pc, #276]	; (8003e1c <HAL_ADC_Start+0x15c>)
 8003d06:	fba2 2303 	umull	r2, r3, r2, r3
 8003d0a:	0c9a      	lsrs	r2, r3, #18
 8003d0c:	4613      	mov	r3, r2
 8003d0e:	005b      	lsls	r3, r3, #1
 8003d10:	4413      	add	r3, r2
 8003d12:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8003d14:	e002      	b.n	8003d1c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8003d16:	68bb      	ldr	r3, [r7, #8]
 8003d18:	3b01      	subs	r3, #1
 8003d1a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8003d1c:	68bb      	ldr	r3, [r7, #8]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d1f9      	bne.n	8003d16 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	689b      	ldr	r3, [r3, #8]
 8003d28:	f003 0301 	and.w	r3, r3, #1
 8003d2c:	2b01      	cmp	r3, #1
 8003d2e:	d15f      	bne.n	8003df0 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d34:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003d38:	f023 0301 	bic.w	r3, r3, #1
 8003d3c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d007      	beq.n	8003d62 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d56:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003d5a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d66:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d6e:	d106      	bne.n	8003d7e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d74:	f023 0206 	bic.w	r2, r3, #6
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	645a      	str	r2, [r3, #68]	; 0x44
 8003d7c:	e002      	b.n	8003d84 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2200      	movs	r2, #0
 8003d82:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2200      	movs	r2, #0
 8003d88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003d8c:	4b24      	ldr	r3, [pc, #144]	; (8003e20 <HAL_ADC_Start+0x160>)
 8003d8e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003d98:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	f003 031f 	and.w	r3, r3, #31
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d10f      	bne.n	8003dc6 <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d129      	bne.n	8003e08 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	689a      	ldr	r2, [r3, #8]
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003dc2:	609a      	str	r2, [r3, #8]
 8003dc4:	e020      	b.n	8003e08 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4a16      	ldr	r2, [pc, #88]	; (8003e24 <HAL_ADC_Start+0x164>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d11b      	bne.n	8003e08 <HAL_ADC_Start+0x148>
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	689b      	ldr	r3, [r3, #8]
 8003dd6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d114      	bne.n	8003e08 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	689a      	ldr	r2, [r3, #8]
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003dec:	609a      	str	r2, [r3, #8]
 8003dee:	e00b      	b.n	8003e08 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003df4:	f043 0210 	orr.w	r2, r3, #16
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e00:	f043 0201 	orr.w	r2, r3, #1
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003e08:	2300      	movs	r3, #0
}
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	3714      	adds	r7, #20
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e14:	4770      	bx	lr
 8003e16:	bf00      	nop
 8003e18:	20000018 	.word	0x20000018
 8003e1c:	431bde83 	.word	0x431bde83
 8003e20:	40012300 	.word	0x40012300
 8003e24:	40012000 	.word	0x40012000

08003e28 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b084      	sub	sp, #16
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
 8003e30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003e32:	2300      	movs	r3, #0
 8003e34:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	689b      	ldr	r3, [r3, #8]
 8003e3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e44:	d113      	bne.n	8003e6e <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	689b      	ldr	r3, [r3, #8]
 8003e4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003e50:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e54:	d10b      	bne.n	8003e6e <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e5a:	f043 0220 	orr.w	r2, r3, #32
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2200      	movs	r2, #0
 8003e66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	e063      	b.n	8003f36 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8003e6e:	f7ff fed7 	bl	8003c20 <HAL_GetTick>
 8003e72:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003e74:	e021      	b.n	8003eba <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e7c:	d01d      	beq.n	8003eba <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d007      	beq.n	8003e94 <HAL_ADC_PollForConversion+0x6c>
 8003e84:	f7ff fecc 	bl	8003c20 <HAL_GetTick>
 8003e88:	4602      	mov	r2, r0
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	1ad3      	subs	r3, r2, r3
 8003e8e:	683a      	ldr	r2, [r7, #0]
 8003e90:	429a      	cmp	r2, r3
 8003e92:	d212      	bcs.n	8003eba <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f003 0302 	and.w	r3, r3, #2
 8003e9e:	2b02      	cmp	r3, #2
 8003ea0:	d00b      	beq.n	8003eba <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ea6:	f043 0204 	orr.w	r2, r3, #4
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8003eb6:	2303      	movs	r3, #3
 8003eb8:	e03d      	b.n	8003f36 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f003 0302 	and.w	r3, r3, #2
 8003ec4:	2b02      	cmp	r3, #2
 8003ec6:	d1d6      	bne.n	8003e76 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f06f 0212 	mvn.w	r2, #18
 8003ed0:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ed6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	689b      	ldr	r3, [r3, #8]
 8003ee4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d123      	bne.n	8003f34 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d11f      	bne.n	8003f34 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003efa:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d006      	beq.n	8003f10 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	689b      	ldr	r3, [r3, #8]
 8003f08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d111      	bne.n	8003f34 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f14:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f20:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d105      	bne.n	8003f34 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f2c:	f043 0201 	orr.w	r2, r3, #1
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003f34:	2300      	movs	r3, #0
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	3710      	adds	r7, #16
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}

08003f3e <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8003f3e:	b480      	push	{r7}
 8003f40:	b083      	sub	sp, #12
 8003f42:	af00      	add	r7, sp, #0
 8003f44:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	370c      	adds	r7, #12
 8003f50:	46bd      	mov	sp, r7
 8003f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f56:	4770      	bx	lr

08003f58 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003f58:	b480      	push	{r7}
 8003f5a:	b085      	sub	sp, #20
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
 8003f60:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003f62:	2300      	movs	r3, #0
 8003f64:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f6c:	2b01      	cmp	r3, #1
 8003f6e:	d101      	bne.n	8003f74 <HAL_ADC_ConfigChannel+0x1c>
 8003f70:	2302      	movs	r3, #2
 8003f72:	e113      	b.n	800419c <HAL_ADC_ConfigChannel+0x244>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2201      	movs	r2, #1
 8003f78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	2b09      	cmp	r3, #9
 8003f82:	d925      	bls.n	8003fd0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	68d9      	ldr	r1, [r3, #12]
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	b29b      	uxth	r3, r3
 8003f90:	461a      	mov	r2, r3
 8003f92:	4613      	mov	r3, r2
 8003f94:	005b      	lsls	r3, r3, #1
 8003f96:	4413      	add	r3, r2
 8003f98:	3b1e      	subs	r3, #30
 8003f9a:	2207      	movs	r2, #7
 8003f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003fa0:	43da      	mvns	r2, r3
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	400a      	ands	r2, r1
 8003fa8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	68d9      	ldr	r1, [r3, #12]
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	689a      	ldr	r2, [r3, #8]
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	b29b      	uxth	r3, r3
 8003fba:	4618      	mov	r0, r3
 8003fbc:	4603      	mov	r3, r0
 8003fbe:	005b      	lsls	r3, r3, #1
 8003fc0:	4403      	add	r3, r0
 8003fc2:	3b1e      	subs	r3, #30
 8003fc4:	409a      	lsls	r2, r3
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	430a      	orrs	r2, r1
 8003fcc:	60da      	str	r2, [r3, #12]
 8003fce:	e022      	b.n	8004016 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	6919      	ldr	r1, [r3, #16]
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	b29b      	uxth	r3, r3
 8003fdc:	461a      	mov	r2, r3
 8003fde:	4613      	mov	r3, r2
 8003fe0:	005b      	lsls	r3, r3, #1
 8003fe2:	4413      	add	r3, r2
 8003fe4:	2207      	movs	r2, #7
 8003fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8003fea:	43da      	mvns	r2, r3
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	400a      	ands	r2, r1
 8003ff2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	6919      	ldr	r1, [r3, #16]
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	689a      	ldr	r2, [r3, #8]
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	b29b      	uxth	r3, r3
 8004004:	4618      	mov	r0, r3
 8004006:	4603      	mov	r3, r0
 8004008:	005b      	lsls	r3, r3, #1
 800400a:	4403      	add	r3, r0
 800400c:	409a      	lsls	r2, r3
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	430a      	orrs	r2, r1
 8004014:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	685b      	ldr	r3, [r3, #4]
 800401a:	2b06      	cmp	r3, #6
 800401c:	d824      	bhi.n	8004068 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	685a      	ldr	r2, [r3, #4]
 8004028:	4613      	mov	r3, r2
 800402a:	009b      	lsls	r3, r3, #2
 800402c:	4413      	add	r3, r2
 800402e:	3b05      	subs	r3, #5
 8004030:	221f      	movs	r2, #31
 8004032:	fa02 f303 	lsl.w	r3, r2, r3
 8004036:	43da      	mvns	r2, r3
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	400a      	ands	r2, r1
 800403e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	b29b      	uxth	r3, r3
 800404c:	4618      	mov	r0, r3
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	685a      	ldr	r2, [r3, #4]
 8004052:	4613      	mov	r3, r2
 8004054:	009b      	lsls	r3, r3, #2
 8004056:	4413      	add	r3, r2
 8004058:	3b05      	subs	r3, #5
 800405a:	fa00 f203 	lsl.w	r2, r0, r3
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	430a      	orrs	r2, r1
 8004064:	635a      	str	r2, [r3, #52]	; 0x34
 8004066:	e04c      	b.n	8004102 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	2b0c      	cmp	r3, #12
 800406e:	d824      	bhi.n	80040ba <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	685a      	ldr	r2, [r3, #4]
 800407a:	4613      	mov	r3, r2
 800407c:	009b      	lsls	r3, r3, #2
 800407e:	4413      	add	r3, r2
 8004080:	3b23      	subs	r3, #35	; 0x23
 8004082:	221f      	movs	r2, #31
 8004084:	fa02 f303 	lsl.w	r3, r2, r3
 8004088:	43da      	mvns	r2, r3
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	400a      	ands	r2, r1
 8004090:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	b29b      	uxth	r3, r3
 800409e:	4618      	mov	r0, r3
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	685a      	ldr	r2, [r3, #4]
 80040a4:	4613      	mov	r3, r2
 80040a6:	009b      	lsls	r3, r3, #2
 80040a8:	4413      	add	r3, r2
 80040aa:	3b23      	subs	r3, #35	; 0x23
 80040ac:	fa00 f203 	lsl.w	r2, r0, r3
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	430a      	orrs	r2, r1
 80040b6:	631a      	str	r2, [r3, #48]	; 0x30
 80040b8:	e023      	b.n	8004102 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	685a      	ldr	r2, [r3, #4]
 80040c4:	4613      	mov	r3, r2
 80040c6:	009b      	lsls	r3, r3, #2
 80040c8:	4413      	add	r3, r2
 80040ca:	3b41      	subs	r3, #65	; 0x41
 80040cc:	221f      	movs	r2, #31
 80040ce:	fa02 f303 	lsl.w	r3, r2, r3
 80040d2:	43da      	mvns	r2, r3
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	400a      	ands	r2, r1
 80040da:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	b29b      	uxth	r3, r3
 80040e8:	4618      	mov	r0, r3
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	685a      	ldr	r2, [r3, #4]
 80040ee:	4613      	mov	r3, r2
 80040f0:	009b      	lsls	r3, r3, #2
 80040f2:	4413      	add	r3, r2
 80040f4:	3b41      	subs	r3, #65	; 0x41
 80040f6:	fa00 f203 	lsl.w	r2, r0, r3
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	430a      	orrs	r2, r1
 8004100:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004102:	4b29      	ldr	r3, [pc, #164]	; (80041a8 <HAL_ADC_ConfigChannel+0x250>)
 8004104:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4a28      	ldr	r2, [pc, #160]	; (80041ac <HAL_ADC_ConfigChannel+0x254>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d10f      	bne.n	8004130 <HAL_ADC_ConfigChannel+0x1d8>
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	2b12      	cmp	r3, #18
 8004116:	d10b      	bne.n	8004130 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4a1d      	ldr	r2, [pc, #116]	; (80041ac <HAL_ADC_ConfigChannel+0x254>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d12b      	bne.n	8004192 <HAL_ADC_ConfigChannel+0x23a>
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	4a1c      	ldr	r2, [pc, #112]	; (80041b0 <HAL_ADC_ConfigChannel+0x258>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d003      	beq.n	800414c <HAL_ADC_ConfigChannel+0x1f4>
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	2b11      	cmp	r3, #17
 800414a:	d122      	bne.n	8004192 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4a11      	ldr	r2, [pc, #68]	; (80041b0 <HAL_ADC_ConfigChannel+0x258>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d111      	bne.n	8004192 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800416e:	4b11      	ldr	r3, [pc, #68]	; (80041b4 <HAL_ADC_ConfigChannel+0x25c>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4a11      	ldr	r2, [pc, #68]	; (80041b8 <HAL_ADC_ConfigChannel+0x260>)
 8004174:	fba2 2303 	umull	r2, r3, r2, r3
 8004178:	0c9a      	lsrs	r2, r3, #18
 800417a:	4613      	mov	r3, r2
 800417c:	009b      	lsls	r3, r3, #2
 800417e:	4413      	add	r3, r2
 8004180:	005b      	lsls	r3, r3, #1
 8004182:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004184:	e002      	b.n	800418c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8004186:	68bb      	ldr	r3, [r7, #8]
 8004188:	3b01      	subs	r3, #1
 800418a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800418c:	68bb      	ldr	r3, [r7, #8]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d1f9      	bne.n	8004186 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2200      	movs	r2, #0
 8004196:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800419a:	2300      	movs	r3, #0
}
 800419c:	4618      	mov	r0, r3
 800419e:	3714      	adds	r7, #20
 80041a0:	46bd      	mov	sp, r7
 80041a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a6:	4770      	bx	lr
 80041a8:	40012300 	.word	0x40012300
 80041ac:	40012000 	.word	0x40012000
 80041b0:	10000012 	.word	0x10000012
 80041b4:	20000018 	.word	0x20000018
 80041b8:	431bde83 	.word	0x431bde83

080041bc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80041bc:	b480      	push	{r7}
 80041be:	b085      	sub	sp, #20
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80041c4:	4b79      	ldr	r3, [pc, #484]	; (80043ac <ADC_Init+0x1f0>)
 80041c6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	685b      	ldr	r3, [r3, #4]
 80041cc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	685a      	ldr	r2, [r3, #4]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	685b      	ldr	r3, [r3, #4]
 80041dc:	431a      	orrs	r2, r3
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	685a      	ldr	r2, [r3, #4]
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80041f0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	6859      	ldr	r1, [r3, #4]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	691b      	ldr	r3, [r3, #16]
 80041fc:	021a      	lsls	r2, r3, #8
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	430a      	orrs	r2, r1
 8004204:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	685a      	ldr	r2, [r3, #4]
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004214:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	6859      	ldr	r1, [r3, #4]
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	689a      	ldr	r2, [r3, #8]
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	430a      	orrs	r2, r1
 8004226:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	689a      	ldr	r2, [r3, #8]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004236:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	6899      	ldr	r1, [r3, #8]
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	68da      	ldr	r2, [r3, #12]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	430a      	orrs	r2, r1
 8004248:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800424e:	4a58      	ldr	r2, [pc, #352]	; (80043b0 <ADC_Init+0x1f4>)
 8004250:	4293      	cmp	r3, r2
 8004252:	d022      	beq.n	800429a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	689a      	ldr	r2, [r3, #8]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004262:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	6899      	ldr	r1, [r3, #8]
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	430a      	orrs	r2, r1
 8004274:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	689a      	ldr	r2, [r3, #8]
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004284:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	6899      	ldr	r1, [r3, #8]
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	430a      	orrs	r2, r1
 8004296:	609a      	str	r2, [r3, #8]
 8004298:	e00f      	b.n	80042ba <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	689a      	ldr	r2, [r3, #8]
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80042a8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	689a      	ldr	r2, [r3, #8]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80042b8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	689a      	ldr	r2, [r3, #8]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f022 0202 	bic.w	r2, r2, #2
 80042c8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	6899      	ldr	r1, [r3, #8]
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	7e1b      	ldrb	r3, [r3, #24]
 80042d4:	005a      	lsls	r2, r3, #1
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	430a      	orrs	r2, r1
 80042dc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d01b      	beq.n	8004320 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	685a      	ldr	r2, [r3, #4]
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80042f6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	685a      	ldr	r2, [r3, #4]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004306:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	6859      	ldr	r1, [r3, #4]
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004312:	3b01      	subs	r3, #1
 8004314:	035a      	lsls	r2, r3, #13
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	430a      	orrs	r2, r1
 800431c:	605a      	str	r2, [r3, #4]
 800431e:	e007      	b.n	8004330 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	685a      	ldr	r2, [r3, #4]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800432e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800433e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	69db      	ldr	r3, [r3, #28]
 800434a:	3b01      	subs	r3, #1
 800434c:	051a      	lsls	r2, r3, #20
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	430a      	orrs	r2, r1
 8004354:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	689a      	ldr	r2, [r3, #8]
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004364:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	6899      	ldr	r1, [r3, #8]
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004372:	025a      	lsls	r2, r3, #9
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	430a      	orrs	r2, r1
 800437a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	689a      	ldr	r2, [r3, #8]
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800438a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	6899      	ldr	r1, [r3, #8]
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	695b      	ldr	r3, [r3, #20]
 8004396:	029a      	lsls	r2, r3, #10
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	430a      	orrs	r2, r1
 800439e:	609a      	str	r2, [r3, #8]
}
 80043a0:	bf00      	nop
 80043a2:	3714      	adds	r7, #20
 80043a4:	46bd      	mov	sp, r7
 80043a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043aa:	4770      	bx	lr
 80043ac:	40012300 	.word	0x40012300
 80043b0:	0f000001 	.word	0x0f000001

080043b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80043b4:	b480      	push	{r7}
 80043b6:	b085      	sub	sp, #20
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	f003 0307 	and.w	r3, r3, #7
 80043c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80043c4:	4b0c      	ldr	r3, [pc, #48]	; (80043f8 <__NVIC_SetPriorityGrouping+0x44>)
 80043c6:	68db      	ldr	r3, [r3, #12]
 80043c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80043ca:	68ba      	ldr	r2, [r7, #8]
 80043cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80043d0:	4013      	ands	r3, r2
 80043d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80043dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80043e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80043e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80043e6:	4a04      	ldr	r2, [pc, #16]	; (80043f8 <__NVIC_SetPriorityGrouping+0x44>)
 80043e8:	68bb      	ldr	r3, [r7, #8]
 80043ea:	60d3      	str	r3, [r2, #12]
}
 80043ec:	bf00      	nop
 80043ee:	3714      	adds	r7, #20
 80043f0:	46bd      	mov	sp, r7
 80043f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f6:	4770      	bx	lr
 80043f8:	e000ed00 	.word	0xe000ed00

080043fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80043fc:	b480      	push	{r7}
 80043fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004400:	4b04      	ldr	r3, [pc, #16]	; (8004414 <__NVIC_GetPriorityGrouping+0x18>)
 8004402:	68db      	ldr	r3, [r3, #12]
 8004404:	0a1b      	lsrs	r3, r3, #8
 8004406:	f003 0307 	and.w	r3, r3, #7
}
 800440a:	4618      	mov	r0, r3
 800440c:	46bd      	mov	sp, r7
 800440e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004412:	4770      	bx	lr
 8004414:	e000ed00 	.word	0xe000ed00

08004418 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004418:	b480      	push	{r7}
 800441a:	b083      	sub	sp, #12
 800441c:	af00      	add	r7, sp, #0
 800441e:	4603      	mov	r3, r0
 8004420:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004422:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004426:	2b00      	cmp	r3, #0
 8004428:	db0b      	blt.n	8004442 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800442a:	79fb      	ldrb	r3, [r7, #7]
 800442c:	f003 021f 	and.w	r2, r3, #31
 8004430:	4907      	ldr	r1, [pc, #28]	; (8004450 <__NVIC_EnableIRQ+0x38>)
 8004432:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004436:	095b      	lsrs	r3, r3, #5
 8004438:	2001      	movs	r0, #1
 800443a:	fa00 f202 	lsl.w	r2, r0, r2
 800443e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004442:	bf00      	nop
 8004444:	370c      	adds	r7, #12
 8004446:	46bd      	mov	sp, r7
 8004448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444c:	4770      	bx	lr
 800444e:	bf00      	nop
 8004450:	e000e100 	.word	0xe000e100

08004454 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004454:	b480      	push	{r7}
 8004456:	b083      	sub	sp, #12
 8004458:	af00      	add	r7, sp, #0
 800445a:	4603      	mov	r3, r0
 800445c:	6039      	str	r1, [r7, #0]
 800445e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004460:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004464:	2b00      	cmp	r3, #0
 8004466:	db0a      	blt.n	800447e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	b2da      	uxtb	r2, r3
 800446c:	490c      	ldr	r1, [pc, #48]	; (80044a0 <__NVIC_SetPriority+0x4c>)
 800446e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004472:	0112      	lsls	r2, r2, #4
 8004474:	b2d2      	uxtb	r2, r2
 8004476:	440b      	add	r3, r1
 8004478:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800447c:	e00a      	b.n	8004494 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	b2da      	uxtb	r2, r3
 8004482:	4908      	ldr	r1, [pc, #32]	; (80044a4 <__NVIC_SetPriority+0x50>)
 8004484:	79fb      	ldrb	r3, [r7, #7]
 8004486:	f003 030f 	and.w	r3, r3, #15
 800448a:	3b04      	subs	r3, #4
 800448c:	0112      	lsls	r2, r2, #4
 800448e:	b2d2      	uxtb	r2, r2
 8004490:	440b      	add	r3, r1
 8004492:	761a      	strb	r2, [r3, #24]
}
 8004494:	bf00      	nop
 8004496:	370c      	adds	r7, #12
 8004498:	46bd      	mov	sp, r7
 800449a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449e:	4770      	bx	lr
 80044a0:	e000e100 	.word	0xe000e100
 80044a4:	e000ed00 	.word	0xe000ed00

080044a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80044a8:	b480      	push	{r7}
 80044aa:	b089      	sub	sp, #36	; 0x24
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	60f8      	str	r0, [r7, #12]
 80044b0:	60b9      	str	r1, [r7, #8]
 80044b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	f003 0307 	and.w	r3, r3, #7
 80044ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80044bc:	69fb      	ldr	r3, [r7, #28]
 80044be:	f1c3 0307 	rsb	r3, r3, #7
 80044c2:	2b04      	cmp	r3, #4
 80044c4:	bf28      	it	cs
 80044c6:	2304      	movcs	r3, #4
 80044c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80044ca:	69fb      	ldr	r3, [r7, #28]
 80044cc:	3304      	adds	r3, #4
 80044ce:	2b06      	cmp	r3, #6
 80044d0:	d902      	bls.n	80044d8 <NVIC_EncodePriority+0x30>
 80044d2:	69fb      	ldr	r3, [r7, #28]
 80044d4:	3b03      	subs	r3, #3
 80044d6:	e000      	b.n	80044da <NVIC_EncodePriority+0x32>
 80044d8:	2300      	movs	r3, #0
 80044da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80044dc:	f04f 32ff 	mov.w	r2, #4294967295
 80044e0:	69bb      	ldr	r3, [r7, #24]
 80044e2:	fa02 f303 	lsl.w	r3, r2, r3
 80044e6:	43da      	mvns	r2, r3
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	401a      	ands	r2, r3
 80044ec:	697b      	ldr	r3, [r7, #20]
 80044ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80044f0:	f04f 31ff 	mov.w	r1, #4294967295
 80044f4:	697b      	ldr	r3, [r7, #20]
 80044f6:	fa01 f303 	lsl.w	r3, r1, r3
 80044fa:	43d9      	mvns	r1, r3
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004500:	4313      	orrs	r3, r2
         );
}
 8004502:	4618      	mov	r0, r3
 8004504:	3724      	adds	r7, #36	; 0x24
 8004506:	46bd      	mov	sp, r7
 8004508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450c:	4770      	bx	lr
	...

08004510 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8004510:	b480      	push	{r7}
 8004512:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004514:	f3bf 8f4f 	dsb	sy
}
 8004518:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800451a:	4b06      	ldr	r3, [pc, #24]	; (8004534 <__NVIC_SystemReset+0x24>)
 800451c:	68db      	ldr	r3, [r3, #12]
 800451e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8004522:	4904      	ldr	r1, [pc, #16]	; (8004534 <__NVIC_SystemReset+0x24>)
 8004524:	4b04      	ldr	r3, [pc, #16]	; (8004538 <__NVIC_SystemReset+0x28>)
 8004526:	4313      	orrs	r3, r2
 8004528:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800452a:	f3bf 8f4f 	dsb	sy
}
 800452e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8004530:	bf00      	nop
 8004532:	e7fd      	b.n	8004530 <__NVIC_SystemReset+0x20>
 8004534:	e000ed00 	.word	0xe000ed00
 8004538:	05fa0004 	.word	0x05fa0004

0800453c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800453c:	b580      	push	{r7, lr}
 800453e:	b082      	sub	sp, #8
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	3b01      	subs	r3, #1
 8004548:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800454c:	d301      	bcc.n	8004552 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800454e:	2301      	movs	r3, #1
 8004550:	e00f      	b.n	8004572 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004552:	4a0a      	ldr	r2, [pc, #40]	; (800457c <SysTick_Config+0x40>)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	3b01      	subs	r3, #1
 8004558:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800455a:	210f      	movs	r1, #15
 800455c:	f04f 30ff 	mov.w	r0, #4294967295
 8004560:	f7ff ff78 	bl	8004454 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004564:	4b05      	ldr	r3, [pc, #20]	; (800457c <SysTick_Config+0x40>)
 8004566:	2200      	movs	r2, #0
 8004568:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800456a:	4b04      	ldr	r3, [pc, #16]	; (800457c <SysTick_Config+0x40>)
 800456c:	2207      	movs	r2, #7
 800456e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004570:	2300      	movs	r3, #0
}
 8004572:	4618      	mov	r0, r3
 8004574:	3708      	adds	r7, #8
 8004576:	46bd      	mov	sp, r7
 8004578:	bd80      	pop	{r7, pc}
 800457a:	bf00      	nop
 800457c:	e000e010 	.word	0xe000e010

08004580 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b082      	sub	sp, #8
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004588:	6878      	ldr	r0, [r7, #4]
 800458a:	f7ff ff13 	bl	80043b4 <__NVIC_SetPriorityGrouping>
}
 800458e:	bf00      	nop
 8004590:	3708      	adds	r7, #8
 8004592:	46bd      	mov	sp, r7
 8004594:	bd80      	pop	{r7, pc}

08004596 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004596:	b580      	push	{r7, lr}
 8004598:	b086      	sub	sp, #24
 800459a:	af00      	add	r7, sp, #0
 800459c:	4603      	mov	r3, r0
 800459e:	60b9      	str	r1, [r7, #8]
 80045a0:	607a      	str	r2, [r7, #4]
 80045a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80045a4:	2300      	movs	r3, #0
 80045a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80045a8:	f7ff ff28 	bl	80043fc <__NVIC_GetPriorityGrouping>
 80045ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80045ae:	687a      	ldr	r2, [r7, #4]
 80045b0:	68b9      	ldr	r1, [r7, #8]
 80045b2:	6978      	ldr	r0, [r7, #20]
 80045b4:	f7ff ff78 	bl	80044a8 <NVIC_EncodePriority>
 80045b8:	4602      	mov	r2, r0
 80045ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80045be:	4611      	mov	r1, r2
 80045c0:	4618      	mov	r0, r3
 80045c2:	f7ff ff47 	bl	8004454 <__NVIC_SetPriority>
}
 80045c6:	bf00      	nop
 80045c8:	3718      	adds	r7, #24
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bd80      	pop	{r7, pc}

080045ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80045ce:	b580      	push	{r7, lr}
 80045d0:	b082      	sub	sp, #8
 80045d2:	af00      	add	r7, sp, #0
 80045d4:	4603      	mov	r3, r0
 80045d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80045d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045dc:	4618      	mov	r0, r3
 80045de:	f7ff ff1b 	bl	8004418 <__NVIC_EnableIRQ>
}
 80045e2:	bf00      	nop
 80045e4:	3708      	adds	r7, #8
 80045e6:	46bd      	mov	sp, r7
 80045e8:	bd80      	pop	{r7, pc}

080045ea <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 80045ea:	b580      	push	{r7, lr}
 80045ec:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 80045ee:	f7ff ff8f 	bl	8004510 <__NVIC_SystemReset>

080045f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80045f2:	b580      	push	{r7, lr}
 80045f4:	b082      	sub	sp, #8
 80045f6:	af00      	add	r7, sp, #0
 80045f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80045fa:	6878      	ldr	r0, [r7, #4]
 80045fc:	f7ff ff9e 	bl	800453c <SysTick_Config>
 8004600:	4603      	mov	r3, r0
}
 8004602:	4618      	mov	r0, r3
 8004604:	3708      	adds	r7, #8
 8004606:	46bd      	mov	sp, r7
 8004608:	bd80      	pop	{r7, pc}
	...

0800460c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b086      	sub	sp, #24
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004614:	2300      	movs	r3, #0
 8004616:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004618:	f7ff fb02 	bl	8003c20 <HAL_GetTick>
 800461c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d101      	bne.n	8004628 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004624:	2301      	movs	r3, #1
 8004626:	e099      	b.n	800475c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2202      	movs	r2, #2
 800462c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2200      	movs	r2, #0
 8004634:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	681a      	ldr	r2, [r3, #0]
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f022 0201 	bic.w	r2, r2, #1
 8004646:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004648:	e00f      	b.n	800466a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800464a:	f7ff fae9 	bl	8003c20 <HAL_GetTick>
 800464e:	4602      	mov	r2, r0
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	1ad3      	subs	r3, r2, r3
 8004654:	2b05      	cmp	r3, #5
 8004656:	d908      	bls.n	800466a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2220      	movs	r2, #32
 800465c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2203      	movs	r2, #3
 8004662:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004666:	2303      	movs	r3, #3
 8004668:	e078      	b.n	800475c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f003 0301 	and.w	r3, r3, #1
 8004674:	2b00      	cmp	r3, #0
 8004676:	d1e8      	bne.n	800464a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004680:	697a      	ldr	r2, [r7, #20]
 8004682:	4b38      	ldr	r3, [pc, #224]	; (8004764 <HAL_DMA_Init+0x158>)
 8004684:	4013      	ands	r3, r2
 8004686:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	685a      	ldr	r2, [r3, #4]
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	689b      	ldr	r3, [r3, #8]
 8004690:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004696:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	691b      	ldr	r3, [r3, #16]
 800469c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80046a2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	699b      	ldr	r3, [r3, #24]
 80046a8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80046ae:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6a1b      	ldr	r3, [r3, #32]
 80046b4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80046b6:	697a      	ldr	r2, [r7, #20]
 80046b8:	4313      	orrs	r3, r2
 80046ba:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046c0:	2b04      	cmp	r3, #4
 80046c2:	d107      	bne.n	80046d4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046cc:	4313      	orrs	r3, r2
 80046ce:	697a      	ldr	r2, [r7, #20]
 80046d0:	4313      	orrs	r3, r2
 80046d2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	697a      	ldr	r2, [r7, #20]
 80046da:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	695b      	ldr	r3, [r3, #20]
 80046e2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	f023 0307 	bic.w	r3, r3, #7
 80046ea:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046f0:	697a      	ldr	r2, [r7, #20]
 80046f2:	4313      	orrs	r3, r2
 80046f4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046fa:	2b04      	cmp	r3, #4
 80046fc:	d117      	bne.n	800472e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004702:	697a      	ldr	r2, [r7, #20]
 8004704:	4313      	orrs	r3, r2
 8004706:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800470c:	2b00      	cmp	r3, #0
 800470e:	d00e      	beq.n	800472e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004710:	6878      	ldr	r0, [r7, #4]
 8004712:	f000 fadf 	bl	8004cd4 <DMA_CheckFifoParam>
 8004716:	4603      	mov	r3, r0
 8004718:	2b00      	cmp	r3, #0
 800471a:	d008      	beq.n	800472e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2240      	movs	r2, #64	; 0x40
 8004720:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	2201      	movs	r2, #1
 8004726:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800472a:	2301      	movs	r3, #1
 800472c:	e016      	b.n	800475c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	697a      	ldr	r2, [r7, #20]
 8004734:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004736:	6878      	ldr	r0, [r7, #4]
 8004738:	f000 fa96 	bl	8004c68 <DMA_CalcBaseAndBitshift>
 800473c:	4603      	mov	r3, r0
 800473e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004744:	223f      	movs	r2, #63	; 0x3f
 8004746:	409a      	lsls	r2, r3
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2200      	movs	r2, #0
 8004750:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2201      	movs	r2, #1
 8004756:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800475a:	2300      	movs	r3, #0
}
 800475c:	4618      	mov	r0, r3
 800475e:	3718      	adds	r7, #24
 8004760:	46bd      	mov	sp, r7
 8004762:	bd80      	pop	{r7, pc}
 8004764:	f010803f 	.word	0xf010803f

08004768 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b086      	sub	sp, #24
 800476c:	af00      	add	r7, sp, #0
 800476e:	60f8      	str	r0, [r7, #12]
 8004770:	60b9      	str	r1, [r7, #8]
 8004772:	607a      	str	r2, [r7, #4]
 8004774:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004776:	2300      	movs	r3, #0
 8004778:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800477e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004786:	2b01      	cmp	r3, #1
 8004788:	d101      	bne.n	800478e <HAL_DMA_Start_IT+0x26>
 800478a:	2302      	movs	r3, #2
 800478c:	e040      	b.n	8004810 <HAL_DMA_Start_IT+0xa8>
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	2201      	movs	r2, #1
 8004792:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800479c:	b2db      	uxtb	r3, r3
 800479e:	2b01      	cmp	r3, #1
 80047a0:	d12f      	bne.n	8004802 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	2202      	movs	r2, #2
 80047a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	2200      	movs	r2, #0
 80047ae:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	687a      	ldr	r2, [r7, #4]
 80047b4:	68b9      	ldr	r1, [r7, #8]
 80047b6:	68f8      	ldr	r0, [r7, #12]
 80047b8:	f000 fa28 	bl	8004c0c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047c0:	223f      	movs	r2, #63	; 0x3f
 80047c2:	409a      	lsls	r2, r3
 80047c4:	693b      	ldr	r3, [r7, #16]
 80047c6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	681a      	ldr	r2, [r3, #0]
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f042 0216 	orr.w	r2, r2, #22
 80047d6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d007      	beq.n	80047f0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	681a      	ldr	r2, [r3, #0]
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f042 0208 	orr.w	r2, r2, #8
 80047ee:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	681a      	ldr	r2, [r3, #0]
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f042 0201 	orr.w	r2, r2, #1
 80047fe:	601a      	str	r2, [r3, #0]
 8004800:	e005      	b.n	800480e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	2200      	movs	r2, #0
 8004806:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800480a:	2302      	movs	r3, #2
 800480c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800480e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004810:	4618      	mov	r0, r3
 8004812:	3718      	adds	r7, #24
 8004814:	46bd      	mov	sp, r7
 8004816:	bd80      	pop	{r7, pc}

08004818 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004818:	b580      	push	{r7, lr}
 800481a:	b084      	sub	sp, #16
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004824:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004826:	f7ff f9fb 	bl	8003c20 <HAL_GetTick>
 800482a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004832:	b2db      	uxtb	r3, r3
 8004834:	2b02      	cmp	r3, #2
 8004836:	d008      	beq.n	800484a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2280      	movs	r2, #128	; 0x80
 800483c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2200      	movs	r2, #0
 8004842:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004846:	2301      	movs	r3, #1
 8004848:	e052      	b.n	80048f0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	681a      	ldr	r2, [r3, #0]
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f022 0216 	bic.w	r2, r2, #22
 8004858:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	695a      	ldr	r2, [r3, #20]
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004868:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800486e:	2b00      	cmp	r3, #0
 8004870:	d103      	bne.n	800487a <HAL_DMA_Abort+0x62>
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004876:	2b00      	cmp	r3, #0
 8004878:	d007      	beq.n	800488a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	681a      	ldr	r2, [r3, #0]
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f022 0208 	bic.w	r2, r2, #8
 8004888:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	681a      	ldr	r2, [r3, #0]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f022 0201 	bic.w	r2, r2, #1
 8004898:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800489a:	e013      	b.n	80048c4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800489c:	f7ff f9c0 	bl	8003c20 <HAL_GetTick>
 80048a0:	4602      	mov	r2, r0
 80048a2:	68bb      	ldr	r3, [r7, #8]
 80048a4:	1ad3      	subs	r3, r2, r3
 80048a6:	2b05      	cmp	r3, #5
 80048a8:	d90c      	bls.n	80048c4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2220      	movs	r2, #32
 80048ae:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2203      	movs	r2, #3
 80048b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2200      	movs	r2, #0
 80048bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80048c0:	2303      	movs	r3, #3
 80048c2:	e015      	b.n	80048f0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f003 0301 	and.w	r3, r3, #1
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d1e4      	bne.n	800489c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048d6:	223f      	movs	r2, #63	; 0x3f
 80048d8:	409a      	lsls	r2, r3
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2201      	movs	r2, #1
 80048e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2200      	movs	r2, #0
 80048ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80048ee:	2300      	movs	r3, #0
}
 80048f0:	4618      	mov	r0, r3
 80048f2:	3710      	adds	r7, #16
 80048f4:	46bd      	mov	sp, r7
 80048f6:	bd80      	pop	{r7, pc}

080048f8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b086      	sub	sp, #24
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004900:	2300      	movs	r3, #0
 8004902:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004904:	4b8e      	ldr	r3, [pc, #568]	; (8004b40 <HAL_DMA_IRQHandler+0x248>)
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4a8e      	ldr	r2, [pc, #568]	; (8004b44 <HAL_DMA_IRQHandler+0x24c>)
 800490a:	fba2 2303 	umull	r2, r3, r2, r3
 800490e:	0a9b      	lsrs	r3, r3, #10
 8004910:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004916:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004918:	693b      	ldr	r3, [r7, #16]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004922:	2208      	movs	r2, #8
 8004924:	409a      	lsls	r2, r3
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	4013      	ands	r3, r2
 800492a:	2b00      	cmp	r3, #0
 800492c:	d01a      	beq.n	8004964 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f003 0304 	and.w	r3, r3, #4
 8004938:	2b00      	cmp	r3, #0
 800493a:	d013      	beq.n	8004964 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	681a      	ldr	r2, [r3, #0]
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f022 0204 	bic.w	r2, r2, #4
 800494a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004950:	2208      	movs	r2, #8
 8004952:	409a      	lsls	r2, r3
 8004954:	693b      	ldr	r3, [r7, #16]
 8004956:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800495c:	f043 0201 	orr.w	r2, r3, #1
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004968:	2201      	movs	r2, #1
 800496a:	409a      	lsls	r2, r3
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	4013      	ands	r3, r2
 8004970:	2b00      	cmp	r3, #0
 8004972:	d012      	beq.n	800499a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	695b      	ldr	r3, [r3, #20]
 800497a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800497e:	2b00      	cmp	r3, #0
 8004980:	d00b      	beq.n	800499a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004986:	2201      	movs	r2, #1
 8004988:	409a      	lsls	r2, r3
 800498a:	693b      	ldr	r3, [r7, #16]
 800498c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004992:	f043 0202 	orr.w	r2, r3, #2
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800499e:	2204      	movs	r2, #4
 80049a0:	409a      	lsls	r2, r3
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	4013      	ands	r3, r2
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d012      	beq.n	80049d0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f003 0302 	and.w	r3, r3, #2
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d00b      	beq.n	80049d0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049bc:	2204      	movs	r2, #4
 80049be:	409a      	lsls	r2, r3
 80049c0:	693b      	ldr	r3, [r7, #16]
 80049c2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049c8:	f043 0204 	orr.w	r2, r3, #4
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049d4:	2210      	movs	r2, #16
 80049d6:	409a      	lsls	r2, r3
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	4013      	ands	r3, r2
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d043      	beq.n	8004a68 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f003 0308 	and.w	r3, r3, #8
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d03c      	beq.n	8004a68 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049f2:	2210      	movs	r2, #16
 80049f4:	409a      	lsls	r2, r3
 80049f6:	693b      	ldr	r3, [r7, #16]
 80049f8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d018      	beq.n	8004a3a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d108      	bne.n	8004a28 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d024      	beq.n	8004a68 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a22:	6878      	ldr	r0, [r7, #4]
 8004a24:	4798      	blx	r3
 8004a26:	e01f      	b.n	8004a68 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d01b      	beq.n	8004a68 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a34:	6878      	ldr	r0, [r7, #4]
 8004a36:	4798      	blx	r3
 8004a38:	e016      	b.n	8004a68 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d107      	bne.n	8004a58 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	681a      	ldr	r2, [r3, #0]
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f022 0208 	bic.w	r2, r2, #8
 8004a56:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d003      	beq.n	8004a68 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a64:	6878      	ldr	r0, [r7, #4]
 8004a66:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a6c:	2220      	movs	r2, #32
 8004a6e:	409a      	lsls	r2, r3
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	4013      	ands	r3, r2
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	f000 808f 	beq.w	8004b98 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f003 0310 	and.w	r3, r3, #16
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	f000 8087 	beq.w	8004b98 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a8e:	2220      	movs	r2, #32
 8004a90:	409a      	lsls	r2, r3
 8004a92:	693b      	ldr	r3, [r7, #16]
 8004a94:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004a9c:	b2db      	uxtb	r3, r3
 8004a9e:	2b05      	cmp	r3, #5
 8004aa0:	d136      	bne.n	8004b10 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f022 0216 	bic.w	r2, r2, #22
 8004ab0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	695a      	ldr	r2, [r3, #20]
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004ac0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d103      	bne.n	8004ad2 <HAL_DMA_IRQHandler+0x1da>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d007      	beq.n	8004ae2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	681a      	ldr	r2, [r3, #0]
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f022 0208 	bic.w	r2, r2, #8
 8004ae0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ae6:	223f      	movs	r2, #63	; 0x3f
 8004ae8:	409a      	lsls	r2, r3
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2201      	movs	r2, #1
 8004af2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2200      	movs	r2, #0
 8004afa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d07e      	beq.n	8004c04 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b0a:	6878      	ldr	r0, [r7, #4]
 8004b0c:	4798      	blx	r3
        }
        return;
 8004b0e:	e079      	b.n	8004c04 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d01d      	beq.n	8004b5a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d10d      	bne.n	8004b48 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d031      	beq.n	8004b98 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b38:	6878      	ldr	r0, [r7, #4]
 8004b3a:	4798      	blx	r3
 8004b3c:	e02c      	b.n	8004b98 <HAL_DMA_IRQHandler+0x2a0>
 8004b3e:	bf00      	nop
 8004b40:	20000018 	.word	0x20000018
 8004b44:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d023      	beq.n	8004b98 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b54:	6878      	ldr	r0, [r7, #4]
 8004b56:	4798      	blx	r3
 8004b58:	e01e      	b.n	8004b98 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d10f      	bne.n	8004b88 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	681a      	ldr	r2, [r3, #0]
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f022 0210 	bic.w	r2, r2, #16
 8004b76:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2201      	movs	r2, #1
 8004b7c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2200      	movs	r2, #0
 8004b84:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d003      	beq.n	8004b98 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b94:	6878      	ldr	r0, [r7, #4]
 8004b96:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d032      	beq.n	8004c06 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ba4:	f003 0301 	and.w	r3, r3, #1
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d022      	beq.n	8004bf2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2205      	movs	r2, #5
 8004bb0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	681a      	ldr	r2, [r3, #0]
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f022 0201 	bic.w	r2, r2, #1
 8004bc2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004bc4:	68bb      	ldr	r3, [r7, #8]
 8004bc6:	3301      	adds	r3, #1
 8004bc8:	60bb      	str	r3, [r7, #8]
 8004bca:	697a      	ldr	r2, [r7, #20]
 8004bcc:	429a      	cmp	r2, r3
 8004bce:	d307      	bcc.n	8004be0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f003 0301 	and.w	r3, r3, #1
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d1f2      	bne.n	8004bc4 <HAL_DMA_IRQHandler+0x2cc>
 8004bde:	e000      	b.n	8004be2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004be0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2201      	movs	r2, #1
 8004be6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2200      	movs	r2, #0
 8004bee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d005      	beq.n	8004c06 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bfe:	6878      	ldr	r0, [r7, #4]
 8004c00:	4798      	blx	r3
 8004c02:	e000      	b.n	8004c06 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004c04:	bf00      	nop
    }
  }
}
 8004c06:	3718      	adds	r7, #24
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bd80      	pop	{r7, pc}

08004c0c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	b085      	sub	sp, #20
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	60f8      	str	r0, [r7, #12]
 8004c14:	60b9      	str	r1, [r7, #8]
 8004c16:	607a      	str	r2, [r7, #4]
 8004c18:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	681a      	ldr	r2, [r3, #0]
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004c28:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	683a      	ldr	r2, [r7, #0]
 8004c30:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	689b      	ldr	r3, [r3, #8]
 8004c36:	2b40      	cmp	r3, #64	; 0x40
 8004c38:	d108      	bne.n	8004c4c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	687a      	ldr	r2, [r7, #4]
 8004c40:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	68ba      	ldr	r2, [r7, #8]
 8004c48:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004c4a:	e007      	b.n	8004c5c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	68ba      	ldr	r2, [r7, #8]
 8004c52:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	687a      	ldr	r2, [r7, #4]
 8004c5a:	60da      	str	r2, [r3, #12]
}
 8004c5c:	bf00      	nop
 8004c5e:	3714      	adds	r7, #20
 8004c60:	46bd      	mov	sp, r7
 8004c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c66:	4770      	bx	lr

08004c68 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	b085      	sub	sp, #20
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	b2db      	uxtb	r3, r3
 8004c76:	3b10      	subs	r3, #16
 8004c78:	4a14      	ldr	r2, [pc, #80]	; (8004ccc <DMA_CalcBaseAndBitshift+0x64>)
 8004c7a:	fba2 2303 	umull	r2, r3, r2, r3
 8004c7e:	091b      	lsrs	r3, r3, #4
 8004c80:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004c82:	4a13      	ldr	r2, [pc, #76]	; (8004cd0 <DMA_CalcBaseAndBitshift+0x68>)
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	4413      	add	r3, r2
 8004c88:	781b      	ldrb	r3, [r3, #0]
 8004c8a:	461a      	mov	r2, r3
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	2b03      	cmp	r3, #3
 8004c94:	d909      	bls.n	8004caa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004c9e:	f023 0303 	bic.w	r3, r3, #3
 8004ca2:	1d1a      	adds	r2, r3, #4
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	659a      	str	r2, [r3, #88]	; 0x58
 8004ca8:	e007      	b.n	8004cba <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004cb2:	f023 0303 	bic.w	r3, r3, #3
 8004cb6:	687a      	ldr	r2, [r7, #4]
 8004cb8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	3714      	adds	r7, #20
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc8:	4770      	bx	lr
 8004cca:	bf00      	nop
 8004ccc:	aaaaaaab 	.word	0xaaaaaaab
 8004cd0:	0800ea88 	.word	0x0800ea88

08004cd4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b085      	sub	sp, #20
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004cdc:	2300      	movs	r3, #0
 8004cde:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ce4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	699b      	ldr	r3, [r3, #24]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d11f      	bne.n	8004d2e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004cee:	68bb      	ldr	r3, [r7, #8]
 8004cf0:	2b03      	cmp	r3, #3
 8004cf2:	d856      	bhi.n	8004da2 <DMA_CheckFifoParam+0xce>
 8004cf4:	a201      	add	r2, pc, #4	; (adr r2, 8004cfc <DMA_CheckFifoParam+0x28>)
 8004cf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cfa:	bf00      	nop
 8004cfc:	08004d0d 	.word	0x08004d0d
 8004d00:	08004d1f 	.word	0x08004d1f
 8004d04:	08004d0d 	.word	0x08004d0d
 8004d08:	08004da3 	.word	0x08004da3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d10:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d046      	beq.n	8004da6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004d18:	2301      	movs	r3, #1
 8004d1a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d1c:	e043      	b.n	8004da6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d22:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004d26:	d140      	bne.n	8004daa <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004d28:	2301      	movs	r3, #1
 8004d2a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d2c:	e03d      	b.n	8004daa <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	699b      	ldr	r3, [r3, #24]
 8004d32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d36:	d121      	bne.n	8004d7c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	2b03      	cmp	r3, #3
 8004d3c:	d837      	bhi.n	8004dae <DMA_CheckFifoParam+0xda>
 8004d3e:	a201      	add	r2, pc, #4	; (adr r2, 8004d44 <DMA_CheckFifoParam+0x70>)
 8004d40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d44:	08004d55 	.word	0x08004d55
 8004d48:	08004d5b 	.word	0x08004d5b
 8004d4c:	08004d55 	.word	0x08004d55
 8004d50:	08004d6d 	.word	0x08004d6d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004d54:	2301      	movs	r3, #1
 8004d56:	73fb      	strb	r3, [r7, #15]
      break;
 8004d58:	e030      	b.n	8004dbc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d5e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d025      	beq.n	8004db2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004d66:	2301      	movs	r3, #1
 8004d68:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d6a:	e022      	b.n	8004db2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d70:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004d74:	d11f      	bne.n	8004db6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004d76:	2301      	movs	r3, #1
 8004d78:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004d7a:	e01c      	b.n	8004db6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	2b02      	cmp	r3, #2
 8004d80:	d903      	bls.n	8004d8a <DMA_CheckFifoParam+0xb6>
 8004d82:	68bb      	ldr	r3, [r7, #8]
 8004d84:	2b03      	cmp	r3, #3
 8004d86:	d003      	beq.n	8004d90 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004d88:	e018      	b.n	8004dbc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	73fb      	strb	r3, [r7, #15]
      break;
 8004d8e:	e015      	b.n	8004dbc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d94:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d00e      	beq.n	8004dba <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	73fb      	strb	r3, [r7, #15]
      break;
 8004da0:	e00b      	b.n	8004dba <DMA_CheckFifoParam+0xe6>
      break;
 8004da2:	bf00      	nop
 8004da4:	e00a      	b.n	8004dbc <DMA_CheckFifoParam+0xe8>
      break;
 8004da6:	bf00      	nop
 8004da8:	e008      	b.n	8004dbc <DMA_CheckFifoParam+0xe8>
      break;
 8004daa:	bf00      	nop
 8004dac:	e006      	b.n	8004dbc <DMA_CheckFifoParam+0xe8>
      break;
 8004dae:	bf00      	nop
 8004db0:	e004      	b.n	8004dbc <DMA_CheckFifoParam+0xe8>
      break;
 8004db2:	bf00      	nop
 8004db4:	e002      	b.n	8004dbc <DMA_CheckFifoParam+0xe8>
      break;   
 8004db6:	bf00      	nop
 8004db8:	e000      	b.n	8004dbc <DMA_CheckFifoParam+0xe8>
      break;
 8004dba:	bf00      	nop
    }
  } 
  
  return status; 
 8004dbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	3714      	adds	r7, #20
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc8:	4770      	bx	lr
 8004dca:	bf00      	nop

08004dcc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004dcc:	b480      	push	{r7}
 8004dce:	b089      	sub	sp, #36	; 0x24
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
 8004dd4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004dda:	2300      	movs	r3, #0
 8004ddc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004dde:	2300      	movs	r3, #0
 8004de0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004de2:	2300      	movs	r3, #0
 8004de4:	61fb      	str	r3, [r7, #28]
 8004de6:	e159      	b.n	800509c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004de8:	2201      	movs	r2, #1
 8004dea:	69fb      	ldr	r3, [r7, #28]
 8004dec:	fa02 f303 	lsl.w	r3, r2, r3
 8004df0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	697a      	ldr	r2, [r7, #20]
 8004df8:	4013      	ands	r3, r2
 8004dfa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004dfc:	693a      	ldr	r2, [r7, #16]
 8004dfe:	697b      	ldr	r3, [r7, #20]
 8004e00:	429a      	cmp	r2, r3
 8004e02:	f040 8148 	bne.w	8005096 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	685b      	ldr	r3, [r3, #4]
 8004e0a:	f003 0303 	and.w	r3, r3, #3
 8004e0e:	2b01      	cmp	r3, #1
 8004e10:	d005      	beq.n	8004e1e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	685b      	ldr	r3, [r3, #4]
 8004e16:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004e1a:	2b02      	cmp	r3, #2
 8004e1c:	d130      	bne.n	8004e80 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	689b      	ldr	r3, [r3, #8]
 8004e22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004e24:	69fb      	ldr	r3, [r7, #28]
 8004e26:	005b      	lsls	r3, r3, #1
 8004e28:	2203      	movs	r2, #3
 8004e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e2e:	43db      	mvns	r3, r3
 8004e30:	69ba      	ldr	r2, [r7, #24]
 8004e32:	4013      	ands	r3, r2
 8004e34:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	68da      	ldr	r2, [r3, #12]
 8004e3a:	69fb      	ldr	r3, [r7, #28]
 8004e3c:	005b      	lsls	r3, r3, #1
 8004e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e42:	69ba      	ldr	r2, [r7, #24]
 8004e44:	4313      	orrs	r3, r2
 8004e46:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	69ba      	ldr	r2, [r7, #24]
 8004e4c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	685b      	ldr	r3, [r3, #4]
 8004e52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004e54:	2201      	movs	r2, #1
 8004e56:	69fb      	ldr	r3, [r7, #28]
 8004e58:	fa02 f303 	lsl.w	r3, r2, r3
 8004e5c:	43db      	mvns	r3, r3
 8004e5e:	69ba      	ldr	r2, [r7, #24]
 8004e60:	4013      	ands	r3, r2
 8004e62:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	685b      	ldr	r3, [r3, #4]
 8004e68:	091b      	lsrs	r3, r3, #4
 8004e6a:	f003 0201 	and.w	r2, r3, #1
 8004e6e:	69fb      	ldr	r3, [r7, #28]
 8004e70:	fa02 f303 	lsl.w	r3, r2, r3
 8004e74:	69ba      	ldr	r2, [r7, #24]
 8004e76:	4313      	orrs	r3, r2
 8004e78:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	69ba      	ldr	r2, [r7, #24]
 8004e7e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	f003 0303 	and.w	r3, r3, #3
 8004e88:	2b03      	cmp	r3, #3
 8004e8a:	d017      	beq.n	8004ebc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	68db      	ldr	r3, [r3, #12]
 8004e90:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004e92:	69fb      	ldr	r3, [r7, #28]
 8004e94:	005b      	lsls	r3, r3, #1
 8004e96:	2203      	movs	r2, #3
 8004e98:	fa02 f303 	lsl.w	r3, r2, r3
 8004e9c:	43db      	mvns	r3, r3
 8004e9e:	69ba      	ldr	r2, [r7, #24]
 8004ea0:	4013      	ands	r3, r2
 8004ea2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	689a      	ldr	r2, [r3, #8]
 8004ea8:	69fb      	ldr	r3, [r7, #28]
 8004eaa:	005b      	lsls	r3, r3, #1
 8004eac:	fa02 f303 	lsl.w	r3, r2, r3
 8004eb0:	69ba      	ldr	r2, [r7, #24]
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	69ba      	ldr	r2, [r7, #24]
 8004eba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	f003 0303 	and.w	r3, r3, #3
 8004ec4:	2b02      	cmp	r3, #2
 8004ec6:	d123      	bne.n	8004f10 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004ec8:	69fb      	ldr	r3, [r7, #28]
 8004eca:	08da      	lsrs	r2, r3, #3
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	3208      	adds	r2, #8
 8004ed0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ed4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004ed6:	69fb      	ldr	r3, [r7, #28]
 8004ed8:	f003 0307 	and.w	r3, r3, #7
 8004edc:	009b      	lsls	r3, r3, #2
 8004ede:	220f      	movs	r2, #15
 8004ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ee4:	43db      	mvns	r3, r3
 8004ee6:	69ba      	ldr	r2, [r7, #24]
 8004ee8:	4013      	ands	r3, r2
 8004eea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	691a      	ldr	r2, [r3, #16]
 8004ef0:	69fb      	ldr	r3, [r7, #28]
 8004ef2:	f003 0307 	and.w	r3, r3, #7
 8004ef6:	009b      	lsls	r3, r3, #2
 8004ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8004efc:	69ba      	ldr	r2, [r7, #24]
 8004efe:	4313      	orrs	r3, r2
 8004f00:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004f02:	69fb      	ldr	r3, [r7, #28]
 8004f04:	08da      	lsrs	r2, r3, #3
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	3208      	adds	r2, #8
 8004f0a:	69b9      	ldr	r1, [r7, #24]
 8004f0c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004f16:	69fb      	ldr	r3, [r7, #28]
 8004f18:	005b      	lsls	r3, r3, #1
 8004f1a:	2203      	movs	r2, #3
 8004f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f20:	43db      	mvns	r3, r3
 8004f22:	69ba      	ldr	r2, [r7, #24]
 8004f24:	4013      	ands	r3, r2
 8004f26:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	685b      	ldr	r3, [r3, #4]
 8004f2c:	f003 0203 	and.w	r2, r3, #3
 8004f30:	69fb      	ldr	r3, [r7, #28]
 8004f32:	005b      	lsls	r3, r3, #1
 8004f34:	fa02 f303 	lsl.w	r3, r2, r3
 8004f38:	69ba      	ldr	r2, [r7, #24]
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	69ba      	ldr	r2, [r7, #24]
 8004f42:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	685b      	ldr	r3, [r3, #4]
 8004f48:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	f000 80a2 	beq.w	8005096 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f52:	2300      	movs	r3, #0
 8004f54:	60fb      	str	r3, [r7, #12]
 8004f56:	4b57      	ldr	r3, [pc, #348]	; (80050b4 <HAL_GPIO_Init+0x2e8>)
 8004f58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f5a:	4a56      	ldr	r2, [pc, #344]	; (80050b4 <HAL_GPIO_Init+0x2e8>)
 8004f5c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004f60:	6453      	str	r3, [r2, #68]	; 0x44
 8004f62:	4b54      	ldr	r3, [pc, #336]	; (80050b4 <HAL_GPIO_Init+0x2e8>)
 8004f64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f6a:	60fb      	str	r3, [r7, #12]
 8004f6c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004f6e:	4a52      	ldr	r2, [pc, #328]	; (80050b8 <HAL_GPIO_Init+0x2ec>)
 8004f70:	69fb      	ldr	r3, [r7, #28]
 8004f72:	089b      	lsrs	r3, r3, #2
 8004f74:	3302      	adds	r3, #2
 8004f76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004f7c:	69fb      	ldr	r3, [r7, #28]
 8004f7e:	f003 0303 	and.w	r3, r3, #3
 8004f82:	009b      	lsls	r3, r3, #2
 8004f84:	220f      	movs	r2, #15
 8004f86:	fa02 f303 	lsl.w	r3, r2, r3
 8004f8a:	43db      	mvns	r3, r3
 8004f8c:	69ba      	ldr	r2, [r7, #24]
 8004f8e:	4013      	ands	r3, r2
 8004f90:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	4a49      	ldr	r2, [pc, #292]	; (80050bc <HAL_GPIO_Init+0x2f0>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d019      	beq.n	8004fce <HAL_GPIO_Init+0x202>
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	4a48      	ldr	r2, [pc, #288]	; (80050c0 <HAL_GPIO_Init+0x2f4>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d013      	beq.n	8004fca <HAL_GPIO_Init+0x1fe>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	4a47      	ldr	r2, [pc, #284]	; (80050c4 <HAL_GPIO_Init+0x2f8>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d00d      	beq.n	8004fc6 <HAL_GPIO_Init+0x1fa>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	4a46      	ldr	r2, [pc, #280]	; (80050c8 <HAL_GPIO_Init+0x2fc>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d007      	beq.n	8004fc2 <HAL_GPIO_Init+0x1f6>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	4a45      	ldr	r2, [pc, #276]	; (80050cc <HAL_GPIO_Init+0x300>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d101      	bne.n	8004fbe <HAL_GPIO_Init+0x1f2>
 8004fba:	2304      	movs	r3, #4
 8004fbc:	e008      	b.n	8004fd0 <HAL_GPIO_Init+0x204>
 8004fbe:	2307      	movs	r3, #7
 8004fc0:	e006      	b.n	8004fd0 <HAL_GPIO_Init+0x204>
 8004fc2:	2303      	movs	r3, #3
 8004fc4:	e004      	b.n	8004fd0 <HAL_GPIO_Init+0x204>
 8004fc6:	2302      	movs	r3, #2
 8004fc8:	e002      	b.n	8004fd0 <HAL_GPIO_Init+0x204>
 8004fca:	2301      	movs	r3, #1
 8004fcc:	e000      	b.n	8004fd0 <HAL_GPIO_Init+0x204>
 8004fce:	2300      	movs	r3, #0
 8004fd0:	69fa      	ldr	r2, [r7, #28]
 8004fd2:	f002 0203 	and.w	r2, r2, #3
 8004fd6:	0092      	lsls	r2, r2, #2
 8004fd8:	4093      	lsls	r3, r2
 8004fda:	69ba      	ldr	r2, [r7, #24]
 8004fdc:	4313      	orrs	r3, r2
 8004fde:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004fe0:	4935      	ldr	r1, [pc, #212]	; (80050b8 <HAL_GPIO_Init+0x2ec>)
 8004fe2:	69fb      	ldr	r3, [r7, #28]
 8004fe4:	089b      	lsrs	r3, r3, #2
 8004fe6:	3302      	adds	r3, #2
 8004fe8:	69ba      	ldr	r2, [r7, #24]
 8004fea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004fee:	4b38      	ldr	r3, [pc, #224]	; (80050d0 <HAL_GPIO_Init+0x304>)
 8004ff0:	689b      	ldr	r3, [r3, #8]
 8004ff2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ff4:	693b      	ldr	r3, [r7, #16]
 8004ff6:	43db      	mvns	r3, r3
 8004ff8:	69ba      	ldr	r2, [r7, #24]
 8004ffa:	4013      	ands	r3, r2
 8004ffc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	685b      	ldr	r3, [r3, #4]
 8005002:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005006:	2b00      	cmp	r3, #0
 8005008:	d003      	beq.n	8005012 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800500a:	69ba      	ldr	r2, [r7, #24]
 800500c:	693b      	ldr	r3, [r7, #16]
 800500e:	4313      	orrs	r3, r2
 8005010:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005012:	4a2f      	ldr	r2, [pc, #188]	; (80050d0 <HAL_GPIO_Init+0x304>)
 8005014:	69bb      	ldr	r3, [r7, #24]
 8005016:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005018:	4b2d      	ldr	r3, [pc, #180]	; (80050d0 <HAL_GPIO_Init+0x304>)
 800501a:	68db      	ldr	r3, [r3, #12]
 800501c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800501e:	693b      	ldr	r3, [r7, #16]
 8005020:	43db      	mvns	r3, r3
 8005022:	69ba      	ldr	r2, [r7, #24]
 8005024:	4013      	ands	r3, r2
 8005026:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005030:	2b00      	cmp	r3, #0
 8005032:	d003      	beq.n	800503c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8005034:	69ba      	ldr	r2, [r7, #24]
 8005036:	693b      	ldr	r3, [r7, #16]
 8005038:	4313      	orrs	r3, r2
 800503a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800503c:	4a24      	ldr	r2, [pc, #144]	; (80050d0 <HAL_GPIO_Init+0x304>)
 800503e:	69bb      	ldr	r3, [r7, #24]
 8005040:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005042:	4b23      	ldr	r3, [pc, #140]	; (80050d0 <HAL_GPIO_Init+0x304>)
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005048:	693b      	ldr	r3, [r7, #16]
 800504a:	43db      	mvns	r3, r3
 800504c:	69ba      	ldr	r2, [r7, #24]
 800504e:	4013      	ands	r3, r2
 8005050:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	685b      	ldr	r3, [r3, #4]
 8005056:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800505a:	2b00      	cmp	r3, #0
 800505c:	d003      	beq.n	8005066 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800505e:	69ba      	ldr	r2, [r7, #24]
 8005060:	693b      	ldr	r3, [r7, #16]
 8005062:	4313      	orrs	r3, r2
 8005064:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005066:	4a1a      	ldr	r2, [pc, #104]	; (80050d0 <HAL_GPIO_Init+0x304>)
 8005068:	69bb      	ldr	r3, [r7, #24]
 800506a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800506c:	4b18      	ldr	r3, [pc, #96]	; (80050d0 <HAL_GPIO_Init+0x304>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005072:	693b      	ldr	r3, [r7, #16]
 8005074:	43db      	mvns	r3, r3
 8005076:	69ba      	ldr	r2, [r7, #24]
 8005078:	4013      	ands	r3, r2
 800507a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005084:	2b00      	cmp	r3, #0
 8005086:	d003      	beq.n	8005090 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8005088:	69ba      	ldr	r2, [r7, #24]
 800508a:	693b      	ldr	r3, [r7, #16]
 800508c:	4313      	orrs	r3, r2
 800508e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005090:	4a0f      	ldr	r2, [pc, #60]	; (80050d0 <HAL_GPIO_Init+0x304>)
 8005092:	69bb      	ldr	r3, [r7, #24]
 8005094:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005096:	69fb      	ldr	r3, [r7, #28]
 8005098:	3301      	adds	r3, #1
 800509a:	61fb      	str	r3, [r7, #28]
 800509c:	69fb      	ldr	r3, [r7, #28]
 800509e:	2b0f      	cmp	r3, #15
 80050a0:	f67f aea2 	bls.w	8004de8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80050a4:	bf00      	nop
 80050a6:	bf00      	nop
 80050a8:	3724      	adds	r7, #36	; 0x24
 80050aa:	46bd      	mov	sp, r7
 80050ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b0:	4770      	bx	lr
 80050b2:	bf00      	nop
 80050b4:	40023800 	.word	0x40023800
 80050b8:	40013800 	.word	0x40013800
 80050bc:	40020000 	.word	0x40020000
 80050c0:	40020400 	.word	0x40020400
 80050c4:	40020800 	.word	0x40020800
 80050c8:	40020c00 	.word	0x40020c00
 80050cc:	40021000 	.word	0x40021000
 80050d0:	40013c00 	.word	0x40013c00

080050d4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80050d4:	b480      	push	{r7}
 80050d6:	b085      	sub	sp, #20
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
 80050dc:	460b      	mov	r3, r1
 80050de:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	691a      	ldr	r2, [r3, #16]
 80050e4:	887b      	ldrh	r3, [r7, #2]
 80050e6:	4013      	ands	r3, r2
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d002      	beq.n	80050f2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80050ec:	2301      	movs	r3, #1
 80050ee:	73fb      	strb	r3, [r7, #15]
 80050f0:	e001      	b.n	80050f6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80050f2:	2300      	movs	r3, #0
 80050f4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80050f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80050f8:	4618      	mov	r0, r3
 80050fa:	3714      	adds	r7, #20
 80050fc:	46bd      	mov	sp, r7
 80050fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005102:	4770      	bx	lr

08005104 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005104:	b480      	push	{r7}
 8005106:	b083      	sub	sp, #12
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
 800510c:	460b      	mov	r3, r1
 800510e:	807b      	strh	r3, [r7, #2]
 8005110:	4613      	mov	r3, r2
 8005112:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005114:	787b      	ldrb	r3, [r7, #1]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d003      	beq.n	8005122 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800511a:	887a      	ldrh	r2, [r7, #2]
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005120:	e003      	b.n	800512a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005122:	887b      	ldrh	r3, [r7, #2]
 8005124:	041a      	lsls	r2, r3, #16
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	619a      	str	r2, [r3, #24]
}
 800512a:	bf00      	nop
 800512c:	370c      	adds	r7, #12
 800512e:	46bd      	mov	sp, r7
 8005130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005134:	4770      	bx	lr
	...

08005138 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b086      	sub	sp, #24
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d101      	bne.n	800514a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005146:	2301      	movs	r3, #1
 8005148:	e267      	b.n	800561a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f003 0301 	and.w	r3, r3, #1
 8005152:	2b00      	cmp	r3, #0
 8005154:	d075      	beq.n	8005242 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005156:	4b88      	ldr	r3, [pc, #544]	; (8005378 <HAL_RCC_OscConfig+0x240>)
 8005158:	689b      	ldr	r3, [r3, #8]
 800515a:	f003 030c 	and.w	r3, r3, #12
 800515e:	2b04      	cmp	r3, #4
 8005160:	d00c      	beq.n	800517c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005162:	4b85      	ldr	r3, [pc, #532]	; (8005378 <HAL_RCC_OscConfig+0x240>)
 8005164:	689b      	ldr	r3, [r3, #8]
 8005166:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800516a:	2b08      	cmp	r3, #8
 800516c:	d112      	bne.n	8005194 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800516e:	4b82      	ldr	r3, [pc, #520]	; (8005378 <HAL_RCC_OscConfig+0x240>)
 8005170:	685b      	ldr	r3, [r3, #4]
 8005172:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005176:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800517a:	d10b      	bne.n	8005194 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800517c:	4b7e      	ldr	r3, [pc, #504]	; (8005378 <HAL_RCC_OscConfig+0x240>)
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005184:	2b00      	cmp	r3, #0
 8005186:	d05b      	beq.n	8005240 <HAL_RCC_OscConfig+0x108>
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	685b      	ldr	r3, [r3, #4]
 800518c:	2b00      	cmp	r3, #0
 800518e:	d157      	bne.n	8005240 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005190:	2301      	movs	r3, #1
 8005192:	e242      	b.n	800561a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	685b      	ldr	r3, [r3, #4]
 8005198:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800519c:	d106      	bne.n	80051ac <HAL_RCC_OscConfig+0x74>
 800519e:	4b76      	ldr	r3, [pc, #472]	; (8005378 <HAL_RCC_OscConfig+0x240>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	4a75      	ldr	r2, [pc, #468]	; (8005378 <HAL_RCC_OscConfig+0x240>)
 80051a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80051a8:	6013      	str	r3, [r2, #0]
 80051aa:	e01d      	b.n	80051e8 <HAL_RCC_OscConfig+0xb0>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	685b      	ldr	r3, [r3, #4]
 80051b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80051b4:	d10c      	bne.n	80051d0 <HAL_RCC_OscConfig+0x98>
 80051b6:	4b70      	ldr	r3, [pc, #448]	; (8005378 <HAL_RCC_OscConfig+0x240>)
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	4a6f      	ldr	r2, [pc, #444]	; (8005378 <HAL_RCC_OscConfig+0x240>)
 80051bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80051c0:	6013      	str	r3, [r2, #0]
 80051c2:	4b6d      	ldr	r3, [pc, #436]	; (8005378 <HAL_RCC_OscConfig+0x240>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	4a6c      	ldr	r2, [pc, #432]	; (8005378 <HAL_RCC_OscConfig+0x240>)
 80051c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80051cc:	6013      	str	r3, [r2, #0]
 80051ce:	e00b      	b.n	80051e8 <HAL_RCC_OscConfig+0xb0>
 80051d0:	4b69      	ldr	r3, [pc, #420]	; (8005378 <HAL_RCC_OscConfig+0x240>)
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4a68      	ldr	r2, [pc, #416]	; (8005378 <HAL_RCC_OscConfig+0x240>)
 80051d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80051da:	6013      	str	r3, [r2, #0]
 80051dc:	4b66      	ldr	r3, [pc, #408]	; (8005378 <HAL_RCC_OscConfig+0x240>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4a65      	ldr	r2, [pc, #404]	; (8005378 <HAL_RCC_OscConfig+0x240>)
 80051e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80051e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	685b      	ldr	r3, [r3, #4]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d013      	beq.n	8005218 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051f0:	f7fe fd16 	bl	8003c20 <HAL_GetTick>
 80051f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051f6:	e008      	b.n	800520a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80051f8:	f7fe fd12 	bl	8003c20 <HAL_GetTick>
 80051fc:	4602      	mov	r2, r0
 80051fe:	693b      	ldr	r3, [r7, #16]
 8005200:	1ad3      	subs	r3, r2, r3
 8005202:	2b64      	cmp	r3, #100	; 0x64
 8005204:	d901      	bls.n	800520a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005206:	2303      	movs	r3, #3
 8005208:	e207      	b.n	800561a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800520a:	4b5b      	ldr	r3, [pc, #364]	; (8005378 <HAL_RCC_OscConfig+0x240>)
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005212:	2b00      	cmp	r3, #0
 8005214:	d0f0      	beq.n	80051f8 <HAL_RCC_OscConfig+0xc0>
 8005216:	e014      	b.n	8005242 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005218:	f7fe fd02 	bl	8003c20 <HAL_GetTick>
 800521c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800521e:	e008      	b.n	8005232 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005220:	f7fe fcfe 	bl	8003c20 <HAL_GetTick>
 8005224:	4602      	mov	r2, r0
 8005226:	693b      	ldr	r3, [r7, #16]
 8005228:	1ad3      	subs	r3, r2, r3
 800522a:	2b64      	cmp	r3, #100	; 0x64
 800522c:	d901      	bls.n	8005232 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800522e:	2303      	movs	r3, #3
 8005230:	e1f3      	b.n	800561a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005232:	4b51      	ldr	r3, [pc, #324]	; (8005378 <HAL_RCC_OscConfig+0x240>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800523a:	2b00      	cmp	r3, #0
 800523c:	d1f0      	bne.n	8005220 <HAL_RCC_OscConfig+0xe8>
 800523e:	e000      	b.n	8005242 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005240:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f003 0302 	and.w	r3, r3, #2
 800524a:	2b00      	cmp	r3, #0
 800524c:	d063      	beq.n	8005316 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800524e:	4b4a      	ldr	r3, [pc, #296]	; (8005378 <HAL_RCC_OscConfig+0x240>)
 8005250:	689b      	ldr	r3, [r3, #8]
 8005252:	f003 030c 	and.w	r3, r3, #12
 8005256:	2b00      	cmp	r3, #0
 8005258:	d00b      	beq.n	8005272 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800525a:	4b47      	ldr	r3, [pc, #284]	; (8005378 <HAL_RCC_OscConfig+0x240>)
 800525c:	689b      	ldr	r3, [r3, #8]
 800525e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005262:	2b08      	cmp	r3, #8
 8005264:	d11c      	bne.n	80052a0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005266:	4b44      	ldr	r3, [pc, #272]	; (8005378 <HAL_RCC_OscConfig+0x240>)
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800526e:	2b00      	cmp	r3, #0
 8005270:	d116      	bne.n	80052a0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005272:	4b41      	ldr	r3, [pc, #260]	; (8005378 <HAL_RCC_OscConfig+0x240>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f003 0302 	and.w	r3, r3, #2
 800527a:	2b00      	cmp	r3, #0
 800527c:	d005      	beq.n	800528a <HAL_RCC_OscConfig+0x152>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	68db      	ldr	r3, [r3, #12]
 8005282:	2b01      	cmp	r3, #1
 8005284:	d001      	beq.n	800528a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005286:	2301      	movs	r3, #1
 8005288:	e1c7      	b.n	800561a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800528a:	4b3b      	ldr	r3, [pc, #236]	; (8005378 <HAL_RCC_OscConfig+0x240>)
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	691b      	ldr	r3, [r3, #16]
 8005296:	00db      	lsls	r3, r3, #3
 8005298:	4937      	ldr	r1, [pc, #220]	; (8005378 <HAL_RCC_OscConfig+0x240>)
 800529a:	4313      	orrs	r3, r2
 800529c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800529e:	e03a      	b.n	8005316 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	68db      	ldr	r3, [r3, #12]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d020      	beq.n	80052ea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80052a8:	4b34      	ldr	r3, [pc, #208]	; (800537c <HAL_RCC_OscConfig+0x244>)
 80052aa:	2201      	movs	r2, #1
 80052ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052ae:	f7fe fcb7 	bl	8003c20 <HAL_GetTick>
 80052b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052b4:	e008      	b.n	80052c8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80052b6:	f7fe fcb3 	bl	8003c20 <HAL_GetTick>
 80052ba:	4602      	mov	r2, r0
 80052bc:	693b      	ldr	r3, [r7, #16]
 80052be:	1ad3      	subs	r3, r2, r3
 80052c0:	2b02      	cmp	r3, #2
 80052c2:	d901      	bls.n	80052c8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80052c4:	2303      	movs	r3, #3
 80052c6:	e1a8      	b.n	800561a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052c8:	4b2b      	ldr	r3, [pc, #172]	; (8005378 <HAL_RCC_OscConfig+0x240>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f003 0302 	and.w	r3, r3, #2
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d0f0      	beq.n	80052b6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052d4:	4b28      	ldr	r3, [pc, #160]	; (8005378 <HAL_RCC_OscConfig+0x240>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	691b      	ldr	r3, [r3, #16]
 80052e0:	00db      	lsls	r3, r3, #3
 80052e2:	4925      	ldr	r1, [pc, #148]	; (8005378 <HAL_RCC_OscConfig+0x240>)
 80052e4:	4313      	orrs	r3, r2
 80052e6:	600b      	str	r3, [r1, #0]
 80052e8:	e015      	b.n	8005316 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80052ea:	4b24      	ldr	r3, [pc, #144]	; (800537c <HAL_RCC_OscConfig+0x244>)
 80052ec:	2200      	movs	r2, #0
 80052ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052f0:	f7fe fc96 	bl	8003c20 <HAL_GetTick>
 80052f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80052f6:	e008      	b.n	800530a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80052f8:	f7fe fc92 	bl	8003c20 <HAL_GetTick>
 80052fc:	4602      	mov	r2, r0
 80052fe:	693b      	ldr	r3, [r7, #16]
 8005300:	1ad3      	subs	r3, r2, r3
 8005302:	2b02      	cmp	r3, #2
 8005304:	d901      	bls.n	800530a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005306:	2303      	movs	r3, #3
 8005308:	e187      	b.n	800561a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800530a:	4b1b      	ldr	r3, [pc, #108]	; (8005378 <HAL_RCC_OscConfig+0x240>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f003 0302 	and.w	r3, r3, #2
 8005312:	2b00      	cmp	r3, #0
 8005314:	d1f0      	bne.n	80052f8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f003 0308 	and.w	r3, r3, #8
 800531e:	2b00      	cmp	r3, #0
 8005320:	d036      	beq.n	8005390 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	695b      	ldr	r3, [r3, #20]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d016      	beq.n	8005358 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800532a:	4b15      	ldr	r3, [pc, #84]	; (8005380 <HAL_RCC_OscConfig+0x248>)
 800532c:	2201      	movs	r2, #1
 800532e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005330:	f7fe fc76 	bl	8003c20 <HAL_GetTick>
 8005334:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005336:	e008      	b.n	800534a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005338:	f7fe fc72 	bl	8003c20 <HAL_GetTick>
 800533c:	4602      	mov	r2, r0
 800533e:	693b      	ldr	r3, [r7, #16]
 8005340:	1ad3      	subs	r3, r2, r3
 8005342:	2b02      	cmp	r3, #2
 8005344:	d901      	bls.n	800534a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005346:	2303      	movs	r3, #3
 8005348:	e167      	b.n	800561a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800534a:	4b0b      	ldr	r3, [pc, #44]	; (8005378 <HAL_RCC_OscConfig+0x240>)
 800534c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800534e:	f003 0302 	and.w	r3, r3, #2
 8005352:	2b00      	cmp	r3, #0
 8005354:	d0f0      	beq.n	8005338 <HAL_RCC_OscConfig+0x200>
 8005356:	e01b      	b.n	8005390 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005358:	4b09      	ldr	r3, [pc, #36]	; (8005380 <HAL_RCC_OscConfig+0x248>)
 800535a:	2200      	movs	r2, #0
 800535c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800535e:	f7fe fc5f 	bl	8003c20 <HAL_GetTick>
 8005362:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005364:	e00e      	b.n	8005384 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005366:	f7fe fc5b 	bl	8003c20 <HAL_GetTick>
 800536a:	4602      	mov	r2, r0
 800536c:	693b      	ldr	r3, [r7, #16]
 800536e:	1ad3      	subs	r3, r2, r3
 8005370:	2b02      	cmp	r3, #2
 8005372:	d907      	bls.n	8005384 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005374:	2303      	movs	r3, #3
 8005376:	e150      	b.n	800561a <HAL_RCC_OscConfig+0x4e2>
 8005378:	40023800 	.word	0x40023800
 800537c:	42470000 	.word	0x42470000
 8005380:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005384:	4b88      	ldr	r3, [pc, #544]	; (80055a8 <HAL_RCC_OscConfig+0x470>)
 8005386:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005388:	f003 0302 	and.w	r3, r3, #2
 800538c:	2b00      	cmp	r3, #0
 800538e:	d1ea      	bne.n	8005366 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f003 0304 	and.w	r3, r3, #4
 8005398:	2b00      	cmp	r3, #0
 800539a:	f000 8097 	beq.w	80054cc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800539e:	2300      	movs	r3, #0
 80053a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80053a2:	4b81      	ldr	r3, [pc, #516]	; (80055a8 <HAL_RCC_OscConfig+0x470>)
 80053a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d10f      	bne.n	80053ce <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80053ae:	2300      	movs	r3, #0
 80053b0:	60bb      	str	r3, [r7, #8]
 80053b2:	4b7d      	ldr	r3, [pc, #500]	; (80055a8 <HAL_RCC_OscConfig+0x470>)
 80053b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053b6:	4a7c      	ldr	r2, [pc, #496]	; (80055a8 <HAL_RCC_OscConfig+0x470>)
 80053b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80053bc:	6413      	str	r3, [r2, #64]	; 0x40
 80053be:	4b7a      	ldr	r3, [pc, #488]	; (80055a8 <HAL_RCC_OscConfig+0x470>)
 80053c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053c6:	60bb      	str	r3, [r7, #8]
 80053c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80053ca:	2301      	movs	r3, #1
 80053cc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053ce:	4b77      	ldr	r3, [pc, #476]	; (80055ac <HAL_RCC_OscConfig+0x474>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d118      	bne.n	800540c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80053da:	4b74      	ldr	r3, [pc, #464]	; (80055ac <HAL_RCC_OscConfig+0x474>)
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	4a73      	ldr	r2, [pc, #460]	; (80055ac <HAL_RCC_OscConfig+0x474>)
 80053e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80053e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80053e6:	f7fe fc1b 	bl	8003c20 <HAL_GetTick>
 80053ea:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053ec:	e008      	b.n	8005400 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053ee:	f7fe fc17 	bl	8003c20 <HAL_GetTick>
 80053f2:	4602      	mov	r2, r0
 80053f4:	693b      	ldr	r3, [r7, #16]
 80053f6:	1ad3      	subs	r3, r2, r3
 80053f8:	2b02      	cmp	r3, #2
 80053fa:	d901      	bls.n	8005400 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80053fc:	2303      	movs	r3, #3
 80053fe:	e10c      	b.n	800561a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005400:	4b6a      	ldr	r3, [pc, #424]	; (80055ac <HAL_RCC_OscConfig+0x474>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005408:	2b00      	cmp	r3, #0
 800540a:	d0f0      	beq.n	80053ee <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	689b      	ldr	r3, [r3, #8]
 8005410:	2b01      	cmp	r3, #1
 8005412:	d106      	bne.n	8005422 <HAL_RCC_OscConfig+0x2ea>
 8005414:	4b64      	ldr	r3, [pc, #400]	; (80055a8 <HAL_RCC_OscConfig+0x470>)
 8005416:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005418:	4a63      	ldr	r2, [pc, #396]	; (80055a8 <HAL_RCC_OscConfig+0x470>)
 800541a:	f043 0301 	orr.w	r3, r3, #1
 800541e:	6713      	str	r3, [r2, #112]	; 0x70
 8005420:	e01c      	b.n	800545c <HAL_RCC_OscConfig+0x324>
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	689b      	ldr	r3, [r3, #8]
 8005426:	2b05      	cmp	r3, #5
 8005428:	d10c      	bne.n	8005444 <HAL_RCC_OscConfig+0x30c>
 800542a:	4b5f      	ldr	r3, [pc, #380]	; (80055a8 <HAL_RCC_OscConfig+0x470>)
 800542c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800542e:	4a5e      	ldr	r2, [pc, #376]	; (80055a8 <HAL_RCC_OscConfig+0x470>)
 8005430:	f043 0304 	orr.w	r3, r3, #4
 8005434:	6713      	str	r3, [r2, #112]	; 0x70
 8005436:	4b5c      	ldr	r3, [pc, #368]	; (80055a8 <HAL_RCC_OscConfig+0x470>)
 8005438:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800543a:	4a5b      	ldr	r2, [pc, #364]	; (80055a8 <HAL_RCC_OscConfig+0x470>)
 800543c:	f043 0301 	orr.w	r3, r3, #1
 8005440:	6713      	str	r3, [r2, #112]	; 0x70
 8005442:	e00b      	b.n	800545c <HAL_RCC_OscConfig+0x324>
 8005444:	4b58      	ldr	r3, [pc, #352]	; (80055a8 <HAL_RCC_OscConfig+0x470>)
 8005446:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005448:	4a57      	ldr	r2, [pc, #348]	; (80055a8 <HAL_RCC_OscConfig+0x470>)
 800544a:	f023 0301 	bic.w	r3, r3, #1
 800544e:	6713      	str	r3, [r2, #112]	; 0x70
 8005450:	4b55      	ldr	r3, [pc, #340]	; (80055a8 <HAL_RCC_OscConfig+0x470>)
 8005452:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005454:	4a54      	ldr	r2, [pc, #336]	; (80055a8 <HAL_RCC_OscConfig+0x470>)
 8005456:	f023 0304 	bic.w	r3, r3, #4
 800545a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	689b      	ldr	r3, [r3, #8]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d015      	beq.n	8005490 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005464:	f7fe fbdc 	bl	8003c20 <HAL_GetTick>
 8005468:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800546a:	e00a      	b.n	8005482 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800546c:	f7fe fbd8 	bl	8003c20 <HAL_GetTick>
 8005470:	4602      	mov	r2, r0
 8005472:	693b      	ldr	r3, [r7, #16]
 8005474:	1ad3      	subs	r3, r2, r3
 8005476:	f241 3288 	movw	r2, #5000	; 0x1388
 800547a:	4293      	cmp	r3, r2
 800547c:	d901      	bls.n	8005482 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800547e:	2303      	movs	r3, #3
 8005480:	e0cb      	b.n	800561a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005482:	4b49      	ldr	r3, [pc, #292]	; (80055a8 <HAL_RCC_OscConfig+0x470>)
 8005484:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005486:	f003 0302 	and.w	r3, r3, #2
 800548a:	2b00      	cmp	r3, #0
 800548c:	d0ee      	beq.n	800546c <HAL_RCC_OscConfig+0x334>
 800548e:	e014      	b.n	80054ba <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005490:	f7fe fbc6 	bl	8003c20 <HAL_GetTick>
 8005494:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005496:	e00a      	b.n	80054ae <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005498:	f7fe fbc2 	bl	8003c20 <HAL_GetTick>
 800549c:	4602      	mov	r2, r0
 800549e:	693b      	ldr	r3, [r7, #16]
 80054a0:	1ad3      	subs	r3, r2, r3
 80054a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80054a6:	4293      	cmp	r3, r2
 80054a8:	d901      	bls.n	80054ae <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80054aa:	2303      	movs	r3, #3
 80054ac:	e0b5      	b.n	800561a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80054ae:	4b3e      	ldr	r3, [pc, #248]	; (80055a8 <HAL_RCC_OscConfig+0x470>)
 80054b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054b2:	f003 0302 	and.w	r3, r3, #2
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d1ee      	bne.n	8005498 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80054ba:	7dfb      	ldrb	r3, [r7, #23]
 80054bc:	2b01      	cmp	r3, #1
 80054be:	d105      	bne.n	80054cc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80054c0:	4b39      	ldr	r3, [pc, #228]	; (80055a8 <HAL_RCC_OscConfig+0x470>)
 80054c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054c4:	4a38      	ldr	r2, [pc, #224]	; (80055a8 <HAL_RCC_OscConfig+0x470>)
 80054c6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80054ca:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	699b      	ldr	r3, [r3, #24]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	f000 80a1 	beq.w	8005618 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80054d6:	4b34      	ldr	r3, [pc, #208]	; (80055a8 <HAL_RCC_OscConfig+0x470>)
 80054d8:	689b      	ldr	r3, [r3, #8]
 80054da:	f003 030c 	and.w	r3, r3, #12
 80054de:	2b08      	cmp	r3, #8
 80054e0:	d05c      	beq.n	800559c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	699b      	ldr	r3, [r3, #24]
 80054e6:	2b02      	cmp	r3, #2
 80054e8:	d141      	bne.n	800556e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054ea:	4b31      	ldr	r3, [pc, #196]	; (80055b0 <HAL_RCC_OscConfig+0x478>)
 80054ec:	2200      	movs	r2, #0
 80054ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054f0:	f7fe fb96 	bl	8003c20 <HAL_GetTick>
 80054f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054f6:	e008      	b.n	800550a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80054f8:	f7fe fb92 	bl	8003c20 <HAL_GetTick>
 80054fc:	4602      	mov	r2, r0
 80054fe:	693b      	ldr	r3, [r7, #16]
 8005500:	1ad3      	subs	r3, r2, r3
 8005502:	2b02      	cmp	r3, #2
 8005504:	d901      	bls.n	800550a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005506:	2303      	movs	r3, #3
 8005508:	e087      	b.n	800561a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800550a:	4b27      	ldr	r3, [pc, #156]	; (80055a8 <HAL_RCC_OscConfig+0x470>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005512:	2b00      	cmp	r3, #0
 8005514:	d1f0      	bne.n	80054f8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	69da      	ldr	r2, [r3, #28]
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6a1b      	ldr	r3, [r3, #32]
 800551e:	431a      	orrs	r2, r3
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005524:	019b      	lsls	r3, r3, #6
 8005526:	431a      	orrs	r2, r3
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800552c:	085b      	lsrs	r3, r3, #1
 800552e:	3b01      	subs	r3, #1
 8005530:	041b      	lsls	r3, r3, #16
 8005532:	431a      	orrs	r2, r3
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005538:	061b      	lsls	r3, r3, #24
 800553a:	491b      	ldr	r1, [pc, #108]	; (80055a8 <HAL_RCC_OscConfig+0x470>)
 800553c:	4313      	orrs	r3, r2
 800553e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005540:	4b1b      	ldr	r3, [pc, #108]	; (80055b0 <HAL_RCC_OscConfig+0x478>)
 8005542:	2201      	movs	r2, #1
 8005544:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005546:	f7fe fb6b 	bl	8003c20 <HAL_GetTick>
 800554a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800554c:	e008      	b.n	8005560 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800554e:	f7fe fb67 	bl	8003c20 <HAL_GetTick>
 8005552:	4602      	mov	r2, r0
 8005554:	693b      	ldr	r3, [r7, #16]
 8005556:	1ad3      	subs	r3, r2, r3
 8005558:	2b02      	cmp	r3, #2
 800555a:	d901      	bls.n	8005560 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800555c:	2303      	movs	r3, #3
 800555e:	e05c      	b.n	800561a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005560:	4b11      	ldr	r3, [pc, #68]	; (80055a8 <HAL_RCC_OscConfig+0x470>)
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005568:	2b00      	cmp	r3, #0
 800556a:	d0f0      	beq.n	800554e <HAL_RCC_OscConfig+0x416>
 800556c:	e054      	b.n	8005618 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800556e:	4b10      	ldr	r3, [pc, #64]	; (80055b0 <HAL_RCC_OscConfig+0x478>)
 8005570:	2200      	movs	r2, #0
 8005572:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005574:	f7fe fb54 	bl	8003c20 <HAL_GetTick>
 8005578:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800557a:	e008      	b.n	800558e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800557c:	f7fe fb50 	bl	8003c20 <HAL_GetTick>
 8005580:	4602      	mov	r2, r0
 8005582:	693b      	ldr	r3, [r7, #16]
 8005584:	1ad3      	subs	r3, r2, r3
 8005586:	2b02      	cmp	r3, #2
 8005588:	d901      	bls.n	800558e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800558a:	2303      	movs	r3, #3
 800558c:	e045      	b.n	800561a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800558e:	4b06      	ldr	r3, [pc, #24]	; (80055a8 <HAL_RCC_OscConfig+0x470>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005596:	2b00      	cmp	r3, #0
 8005598:	d1f0      	bne.n	800557c <HAL_RCC_OscConfig+0x444>
 800559a:	e03d      	b.n	8005618 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	699b      	ldr	r3, [r3, #24]
 80055a0:	2b01      	cmp	r3, #1
 80055a2:	d107      	bne.n	80055b4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80055a4:	2301      	movs	r3, #1
 80055a6:	e038      	b.n	800561a <HAL_RCC_OscConfig+0x4e2>
 80055a8:	40023800 	.word	0x40023800
 80055ac:	40007000 	.word	0x40007000
 80055b0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80055b4:	4b1b      	ldr	r3, [pc, #108]	; (8005624 <HAL_RCC_OscConfig+0x4ec>)
 80055b6:	685b      	ldr	r3, [r3, #4]
 80055b8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	699b      	ldr	r3, [r3, #24]
 80055be:	2b01      	cmp	r3, #1
 80055c0:	d028      	beq.n	8005614 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80055cc:	429a      	cmp	r2, r3
 80055ce:	d121      	bne.n	8005614 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055da:	429a      	cmp	r2, r3
 80055dc:	d11a      	bne.n	8005614 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80055de:	68fa      	ldr	r2, [r7, #12]
 80055e0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80055e4:	4013      	ands	r3, r2
 80055e6:	687a      	ldr	r2, [r7, #4]
 80055e8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80055ea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80055ec:	4293      	cmp	r3, r2
 80055ee:	d111      	bne.n	8005614 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055fa:	085b      	lsrs	r3, r3, #1
 80055fc:	3b01      	subs	r3, #1
 80055fe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005600:	429a      	cmp	r2, r3
 8005602:	d107      	bne.n	8005614 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800560e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005610:	429a      	cmp	r2, r3
 8005612:	d001      	beq.n	8005618 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005614:	2301      	movs	r3, #1
 8005616:	e000      	b.n	800561a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005618:	2300      	movs	r3, #0
}
 800561a:	4618      	mov	r0, r3
 800561c:	3718      	adds	r7, #24
 800561e:	46bd      	mov	sp, r7
 8005620:	bd80      	pop	{r7, pc}
 8005622:	bf00      	nop
 8005624:	40023800 	.word	0x40023800

08005628 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005628:	b580      	push	{r7, lr}
 800562a:	b084      	sub	sp, #16
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
 8005630:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2b00      	cmp	r3, #0
 8005636:	d101      	bne.n	800563c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005638:	2301      	movs	r3, #1
 800563a:	e0cc      	b.n	80057d6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800563c:	4b68      	ldr	r3, [pc, #416]	; (80057e0 <HAL_RCC_ClockConfig+0x1b8>)
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f003 0307 	and.w	r3, r3, #7
 8005644:	683a      	ldr	r2, [r7, #0]
 8005646:	429a      	cmp	r2, r3
 8005648:	d90c      	bls.n	8005664 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800564a:	4b65      	ldr	r3, [pc, #404]	; (80057e0 <HAL_RCC_ClockConfig+0x1b8>)
 800564c:	683a      	ldr	r2, [r7, #0]
 800564e:	b2d2      	uxtb	r2, r2
 8005650:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005652:	4b63      	ldr	r3, [pc, #396]	; (80057e0 <HAL_RCC_ClockConfig+0x1b8>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f003 0307 	and.w	r3, r3, #7
 800565a:	683a      	ldr	r2, [r7, #0]
 800565c:	429a      	cmp	r2, r3
 800565e:	d001      	beq.n	8005664 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005660:	2301      	movs	r3, #1
 8005662:	e0b8      	b.n	80057d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f003 0302 	and.w	r3, r3, #2
 800566c:	2b00      	cmp	r3, #0
 800566e:	d020      	beq.n	80056b2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f003 0304 	and.w	r3, r3, #4
 8005678:	2b00      	cmp	r3, #0
 800567a:	d005      	beq.n	8005688 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800567c:	4b59      	ldr	r3, [pc, #356]	; (80057e4 <HAL_RCC_ClockConfig+0x1bc>)
 800567e:	689b      	ldr	r3, [r3, #8]
 8005680:	4a58      	ldr	r2, [pc, #352]	; (80057e4 <HAL_RCC_ClockConfig+0x1bc>)
 8005682:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005686:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f003 0308 	and.w	r3, r3, #8
 8005690:	2b00      	cmp	r3, #0
 8005692:	d005      	beq.n	80056a0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005694:	4b53      	ldr	r3, [pc, #332]	; (80057e4 <HAL_RCC_ClockConfig+0x1bc>)
 8005696:	689b      	ldr	r3, [r3, #8]
 8005698:	4a52      	ldr	r2, [pc, #328]	; (80057e4 <HAL_RCC_ClockConfig+0x1bc>)
 800569a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800569e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80056a0:	4b50      	ldr	r3, [pc, #320]	; (80057e4 <HAL_RCC_ClockConfig+0x1bc>)
 80056a2:	689b      	ldr	r3, [r3, #8]
 80056a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	689b      	ldr	r3, [r3, #8]
 80056ac:	494d      	ldr	r1, [pc, #308]	; (80057e4 <HAL_RCC_ClockConfig+0x1bc>)
 80056ae:	4313      	orrs	r3, r2
 80056b0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f003 0301 	and.w	r3, r3, #1
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d044      	beq.n	8005748 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	685b      	ldr	r3, [r3, #4]
 80056c2:	2b01      	cmp	r3, #1
 80056c4:	d107      	bne.n	80056d6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056c6:	4b47      	ldr	r3, [pc, #284]	; (80057e4 <HAL_RCC_ClockConfig+0x1bc>)
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d119      	bne.n	8005706 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056d2:	2301      	movs	r3, #1
 80056d4:	e07f      	b.n	80057d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	685b      	ldr	r3, [r3, #4]
 80056da:	2b02      	cmp	r3, #2
 80056dc:	d003      	beq.n	80056e6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80056e2:	2b03      	cmp	r3, #3
 80056e4:	d107      	bne.n	80056f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056e6:	4b3f      	ldr	r3, [pc, #252]	; (80057e4 <HAL_RCC_ClockConfig+0x1bc>)
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d109      	bne.n	8005706 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056f2:	2301      	movs	r3, #1
 80056f4:	e06f      	b.n	80057d6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056f6:	4b3b      	ldr	r3, [pc, #236]	; (80057e4 <HAL_RCC_ClockConfig+0x1bc>)
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f003 0302 	and.w	r3, r3, #2
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d101      	bne.n	8005706 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005702:	2301      	movs	r3, #1
 8005704:	e067      	b.n	80057d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005706:	4b37      	ldr	r3, [pc, #220]	; (80057e4 <HAL_RCC_ClockConfig+0x1bc>)
 8005708:	689b      	ldr	r3, [r3, #8]
 800570a:	f023 0203 	bic.w	r2, r3, #3
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	685b      	ldr	r3, [r3, #4]
 8005712:	4934      	ldr	r1, [pc, #208]	; (80057e4 <HAL_RCC_ClockConfig+0x1bc>)
 8005714:	4313      	orrs	r3, r2
 8005716:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005718:	f7fe fa82 	bl	8003c20 <HAL_GetTick>
 800571c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800571e:	e00a      	b.n	8005736 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005720:	f7fe fa7e 	bl	8003c20 <HAL_GetTick>
 8005724:	4602      	mov	r2, r0
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	1ad3      	subs	r3, r2, r3
 800572a:	f241 3288 	movw	r2, #5000	; 0x1388
 800572e:	4293      	cmp	r3, r2
 8005730:	d901      	bls.n	8005736 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005732:	2303      	movs	r3, #3
 8005734:	e04f      	b.n	80057d6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005736:	4b2b      	ldr	r3, [pc, #172]	; (80057e4 <HAL_RCC_ClockConfig+0x1bc>)
 8005738:	689b      	ldr	r3, [r3, #8]
 800573a:	f003 020c 	and.w	r2, r3, #12
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	685b      	ldr	r3, [r3, #4]
 8005742:	009b      	lsls	r3, r3, #2
 8005744:	429a      	cmp	r2, r3
 8005746:	d1eb      	bne.n	8005720 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005748:	4b25      	ldr	r3, [pc, #148]	; (80057e0 <HAL_RCC_ClockConfig+0x1b8>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f003 0307 	and.w	r3, r3, #7
 8005750:	683a      	ldr	r2, [r7, #0]
 8005752:	429a      	cmp	r2, r3
 8005754:	d20c      	bcs.n	8005770 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005756:	4b22      	ldr	r3, [pc, #136]	; (80057e0 <HAL_RCC_ClockConfig+0x1b8>)
 8005758:	683a      	ldr	r2, [r7, #0]
 800575a:	b2d2      	uxtb	r2, r2
 800575c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800575e:	4b20      	ldr	r3, [pc, #128]	; (80057e0 <HAL_RCC_ClockConfig+0x1b8>)
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f003 0307 	and.w	r3, r3, #7
 8005766:	683a      	ldr	r2, [r7, #0]
 8005768:	429a      	cmp	r2, r3
 800576a:	d001      	beq.n	8005770 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800576c:	2301      	movs	r3, #1
 800576e:	e032      	b.n	80057d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f003 0304 	and.w	r3, r3, #4
 8005778:	2b00      	cmp	r3, #0
 800577a:	d008      	beq.n	800578e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800577c:	4b19      	ldr	r3, [pc, #100]	; (80057e4 <HAL_RCC_ClockConfig+0x1bc>)
 800577e:	689b      	ldr	r3, [r3, #8]
 8005780:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	68db      	ldr	r3, [r3, #12]
 8005788:	4916      	ldr	r1, [pc, #88]	; (80057e4 <HAL_RCC_ClockConfig+0x1bc>)
 800578a:	4313      	orrs	r3, r2
 800578c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f003 0308 	and.w	r3, r3, #8
 8005796:	2b00      	cmp	r3, #0
 8005798:	d009      	beq.n	80057ae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800579a:	4b12      	ldr	r3, [pc, #72]	; (80057e4 <HAL_RCC_ClockConfig+0x1bc>)
 800579c:	689b      	ldr	r3, [r3, #8]
 800579e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	691b      	ldr	r3, [r3, #16]
 80057a6:	00db      	lsls	r3, r3, #3
 80057a8:	490e      	ldr	r1, [pc, #56]	; (80057e4 <HAL_RCC_ClockConfig+0x1bc>)
 80057aa:	4313      	orrs	r3, r2
 80057ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80057ae:	f000 f821 	bl	80057f4 <HAL_RCC_GetSysClockFreq>
 80057b2:	4602      	mov	r2, r0
 80057b4:	4b0b      	ldr	r3, [pc, #44]	; (80057e4 <HAL_RCC_ClockConfig+0x1bc>)
 80057b6:	689b      	ldr	r3, [r3, #8]
 80057b8:	091b      	lsrs	r3, r3, #4
 80057ba:	f003 030f 	and.w	r3, r3, #15
 80057be:	490a      	ldr	r1, [pc, #40]	; (80057e8 <HAL_RCC_ClockConfig+0x1c0>)
 80057c0:	5ccb      	ldrb	r3, [r1, r3]
 80057c2:	fa22 f303 	lsr.w	r3, r2, r3
 80057c6:	4a09      	ldr	r2, [pc, #36]	; (80057ec <HAL_RCC_ClockConfig+0x1c4>)
 80057c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80057ca:	4b09      	ldr	r3, [pc, #36]	; (80057f0 <HAL_RCC_ClockConfig+0x1c8>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	4618      	mov	r0, r3
 80057d0:	f7fe f9e2 	bl	8003b98 <HAL_InitTick>

  return HAL_OK;
 80057d4:	2300      	movs	r3, #0
}
 80057d6:	4618      	mov	r0, r3
 80057d8:	3710      	adds	r7, #16
 80057da:	46bd      	mov	sp, r7
 80057dc:	bd80      	pop	{r7, pc}
 80057de:	bf00      	nop
 80057e0:	40023c00 	.word	0x40023c00
 80057e4:	40023800 	.word	0x40023800
 80057e8:	0800ea70 	.word	0x0800ea70
 80057ec:	20000018 	.word	0x20000018
 80057f0:	2000001c 	.word	0x2000001c

080057f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80057f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80057f8:	b094      	sub	sp, #80	; 0x50
 80057fa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80057fc:	2300      	movs	r3, #0
 80057fe:	647b      	str	r3, [r7, #68]	; 0x44
 8005800:	2300      	movs	r3, #0
 8005802:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005804:	2300      	movs	r3, #0
 8005806:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005808:	2300      	movs	r3, #0
 800580a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800580c:	4b79      	ldr	r3, [pc, #484]	; (80059f4 <HAL_RCC_GetSysClockFreq+0x200>)
 800580e:	689b      	ldr	r3, [r3, #8]
 8005810:	f003 030c 	and.w	r3, r3, #12
 8005814:	2b08      	cmp	r3, #8
 8005816:	d00d      	beq.n	8005834 <HAL_RCC_GetSysClockFreq+0x40>
 8005818:	2b08      	cmp	r3, #8
 800581a:	f200 80e1 	bhi.w	80059e0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800581e:	2b00      	cmp	r3, #0
 8005820:	d002      	beq.n	8005828 <HAL_RCC_GetSysClockFreq+0x34>
 8005822:	2b04      	cmp	r3, #4
 8005824:	d003      	beq.n	800582e <HAL_RCC_GetSysClockFreq+0x3a>
 8005826:	e0db      	b.n	80059e0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005828:	4b73      	ldr	r3, [pc, #460]	; (80059f8 <HAL_RCC_GetSysClockFreq+0x204>)
 800582a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800582c:	e0db      	b.n	80059e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800582e:	4b73      	ldr	r3, [pc, #460]	; (80059fc <HAL_RCC_GetSysClockFreq+0x208>)
 8005830:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005832:	e0d8      	b.n	80059e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005834:	4b6f      	ldr	r3, [pc, #444]	; (80059f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005836:	685b      	ldr	r3, [r3, #4]
 8005838:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800583c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800583e:	4b6d      	ldr	r3, [pc, #436]	; (80059f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005840:	685b      	ldr	r3, [r3, #4]
 8005842:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005846:	2b00      	cmp	r3, #0
 8005848:	d063      	beq.n	8005912 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800584a:	4b6a      	ldr	r3, [pc, #424]	; (80059f4 <HAL_RCC_GetSysClockFreq+0x200>)
 800584c:	685b      	ldr	r3, [r3, #4]
 800584e:	099b      	lsrs	r3, r3, #6
 8005850:	2200      	movs	r2, #0
 8005852:	63bb      	str	r3, [r7, #56]	; 0x38
 8005854:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005856:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005858:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800585c:	633b      	str	r3, [r7, #48]	; 0x30
 800585e:	2300      	movs	r3, #0
 8005860:	637b      	str	r3, [r7, #52]	; 0x34
 8005862:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005866:	4622      	mov	r2, r4
 8005868:	462b      	mov	r3, r5
 800586a:	f04f 0000 	mov.w	r0, #0
 800586e:	f04f 0100 	mov.w	r1, #0
 8005872:	0159      	lsls	r1, r3, #5
 8005874:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005878:	0150      	lsls	r0, r2, #5
 800587a:	4602      	mov	r2, r0
 800587c:	460b      	mov	r3, r1
 800587e:	4621      	mov	r1, r4
 8005880:	1a51      	subs	r1, r2, r1
 8005882:	6139      	str	r1, [r7, #16]
 8005884:	4629      	mov	r1, r5
 8005886:	eb63 0301 	sbc.w	r3, r3, r1
 800588a:	617b      	str	r3, [r7, #20]
 800588c:	f04f 0200 	mov.w	r2, #0
 8005890:	f04f 0300 	mov.w	r3, #0
 8005894:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005898:	4659      	mov	r1, fp
 800589a:	018b      	lsls	r3, r1, #6
 800589c:	4651      	mov	r1, sl
 800589e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80058a2:	4651      	mov	r1, sl
 80058a4:	018a      	lsls	r2, r1, #6
 80058a6:	4651      	mov	r1, sl
 80058a8:	ebb2 0801 	subs.w	r8, r2, r1
 80058ac:	4659      	mov	r1, fp
 80058ae:	eb63 0901 	sbc.w	r9, r3, r1
 80058b2:	f04f 0200 	mov.w	r2, #0
 80058b6:	f04f 0300 	mov.w	r3, #0
 80058ba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80058be:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80058c2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80058c6:	4690      	mov	r8, r2
 80058c8:	4699      	mov	r9, r3
 80058ca:	4623      	mov	r3, r4
 80058cc:	eb18 0303 	adds.w	r3, r8, r3
 80058d0:	60bb      	str	r3, [r7, #8]
 80058d2:	462b      	mov	r3, r5
 80058d4:	eb49 0303 	adc.w	r3, r9, r3
 80058d8:	60fb      	str	r3, [r7, #12]
 80058da:	f04f 0200 	mov.w	r2, #0
 80058de:	f04f 0300 	mov.w	r3, #0
 80058e2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80058e6:	4629      	mov	r1, r5
 80058e8:	024b      	lsls	r3, r1, #9
 80058ea:	4621      	mov	r1, r4
 80058ec:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80058f0:	4621      	mov	r1, r4
 80058f2:	024a      	lsls	r2, r1, #9
 80058f4:	4610      	mov	r0, r2
 80058f6:	4619      	mov	r1, r3
 80058f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80058fa:	2200      	movs	r2, #0
 80058fc:	62bb      	str	r3, [r7, #40]	; 0x28
 80058fe:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005900:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005904:	f7fb f9d8 	bl	8000cb8 <__aeabi_uldivmod>
 8005908:	4602      	mov	r2, r0
 800590a:	460b      	mov	r3, r1
 800590c:	4613      	mov	r3, r2
 800590e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005910:	e058      	b.n	80059c4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005912:	4b38      	ldr	r3, [pc, #224]	; (80059f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005914:	685b      	ldr	r3, [r3, #4]
 8005916:	099b      	lsrs	r3, r3, #6
 8005918:	2200      	movs	r2, #0
 800591a:	4618      	mov	r0, r3
 800591c:	4611      	mov	r1, r2
 800591e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005922:	623b      	str	r3, [r7, #32]
 8005924:	2300      	movs	r3, #0
 8005926:	627b      	str	r3, [r7, #36]	; 0x24
 8005928:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800592c:	4642      	mov	r2, r8
 800592e:	464b      	mov	r3, r9
 8005930:	f04f 0000 	mov.w	r0, #0
 8005934:	f04f 0100 	mov.w	r1, #0
 8005938:	0159      	lsls	r1, r3, #5
 800593a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800593e:	0150      	lsls	r0, r2, #5
 8005940:	4602      	mov	r2, r0
 8005942:	460b      	mov	r3, r1
 8005944:	4641      	mov	r1, r8
 8005946:	ebb2 0a01 	subs.w	sl, r2, r1
 800594a:	4649      	mov	r1, r9
 800594c:	eb63 0b01 	sbc.w	fp, r3, r1
 8005950:	f04f 0200 	mov.w	r2, #0
 8005954:	f04f 0300 	mov.w	r3, #0
 8005958:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800595c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005960:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005964:	ebb2 040a 	subs.w	r4, r2, sl
 8005968:	eb63 050b 	sbc.w	r5, r3, fp
 800596c:	f04f 0200 	mov.w	r2, #0
 8005970:	f04f 0300 	mov.w	r3, #0
 8005974:	00eb      	lsls	r3, r5, #3
 8005976:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800597a:	00e2      	lsls	r2, r4, #3
 800597c:	4614      	mov	r4, r2
 800597e:	461d      	mov	r5, r3
 8005980:	4643      	mov	r3, r8
 8005982:	18e3      	adds	r3, r4, r3
 8005984:	603b      	str	r3, [r7, #0]
 8005986:	464b      	mov	r3, r9
 8005988:	eb45 0303 	adc.w	r3, r5, r3
 800598c:	607b      	str	r3, [r7, #4]
 800598e:	f04f 0200 	mov.w	r2, #0
 8005992:	f04f 0300 	mov.w	r3, #0
 8005996:	e9d7 4500 	ldrd	r4, r5, [r7]
 800599a:	4629      	mov	r1, r5
 800599c:	028b      	lsls	r3, r1, #10
 800599e:	4621      	mov	r1, r4
 80059a0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80059a4:	4621      	mov	r1, r4
 80059a6:	028a      	lsls	r2, r1, #10
 80059a8:	4610      	mov	r0, r2
 80059aa:	4619      	mov	r1, r3
 80059ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80059ae:	2200      	movs	r2, #0
 80059b0:	61bb      	str	r3, [r7, #24]
 80059b2:	61fa      	str	r2, [r7, #28]
 80059b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80059b8:	f7fb f97e 	bl	8000cb8 <__aeabi_uldivmod>
 80059bc:	4602      	mov	r2, r0
 80059be:	460b      	mov	r3, r1
 80059c0:	4613      	mov	r3, r2
 80059c2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80059c4:	4b0b      	ldr	r3, [pc, #44]	; (80059f4 <HAL_RCC_GetSysClockFreq+0x200>)
 80059c6:	685b      	ldr	r3, [r3, #4]
 80059c8:	0c1b      	lsrs	r3, r3, #16
 80059ca:	f003 0303 	and.w	r3, r3, #3
 80059ce:	3301      	adds	r3, #1
 80059d0:	005b      	lsls	r3, r3, #1
 80059d2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80059d4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80059d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80059d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80059dc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80059de:	e002      	b.n	80059e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80059e0:	4b05      	ldr	r3, [pc, #20]	; (80059f8 <HAL_RCC_GetSysClockFreq+0x204>)
 80059e2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80059e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80059e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80059e8:	4618      	mov	r0, r3
 80059ea:	3750      	adds	r7, #80	; 0x50
 80059ec:	46bd      	mov	sp, r7
 80059ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80059f2:	bf00      	nop
 80059f4:	40023800 	.word	0x40023800
 80059f8:	00f42400 	.word	0x00f42400
 80059fc:	007a1200 	.word	0x007a1200

08005a00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005a00:	b480      	push	{r7}
 8005a02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005a04:	4b03      	ldr	r3, [pc, #12]	; (8005a14 <HAL_RCC_GetHCLKFreq+0x14>)
 8005a06:	681b      	ldr	r3, [r3, #0]
}
 8005a08:	4618      	mov	r0, r3
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a10:	4770      	bx	lr
 8005a12:	bf00      	nop
 8005a14:	20000018 	.word	0x20000018

08005a18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005a1c:	f7ff fff0 	bl	8005a00 <HAL_RCC_GetHCLKFreq>
 8005a20:	4602      	mov	r2, r0
 8005a22:	4b05      	ldr	r3, [pc, #20]	; (8005a38 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005a24:	689b      	ldr	r3, [r3, #8]
 8005a26:	0a9b      	lsrs	r3, r3, #10
 8005a28:	f003 0307 	and.w	r3, r3, #7
 8005a2c:	4903      	ldr	r1, [pc, #12]	; (8005a3c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005a2e:	5ccb      	ldrb	r3, [r1, r3]
 8005a30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005a34:	4618      	mov	r0, r3
 8005a36:	bd80      	pop	{r7, pc}
 8005a38:	40023800 	.word	0x40023800
 8005a3c:	0800ea80 	.word	0x0800ea80

08005a40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005a44:	f7ff ffdc 	bl	8005a00 <HAL_RCC_GetHCLKFreq>
 8005a48:	4602      	mov	r2, r0
 8005a4a:	4b05      	ldr	r3, [pc, #20]	; (8005a60 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005a4c:	689b      	ldr	r3, [r3, #8]
 8005a4e:	0b5b      	lsrs	r3, r3, #13
 8005a50:	f003 0307 	and.w	r3, r3, #7
 8005a54:	4903      	ldr	r1, [pc, #12]	; (8005a64 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005a56:	5ccb      	ldrb	r3, [r1, r3]
 8005a58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005a5c:	4618      	mov	r0, r3
 8005a5e:	bd80      	pop	{r7, pc}
 8005a60:	40023800 	.word	0x40023800
 8005a64:	0800ea80 	.word	0x0800ea80

08005a68 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b082      	sub	sp, #8
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d101      	bne.n	8005a7a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005a76:	2301      	movs	r3, #1
 8005a78:	e03f      	b.n	8005afa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a80:	b2db      	uxtb	r3, r3
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d106      	bne.n	8005a94 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	2200      	movs	r2, #0
 8005a8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005a8e:	6878      	ldr	r0, [r7, #4]
 8005a90:	f7fd fca0 	bl	80033d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2224      	movs	r2, #36	; 0x24
 8005a98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	68da      	ldr	r2, [r3, #12]
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005aaa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005aac:	6878      	ldr	r0, [r7, #4]
 8005aae:	f000 fc23 	bl	80062f8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	691a      	ldr	r2, [r3, #16]
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005ac0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	695a      	ldr	r2, [r3, #20]
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005ad0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	68da      	ldr	r2, [r3, #12]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005ae0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2220      	movs	r2, #32
 8005aec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2220      	movs	r2, #32
 8005af4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005af8:	2300      	movs	r3, #0
}
 8005afa:	4618      	mov	r0, r3
 8005afc:	3708      	adds	r7, #8
 8005afe:	46bd      	mov	sp, r7
 8005b00:	bd80      	pop	{r7, pc}

08005b02 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b02:	b580      	push	{r7, lr}
 8005b04:	b08a      	sub	sp, #40	; 0x28
 8005b06:	af02      	add	r7, sp, #8
 8005b08:	60f8      	str	r0, [r7, #12]
 8005b0a:	60b9      	str	r1, [r7, #8]
 8005b0c:	603b      	str	r3, [r7, #0]
 8005b0e:	4613      	mov	r3, r2
 8005b10:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005b12:	2300      	movs	r3, #0
 8005b14:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b1c:	b2db      	uxtb	r3, r3
 8005b1e:	2b20      	cmp	r3, #32
 8005b20:	d17c      	bne.n	8005c1c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d002      	beq.n	8005b2e <HAL_UART_Transmit+0x2c>
 8005b28:	88fb      	ldrh	r3, [r7, #6]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d101      	bne.n	8005b32 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005b2e:	2301      	movs	r3, #1
 8005b30:	e075      	b.n	8005c1e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b38:	2b01      	cmp	r3, #1
 8005b3a:	d101      	bne.n	8005b40 <HAL_UART_Transmit+0x3e>
 8005b3c:	2302      	movs	r3, #2
 8005b3e:	e06e      	b.n	8005c1e <HAL_UART_Transmit+0x11c>
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	2201      	movs	r2, #1
 8005b44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	2221      	movs	r2, #33	; 0x21
 8005b52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005b56:	f7fe f863 	bl	8003c20 <HAL_GetTick>
 8005b5a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	88fa      	ldrh	r2, [r7, #6]
 8005b60:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	88fa      	ldrh	r2, [r7, #6]
 8005b66:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	689b      	ldr	r3, [r3, #8]
 8005b6c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b70:	d108      	bne.n	8005b84 <HAL_UART_Transmit+0x82>
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	691b      	ldr	r3, [r3, #16]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d104      	bne.n	8005b84 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005b7e:	68bb      	ldr	r3, [r7, #8]
 8005b80:	61bb      	str	r3, [r7, #24]
 8005b82:	e003      	b.n	8005b8c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005b84:	68bb      	ldr	r3, [r7, #8]
 8005b86:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005b88:	2300      	movs	r3, #0
 8005b8a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005b94:	e02a      	b.n	8005bec <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	9300      	str	r3, [sp, #0]
 8005b9a:	697b      	ldr	r3, [r7, #20]
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	2180      	movs	r1, #128	; 0x80
 8005ba0:	68f8      	ldr	r0, [r7, #12]
 8005ba2:	f000 fa11 	bl	8005fc8 <UART_WaitOnFlagUntilTimeout>
 8005ba6:	4603      	mov	r3, r0
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d001      	beq.n	8005bb0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005bac:	2303      	movs	r3, #3
 8005bae:	e036      	b.n	8005c1e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005bb0:	69fb      	ldr	r3, [r7, #28]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d10b      	bne.n	8005bce <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005bb6:	69bb      	ldr	r3, [r7, #24]
 8005bb8:	881b      	ldrh	r3, [r3, #0]
 8005bba:	461a      	mov	r2, r3
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005bc4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005bc6:	69bb      	ldr	r3, [r7, #24]
 8005bc8:	3302      	adds	r3, #2
 8005bca:	61bb      	str	r3, [r7, #24]
 8005bcc:	e007      	b.n	8005bde <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005bce:	69fb      	ldr	r3, [r7, #28]
 8005bd0:	781a      	ldrb	r2, [r3, #0]
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005bd8:	69fb      	ldr	r3, [r7, #28]
 8005bda:	3301      	adds	r3, #1
 8005bdc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005be2:	b29b      	uxth	r3, r3
 8005be4:	3b01      	subs	r3, #1
 8005be6:	b29a      	uxth	r2, r3
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005bf0:	b29b      	uxth	r3, r3
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d1cf      	bne.n	8005b96 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	9300      	str	r3, [sp, #0]
 8005bfa:	697b      	ldr	r3, [r7, #20]
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	2140      	movs	r1, #64	; 0x40
 8005c00:	68f8      	ldr	r0, [r7, #12]
 8005c02:	f000 f9e1 	bl	8005fc8 <UART_WaitOnFlagUntilTimeout>
 8005c06:	4603      	mov	r3, r0
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d001      	beq.n	8005c10 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005c0c:	2303      	movs	r3, #3
 8005c0e:	e006      	b.n	8005c1e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	2220      	movs	r2, #32
 8005c14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005c18:	2300      	movs	r3, #0
 8005c1a:	e000      	b.n	8005c1e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005c1c:	2302      	movs	r3, #2
  }
}
 8005c1e:	4618      	mov	r0, r3
 8005c20:	3720      	adds	r7, #32
 8005c22:	46bd      	mov	sp, r7
 8005c24:	bd80      	pop	{r7, pc}

08005c26 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005c26:	b580      	push	{r7, lr}
 8005c28:	b084      	sub	sp, #16
 8005c2a:	af00      	add	r7, sp, #0
 8005c2c:	60f8      	str	r0, [r7, #12]
 8005c2e:	60b9      	str	r1, [r7, #8]
 8005c30:	4613      	mov	r3, r2
 8005c32:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005c3a:	b2db      	uxtb	r3, r3
 8005c3c:	2b20      	cmp	r3, #32
 8005c3e:	d11d      	bne.n	8005c7c <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c40:	68bb      	ldr	r3, [r7, #8]
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d002      	beq.n	8005c4c <HAL_UART_Receive_DMA+0x26>
 8005c46:	88fb      	ldrh	r3, [r7, #6]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d101      	bne.n	8005c50 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8005c4c:	2301      	movs	r3, #1
 8005c4e:	e016      	b.n	8005c7e <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c56:	2b01      	cmp	r3, #1
 8005c58:	d101      	bne.n	8005c5e <HAL_UART_Receive_DMA+0x38>
 8005c5a:	2302      	movs	r3, #2
 8005c5c:	e00f      	b.n	8005c7e <HAL_UART_Receive_DMA+0x58>
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	2201      	movs	r2, #1
 8005c62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	2200      	movs	r2, #0
 8005c6a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8005c6c:	88fb      	ldrh	r3, [r7, #6]
 8005c6e:	461a      	mov	r2, r3
 8005c70:	68b9      	ldr	r1, [r7, #8]
 8005c72:	68f8      	ldr	r0, [r7, #12]
 8005c74:	f000 fa16 	bl	80060a4 <UART_Start_Receive_DMA>
 8005c78:	4603      	mov	r3, r0
 8005c7a:	e000      	b.n	8005c7e <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005c7c:	2302      	movs	r3, #2
  }
}
 8005c7e:	4618      	mov	r0, r3
 8005c80:	3710      	adds	r7, #16
 8005c82:	46bd      	mov	sp, r7
 8005c84:	bd80      	pop	{r7, pc}

08005c86 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8005c86:	b580      	push	{r7, lr}
 8005c88:	b090      	sub	sp, #64	; 0x40
 8005c8a:	af00      	add	r7, sp, #0
 8005c8c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005c8e:	2300      	movs	r3, #0
 8005c90:	63fb      	str	r3, [r7, #60]	; 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	695b      	ldr	r3, [r3, #20]
 8005c98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c9c:	2b80      	cmp	r3, #128	; 0x80
 8005c9e:	bf0c      	ite	eq
 8005ca0:	2301      	moveq	r3, #1
 8005ca2:	2300      	movne	r3, #0
 8005ca4:	b2db      	uxtb	r3, r3
 8005ca6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cae:	b2db      	uxtb	r3, r3
 8005cb0:	2b21      	cmp	r3, #33	; 0x21
 8005cb2:	d128      	bne.n	8005d06 <HAL_UART_DMAStop+0x80>
 8005cb4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d025      	beq.n	8005d06 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	3314      	adds	r3, #20
 8005cc0:	627b      	str	r3, [r7, #36]	; 0x24
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cc4:	e853 3f00 	ldrex	r3, [r3]
 8005cc8:	623b      	str	r3, [r7, #32]
   return(result);
 8005cca:	6a3b      	ldr	r3, [r7, #32]
 8005ccc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005cd0:	63bb      	str	r3, [r7, #56]	; 0x38
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	3314      	adds	r3, #20
 8005cd8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005cda:	633a      	str	r2, [r7, #48]	; 0x30
 8005cdc:	62fb      	str	r3, [r7, #44]	; 0x2c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cde:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005ce0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005ce2:	e841 2300 	strex	r3, r2, [r1]
 8005ce6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005ce8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d1e5      	bne.n	8005cba <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d004      	beq.n	8005d00 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	f7fe fd8c 	bl	8004818 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8005d00:	6878      	ldr	r0, [r7, #4]
 8005d02:	f000 fa6d 	bl	80061e0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	695b      	ldr	r3, [r3, #20]
 8005d0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d10:	2b40      	cmp	r3, #64	; 0x40
 8005d12:	bf0c      	ite	eq
 8005d14:	2301      	moveq	r3, #1
 8005d16:	2300      	movne	r3, #0
 8005d18:	b2db      	uxtb	r3, r3
 8005d1a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005d22:	b2db      	uxtb	r3, r3
 8005d24:	2b22      	cmp	r3, #34	; 0x22
 8005d26:	d128      	bne.n	8005d7a <HAL_UART_DMAStop+0xf4>
 8005d28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d025      	beq.n	8005d7a <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	3314      	adds	r3, #20
 8005d34:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d36:	693b      	ldr	r3, [r7, #16]
 8005d38:	e853 3f00 	ldrex	r3, [r3]
 8005d3c:	60fb      	str	r3, [r7, #12]
   return(result);
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005d44:	637b      	str	r3, [r7, #52]	; 0x34
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	3314      	adds	r3, #20
 8005d4c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005d4e:	61fa      	str	r2, [r7, #28]
 8005d50:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d52:	69b9      	ldr	r1, [r7, #24]
 8005d54:	69fa      	ldr	r2, [r7, #28]
 8005d56:	e841 2300 	strex	r3, r2, [r1]
 8005d5a:	617b      	str	r3, [r7, #20]
   return(result);
 8005d5c:	697b      	ldr	r3, [r7, #20]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d1e5      	bne.n	8005d2e <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d004      	beq.n	8005d74 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d6e:	4618      	mov	r0, r3
 8005d70:	f7fe fd52 	bl	8004818 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8005d74:	6878      	ldr	r0, [r7, #4]
 8005d76:	f000 fa5b 	bl	8006230 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8005d7a:	2300      	movs	r3, #0
}
 8005d7c:	4618      	mov	r0, r3
 8005d7e:	3740      	adds	r7, #64	; 0x40
 8005d80:	46bd      	mov	sp, r7
 8005d82:	bd80      	pop	{r7, pc}

08005d84 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005d84:	b480      	push	{r7}
 8005d86:	b083      	sub	sp, #12
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005d8c:	bf00      	nop
 8005d8e:	370c      	adds	r7, #12
 8005d90:	46bd      	mov	sp, r7
 8005d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d96:	4770      	bx	lr

08005d98 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005d98:	b480      	push	{r7}
 8005d9a:	b083      	sub	sp, #12
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005da0:	bf00      	nop
 8005da2:	370c      	adds	r7, #12
 8005da4:	46bd      	mov	sp, r7
 8005da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005daa:	4770      	bx	lr

08005dac <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005dac:	b480      	push	{r7}
 8005dae:	b083      	sub	sp, #12
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005db4:	bf00      	nop
 8005db6:	370c      	adds	r7, #12
 8005db8:	46bd      	mov	sp, r7
 8005dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbe:	4770      	bx	lr

08005dc0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005dc0:	b480      	push	{r7}
 8005dc2:	b083      	sub	sp, #12
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
 8005dc8:	460b      	mov	r3, r1
 8005dca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005dcc:	bf00      	nop
 8005dce:	370c      	adds	r7, #12
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd6:	4770      	bx	lr

08005dd8 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b09c      	sub	sp, #112	; 0x70
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005de4:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d172      	bne.n	8005eda <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8005df4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005df6:	2200      	movs	r2, #0
 8005df8:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005dfa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	330c      	adds	r3, #12
 8005e00:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e02:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005e04:	e853 3f00 	ldrex	r3, [r3]
 8005e08:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005e0a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e0c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005e10:	66bb      	str	r3, [r7, #104]	; 0x68
 8005e12:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	330c      	adds	r3, #12
 8005e18:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005e1a:	65ba      	str	r2, [r7, #88]	; 0x58
 8005e1c:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e1e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005e20:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005e22:	e841 2300 	strex	r3, r2, [r1]
 8005e26:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005e28:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d1e5      	bne.n	8005dfa <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	3314      	adds	r3, #20
 8005e34:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e38:	e853 3f00 	ldrex	r3, [r3]
 8005e3c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005e3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e40:	f023 0301 	bic.w	r3, r3, #1
 8005e44:	667b      	str	r3, [r7, #100]	; 0x64
 8005e46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	3314      	adds	r3, #20
 8005e4c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005e4e:	647a      	str	r2, [r7, #68]	; 0x44
 8005e50:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e52:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005e54:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005e56:	e841 2300 	strex	r3, r2, [r1]
 8005e5a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005e5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d1e5      	bne.n	8005e2e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005e62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	3314      	adds	r3, #20
 8005e68:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e6c:	e853 3f00 	ldrex	r3, [r3]
 8005e70:	623b      	str	r3, [r7, #32]
   return(result);
 8005e72:	6a3b      	ldr	r3, [r7, #32]
 8005e74:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005e78:	663b      	str	r3, [r7, #96]	; 0x60
 8005e7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	3314      	adds	r3, #20
 8005e80:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005e82:	633a      	str	r2, [r7, #48]	; 0x30
 8005e84:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e86:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005e88:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005e8a:	e841 2300 	strex	r3, r2, [r1]
 8005e8e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005e90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d1e5      	bne.n	8005e62 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005e96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e98:	2220      	movs	r2, #32
 8005e9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ea2:	2b01      	cmp	r3, #1
 8005ea4:	d119      	bne.n	8005eda <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ea6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	330c      	adds	r3, #12
 8005eac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eae:	693b      	ldr	r3, [r7, #16]
 8005eb0:	e853 3f00 	ldrex	r3, [r3]
 8005eb4:	60fb      	str	r3, [r7, #12]
   return(result);
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	f023 0310 	bic.w	r3, r3, #16
 8005ebc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005ebe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	330c      	adds	r3, #12
 8005ec4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005ec6:	61fa      	str	r2, [r7, #28]
 8005ec8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eca:	69b9      	ldr	r1, [r7, #24]
 8005ecc:	69fa      	ldr	r2, [r7, #28]
 8005ece:	e841 2300 	strex	r3, r2, [r1]
 8005ed2:	617b      	str	r3, [r7, #20]
   return(result);
 8005ed4:	697b      	ldr	r3, [r7, #20]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d1e5      	bne.n	8005ea6 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005eda:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ede:	2b01      	cmp	r3, #1
 8005ee0:	d106      	bne.n	8005ef0 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005ee2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ee4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005ee6:	4619      	mov	r1, r3
 8005ee8:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8005eea:	f7ff ff69 	bl	8005dc0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005eee:	e002      	b.n	8005ef6 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8005ef0:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8005ef2:	f7ff ff47 	bl	8005d84 <HAL_UART_RxCpltCallback>
}
 8005ef6:	bf00      	nop
 8005ef8:	3770      	adds	r7, #112	; 0x70
 8005efa:	46bd      	mov	sp, r7
 8005efc:	bd80      	pop	{r7, pc}

08005efe <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005efe:	b580      	push	{r7, lr}
 8005f00:	b084      	sub	sp, #16
 8005f02:	af00      	add	r7, sp, #0
 8005f04:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f0a:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f10:	2b01      	cmp	r3, #1
 8005f12:	d108      	bne.n	8005f26 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005f18:	085b      	lsrs	r3, r3, #1
 8005f1a:	b29b      	uxth	r3, r3
 8005f1c:	4619      	mov	r1, r3
 8005f1e:	68f8      	ldr	r0, [r7, #12]
 8005f20:	f7ff ff4e 	bl	8005dc0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005f24:	e002      	b.n	8005f2c <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8005f26:	68f8      	ldr	r0, [r7, #12]
 8005f28:	f7ff ff36 	bl	8005d98 <HAL_UART_RxHalfCpltCallback>
}
 8005f2c:	bf00      	nop
 8005f2e:	3710      	adds	r7, #16
 8005f30:	46bd      	mov	sp, r7
 8005f32:	bd80      	pop	{r7, pc}

08005f34 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b084      	sub	sp, #16
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f44:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005f46:	68bb      	ldr	r3, [r7, #8]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	695b      	ldr	r3, [r3, #20]
 8005f4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f50:	2b80      	cmp	r3, #128	; 0x80
 8005f52:	bf0c      	ite	eq
 8005f54:	2301      	moveq	r3, #1
 8005f56:	2300      	movne	r3, #0
 8005f58:	b2db      	uxtb	r3, r3
 8005f5a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005f5c:	68bb      	ldr	r3, [r7, #8]
 8005f5e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f62:	b2db      	uxtb	r3, r3
 8005f64:	2b21      	cmp	r3, #33	; 0x21
 8005f66:	d108      	bne.n	8005f7a <UART_DMAError+0x46>
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d005      	beq.n	8005f7a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005f6e:	68bb      	ldr	r3, [r7, #8]
 8005f70:	2200      	movs	r2, #0
 8005f72:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8005f74:	68b8      	ldr	r0, [r7, #8]
 8005f76:	f000 f933 	bl	80061e0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005f7a:	68bb      	ldr	r3, [r7, #8]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	695b      	ldr	r3, [r3, #20]
 8005f80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f84:	2b40      	cmp	r3, #64	; 0x40
 8005f86:	bf0c      	ite	eq
 8005f88:	2301      	moveq	r3, #1
 8005f8a:	2300      	movne	r3, #0
 8005f8c:	b2db      	uxtb	r3, r3
 8005f8e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005f90:	68bb      	ldr	r3, [r7, #8]
 8005f92:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005f96:	b2db      	uxtb	r3, r3
 8005f98:	2b22      	cmp	r3, #34	; 0x22
 8005f9a:	d108      	bne.n	8005fae <UART_DMAError+0x7a>
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d005      	beq.n	8005fae <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005fa2:	68bb      	ldr	r3, [r7, #8]
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8005fa8:	68b8      	ldr	r0, [r7, #8]
 8005faa:	f000 f941 	bl	8006230 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005fae:	68bb      	ldr	r3, [r7, #8]
 8005fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fb2:	f043 0210 	orr.w	r2, r3, #16
 8005fb6:	68bb      	ldr	r3, [r7, #8]
 8005fb8:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005fba:	68b8      	ldr	r0, [r7, #8]
 8005fbc:	f7ff fef6 	bl	8005dac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005fc0:	bf00      	nop
 8005fc2:	3710      	adds	r7, #16
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	bd80      	pop	{r7, pc}

08005fc8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	b090      	sub	sp, #64	; 0x40
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	60f8      	str	r0, [r7, #12]
 8005fd0:	60b9      	str	r1, [r7, #8]
 8005fd2:	603b      	str	r3, [r7, #0]
 8005fd4:	4613      	mov	r3, r2
 8005fd6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005fd8:	e050      	b.n	800607c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005fda:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005fdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fe0:	d04c      	beq.n	800607c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005fe2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d007      	beq.n	8005ff8 <UART_WaitOnFlagUntilTimeout+0x30>
 8005fe8:	f7fd fe1a 	bl	8003c20 <HAL_GetTick>
 8005fec:	4602      	mov	r2, r0
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	1ad3      	subs	r3, r2, r3
 8005ff2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005ff4:	429a      	cmp	r2, r3
 8005ff6:	d241      	bcs.n	800607c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	330c      	adds	r3, #12
 8005ffe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006000:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006002:	e853 3f00 	ldrex	r3, [r3]
 8006006:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800600a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800600e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	330c      	adds	r3, #12
 8006016:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006018:	637a      	str	r2, [r7, #52]	; 0x34
 800601a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800601c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800601e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006020:	e841 2300 	strex	r3, r2, [r1]
 8006024:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006026:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006028:	2b00      	cmp	r3, #0
 800602a:	d1e5      	bne.n	8005ff8 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	3314      	adds	r3, #20
 8006032:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006034:	697b      	ldr	r3, [r7, #20]
 8006036:	e853 3f00 	ldrex	r3, [r3]
 800603a:	613b      	str	r3, [r7, #16]
   return(result);
 800603c:	693b      	ldr	r3, [r7, #16]
 800603e:	f023 0301 	bic.w	r3, r3, #1
 8006042:	63bb      	str	r3, [r7, #56]	; 0x38
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	3314      	adds	r3, #20
 800604a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800604c:	623a      	str	r2, [r7, #32]
 800604e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006050:	69f9      	ldr	r1, [r7, #28]
 8006052:	6a3a      	ldr	r2, [r7, #32]
 8006054:	e841 2300 	strex	r3, r2, [r1]
 8006058:	61bb      	str	r3, [r7, #24]
   return(result);
 800605a:	69bb      	ldr	r3, [r7, #24]
 800605c:	2b00      	cmp	r3, #0
 800605e:	d1e5      	bne.n	800602c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	2220      	movs	r2, #32
 8006064:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	2220      	movs	r2, #32
 800606c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	2200      	movs	r2, #0
 8006074:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006078:	2303      	movs	r3, #3
 800607a:	e00f      	b.n	800609c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	681a      	ldr	r2, [r3, #0]
 8006082:	68bb      	ldr	r3, [r7, #8]
 8006084:	4013      	ands	r3, r2
 8006086:	68ba      	ldr	r2, [r7, #8]
 8006088:	429a      	cmp	r2, r3
 800608a:	bf0c      	ite	eq
 800608c:	2301      	moveq	r3, #1
 800608e:	2300      	movne	r3, #0
 8006090:	b2db      	uxtb	r3, r3
 8006092:	461a      	mov	r2, r3
 8006094:	79fb      	ldrb	r3, [r7, #7]
 8006096:	429a      	cmp	r2, r3
 8006098:	d09f      	beq.n	8005fda <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800609a:	2300      	movs	r3, #0
}
 800609c:	4618      	mov	r0, r3
 800609e:	3740      	adds	r7, #64	; 0x40
 80060a0:	46bd      	mov	sp, r7
 80060a2:	bd80      	pop	{r7, pc}

080060a4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b098      	sub	sp, #96	; 0x60
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	60f8      	str	r0, [r7, #12]
 80060ac:	60b9      	str	r1, [r7, #8]
 80060ae:	4613      	mov	r3, r2
 80060b0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80060b2:	68ba      	ldr	r2, [r7, #8]
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	88fa      	ldrh	r2, [r7, #6]
 80060bc:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	2200      	movs	r2, #0
 80060c2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	2222      	movs	r2, #34	; 0x22
 80060c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060d0:	4a40      	ldr	r2, [pc, #256]	; (80061d4 <UART_Start_Receive_DMA+0x130>)
 80060d2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060d8:	4a3f      	ldr	r2, [pc, #252]	; (80061d8 <UART_Start_Receive_DMA+0x134>)
 80060da:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060e0:	4a3e      	ldr	r2, [pc, #248]	; (80061dc <UART_Start_Receive_DMA+0x138>)
 80060e2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060e8:	2200      	movs	r2, #0
 80060ea:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80060ec:	f107 0308 	add.w	r3, r7, #8
 80060f0:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	3304      	adds	r3, #4
 80060fc:	4619      	mov	r1, r3
 80060fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006100:	681a      	ldr	r2, [r3, #0]
 8006102:	88fb      	ldrh	r3, [r7, #6]
 8006104:	f7fe fb30 	bl	8004768 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006108:	2300      	movs	r3, #0
 800610a:	613b      	str	r3, [r7, #16]
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	613b      	str	r3, [r7, #16]
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	613b      	str	r3, [r7, #16]
 800611c:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	2200      	movs	r2, #0
 8006122:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	691b      	ldr	r3, [r3, #16]
 800612a:	2b00      	cmp	r3, #0
 800612c:	d019      	beq.n	8006162 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	330c      	adds	r3, #12
 8006134:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006136:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006138:	e853 3f00 	ldrex	r3, [r3]
 800613c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800613e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006140:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006144:	65bb      	str	r3, [r7, #88]	; 0x58
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	330c      	adds	r3, #12
 800614c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800614e:	64fa      	str	r2, [r7, #76]	; 0x4c
 8006150:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006152:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8006154:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006156:	e841 2300 	strex	r3, r2, [r1]
 800615a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800615c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800615e:	2b00      	cmp	r3, #0
 8006160:	d1e5      	bne.n	800612e <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	3314      	adds	r3, #20
 8006168:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800616a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800616c:	e853 3f00 	ldrex	r3, [r3]
 8006170:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006172:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006174:	f043 0301 	orr.w	r3, r3, #1
 8006178:	657b      	str	r3, [r7, #84]	; 0x54
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	3314      	adds	r3, #20
 8006180:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006182:	63ba      	str	r2, [r7, #56]	; 0x38
 8006184:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006186:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8006188:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800618a:	e841 2300 	strex	r3, r2, [r1]
 800618e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006190:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006192:	2b00      	cmp	r3, #0
 8006194:	d1e5      	bne.n	8006162 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	3314      	adds	r3, #20
 800619c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800619e:	69bb      	ldr	r3, [r7, #24]
 80061a0:	e853 3f00 	ldrex	r3, [r3]
 80061a4:	617b      	str	r3, [r7, #20]
   return(result);
 80061a6:	697b      	ldr	r3, [r7, #20]
 80061a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80061ac:	653b      	str	r3, [r7, #80]	; 0x50
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	3314      	adds	r3, #20
 80061b4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80061b6:	627a      	str	r2, [r7, #36]	; 0x24
 80061b8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061ba:	6a39      	ldr	r1, [r7, #32]
 80061bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80061be:	e841 2300 	strex	r3, r2, [r1]
 80061c2:	61fb      	str	r3, [r7, #28]
   return(result);
 80061c4:	69fb      	ldr	r3, [r7, #28]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d1e5      	bne.n	8006196 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 80061ca:	2300      	movs	r3, #0
}
 80061cc:	4618      	mov	r0, r3
 80061ce:	3760      	adds	r7, #96	; 0x60
 80061d0:	46bd      	mov	sp, r7
 80061d2:	bd80      	pop	{r7, pc}
 80061d4:	08005dd9 	.word	0x08005dd9
 80061d8:	08005eff 	.word	0x08005eff
 80061dc:	08005f35 	.word	0x08005f35

080061e0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80061e0:	b480      	push	{r7}
 80061e2:	b089      	sub	sp, #36	; 0x24
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	330c      	adds	r3, #12
 80061ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	e853 3f00 	ldrex	r3, [r3]
 80061f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80061f8:	68bb      	ldr	r3, [r7, #8]
 80061fa:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80061fe:	61fb      	str	r3, [r7, #28]
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	330c      	adds	r3, #12
 8006206:	69fa      	ldr	r2, [r7, #28]
 8006208:	61ba      	str	r2, [r7, #24]
 800620a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800620c:	6979      	ldr	r1, [r7, #20]
 800620e:	69ba      	ldr	r2, [r7, #24]
 8006210:	e841 2300 	strex	r3, r2, [r1]
 8006214:	613b      	str	r3, [r7, #16]
   return(result);
 8006216:	693b      	ldr	r3, [r7, #16]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d1e5      	bne.n	80061e8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2220      	movs	r2, #32
 8006220:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8006224:	bf00      	nop
 8006226:	3724      	adds	r7, #36	; 0x24
 8006228:	46bd      	mov	sp, r7
 800622a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622e:	4770      	bx	lr

08006230 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006230:	b480      	push	{r7}
 8006232:	b095      	sub	sp, #84	; 0x54
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	330c      	adds	r3, #12
 800623e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006240:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006242:	e853 3f00 	ldrex	r3, [r3]
 8006246:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006248:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800624a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800624e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	330c      	adds	r3, #12
 8006256:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006258:	643a      	str	r2, [r7, #64]	; 0x40
 800625a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800625c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800625e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006260:	e841 2300 	strex	r3, r2, [r1]
 8006264:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006266:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006268:	2b00      	cmp	r3, #0
 800626a:	d1e5      	bne.n	8006238 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	3314      	adds	r3, #20
 8006272:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006274:	6a3b      	ldr	r3, [r7, #32]
 8006276:	e853 3f00 	ldrex	r3, [r3]
 800627a:	61fb      	str	r3, [r7, #28]
   return(result);
 800627c:	69fb      	ldr	r3, [r7, #28]
 800627e:	f023 0301 	bic.w	r3, r3, #1
 8006282:	64bb      	str	r3, [r7, #72]	; 0x48
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	3314      	adds	r3, #20
 800628a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800628c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800628e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006290:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006292:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006294:	e841 2300 	strex	r3, r2, [r1]
 8006298:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800629a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800629c:	2b00      	cmp	r3, #0
 800629e:	d1e5      	bne.n	800626c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062a4:	2b01      	cmp	r3, #1
 80062a6:	d119      	bne.n	80062dc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	330c      	adds	r3, #12
 80062ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	e853 3f00 	ldrex	r3, [r3]
 80062b6:	60bb      	str	r3, [r7, #8]
   return(result);
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	f023 0310 	bic.w	r3, r3, #16
 80062be:	647b      	str	r3, [r7, #68]	; 0x44
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	330c      	adds	r3, #12
 80062c6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80062c8:	61ba      	str	r2, [r7, #24]
 80062ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062cc:	6979      	ldr	r1, [r7, #20]
 80062ce:	69ba      	ldr	r2, [r7, #24]
 80062d0:	e841 2300 	strex	r3, r2, [r1]
 80062d4:	613b      	str	r3, [r7, #16]
   return(result);
 80062d6:	693b      	ldr	r3, [r7, #16]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d1e5      	bne.n	80062a8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2220      	movs	r2, #32
 80062e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2200      	movs	r2, #0
 80062e8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80062ea:	bf00      	nop
 80062ec:	3754      	adds	r7, #84	; 0x54
 80062ee:	46bd      	mov	sp, r7
 80062f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f4:	4770      	bx	lr
	...

080062f8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80062f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80062fc:	b0c0      	sub	sp, #256	; 0x100
 80062fe:	af00      	add	r7, sp, #0
 8006300:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006304:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	691b      	ldr	r3, [r3, #16]
 800630c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006310:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006314:	68d9      	ldr	r1, [r3, #12]
 8006316:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800631a:	681a      	ldr	r2, [r3, #0]
 800631c:	ea40 0301 	orr.w	r3, r0, r1
 8006320:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006322:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006326:	689a      	ldr	r2, [r3, #8]
 8006328:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800632c:	691b      	ldr	r3, [r3, #16]
 800632e:	431a      	orrs	r2, r3
 8006330:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006334:	695b      	ldr	r3, [r3, #20]
 8006336:	431a      	orrs	r2, r3
 8006338:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800633c:	69db      	ldr	r3, [r3, #28]
 800633e:	4313      	orrs	r3, r2
 8006340:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006344:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	68db      	ldr	r3, [r3, #12]
 800634c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006350:	f021 010c 	bic.w	r1, r1, #12
 8006354:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006358:	681a      	ldr	r2, [r3, #0]
 800635a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800635e:	430b      	orrs	r3, r1
 8006360:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006362:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	695b      	ldr	r3, [r3, #20]
 800636a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800636e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006372:	6999      	ldr	r1, [r3, #24]
 8006374:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006378:	681a      	ldr	r2, [r3, #0]
 800637a:	ea40 0301 	orr.w	r3, r0, r1
 800637e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006380:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006384:	681a      	ldr	r2, [r3, #0]
 8006386:	4b8f      	ldr	r3, [pc, #572]	; (80065c4 <UART_SetConfig+0x2cc>)
 8006388:	429a      	cmp	r2, r3
 800638a:	d005      	beq.n	8006398 <UART_SetConfig+0xa0>
 800638c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006390:	681a      	ldr	r2, [r3, #0]
 8006392:	4b8d      	ldr	r3, [pc, #564]	; (80065c8 <UART_SetConfig+0x2d0>)
 8006394:	429a      	cmp	r2, r3
 8006396:	d104      	bne.n	80063a2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006398:	f7ff fb52 	bl	8005a40 <HAL_RCC_GetPCLK2Freq>
 800639c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80063a0:	e003      	b.n	80063aa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80063a2:	f7ff fb39 	bl	8005a18 <HAL_RCC_GetPCLK1Freq>
 80063a6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80063aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063ae:	69db      	ldr	r3, [r3, #28]
 80063b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80063b4:	f040 810c 	bne.w	80065d0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80063b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80063bc:	2200      	movs	r2, #0
 80063be:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80063c2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80063c6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80063ca:	4622      	mov	r2, r4
 80063cc:	462b      	mov	r3, r5
 80063ce:	1891      	adds	r1, r2, r2
 80063d0:	65b9      	str	r1, [r7, #88]	; 0x58
 80063d2:	415b      	adcs	r3, r3
 80063d4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80063d6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80063da:	4621      	mov	r1, r4
 80063dc:	eb12 0801 	adds.w	r8, r2, r1
 80063e0:	4629      	mov	r1, r5
 80063e2:	eb43 0901 	adc.w	r9, r3, r1
 80063e6:	f04f 0200 	mov.w	r2, #0
 80063ea:	f04f 0300 	mov.w	r3, #0
 80063ee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80063f2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80063f6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80063fa:	4690      	mov	r8, r2
 80063fc:	4699      	mov	r9, r3
 80063fe:	4623      	mov	r3, r4
 8006400:	eb18 0303 	adds.w	r3, r8, r3
 8006404:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006408:	462b      	mov	r3, r5
 800640a:	eb49 0303 	adc.w	r3, r9, r3
 800640e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006412:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006416:	685b      	ldr	r3, [r3, #4]
 8006418:	2200      	movs	r2, #0
 800641a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800641e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006422:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006426:	460b      	mov	r3, r1
 8006428:	18db      	adds	r3, r3, r3
 800642a:	653b      	str	r3, [r7, #80]	; 0x50
 800642c:	4613      	mov	r3, r2
 800642e:	eb42 0303 	adc.w	r3, r2, r3
 8006432:	657b      	str	r3, [r7, #84]	; 0x54
 8006434:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006438:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800643c:	f7fa fc3c 	bl	8000cb8 <__aeabi_uldivmod>
 8006440:	4602      	mov	r2, r0
 8006442:	460b      	mov	r3, r1
 8006444:	4b61      	ldr	r3, [pc, #388]	; (80065cc <UART_SetConfig+0x2d4>)
 8006446:	fba3 2302 	umull	r2, r3, r3, r2
 800644a:	095b      	lsrs	r3, r3, #5
 800644c:	011c      	lsls	r4, r3, #4
 800644e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006452:	2200      	movs	r2, #0
 8006454:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006458:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800645c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006460:	4642      	mov	r2, r8
 8006462:	464b      	mov	r3, r9
 8006464:	1891      	adds	r1, r2, r2
 8006466:	64b9      	str	r1, [r7, #72]	; 0x48
 8006468:	415b      	adcs	r3, r3
 800646a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800646c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006470:	4641      	mov	r1, r8
 8006472:	eb12 0a01 	adds.w	sl, r2, r1
 8006476:	4649      	mov	r1, r9
 8006478:	eb43 0b01 	adc.w	fp, r3, r1
 800647c:	f04f 0200 	mov.w	r2, #0
 8006480:	f04f 0300 	mov.w	r3, #0
 8006484:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006488:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800648c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006490:	4692      	mov	sl, r2
 8006492:	469b      	mov	fp, r3
 8006494:	4643      	mov	r3, r8
 8006496:	eb1a 0303 	adds.w	r3, sl, r3
 800649a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800649e:	464b      	mov	r3, r9
 80064a0:	eb4b 0303 	adc.w	r3, fp, r3
 80064a4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80064a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064ac:	685b      	ldr	r3, [r3, #4]
 80064ae:	2200      	movs	r2, #0
 80064b0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80064b4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80064b8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80064bc:	460b      	mov	r3, r1
 80064be:	18db      	adds	r3, r3, r3
 80064c0:	643b      	str	r3, [r7, #64]	; 0x40
 80064c2:	4613      	mov	r3, r2
 80064c4:	eb42 0303 	adc.w	r3, r2, r3
 80064c8:	647b      	str	r3, [r7, #68]	; 0x44
 80064ca:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80064ce:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80064d2:	f7fa fbf1 	bl	8000cb8 <__aeabi_uldivmod>
 80064d6:	4602      	mov	r2, r0
 80064d8:	460b      	mov	r3, r1
 80064da:	4611      	mov	r1, r2
 80064dc:	4b3b      	ldr	r3, [pc, #236]	; (80065cc <UART_SetConfig+0x2d4>)
 80064de:	fba3 2301 	umull	r2, r3, r3, r1
 80064e2:	095b      	lsrs	r3, r3, #5
 80064e4:	2264      	movs	r2, #100	; 0x64
 80064e6:	fb02 f303 	mul.w	r3, r2, r3
 80064ea:	1acb      	subs	r3, r1, r3
 80064ec:	00db      	lsls	r3, r3, #3
 80064ee:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80064f2:	4b36      	ldr	r3, [pc, #216]	; (80065cc <UART_SetConfig+0x2d4>)
 80064f4:	fba3 2302 	umull	r2, r3, r3, r2
 80064f8:	095b      	lsrs	r3, r3, #5
 80064fa:	005b      	lsls	r3, r3, #1
 80064fc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006500:	441c      	add	r4, r3
 8006502:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006506:	2200      	movs	r2, #0
 8006508:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800650c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006510:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006514:	4642      	mov	r2, r8
 8006516:	464b      	mov	r3, r9
 8006518:	1891      	adds	r1, r2, r2
 800651a:	63b9      	str	r1, [r7, #56]	; 0x38
 800651c:	415b      	adcs	r3, r3
 800651e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006520:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006524:	4641      	mov	r1, r8
 8006526:	1851      	adds	r1, r2, r1
 8006528:	6339      	str	r1, [r7, #48]	; 0x30
 800652a:	4649      	mov	r1, r9
 800652c:	414b      	adcs	r3, r1
 800652e:	637b      	str	r3, [r7, #52]	; 0x34
 8006530:	f04f 0200 	mov.w	r2, #0
 8006534:	f04f 0300 	mov.w	r3, #0
 8006538:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800653c:	4659      	mov	r1, fp
 800653e:	00cb      	lsls	r3, r1, #3
 8006540:	4651      	mov	r1, sl
 8006542:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006546:	4651      	mov	r1, sl
 8006548:	00ca      	lsls	r2, r1, #3
 800654a:	4610      	mov	r0, r2
 800654c:	4619      	mov	r1, r3
 800654e:	4603      	mov	r3, r0
 8006550:	4642      	mov	r2, r8
 8006552:	189b      	adds	r3, r3, r2
 8006554:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006558:	464b      	mov	r3, r9
 800655a:	460a      	mov	r2, r1
 800655c:	eb42 0303 	adc.w	r3, r2, r3
 8006560:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006564:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006568:	685b      	ldr	r3, [r3, #4]
 800656a:	2200      	movs	r2, #0
 800656c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006570:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006574:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006578:	460b      	mov	r3, r1
 800657a:	18db      	adds	r3, r3, r3
 800657c:	62bb      	str	r3, [r7, #40]	; 0x28
 800657e:	4613      	mov	r3, r2
 8006580:	eb42 0303 	adc.w	r3, r2, r3
 8006584:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006586:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800658a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800658e:	f7fa fb93 	bl	8000cb8 <__aeabi_uldivmod>
 8006592:	4602      	mov	r2, r0
 8006594:	460b      	mov	r3, r1
 8006596:	4b0d      	ldr	r3, [pc, #52]	; (80065cc <UART_SetConfig+0x2d4>)
 8006598:	fba3 1302 	umull	r1, r3, r3, r2
 800659c:	095b      	lsrs	r3, r3, #5
 800659e:	2164      	movs	r1, #100	; 0x64
 80065a0:	fb01 f303 	mul.w	r3, r1, r3
 80065a4:	1ad3      	subs	r3, r2, r3
 80065a6:	00db      	lsls	r3, r3, #3
 80065a8:	3332      	adds	r3, #50	; 0x32
 80065aa:	4a08      	ldr	r2, [pc, #32]	; (80065cc <UART_SetConfig+0x2d4>)
 80065ac:	fba2 2303 	umull	r2, r3, r2, r3
 80065b0:	095b      	lsrs	r3, r3, #5
 80065b2:	f003 0207 	and.w	r2, r3, #7
 80065b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	4422      	add	r2, r4
 80065be:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80065c0:	e105      	b.n	80067ce <UART_SetConfig+0x4d6>
 80065c2:	bf00      	nop
 80065c4:	40011000 	.word	0x40011000
 80065c8:	40011400 	.word	0x40011400
 80065cc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80065d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80065d4:	2200      	movs	r2, #0
 80065d6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80065da:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80065de:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80065e2:	4642      	mov	r2, r8
 80065e4:	464b      	mov	r3, r9
 80065e6:	1891      	adds	r1, r2, r2
 80065e8:	6239      	str	r1, [r7, #32]
 80065ea:	415b      	adcs	r3, r3
 80065ec:	627b      	str	r3, [r7, #36]	; 0x24
 80065ee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80065f2:	4641      	mov	r1, r8
 80065f4:	1854      	adds	r4, r2, r1
 80065f6:	4649      	mov	r1, r9
 80065f8:	eb43 0501 	adc.w	r5, r3, r1
 80065fc:	f04f 0200 	mov.w	r2, #0
 8006600:	f04f 0300 	mov.w	r3, #0
 8006604:	00eb      	lsls	r3, r5, #3
 8006606:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800660a:	00e2      	lsls	r2, r4, #3
 800660c:	4614      	mov	r4, r2
 800660e:	461d      	mov	r5, r3
 8006610:	4643      	mov	r3, r8
 8006612:	18e3      	adds	r3, r4, r3
 8006614:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006618:	464b      	mov	r3, r9
 800661a:	eb45 0303 	adc.w	r3, r5, r3
 800661e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006622:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	2200      	movs	r2, #0
 800662a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800662e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006632:	f04f 0200 	mov.w	r2, #0
 8006636:	f04f 0300 	mov.w	r3, #0
 800663a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800663e:	4629      	mov	r1, r5
 8006640:	008b      	lsls	r3, r1, #2
 8006642:	4621      	mov	r1, r4
 8006644:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006648:	4621      	mov	r1, r4
 800664a:	008a      	lsls	r2, r1, #2
 800664c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006650:	f7fa fb32 	bl	8000cb8 <__aeabi_uldivmod>
 8006654:	4602      	mov	r2, r0
 8006656:	460b      	mov	r3, r1
 8006658:	4b60      	ldr	r3, [pc, #384]	; (80067dc <UART_SetConfig+0x4e4>)
 800665a:	fba3 2302 	umull	r2, r3, r3, r2
 800665e:	095b      	lsrs	r3, r3, #5
 8006660:	011c      	lsls	r4, r3, #4
 8006662:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006666:	2200      	movs	r2, #0
 8006668:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800666c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006670:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006674:	4642      	mov	r2, r8
 8006676:	464b      	mov	r3, r9
 8006678:	1891      	adds	r1, r2, r2
 800667a:	61b9      	str	r1, [r7, #24]
 800667c:	415b      	adcs	r3, r3
 800667e:	61fb      	str	r3, [r7, #28]
 8006680:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006684:	4641      	mov	r1, r8
 8006686:	1851      	adds	r1, r2, r1
 8006688:	6139      	str	r1, [r7, #16]
 800668a:	4649      	mov	r1, r9
 800668c:	414b      	adcs	r3, r1
 800668e:	617b      	str	r3, [r7, #20]
 8006690:	f04f 0200 	mov.w	r2, #0
 8006694:	f04f 0300 	mov.w	r3, #0
 8006698:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800669c:	4659      	mov	r1, fp
 800669e:	00cb      	lsls	r3, r1, #3
 80066a0:	4651      	mov	r1, sl
 80066a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80066a6:	4651      	mov	r1, sl
 80066a8:	00ca      	lsls	r2, r1, #3
 80066aa:	4610      	mov	r0, r2
 80066ac:	4619      	mov	r1, r3
 80066ae:	4603      	mov	r3, r0
 80066b0:	4642      	mov	r2, r8
 80066b2:	189b      	adds	r3, r3, r2
 80066b4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80066b8:	464b      	mov	r3, r9
 80066ba:	460a      	mov	r2, r1
 80066bc:	eb42 0303 	adc.w	r3, r2, r3
 80066c0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80066c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066c8:	685b      	ldr	r3, [r3, #4]
 80066ca:	2200      	movs	r2, #0
 80066cc:	67bb      	str	r3, [r7, #120]	; 0x78
 80066ce:	67fa      	str	r2, [r7, #124]	; 0x7c
 80066d0:	f04f 0200 	mov.w	r2, #0
 80066d4:	f04f 0300 	mov.w	r3, #0
 80066d8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80066dc:	4649      	mov	r1, r9
 80066de:	008b      	lsls	r3, r1, #2
 80066e0:	4641      	mov	r1, r8
 80066e2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80066e6:	4641      	mov	r1, r8
 80066e8:	008a      	lsls	r2, r1, #2
 80066ea:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80066ee:	f7fa fae3 	bl	8000cb8 <__aeabi_uldivmod>
 80066f2:	4602      	mov	r2, r0
 80066f4:	460b      	mov	r3, r1
 80066f6:	4b39      	ldr	r3, [pc, #228]	; (80067dc <UART_SetConfig+0x4e4>)
 80066f8:	fba3 1302 	umull	r1, r3, r3, r2
 80066fc:	095b      	lsrs	r3, r3, #5
 80066fe:	2164      	movs	r1, #100	; 0x64
 8006700:	fb01 f303 	mul.w	r3, r1, r3
 8006704:	1ad3      	subs	r3, r2, r3
 8006706:	011b      	lsls	r3, r3, #4
 8006708:	3332      	adds	r3, #50	; 0x32
 800670a:	4a34      	ldr	r2, [pc, #208]	; (80067dc <UART_SetConfig+0x4e4>)
 800670c:	fba2 2303 	umull	r2, r3, r2, r3
 8006710:	095b      	lsrs	r3, r3, #5
 8006712:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006716:	441c      	add	r4, r3
 8006718:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800671c:	2200      	movs	r2, #0
 800671e:	673b      	str	r3, [r7, #112]	; 0x70
 8006720:	677a      	str	r2, [r7, #116]	; 0x74
 8006722:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006726:	4642      	mov	r2, r8
 8006728:	464b      	mov	r3, r9
 800672a:	1891      	adds	r1, r2, r2
 800672c:	60b9      	str	r1, [r7, #8]
 800672e:	415b      	adcs	r3, r3
 8006730:	60fb      	str	r3, [r7, #12]
 8006732:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006736:	4641      	mov	r1, r8
 8006738:	1851      	adds	r1, r2, r1
 800673a:	6039      	str	r1, [r7, #0]
 800673c:	4649      	mov	r1, r9
 800673e:	414b      	adcs	r3, r1
 8006740:	607b      	str	r3, [r7, #4]
 8006742:	f04f 0200 	mov.w	r2, #0
 8006746:	f04f 0300 	mov.w	r3, #0
 800674a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800674e:	4659      	mov	r1, fp
 8006750:	00cb      	lsls	r3, r1, #3
 8006752:	4651      	mov	r1, sl
 8006754:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006758:	4651      	mov	r1, sl
 800675a:	00ca      	lsls	r2, r1, #3
 800675c:	4610      	mov	r0, r2
 800675e:	4619      	mov	r1, r3
 8006760:	4603      	mov	r3, r0
 8006762:	4642      	mov	r2, r8
 8006764:	189b      	adds	r3, r3, r2
 8006766:	66bb      	str	r3, [r7, #104]	; 0x68
 8006768:	464b      	mov	r3, r9
 800676a:	460a      	mov	r2, r1
 800676c:	eb42 0303 	adc.w	r3, r2, r3
 8006770:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006772:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006776:	685b      	ldr	r3, [r3, #4]
 8006778:	2200      	movs	r2, #0
 800677a:	663b      	str	r3, [r7, #96]	; 0x60
 800677c:	667a      	str	r2, [r7, #100]	; 0x64
 800677e:	f04f 0200 	mov.w	r2, #0
 8006782:	f04f 0300 	mov.w	r3, #0
 8006786:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800678a:	4649      	mov	r1, r9
 800678c:	008b      	lsls	r3, r1, #2
 800678e:	4641      	mov	r1, r8
 8006790:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006794:	4641      	mov	r1, r8
 8006796:	008a      	lsls	r2, r1, #2
 8006798:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800679c:	f7fa fa8c 	bl	8000cb8 <__aeabi_uldivmod>
 80067a0:	4602      	mov	r2, r0
 80067a2:	460b      	mov	r3, r1
 80067a4:	4b0d      	ldr	r3, [pc, #52]	; (80067dc <UART_SetConfig+0x4e4>)
 80067a6:	fba3 1302 	umull	r1, r3, r3, r2
 80067aa:	095b      	lsrs	r3, r3, #5
 80067ac:	2164      	movs	r1, #100	; 0x64
 80067ae:	fb01 f303 	mul.w	r3, r1, r3
 80067b2:	1ad3      	subs	r3, r2, r3
 80067b4:	011b      	lsls	r3, r3, #4
 80067b6:	3332      	adds	r3, #50	; 0x32
 80067b8:	4a08      	ldr	r2, [pc, #32]	; (80067dc <UART_SetConfig+0x4e4>)
 80067ba:	fba2 2303 	umull	r2, r3, r2, r3
 80067be:	095b      	lsrs	r3, r3, #5
 80067c0:	f003 020f 	and.w	r2, r3, #15
 80067c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	4422      	add	r2, r4
 80067cc:	609a      	str	r2, [r3, #8]
}
 80067ce:	bf00      	nop
 80067d0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80067d4:	46bd      	mov	sp, r7
 80067d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80067da:	bf00      	nop
 80067dc:	51eb851f 	.word	0x51eb851f

080067e0 <__NVIC_SetPriority>:
{
 80067e0:	b480      	push	{r7}
 80067e2:	b083      	sub	sp, #12
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	4603      	mov	r3, r0
 80067e8:	6039      	str	r1, [r7, #0]
 80067ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80067ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	db0a      	blt.n	800680a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80067f4:	683b      	ldr	r3, [r7, #0]
 80067f6:	b2da      	uxtb	r2, r3
 80067f8:	490c      	ldr	r1, [pc, #48]	; (800682c <__NVIC_SetPriority+0x4c>)
 80067fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80067fe:	0112      	lsls	r2, r2, #4
 8006800:	b2d2      	uxtb	r2, r2
 8006802:	440b      	add	r3, r1
 8006804:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006808:	e00a      	b.n	8006820 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	b2da      	uxtb	r2, r3
 800680e:	4908      	ldr	r1, [pc, #32]	; (8006830 <__NVIC_SetPriority+0x50>)
 8006810:	79fb      	ldrb	r3, [r7, #7]
 8006812:	f003 030f 	and.w	r3, r3, #15
 8006816:	3b04      	subs	r3, #4
 8006818:	0112      	lsls	r2, r2, #4
 800681a:	b2d2      	uxtb	r2, r2
 800681c:	440b      	add	r3, r1
 800681e:	761a      	strb	r2, [r3, #24]
}
 8006820:	bf00      	nop
 8006822:	370c      	adds	r7, #12
 8006824:	46bd      	mov	sp, r7
 8006826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682a:	4770      	bx	lr
 800682c:	e000e100 	.word	0xe000e100
 8006830:	e000ed00 	.word	0xe000ed00

08006834 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006834:	b580      	push	{r7, lr}
 8006836:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006838:	2100      	movs	r1, #0
 800683a:	f06f 0004 	mvn.w	r0, #4
 800683e:	f7ff ffcf 	bl	80067e0 <__NVIC_SetPriority>
#endif
}
 8006842:	bf00      	nop
 8006844:	bd80      	pop	{r7, pc}
	...

08006848 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006848:	b480      	push	{r7}
 800684a:	b083      	sub	sp, #12
 800684c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800684e:	f3ef 8305 	mrs	r3, IPSR
 8006852:	603b      	str	r3, [r7, #0]
  return(result);
 8006854:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006856:	2b00      	cmp	r3, #0
 8006858:	d003      	beq.n	8006862 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800685a:	f06f 0305 	mvn.w	r3, #5
 800685e:	607b      	str	r3, [r7, #4]
 8006860:	e00c      	b.n	800687c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006862:	4b0a      	ldr	r3, [pc, #40]	; (800688c <osKernelInitialize+0x44>)
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	2b00      	cmp	r3, #0
 8006868:	d105      	bne.n	8006876 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800686a:	4b08      	ldr	r3, [pc, #32]	; (800688c <osKernelInitialize+0x44>)
 800686c:	2201      	movs	r2, #1
 800686e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006870:	2300      	movs	r3, #0
 8006872:	607b      	str	r3, [r7, #4]
 8006874:	e002      	b.n	800687c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006876:	f04f 33ff 	mov.w	r3, #4294967295
 800687a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800687c:	687b      	ldr	r3, [r7, #4]
}
 800687e:	4618      	mov	r0, r3
 8006880:	370c      	adds	r7, #12
 8006882:	46bd      	mov	sp, r7
 8006884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006888:	4770      	bx	lr
 800688a:	bf00      	nop
 800688c:	20001434 	.word	0x20001434

08006890 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006890:	b580      	push	{r7, lr}
 8006892:	b082      	sub	sp, #8
 8006894:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006896:	f3ef 8305 	mrs	r3, IPSR
 800689a:	603b      	str	r3, [r7, #0]
  return(result);
 800689c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d003      	beq.n	80068aa <osKernelStart+0x1a>
    stat = osErrorISR;
 80068a2:	f06f 0305 	mvn.w	r3, #5
 80068a6:	607b      	str	r3, [r7, #4]
 80068a8:	e010      	b.n	80068cc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80068aa:	4b0b      	ldr	r3, [pc, #44]	; (80068d8 <osKernelStart+0x48>)
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	2b01      	cmp	r3, #1
 80068b0:	d109      	bne.n	80068c6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80068b2:	f7ff ffbf 	bl	8006834 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80068b6:	4b08      	ldr	r3, [pc, #32]	; (80068d8 <osKernelStart+0x48>)
 80068b8:	2202      	movs	r2, #2
 80068ba:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80068bc:	f001 fa0c 	bl	8007cd8 <vTaskStartScheduler>
      stat = osOK;
 80068c0:	2300      	movs	r3, #0
 80068c2:	607b      	str	r3, [r7, #4]
 80068c4:	e002      	b.n	80068cc <osKernelStart+0x3c>
    } else {
      stat = osError;
 80068c6:	f04f 33ff 	mov.w	r3, #4294967295
 80068ca:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80068cc:	687b      	ldr	r3, [r7, #4]
}
 80068ce:	4618      	mov	r0, r3
 80068d0:	3708      	adds	r7, #8
 80068d2:	46bd      	mov	sp, r7
 80068d4:	bd80      	pop	{r7, pc}
 80068d6:	bf00      	nop
 80068d8:	20001434 	.word	0x20001434

080068dc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80068dc:	b580      	push	{r7, lr}
 80068de:	b08e      	sub	sp, #56	; 0x38
 80068e0:	af04      	add	r7, sp, #16
 80068e2:	60f8      	str	r0, [r7, #12]
 80068e4:	60b9      	str	r1, [r7, #8]
 80068e6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80068e8:	2300      	movs	r3, #0
 80068ea:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80068ec:	f3ef 8305 	mrs	r3, IPSR
 80068f0:	617b      	str	r3, [r7, #20]
  return(result);
 80068f2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d17e      	bne.n	80069f6 <osThreadNew+0x11a>
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d07b      	beq.n	80069f6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80068fe:	2380      	movs	r3, #128	; 0x80
 8006900:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006902:	2318      	movs	r3, #24
 8006904:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006906:	2300      	movs	r3, #0
 8006908:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800690a:	f04f 33ff 	mov.w	r3, #4294967295
 800690e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2b00      	cmp	r3, #0
 8006914:	d045      	beq.n	80069a2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d002      	beq.n	8006924 <osThreadNew+0x48>
        name = attr->name;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	699b      	ldr	r3, [r3, #24]
 8006928:	2b00      	cmp	r3, #0
 800692a:	d002      	beq.n	8006932 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	699b      	ldr	r3, [r3, #24]
 8006930:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006932:	69fb      	ldr	r3, [r7, #28]
 8006934:	2b00      	cmp	r3, #0
 8006936:	d008      	beq.n	800694a <osThreadNew+0x6e>
 8006938:	69fb      	ldr	r3, [r7, #28]
 800693a:	2b38      	cmp	r3, #56	; 0x38
 800693c:	d805      	bhi.n	800694a <osThreadNew+0x6e>
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	685b      	ldr	r3, [r3, #4]
 8006942:	f003 0301 	and.w	r3, r3, #1
 8006946:	2b00      	cmp	r3, #0
 8006948:	d001      	beq.n	800694e <osThreadNew+0x72>
        return (NULL);
 800694a:	2300      	movs	r3, #0
 800694c:	e054      	b.n	80069f8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	695b      	ldr	r3, [r3, #20]
 8006952:	2b00      	cmp	r3, #0
 8006954:	d003      	beq.n	800695e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	695b      	ldr	r3, [r3, #20]
 800695a:	089b      	lsrs	r3, r3, #2
 800695c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	689b      	ldr	r3, [r3, #8]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d00e      	beq.n	8006984 <osThreadNew+0xa8>
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	68db      	ldr	r3, [r3, #12]
 800696a:	2bbb      	cmp	r3, #187	; 0xbb
 800696c:	d90a      	bls.n	8006984 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006972:	2b00      	cmp	r3, #0
 8006974:	d006      	beq.n	8006984 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	695b      	ldr	r3, [r3, #20]
 800697a:	2b00      	cmp	r3, #0
 800697c:	d002      	beq.n	8006984 <osThreadNew+0xa8>
        mem = 1;
 800697e:	2301      	movs	r3, #1
 8006980:	61bb      	str	r3, [r7, #24]
 8006982:	e010      	b.n	80069a6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	689b      	ldr	r3, [r3, #8]
 8006988:	2b00      	cmp	r3, #0
 800698a:	d10c      	bne.n	80069a6 <osThreadNew+0xca>
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	68db      	ldr	r3, [r3, #12]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d108      	bne.n	80069a6 <osThreadNew+0xca>
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	691b      	ldr	r3, [r3, #16]
 8006998:	2b00      	cmp	r3, #0
 800699a:	d104      	bne.n	80069a6 <osThreadNew+0xca>
          mem = 0;
 800699c:	2300      	movs	r3, #0
 800699e:	61bb      	str	r3, [r7, #24]
 80069a0:	e001      	b.n	80069a6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80069a2:	2300      	movs	r3, #0
 80069a4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80069a6:	69bb      	ldr	r3, [r7, #24]
 80069a8:	2b01      	cmp	r3, #1
 80069aa:	d110      	bne.n	80069ce <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80069b0:	687a      	ldr	r2, [r7, #4]
 80069b2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80069b4:	9202      	str	r2, [sp, #8]
 80069b6:	9301      	str	r3, [sp, #4]
 80069b8:	69fb      	ldr	r3, [r7, #28]
 80069ba:	9300      	str	r3, [sp, #0]
 80069bc:	68bb      	ldr	r3, [r7, #8]
 80069be:	6a3a      	ldr	r2, [r7, #32]
 80069c0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80069c2:	68f8      	ldr	r0, [r7, #12]
 80069c4:	f000 ff9c 	bl	8007900 <xTaskCreateStatic>
 80069c8:	4603      	mov	r3, r0
 80069ca:	613b      	str	r3, [r7, #16]
 80069cc:	e013      	b.n	80069f6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80069ce:	69bb      	ldr	r3, [r7, #24]
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d110      	bne.n	80069f6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80069d4:	6a3b      	ldr	r3, [r7, #32]
 80069d6:	b29a      	uxth	r2, r3
 80069d8:	f107 0310 	add.w	r3, r7, #16
 80069dc:	9301      	str	r3, [sp, #4]
 80069de:	69fb      	ldr	r3, [r7, #28]
 80069e0:	9300      	str	r3, [sp, #0]
 80069e2:	68bb      	ldr	r3, [r7, #8]
 80069e4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80069e6:	68f8      	ldr	r0, [r7, #12]
 80069e8:	f000 ffe7 	bl	80079ba <xTaskCreate>
 80069ec:	4603      	mov	r3, r0
 80069ee:	2b01      	cmp	r3, #1
 80069f0:	d001      	beq.n	80069f6 <osThreadNew+0x11a>
            hTask = NULL;
 80069f2:	2300      	movs	r3, #0
 80069f4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80069f6:	693b      	ldr	r3, [r7, #16]
}
 80069f8:	4618      	mov	r0, r3
 80069fa:	3728      	adds	r7, #40	; 0x28
 80069fc:	46bd      	mov	sp, r7
 80069fe:	bd80      	pop	{r7, pc}

08006a00 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b084      	sub	sp, #16
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006a08:	f3ef 8305 	mrs	r3, IPSR
 8006a0c:	60bb      	str	r3, [r7, #8]
  return(result);
 8006a0e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d003      	beq.n	8006a1c <osDelay+0x1c>
    stat = osErrorISR;
 8006a14:	f06f 0305 	mvn.w	r3, #5
 8006a18:	60fb      	str	r3, [r7, #12]
 8006a1a:	e007      	b.n	8006a2c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d002      	beq.n	8006a2c <osDelay+0x2c>
      vTaskDelay(ticks);
 8006a26:	6878      	ldr	r0, [r7, #4]
 8006a28:	f001 f922 	bl	8007c70 <vTaskDelay>
    }
  }

  return (stat);
 8006a2c:	68fb      	ldr	r3, [r7, #12]
}
 8006a2e:	4618      	mov	r0, r3
 8006a30:	3710      	adds	r7, #16
 8006a32:	46bd      	mov	sp, r7
 8006a34:	bd80      	pop	{r7, pc}
	...

08006a38 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006a38:	b480      	push	{r7}
 8006a3a:	b085      	sub	sp, #20
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	60f8      	str	r0, [r7, #12]
 8006a40:	60b9      	str	r1, [r7, #8]
 8006a42:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	4a07      	ldr	r2, [pc, #28]	; (8006a64 <vApplicationGetIdleTaskMemory+0x2c>)
 8006a48:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006a4a:	68bb      	ldr	r3, [r7, #8]
 8006a4c:	4a06      	ldr	r2, [pc, #24]	; (8006a68 <vApplicationGetIdleTaskMemory+0x30>)
 8006a4e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2280      	movs	r2, #128	; 0x80
 8006a54:	601a      	str	r2, [r3, #0]
}
 8006a56:	bf00      	nop
 8006a58:	3714      	adds	r7, #20
 8006a5a:	46bd      	mov	sp, r7
 8006a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a60:	4770      	bx	lr
 8006a62:	bf00      	nop
 8006a64:	20001438 	.word	0x20001438
 8006a68:	200014f4 	.word	0x200014f4

08006a6c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006a6c:	b480      	push	{r7}
 8006a6e:	b085      	sub	sp, #20
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	60f8      	str	r0, [r7, #12]
 8006a74:	60b9      	str	r1, [r7, #8]
 8006a76:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	4a07      	ldr	r2, [pc, #28]	; (8006a98 <vApplicationGetTimerTaskMemory+0x2c>)
 8006a7c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006a7e:	68bb      	ldr	r3, [r7, #8]
 8006a80:	4a06      	ldr	r2, [pc, #24]	; (8006a9c <vApplicationGetTimerTaskMemory+0x30>)
 8006a82:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006a8a:	601a      	str	r2, [r3, #0]
}
 8006a8c:	bf00      	nop
 8006a8e:	3714      	adds	r7, #20
 8006a90:	46bd      	mov	sp, r7
 8006a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a96:	4770      	bx	lr
 8006a98:	200016f4 	.word	0x200016f4
 8006a9c:	200017b0 	.word	0x200017b0

08006aa0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006aa0:	b480      	push	{r7}
 8006aa2:	b083      	sub	sp, #12
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	f103 0208 	add.w	r2, r3, #8
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	f04f 32ff 	mov.w	r2, #4294967295
 8006ab8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	f103 0208 	add.w	r2, r3, #8
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	f103 0208 	add.w	r2, r3, #8
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006ad4:	bf00      	nop
 8006ad6:	370c      	adds	r7, #12
 8006ad8:	46bd      	mov	sp, r7
 8006ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ade:	4770      	bx	lr

08006ae0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006ae0:	b480      	push	{r7}
 8006ae2:	b083      	sub	sp, #12
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2200      	movs	r2, #0
 8006aec:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006aee:	bf00      	nop
 8006af0:	370c      	adds	r7, #12
 8006af2:	46bd      	mov	sp, r7
 8006af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af8:	4770      	bx	lr

08006afa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006afa:	b480      	push	{r7}
 8006afc:	b085      	sub	sp, #20
 8006afe:	af00      	add	r7, sp, #0
 8006b00:	6078      	str	r0, [r7, #4]
 8006b02:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	685b      	ldr	r3, [r3, #4]
 8006b08:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006b0a:	683b      	ldr	r3, [r7, #0]
 8006b0c:	68fa      	ldr	r2, [r7, #12]
 8006b0e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	689a      	ldr	r2, [r3, #8]
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	689b      	ldr	r3, [r3, #8]
 8006b1c:	683a      	ldr	r2, [r7, #0]
 8006b1e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	683a      	ldr	r2, [r7, #0]
 8006b24:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006b26:	683b      	ldr	r3, [r7, #0]
 8006b28:	687a      	ldr	r2, [r7, #4]
 8006b2a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	1c5a      	adds	r2, r3, #1
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	601a      	str	r2, [r3, #0]
}
 8006b36:	bf00      	nop
 8006b38:	3714      	adds	r7, #20
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b40:	4770      	bx	lr

08006b42 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006b42:	b480      	push	{r7}
 8006b44:	b085      	sub	sp, #20
 8006b46:	af00      	add	r7, sp, #0
 8006b48:	6078      	str	r0, [r7, #4]
 8006b4a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006b52:	68bb      	ldr	r3, [r7, #8]
 8006b54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b58:	d103      	bne.n	8006b62 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	691b      	ldr	r3, [r3, #16]
 8006b5e:	60fb      	str	r3, [r7, #12]
 8006b60:	e00c      	b.n	8006b7c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	3308      	adds	r3, #8
 8006b66:	60fb      	str	r3, [r7, #12]
 8006b68:	e002      	b.n	8006b70 <vListInsert+0x2e>
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	685b      	ldr	r3, [r3, #4]
 8006b6e:	60fb      	str	r3, [r7, #12]
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	685b      	ldr	r3, [r3, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	68ba      	ldr	r2, [r7, #8]
 8006b78:	429a      	cmp	r2, r3
 8006b7a:	d2f6      	bcs.n	8006b6a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	685a      	ldr	r2, [r3, #4]
 8006b80:	683b      	ldr	r3, [r7, #0]
 8006b82:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	685b      	ldr	r3, [r3, #4]
 8006b88:	683a      	ldr	r2, [r7, #0]
 8006b8a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	68fa      	ldr	r2, [r7, #12]
 8006b90:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	683a      	ldr	r2, [r7, #0]
 8006b96:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	687a      	ldr	r2, [r7, #4]
 8006b9c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	1c5a      	adds	r2, r3, #1
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	601a      	str	r2, [r3, #0]
}
 8006ba8:	bf00      	nop
 8006baa:	3714      	adds	r7, #20
 8006bac:	46bd      	mov	sp, r7
 8006bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb2:	4770      	bx	lr

08006bb4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006bb4:	b480      	push	{r7}
 8006bb6:	b085      	sub	sp, #20
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	691b      	ldr	r3, [r3, #16]
 8006bc0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	685b      	ldr	r3, [r3, #4]
 8006bc6:	687a      	ldr	r2, [r7, #4]
 8006bc8:	6892      	ldr	r2, [r2, #8]
 8006bca:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	689b      	ldr	r3, [r3, #8]
 8006bd0:	687a      	ldr	r2, [r7, #4]
 8006bd2:	6852      	ldr	r2, [r2, #4]
 8006bd4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	685b      	ldr	r3, [r3, #4]
 8006bda:	687a      	ldr	r2, [r7, #4]
 8006bdc:	429a      	cmp	r2, r3
 8006bde:	d103      	bne.n	8006be8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	689a      	ldr	r2, [r3, #8]
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2200      	movs	r2, #0
 8006bec:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	1e5a      	subs	r2, r3, #1
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	681b      	ldr	r3, [r3, #0]
}
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	3714      	adds	r7, #20
 8006c00:	46bd      	mov	sp, r7
 8006c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c06:	4770      	bx	lr

08006c08 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b084      	sub	sp, #16
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]
 8006c10:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d10a      	bne.n	8006c32 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006c1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c20:	f383 8811 	msr	BASEPRI, r3
 8006c24:	f3bf 8f6f 	isb	sy
 8006c28:	f3bf 8f4f 	dsb	sy
 8006c2c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006c2e:	bf00      	nop
 8006c30:	e7fe      	b.n	8006c30 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006c32:	f002 fb07 	bl	8009244 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	681a      	ldr	r2, [r3, #0]
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c3e:	68f9      	ldr	r1, [r7, #12]
 8006c40:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006c42:	fb01 f303 	mul.w	r3, r1, r3
 8006c46:	441a      	add	r2, r3
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	2200      	movs	r2, #0
 8006c50:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	681a      	ldr	r2, [r3, #0]
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	681a      	ldr	r2, [r3, #0]
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c62:	3b01      	subs	r3, #1
 8006c64:	68f9      	ldr	r1, [r7, #12]
 8006c66:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006c68:	fb01 f303 	mul.w	r3, r1, r3
 8006c6c:	441a      	add	r2, r3
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	22ff      	movs	r2, #255	; 0xff
 8006c76:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	22ff      	movs	r2, #255	; 0xff
 8006c7e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8006c82:	683b      	ldr	r3, [r7, #0]
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d114      	bne.n	8006cb2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	691b      	ldr	r3, [r3, #16]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d01a      	beq.n	8006cc6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	3310      	adds	r3, #16
 8006c94:	4618      	mov	r0, r3
 8006c96:	f001 fab9 	bl	800820c <xTaskRemoveFromEventList>
 8006c9a:	4603      	mov	r3, r0
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d012      	beq.n	8006cc6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006ca0:	4b0c      	ldr	r3, [pc, #48]	; (8006cd4 <xQueueGenericReset+0xcc>)
 8006ca2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ca6:	601a      	str	r2, [r3, #0]
 8006ca8:	f3bf 8f4f 	dsb	sy
 8006cac:	f3bf 8f6f 	isb	sy
 8006cb0:	e009      	b.n	8006cc6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	3310      	adds	r3, #16
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	f7ff fef2 	bl	8006aa0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	3324      	adds	r3, #36	; 0x24
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	f7ff feed 	bl	8006aa0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006cc6:	f002 faed 	bl	80092a4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006cca:	2301      	movs	r3, #1
}
 8006ccc:	4618      	mov	r0, r3
 8006cce:	3710      	adds	r7, #16
 8006cd0:	46bd      	mov	sp, r7
 8006cd2:	bd80      	pop	{r7, pc}
 8006cd4:	e000ed04 	.word	0xe000ed04

08006cd8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006cd8:	b580      	push	{r7, lr}
 8006cda:	b08e      	sub	sp, #56	; 0x38
 8006cdc:	af02      	add	r7, sp, #8
 8006cde:	60f8      	str	r0, [r7, #12]
 8006ce0:	60b9      	str	r1, [r7, #8]
 8006ce2:	607a      	str	r2, [r7, #4]
 8006ce4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d10a      	bne.n	8006d02 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8006cec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cf0:	f383 8811 	msr	BASEPRI, r3
 8006cf4:	f3bf 8f6f 	isb	sy
 8006cf8:	f3bf 8f4f 	dsb	sy
 8006cfc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006cfe:	bf00      	nop
 8006d00:	e7fe      	b.n	8006d00 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d10a      	bne.n	8006d1e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8006d08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d0c:	f383 8811 	msr	BASEPRI, r3
 8006d10:	f3bf 8f6f 	isb	sy
 8006d14:	f3bf 8f4f 	dsb	sy
 8006d18:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006d1a:	bf00      	nop
 8006d1c:	e7fe      	b.n	8006d1c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d002      	beq.n	8006d2a <xQueueGenericCreateStatic+0x52>
 8006d24:	68bb      	ldr	r3, [r7, #8]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d001      	beq.n	8006d2e <xQueueGenericCreateStatic+0x56>
 8006d2a:	2301      	movs	r3, #1
 8006d2c:	e000      	b.n	8006d30 <xQueueGenericCreateStatic+0x58>
 8006d2e:	2300      	movs	r3, #0
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d10a      	bne.n	8006d4a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8006d34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d38:	f383 8811 	msr	BASEPRI, r3
 8006d3c:	f3bf 8f6f 	isb	sy
 8006d40:	f3bf 8f4f 	dsb	sy
 8006d44:	623b      	str	r3, [r7, #32]
}
 8006d46:	bf00      	nop
 8006d48:	e7fe      	b.n	8006d48 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d102      	bne.n	8006d56 <xQueueGenericCreateStatic+0x7e>
 8006d50:	68bb      	ldr	r3, [r7, #8]
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d101      	bne.n	8006d5a <xQueueGenericCreateStatic+0x82>
 8006d56:	2301      	movs	r3, #1
 8006d58:	e000      	b.n	8006d5c <xQueueGenericCreateStatic+0x84>
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d10a      	bne.n	8006d76 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8006d60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d64:	f383 8811 	msr	BASEPRI, r3
 8006d68:	f3bf 8f6f 	isb	sy
 8006d6c:	f3bf 8f4f 	dsb	sy
 8006d70:	61fb      	str	r3, [r7, #28]
}
 8006d72:	bf00      	nop
 8006d74:	e7fe      	b.n	8006d74 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006d76:	2350      	movs	r3, #80	; 0x50
 8006d78:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006d7a:	697b      	ldr	r3, [r7, #20]
 8006d7c:	2b50      	cmp	r3, #80	; 0x50
 8006d7e:	d00a      	beq.n	8006d96 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8006d80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d84:	f383 8811 	msr	BASEPRI, r3
 8006d88:	f3bf 8f6f 	isb	sy
 8006d8c:	f3bf 8f4f 	dsb	sy
 8006d90:	61bb      	str	r3, [r7, #24]
}
 8006d92:	bf00      	nop
 8006d94:	e7fe      	b.n	8006d94 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006d96:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8006d9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d00d      	beq.n	8006dbe <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006da2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006da4:	2201      	movs	r2, #1
 8006da6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006daa:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8006dae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006db0:	9300      	str	r3, [sp, #0]
 8006db2:	4613      	mov	r3, r2
 8006db4:	687a      	ldr	r2, [r7, #4]
 8006db6:	68b9      	ldr	r1, [r7, #8]
 8006db8:	68f8      	ldr	r0, [r7, #12]
 8006dba:	f000 f83f 	bl	8006e3c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006dbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006dc0:	4618      	mov	r0, r3
 8006dc2:	3730      	adds	r7, #48	; 0x30
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	bd80      	pop	{r7, pc}

08006dc8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	b08a      	sub	sp, #40	; 0x28
 8006dcc:	af02      	add	r7, sp, #8
 8006dce:	60f8      	str	r0, [r7, #12]
 8006dd0:	60b9      	str	r1, [r7, #8]
 8006dd2:	4613      	mov	r3, r2
 8006dd4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d10a      	bne.n	8006df2 <xQueueGenericCreate+0x2a>
	__asm volatile
 8006ddc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006de0:	f383 8811 	msr	BASEPRI, r3
 8006de4:	f3bf 8f6f 	isb	sy
 8006de8:	f3bf 8f4f 	dsb	sy
 8006dec:	613b      	str	r3, [r7, #16]
}
 8006dee:	bf00      	nop
 8006df0:	e7fe      	b.n	8006df0 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	68ba      	ldr	r2, [r7, #8]
 8006df6:	fb02 f303 	mul.w	r3, r2, r3
 8006dfa:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006dfc:	69fb      	ldr	r3, [r7, #28]
 8006dfe:	3350      	adds	r3, #80	; 0x50
 8006e00:	4618      	mov	r0, r3
 8006e02:	f002 fb41 	bl	8009488 <pvPortMalloc>
 8006e06:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006e08:	69bb      	ldr	r3, [r7, #24]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d011      	beq.n	8006e32 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006e0e:	69bb      	ldr	r3, [r7, #24]
 8006e10:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006e12:	697b      	ldr	r3, [r7, #20]
 8006e14:	3350      	adds	r3, #80	; 0x50
 8006e16:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006e18:	69bb      	ldr	r3, [r7, #24]
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006e20:	79fa      	ldrb	r2, [r7, #7]
 8006e22:	69bb      	ldr	r3, [r7, #24]
 8006e24:	9300      	str	r3, [sp, #0]
 8006e26:	4613      	mov	r3, r2
 8006e28:	697a      	ldr	r2, [r7, #20]
 8006e2a:	68b9      	ldr	r1, [r7, #8]
 8006e2c:	68f8      	ldr	r0, [r7, #12]
 8006e2e:	f000 f805 	bl	8006e3c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006e32:	69bb      	ldr	r3, [r7, #24]
	}
 8006e34:	4618      	mov	r0, r3
 8006e36:	3720      	adds	r7, #32
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	bd80      	pop	{r7, pc}

08006e3c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006e3c:	b580      	push	{r7, lr}
 8006e3e:	b084      	sub	sp, #16
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	60f8      	str	r0, [r7, #12]
 8006e44:	60b9      	str	r1, [r7, #8]
 8006e46:	607a      	str	r2, [r7, #4]
 8006e48:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006e4a:	68bb      	ldr	r3, [r7, #8]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d103      	bne.n	8006e58 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006e50:	69bb      	ldr	r3, [r7, #24]
 8006e52:	69ba      	ldr	r2, [r7, #24]
 8006e54:	601a      	str	r2, [r3, #0]
 8006e56:	e002      	b.n	8006e5e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006e58:	69bb      	ldr	r3, [r7, #24]
 8006e5a:	687a      	ldr	r2, [r7, #4]
 8006e5c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006e5e:	69bb      	ldr	r3, [r7, #24]
 8006e60:	68fa      	ldr	r2, [r7, #12]
 8006e62:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006e64:	69bb      	ldr	r3, [r7, #24]
 8006e66:	68ba      	ldr	r2, [r7, #8]
 8006e68:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006e6a:	2101      	movs	r1, #1
 8006e6c:	69b8      	ldr	r0, [r7, #24]
 8006e6e:	f7ff fecb 	bl	8006c08 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006e72:	69bb      	ldr	r3, [r7, #24]
 8006e74:	78fa      	ldrb	r2, [r7, #3]
 8006e76:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006e7a:	bf00      	nop
 8006e7c:	3710      	adds	r7, #16
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	bd80      	pop	{r7, pc}

08006e82 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8006e82:	b580      	push	{r7, lr}
 8006e84:	b082      	sub	sp, #8
 8006e86:	af00      	add	r7, sp, #0
 8006e88:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d00e      	beq.n	8006eae <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2200      	movs	r2, #0
 8006e94:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	2200      	movs	r2, #0
 8006e9a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8006ea2:	2300      	movs	r3, #0
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	2100      	movs	r1, #0
 8006ea8:	6878      	ldr	r0, [r7, #4]
 8006eaa:	f000 f81d 	bl	8006ee8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8006eae:	bf00      	nop
 8006eb0:	3708      	adds	r7, #8
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	bd80      	pop	{r7, pc}

08006eb6 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8006eb6:	b580      	push	{r7, lr}
 8006eb8:	b086      	sub	sp, #24
 8006eba:	af00      	add	r7, sp, #0
 8006ebc:	4603      	mov	r3, r0
 8006ebe:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006ec0:	2301      	movs	r3, #1
 8006ec2:	617b      	str	r3, [r7, #20]
 8006ec4:	2300      	movs	r3, #0
 8006ec6:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8006ec8:	79fb      	ldrb	r3, [r7, #7]
 8006eca:	461a      	mov	r2, r3
 8006ecc:	6939      	ldr	r1, [r7, #16]
 8006ece:	6978      	ldr	r0, [r7, #20]
 8006ed0:	f7ff ff7a 	bl	8006dc8 <xQueueGenericCreate>
 8006ed4:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8006ed6:	68f8      	ldr	r0, [r7, #12]
 8006ed8:	f7ff ffd3 	bl	8006e82 <prvInitialiseMutex>

		return xNewQueue;
 8006edc:	68fb      	ldr	r3, [r7, #12]
	}
 8006ede:	4618      	mov	r0, r3
 8006ee0:	3718      	adds	r7, #24
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	bd80      	pop	{r7, pc}
	...

08006ee8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006ee8:	b580      	push	{r7, lr}
 8006eea:	b08e      	sub	sp, #56	; 0x38
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	60f8      	str	r0, [r7, #12]
 8006ef0:	60b9      	str	r1, [r7, #8]
 8006ef2:	607a      	str	r2, [r7, #4]
 8006ef4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006ef6:	2300      	movs	r3, #0
 8006ef8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006efe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d10a      	bne.n	8006f1a <xQueueGenericSend+0x32>
	__asm volatile
 8006f04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f08:	f383 8811 	msr	BASEPRI, r3
 8006f0c:	f3bf 8f6f 	isb	sy
 8006f10:	f3bf 8f4f 	dsb	sy
 8006f14:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006f16:	bf00      	nop
 8006f18:	e7fe      	b.n	8006f18 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006f1a:	68bb      	ldr	r3, [r7, #8]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d103      	bne.n	8006f28 <xQueueGenericSend+0x40>
 8006f20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d101      	bne.n	8006f2c <xQueueGenericSend+0x44>
 8006f28:	2301      	movs	r3, #1
 8006f2a:	e000      	b.n	8006f2e <xQueueGenericSend+0x46>
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d10a      	bne.n	8006f48 <xQueueGenericSend+0x60>
	__asm volatile
 8006f32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f36:	f383 8811 	msr	BASEPRI, r3
 8006f3a:	f3bf 8f6f 	isb	sy
 8006f3e:	f3bf 8f4f 	dsb	sy
 8006f42:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006f44:	bf00      	nop
 8006f46:	e7fe      	b.n	8006f46 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006f48:	683b      	ldr	r3, [r7, #0]
 8006f4a:	2b02      	cmp	r3, #2
 8006f4c:	d103      	bne.n	8006f56 <xQueueGenericSend+0x6e>
 8006f4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f52:	2b01      	cmp	r3, #1
 8006f54:	d101      	bne.n	8006f5a <xQueueGenericSend+0x72>
 8006f56:	2301      	movs	r3, #1
 8006f58:	e000      	b.n	8006f5c <xQueueGenericSend+0x74>
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d10a      	bne.n	8006f76 <xQueueGenericSend+0x8e>
	__asm volatile
 8006f60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f64:	f383 8811 	msr	BASEPRI, r3
 8006f68:	f3bf 8f6f 	isb	sy
 8006f6c:	f3bf 8f4f 	dsb	sy
 8006f70:	623b      	str	r3, [r7, #32]
}
 8006f72:	bf00      	nop
 8006f74:	e7fe      	b.n	8006f74 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006f76:	f001 fb0b 	bl	8008590 <xTaskGetSchedulerState>
 8006f7a:	4603      	mov	r3, r0
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d102      	bne.n	8006f86 <xQueueGenericSend+0x9e>
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d101      	bne.n	8006f8a <xQueueGenericSend+0xa2>
 8006f86:	2301      	movs	r3, #1
 8006f88:	e000      	b.n	8006f8c <xQueueGenericSend+0xa4>
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d10a      	bne.n	8006fa6 <xQueueGenericSend+0xbe>
	__asm volatile
 8006f90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f94:	f383 8811 	msr	BASEPRI, r3
 8006f98:	f3bf 8f6f 	isb	sy
 8006f9c:	f3bf 8f4f 	dsb	sy
 8006fa0:	61fb      	str	r3, [r7, #28]
}
 8006fa2:	bf00      	nop
 8006fa4:	e7fe      	b.n	8006fa4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006fa6:	f002 f94d 	bl	8009244 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006faa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006fae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fb2:	429a      	cmp	r2, r3
 8006fb4:	d302      	bcc.n	8006fbc <xQueueGenericSend+0xd4>
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	2b02      	cmp	r3, #2
 8006fba:	d129      	bne.n	8007010 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006fbc:	683a      	ldr	r2, [r7, #0]
 8006fbe:	68b9      	ldr	r1, [r7, #8]
 8006fc0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006fc2:	f000 fb2f 	bl	8007624 <prvCopyDataToQueue>
 8006fc6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006fc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d010      	beq.n	8006ff2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006fd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fd2:	3324      	adds	r3, #36	; 0x24
 8006fd4:	4618      	mov	r0, r3
 8006fd6:	f001 f919 	bl	800820c <xTaskRemoveFromEventList>
 8006fda:	4603      	mov	r3, r0
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d013      	beq.n	8007008 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006fe0:	4b3f      	ldr	r3, [pc, #252]	; (80070e0 <xQueueGenericSend+0x1f8>)
 8006fe2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006fe6:	601a      	str	r2, [r3, #0]
 8006fe8:	f3bf 8f4f 	dsb	sy
 8006fec:	f3bf 8f6f 	isb	sy
 8006ff0:	e00a      	b.n	8007008 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006ff2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d007      	beq.n	8007008 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006ff8:	4b39      	ldr	r3, [pc, #228]	; (80070e0 <xQueueGenericSend+0x1f8>)
 8006ffa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ffe:	601a      	str	r2, [r3, #0]
 8007000:	f3bf 8f4f 	dsb	sy
 8007004:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007008:	f002 f94c 	bl	80092a4 <vPortExitCritical>
				return pdPASS;
 800700c:	2301      	movs	r3, #1
 800700e:	e063      	b.n	80070d8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2b00      	cmp	r3, #0
 8007014:	d103      	bne.n	800701e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007016:	f002 f945 	bl	80092a4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800701a:	2300      	movs	r3, #0
 800701c:	e05c      	b.n	80070d8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800701e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007020:	2b00      	cmp	r3, #0
 8007022:	d106      	bne.n	8007032 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007024:	f107 0314 	add.w	r3, r7, #20
 8007028:	4618      	mov	r0, r3
 800702a:	f001 f953 	bl	80082d4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800702e:	2301      	movs	r3, #1
 8007030:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007032:	f002 f937 	bl	80092a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007036:	f000 febf 	bl	8007db8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800703a:	f002 f903 	bl	8009244 <vPortEnterCritical>
 800703e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007040:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007044:	b25b      	sxtb	r3, r3
 8007046:	f1b3 3fff 	cmp.w	r3, #4294967295
 800704a:	d103      	bne.n	8007054 <xQueueGenericSend+0x16c>
 800704c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800704e:	2200      	movs	r2, #0
 8007050:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007054:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007056:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800705a:	b25b      	sxtb	r3, r3
 800705c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007060:	d103      	bne.n	800706a <xQueueGenericSend+0x182>
 8007062:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007064:	2200      	movs	r2, #0
 8007066:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800706a:	f002 f91b 	bl	80092a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800706e:	1d3a      	adds	r2, r7, #4
 8007070:	f107 0314 	add.w	r3, r7, #20
 8007074:	4611      	mov	r1, r2
 8007076:	4618      	mov	r0, r3
 8007078:	f001 f942 	bl	8008300 <xTaskCheckForTimeOut>
 800707c:	4603      	mov	r3, r0
 800707e:	2b00      	cmp	r3, #0
 8007080:	d124      	bne.n	80070cc <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007082:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007084:	f000 fbc6 	bl	8007814 <prvIsQueueFull>
 8007088:	4603      	mov	r3, r0
 800708a:	2b00      	cmp	r3, #0
 800708c:	d018      	beq.n	80070c0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800708e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007090:	3310      	adds	r3, #16
 8007092:	687a      	ldr	r2, [r7, #4]
 8007094:	4611      	mov	r1, r2
 8007096:	4618      	mov	r0, r3
 8007098:	f001 f868 	bl	800816c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800709c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800709e:	f000 fb51 	bl	8007744 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80070a2:	f000 fe97 	bl	8007dd4 <xTaskResumeAll>
 80070a6:	4603      	mov	r3, r0
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	f47f af7c 	bne.w	8006fa6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80070ae:	4b0c      	ldr	r3, [pc, #48]	; (80070e0 <xQueueGenericSend+0x1f8>)
 80070b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80070b4:	601a      	str	r2, [r3, #0]
 80070b6:	f3bf 8f4f 	dsb	sy
 80070ba:	f3bf 8f6f 	isb	sy
 80070be:	e772      	b.n	8006fa6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80070c0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80070c2:	f000 fb3f 	bl	8007744 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80070c6:	f000 fe85 	bl	8007dd4 <xTaskResumeAll>
 80070ca:	e76c      	b.n	8006fa6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80070cc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80070ce:	f000 fb39 	bl	8007744 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80070d2:	f000 fe7f 	bl	8007dd4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80070d6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80070d8:	4618      	mov	r0, r3
 80070da:	3738      	adds	r7, #56	; 0x38
 80070dc:	46bd      	mov	sp, r7
 80070de:	bd80      	pop	{r7, pc}
 80070e0:	e000ed04 	.word	0xe000ed04

080070e4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80070e4:	b580      	push	{r7, lr}
 80070e6:	b090      	sub	sp, #64	; 0x40
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	60f8      	str	r0, [r7, #12]
 80070ec:	60b9      	str	r1, [r7, #8]
 80070ee:	607a      	str	r2, [r7, #4]
 80070f0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80070f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d10a      	bne.n	8007112 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80070fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007100:	f383 8811 	msr	BASEPRI, r3
 8007104:	f3bf 8f6f 	isb	sy
 8007108:	f3bf 8f4f 	dsb	sy
 800710c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800710e:	bf00      	nop
 8007110:	e7fe      	b.n	8007110 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007112:	68bb      	ldr	r3, [r7, #8]
 8007114:	2b00      	cmp	r3, #0
 8007116:	d103      	bne.n	8007120 <xQueueGenericSendFromISR+0x3c>
 8007118:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800711a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800711c:	2b00      	cmp	r3, #0
 800711e:	d101      	bne.n	8007124 <xQueueGenericSendFromISR+0x40>
 8007120:	2301      	movs	r3, #1
 8007122:	e000      	b.n	8007126 <xQueueGenericSendFromISR+0x42>
 8007124:	2300      	movs	r3, #0
 8007126:	2b00      	cmp	r3, #0
 8007128:	d10a      	bne.n	8007140 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800712a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800712e:	f383 8811 	msr	BASEPRI, r3
 8007132:	f3bf 8f6f 	isb	sy
 8007136:	f3bf 8f4f 	dsb	sy
 800713a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800713c:	bf00      	nop
 800713e:	e7fe      	b.n	800713e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007140:	683b      	ldr	r3, [r7, #0]
 8007142:	2b02      	cmp	r3, #2
 8007144:	d103      	bne.n	800714e <xQueueGenericSendFromISR+0x6a>
 8007146:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007148:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800714a:	2b01      	cmp	r3, #1
 800714c:	d101      	bne.n	8007152 <xQueueGenericSendFromISR+0x6e>
 800714e:	2301      	movs	r3, #1
 8007150:	e000      	b.n	8007154 <xQueueGenericSendFromISR+0x70>
 8007152:	2300      	movs	r3, #0
 8007154:	2b00      	cmp	r3, #0
 8007156:	d10a      	bne.n	800716e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8007158:	f04f 0350 	mov.w	r3, #80	; 0x50
 800715c:	f383 8811 	msr	BASEPRI, r3
 8007160:	f3bf 8f6f 	isb	sy
 8007164:	f3bf 8f4f 	dsb	sy
 8007168:	623b      	str	r3, [r7, #32]
}
 800716a:	bf00      	nop
 800716c:	e7fe      	b.n	800716c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800716e:	f002 f94b 	bl	8009408 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007172:	f3ef 8211 	mrs	r2, BASEPRI
 8007176:	f04f 0350 	mov.w	r3, #80	; 0x50
 800717a:	f383 8811 	msr	BASEPRI, r3
 800717e:	f3bf 8f6f 	isb	sy
 8007182:	f3bf 8f4f 	dsb	sy
 8007186:	61fa      	str	r2, [r7, #28]
 8007188:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800718a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800718c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800718e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007190:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007192:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007194:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007196:	429a      	cmp	r2, r3
 8007198:	d302      	bcc.n	80071a0 <xQueueGenericSendFromISR+0xbc>
 800719a:	683b      	ldr	r3, [r7, #0]
 800719c:	2b02      	cmp	r3, #2
 800719e:	d12f      	bne.n	8007200 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80071a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071a2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80071a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80071aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071ae:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80071b0:	683a      	ldr	r2, [r7, #0]
 80071b2:	68b9      	ldr	r1, [r7, #8]
 80071b4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80071b6:	f000 fa35 	bl	8007624 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80071ba:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80071be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071c2:	d112      	bne.n	80071ea <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80071c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d016      	beq.n	80071fa <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80071cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071ce:	3324      	adds	r3, #36	; 0x24
 80071d0:	4618      	mov	r0, r3
 80071d2:	f001 f81b 	bl	800820c <xTaskRemoveFromEventList>
 80071d6:	4603      	mov	r3, r0
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d00e      	beq.n	80071fa <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d00b      	beq.n	80071fa <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	2201      	movs	r2, #1
 80071e6:	601a      	str	r2, [r3, #0]
 80071e8:	e007      	b.n	80071fa <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80071ea:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80071ee:	3301      	adds	r3, #1
 80071f0:	b2db      	uxtb	r3, r3
 80071f2:	b25a      	sxtb	r2, r3
 80071f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80071fa:	2301      	movs	r3, #1
 80071fc:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80071fe:	e001      	b.n	8007204 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007200:	2300      	movs	r3, #0
 8007202:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007204:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007206:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007208:	697b      	ldr	r3, [r7, #20]
 800720a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800720e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007210:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8007212:	4618      	mov	r0, r3
 8007214:	3740      	adds	r7, #64	; 0x40
 8007216:	46bd      	mov	sp, r7
 8007218:	bd80      	pop	{r7, pc}
	...

0800721c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800721c:	b580      	push	{r7, lr}
 800721e:	b08c      	sub	sp, #48	; 0x30
 8007220:	af00      	add	r7, sp, #0
 8007222:	60f8      	str	r0, [r7, #12]
 8007224:	60b9      	str	r1, [r7, #8]
 8007226:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007228:	2300      	movs	r3, #0
 800722a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007230:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007232:	2b00      	cmp	r3, #0
 8007234:	d10a      	bne.n	800724c <xQueueReceive+0x30>
	__asm volatile
 8007236:	f04f 0350 	mov.w	r3, #80	; 0x50
 800723a:	f383 8811 	msr	BASEPRI, r3
 800723e:	f3bf 8f6f 	isb	sy
 8007242:	f3bf 8f4f 	dsb	sy
 8007246:	623b      	str	r3, [r7, #32]
}
 8007248:	bf00      	nop
 800724a:	e7fe      	b.n	800724a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800724c:	68bb      	ldr	r3, [r7, #8]
 800724e:	2b00      	cmp	r3, #0
 8007250:	d103      	bne.n	800725a <xQueueReceive+0x3e>
 8007252:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007256:	2b00      	cmp	r3, #0
 8007258:	d101      	bne.n	800725e <xQueueReceive+0x42>
 800725a:	2301      	movs	r3, #1
 800725c:	e000      	b.n	8007260 <xQueueReceive+0x44>
 800725e:	2300      	movs	r3, #0
 8007260:	2b00      	cmp	r3, #0
 8007262:	d10a      	bne.n	800727a <xQueueReceive+0x5e>
	__asm volatile
 8007264:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007268:	f383 8811 	msr	BASEPRI, r3
 800726c:	f3bf 8f6f 	isb	sy
 8007270:	f3bf 8f4f 	dsb	sy
 8007274:	61fb      	str	r3, [r7, #28]
}
 8007276:	bf00      	nop
 8007278:	e7fe      	b.n	8007278 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800727a:	f001 f989 	bl	8008590 <xTaskGetSchedulerState>
 800727e:	4603      	mov	r3, r0
 8007280:	2b00      	cmp	r3, #0
 8007282:	d102      	bne.n	800728a <xQueueReceive+0x6e>
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2b00      	cmp	r3, #0
 8007288:	d101      	bne.n	800728e <xQueueReceive+0x72>
 800728a:	2301      	movs	r3, #1
 800728c:	e000      	b.n	8007290 <xQueueReceive+0x74>
 800728e:	2300      	movs	r3, #0
 8007290:	2b00      	cmp	r3, #0
 8007292:	d10a      	bne.n	80072aa <xQueueReceive+0x8e>
	__asm volatile
 8007294:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007298:	f383 8811 	msr	BASEPRI, r3
 800729c:	f3bf 8f6f 	isb	sy
 80072a0:	f3bf 8f4f 	dsb	sy
 80072a4:	61bb      	str	r3, [r7, #24]
}
 80072a6:	bf00      	nop
 80072a8:	e7fe      	b.n	80072a8 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80072aa:	f001 ffcb 	bl	8009244 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80072ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072b2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80072b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d01f      	beq.n	80072fa <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80072ba:	68b9      	ldr	r1, [r7, #8]
 80072bc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80072be:	f000 fa1b 	bl	80076f8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80072c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072c4:	1e5a      	subs	r2, r3, #1
 80072c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072c8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80072ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072cc:	691b      	ldr	r3, [r3, #16]
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d00f      	beq.n	80072f2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80072d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072d4:	3310      	adds	r3, #16
 80072d6:	4618      	mov	r0, r3
 80072d8:	f000 ff98 	bl	800820c <xTaskRemoveFromEventList>
 80072dc:	4603      	mov	r3, r0
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d007      	beq.n	80072f2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80072e2:	4b3d      	ldr	r3, [pc, #244]	; (80073d8 <xQueueReceive+0x1bc>)
 80072e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80072e8:	601a      	str	r2, [r3, #0]
 80072ea:	f3bf 8f4f 	dsb	sy
 80072ee:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80072f2:	f001 ffd7 	bl	80092a4 <vPortExitCritical>
				return pdPASS;
 80072f6:	2301      	movs	r3, #1
 80072f8:	e069      	b.n	80073ce <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d103      	bne.n	8007308 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007300:	f001 ffd0 	bl	80092a4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007304:	2300      	movs	r3, #0
 8007306:	e062      	b.n	80073ce <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007308:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800730a:	2b00      	cmp	r3, #0
 800730c:	d106      	bne.n	800731c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800730e:	f107 0310 	add.w	r3, r7, #16
 8007312:	4618      	mov	r0, r3
 8007314:	f000 ffde 	bl	80082d4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007318:	2301      	movs	r3, #1
 800731a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800731c:	f001 ffc2 	bl	80092a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007320:	f000 fd4a 	bl	8007db8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007324:	f001 ff8e 	bl	8009244 <vPortEnterCritical>
 8007328:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800732a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800732e:	b25b      	sxtb	r3, r3
 8007330:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007334:	d103      	bne.n	800733e <xQueueReceive+0x122>
 8007336:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007338:	2200      	movs	r2, #0
 800733a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800733e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007340:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007344:	b25b      	sxtb	r3, r3
 8007346:	f1b3 3fff 	cmp.w	r3, #4294967295
 800734a:	d103      	bne.n	8007354 <xQueueReceive+0x138>
 800734c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800734e:	2200      	movs	r2, #0
 8007350:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007354:	f001 ffa6 	bl	80092a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007358:	1d3a      	adds	r2, r7, #4
 800735a:	f107 0310 	add.w	r3, r7, #16
 800735e:	4611      	mov	r1, r2
 8007360:	4618      	mov	r0, r3
 8007362:	f000 ffcd 	bl	8008300 <xTaskCheckForTimeOut>
 8007366:	4603      	mov	r3, r0
 8007368:	2b00      	cmp	r3, #0
 800736a:	d123      	bne.n	80073b4 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800736c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800736e:	f000 fa3b 	bl	80077e8 <prvIsQueueEmpty>
 8007372:	4603      	mov	r3, r0
 8007374:	2b00      	cmp	r3, #0
 8007376:	d017      	beq.n	80073a8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007378:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800737a:	3324      	adds	r3, #36	; 0x24
 800737c:	687a      	ldr	r2, [r7, #4]
 800737e:	4611      	mov	r1, r2
 8007380:	4618      	mov	r0, r3
 8007382:	f000 fef3 	bl	800816c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007386:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007388:	f000 f9dc 	bl	8007744 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800738c:	f000 fd22 	bl	8007dd4 <xTaskResumeAll>
 8007390:	4603      	mov	r3, r0
 8007392:	2b00      	cmp	r3, #0
 8007394:	d189      	bne.n	80072aa <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8007396:	4b10      	ldr	r3, [pc, #64]	; (80073d8 <xQueueReceive+0x1bc>)
 8007398:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800739c:	601a      	str	r2, [r3, #0]
 800739e:	f3bf 8f4f 	dsb	sy
 80073a2:	f3bf 8f6f 	isb	sy
 80073a6:	e780      	b.n	80072aa <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80073a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80073aa:	f000 f9cb 	bl	8007744 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80073ae:	f000 fd11 	bl	8007dd4 <xTaskResumeAll>
 80073b2:	e77a      	b.n	80072aa <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80073b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80073b6:	f000 f9c5 	bl	8007744 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80073ba:	f000 fd0b 	bl	8007dd4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80073be:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80073c0:	f000 fa12 	bl	80077e8 <prvIsQueueEmpty>
 80073c4:	4603      	mov	r3, r0
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	f43f af6f 	beq.w	80072aa <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80073cc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80073ce:	4618      	mov	r0, r3
 80073d0:	3730      	adds	r7, #48	; 0x30
 80073d2:	46bd      	mov	sp, r7
 80073d4:	bd80      	pop	{r7, pc}
 80073d6:	bf00      	nop
 80073d8:	e000ed04 	.word	0xe000ed04

080073dc <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80073dc:	b580      	push	{r7, lr}
 80073de:	b08e      	sub	sp, #56	; 0x38
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	6078      	str	r0, [r7, #4]
 80073e4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80073e6:	2300      	movs	r3, #0
 80073e8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80073ee:	2300      	movs	r3, #0
 80073f0:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80073f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d10a      	bne.n	800740e <xQueueSemaphoreTake+0x32>
	__asm volatile
 80073f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073fc:	f383 8811 	msr	BASEPRI, r3
 8007400:	f3bf 8f6f 	isb	sy
 8007404:	f3bf 8f4f 	dsb	sy
 8007408:	623b      	str	r3, [r7, #32]
}
 800740a:	bf00      	nop
 800740c:	e7fe      	b.n	800740c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800740e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007412:	2b00      	cmp	r3, #0
 8007414:	d00a      	beq.n	800742c <xQueueSemaphoreTake+0x50>
	__asm volatile
 8007416:	f04f 0350 	mov.w	r3, #80	; 0x50
 800741a:	f383 8811 	msr	BASEPRI, r3
 800741e:	f3bf 8f6f 	isb	sy
 8007422:	f3bf 8f4f 	dsb	sy
 8007426:	61fb      	str	r3, [r7, #28]
}
 8007428:	bf00      	nop
 800742a:	e7fe      	b.n	800742a <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800742c:	f001 f8b0 	bl	8008590 <xTaskGetSchedulerState>
 8007430:	4603      	mov	r3, r0
 8007432:	2b00      	cmp	r3, #0
 8007434:	d102      	bne.n	800743c <xQueueSemaphoreTake+0x60>
 8007436:	683b      	ldr	r3, [r7, #0]
 8007438:	2b00      	cmp	r3, #0
 800743a:	d101      	bne.n	8007440 <xQueueSemaphoreTake+0x64>
 800743c:	2301      	movs	r3, #1
 800743e:	e000      	b.n	8007442 <xQueueSemaphoreTake+0x66>
 8007440:	2300      	movs	r3, #0
 8007442:	2b00      	cmp	r3, #0
 8007444:	d10a      	bne.n	800745c <xQueueSemaphoreTake+0x80>
	__asm volatile
 8007446:	f04f 0350 	mov.w	r3, #80	; 0x50
 800744a:	f383 8811 	msr	BASEPRI, r3
 800744e:	f3bf 8f6f 	isb	sy
 8007452:	f3bf 8f4f 	dsb	sy
 8007456:	61bb      	str	r3, [r7, #24]
}
 8007458:	bf00      	nop
 800745a:	e7fe      	b.n	800745a <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800745c:	f001 fef2 	bl	8009244 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007460:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007462:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007464:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8007466:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007468:	2b00      	cmp	r3, #0
 800746a:	d024      	beq.n	80074b6 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800746c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800746e:	1e5a      	subs	r2, r3, #1
 8007470:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007472:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007474:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	2b00      	cmp	r3, #0
 800747a:	d104      	bne.n	8007486 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800747c:	f001 f9fe 	bl	800887c <pvTaskIncrementMutexHeldCount>
 8007480:	4602      	mov	r2, r0
 8007482:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007484:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007486:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007488:	691b      	ldr	r3, [r3, #16]
 800748a:	2b00      	cmp	r3, #0
 800748c:	d00f      	beq.n	80074ae <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800748e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007490:	3310      	adds	r3, #16
 8007492:	4618      	mov	r0, r3
 8007494:	f000 feba 	bl	800820c <xTaskRemoveFromEventList>
 8007498:	4603      	mov	r3, r0
 800749a:	2b00      	cmp	r3, #0
 800749c:	d007      	beq.n	80074ae <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800749e:	4b54      	ldr	r3, [pc, #336]	; (80075f0 <xQueueSemaphoreTake+0x214>)
 80074a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80074a4:	601a      	str	r2, [r3, #0]
 80074a6:	f3bf 8f4f 	dsb	sy
 80074aa:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80074ae:	f001 fef9 	bl	80092a4 <vPortExitCritical>
				return pdPASS;
 80074b2:	2301      	movs	r3, #1
 80074b4:	e097      	b.n	80075e6 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80074b6:	683b      	ldr	r3, [r7, #0]
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d111      	bne.n	80074e0 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80074bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d00a      	beq.n	80074d8 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 80074c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074c6:	f383 8811 	msr	BASEPRI, r3
 80074ca:	f3bf 8f6f 	isb	sy
 80074ce:	f3bf 8f4f 	dsb	sy
 80074d2:	617b      	str	r3, [r7, #20]
}
 80074d4:	bf00      	nop
 80074d6:	e7fe      	b.n	80074d6 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80074d8:	f001 fee4 	bl	80092a4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80074dc:	2300      	movs	r3, #0
 80074de:	e082      	b.n	80075e6 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80074e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d106      	bne.n	80074f4 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80074e6:	f107 030c 	add.w	r3, r7, #12
 80074ea:	4618      	mov	r0, r3
 80074ec:	f000 fef2 	bl	80082d4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80074f0:	2301      	movs	r3, #1
 80074f2:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80074f4:	f001 fed6 	bl	80092a4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80074f8:	f000 fc5e 	bl	8007db8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80074fc:	f001 fea2 	bl	8009244 <vPortEnterCritical>
 8007500:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007502:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007506:	b25b      	sxtb	r3, r3
 8007508:	f1b3 3fff 	cmp.w	r3, #4294967295
 800750c:	d103      	bne.n	8007516 <xQueueSemaphoreTake+0x13a>
 800750e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007510:	2200      	movs	r2, #0
 8007512:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007516:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007518:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800751c:	b25b      	sxtb	r3, r3
 800751e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007522:	d103      	bne.n	800752c <xQueueSemaphoreTake+0x150>
 8007524:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007526:	2200      	movs	r2, #0
 8007528:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800752c:	f001 feba 	bl	80092a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007530:	463a      	mov	r2, r7
 8007532:	f107 030c 	add.w	r3, r7, #12
 8007536:	4611      	mov	r1, r2
 8007538:	4618      	mov	r0, r3
 800753a:	f000 fee1 	bl	8008300 <xTaskCheckForTimeOut>
 800753e:	4603      	mov	r3, r0
 8007540:	2b00      	cmp	r3, #0
 8007542:	d132      	bne.n	80075aa <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007544:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007546:	f000 f94f 	bl	80077e8 <prvIsQueueEmpty>
 800754a:	4603      	mov	r3, r0
 800754c:	2b00      	cmp	r3, #0
 800754e:	d026      	beq.n	800759e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007550:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	2b00      	cmp	r3, #0
 8007556:	d109      	bne.n	800756c <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8007558:	f001 fe74 	bl	8009244 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800755c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800755e:	689b      	ldr	r3, [r3, #8]
 8007560:	4618      	mov	r0, r3
 8007562:	f001 f833 	bl	80085cc <xTaskPriorityInherit>
 8007566:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8007568:	f001 fe9c 	bl	80092a4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800756c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800756e:	3324      	adds	r3, #36	; 0x24
 8007570:	683a      	ldr	r2, [r7, #0]
 8007572:	4611      	mov	r1, r2
 8007574:	4618      	mov	r0, r3
 8007576:	f000 fdf9 	bl	800816c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800757a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800757c:	f000 f8e2 	bl	8007744 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007580:	f000 fc28 	bl	8007dd4 <xTaskResumeAll>
 8007584:	4603      	mov	r3, r0
 8007586:	2b00      	cmp	r3, #0
 8007588:	f47f af68 	bne.w	800745c <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800758c:	4b18      	ldr	r3, [pc, #96]	; (80075f0 <xQueueSemaphoreTake+0x214>)
 800758e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007592:	601a      	str	r2, [r3, #0]
 8007594:	f3bf 8f4f 	dsb	sy
 8007598:	f3bf 8f6f 	isb	sy
 800759c:	e75e      	b.n	800745c <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800759e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80075a0:	f000 f8d0 	bl	8007744 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80075a4:	f000 fc16 	bl	8007dd4 <xTaskResumeAll>
 80075a8:	e758      	b.n	800745c <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80075aa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80075ac:	f000 f8ca 	bl	8007744 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80075b0:	f000 fc10 	bl	8007dd4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80075b4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80075b6:	f000 f917 	bl	80077e8 <prvIsQueueEmpty>
 80075ba:	4603      	mov	r3, r0
 80075bc:	2b00      	cmp	r3, #0
 80075be:	f43f af4d 	beq.w	800745c <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80075c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d00d      	beq.n	80075e4 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 80075c8:	f001 fe3c 	bl	8009244 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80075cc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80075ce:	f000 f811 	bl	80075f4 <prvGetDisinheritPriorityAfterTimeout>
 80075d2:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80075d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075d6:	689b      	ldr	r3, [r3, #8]
 80075d8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80075da:	4618      	mov	r0, r3
 80075dc:	f001 f8cc 	bl	8008778 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80075e0:	f001 fe60 	bl	80092a4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80075e4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80075e6:	4618      	mov	r0, r3
 80075e8:	3738      	adds	r7, #56	; 0x38
 80075ea:	46bd      	mov	sp, r7
 80075ec:	bd80      	pop	{r7, pc}
 80075ee:	bf00      	nop
 80075f0:	e000ed04 	.word	0xe000ed04

080075f4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80075f4:	b480      	push	{r7}
 80075f6:	b085      	sub	sp, #20
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007600:	2b00      	cmp	r3, #0
 8007602:	d006      	beq.n	8007612 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800760e:	60fb      	str	r3, [r7, #12]
 8007610:	e001      	b.n	8007616 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8007612:	2300      	movs	r3, #0
 8007614:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8007616:	68fb      	ldr	r3, [r7, #12]
	}
 8007618:	4618      	mov	r0, r3
 800761a:	3714      	adds	r7, #20
 800761c:	46bd      	mov	sp, r7
 800761e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007622:	4770      	bx	lr

08007624 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007624:	b580      	push	{r7, lr}
 8007626:	b086      	sub	sp, #24
 8007628:	af00      	add	r7, sp, #0
 800762a:	60f8      	str	r0, [r7, #12]
 800762c:	60b9      	str	r1, [r7, #8]
 800762e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007630:	2300      	movs	r3, #0
 8007632:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007638:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800763e:	2b00      	cmp	r3, #0
 8007640:	d10d      	bne.n	800765e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	2b00      	cmp	r3, #0
 8007648:	d14d      	bne.n	80076e6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	689b      	ldr	r3, [r3, #8]
 800764e:	4618      	mov	r0, r3
 8007650:	f001 f824 	bl	800869c <xTaskPriorityDisinherit>
 8007654:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	2200      	movs	r2, #0
 800765a:	609a      	str	r2, [r3, #8]
 800765c:	e043      	b.n	80076e6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	2b00      	cmp	r3, #0
 8007662:	d119      	bne.n	8007698 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	6858      	ldr	r0, [r3, #4]
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800766c:	461a      	mov	r2, r3
 800766e:	68b9      	ldr	r1, [r7, #8]
 8007670:	f002 fafe 	bl	8009c70 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	685a      	ldr	r2, [r3, #4]
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800767c:	441a      	add	r2, r3
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	685a      	ldr	r2, [r3, #4]
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	689b      	ldr	r3, [r3, #8]
 800768a:	429a      	cmp	r2, r3
 800768c:	d32b      	bcc.n	80076e6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681a      	ldr	r2, [r3, #0]
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	605a      	str	r2, [r3, #4]
 8007696:	e026      	b.n	80076e6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	68d8      	ldr	r0, [r3, #12]
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076a0:	461a      	mov	r2, r3
 80076a2:	68b9      	ldr	r1, [r7, #8]
 80076a4:	f002 fae4 	bl	8009c70 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	68da      	ldr	r2, [r3, #12]
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076b0:	425b      	negs	r3, r3
 80076b2:	441a      	add	r2, r3
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	68da      	ldr	r2, [r3, #12]
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	429a      	cmp	r2, r3
 80076c2:	d207      	bcs.n	80076d4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	689a      	ldr	r2, [r3, #8]
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076cc:	425b      	negs	r3, r3
 80076ce:	441a      	add	r2, r3
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2b02      	cmp	r3, #2
 80076d8:	d105      	bne.n	80076e6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80076da:	693b      	ldr	r3, [r7, #16]
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d002      	beq.n	80076e6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80076e0:	693b      	ldr	r3, [r7, #16]
 80076e2:	3b01      	subs	r3, #1
 80076e4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80076e6:	693b      	ldr	r3, [r7, #16]
 80076e8:	1c5a      	adds	r2, r3, #1
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80076ee:	697b      	ldr	r3, [r7, #20]
}
 80076f0:	4618      	mov	r0, r3
 80076f2:	3718      	adds	r7, #24
 80076f4:	46bd      	mov	sp, r7
 80076f6:	bd80      	pop	{r7, pc}

080076f8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80076f8:	b580      	push	{r7, lr}
 80076fa:	b082      	sub	sp, #8
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]
 8007700:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007706:	2b00      	cmp	r3, #0
 8007708:	d018      	beq.n	800773c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	68da      	ldr	r2, [r3, #12]
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007712:	441a      	add	r2, r3
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	68da      	ldr	r2, [r3, #12]
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	689b      	ldr	r3, [r3, #8]
 8007720:	429a      	cmp	r2, r3
 8007722:	d303      	bcc.n	800772c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681a      	ldr	r2, [r3, #0]
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	68d9      	ldr	r1, [r3, #12]
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007734:	461a      	mov	r2, r3
 8007736:	6838      	ldr	r0, [r7, #0]
 8007738:	f002 fa9a 	bl	8009c70 <memcpy>
	}
}
 800773c:	bf00      	nop
 800773e:	3708      	adds	r7, #8
 8007740:	46bd      	mov	sp, r7
 8007742:	bd80      	pop	{r7, pc}

08007744 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007744:	b580      	push	{r7, lr}
 8007746:	b084      	sub	sp, #16
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800774c:	f001 fd7a 	bl	8009244 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007756:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007758:	e011      	b.n	800777e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800775e:	2b00      	cmp	r3, #0
 8007760:	d012      	beq.n	8007788 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	3324      	adds	r3, #36	; 0x24
 8007766:	4618      	mov	r0, r3
 8007768:	f000 fd50 	bl	800820c <xTaskRemoveFromEventList>
 800776c:	4603      	mov	r3, r0
 800776e:	2b00      	cmp	r3, #0
 8007770:	d001      	beq.n	8007776 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007772:	f000 fe27 	bl	80083c4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007776:	7bfb      	ldrb	r3, [r7, #15]
 8007778:	3b01      	subs	r3, #1
 800777a:	b2db      	uxtb	r3, r3
 800777c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800777e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007782:	2b00      	cmp	r3, #0
 8007784:	dce9      	bgt.n	800775a <prvUnlockQueue+0x16>
 8007786:	e000      	b.n	800778a <prvUnlockQueue+0x46>
					break;
 8007788:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	22ff      	movs	r2, #255	; 0xff
 800778e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8007792:	f001 fd87 	bl	80092a4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007796:	f001 fd55 	bl	8009244 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80077a0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80077a2:	e011      	b.n	80077c8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	691b      	ldr	r3, [r3, #16]
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d012      	beq.n	80077d2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	3310      	adds	r3, #16
 80077b0:	4618      	mov	r0, r3
 80077b2:	f000 fd2b 	bl	800820c <xTaskRemoveFromEventList>
 80077b6:	4603      	mov	r3, r0
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d001      	beq.n	80077c0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80077bc:	f000 fe02 	bl	80083c4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80077c0:	7bbb      	ldrb	r3, [r7, #14]
 80077c2:	3b01      	subs	r3, #1
 80077c4:	b2db      	uxtb	r3, r3
 80077c6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80077c8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	dce9      	bgt.n	80077a4 <prvUnlockQueue+0x60>
 80077d0:	e000      	b.n	80077d4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80077d2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	22ff      	movs	r2, #255	; 0xff
 80077d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80077dc:	f001 fd62 	bl	80092a4 <vPortExitCritical>
}
 80077e0:	bf00      	nop
 80077e2:	3710      	adds	r7, #16
 80077e4:	46bd      	mov	sp, r7
 80077e6:	bd80      	pop	{r7, pc}

080077e8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80077e8:	b580      	push	{r7, lr}
 80077ea:	b084      	sub	sp, #16
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80077f0:	f001 fd28 	bl	8009244 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d102      	bne.n	8007802 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80077fc:	2301      	movs	r3, #1
 80077fe:	60fb      	str	r3, [r7, #12]
 8007800:	e001      	b.n	8007806 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007802:	2300      	movs	r3, #0
 8007804:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007806:	f001 fd4d 	bl	80092a4 <vPortExitCritical>

	return xReturn;
 800780a:	68fb      	ldr	r3, [r7, #12]
}
 800780c:	4618      	mov	r0, r3
 800780e:	3710      	adds	r7, #16
 8007810:	46bd      	mov	sp, r7
 8007812:	bd80      	pop	{r7, pc}

08007814 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007814:	b580      	push	{r7, lr}
 8007816:	b084      	sub	sp, #16
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800781c:	f001 fd12 	bl	8009244 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007828:	429a      	cmp	r2, r3
 800782a:	d102      	bne.n	8007832 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800782c:	2301      	movs	r3, #1
 800782e:	60fb      	str	r3, [r7, #12]
 8007830:	e001      	b.n	8007836 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007832:	2300      	movs	r3, #0
 8007834:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007836:	f001 fd35 	bl	80092a4 <vPortExitCritical>

	return xReturn;
 800783a:	68fb      	ldr	r3, [r7, #12]
}
 800783c:	4618      	mov	r0, r3
 800783e:	3710      	adds	r7, #16
 8007840:	46bd      	mov	sp, r7
 8007842:	bd80      	pop	{r7, pc}

08007844 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007844:	b480      	push	{r7}
 8007846:	b085      	sub	sp, #20
 8007848:	af00      	add	r7, sp, #0
 800784a:	6078      	str	r0, [r7, #4]
 800784c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800784e:	2300      	movs	r3, #0
 8007850:	60fb      	str	r3, [r7, #12]
 8007852:	e014      	b.n	800787e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007854:	4a0f      	ldr	r2, [pc, #60]	; (8007894 <vQueueAddToRegistry+0x50>)
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800785c:	2b00      	cmp	r3, #0
 800785e:	d10b      	bne.n	8007878 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007860:	490c      	ldr	r1, [pc, #48]	; (8007894 <vQueueAddToRegistry+0x50>)
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	683a      	ldr	r2, [r7, #0]
 8007866:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800786a:	4a0a      	ldr	r2, [pc, #40]	; (8007894 <vQueueAddToRegistry+0x50>)
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	00db      	lsls	r3, r3, #3
 8007870:	4413      	add	r3, r2
 8007872:	687a      	ldr	r2, [r7, #4]
 8007874:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007876:	e006      	b.n	8007886 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	3301      	adds	r3, #1
 800787c:	60fb      	str	r3, [r7, #12]
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	2b07      	cmp	r3, #7
 8007882:	d9e7      	bls.n	8007854 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007884:	bf00      	nop
 8007886:	bf00      	nop
 8007888:	3714      	adds	r7, #20
 800788a:	46bd      	mov	sp, r7
 800788c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007890:	4770      	bx	lr
 8007892:	bf00      	nop
 8007894:	20001bb0 	.word	0x20001bb0

08007898 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007898:	b580      	push	{r7, lr}
 800789a:	b086      	sub	sp, #24
 800789c:	af00      	add	r7, sp, #0
 800789e:	60f8      	str	r0, [r7, #12]
 80078a0:	60b9      	str	r1, [r7, #8]
 80078a2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80078a8:	f001 fccc 	bl	8009244 <vPortEnterCritical>
 80078ac:	697b      	ldr	r3, [r7, #20]
 80078ae:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80078b2:	b25b      	sxtb	r3, r3
 80078b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078b8:	d103      	bne.n	80078c2 <vQueueWaitForMessageRestricted+0x2a>
 80078ba:	697b      	ldr	r3, [r7, #20]
 80078bc:	2200      	movs	r2, #0
 80078be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80078c2:	697b      	ldr	r3, [r7, #20]
 80078c4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80078c8:	b25b      	sxtb	r3, r3
 80078ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078ce:	d103      	bne.n	80078d8 <vQueueWaitForMessageRestricted+0x40>
 80078d0:	697b      	ldr	r3, [r7, #20]
 80078d2:	2200      	movs	r2, #0
 80078d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80078d8:	f001 fce4 	bl	80092a4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80078dc:	697b      	ldr	r3, [r7, #20]
 80078de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d106      	bne.n	80078f2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80078e4:	697b      	ldr	r3, [r7, #20]
 80078e6:	3324      	adds	r3, #36	; 0x24
 80078e8:	687a      	ldr	r2, [r7, #4]
 80078ea:	68b9      	ldr	r1, [r7, #8]
 80078ec:	4618      	mov	r0, r3
 80078ee:	f000 fc61 	bl	80081b4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80078f2:	6978      	ldr	r0, [r7, #20]
 80078f4:	f7ff ff26 	bl	8007744 <prvUnlockQueue>
	}
 80078f8:	bf00      	nop
 80078fa:	3718      	adds	r7, #24
 80078fc:	46bd      	mov	sp, r7
 80078fe:	bd80      	pop	{r7, pc}

08007900 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007900:	b580      	push	{r7, lr}
 8007902:	b08e      	sub	sp, #56	; 0x38
 8007904:	af04      	add	r7, sp, #16
 8007906:	60f8      	str	r0, [r7, #12]
 8007908:	60b9      	str	r1, [r7, #8]
 800790a:	607a      	str	r2, [r7, #4]
 800790c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800790e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007910:	2b00      	cmp	r3, #0
 8007912:	d10a      	bne.n	800792a <xTaskCreateStatic+0x2a>
	__asm volatile
 8007914:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007918:	f383 8811 	msr	BASEPRI, r3
 800791c:	f3bf 8f6f 	isb	sy
 8007920:	f3bf 8f4f 	dsb	sy
 8007924:	623b      	str	r3, [r7, #32]
}
 8007926:	bf00      	nop
 8007928:	e7fe      	b.n	8007928 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800792a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800792c:	2b00      	cmp	r3, #0
 800792e:	d10a      	bne.n	8007946 <xTaskCreateStatic+0x46>
	__asm volatile
 8007930:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007934:	f383 8811 	msr	BASEPRI, r3
 8007938:	f3bf 8f6f 	isb	sy
 800793c:	f3bf 8f4f 	dsb	sy
 8007940:	61fb      	str	r3, [r7, #28]
}
 8007942:	bf00      	nop
 8007944:	e7fe      	b.n	8007944 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007946:	23bc      	movs	r3, #188	; 0xbc
 8007948:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800794a:	693b      	ldr	r3, [r7, #16]
 800794c:	2bbc      	cmp	r3, #188	; 0xbc
 800794e:	d00a      	beq.n	8007966 <xTaskCreateStatic+0x66>
	__asm volatile
 8007950:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007954:	f383 8811 	msr	BASEPRI, r3
 8007958:	f3bf 8f6f 	isb	sy
 800795c:	f3bf 8f4f 	dsb	sy
 8007960:	61bb      	str	r3, [r7, #24]
}
 8007962:	bf00      	nop
 8007964:	e7fe      	b.n	8007964 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007966:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007968:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800796a:	2b00      	cmp	r3, #0
 800796c:	d01e      	beq.n	80079ac <xTaskCreateStatic+0xac>
 800796e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007970:	2b00      	cmp	r3, #0
 8007972:	d01b      	beq.n	80079ac <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007974:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007976:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800797a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800797c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800797e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007980:	2202      	movs	r2, #2
 8007982:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007986:	2300      	movs	r3, #0
 8007988:	9303      	str	r3, [sp, #12]
 800798a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800798c:	9302      	str	r3, [sp, #8]
 800798e:	f107 0314 	add.w	r3, r7, #20
 8007992:	9301      	str	r3, [sp, #4]
 8007994:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007996:	9300      	str	r3, [sp, #0]
 8007998:	683b      	ldr	r3, [r7, #0]
 800799a:	687a      	ldr	r2, [r7, #4]
 800799c:	68b9      	ldr	r1, [r7, #8]
 800799e:	68f8      	ldr	r0, [r7, #12]
 80079a0:	f000 f850 	bl	8007a44 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80079a4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80079a6:	f000 f8f3 	bl	8007b90 <prvAddNewTaskToReadyList>
 80079aa:	e001      	b.n	80079b0 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80079ac:	2300      	movs	r3, #0
 80079ae:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80079b0:	697b      	ldr	r3, [r7, #20]
	}
 80079b2:	4618      	mov	r0, r3
 80079b4:	3728      	adds	r7, #40	; 0x28
 80079b6:	46bd      	mov	sp, r7
 80079b8:	bd80      	pop	{r7, pc}

080079ba <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80079ba:	b580      	push	{r7, lr}
 80079bc:	b08c      	sub	sp, #48	; 0x30
 80079be:	af04      	add	r7, sp, #16
 80079c0:	60f8      	str	r0, [r7, #12]
 80079c2:	60b9      	str	r1, [r7, #8]
 80079c4:	603b      	str	r3, [r7, #0]
 80079c6:	4613      	mov	r3, r2
 80079c8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80079ca:	88fb      	ldrh	r3, [r7, #6]
 80079cc:	009b      	lsls	r3, r3, #2
 80079ce:	4618      	mov	r0, r3
 80079d0:	f001 fd5a 	bl	8009488 <pvPortMalloc>
 80079d4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80079d6:	697b      	ldr	r3, [r7, #20]
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d00e      	beq.n	80079fa <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80079dc:	20bc      	movs	r0, #188	; 0xbc
 80079de:	f001 fd53 	bl	8009488 <pvPortMalloc>
 80079e2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80079e4:	69fb      	ldr	r3, [r7, #28]
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d003      	beq.n	80079f2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80079ea:	69fb      	ldr	r3, [r7, #28]
 80079ec:	697a      	ldr	r2, [r7, #20]
 80079ee:	631a      	str	r2, [r3, #48]	; 0x30
 80079f0:	e005      	b.n	80079fe <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80079f2:	6978      	ldr	r0, [r7, #20]
 80079f4:	f001 fe14 	bl	8009620 <vPortFree>
 80079f8:	e001      	b.n	80079fe <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80079fa:	2300      	movs	r3, #0
 80079fc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80079fe:	69fb      	ldr	r3, [r7, #28]
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d017      	beq.n	8007a34 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007a04:	69fb      	ldr	r3, [r7, #28]
 8007a06:	2200      	movs	r2, #0
 8007a08:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007a0c:	88fa      	ldrh	r2, [r7, #6]
 8007a0e:	2300      	movs	r3, #0
 8007a10:	9303      	str	r3, [sp, #12]
 8007a12:	69fb      	ldr	r3, [r7, #28]
 8007a14:	9302      	str	r3, [sp, #8]
 8007a16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a18:	9301      	str	r3, [sp, #4]
 8007a1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a1c:	9300      	str	r3, [sp, #0]
 8007a1e:	683b      	ldr	r3, [r7, #0]
 8007a20:	68b9      	ldr	r1, [r7, #8]
 8007a22:	68f8      	ldr	r0, [r7, #12]
 8007a24:	f000 f80e 	bl	8007a44 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007a28:	69f8      	ldr	r0, [r7, #28]
 8007a2a:	f000 f8b1 	bl	8007b90 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007a2e:	2301      	movs	r3, #1
 8007a30:	61bb      	str	r3, [r7, #24]
 8007a32:	e002      	b.n	8007a3a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007a34:	f04f 33ff 	mov.w	r3, #4294967295
 8007a38:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007a3a:	69bb      	ldr	r3, [r7, #24]
	}
 8007a3c:	4618      	mov	r0, r3
 8007a3e:	3720      	adds	r7, #32
 8007a40:	46bd      	mov	sp, r7
 8007a42:	bd80      	pop	{r7, pc}

08007a44 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007a44:	b580      	push	{r7, lr}
 8007a46:	b088      	sub	sp, #32
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	60f8      	str	r0, [r7, #12]
 8007a4c:	60b9      	str	r1, [r7, #8]
 8007a4e:	607a      	str	r2, [r7, #4]
 8007a50:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007a52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a54:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	009b      	lsls	r3, r3, #2
 8007a5a:	461a      	mov	r2, r3
 8007a5c:	21a5      	movs	r1, #165	; 0xa5
 8007a5e:	f002 f915 	bl	8009c8c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007a62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a64:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007a6c:	3b01      	subs	r3, #1
 8007a6e:	009b      	lsls	r3, r3, #2
 8007a70:	4413      	add	r3, r2
 8007a72:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007a74:	69bb      	ldr	r3, [r7, #24]
 8007a76:	f023 0307 	bic.w	r3, r3, #7
 8007a7a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007a7c:	69bb      	ldr	r3, [r7, #24]
 8007a7e:	f003 0307 	and.w	r3, r3, #7
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d00a      	beq.n	8007a9c <prvInitialiseNewTask+0x58>
	__asm volatile
 8007a86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a8a:	f383 8811 	msr	BASEPRI, r3
 8007a8e:	f3bf 8f6f 	isb	sy
 8007a92:	f3bf 8f4f 	dsb	sy
 8007a96:	617b      	str	r3, [r7, #20]
}
 8007a98:	bf00      	nop
 8007a9a:	e7fe      	b.n	8007a9a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007a9c:	68bb      	ldr	r3, [r7, #8]
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d01f      	beq.n	8007ae2 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	61fb      	str	r3, [r7, #28]
 8007aa6:	e012      	b.n	8007ace <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007aa8:	68ba      	ldr	r2, [r7, #8]
 8007aaa:	69fb      	ldr	r3, [r7, #28]
 8007aac:	4413      	add	r3, r2
 8007aae:	7819      	ldrb	r1, [r3, #0]
 8007ab0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007ab2:	69fb      	ldr	r3, [r7, #28]
 8007ab4:	4413      	add	r3, r2
 8007ab6:	3334      	adds	r3, #52	; 0x34
 8007ab8:	460a      	mov	r2, r1
 8007aba:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007abc:	68ba      	ldr	r2, [r7, #8]
 8007abe:	69fb      	ldr	r3, [r7, #28]
 8007ac0:	4413      	add	r3, r2
 8007ac2:	781b      	ldrb	r3, [r3, #0]
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d006      	beq.n	8007ad6 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007ac8:	69fb      	ldr	r3, [r7, #28]
 8007aca:	3301      	adds	r3, #1
 8007acc:	61fb      	str	r3, [r7, #28]
 8007ace:	69fb      	ldr	r3, [r7, #28]
 8007ad0:	2b0f      	cmp	r3, #15
 8007ad2:	d9e9      	bls.n	8007aa8 <prvInitialiseNewTask+0x64>
 8007ad4:	e000      	b.n	8007ad8 <prvInitialiseNewTask+0x94>
			{
				break;
 8007ad6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007ad8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ada:	2200      	movs	r2, #0
 8007adc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007ae0:	e003      	b.n	8007aea <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007ae2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ae4:	2200      	movs	r2, #0
 8007ae6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007aea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007aec:	2b37      	cmp	r3, #55	; 0x37
 8007aee:	d901      	bls.n	8007af4 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007af0:	2337      	movs	r3, #55	; 0x37
 8007af2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007af4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007af6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007af8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007afa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007afc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007afe:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007b00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b02:	2200      	movs	r2, #0
 8007b04:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007b06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b08:	3304      	adds	r3, #4
 8007b0a:	4618      	mov	r0, r3
 8007b0c:	f7fe ffe8 	bl	8006ae0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007b10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b12:	3318      	adds	r3, #24
 8007b14:	4618      	mov	r0, r3
 8007b16:	f7fe ffe3 	bl	8006ae0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007b1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b1c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007b1e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007b20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b22:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007b26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b28:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007b2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b2c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007b2e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007b30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b32:	2200      	movs	r2, #0
 8007b34:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007b38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007b40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b42:	3354      	adds	r3, #84	; 0x54
 8007b44:	2260      	movs	r2, #96	; 0x60
 8007b46:	2100      	movs	r1, #0
 8007b48:	4618      	mov	r0, r3
 8007b4a:	f002 f89f 	bl	8009c8c <memset>
 8007b4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b50:	4a0c      	ldr	r2, [pc, #48]	; (8007b84 <prvInitialiseNewTask+0x140>)
 8007b52:	659a      	str	r2, [r3, #88]	; 0x58
 8007b54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b56:	4a0c      	ldr	r2, [pc, #48]	; (8007b88 <prvInitialiseNewTask+0x144>)
 8007b58:	65da      	str	r2, [r3, #92]	; 0x5c
 8007b5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b5c:	4a0b      	ldr	r2, [pc, #44]	; (8007b8c <prvInitialiseNewTask+0x148>)
 8007b5e:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007b60:	683a      	ldr	r2, [r7, #0]
 8007b62:	68f9      	ldr	r1, [r7, #12]
 8007b64:	69b8      	ldr	r0, [r7, #24]
 8007b66:	f001 fa3f 	bl	8008fe8 <pxPortInitialiseStack>
 8007b6a:	4602      	mov	r2, r0
 8007b6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b6e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007b70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d002      	beq.n	8007b7c <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007b76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b78:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007b7a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007b7c:	bf00      	nop
 8007b7e:	3720      	adds	r7, #32
 8007b80:	46bd      	mov	sp, r7
 8007b82:	bd80      	pop	{r7, pc}
 8007b84:	0800ebb4 	.word	0x0800ebb4
 8007b88:	0800ebd4 	.word	0x0800ebd4
 8007b8c:	0800eb94 	.word	0x0800eb94

08007b90 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007b90:	b580      	push	{r7, lr}
 8007b92:	b082      	sub	sp, #8
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007b98:	f001 fb54 	bl	8009244 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007b9c:	4b2d      	ldr	r3, [pc, #180]	; (8007c54 <prvAddNewTaskToReadyList+0xc4>)
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	3301      	adds	r3, #1
 8007ba2:	4a2c      	ldr	r2, [pc, #176]	; (8007c54 <prvAddNewTaskToReadyList+0xc4>)
 8007ba4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007ba6:	4b2c      	ldr	r3, [pc, #176]	; (8007c58 <prvAddNewTaskToReadyList+0xc8>)
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d109      	bne.n	8007bc2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007bae:	4a2a      	ldr	r2, [pc, #168]	; (8007c58 <prvAddNewTaskToReadyList+0xc8>)
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007bb4:	4b27      	ldr	r3, [pc, #156]	; (8007c54 <prvAddNewTaskToReadyList+0xc4>)
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	2b01      	cmp	r3, #1
 8007bba:	d110      	bne.n	8007bde <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007bbc:	f000 fc26 	bl	800840c <prvInitialiseTaskLists>
 8007bc0:	e00d      	b.n	8007bde <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007bc2:	4b26      	ldr	r3, [pc, #152]	; (8007c5c <prvAddNewTaskToReadyList+0xcc>)
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d109      	bne.n	8007bde <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007bca:	4b23      	ldr	r3, [pc, #140]	; (8007c58 <prvAddNewTaskToReadyList+0xc8>)
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bd4:	429a      	cmp	r2, r3
 8007bd6:	d802      	bhi.n	8007bde <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007bd8:	4a1f      	ldr	r2, [pc, #124]	; (8007c58 <prvAddNewTaskToReadyList+0xc8>)
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007bde:	4b20      	ldr	r3, [pc, #128]	; (8007c60 <prvAddNewTaskToReadyList+0xd0>)
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	3301      	adds	r3, #1
 8007be4:	4a1e      	ldr	r2, [pc, #120]	; (8007c60 <prvAddNewTaskToReadyList+0xd0>)
 8007be6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007be8:	4b1d      	ldr	r3, [pc, #116]	; (8007c60 <prvAddNewTaskToReadyList+0xd0>)
 8007bea:	681a      	ldr	r2, [r3, #0]
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007bf4:	4b1b      	ldr	r3, [pc, #108]	; (8007c64 <prvAddNewTaskToReadyList+0xd4>)
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	429a      	cmp	r2, r3
 8007bfa:	d903      	bls.n	8007c04 <prvAddNewTaskToReadyList+0x74>
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c00:	4a18      	ldr	r2, [pc, #96]	; (8007c64 <prvAddNewTaskToReadyList+0xd4>)
 8007c02:	6013      	str	r3, [r2, #0]
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c08:	4613      	mov	r3, r2
 8007c0a:	009b      	lsls	r3, r3, #2
 8007c0c:	4413      	add	r3, r2
 8007c0e:	009b      	lsls	r3, r3, #2
 8007c10:	4a15      	ldr	r2, [pc, #84]	; (8007c68 <prvAddNewTaskToReadyList+0xd8>)
 8007c12:	441a      	add	r2, r3
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	3304      	adds	r3, #4
 8007c18:	4619      	mov	r1, r3
 8007c1a:	4610      	mov	r0, r2
 8007c1c:	f7fe ff6d 	bl	8006afa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007c20:	f001 fb40 	bl	80092a4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007c24:	4b0d      	ldr	r3, [pc, #52]	; (8007c5c <prvAddNewTaskToReadyList+0xcc>)
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d00e      	beq.n	8007c4a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007c2c:	4b0a      	ldr	r3, [pc, #40]	; (8007c58 <prvAddNewTaskToReadyList+0xc8>)
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c36:	429a      	cmp	r2, r3
 8007c38:	d207      	bcs.n	8007c4a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007c3a:	4b0c      	ldr	r3, [pc, #48]	; (8007c6c <prvAddNewTaskToReadyList+0xdc>)
 8007c3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007c40:	601a      	str	r2, [r3, #0]
 8007c42:	f3bf 8f4f 	dsb	sy
 8007c46:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007c4a:	bf00      	nop
 8007c4c:	3708      	adds	r7, #8
 8007c4e:	46bd      	mov	sp, r7
 8007c50:	bd80      	pop	{r7, pc}
 8007c52:	bf00      	nop
 8007c54:	200020c4 	.word	0x200020c4
 8007c58:	20001bf0 	.word	0x20001bf0
 8007c5c:	200020d0 	.word	0x200020d0
 8007c60:	200020e0 	.word	0x200020e0
 8007c64:	200020cc 	.word	0x200020cc
 8007c68:	20001bf4 	.word	0x20001bf4
 8007c6c:	e000ed04 	.word	0xe000ed04

08007c70 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007c70:	b580      	push	{r7, lr}
 8007c72:	b084      	sub	sp, #16
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007c78:	2300      	movs	r3, #0
 8007c7a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d017      	beq.n	8007cb2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007c82:	4b13      	ldr	r3, [pc, #76]	; (8007cd0 <vTaskDelay+0x60>)
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d00a      	beq.n	8007ca0 <vTaskDelay+0x30>
	__asm volatile
 8007c8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c8e:	f383 8811 	msr	BASEPRI, r3
 8007c92:	f3bf 8f6f 	isb	sy
 8007c96:	f3bf 8f4f 	dsb	sy
 8007c9a:	60bb      	str	r3, [r7, #8]
}
 8007c9c:	bf00      	nop
 8007c9e:	e7fe      	b.n	8007c9e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007ca0:	f000 f88a 	bl	8007db8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007ca4:	2100      	movs	r1, #0
 8007ca6:	6878      	ldr	r0, [r7, #4]
 8007ca8:	f000 fdfc 	bl	80088a4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007cac:	f000 f892 	bl	8007dd4 <xTaskResumeAll>
 8007cb0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d107      	bne.n	8007cc8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8007cb8:	4b06      	ldr	r3, [pc, #24]	; (8007cd4 <vTaskDelay+0x64>)
 8007cba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007cbe:	601a      	str	r2, [r3, #0]
 8007cc0:	f3bf 8f4f 	dsb	sy
 8007cc4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007cc8:	bf00      	nop
 8007cca:	3710      	adds	r7, #16
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	bd80      	pop	{r7, pc}
 8007cd0:	200020ec 	.word	0x200020ec
 8007cd4:	e000ed04 	.word	0xe000ed04

08007cd8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007cd8:	b580      	push	{r7, lr}
 8007cda:	b08a      	sub	sp, #40	; 0x28
 8007cdc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007cde:	2300      	movs	r3, #0
 8007ce0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007ce2:	2300      	movs	r3, #0
 8007ce4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007ce6:	463a      	mov	r2, r7
 8007ce8:	1d39      	adds	r1, r7, #4
 8007cea:	f107 0308 	add.w	r3, r7, #8
 8007cee:	4618      	mov	r0, r3
 8007cf0:	f7fe fea2 	bl	8006a38 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007cf4:	6839      	ldr	r1, [r7, #0]
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	68ba      	ldr	r2, [r7, #8]
 8007cfa:	9202      	str	r2, [sp, #8]
 8007cfc:	9301      	str	r3, [sp, #4]
 8007cfe:	2300      	movs	r3, #0
 8007d00:	9300      	str	r3, [sp, #0]
 8007d02:	2300      	movs	r3, #0
 8007d04:	460a      	mov	r2, r1
 8007d06:	4924      	ldr	r1, [pc, #144]	; (8007d98 <vTaskStartScheduler+0xc0>)
 8007d08:	4824      	ldr	r0, [pc, #144]	; (8007d9c <vTaskStartScheduler+0xc4>)
 8007d0a:	f7ff fdf9 	bl	8007900 <xTaskCreateStatic>
 8007d0e:	4603      	mov	r3, r0
 8007d10:	4a23      	ldr	r2, [pc, #140]	; (8007da0 <vTaskStartScheduler+0xc8>)
 8007d12:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007d14:	4b22      	ldr	r3, [pc, #136]	; (8007da0 <vTaskStartScheduler+0xc8>)
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d002      	beq.n	8007d22 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007d1c:	2301      	movs	r3, #1
 8007d1e:	617b      	str	r3, [r7, #20]
 8007d20:	e001      	b.n	8007d26 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007d22:	2300      	movs	r3, #0
 8007d24:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007d26:	697b      	ldr	r3, [r7, #20]
 8007d28:	2b01      	cmp	r3, #1
 8007d2a:	d102      	bne.n	8007d32 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007d2c:	f000 fe0e 	bl	800894c <xTimerCreateTimerTask>
 8007d30:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007d32:	697b      	ldr	r3, [r7, #20]
 8007d34:	2b01      	cmp	r3, #1
 8007d36:	d11b      	bne.n	8007d70 <vTaskStartScheduler+0x98>
	__asm volatile
 8007d38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d3c:	f383 8811 	msr	BASEPRI, r3
 8007d40:	f3bf 8f6f 	isb	sy
 8007d44:	f3bf 8f4f 	dsb	sy
 8007d48:	613b      	str	r3, [r7, #16]
}
 8007d4a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007d4c:	4b15      	ldr	r3, [pc, #84]	; (8007da4 <vTaskStartScheduler+0xcc>)
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	3354      	adds	r3, #84	; 0x54
 8007d52:	4a15      	ldr	r2, [pc, #84]	; (8007da8 <vTaskStartScheduler+0xd0>)
 8007d54:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007d56:	4b15      	ldr	r3, [pc, #84]	; (8007dac <vTaskStartScheduler+0xd4>)
 8007d58:	f04f 32ff 	mov.w	r2, #4294967295
 8007d5c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007d5e:	4b14      	ldr	r3, [pc, #80]	; (8007db0 <vTaskStartScheduler+0xd8>)
 8007d60:	2201      	movs	r2, #1
 8007d62:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007d64:	4b13      	ldr	r3, [pc, #76]	; (8007db4 <vTaskStartScheduler+0xdc>)
 8007d66:	2200      	movs	r2, #0
 8007d68:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007d6a:	f001 f9c9 	bl	8009100 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007d6e:	e00e      	b.n	8007d8e <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007d70:	697b      	ldr	r3, [r7, #20]
 8007d72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d76:	d10a      	bne.n	8007d8e <vTaskStartScheduler+0xb6>
	__asm volatile
 8007d78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d7c:	f383 8811 	msr	BASEPRI, r3
 8007d80:	f3bf 8f6f 	isb	sy
 8007d84:	f3bf 8f4f 	dsb	sy
 8007d88:	60fb      	str	r3, [r7, #12]
}
 8007d8a:	bf00      	nop
 8007d8c:	e7fe      	b.n	8007d8c <vTaskStartScheduler+0xb4>
}
 8007d8e:	bf00      	nop
 8007d90:	3718      	adds	r7, #24
 8007d92:	46bd      	mov	sp, r7
 8007d94:	bd80      	pop	{r7, pc}
 8007d96:	bf00      	nop
 8007d98:	0800ea34 	.word	0x0800ea34
 8007d9c:	080083dd 	.word	0x080083dd
 8007da0:	200020e8 	.word	0x200020e8
 8007da4:	20001bf0 	.word	0x20001bf0
 8007da8:	20000028 	.word	0x20000028
 8007dac:	200020e4 	.word	0x200020e4
 8007db0:	200020d0 	.word	0x200020d0
 8007db4:	200020c8 	.word	0x200020c8

08007db8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007db8:	b480      	push	{r7}
 8007dba:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007dbc:	4b04      	ldr	r3, [pc, #16]	; (8007dd0 <vTaskSuspendAll+0x18>)
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	3301      	adds	r3, #1
 8007dc2:	4a03      	ldr	r2, [pc, #12]	; (8007dd0 <vTaskSuspendAll+0x18>)
 8007dc4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007dc6:	bf00      	nop
 8007dc8:	46bd      	mov	sp, r7
 8007dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dce:	4770      	bx	lr
 8007dd0:	200020ec 	.word	0x200020ec

08007dd4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007dd4:	b580      	push	{r7, lr}
 8007dd6:	b084      	sub	sp, #16
 8007dd8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007dda:	2300      	movs	r3, #0
 8007ddc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007dde:	2300      	movs	r3, #0
 8007de0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007de2:	4b42      	ldr	r3, [pc, #264]	; (8007eec <xTaskResumeAll+0x118>)
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d10a      	bne.n	8007e00 <xTaskResumeAll+0x2c>
	__asm volatile
 8007dea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007dee:	f383 8811 	msr	BASEPRI, r3
 8007df2:	f3bf 8f6f 	isb	sy
 8007df6:	f3bf 8f4f 	dsb	sy
 8007dfa:	603b      	str	r3, [r7, #0]
}
 8007dfc:	bf00      	nop
 8007dfe:	e7fe      	b.n	8007dfe <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007e00:	f001 fa20 	bl	8009244 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007e04:	4b39      	ldr	r3, [pc, #228]	; (8007eec <xTaskResumeAll+0x118>)
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	3b01      	subs	r3, #1
 8007e0a:	4a38      	ldr	r2, [pc, #224]	; (8007eec <xTaskResumeAll+0x118>)
 8007e0c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007e0e:	4b37      	ldr	r3, [pc, #220]	; (8007eec <xTaskResumeAll+0x118>)
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d162      	bne.n	8007edc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007e16:	4b36      	ldr	r3, [pc, #216]	; (8007ef0 <xTaskResumeAll+0x11c>)
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d05e      	beq.n	8007edc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007e1e:	e02f      	b.n	8007e80 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e20:	4b34      	ldr	r3, [pc, #208]	; (8007ef4 <xTaskResumeAll+0x120>)
 8007e22:	68db      	ldr	r3, [r3, #12]
 8007e24:	68db      	ldr	r3, [r3, #12]
 8007e26:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	3318      	adds	r3, #24
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	f7fe fec1 	bl	8006bb4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	3304      	adds	r3, #4
 8007e36:	4618      	mov	r0, r3
 8007e38:	f7fe febc 	bl	8006bb4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e40:	4b2d      	ldr	r3, [pc, #180]	; (8007ef8 <xTaskResumeAll+0x124>)
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	429a      	cmp	r2, r3
 8007e46:	d903      	bls.n	8007e50 <xTaskResumeAll+0x7c>
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e4c:	4a2a      	ldr	r2, [pc, #168]	; (8007ef8 <xTaskResumeAll+0x124>)
 8007e4e:	6013      	str	r3, [r2, #0]
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e54:	4613      	mov	r3, r2
 8007e56:	009b      	lsls	r3, r3, #2
 8007e58:	4413      	add	r3, r2
 8007e5a:	009b      	lsls	r3, r3, #2
 8007e5c:	4a27      	ldr	r2, [pc, #156]	; (8007efc <xTaskResumeAll+0x128>)
 8007e5e:	441a      	add	r2, r3
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	3304      	adds	r3, #4
 8007e64:	4619      	mov	r1, r3
 8007e66:	4610      	mov	r0, r2
 8007e68:	f7fe fe47 	bl	8006afa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e70:	4b23      	ldr	r3, [pc, #140]	; (8007f00 <xTaskResumeAll+0x12c>)
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e76:	429a      	cmp	r2, r3
 8007e78:	d302      	bcc.n	8007e80 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8007e7a:	4b22      	ldr	r3, [pc, #136]	; (8007f04 <xTaskResumeAll+0x130>)
 8007e7c:	2201      	movs	r2, #1
 8007e7e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007e80:	4b1c      	ldr	r3, [pc, #112]	; (8007ef4 <xTaskResumeAll+0x120>)
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d1cb      	bne.n	8007e20 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d001      	beq.n	8007e92 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007e8e:	f000 fb5f 	bl	8008550 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007e92:	4b1d      	ldr	r3, [pc, #116]	; (8007f08 <xTaskResumeAll+0x134>)
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d010      	beq.n	8007ec0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007e9e:	f000 f847 	bl	8007f30 <xTaskIncrementTick>
 8007ea2:	4603      	mov	r3, r0
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d002      	beq.n	8007eae <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8007ea8:	4b16      	ldr	r3, [pc, #88]	; (8007f04 <xTaskResumeAll+0x130>)
 8007eaa:	2201      	movs	r2, #1
 8007eac:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	3b01      	subs	r3, #1
 8007eb2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d1f1      	bne.n	8007e9e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8007eba:	4b13      	ldr	r3, [pc, #76]	; (8007f08 <xTaskResumeAll+0x134>)
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007ec0:	4b10      	ldr	r3, [pc, #64]	; (8007f04 <xTaskResumeAll+0x130>)
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d009      	beq.n	8007edc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007ec8:	2301      	movs	r3, #1
 8007eca:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007ecc:	4b0f      	ldr	r3, [pc, #60]	; (8007f0c <xTaskResumeAll+0x138>)
 8007ece:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007ed2:	601a      	str	r2, [r3, #0]
 8007ed4:	f3bf 8f4f 	dsb	sy
 8007ed8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007edc:	f001 f9e2 	bl	80092a4 <vPortExitCritical>

	return xAlreadyYielded;
 8007ee0:	68bb      	ldr	r3, [r7, #8]
}
 8007ee2:	4618      	mov	r0, r3
 8007ee4:	3710      	adds	r7, #16
 8007ee6:	46bd      	mov	sp, r7
 8007ee8:	bd80      	pop	{r7, pc}
 8007eea:	bf00      	nop
 8007eec:	200020ec 	.word	0x200020ec
 8007ef0:	200020c4 	.word	0x200020c4
 8007ef4:	20002084 	.word	0x20002084
 8007ef8:	200020cc 	.word	0x200020cc
 8007efc:	20001bf4 	.word	0x20001bf4
 8007f00:	20001bf0 	.word	0x20001bf0
 8007f04:	200020d8 	.word	0x200020d8
 8007f08:	200020d4 	.word	0x200020d4
 8007f0c:	e000ed04 	.word	0xe000ed04

08007f10 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007f10:	b480      	push	{r7}
 8007f12:	b083      	sub	sp, #12
 8007f14:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007f16:	4b05      	ldr	r3, [pc, #20]	; (8007f2c <xTaskGetTickCount+0x1c>)
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007f1c:	687b      	ldr	r3, [r7, #4]
}
 8007f1e:	4618      	mov	r0, r3
 8007f20:	370c      	adds	r7, #12
 8007f22:	46bd      	mov	sp, r7
 8007f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f28:	4770      	bx	lr
 8007f2a:	bf00      	nop
 8007f2c:	200020c8 	.word	0x200020c8

08007f30 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007f30:	b580      	push	{r7, lr}
 8007f32:	b086      	sub	sp, #24
 8007f34:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007f36:	2300      	movs	r3, #0
 8007f38:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007f3a:	4b4f      	ldr	r3, [pc, #316]	; (8008078 <xTaskIncrementTick+0x148>)
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	f040 808f 	bne.w	8008062 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007f44:	4b4d      	ldr	r3, [pc, #308]	; (800807c <xTaskIncrementTick+0x14c>)
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	3301      	adds	r3, #1
 8007f4a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007f4c:	4a4b      	ldr	r2, [pc, #300]	; (800807c <xTaskIncrementTick+0x14c>)
 8007f4e:	693b      	ldr	r3, [r7, #16]
 8007f50:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007f52:	693b      	ldr	r3, [r7, #16]
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d120      	bne.n	8007f9a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8007f58:	4b49      	ldr	r3, [pc, #292]	; (8008080 <xTaskIncrementTick+0x150>)
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d00a      	beq.n	8007f78 <xTaskIncrementTick+0x48>
	__asm volatile
 8007f62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f66:	f383 8811 	msr	BASEPRI, r3
 8007f6a:	f3bf 8f6f 	isb	sy
 8007f6e:	f3bf 8f4f 	dsb	sy
 8007f72:	603b      	str	r3, [r7, #0]
}
 8007f74:	bf00      	nop
 8007f76:	e7fe      	b.n	8007f76 <xTaskIncrementTick+0x46>
 8007f78:	4b41      	ldr	r3, [pc, #260]	; (8008080 <xTaskIncrementTick+0x150>)
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	60fb      	str	r3, [r7, #12]
 8007f7e:	4b41      	ldr	r3, [pc, #260]	; (8008084 <xTaskIncrementTick+0x154>)
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	4a3f      	ldr	r2, [pc, #252]	; (8008080 <xTaskIncrementTick+0x150>)
 8007f84:	6013      	str	r3, [r2, #0]
 8007f86:	4a3f      	ldr	r2, [pc, #252]	; (8008084 <xTaskIncrementTick+0x154>)
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	6013      	str	r3, [r2, #0]
 8007f8c:	4b3e      	ldr	r3, [pc, #248]	; (8008088 <xTaskIncrementTick+0x158>)
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	3301      	adds	r3, #1
 8007f92:	4a3d      	ldr	r2, [pc, #244]	; (8008088 <xTaskIncrementTick+0x158>)
 8007f94:	6013      	str	r3, [r2, #0]
 8007f96:	f000 fadb 	bl	8008550 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007f9a:	4b3c      	ldr	r3, [pc, #240]	; (800808c <xTaskIncrementTick+0x15c>)
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	693a      	ldr	r2, [r7, #16]
 8007fa0:	429a      	cmp	r2, r3
 8007fa2:	d349      	bcc.n	8008038 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007fa4:	4b36      	ldr	r3, [pc, #216]	; (8008080 <xTaskIncrementTick+0x150>)
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d104      	bne.n	8007fb8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007fae:	4b37      	ldr	r3, [pc, #220]	; (800808c <xTaskIncrementTick+0x15c>)
 8007fb0:	f04f 32ff 	mov.w	r2, #4294967295
 8007fb4:	601a      	str	r2, [r3, #0]
					break;
 8007fb6:	e03f      	b.n	8008038 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007fb8:	4b31      	ldr	r3, [pc, #196]	; (8008080 <xTaskIncrementTick+0x150>)
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	68db      	ldr	r3, [r3, #12]
 8007fbe:	68db      	ldr	r3, [r3, #12]
 8007fc0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007fc2:	68bb      	ldr	r3, [r7, #8]
 8007fc4:	685b      	ldr	r3, [r3, #4]
 8007fc6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007fc8:	693a      	ldr	r2, [r7, #16]
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	429a      	cmp	r2, r3
 8007fce:	d203      	bcs.n	8007fd8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007fd0:	4a2e      	ldr	r2, [pc, #184]	; (800808c <xTaskIncrementTick+0x15c>)
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007fd6:	e02f      	b.n	8008038 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007fd8:	68bb      	ldr	r3, [r7, #8]
 8007fda:	3304      	adds	r3, #4
 8007fdc:	4618      	mov	r0, r3
 8007fde:	f7fe fde9 	bl	8006bb4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007fe2:	68bb      	ldr	r3, [r7, #8]
 8007fe4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d004      	beq.n	8007ff4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007fea:	68bb      	ldr	r3, [r7, #8]
 8007fec:	3318      	adds	r3, #24
 8007fee:	4618      	mov	r0, r3
 8007ff0:	f7fe fde0 	bl	8006bb4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007ff4:	68bb      	ldr	r3, [r7, #8]
 8007ff6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ff8:	4b25      	ldr	r3, [pc, #148]	; (8008090 <xTaskIncrementTick+0x160>)
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	429a      	cmp	r2, r3
 8007ffe:	d903      	bls.n	8008008 <xTaskIncrementTick+0xd8>
 8008000:	68bb      	ldr	r3, [r7, #8]
 8008002:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008004:	4a22      	ldr	r2, [pc, #136]	; (8008090 <xTaskIncrementTick+0x160>)
 8008006:	6013      	str	r3, [r2, #0]
 8008008:	68bb      	ldr	r3, [r7, #8]
 800800a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800800c:	4613      	mov	r3, r2
 800800e:	009b      	lsls	r3, r3, #2
 8008010:	4413      	add	r3, r2
 8008012:	009b      	lsls	r3, r3, #2
 8008014:	4a1f      	ldr	r2, [pc, #124]	; (8008094 <xTaskIncrementTick+0x164>)
 8008016:	441a      	add	r2, r3
 8008018:	68bb      	ldr	r3, [r7, #8]
 800801a:	3304      	adds	r3, #4
 800801c:	4619      	mov	r1, r3
 800801e:	4610      	mov	r0, r2
 8008020:	f7fe fd6b 	bl	8006afa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008024:	68bb      	ldr	r3, [r7, #8]
 8008026:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008028:	4b1b      	ldr	r3, [pc, #108]	; (8008098 <xTaskIncrementTick+0x168>)
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800802e:	429a      	cmp	r2, r3
 8008030:	d3b8      	bcc.n	8007fa4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8008032:	2301      	movs	r3, #1
 8008034:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008036:	e7b5      	b.n	8007fa4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008038:	4b17      	ldr	r3, [pc, #92]	; (8008098 <xTaskIncrementTick+0x168>)
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800803e:	4915      	ldr	r1, [pc, #84]	; (8008094 <xTaskIncrementTick+0x164>)
 8008040:	4613      	mov	r3, r2
 8008042:	009b      	lsls	r3, r3, #2
 8008044:	4413      	add	r3, r2
 8008046:	009b      	lsls	r3, r3, #2
 8008048:	440b      	add	r3, r1
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	2b01      	cmp	r3, #1
 800804e:	d901      	bls.n	8008054 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8008050:	2301      	movs	r3, #1
 8008052:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008054:	4b11      	ldr	r3, [pc, #68]	; (800809c <xTaskIncrementTick+0x16c>)
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	2b00      	cmp	r3, #0
 800805a:	d007      	beq.n	800806c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800805c:	2301      	movs	r3, #1
 800805e:	617b      	str	r3, [r7, #20]
 8008060:	e004      	b.n	800806c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008062:	4b0f      	ldr	r3, [pc, #60]	; (80080a0 <xTaskIncrementTick+0x170>)
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	3301      	adds	r3, #1
 8008068:	4a0d      	ldr	r2, [pc, #52]	; (80080a0 <xTaskIncrementTick+0x170>)
 800806a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800806c:	697b      	ldr	r3, [r7, #20]
}
 800806e:	4618      	mov	r0, r3
 8008070:	3718      	adds	r7, #24
 8008072:	46bd      	mov	sp, r7
 8008074:	bd80      	pop	{r7, pc}
 8008076:	bf00      	nop
 8008078:	200020ec 	.word	0x200020ec
 800807c:	200020c8 	.word	0x200020c8
 8008080:	2000207c 	.word	0x2000207c
 8008084:	20002080 	.word	0x20002080
 8008088:	200020dc 	.word	0x200020dc
 800808c:	200020e4 	.word	0x200020e4
 8008090:	200020cc 	.word	0x200020cc
 8008094:	20001bf4 	.word	0x20001bf4
 8008098:	20001bf0 	.word	0x20001bf0
 800809c:	200020d8 	.word	0x200020d8
 80080a0:	200020d4 	.word	0x200020d4

080080a4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80080a4:	b480      	push	{r7}
 80080a6:	b085      	sub	sp, #20
 80080a8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80080aa:	4b2a      	ldr	r3, [pc, #168]	; (8008154 <vTaskSwitchContext+0xb0>)
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d003      	beq.n	80080ba <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80080b2:	4b29      	ldr	r3, [pc, #164]	; (8008158 <vTaskSwitchContext+0xb4>)
 80080b4:	2201      	movs	r2, #1
 80080b6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80080b8:	e046      	b.n	8008148 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 80080ba:	4b27      	ldr	r3, [pc, #156]	; (8008158 <vTaskSwitchContext+0xb4>)
 80080bc:	2200      	movs	r2, #0
 80080be:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80080c0:	4b26      	ldr	r3, [pc, #152]	; (800815c <vTaskSwitchContext+0xb8>)
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	60fb      	str	r3, [r7, #12]
 80080c6:	e010      	b.n	80080ea <vTaskSwitchContext+0x46>
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d10a      	bne.n	80080e4 <vTaskSwitchContext+0x40>
	__asm volatile
 80080ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080d2:	f383 8811 	msr	BASEPRI, r3
 80080d6:	f3bf 8f6f 	isb	sy
 80080da:	f3bf 8f4f 	dsb	sy
 80080de:	607b      	str	r3, [r7, #4]
}
 80080e0:	bf00      	nop
 80080e2:	e7fe      	b.n	80080e2 <vTaskSwitchContext+0x3e>
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	3b01      	subs	r3, #1
 80080e8:	60fb      	str	r3, [r7, #12]
 80080ea:	491d      	ldr	r1, [pc, #116]	; (8008160 <vTaskSwitchContext+0xbc>)
 80080ec:	68fa      	ldr	r2, [r7, #12]
 80080ee:	4613      	mov	r3, r2
 80080f0:	009b      	lsls	r3, r3, #2
 80080f2:	4413      	add	r3, r2
 80080f4:	009b      	lsls	r3, r3, #2
 80080f6:	440b      	add	r3, r1
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d0e4      	beq.n	80080c8 <vTaskSwitchContext+0x24>
 80080fe:	68fa      	ldr	r2, [r7, #12]
 8008100:	4613      	mov	r3, r2
 8008102:	009b      	lsls	r3, r3, #2
 8008104:	4413      	add	r3, r2
 8008106:	009b      	lsls	r3, r3, #2
 8008108:	4a15      	ldr	r2, [pc, #84]	; (8008160 <vTaskSwitchContext+0xbc>)
 800810a:	4413      	add	r3, r2
 800810c:	60bb      	str	r3, [r7, #8]
 800810e:	68bb      	ldr	r3, [r7, #8]
 8008110:	685b      	ldr	r3, [r3, #4]
 8008112:	685a      	ldr	r2, [r3, #4]
 8008114:	68bb      	ldr	r3, [r7, #8]
 8008116:	605a      	str	r2, [r3, #4]
 8008118:	68bb      	ldr	r3, [r7, #8]
 800811a:	685a      	ldr	r2, [r3, #4]
 800811c:	68bb      	ldr	r3, [r7, #8]
 800811e:	3308      	adds	r3, #8
 8008120:	429a      	cmp	r2, r3
 8008122:	d104      	bne.n	800812e <vTaskSwitchContext+0x8a>
 8008124:	68bb      	ldr	r3, [r7, #8]
 8008126:	685b      	ldr	r3, [r3, #4]
 8008128:	685a      	ldr	r2, [r3, #4]
 800812a:	68bb      	ldr	r3, [r7, #8]
 800812c:	605a      	str	r2, [r3, #4]
 800812e:	68bb      	ldr	r3, [r7, #8]
 8008130:	685b      	ldr	r3, [r3, #4]
 8008132:	68db      	ldr	r3, [r3, #12]
 8008134:	4a0b      	ldr	r2, [pc, #44]	; (8008164 <vTaskSwitchContext+0xc0>)
 8008136:	6013      	str	r3, [r2, #0]
 8008138:	4a08      	ldr	r2, [pc, #32]	; (800815c <vTaskSwitchContext+0xb8>)
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800813e:	4b09      	ldr	r3, [pc, #36]	; (8008164 <vTaskSwitchContext+0xc0>)
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	3354      	adds	r3, #84	; 0x54
 8008144:	4a08      	ldr	r2, [pc, #32]	; (8008168 <vTaskSwitchContext+0xc4>)
 8008146:	6013      	str	r3, [r2, #0]
}
 8008148:	bf00      	nop
 800814a:	3714      	adds	r7, #20
 800814c:	46bd      	mov	sp, r7
 800814e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008152:	4770      	bx	lr
 8008154:	200020ec 	.word	0x200020ec
 8008158:	200020d8 	.word	0x200020d8
 800815c:	200020cc 	.word	0x200020cc
 8008160:	20001bf4 	.word	0x20001bf4
 8008164:	20001bf0 	.word	0x20001bf0
 8008168:	20000028 	.word	0x20000028

0800816c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800816c:	b580      	push	{r7, lr}
 800816e:	b084      	sub	sp, #16
 8008170:	af00      	add	r7, sp, #0
 8008172:	6078      	str	r0, [r7, #4]
 8008174:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	2b00      	cmp	r3, #0
 800817a:	d10a      	bne.n	8008192 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800817c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008180:	f383 8811 	msr	BASEPRI, r3
 8008184:	f3bf 8f6f 	isb	sy
 8008188:	f3bf 8f4f 	dsb	sy
 800818c:	60fb      	str	r3, [r7, #12]
}
 800818e:	bf00      	nop
 8008190:	e7fe      	b.n	8008190 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008192:	4b07      	ldr	r3, [pc, #28]	; (80081b0 <vTaskPlaceOnEventList+0x44>)
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	3318      	adds	r3, #24
 8008198:	4619      	mov	r1, r3
 800819a:	6878      	ldr	r0, [r7, #4]
 800819c:	f7fe fcd1 	bl	8006b42 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80081a0:	2101      	movs	r1, #1
 80081a2:	6838      	ldr	r0, [r7, #0]
 80081a4:	f000 fb7e 	bl	80088a4 <prvAddCurrentTaskToDelayedList>
}
 80081a8:	bf00      	nop
 80081aa:	3710      	adds	r7, #16
 80081ac:	46bd      	mov	sp, r7
 80081ae:	bd80      	pop	{r7, pc}
 80081b0:	20001bf0 	.word	0x20001bf0

080081b4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80081b4:	b580      	push	{r7, lr}
 80081b6:	b086      	sub	sp, #24
 80081b8:	af00      	add	r7, sp, #0
 80081ba:	60f8      	str	r0, [r7, #12]
 80081bc:	60b9      	str	r1, [r7, #8]
 80081be:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d10a      	bne.n	80081dc <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80081c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081ca:	f383 8811 	msr	BASEPRI, r3
 80081ce:	f3bf 8f6f 	isb	sy
 80081d2:	f3bf 8f4f 	dsb	sy
 80081d6:	617b      	str	r3, [r7, #20]
}
 80081d8:	bf00      	nop
 80081da:	e7fe      	b.n	80081da <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80081dc:	4b0a      	ldr	r3, [pc, #40]	; (8008208 <vTaskPlaceOnEventListRestricted+0x54>)
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	3318      	adds	r3, #24
 80081e2:	4619      	mov	r1, r3
 80081e4:	68f8      	ldr	r0, [r7, #12]
 80081e6:	f7fe fc88 	bl	8006afa <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d002      	beq.n	80081f6 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80081f0:	f04f 33ff 	mov.w	r3, #4294967295
 80081f4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80081f6:	6879      	ldr	r1, [r7, #4]
 80081f8:	68b8      	ldr	r0, [r7, #8]
 80081fa:	f000 fb53 	bl	80088a4 <prvAddCurrentTaskToDelayedList>
	}
 80081fe:	bf00      	nop
 8008200:	3718      	adds	r7, #24
 8008202:	46bd      	mov	sp, r7
 8008204:	bd80      	pop	{r7, pc}
 8008206:	bf00      	nop
 8008208:	20001bf0 	.word	0x20001bf0

0800820c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800820c:	b580      	push	{r7, lr}
 800820e:	b086      	sub	sp, #24
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	68db      	ldr	r3, [r3, #12]
 8008218:	68db      	ldr	r3, [r3, #12]
 800821a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800821c:	693b      	ldr	r3, [r7, #16]
 800821e:	2b00      	cmp	r3, #0
 8008220:	d10a      	bne.n	8008238 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8008222:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008226:	f383 8811 	msr	BASEPRI, r3
 800822a:	f3bf 8f6f 	isb	sy
 800822e:	f3bf 8f4f 	dsb	sy
 8008232:	60fb      	str	r3, [r7, #12]
}
 8008234:	bf00      	nop
 8008236:	e7fe      	b.n	8008236 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008238:	693b      	ldr	r3, [r7, #16]
 800823a:	3318      	adds	r3, #24
 800823c:	4618      	mov	r0, r3
 800823e:	f7fe fcb9 	bl	8006bb4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008242:	4b1e      	ldr	r3, [pc, #120]	; (80082bc <xTaskRemoveFromEventList+0xb0>)
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	2b00      	cmp	r3, #0
 8008248:	d11d      	bne.n	8008286 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800824a:	693b      	ldr	r3, [r7, #16]
 800824c:	3304      	adds	r3, #4
 800824e:	4618      	mov	r0, r3
 8008250:	f7fe fcb0 	bl	8006bb4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008254:	693b      	ldr	r3, [r7, #16]
 8008256:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008258:	4b19      	ldr	r3, [pc, #100]	; (80082c0 <xTaskRemoveFromEventList+0xb4>)
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	429a      	cmp	r2, r3
 800825e:	d903      	bls.n	8008268 <xTaskRemoveFromEventList+0x5c>
 8008260:	693b      	ldr	r3, [r7, #16]
 8008262:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008264:	4a16      	ldr	r2, [pc, #88]	; (80082c0 <xTaskRemoveFromEventList+0xb4>)
 8008266:	6013      	str	r3, [r2, #0]
 8008268:	693b      	ldr	r3, [r7, #16]
 800826a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800826c:	4613      	mov	r3, r2
 800826e:	009b      	lsls	r3, r3, #2
 8008270:	4413      	add	r3, r2
 8008272:	009b      	lsls	r3, r3, #2
 8008274:	4a13      	ldr	r2, [pc, #76]	; (80082c4 <xTaskRemoveFromEventList+0xb8>)
 8008276:	441a      	add	r2, r3
 8008278:	693b      	ldr	r3, [r7, #16]
 800827a:	3304      	adds	r3, #4
 800827c:	4619      	mov	r1, r3
 800827e:	4610      	mov	r0, r2
 8008280:	f7fe fc3b 	bl	8006afa <vListInsertEnd>
 8008284:	e005      	b.n	8008292 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008286:	693b      	ldr	r3, [r7, #16]
 8008288:	3318      	adds	r3, #24
 800828a:	4619      	mov	r1, r3
 800828c:	480e      	ldr	r0, [pc, #56]	; (80082c8 <xTaskRemoveFromEventList+0xbc>)
 800828e:	f7fe fc34 	bl	8006afa <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008292:	693b      	ldr	r3, [r7, #16]
 8008294:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008296:	4b0d      	ldr	r3, [pc, #52]	; (80082cc <xTaskRemoveFromEventList+0xc0>)
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800829c:	429a      	cmp	r2, r3
 800829e:	d905      	bls.n	80082ac <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80082a0:	2301      	movs	r3, #1
 80082a2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80082a4:	4b0a      	ldr	r3, [pc, #40]	; (80082d0 <xTaskRemoveFromEventList+0xc4>)
 80082a6:	2201      	movs	r2, #1
 80082a8:	601a      	str	r2, [r3, #0]
 80082aa:	e001      	b.n	80082b0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80082ac:	2300      	movs	r3, #0
 80082ae:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80082b0:	697b      	ldr	r3, [r7, #20]
}
 80082b2:	4618      	mov	r0, r3
 80082b4:	3718      	adds	r7, #24
 80082b6:	46bd      	mov	sp, r7
 80082b8:	bd80      	pop	{r7, pc}
 80082ba:	bf00      	nop
 80082bc:	200020ec 	.word	0x200020ec
 80082c0:	200020cc 	.word	0x200020cc
 80082c4:	20001bf4 	.word	0x20001bf4
 80082c8:	20002084 	.word	0x20002084
 80082cc:	20001bf0 	.word	0x20001bf0
 80082d0:	200020d8 	.word	0x200020d8

080082d4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80082d4:	b480      	push	{r7}
 80082d6:	b083      	sub	sp, #12
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80082dc:	4b06      	ldr	r3, [pc, #24]	; (80082f8 <vTaskInternalSetTimeOutState+0x24>)
 80082de:	681a      	ldr	r2, [r3, #0]
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80082e4:	4b05      	ldr	r3, [pc, #20]	; (80082fc <vTaskInternalSetTimeOutState+0x28>)
 80082e6:	681a      	ldr	r2, [r3, #0]
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	605a      	str	r2, [r3, #4]
}
 80082ec:	bf00      	nop
 80082ee:	370c      	adds	r7, #12
 80082f0:	46bd      	mov	sp, r7
 80082f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f6:	4770      	bx	lr
 80082f8:	200020dc 	.word	0x200020dc
 80082fc:	200020c8 	.word	0x200020c8

08008300 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008300:	b580      	push	{r7, lr}
 8008302:	b088      	sub	sp, #32
 8008304:	af00      	add	r7, sp, #0
 8008306:	6078      	str	r0, [r7, #4]
 8008308:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	2b00      	cmp	r3, #0
 800830e:	d10a      	bne.n	8008326 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8008310:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008314:	f383 8811 	msr	BASEPRI, r3
 8008318:	f3bf 8f6f 	isb	sy
 800831c:	f3bf 8f4f 	dsb	sy
 8008320:	613b      	str	r3, [r7, #16]
}
 8008322:	bf00      	nop
 8008324:	e7fe      	b.n	8008324 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008326:	683b      	ldr	r3, [r7, #0]
 8008328:	2b00      	cmp	r3, #0
 800832a:	d10a      	bne.n	8008342 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800832c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008330:	f383 8811 	msr	BASEPRI, r3
 8008334:	f3bf 8f6f 	isb	sy
 8008338:	f3bf 8f4f 	dsb	sy
 800833c:	60fb      	str	r3, [r7, #12]
}
 800833e:	bf00      	nop
 8008340:	e7fe      	b.n	8008340 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8008342:	f000 ff7f 	bl	8009244 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008346:	4b1d      	ldr	r3, [pc, #116]	; (80083bc <xTaskCheckForTimeOut+0xbc>)
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	685b      	ldr	r3, [r3, #4]
 8008350:	69ba      	ldr	r2, [r7, #24]
 8008352:	1ad3      	subs	r3, r2, r3
 8008354:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008356:	683b      	ldr	r3, [r7, #0]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800835e:	d102      	bne.n	8008366 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008360:	2300      	movs	r3, #0
 8008362:	61fb      	str	r3, [r7, #28]
 8008364:	e023      	b.n	80083ae <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681a      	ldr	r2, [r3, #0]
 800836a:	4b15      	ldr	r3, [pc, #84]	; (80083c0 <xTaskCheckForTimeOut+0xc0>)
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	429a      	cmp	r2, r3
 8008370:	d007      	beq.n	8008382 <xTaskCheckForTimeOut+0x82>
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	685b      	ldr	r3, [r3, #4]
 8008376:	69ba      	ldr	r2, [r7, #24]
 8008378:	429a      	cmp	r2, r3
 800837a:	d302      	bcc.n	8008382 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800837c:	2301      	movs	r3, #1
 800837e:	61fb      	str	r3, [r7, #28]
 8008380:	e015      	b.n	80083ae <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008382:	683b      	ldr	r3, [r7, #0]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	697a      	ldr	r2, [r7, #20]
 8008388:	429a      	cmp	r2, r3
 800838a:	d20b      	bcs.n	80083a4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800838c:	683b      	ldr	r3, [r7, #0]
 800838e:	681a      	ldr	r2, [r3, #0]
 8008390:	697b      	ldr	r3, [r7, #20]
 8008392:	1ad2      	subs	r2, r2, r3
 8008394:	683b      	ldr	r3, [r7, #0]
 8008396:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008398:	6878      	ldr	r0, [r7, #4]
 800839a:	f7ff ff9b 	bl	80082d4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800839e:	2300      	movs	r3, #0
 80083a0:	61fb      	str	r3, [r7, #28]
 80083a2:	e004      	b.n	80083ae <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80083a4:	683b      	ldr	r3, [r7, #0]
 80083a6:	2200      	movs	r2, #0
 80083a8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80083aa:	2301      	movs	r3, #1
 80083ac:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80083ae:	f000 ff79 	bl	80092a4 <vPortExitCritical>

	return xReturn;
 80083b2:	69fb      	ldr	r3, [r7, #28]
}
 80083b4:	4618      	mov	r0, r3
 80083b6:	3720      	adds	r7, #32
 80083b8:	46bd      	mov	sp, r7
 80083ba:	bd80      	pop	{r7, pc}
 80083bc:	200020c8 	.word	0x200020c8
 80083c0:	200020dc 	.word	0x200020dc

080083c4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80083c4:	b480      	push	{r7}
 80083c6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80083c8:	4b03      	ldr	r3, [pc, #12]	; (80083d8 <vTaskMissedYield+0x14>)
 80083ca:	2201      	movs	r2, #1
 80083cc:	601a      	str	r2, [r3, #0]
}
 80083ce:	bf00      	nop
 80083d0:	46bd      	mov	sp, r7
 80083d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d6:	4770      	bx	lr
 80083d8:	200020d8 	.word	0x200020d8

080083dc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80083dc:	b580      	push	{r7, lr}
 80083de:	b082      	sub	sp, #8
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80083e4:	f000 f852 	bl	800848c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80083e8:	4b06      	ldr	r3, [pc, #24]	; (8008404 <prvIdleTask+0x28>)
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	2b01      	cmp	r3, #1
 80083ee:	d9f9      	bls.n	80083e4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80083f0:	4b05      	ldr	r3, [pc, #20]	; (8008408 <prvIdleTask+0x2c>)
 80083f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80083f6:	601a      	str	r2, [r3, #0]
 80083f8:	f3bf 8f4f 	dsb	sy
 80083fc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008400:	e7f0      	b.n	80083e4 <prvIdleTask+0x8>
 8008402:	bf00      	nop
 8008404:	20001bf4 	.word	0x20001bf4
 8008408:	e000ed04 	.word	0xe000ed04

0800840c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800840c:	b580      	push	{r7, lr}
 800840e:	b082      	sub	sp, #8
 8008410:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008412:	2300      	movs	r3, #0
 8008414:	607b      	str	r3, [r7, #4]
 8008416:	e00c      	b.n	8008432 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008418:	687a      	ldr	r2, [r7, #4]
 800841a:	4613      	mov	r3, r2
 800841c:	009b      	lsls	r3, r3, #2
 800841e:	4413      	add	r3, r2
 8008420:	009b      	lsls	r3, r3, #2
 8008422:	4a12      	ldr	r2, [pc, #72]	; (800846c <prvInitialiseTaskLists+0x60>)
 8008424:	4413      	add	r3, r2
 8008426:	4618      	mov	r0, r3
 8008428:	f7fe fb3a 	bl	8006aa0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	3301      	adds	r3, #1
 8008430:	607b      	str	r3, [r7, #4]
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	2b37      	cmp	r3, #55	; 0x37
 8008436:	d9ef      	bls.n	8008418 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008438:	480d      	ldr	r0, [pc, #52]	; (8008470 <prvInitialiseTaskLists+0x64>)
 800843a:	f7fe fb31 	bl	8006aa0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800843e:	480d      	ldr	r0, [pc, #52]	; (8008474 <prvInitialiseTaskLists+0x68>)
 8008440:	f7fe fb2e 	bl	8006aa0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008444:	480c      	ldr	r0, [pc, #48]	; (8008478 <prvInitialiseTaskLists+0x6c>)
 8008446:	f7fe fb2b 	bl	8006aa0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800844a:	480c      	ldr	r0, [pc, #48]	; (800847c <prvInitialiseTaskLists+0x70>)
 800844c:	f7fe fb28 	bl	8006aa0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008450:	480b      	ldr	r0, [pc, #44]	; (8008480 <prvInitialiseTaskLists+0x74>)
 8008452:	f7fe fb25 	bl	8006aa0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008456:	4b0b      	ldr	r3, [pc, #44]	; (8008484 <prvInitialiseTaskLists+0x78>)
 8008458:	4a05      	ldr	r2, [pc, #20]	; (8008470 <prvInitialiseTaskLists+0x64>)
 800845a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800845c:	4b0a      	ldr	r3, [pc, #40]	; (8008488 <prvInitialiseTaskLists+0x7c>)
 800845e:	4a05      	ldr	r2, [pc, #20]	; (8008474 <prvInitialiseTaskLists+0x68>)
 8008460:	601a      	str	r2, [r3, #0]
}
 8008462:	bf00      	nop
 8008464:	3708      	adds	r7, #8
 8008466:	46bd      	mov	sp, r7
 8008468:	bd80      	pop	{r7, pc}
 800846a:	bf00      	nop
 800846c:	20001bf4 	.word	0x20001bf4
 8008470:	20002054 	.word	0x20002054
 8008474:	20002068 	.word	0x20002068
 8008478:	20002084 	.word	0x20002084
 800847c:	20002098 	.word	0x20002098
 8008480:	200020b0 	.word	0x200020b0
 8008484:	2000207c 	.word	0x2000207c
 8008488:	20002080 	.word	0x20002080

0800848c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800848c:	b580      	push	{r7, lr}
 800848e:	b082      	sub	sp, #8
 8008490:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008492:	e019      	b.n	80084c8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008494:	f000 fed6 	bl	8009244 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008498:	4b10      	ldr	r3, [pc, #64]	; (80084dc <prvCheckTasksWaitingTermination+0x50>)
 800849a:	68db      	ldr	r3, [r3, #12]
 800849c:	68db      	ldr	r3, [r3, #12]
 800849e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	3304      	adds	r3, #4
 80084a4:	4618      	mov	r0, r3
 80084a6:	f7fe fb85 	bl	8006bb4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80084aa:	4b0d      	ldr	r3, [pc, #52]	; (80084e0 <prvCheckTasksWaitingTermination+0x54>)
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	3b01      	subs	r3, #1
 80084b0:	4a0b      	ldr	r2, [pc, #44]	; (80084e0 <prvCheckTasksWaitingTermination+0x54>)
 80084b2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80084b4:	4b0b      	ldr	r3, [pc, #44]	; (80084e4 <prvCheckTasksWaitingTermination+0x58>)
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	3b01      	subs	r3, #1
 80084ba:	4a0a      	ldr	r2, [pc, #40]	; (80084e4 <prvCheckTasksWaitingTermination+0x58>)
 80084bc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80084be:	f000 fef1 	bl	80092a4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80084c2:	6878      	ldr	r0, [r7, #4]
 80084c4:	f000 f810 	bl	80084e8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80084c8:	4b06      	ldr	r3, [pc, #24]	; (80084e4 <prvCheckTasksWaitingTermination+0x58>)
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d1e1      	bne.n	8008494 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80084d0:	bf00      	nop
 80084d2:	bf00      	nop
 80084d4:	3708      	adds	r7, #8
 80084d6:	46bd      	mov	sp, r7
 80084d8:	bd80      	pop	{r7, pc}
 80084da:	bf00      	nop
 80084dc:	20002098 	.word	0x20002098
 80084e0:	200020c4 	.word	0x200020c4
 80084e4:	200020ac 	.word	0x200020ac

080084e8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80084e8:	b580      	push	{r7, lr}
 80084ea:	b084      	sub	sp, #16
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	3354      	adds	r3, #84	; 0x54
 80084f4:	4618      	mov	r0, r3
 80084f6:	f002 f9bf 	bl	800a878 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8008500:	2b00      	cmp	r3, #0
 8008502:	d108      	bne.n	8008516 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008508:	4618      	mov	r0, r3
 800850a:	f001 f889 	bl	8009620 <vPortFree>
				vPortFree( pxTCB );
 800850e:	6878      	ldr	r0, [r7, #4]
 8008510:	f001 f886 	bl	8009620 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008514:	e018      	b.n	8008548 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800851c:	2b01      	cmp	r3, #1
 800851e:	d103      	bne.n	8008528 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8008520:	6878      	ldr	r0, [r7, #4]
 8008522:	f001 f87d 	bl	8009620 <vPortFree>
	}
 8008526:	e00f      	b.n	8008548 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800852e:	2b02      	cmp	r3, #2
 8008530:	d00a      	beq.n	8008548 <prvDeleteTCB+0x60>
	__asm volatile
 8008532:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008536:	f383 8811 	msr	BASEPRI, r3
 800853a:	f3bf 8f6f 	isb	sy
 800853e:	f3bf 8f4f 	dsb	sy
 8008542:	60fb      	str	r3, [r7, #12]
}
 8008544:	bf00      	nop
 8008546:	e7fe      	b.n	8008546 <prvDeleteTCB+0x5e>
	}
 8008548:	bf00      	nop
 800854a:	3710      	adds	r7, #16
 800854c:	46bd      	mov	sp, r7
 800854e:	bd80      	pop	{r7, pc}

08008550 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008550:	b480      	push	{r7}
 8008552:	b083      	sub	sp, #12
 8008554:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008556:	4b0c      	ldr	r3, [pc, #48]	; (8008588 <prvResetNextTaskUnblockTime+0x38>)
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	2b00      	cmp	r3, #0
 800855e:	d104      	bne.n	800856a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008560:	4b0a      	ldr	r3, [pc, #40]	; (800858c <prvResetNextTaskUnblockTime+0x3c>)
 8008562:	f04f 32ff 	mov.w	r2, #4294967295
 8008566:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008568:	e008      	b.n	800857c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800856a:	4b07      	ldr	r3, [pc, #28]	; (8008588 <prvResetNextTaskUnblockTime+0x38>)
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	68db      	ldr	r3, [r3, #12]
 8008570:	68db      	ldr	r3, [r3, #12]
 8008572:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	685b      	ldr	r3, [r3, #4]
 8008578:	4a04      	ldr	r2, [pc, #16]	; (800858c <prvResetNextTaskUnblockTime+0x3c>)
 800857a:	6013      	str	r3, [r2, #0]
}
 800857c:	bf00      	nop
 800857e:	370c      	adds	r7, #12
 8008580:	46bd      	mov	sp, r7
 8008582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008586:	4770      	bx	lr
 8008588:	2000207c 	.word	0x2000207c
 800858c:	200020e4 	.word	0x200020e4

08008590 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008590:	b480      	push	{r7}
 8008592:	b083      	sub	sp, #12
 8008594:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008596:	4b0b      	ldr	r3, [pc, #44]	; (80085c4 <xTaskGetSchedulerState+0x34>)
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	2b00      	cmp	r3, #0
 800859c:	d102      	bne.n	80085a4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800859e:	2301      	movs	r3, #1
 80085a0:	607b      	str	r3, [r7, #4]
 80085a2:	e008      	b.n	80085b6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80085a4:	4b08      	ldr	r3, [pc, #32]	; (80085c8 <xTaskGetSchedulerState+0x38>)
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d102      	bne.n	80085b2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80085ac:	2302      	movs	r3, #2
 80085ae:	607b      	str	r3, [r7, #4]
 80085b0:	e001      	b.n	80085b6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80085b2:	2300      	movs	r3, #0
 80085b4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80085b6:	687b      	ldr	r3, [r7, #4]
	}
 80085b8:	4618      	mov	r0, r3
 80085ba:	370c      	adds	r7, #12
 80085bc:	46bd      	mov	sp, r7
 80085be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c2:	4770      	bx	lr
 80085c4:	200020d0 	.word	0x200020d0
 80085c8:	200020ec 	.word	0x200020ec

080085cc <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80085cc:	b580      	push	{r7, lr}
 80085ce:	b084      	sub	sp, #16
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80085d8:	2300      	movs	r3, #0
 80085da:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d051      	beq.n	8008686 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80085e2:	68bb      	ldr	r3, [r7, #8]
 80085e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80085e6:	4b2a      	ldr	r3, [pc, #168]	; (8008690 <xTaskPriorityInherit+0xc4>)
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085ec:	429a      	cmp	r2, r3
 80085ee:	d241      	bcs.n	8008674 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80085f0:	68bb      	ldr	r3, [r7, #8]
 80085f2:	699b      	ldr	r3, [r3, #24]
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	db06      	blt.n	8008606 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80085f8:	4b25      	ldr	r3, [pc, #148]	; (8008690 <xTaskPriorityInherit+0xc4>)
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085fe:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008602:	68bb      	ldr	r3, [r7, #8]
 8008604:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8008606:	68bb      	ldr	r3, [r7, #8]
 8008608:	6959      	ldr	r1, [r3, #20]
 800860a:	68bb      	ldr	r3, [r7, #8]
 800860c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800860e:	4613      	mov	r3, r2
 8008610:	009b      	lsls	r3, r3, #2
 8008612:	4413      	add	r3, r2
 8008614:	009b      	lsls	r3, r3, #2
 8008616:	4a1f      	ldr	r2, [pc, #124]	; (8008694 <xTaskPriorityInherit+0xc8>)
 8008618:	4413      	add	r3, r2
 800861a:	4299      	cmp	r1, r3
 800861c:	d122      	bne.n	8008664 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800861e:	68bb      	ldr	r3, [r7, #8]
 8008620:	3304      	adds	r3, #4
 8008622:	4618      	mov	r0, r3
 8008624:	f7fe fac6 	bl	8006bb4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008628:	4b19      	ldr	r3, [pc, #100]	; (8008690 <xTaskPriorityInherit+0xc4>)
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800862e:	68bb      	ldr	r3, [r7, #8]
 8008630:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8008632:	68bb      	ldr	r3, [r7, #8]
 8008634:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008636:	4b18      	ldr	r3, [pc, #96]	; (8008698 <xTaskPriorityInherit+0xcc>)
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	429a      	cmp	r2, r3
 800863c:	d903      	bls.n	8008646 <xTaskPriorityInherit+0x7a>
 800863e:	68bb      	ldr	r3, [r7, #8]
 8008640:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008642:	4a15      	ldr	r2, [pc, #84]	; (8008698 <xTaskPriorityInherit+0xcc>)
 8008644:	6013      	str	r3, [r2, #0]
 8008646:	68bb      	ldr	r3, [r7, #8]
 8008648:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800864a:	4613      	mov	r3, r2
 800864c:	009b      	lsls	r3, r3, #2
 800864e:	4413      	add	r3, r2
 8008650:	009b      	lsls	r3, r3, #2
 8008652:	4a10      	ldr	r2, [pc, #64]	; (8008694 <xTaskPriorityInherit+0xc8>)
 8008654:	441a      	add	r2, r3
 8008656:	68bb      	ldr	r3, [r7, #8]
 8008658:	3304      	adds	r3, #4
 800865a:	4619      	mov	r1, r3
 800865c:	4610      	mov	r0, r2
 800865e:	f7fe fa4c 	bl	8006afa <vListInsertEnd>
 8008662:	e004      	b.n	800866e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008664:	4b0a      	ldr	r3, [pc, #40]	; (8008690 <xTaskPriorityInherit+0xc4>)
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800866a:	68bb      	ldr	r3, [r7, #8]
 800866c:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800866e:	2301      	movs	r3, #1
 8008670:	60fb      	str	r3, [r7, #12]
 8008672:	e008      	b.n	8008686 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008674:	68bb      	ldr	r3, [r7, #8]
 8008676:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008678:	4b05      	ldr	r3, [pc, #20]	; (8008690 <xTaskPriorityInherit+0xc4>)
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800867e:	429a      	cmp	r2, r3
 8008680:	d201      	bcs.n	8008686 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8008682:	2301      	movs	r3, #1
 8008684:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008686:	68fb      	ldr	r3, [r7, #12]
	}
 8008688:	4618      	mov	r0, r3
 800868a:	3710      	adds	r7, #16
 800868c:	46bd      	mov	sp, r7
 800868e:	bd80      	pop	{r7, pc}
 8008690:	20001bf0 	.word	0x20001bf0
 8008694:	20001bf4 	.word	0x20001bf4
 8008698:	200020cc 	.word	0x200020cc

0800869c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800869c:	b580      	push	{r7, lr}
 800869e:	b086      	sub	sp, #24
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80086a8:	2300      	movs	r3, #0
 80086aa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d056      	beq.n	8008760 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80086b2:	4b2e      	ldr	r3, [pc, #184]	; (800876c <xTaskPriorityDisinherit+0xd0>)
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	693a      	ldr	r2, [r7, #16]
 80086b8:	429a      	cmp	r2, r3
 80086ba:	d00a      	beq.n	80086d2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80086bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086c0:	f383 8811 	msr	BASEPRI, r3
 80086c4:	f3bf 8f6f 	isb	sy
 80086c8:	f3bf 8f4f 	dsb	sy
 80086cc:	60fb      	str	r3, [r7, #12]
}
 80086ce:	bf00      	nop
 80086d0:	e7fe      	b.n	80086d0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80086d2:	693b      	ldr	r3, [r7, #16]
 80086d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d10a      	bne.n	80086f0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80086da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086de:	f383 8811 	msr	BASEPRI, r3
 80086e2:	f3bf 8f6f 	isb	sy
 80086e6:	f3bf 8f4f 	dsb	sy
 80086ea:	60bb      	str	r3, [r7, #8]
}
 80086ec:	bf00      	nop
 80086ee:	e7fe      	b.n	80086ee <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80086f0:	693b      	ldr	r3, [r7, #16]
 80086f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80086f4:	1e5a      	subs	r2, r3, #1
 80086f6:	693b      	ldr	r3, [r7, #16]
 80086f8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80086fa:	693b      	ldr	r3, [r7, #16]
 80086fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086fe:	693b      	ldr	r3, [r7, #16]
 8008700:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008702:	429a      	cmp	r2, r3
 8008704:	d02c      	beq.n	8008760 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008706:	693b      	ldr	r3, [r7, #16]
 8008708:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800870a:	2b00      	cmp	r3, #0
 800870c:	d128      	bne.n	8008760 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800870e:	693b      	ldr	r3, [r7, #16]
 8008710:	3304      	adds	r3, #4
 8008712:	4618      	mov	r0, r3
 8008714:	f7fe fa4e 	bl	8006bb4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008718:	693b      	ldr	r3, [r7, #16]
 800871a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800871c:	693b      	ldr	r3, [r7, #16]
 800871e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008720:	693b      	ldr	r3, [r7, #16]
 8008722:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008724:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008728:	693b      	ldr	r3, [r7, #16]
 800872a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800872c:	693b      	ldr	r3, [r7, #16]
 800872e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008730:	4b0f      	ldr	r3, [pc, #60]	; (8008770 <xTaskPriorityDisinherit+0xd4>)
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	429a      	cmp	r2, r3
 8008736:	d903      	bls.n	8008740 <xTaskPriorityDisinherit+0xa4>
 8008738:	693b      	ldr	r3, [r7, #16]
 800873a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800873c:	4a0c      	ldr	r2, [pc, #48]	; (8008770 <xTaskPriorityDisinherit+0xd4>)
 800873e:	6013      	str	r3, [r2, #0]
 8008740:	693b      	ldr	r3, [r7, #16]
 8008742:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008744:	4613      	mov	r3, r2
 8008746:	009b      	lsls	r3, r3, #2
 8008748:	4413      	add	r3, r2
 800874a:	009b      	lsls	r3, r3, #2
 800874c:	4a09      	ldr	r2, [pc, #36]	; (8008774 <xTaskPriorityDisinherit+0xd8>)
 800874e:	441a      	add	r2, r3
 8008750:	693b      	ldr	r3, [r7, #16]
 8008752:	3304      	adds	r3, #4
 8008754:	4619      	mov	r1, r3
 8008756:	4610      	mov	r0, r2
 8008758:	f7fe f9cf 	bl	8006afa <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800875c:	2301      	movs	r3, #1
 800875e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008760:	697b      	ldr	r3, [r7, #20]
	}
 8008762:	4618      	mov	r0, r3
 8008764:	3718      	adds	r7, #24
 8008766:	46bd      	mov	sp, r7
 8008768:	bd80      	pop	{r7, pc}
 800876a:	bf00      	nop
 800876c:	20001bf0 	.word	0x20001bf0
 8008770:	200020cc 	.word	0x200020cc
 8008774:	20001bf4 	.word	0x20001bf4

08008778 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008778:	b580      	push	{r7, lr}
 800877a:	b088      	sub	sp, #32
 800877c:	af00      	add	r7, sp, #0
 800877e:	6078      	str	r0, [r7, #4]
 8008780:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008786:	2301      	movs	r3, #1
 8008788:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	2b00      	cmp	r3, #0
 800878e:	d06a      	beq.n	8008866 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8008790:	69bb      	ldr	r3, [r7, #24]
 8008792:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008794:	2b00      	cmp	r3, #0
 8008796:	d10a      	bne.n	80087ae <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8008798:	f04f 0350 	mov.w	r3, #80	; 0x50
 800879c:	f383 8811 	msr	BASEPRI, r3
 80087a0:	f3bf 8f6f 	isb	sy
 80087a4:	f3bf 8f4f 	dsb	sy
 80087a8:	60fb      	str	r3, [r7, #12]
}
 80087aa:	bf00      	nop
 80087ac:	e7fe      	b.n	80087ac <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80087ae:	69bb      	ldr	r3, [r7, #24]
 80087b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80087b2:	683a      	ldr	r2, [r7, #0]
 80087b4:	429a      	cmp	r2, r3
 80087b6:	d902      	bls.n	80087be <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80087b8:	683b      	ldr	r3, [r7, #0]
 80087ba:	61fb      	str	r3, [r7, #28]
 80087bc:	e002      	b.n	80087c4 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80087be:	69bb      	ldr	r3, [r7, #24]
 80087c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80087c2:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80087c4:	69bb      	ldr	r3, [r7, #24]
 80087c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087c8:	69fa      	ldr	r2, [r7, #28]
 80087ca:	429a      	cmp	r2, r3
 80087cc:	d04b      	beq.n	8008866 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80087ce:	69bb      	ldr	r3, [r7, #24]
 80087d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80087d2:	697a      	ldr	r2, [r7, #20]
 80087d4:	429a      	cmp	r2, r3
 80087d6:	d146      	bne.n	8008866 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80087d8:	4b25      	ldr	r3, [pc, #148]	; (8008870 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	69ba      	ldr	r2, [r7, #24]
 80087de:	429a      	cmp	r2, r3
 80087e0:	d10a      	bne.n	80087f8 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 80087e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087e6:	f383 8811 	msr	BASEPRI, r3
 80087ea:	f3bf 8f6f 	isb	sy
 80087ee:	f3bf 8f4f 	dsb	sy
 80087f2:	60bb      	str	r3, [r7, #8]
}
 80087f4:	bf00      	nop
 80087f6:	e7fe      	b.n	80087f6 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80087f8:	69bb      	ldr	r3, [r7, #24]
 80087fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087fc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80087fe:	69bb      	ldr	r3, [r7, #24]
 8008800:	69fa      	ldr	r2, [r7, #28]
 8008802:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008804:	69bb      	ldr	r3, [r7, #24]
 8008806:	699b      	ldr	r3, [r3, #24]
 8008808:	2b00      	cmp	r3, #0
 800880a:	db04      	blt.n	8008816 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800880c:	69fb      	ldr	r3, [r7, #28]
 800880e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008812:	69bb      	ldr	r3, [r7, #24]
 8008814:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008816:	69bb      	ldr	r3, [r7, #24]
 8008818:	6959      	ldr	r1, [r3, #20]
 800881a:	693a      	ldr	r2, [r7, #16]
 800881c:	4613      	mov	r3, r2
 800881e:	009b      	lsls	r3, r3, #2
 8008820:	4413      	add	r3, r2
 8008822:	009b      	lsls	r3, r3, #2
 8008824:	4a13      	ldr	r2, [pc, #76]	; (8008874 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8008826:	4413      	add	r3, r2
 8008828:	4299      	cmp	r1, r3
 800882a:	d11c      	bne.n	8008866 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800882c:	69bb      	ldr	r3, [r7, #24]
 800882e:	3304      	adds	r3, #4
 8008830:	4618      	mov	r0, r3
 8008832:	f7fe f9bf 	bl	8006bb4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8008836:	69bb      	ldr	r3, [r7, #24]
 8008838:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800883a:	4b0f      	ldr	r3, [pc, #60]	; (8008878 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	429a      	cmp	r2, r3
 8008840:	d903      	bls.n	800884a <vTaskPriorityDisinheritAfterTimeout+0xd2>
 8008842:	69bb      	ldr	r3, [r7, #24]
 8008844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008846:	4a0c      	ldr	r2, [pc, #48]	; (8008878 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8008848:	6013      	str	r3, [r2, #0]
 800884a:	69bb      	ldr	r3, [r7, #24]
 800884c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800884e:	4613      	mov	r3, r2
 8008850:	009b      	lsls	r3, r3, #2
 8008852:	4413      	add	r3, r2
 8008854:	009b      	lsls	r3, r3, #2
 8008856:	4a07      	ldr	r2, [pc, #28]	; (8008874 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8008858:	441a      	add	r2, r3
 800885a:	69bb      	ldr	r3, [r7, #24]
 800885c:	3304      	adds	r3, #4
 800885e:	4619      	mov	r1, r3
 8008860:	4610      	mov	r0, r2
 8008862:	f7fe f94a 	bl	8006afa <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008866:	bf00      	nop
 8008868:	3720      	adds	r7, #32
 800886a:	46bd      	mov	sp, r7
 800886c:	bd80      	pop	{r7, pc}
 800886e:	bf00      	nop
 8008870:	20001bf0 	.word	0x20001bf0
 8008874:	20001bf4 	.word	0x20001bf4
 8008878:	200020cc 	.word	0x200020cc

0800887c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800887c:	b480      	push	{r7}
 800887e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008880:	4b07      	ldr	r3, [pc, #28]	; (80088a0 <pvTaskIncrementMutexHeldCount+0x24>)
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	2b00      	cmp	r3, #0
 8008886:	d004      	beq.n	8008892 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008888:	4b05      	ldr	r3, [pc, #20]	; (80088a0 <pvTaskIncrementMutexHeldCount+0x24>)
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800888e:	3201      	adds	r2, #1
 8008890:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8008892:	4b03      	ldr	r3, [pc, #12]	; (80088a0 <pvTaskIncrementMutexHeldCount+0x24>)
 8008894:	681b      	ldr	r3, [r3, #0]
	}
 8008896:	4618      	mov	r0, r3
 8008898:	46bd      	mov	sp, r7
 800889a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800889e:	4770      	bx	lr
 80088a0:	20001bf0 	.word	0x20001bf0

080088a4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80088a4:	b580      	push	{r7, lr}
 80088a6:	b084      	sub	sp, #16
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	6078      	str	r0, [r7, #4]
 80088ac:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80088ae:	4b21      	ldr	r3, [pc, #132]	; (8008934 <prvAddCurrentTaskToDelayedList+0x90>)
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80088b4:	4b20      	ldr	r3, [pc, #128]	; (8008938 <prvAddCurrentTaskToDelayedList+0x94>)
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	3304      	adds	r3, #4
 80088ba:	4618      	mov	r0, r3
 80088bc:	f7fe f97a 	bl	8006bb4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088c6:	d10a      	bne.n	80088de <prvAddCurrentTaskToDelayedList+0x3a>
 80088c8:	683b      	ldr	r3, [r7, #0]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d007      	beq.n	80088de <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80088ce:	4b1a      	ldr	r3, [pc, #104]	; (8008938 <prvAddCurrentTaskToDelayedList+0x94>)
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	3304      	adds	r3, #4
 80088d4:	4619      	mov	r1, r3
 80088d6:	4819      	ldr	r0, [pc, #100]	; (800893c <prvAddCurrentTaskToDelayedList+0x98>)
 80088d8:	f7fe f90f 	bl	8006afa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80088dc:	e026      	b.n	800892c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80088de:	68fa      	ldr	r2, [r7, #12]
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	4413      	add	r3, r2
 80088e4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80088e6:	4b14      	ldr	r3, [pc, #80]	; (8008938 <prvAddCurrentTaskToDelayedList+0x94>)
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	68ba      	ldr	r2, [r7, #8]
 80088ec:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80088ee:	68ba      	ldr	r2, [r7, #8]
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	429a      	cmp	r2, r3
 80088f4:	d209      	bcs.n	800890a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80088f6:	4b12      	ldr	r3, [pc, #72]	; (8008940 <prvAddCurrentTaskToDelayedList+0x9c>)
 80088f8:	681a      	ldr	r2, [r3, #0]
 80088fa:	4b0f      	ldr	r3, [pc, #60]	; (8008938 <prvAddCurrentTaskToDelayedList+0x94>)
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	3304      	adds	r3, #4
 8008900:	4619      	mov	r1, r3
 8008902:	4610      	mov	r0, r2
 8008904:	f7fe f91d 	bl	8006b42 <vListInsert>
}
 8008908:	e010      	b.n	800892c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800890a:	4b0e      	ldr	r3, [pc, #56]	; (8008944 <prvAddCurrentTaskToDelayedList+0xa0>)
 800890c:	681a      	ldr	r2, [r3, #0]
 800890e:	4b0a      	ldr	r3, [pc, #40]	; (8008938 <prvAddCurrentTaskToDelayedList+0x94>)
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	3304      	adds	r3, #4
 8008914:	4619      	mov	r1, r3
 8008916:	4610      	mov	r0, r2
 8008918:	f7fe f913 	bl	8006b42 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800891c:	4b0a      	ldr	r3, [pc, #40]	; (8008948 <prvAddCurrentTaskToDelayedList+0xa4>)
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	68ba      	ldr	r2, [r7, #8]
 8008922:	429a      	cmp	r2, r3
 8008924:	d202      	bcs.n	800892c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008926:	4a08      	ldr	r2, [pc, #32]	; (8008948 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008928:	68bb      	ldr	r3, [r7, #8]
 800892a:	6013      	str	r3, [r2, #0]
}
 800892c:	bf00      	nop
 800892e:	3710      	adds	r7, #16
 8008930:	46bd      	mov	sp, r7
 8008932:	bd80      	pop	{r7, pc}
 8008934:	200020c8 	.word	0x200020c8
 8008938:	20001bf0 	.word	0x20001bf0
 800893c:	200020b0 	.word	0x200020b0
 8008940:	20002080 	.word	0x20002080
 8008944:	2000207c 	.word	0x2000207c
 8008948:	200020e4 	.word	0x200020e4

0800894c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800894c:	b580      	push	{r7, lr}
 800894e:	b08a      	sub	sp, #40	; 0x28
 8008950:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008952:	2300      	movs	r3, #0
 8008954:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008956:	f000 fb07 	bl	8008f68 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800895a:	4b1c      	ldr	r3, [pc, #112]	; (80089cc <xTimerCreateTimerTask+0x80>)
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	2b00      	cmp	r3, #0
 8008960:	d021      	beq.n	80089a6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008962:	2300      	movs	r3, #0
 8008964:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008966:	2300      	movs	r3, #0
 8008968:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800896a:	1d3a      	adds	r2, r7, #4
 800896c:	f107 0108 	add.w	r1, r7, #8
 8008970:	f107 030c 	add.w	r3, r7, #12
 8008974:	4618      	mov	r0, r3
 8008976:	f7fe f879 	bl	8006a6c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800897a:	6879      	ldr	r1, [r7, #4]
 800897c:	68bb      	ldr	r3, [r7, #8]
 800897e:	68fa      	ldr	r2, [r7, #12]
 8008980:	9202      	str	r2, [sp, #8]
 8008982:	9301      	str	r3, [sp, #4]
 8008984:	2302      	movs	r3, #2
 8008986:	9300      	str	r3, [sp, #0]
 8008988:	2300      	movs	r3, #0
 800898a:	460a      	mov	r2, r1
 800898c:	4910      	ldr	r1, [pc, #64]	; (80089d0 <xTimerCreateTimerTask+0x84>)
 800898e:	4811      	ldr	r0, [pc, #68]	; (80089d4 <xTimerCreateTimerTask+0x88>)
 8008990:	f7fe ffb6 	bl	8007900 <xTaskCreateStatic>
 8008994:	4603      	mov	r3, r0
 8008996:	4a10      	ldr	r2, [pc, #64]	; (80089d8 <xTimerCreateTimerTask+0x8c>)
 8008998:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800899a:	4b0f      	ldr	r3, [pc, #60]	; (80089d8 <xTimerCreateTimerTask+0x8c>)
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d001      	beq.n	80089a6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80089a2:	2301      	movs	r3, #1
 80089a4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80089a6:	697b      	ldr	r3, [r7, #20]
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d10a      	bne.n	80089c2 <xTimerCreateTimerTask+0x76>
	__asm volatile
 80089ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089b0:	f383 8811 	msr	BASEPRI, r3
 80089b4:	f3bf 8f6f 	isb	sy
 80089b8:	f3bf 8f4f 	dsb	sy
 80089bc:	613b      	str	r3, [r7, #16]
}
 80089be:	bf00      	nop
 80089c0:	e7fe      	b.n	80089c0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80089c2:	697b      	ldr	r3, [r7, #20]
}
 80089c4:	4618      	mov	r0, r3
 80089c6:	3718      	adds	r7, #24
 80089c8:	46bd      	mov	sp, r7
 80089ca:	bd80      	pop	{r7, pc}
 80089cc:	20002120 	.word	0x20002120
 80089d0:	0800ea3c 	.word	0x0800ea3c
 80089d4:	08008b11 	.word	0x08008b11
 80089d8:	20002124 	.word	0x20002124

080089dc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80089dc:	b580      	push	{r7, lr}
 80089de:	b08a      	sub	sp, #40	; 0x28
 80089e0:	af00      	add	r7, sp, #0
 80089e2:	60f8      	str	r0, [r7, #12]
 80089e4:	60b9      	str	r1, [r7, #8]
 80089e6:	607a      	str	r2, [r7, #4]
 80089e8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80089ea:	2300      	movs	r3, #0
 80089ec:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d10a      	bne.n	8008a0a <xTimerGenericCommand+0x2e>
	__asm volatile
 80089f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089f8:	f383 8811 	msr	BASEPRI, r3
 80089fc:	f3bf 8f6f 	isb	sy
 8008a00:	f3bf 8f4f 	dsb	sy
 8008a04:	623b      	str	r3, [r7, #32]
}
 8008a06:	bf00      	nop
 8008a08:	e7fe      	b.n	8008a08 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008a0a:	4b1a      	ldr	r3, [pc, #104]	; (8008a74 <xTimerGenericCommand+0x98>)
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d02a      	beq.n	8008a68 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008a12:	68bb      	ldr	r3, [r7, #8]
 8008a14:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008a1e:	68bb      	ldr	r3, [r7, #8]
 8008a20:	2b05      	cmp	r3, #5
 8008a22:	dc18      	bgt.n	8008a56 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008a24:	f7ff fdb4 	bl	8008590 <xTaskGetSchedulerState>
 8008a28:	4603      	mov	r3, r0
 8008a2a:	2b02      	cmp	r3, #2
 8008a2c:	d109      	bne.n	8008a42 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008a2e:	4b11      	ldr	r3, [pc, #68]	; (8008a74 <xTimerGenericCommand+0x98>)
 8008a30:	6818      	ldr	r0, [r3, #0]
 8008a32:	f107 0110 	add.w	r1, r7, #16
 8008a36:	2300      	movs	r3, #0
 8008a38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008a3a:	f7fe fa55 	bl	8006ee8 <xQueueGenericSend>
 8008a3e:	6278      	str	r0, [r7, #36]	; 0x24
 8008a40:	e012      	b.n	8008a68 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008a42:	4b0c      	ldr	r3, [pc, #48]	; (8008a74 <xTimerGenericCommand+0x98>)
 8008a44:	6818      	ldr	r0, [r3, #0]
 8008a46:	f107 0110 	add.w	r1, r7, #16
 8008a4a:	2300      	movs	r3, #0
 8008a4c:	2200      	movs	r2, #0
 8008a4e:	f7fe fa4b 	bl	8006ee8 <xQueueGenericSend>
 8008a52:	6278      	str	r0, [r7, #36]	; 0x24
 8008a54:	e008      	b.n	8008a68 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008a56:	4b07      	ldr	r3, [pc, #28]	; (8008a74 <xTimerGenericCommand+0x98>)
 8008a58:	6818      	ldr	r0, [r3, #0]
 8008a5a:	f107 0110 	add.w	r1, r7, #16
 8008a5e:	2300      	movs	r3, #0
 8008a60:	683a      	ldr	r2, [r7, #0]
 8008a62:	f7fe fb3f 	bl	80070e4 <xQueueGenericSendFromISR>
 8008a66:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008a6a:	4618      	mov	r0, r3
 8008a6c:	3728      	adds	r7, #40	; 0x28
 8008a6e:	46bd      	mov	sp, r7
 8008a70:	bd80      	pop	{r7, pc}
 8008a72:	bf00      	nop
 8008a74:	20002120 	.word	0x20002120

08008a78 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008a78:	b580      	push	{r7, lr}
 8008a7a:	b088      	sub	sp, #32
 8008a7c:	af02      	add	r7, sp, #8
 8008a7e:	6078      	str	r0, [r7, #4]
 8008a80:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008a82:	4b22      	ldr	r3, [pc, #136]	; (8008b0c <prvProcessExpiredTimer+0x94>)
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	68db      	ldr	r3, [r3, #12]
 8008a88:	68db      	ldr	r3, [r3, #12]
 8008a8a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008a8c:	697b      	ldr	r3, [r7, #20]
 8008a8e:	3304      	adds	r3, #4
 8008a90:	4618      	mov	r0, r3
 8008a92:	f7fe f88f 	bl	8006bb4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008a96:	697b      	ldr	r3, [r7, #20]
 8008a98:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008a9c:	f003 0304 	and.w	r3, r3, #4
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d022      	beq.n	8008aea <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008aa4:	697b      	ldr	r3, [r7, #20]
 8008aa6:	699a      	ldr	r2, [r3, #24]
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	18d1      	adds	r1, r2, r3
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	683a      	ldr	r2, [r7, #0]
 8008ab0:	6978      	ldr	r0, [r7, #20]
 8008ab2:	f000 f8d1 	bl	8008c58 <prvInsertTimerInActiveList>
 8008ab6:	4603      	mov	r3, r0
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d01f      	beq.n	8008afc <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008abc:	2300      	movs	r3, #0
 8008abe:	9300      	str	r3, [sp, #0]
 8008ac0:	2300      	movs	r3, #0
 8008ac2:	687a      	ldr	r2, [r7, #4]
 8008ac4:	2100      	movs	r1, #0
 8008ac6:	6978      	ldr	r0, [r7, #20]
 8008ac8:	f7ff ff88 	bl	80089dc <xTimerGenericCommand>
 8008acc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008ace:	693b      	ldr	r3, [r7, #16]
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d113      	bne.n	8008afc <prvProcessExpiredTimer+0x84>
	__asm volatile
 8008ad4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ad8:	f383 8811 	msr	BASEPRI, r3
 8008adc:	f3bf 8f6f 	isb	sy
 8008ae0:	f3bf 8f4f 	dsb	sy
 8008ae4:	60fb      	str	r3, [r7, #12]
}
 8008ae6:	bf00      	nop
 8008ae8:	e7fe      	b.n	8008ae8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008aea:	697b      	ldr	r3, [r7, #20]
 8008aec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008af0:	f023 0301 	bic.w	r3, r3, #1
 8008af4:	b2da      	uxtb	r2, r3
 8008af6:	697b      	ldr	r3, [r7, #20]
 8008af8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008afc:	697b      	ldr	r3, [r7, #20]
 8008afe:	6a1b      	ldr	r3, [r3, #32]
 8008b00:	6978      	ldr	r0, [r7, #20]
 8008b02:	4798      	blx	r3
}
 8008b04:	bf00      	nop
 8008b06:	3718      	adds	r7, #24
 8008b08:	46bd      	mov	sp, r7
 8008b0a:	bd80      	pop	{r7, pc}
 8008b0c:	20002118 	.word	0x20002118

08008b10 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008b10:	b580      	push	{r7, lr}
 8008b12:	b084      	sub	sp, #16
 8008b14:	af00      	add	r7, sp, #0
 8008b16:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008b18:	f107 0308 	add.w	r3, r7, #8
 8008b1c:	4618      	mov	r0, r3
 8008b1e:	f000 f857 	bl	8008bd0 <prvGetNextExpireTime>
 8008b22:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008b24:	68bb      	ldr	r3, [r7, #8]
 8008b26:	4619      	mov	r1, r3
 8008b28:	68f8      	ldr	r0, [r7, #12]
 8008b2a:	f000 f803 	bl	8008b34 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008b2e:	f000 f8d5 	bl	8008cdc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008b32:	e7f1      	b.n	8008b18 <prvTimerTask+0x8>

08008b34 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008b34:	b580      	push	{r7, lr}
 8008b36:	b084      	sub	sp, #16
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	6078      	str	r0, [r7, #4]
 8008b3c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008b3e:	f7ff f93b 	bl	8007db8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008b42:	f107 0308 	add.w	r3, r7, #8
 8008b46:	4618      	mov	r0, r3
 8008b48:	f000 f866 	bl	8008c18 <prvSampleTimeNow>
 8008b4c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008b4e:	68bb      	ldr	r3, [r7, #8]
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d130      	bne.n	8008bb6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008b54:	683b      	ldr	r3, [r7, #0]
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d10a      	bne.n	8008b70 <prvProcessTimerOrBlockTask+0x3c>
 8008b5a:	687a      	ldr	r2, [r7, #4]
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	429a      	cmp	r2, r3
 8008b60:	d806      	bhi.n	8008b70 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008b62:	f7ff f937 	bl	8007dd4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008b66:	68f9      	ldr	r1, [r7, #12]
 8008b68:	6878      	ldr	r0, [r7, #4]
 8008b6a:	f7ff ff85 	bl	8008a78 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008b6e:	e024      	b.n	8008bba <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008b70:	683b      	ldr	r3, [r7, #0]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d008      	beq.n	8008b88 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008b76:	4b13      	ldr	r3, [pc, #76]	; (8008bc4 <prvProcessTimerOrBlockTask+0x90>)
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d101      	bne.n	8008b84 <prvProcessTimerOrBlockTask+0x50>
 8008b80:	2301      	movs	r3, #1
 8008b82:	e000      	b.n	8008b86 <prvProcessTimerOrBlockTask+0x52>
 8008b84:	2300      	movs	r3, #0
 8008b86:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008b88:	4b0f      	ldr	r3, [pc, #60]	; (8008bc8 <prvProcessTimerOrBlockTask+0x94>)
 8008b8a:	6818      	ldr	r0, [r3, #0]
 8008b8c:	687a      	ldr	r2, [r7, #4]
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	1ad3      	subs	r3, r2, r3
 8008b92:	683a      	ldr	r2, [r7, #0]
 8008b94:	4619      	mov	r1, r3
 8008b96:	f7fe fe7f 	bl	8007898 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008b9a:	f7ff f91b 	bl	8007dd4 <xTaskResumeAll>
 8008b9e:	4603      	mov	r3, r0
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d10a      	bne.n	8008bba <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008ba4:	4b09      	ldr	r3, [pc, #36]	; (8008bcc <prvProcessTimerOrBlockTask+0x98>)
 8008ba6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008baa:	601a      	str	r2, [r3, #0]
 8008bac:	f3bf 8f4f 	dsb	sy
 8008bb0:	f3bf 8f6f 	isb	sy
}
 8008bb4:	e001      	b.n	8008bba <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008bb6:	f7ff f90d 	bl	8007dd4 <xTaskResumeAll>
}
 8008bba:	bf00      	nop
 8008bbc:	3710      	adds	r7, #16
 8008bbe:	46bd      	mov	sp, r7
 8008bc0:	bd80      	pop	{r7, pc}
 8008bc2:	bf00      	nop
 8008bc4:	2000211c 	.word	0x2000211c
 8008bc8:	20002120 	.word	0x20002120
 8008bcc:	e000ed04 	.word	0xe000ed04

08008bd0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008bd0:	b480      	push	{r7}
 8008bd2:	b085      	sub	sp, #20
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008bd8:	4b0e      	ldr	r3, [pc, #56]	; (8008c14 <prvGetNextExpireTime+0x44>)
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d101      	bne.n	8008be6 <prvGetNextExpireTime+0x16>
 8008be2:	2201      	movs	r2, #1
 8008be4:	e000      	b.n	8008be8 <prvGetNextExpireTime+0x18>
 8008be6:	2200      	movs	r2, #0
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d105      	bne.n	8008c00 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008bf4:	4b07      	ldr	r3, [pc, #28]	; (8008c14 <prvGetNextExpireTime+0x44>)
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	68db      	ldr	r3, [r3, #12]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	60fb      	str	r3, [r7, #12]
 8008bfe:	e001      	b.n	8008c04 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008c00:	2300      	movs	r3, #0
 8008c02:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008c04:	68fb      	ldr	r3, [r7, #12]
}
 8008c06:	4618      	mov	r0, r3
 8008c08:	3714      	adds	r7, #20
 8008c0a:	46bd      	mov	sp, r7
 8008c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c10:	4770      	bx	lr
 8008c12:	bf00      	nop
 8008c14:	20002118 	.word	0x20002118

08008c18 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008c18:	b580      	push	{r7, lr}
 8008c1a:	b084      	sub	sp, #16
 8008c1c:	af00      	add	r7, sp, #0
 8008c1e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008c20:	f7ff f976 	bl	8007f10 <xTaskGetTickCount>
 8008c24:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008c26:	4b0b      	ldr	r3, [pc, #44]	; (8008c54 <prvSampleTimeNow+0x3c>)
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	68fa      	ldr	r2, [r7, #12]
 8008c2c:	429a      	cmp	r2, r3
 8008c2e:	d205      	bcs.n	8008c3c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008c30:	f000 f936 	bl	8008ea0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	2201      	movs	r2, #1
 8008c38:	601a      	str	r2, [r3, #0]
 8008c3a:	e002      	b.n	8008c42 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	2200      	movs	r2, #0
 8008c40:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008c42:	4a04      	ldr	r2, [pc, #16]	; (8008c54 <prvSampleTimeNow+0x3c>)
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008c48:	68fb      	ldr	r3, [r7, #12]
}
 8008c4a:	4618      	mov	r0, r3
 8008c4c:	3710      	adds	r7, #16
 8008c4e:	46bd      	mov	sp, r7
 8008c50:	bd80      	pop	{r7, pc}
 8008c52:	bf00      	nop
 8008c54:	20002128 	.word	0x20002128

08008c58 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008c58:	b580      	push	{r7, lr}
 8008c5a:	b086      	sub	sp, #24
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	60f8      	str	r0, [r7, #12]
 8008c60:	60b9      	str	r1, [r7, #8]
 8008c62:	607a      	str	r2, [r7, #4]
 8008c64:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008c66:	2300      	movs	r3, #0
 8008c68:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	68ba      	ldr	r2, [r7, #8]
 8008c6e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	68fa      	ldr	r2, [r7, #12]
 8008c74:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008c76:	68ba      	ldr	r2, [r7, #8]
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	429a      	cmp	r2, r3
 8008c7c:	d812      	bhi.n	8008ca4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008c7e:	687a      	ldr	r2, [r7, #4]
 8008c80:	683b      	ldr	r3, [r7, #0]
 8008c82:	1ad2      	subs	r2, r2, r3
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	699b      	ldr	r3, [r3, #24]
 8008c88:	429a      	cmp	r2, r3
 8008c8a:	d302      	bcc.n	8008c92 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008c8c:	2301      	movs	r3, #1
 8008c8e:	617b      	str	r3, [r7, #20]
 8008c90:	e01b      	b.n	8008cca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008c92:	4b10      	ldr	r3, [pc, #64]	; (8008cd4 <prvInsertTimerInActiveList+0x7c>)
 8008c94:	681a      	ldr	r2, [r3, #0]
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	3304      	adds	r3, #4
 8008c9a:	4619      	mov	r1, r3
 8008c9c:	4610      	mov	r0, r2
 8008c9e:	f7fd ff50 	bl	8006b42 <vListInsert>
 8008ca2:	e012      	b.n	8008cca <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008ca4:	687a      	ldr	r2, [r7, #4]
 8008ca6:	683b      	ldr	r3, [r7, #0]
 8008ca8:	429a      	cmp	r2, r3
 8008caa:	d206      	bcs.n	8008cba <prvInsertTimerInActiveList+0x62>
 8008cac:	68ba      	ldr	r2, [r7, #8]
 8008cae:	683b      	ldr	r3, [r7, #0]
 8008cb0:	429a      	cmp	r2, r3
 8008cb2:	d302      	bcc.n	8008cba <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008cb4:	2301      	movs	r3, #1
 8008cb6:	617b      	str	r3, [r7, #20]
 8008cb8:	e007      	b.n	8008cca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008cba:	4b07      	ldr	r3, [pc, #28]	; (8008cd8 <prvInsertTimerInActiveList+0x80>)
 8008cbc:	681a      	ldr	r2, [r3, #0]
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	3304      	adds	r3, #4
 8008cc2:	4619      	mov	r1, r3
 8008cc4:	4610      	mov	r0, r2
 8008cc6:	f7fd ff3c 	bl	8006b42 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008cca:	697b      	ldr	r3, [r7, #20]
}
 8008ccc:	4618      	mov	r0, r3
 8008cce:	3718      	adds	r7, #24
 8008cd0:	46bd      	mov	sp, r7
 8008cd2:	bd80      	pop	{r7, pc}
 8008cd4:	2000211c 	.word	0x2000211c
 8008cd8:	20002118 	.word	0x20002118

08008cdc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008cdc:	b580      	push	{r7, lr}
 8008cde:	b08e      	sub	sp, #56	; 0x38
 8008ce0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008ce2:	e0ca      	b.n	8008e7a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	da18      	bge.n	8008d1c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008cea:	1d3b      	adds	r3, r7, #4
 8008cec:	3304      	adds	r3, #4
 8008cee:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008cf0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d10a      	bne.n	8008d0c <prvProcessReceivedCommands+0x30>
	__asm volatile
 8008cf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cfa:	f383 8811 	msr	BASEPRI, r3
 8008cfe:	f3bf 8f6f 	isb	sy
 8008d02:	f3bf 8f4f 	dsb	sy
 8008d06:	61fb      	str	r3, [r7, #28]
}
 8008d08:	bf00      	nop
 8008d0a:	e7fe      	b.n	8008d0a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008d0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008d12:	6850      	ldr	r0, [r2, #4]
 8008d14:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008d16:	6892      	ldr	r2, [r2, #8]
 8008d18:	4611      	mov	r1, r2
 8008d1a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	f2c0 80aa 	blt.w	8008e78 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008d28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d2a:	695b      	ldr	r3, [r3, #20]
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d004      	beq.n	8008d3a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008d30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d32:	3304      	adds	r3, #4
 8008d34:	4618      	mov	r0, r3
 8008d36:	f7fd ff3d 	bl	8006bb4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008d3a:	463b      	mov	r3, r7
 8008d3c:	4618      	mov	r0, r3
 8008d3e:	f7ff ff6b 	bl	8008c18 <prvSampleTimeNow>
 8008d42:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	2b09      	cmp	r3, #9
 8008d48:	f200 8097 	bhi.w	8008e7a <prvProcessReceivedCommands+0x19e>
 8008d4c:	a201      	add	r2, pc, #4	; (adr r2, 8008d54 <prvProcessReceivedCommands+0x78>)
 8008d4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d52:	bf00      	nop
 8008d54:	08008d7d 	.word	0x08008d7d
 8008d58:	08008d7d 	.word	0x08008d7d
 8008d5c:	08008d7d 	.word	0x08008d7d
 8008d60:	08008df1 	.word	0x08008df1
 8008d64:	08008e05 	.word	0x08008e05
 8008d68:	08008e4f 	.word	0x08008e4f
 8008d6c:	08008d7d 	.word	0x08008d7d
 8008d70:	08008d7d 	.word	0x08008d7d
 8008d74:	08008df1 	.word	0x08008df1
 8008d78:	08008e05 	.word	0x08008e05
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008d7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d7e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008d82:	f043 0301 	orr.w	r3, r3, #1
 8008d86:	b2da      	uxtb	r2, r3
 8008d88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d8a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008d8e:	68ba      	ldr	r2, [r7, #8]
 8008d90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d92:	699b      	ldr	r3, [r3, #24]
 8008d94:	18d1      	adds	r1, r2, r3
 8008d96:	68bb      	ldr	r3, [r7, #8]
 8008d98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d9a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008d9c:	f7ff ff5c 	bl	8008c58 <prvInsertTimerInActiveList>
 8008da0:	4603      	mov	r3, r0
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d069      	beq.n	8008e7a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008da6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008da8:	6a1b      	ldr	r3, [r3, #32]
 8008daa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008dac:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008dae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008db0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008db4:	f003 0304 	and.w	r3, r3, #4
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d05e      	beq.n	8008e7a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008dbc:	68ba      	ldr	r2, [r7, #8]
 8008dbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dc0:	699b      	ldr	r3, [r3, #24]
 8008dc2:	441a      	add	r2, r3
 8008dc4:	2300      	movs	r3, #0
 8008dc6:	9300      	str	r3, [sp, #0]
 8008dc8:	2300      	movs	r3, #0
 8008dca:	2100      	movs	r1, #0
 8008dcc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008dce:	f7ff fe05 	bl	80089dc <xTimerGenericCommand>
 8008dd2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008dd4:	6a3b      	ldr	r3, [r7, #32]
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d14f      	bne.n	8008e7a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8008dda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dde:	f383 8811 	msr	BASEPRI, r3
 8008de2:	f3bf 8f6f 	isb	sy
 8008de6:	f3bf 8f4f 	dsb	sy
 8008dea:	61bb      	str	r3, [r7, #24]
}
 8008dec:	bf00      	nop
 8008dee:	e7fe      	b.n	8008dee <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008df0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008df2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008df6:	f023 0301 	bic.w	r3, r3, #1
 8008dfa:	b2da      	uxtb	r2, r3
 8008dfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dfe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8008e02:	e03a      	b.n	8008e7a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008e04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e06:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008e0a:	f043 0301 	orr.w	r3, r3, #1
 8008e0e:	b2da      	uxtb	r2, r3
 8008e10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e12:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008e16:	68ba      	ldr	r2, [r7, #8]
 8008e18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e1a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008e1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e1e:	699b      	ldr	r3, [r3, #24]
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d10a      	bne.n	8008e3a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8008e24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e28:	f383 8811 	msr	BASEPRI, r3
 8008e2c:	f3bf 8f6f 	isb	sy
 8008e30:	f3bf 8f4f 	dsb	sy
 8008e34:	617b      	str	r3, [r7, #20]
}
 8008e36:	bf00      	nop
 8008e38:	e7fe      	b.n	8008e38 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008e3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e3c:	699a      	ldr	r2, [r3, #24]
 8008e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e40:	18d1      	adds	r1, r2, r3
 8008e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008e46:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008e48:	f7ff ff06 	bl	8008c58 <prvInsertTimerInActiveList>
					break;
 8008e4c:	e015      	b.n	8008e7a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008e4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e50:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008e54:	f003 0302 	and.w	r3, r3, #2
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d103      	bne.n	8008e64 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8008e5c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008e5e:	f000 fbdf 	bl	8009620 <vPortFree>
 8008e62:	e00a      	b.n	8008e7a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008e64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e66:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008e6a:	f023 0301 	bic.w	r3, r3, #1
 8008e6e:	b2da      	uxtb	r2, r3
 8008e70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e72:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008e76:	e000      	b.n	8008e7a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8008e78:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008e7a:	4b08      	ldr	r3, [pc, #32]	; (8008e9c <prvProcessReceivedCommands+0x1c0>)
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	1d39      	adds	r1, r7, #4
 8008e80:	2200      	movs	r2, #0
 8008e82:	4618      	mov	r0, r3
 8008e84:	f7fe f9ca 	bl	800721c <xQueueReceive>
 8008e88:	4603      	mov	r3, r0
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	f47f af2a 	bne.w	8008ce4 <prvProcessReceivedCommands+0x8>
	}
}
 8008e90:	bf00      	nop
 8008e92:	bf00      	nop
 8008e94:	3730      	adds	r7, #48	; 0x30
 8008e96:	46bd      	mov	sp, r7
 8008e98:	bd80      	pop	{r7, pc}
 8008e9a:	bf00      	nop
 8008e9c:	20002120 	.word	0x20002120

08008ea0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008ea0:	b580      	push	{r7, lr}
 8008ea2:	b088      	sub	sp, #32
 8008ea4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008ea6:	e048      	b.n	8008f3a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008ea8:	4b2d      	ldr	r3, [pc, #180]	; (8008f60 <prvSwitchTimerLists+0xc0>)
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	68db      	ldr	r3, [r3, #12]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008eb2:	4b2b      	ldr	r3, [pc, #172]	; (8008f60 <prvSwitchTimerLists+0xc0>)
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	68db      	ldr	r3, [r3, #12]
 8008eb8:	68db      	ldr	r3, [r3, #12]
 8008eba:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	3304      	adds	r3, #4
 8008ec0:	4618      	mov	r0, r3
 8008ec2:	f7fd fe77 	bl	8006bb4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	6a1b      	ldr	r3, [r3, #32]
 8008eca:	68f8      	ldr	r0, [r7, #12]
 8008ecc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008ed4:	f003 0304 	and.w	r3, r3, #4
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d02e      	beq.n	8008f3a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	699b      	ldr	r3, [r3, #24]
 8008ee0:	693a      	ldr	r2, [r7, #16]
 8008ee2:	4413      	add	r3, r2
 8008ee4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008ee6:	68ba      	ldr	r2, [r7, #8]
 8008ee8:	693b      	ldr	r3, [r7, #16]
 8008eea:	429a      	cmp	r2, r3
 8008eec:	d90e      	bls.n	8008f0c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	68ba      	ldr	r2, [r7, #8]
 8008ef2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	68fa      	ldr	r2, [r7, #12]
 8008ef8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008efa:	4b19      	ldr	r3, [pc, #100]	; (8008f60 <prvSwitchTimerLists+0xc0>)
 8008efc:	681a      	ldr	r2, [r3, #0]
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	3304      	adds	r3, #4
 8008f02:	4619      	mov	r1, r3
 8008f04:	4610      	mov	r0, r2
 8008f06:	f7fd fe1c 	bl	8006b42 <vListInsert>
 8008f0a:	e016      	b.n	8008f3a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008f0c:	2300      	movs	r3, #0
 8008f0e:	9300      	str	r3, [sp, #0]
 8008f10:	2300      	movs	r3, #0
 8008f12:	693a      	ldr	r2, [r7, #16]
 8008f14:	2100      	movs	r1, #0
 8008f16:	68f8      	ldr	r0, [r7, #12]
 8008f18:	f7ff fd60 	bl	80089dc <xTimerGenericCommand>
 8008f1c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d10a      	bne.n	8008f3a <prvSwitchTimerLists+0x9a>
	__asm volatile
 8008f24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f28:	f383 8811 	msr	BASEPRI, r3
 8008f2c:	f3bf 8f6f 	isb	sy
 8008f30:	f3bf 8f4f 	dsb	sy
 8008f34:	603b      	str	r3, [r7, #0]
}
 8008f36:	bf00      	nop
 8008f38:	e7fe      	b.n	8008f38 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008f3a:	4b09      	ldr	r3, [pc, #36]	; (8008f60 <prvSwitchTimerLists+0xc0>)
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d1b1      	bne.n	8008ea8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008f44:	4b06      	ldr	r3, [pc, #24]	; (8008f60 <prvSwitchTimerLists+0xc0>)
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008f4a:	4b06      	ldr	r3, [pc, #24]	; (8008f64 <prvSwitchTimerLists+0xc4>)
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	4a04      	ldr	r2, [pc, #16]	; (8008f60 <prvSwitchTimerLists+0xc0>)
 8008f50:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008f52:	4a04      	ldr	r2, [pc, #16]	; (8008f64 <prvSwitchTimerLists+0xc4>)
 8008f54:	697b      	ldr	r3, [r7, #20]
 8008f56:	6013      	str	r3, [r2, #0]
}
 8008f58:	bf00      	nop
 8008f5a:	3718      	adds	r7, #24
 8008f5c:	46bd      	mov	sp, r7
 8008f5e:	bd80      	pop	{r7, pc}
 8008f60:	20002118 	.word	0x20002118
 8008f64:	2000211c 	.word	0x2000211c

08008f68 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008f68:	b580      	push	{r7, lr}
 8008f6a:	b082      	sub	sp, #8
 8008f6c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008f6e:	f000 f969 	bl	8009244 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008f72:	4b15      	ldr	r3, [pc, #84]	; (8008fc8 <prvCheckForValidListAndQueue+0x60>)
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d120      	bne.n	8008fbc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008f7a:	4814      	ldr	r0, [pc, #80]	; (8008fcc <prvCheckForValidListAndQueue+0x64>)
 8008f7c:	f7fd fd90 	bl	8006aa0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008f80:	4813      	ldr	r0, [pc, #76]	; (8008fd0 <prvCheckForValidListAndQueue+0x68>)
 8008f82:	f7fd fd8d 	bl	8006aa0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008f86:	4b13      	ldr	r3, [pc, #76]	; (8008fd4 <prvCheckForValidListAndQueue+0x6c>)
 8008f88:	4a10      	ldr	r2, [pc, #64]	; (8008fcc <prvCheckForValidListAndQueue+0x64>)
 8008f8a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008f8c:	4b12      	ldr	r3, [pc, #72]	; (8008fd8 <prvCheckForValidListAndQueue+0x70>)
 8008f8e:	4a10      	ldr	r2, [pc, #64]	; (8008fd0 <prvCheckForValidListAndQueue+0x68>)
 8008f90:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008f92:	2300      	movs	r3, #0
 8008f94:	9300      	str	r3, [sp, #0]
 8008f96:	4b11      	ldr	r3, [pc, #68]	; (8008fdc <prvCheckForValidListAndQueue+0x74>)
 8008f98:	4a11      	ldr	r2, [pc, #68]	; (8008fe0 <prvCheckForValidListAndQueue+0x78>)
 8008f9a:	2110      	movs	r1, #16
 8008f9c:	200a      	movs	r0, #10
 8008f9e:	f7fd fe9b 	bl	8006cd8 <xQueueGenericCreateStatic>
 8008fa2:	4603      	mov	r3, r0
 8008fa4:	4a08      	ldr	r2, [pc, #32]	; (8008fc8 <prvCheckForValidListAndQueue+0x60>)
 8008fa6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008fa8:	4b07      	ldr	r3, [pc, #28]	; (8008fc8 <prvCheckForValidListAndQueue+0x60>)
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d005      	beq.n	8008fbc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008fb0:	4b05      	ldr	r3, [pc, #20]	; (8008fc8 <prvCheckForValidListAndQueue+0x60>)
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	490b      	ldr	r1, [pc, #44]	; (8008fe4 <prvCheckForValidListAndQueue+0x7c>)
 8008fb6:	4618      	mov	r0, r3
 8008fb8:	f7fe fc44 	bl	8007844 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008fbc:	f000 f972 	bl	80092a4 <vPortExitCritical>
}
 8008fc0:	bf00      	nop
 8008fc2:	46bd      	mov	sp, r7
 8008fc4:	bd80      	pop	{r7, pc}
 8008fc6:	bf00      	nop
 8008fc8:	20002120 	.word	0x20002120
 8008fcc:	200020f0 	.word	0x200020f0
 8008fd0:	20002104 	.word	0x20002104
 8008fd4:	20002118 	.word	0x20002118
 8008fd8:	2000211c 	.word	0x2000211c
 8008fdc:	200021cc 	.word	0x200021cc
 8008fe0:	2000212c 	.word	0x2000212c
 8008fe4:	0800ea44 	.word	0x0800ea44

08008fe8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008fe8:	b480      	push	{r7}
 8008fea:	b085      	sub	sp, #20
 8008fec:	af00      	add	r7, sp, #0
 8008fee:	60f8      	str	r0, [r7, #12]
 8008ff0:	60b9      	str	r1, [r7, #8]
 8008ff2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	3b04      	subs	r3, #4
 8008ff8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009000:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	3b04      	subs	r3, #4
 8009006:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009008:	68bb      	ldr	r3, [r7, #8]
 800900a:	f023 0201 	bic.w	r2, r3, #1
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	3b04      	subs	r3, #4
 8009016:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009018:	4a0c      	ldr	r2, [pc, #48]	; (800904c <pxPortInitialiseStack+0x64>)
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	3b14      	subs	r3, #20
 8009022:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009024:	687a      	ldr	r2, [r7, #4]
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	3b04      	subs	r3, #4
 800902e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	f06f 0202 	mvn.w	r2, #2
 8009036:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	3b20      	subs	r3, #32
 800903c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800903e:	68fb      	ldr	r3, [r7, #12]
}
 8009040:	4618      	mov	r0, r3
 8009042:	3714      	adds	r7, #20
 8009044:	46bd      	mov	sp, r7
 8009046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800904a:	4770      	bx	lr
 800904c:	08009051 	.word	0x08009051

08009050 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009050:	b480      	push	{r7}
 8009052:	b085      	sub	sp, #20
 8009054:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009056:	2300      	movs	r3, #0
 8009058:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800905a:	4b12      	ldr	r3, [pc, #72]	; (80090a4 <prvTaskExitError+0x54>)
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009062:	d00a      	beq.n	800907a <prvTaskExitError+0x2a>
	__asm volatile
 8009064:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009068:	f383 8811 	msr	BASEPRI, r3
 800906c:	f3bf 8f6f 	isb	sy
 8009070:	f3bf 8f4f 	dsb	sy
 8009074:	60fb      	str	r3, [r7, #12]
}
 8009076:	bf00      	nop
 8009078:	e7fe      	b.n	8009078 <prvTaskExitError+0x28>
	__asm volatile
 800907a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800907e:	f383 8811 	msr	BASEPRI, r3
 8009082:	f3bf 8f6f 	isb	sy
 8009086:	f3bf 8f4f 	dsb	sy
 800908a:	60bb      	str	r3, [r7, #8]
}
 800908c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800908e:	bf00      	nop
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	2b00      	cmp	r3, #0
 8009094:	d0fc      	beq.n	8009090 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009096:	bf00      	nop
 8009098:	bf00      	nop
 800909a:	3714      	adds	r7, #20
 800909c:	46bd      	mov	sp, r7
 800909e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a2:	4770      	bx	lr
 80090a4:	20000024 	.word	0x20000024
	...

080090b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80090b0:	4b07      	ldr	r3, [pc, #28]	; (80090d0 <pxCurrentTCBConst2>)
 80090b2:	6819      	ldr	r1, [r3, #0]
 80090b4:	6808      	ldr	r0, [r1, #0]
 80090b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090ba:	f380 8809 	msr	PSP, r0
 80090be:	f3bf 8f6f 	isb	sy
 80090c2:	f04f 0000 	mov.w	r0, #0
 80090c6:	f380 8811 	msr	BASEPRI, r0
 80090ca:	4770      	bx	lr
 80090cc:	f3af 8000 	nop.w

080090d0 <pxCurrentTCBConst2>:
 80090d0:	20001bf0 	.word	0x20001bf0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80090d4:	bf00      	nop
 80090d6:	bf00      	nop

080090d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80090d8:	4808      	ldr	r0, [pc, #32]	; (80090fc <prvPortStartFirstTask+0x24>)
 80090da:	6800      	ldr	r0, [r0, #0]
 80090dc:	6800      	ldr	r0, [r0, #0]
 80090de:	f380 8808 	msr	MSP, r0
 80090e2:	f04f 0000 	mov.w	r0, #0
 80090e6:	f380 8814 	msr	CONTROL, r0
 80090ea:	b662      	cpsie	i
 80090ec:	b661      	cpsie	f
 80090ee:	f3bf 8f4f 	dsb	sy
 80090f2:	f3bf 8f6f 	isb	sy
 80090f6:	df00      	svc	0
 80090f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80090fa:	bf00      	nop
 80090fc:	e000ed08 	.word	0xe000ed08

08009100 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009100:	b580      	push	{r7, lr}
 8009102:	b086      	sub	sp, #24
 8009104:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009106:	4b46      	ldr	r3, [pc, #280]	; (8009220 <xPortStartScheduler+0x120>)
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	4a46      	ldr	r2, [pc, #280]	; (8009224 <xPortStartScheduler+0x124>)
 800910c:	4293      	cmp	r3, r2
 800910e:	d10a      	bne.n	8009126 <xPortStartScheduler+0x26>
	__asm volatile
 8009110:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009114:	f383 8811 	msr	BASEPRI, r3
 8009118:	f3bf 8f6f 	isb	sy
 800911c:	f3bf 8f4f 	dsb	sy
 8009120:	613b      	str	r3, [r7, #16]
}
 8009122:	bf00      	nop
 8009124:	e7fe      	b.n	8009124 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009126:	4b3e      	ldr	r3, [pc, #248]	; (8009220 <xPortStartScheduler+0x120>)
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	4a3f      	ldr	r2, [pc, #252]	; (8009228 <xPortStartScheduler+0x128>)
 800912c:	4293      	cmp	r3, r2
 800912e:	d10a      	bne.n	8009146 <xPortStartScheduler+0x46>
	__asm volatile
 8009130:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009134:	f383 8811 	msr	BASEPRI, r3
 8009138:	f3bf 8f6f 	isb	sy
 800913c:	f3bf 8f4f 	dsb	sy
 8009140:	60fb      	str	r3, [r7, #12]
}
 8009142:	bf00      	nop
 8009144:	e7fe      	b.n	8009144 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009146:	4b39      	ldr	r3, [pc, #228]	; (800922c <xPortStartScheduler+0x12c>)
 8009148:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800914a:	697b      	ldr	r3, [r7, #20]
 800914c:	781b      	ldrb	r3, [r3, #0]
 800914e:	b2db      	uxtb	r3, r3
 8009150:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009152:	697b      	ldr	r3, [r7, #20]
 8009154:	22ff      	movs	r2, #255	; 0xff
 8009156:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009158:	697b      	ldr	r3, [r7, #20]
 800915a:	781b      	ldrb	r3, [r3, #0]
 800915c:	b2db      	uxtb	r3, r3
 800915e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009160:	78fb      	ldrb	r3, [r7, #3]
 8009162:	b2db      	uxtb	r3, r3
 8009164:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009168:	b2da      	uxtb	r2, r3
 800916a:	4b31      	ldr	r3, [pc, #196]	; (8009230 <xPortStartScheduler+0x130>)
 800916c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800916e:	4b31      	ldr	r3, [pc, #196]	; (8009234 <xPortStartScheduler+0x134>)
 8009170:	2207      	movs	r2, #7
 8009172:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009174:	e009      	b.n	800918a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8009176:	4b2f      	ldr	r3, [pc, #188]	; (8009234 <xPortStartScheduler+0x134>)
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	3b01      	subs	r3, #1
 800917c:	4a2d      	ldr	r2, [pc, #180]	; (8009234 <xPortStartScheduler+0x134>)
 800917e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009180:	78fb      	ldrb	r3, [r7, #3]
 8009182:	b2db      	uxtb	r3, r3
 8009184:	005b      	lsls	r3, r3, #1
 8009186:	b2db      	uxtb	r3, r3
 8009188:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800918a:	78fb      	ldrb	r3, [r7, #3]
 800918c:	b2db      	uxtb	r3, r3
 800918e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009192:	2b80      	cmp	r3, #128	; 0x80
 8009194:	d0ef      	beq.n	8009176 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009196:	4b27      	ldr	r3, [pc, #156]	; (8009234 <xPortStartScheduler+0x134>)
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	f1c3 0307 	rsb	r3, r3, #7
 800919e:	2b04      	cmp	r3, #4
 80091a0:	d00a      	beq.n	80091b8 <xPortStartScheduler+0xb8>
	__asm volatile
 80091a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091a6:	f383 8811 	msr	BASEPRI, r3
 80091aa:	f3bf 8f6f 	isb	sy
 80091ae:	f3bf 8f4f 	dsb	sy
 80091b2:	60bb      	str	r3, [r7, #8]
}
 80091b4:	bf00      	nop
 80091b6:	e7fe      	b.n	80091b6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80091b8:	4b1e      	ldr	r3, [pc, #120]	; (8009234 <xPortStartScheduler+0x134>)
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	021b      	lsls	r3, r3, #8
 80091be:	4a1d      	ldr	r2, [pc, #116]	; (8009234 <xPortStartScheduler+0x134>)
 80091c0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80091c2:	4b1c      	ldr	r3, [pc, #112]	; (8009234 <xPortStartScheduler+0x134>)
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80091ca:	4a1a      	ldr	r2, [pc, #104]	; (8009234 <xPortStartScheduler+0x134>)
 80091cc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	b2da      	uxtb	r2, r3
 80091d2:	697b      	ldr	r3, [r7, #20]
 80091d4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80091d6:	4b18      	ldr	r3, [pc, #96]	; (8009238 <xPortStartScheduler+0x138>)
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	4a17      	ldr	r2, [pc, #92]	; (8009238 <xPortStartScheduler+0x138>)
 80091dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80091e0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80091e2:	4b15      	ldr	r3, [pc, #84]	; (8009238 <xPortStartScheduler+0x138>)
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	4a14      	ldr	r2, [pc, #80]	; (8009238 <xPortStartScheduler+0x138>)
 80091e8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80091ec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80091ee:	f000 f8dd 	bl	80093ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80091f2:	4b12      	ldr	r3, [pc, #72]	; (800923c <xPortStartScheduler+0x13c>)
 80091f4:	2200      	movs	r2, #0
 80091f6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80091f8:	f000 f8fc 	bl	80093f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80091fc:	4b10      	ldr	r3, [pc, #64]	; (8009240 <xPortStartScheduler+0x140>)
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	4a0f      	ldr	r2, [pc, #60]	; (8009240 <xPortStartScheduler+0x140>)
 8009202:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8009206:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009208:	f7ff ff66 	bl	80090d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800920c:	f7fe ff4a 	bl	80080a4 <vTaskSwitchContext>
	prvTaskExitError();
 8009210:	f7ff ff1e 	bl	8009050 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009214:	2300      	movs	r3, #0
}
 8009216:	4618      	mov	r0, r3
 8009218:	3718      	adds	r7, #24
 800921a:	46bd      	mov	sp, r7
 800921c:	bd80      	pop	{r7, pc}
 800921e:	bf00      	nop
 8009220:	e000ed00 	.word	0xe000ed00
 8009224:	410fc271 	.word	0x410fc271
 8009228:	410fc270 	.word	0x410fc270
 800922c:	e000e400 	.word	0xe000e400
 8009230:	2000221c 	.word	0x2000221c
 8009234:	20002220 	.word	0x20002220
 8009238:	e000ed20 	.word	0xe000ed20
 800923c:	20000024 	.word	0x20000024
 8009240:	e000ef34 	.word	0xe000ef34

08009244 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009244:	b480      	push	{r7}
 8009246:	b083      	sub	sp, #12
 8009248:	af00      	add	r7, sp, #0
	__asm volatile
 800924a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800924e:	f383 8811 	msr	BASEPRI, r3
 8009252:	f3bf 8f6f 	isb	sy
 8009256:	f3bf 8f4f 	dsb	sy
 800925a:	607b      	str	r3, [r7, #4]
}
 800925c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800925e:	4b0f      	ldr	r3, [pc, #60]	; (800929c <vPortEnterCritical+0x58>)
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	3301      	adds	r3, #1
 8009264:	4a0d      	ldr	r2, [pc, #52]	; (800929c <vPortEnterCritical+0x58>)
 8009266:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009268:	4b0c      	ldr	r3, [pc, #48]	; (800929c <vPortEnterCritical+0x58>)
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	2b01      	cmp	r3, #1
 800926e:	d10f      	bne.n	8009290 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009270:	4b0b      	ldr	r3, [pc, #44]	; (80092a0 <vPortEnterCritical+0x5c>)
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	b2db      	uxtb	r3, r3
 8009276:	2b00      	cmp	r3, #0
 8009278:	d00a      	beq.n	8009290 <vPortEnterCritical+0x4c>
	__asm volatile
 800927a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800927e:	f383 8811 	msr	BASEPRI, r3
 8009282:	f3bf 8f6f 	isb	sy
 8009286:	f3bf 8f4f 	dsb	sy
 800928a:	603b      	str	r3, [r7, #0]
}
 800928c:	bf00      	nop
 800928e:	e7fe      	b.n	800928e <vPortEnterCritical+0x4a>
	}
}
 8009290:	bf00      	nop
 8009292:	370c      	adds	r7, #12
 8009294:	46bd      	mov	sp, r7
 8009296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929a:	4770      	bx	lr
 800929c:	20000024 	.word	0x20000024
 80092a0:	e000ed04 	.word	0xe000ed04

080092a4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80092a4:	b480      	push	{r7}
 80092a6:	b083      	sub	sp, #12
 80092a8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80092aa:	4b12      	ldr	r3, [pc, #72]	; (80092f4 <vPortExitCritical+0x50>)
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d10a      	bne.n	80092c8 <vPortExitCritical+0x24>
	__asm volatile
 80092b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092b6:	f383 8811 	msr	BASEPRI, r3
 80092ba:	f3bf 8f6f 	isb	sy
 80092be:	f3bf 8f4f 	dsb	sy
 80092c2:	607b      	str	r3, [r7, #4]
}
 80092c4:	bf00      	nop
 80092c6:	e7fe      	b.n	80092c6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80092c8:	4b0a      	ldr	r3, [pc, #40]	; (80092f4 <vPortExitCritical+0x50>)
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	3b01      	subs	r3, #1
 80092ce:	4a09      	ldr	r2, [pc, #36]	; (80092f4 <vPortExitCritical+0x50>)
 80092d0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80092d2:	4b08      	ldr	r3, [pc, #32]	; (80092f4 <vPortExitCritical+0x50>)
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d105      	bne.n	80092e6 <vPortExitCritical+0x42>
 80092da:	2300      	movs	r3, #0
 80092dc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80092de:	683b      	ldr	r3, [r7, #0]
 80092e0:	f383 8811 	msr	BASEPRI, r3
}
 80092e4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80092e6:	bf00      	nop
 80092e8:	370c      	adds	r7, #12
 80092ea:	46bd      	mov	sp, r7
 80092ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f0:	4770      	bx	lr
 80092f2:	bf00      	nop
 80092f4:	20000024 	.word	0x20000024
	...

08009300 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009300:	f3ef 8009 	mrs	r0, PSP
 8009304:	f3bf 8f6f 	isb	sy
 8009308:	4b15      	ldr	r3, [pc, #84]	; (8009360 <pxCurrentTCBConst>)
 800930a:	681a      	ldr	r2, [r3, #0]
 800930c:	f01e 0f10 	tst.w	lr, #16
 8009310:	bf08      	it	eq
 8009312:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009316:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800931a:	6010      	str	r0, [r2, #0]
 800931c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009320:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009324:	f380 8811 	msr	BASEPRI, r0
 8009328:	f3bf 8f4f 	dsb	sy
 800932c:	f3bf 8f6f 	isb	sy
 8009330:	f7fe feb8 	bl	80080a4 <vTaskSwitchContext>
 8009334:	f04f 0000 	mov.w	r0, #0
 8009338:	f380 8811 	msr	BASEPRI, r0
 800933c:	bc09      	pop	{r0, r3}
 800933e:	6819      	ldr	r1, [r3, #0]
 8009340:	6808      	ldr	r0, [r1, #0]
 8009342:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009346:	f01e 0f10 	tst.w	lr, #16
 800934a:	bf08      	it	eq
 800934c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009350:	f380 8809 	msr	PSP, r0
 8009354:	f3bf 8f6f 	isb	sy
 8009358:	4770      	bx	lr
 800935a:	bf00      	nop
 800935c:	f3af 8000 	nop.w

08009360 <pxCurrentTCBConst>:
 8009360:	20001bf0 	.word	0x20001bf0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009364:	bf00      	nop
 8009366:	bf00      	nop

08009368 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009368:	b580      	push	{r7, lr}
 800936a:	b082      	sub	sp, #8
 800936c:	af00      	add	r7, sp, #0
	__asm volatile
 800936e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009372:	f383 8811 	msr	BASEPRI, r3
 8009376:	f3bf 8f6f 	isb	sy
 800937a:	f3bf 8f4f 	dsb	sy
 800937e:	607b      	str	r3, [r7, #4]
}
 8009380:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009382:	f7fe fdd5 	bl	8007f30 <xTaskIncrementTick>
 8009386:	4603      	mov	r3, r0
 8009388:	2b00      	cmp	r3, #0
 800938a:	d003      	beq.n	8009394 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800938c:	4b06      	ldr	r3, [pc, #24]	; (80093a8 <xPortSysTickHandler+0x40>)
 800938e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009392:	601a      	str	r2, [r3, #0]
 8009394:	2300      	movs	r3, #0
 8009396:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009398:	683b      	ldr	r3, [r7, #0]
 800939a:	f383 8811 	msr	BASEPRI, r3
}
 800939e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80093a0:	bf00      	nop
 80093a2:	3708      	adds	r7, #8
 80093a4:	46bd      	mov	sp, r7
 80093a6:	bd80      	pop	{r7, pc}
 80093a8:	e000ed04 	.word	0xe000ed04

080093ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80093ac:	b480      	push	{r7}
 80093ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80093b0:	4b0b      	ldr	r3, [pc, #44]	; (80093e0 <vPortSetupTimerInterrupt+0x34>)
 80093b2:	2200      	movs	r2, #0
 80093b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80093b6:	4b0b      	ldr	r3, [pc, #44]	; (80093e4 <vPortSetupTimerInterrupt+0x38>)
 80093b8:	2200      	movs	r2, #0
 80093ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80093bc:	4b0a      	ldr	r3, [pc, #40]	; (80093e8 <vPortSetupTimerInterrupt+0x3c>)
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	4a0a      	ldr	r2, [pc, #40]	; (80093ec <vPortSetupTimerInterrupt+0x40>)
 80093c2:	fba2 2303 	umull	r2, r3, r2, r3
 80093c6:	099b      	lsrs	r3, r3, #6
 80093c8:	4a09      	ldr	r2, [pc, #36]	; (80093f0 <vPortSetupTimerInterrupt+0x44>)
 80093ca:	3b01      	subs	r3, #1
 80093cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80093ce:	4b04      	ldr	r3, [pc, #16]	; (80093e0 <vPortSetupTimerInterrupt+0x34>)
 80093d0:	2207      	movs	r2, #7
 80093d2:	601a      	str	r2, [r3, #0]
}
 80093d4:	bf00      	nop
 80093d6:	46bd      	mov	sp, r7
 80093d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093dc:	4770      	bx	lr
 80093de:	bf00      	nop
 80093e0:	e000e010 	.word	0xe000e010
 80093e4:	e000e018 	.word	0xe000e018
 80093e8:	20000018 	.word	0x20000018
 80093ec:	10624dd3 	.word	0x10624dd3
 80093f0:	e000e014 	.word	0xe000e014

080093f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80093f4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8009404 <vPortEnableVFP+0x10>
 80093f8:	6801      	ldr	r1, [r0, #0]
 80093fa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80093fe:	6001      	str	r1, [r0, #0]
 8009400:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009402:	bf00      	nop
 8009404:	e000ed88 	.word	0xe000ed88

08009408 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009408:	b480      	push	{r7}
 800940a:	b085      	sub	sp, #20
 800940c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800940e:	f3ef 8305 	mrs	r3, IPSR
 8009412:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	2b0f      	cmp	r3, #15
 8009418:	d914      	bls.n	8009444 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800941a:	4a17      	ldr	r2, [pc, #92]	; (8009478 <vPortValidateInterruptPriority+0x70>)
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	4413      	add	r3, r2
 8009420:	781b      	ldrb	r3, [r3, #0]
 8009422:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009424:	4b15      	ldr	r3, [pc, #84]	; (800947c <vPortValidateInterruptPriority+0x74>)
 8009426:	781b      	ldrb	r3, [r3, #0]
 8009428:	7afa      	ldrb	r2, [r7, #11]
 800942a:	429a      	cmp	r2, r3
 800942c:	d20a      	bcs.n	8009444 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800942e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009432:	f383 8811 	msr	BASEPRI, r3
 8009436:	f3bf 8f6f 	isb	sy
 800943a:	f3bf 8f4f 	dsb	sy
 800943e:	607b      	str	r3, [r7, #4]
}
 8009440:	bf00      	nop
 8009442:	e7fe      	b.n	8009442 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009444:	4b0e      	ldr	r3, [pc, #56]	; (8009480 <vPortValidateInterruptPriority+0x78>)
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800944c:	4b0d      	ldr	r3, [pc, #52]	; (8009484 <vPortValidateInterruptPriority+0x7c>)
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	429a      	cmp	r2, r3
 8009452:	d90a      	bls.n	800946a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8009454:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009458:	f383 8811 	msr	BASEPRI, r3
 800945c:	f3bf 8f6f 	isb	sy
 8009460:	f3bf 8f4f 	dsb	sy
 8009464:	603b      	str	r3, [r7, #0]
}
 8009466:	bf00      	nop
 8009468:	e7fe      	b.n	8009468 <vPortValidateInterruptPriority+0x60>
	}
 800946a:	bf00      	nop
 800946c:	3714      	adds	r7, #20
 800946e:	46bd      	mov	sp, r7
 8009470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009474:	4770      	bx	lr
 8009476:	bf00      	nop
 8009478:	e000e3f0 	.word	0xe000e3f0
 800947c:	2000221c 	.word	0x2000221c
 8009480:	e000ed0c 	.word	0xe000ed0c
 8009484:	20002220 	.word	0x20002220

08009488 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009488:	b580      	push	{r7, lr}
 800948a:	b08a      	sub	sp, #40	; 0x28
 800948c:	af00      	add	r7, sp, #0
 800948e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009490:	2300      	movs	r3, #0
 8009492:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009494:	f7fe fc90 	bl	8007db8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009498:	4b5b      	ldr	r3, [pc, #364]	; (8009608 <pvPortMalloc+0x180>)
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	2b00      	cmp	r3, #0
 800949e:	d101      	bne.n	80094a4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80094a0:	f000 f920 	bl	80096e4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80094a4:	4b59      	ldr	r3, [pc, #356]	; (800960c <pvPortMalloc+0x184>)
 80094a6:	681a      	ldr	r2, [r3, #0]
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	4013      	ands	r3, r2
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	f040 8093 	bne.w	80095d8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d01d      	beq.n	80094f4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80094b8:	2208      	movs	r2, #8
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	4413      	add	r3, r2
 80094be:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	f003 0307 	and.w	r3, r3, #7
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d014      	beq.n	80094f4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	f023 0307 	bic.w	r3, r3, #7
 80094d0:	3308      	adds	r3, #8
 80094d2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	f003 0307 	and.w	r3, r3, #7
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d00a      	beq.n	80094f4 <pvPortMalloc+0x6c>
	__asm volatile
 80094de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094e2:	f383 8811 	msr	BASEPRI, r3
 80094e6:	f3bf 8f6f 	isb	sy
 80094ea:	f3bf 8f4f 	dsb	sy
 80094ee:	617b      	str	r3, [r7, #20]
}
 80094f0:	bf00      	nop
 80094f2:	e7fe      	b.n	80094f2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d06e      	beq.n	80095d8 <pvPortMalloc+0x150>
 80094fa:	4b45      	ldr	r3, [pc, #276]	; (8009610 <pvPortMalloc+0x188>)
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	687a      	ldr	r2, [r7, #4]
 8009500:	429a      	cmp	r2, r3
 8009502:	d869      	bhi.n	80095d8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009504:	4b43      	ldr	r3, [pc, #268]	; (8009614 <pvPortMalloc+0x18c>)
 8009506:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009508:	4b42      	ldr	r3, [pc, #264]	; (8009614 <pvPortMalloc+0x18c>)
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800950e:	e004      	b.n	800951a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8009510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009512:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800951a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800951c:	685b      	ldr	r3, [r3, #4]
 800951e:	687a      	ldr	r2, [r7, #4]
 8009520:	429a      	cmp	r2, r3
 8009522:	d903      	bls.n	800952c <pvPortMalloc+0xa4>
 8009524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	2b00      	cmp	r3, #0
 800952a:	d1f1      	bne.n	8009510 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800952c:	4b36      	ldr	r3, [pc, #216]	; (8009608 <pvPortMalloc+0x180>)
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009532:	429a      	cmp	r2, r3
 8009534:	d050      	beq.n	80095d8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009536:	6a3b      	ldr	r3, [r7, #32]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	2208      	movs	r2, #8
 800953c:	4413      	add	r3, r2
 800953e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009542:	681a      	ldr	r2, [r3, #0]
 8009544:	6a3b      	ldr	r3, [r7, #32]
 8009546:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800954a:	685a      	ldr	r2, [r3, #4]
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	1ad2      	subs	r2, r2, r3
 8009550:	2308      	movs	r3, #8
 8009552:	005b      	lsls	r3, r3, #1
 8009554:	429a      	cmp	r2, r3
 8009556:	d91f      	bls.n	8009598 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009558:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	4413      	add	r3, r2
 800955e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009560:	69bb      	ldr	r3, [r7, #24]
 8009562:	f003 0307 	and.w	r3, r3, #7
 8009566:	2b00      	cmp	r3, #0
 8009568:	d00a      	beq.n	8009580 <pvPortMalloc+0xf8>
	__asm volatile
 800956a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800956e:	f383 8811 	msr	BASEPRI, r3
 8009572:	f3bf 8f6f 	isb	sy
 8009576:	f3bf 8f4f 	dsb	sy
 800957a:	613b      	str	r3, [r7, #16]
}
 800957c:	bf00      	nop
 800957e:	e7fe      	b.n	800957e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009582:	685a      	ldr	r2, [r3, #4]
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	1ad2      	subs	r2, r2, r3
 8009588:	69bb      	ldr	r3, [r7, #24]
 800958a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800958c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800958e:	687a      	ldr	r2, [r7, #4]
 8009590:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009592:	69b8      	ldr	r0, [r7, #24]
 8009594:	f000 f90a 	bl	80097ac <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009598:	4b1d      	ldr	r3, [pc, #116]	; (8009610 <pvPortMalloc+0x188>)
 800959a:	681a      	ldr	r2, [r3, #0]
 800959c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800959e:	685b      	ldr	r3, [r3, #4]
 80095a0:	1ad3      	subs	r3, r2, r3
 80095a2:	4a1b      	ldr	r2, [pc, #108]	; (8009610 <pvPortMalloc+0x188>)
 80095a4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80095a6:	4b1a      	ldr	r3, [pc, #104]	; (8009610 <pvPortMalloc+0x188>)
 80095a8:	681a      	ldr	r2, [r3, #0]
 80095aa:	4b1b      	ldr	r3, [pc, #108]	; (8009618 <pvPortMalloc+0x190>)
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	429a      	cmp	r2, r3
 80095b0:	d203      	bcs.n	80095ba <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80095b2:	4b17      	ldr	r3, [pc, #92]	; (8009610 <pvPortMalloc+0x188>)
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	4a18      	ldr	r2, [pc, #96]	; (8009618 <pvPortMalloc+0x190>)
 80095b8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80095ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095bc:	685a      	ldr	r2, [r3, #4]
 80095be:	4b13      	ldr	r3, [pc, #76]	; (800960c <pvPortMalloc+0x184>)
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	431a      	orrs	r2, r3
 80095c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095c6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80095c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095ca:	2200      	movs	r2, #0
 80095cc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80095ce:	4b13      	ldr	r3, [pc, #76]	; (800961c <pvPortMalloc+0x194>)
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	3301      	adds	r3, #1
 80095d4:	4a11      	ldr	r2, [pc, #68]	; (800961c <pvPortMalloc+0x194>)
 80095d6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80095d8:	f7fe fbfc 	bl	8007dd4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80095dc:	69fb      	ldr	r3, [r7, #28]
 80095de:	f003 0307 	and.w	r3, r3, #7
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d00a      	beq.n	80095fc <pvPortMalloc+0x174>
	__asm volatile
 80095e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095ea:	f383 8811 	msr	BASEPRI, r3
 80095ee:	f3bf 8f6f 	isb	sy
 80095f2:	f3bf 8f4f 	dsb	sy
 80095f6:	60fb      	str	r3, [r7, #12]
}
 80095f8:	bf00      	nop
 80095fa:	e7fe      	b.n	80095fa <pvPortMalloc+0x172>
	return pvReturn;
 80095fc:	69fb      	ldr	r3, [r7, #28]
}
 80095fe:	4618      	mov	r0, r3
 8009600:	3728      	adds	r7, #40	; 0x28
 8009602:	46bd      	mov	sp, r7
 8009604:	bd80      	pop	{r7, pc}
 8009606:	bf00      	nop
 8009608:	20015aac 	.word	0x20015aac
 800960c:	20015ac0 	.word	0x20015ac0
 8009610:	20015ab0 	.word	0x20015ab0
 8009614:	20015aa4 	.word	0x20015aa4
 8009618:	20015ab4 	.word	0x20015ab4
 800961c:	20015ab8 	.word	0x20015ab8

08009620 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009620:	b580      	push	{r7, lr}
 8009622:	b086      	sub	sp, #24
 8009624:	af00      	add	r7, sp, #0
 8009626:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	2b00      	cmp	r3, #0
 8009630:	d04d      	beq.n	80096ce <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009632:	2308      	movs	r3, #8
 8009634:	425b      	negs	r3, r3
 8009636:	697a      	ldr	r2, [r7, #20]
 8009638:	4413      	add	r3, r2
 800963a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800963c:	697b      	ldr	r3, [r7, #20]
 800963e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009640:	693b      	ldr	r3, [r7, #16]
 8009642:	685a      	ldr	r2, [r3, #4]
 8009644:	4b24      	ldr	r3, [pc, #144]	; (80096d8 <vPortFree+0xb8>)
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	4013      	ands	r3, r2
 800964a:	2b00      	cmp	r3, #0
 800964c:	d10a      	bne.n	8009664 <vPortFree+0x44>
	__asm volatile
 800964e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009652:	f383 8811 	msr	BASEPRI, r3
 8009656:	f3bf 8f6f 	isb	sy
 800965a:	f3bf 8f4f 	dsb	sy
 800965e:	60fb      	str	r3, [r7, #12]
}
 8009660:	bf00      	nop
 8009662:	e7fe      	b.n	8009662 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009664:	693b      	ldr	r3, [r7, #16]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	2b00      	cmp	r3, #0
 800966a:	d00a      	beq.n	8009682 <vPortFree+0x62>
	__asm volatile
 800966c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009670:	f383 8811 	msr	BASEPRI, r3
 8009674:	f3bf 8f6f 	isb	sy
 8009678:	f3bf 8f4f 	dsb	sy
 800967c:	60bb      	str	r3, [r7, #8]
}
 800967e:	bf00      	nop
 8009680:	e7fe      	b.n	8009680 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009682:	693b      	ldr	r3, [r7, #16]
 8009684:	685a      	ldr	r2, [r3, #4]
 8009686:	4b14      	ldr	r3, [pc, #80]	; (80096d8 <vPortFree+0xb8>)
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	4013      	ands	r3, r2
 800968c:	2b00      	cmp	r3, #0
 800968e:	d01e      	beq.n	80096ce <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009690:	693b      	ldr	r3, [r7, #16]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	2b00      	cmp	r3, #0
 8009696:	d11a      	bne.n	80096ce <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009698:	693b      	ldr	r3, [r7, #16]
 800969a:	685a      	ldr	r2, [r3, #4]
 800969c:	4b0e      	ldr	r3, [pc, #56]	; (80096d8 <vPortFree+0xb8>)
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	43db      	mvns	r3, r3
 80096a2:	401a      	ands	r2, r3
 80096a4:	693b      	ldr	r3, [r7, #16]
 80096a6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80096a8:	f7fe fb86 	bl	8007db8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80096ac:	693b      	ldr	r3, [r7, #16]
 80096ae:	685a      	ldr	r2, [r3, #4]
 80096b0:	4b0a      	ldr	r3, [pc, #40]	; (80096dc <vPortFree+0xbc>)
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	4413      	add	r3, r2
 80096b6:	4a09      	ldr	r2, [pc, #36]	; (80096dc <vPortFree+0xbc>)
 80096b8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80096ba:	6938      	ldr	r0, [r7, #16]
 80096bc:	f000 f876 	bl	80097ac <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80096c0:	4b07      	ldr	r3, [pc, #28]	; (80096e0 <vPortFree+0xc0>)
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	3301      	adds	r3, #1
 80096c6:	4a06      	ldr	r2, [pc, #24]	; (80096e0 <vPortFree+0xc0>)
 80096c8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80096ca:	f7fe fb83 	bl	8007dd4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80096ce:	bf00      	nop
 80096d0:	3718      	adds	r7, #24
 80096d2:	46bd      	mov	sp, r7
 80096d4:	bd80      	pop	{r7, pc}
 80096d6:	bf00      	nop
 80096d8:	20015ac0 	.word	0x20015ac0
 80096dc:	20015ab0 	.word	0x20015ab0
 80096e0:	20015abc 	.word	0x20015abc

080096e4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80096e4:	b480      	push	{r7}
 80096e6:	b085      	sub	sp, #20
 80096e8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80096ea:	4b29      	ldr	r3, [pc, #164]	; (8009790 <prvHeapInit+0xac>)
 80096ec:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80096ee:	4b29      	ldr	r3, [pc, #164]	; (8009794 <prvHeapInit+0xb0>)
 80096f0:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	f003 0307 	and.w	r3, r3, #7
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d00c      	beq.n	8009716 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	3307      	adds	r3, #7
 8009700:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	f023 0307 	bic.w	r3, r3, #7
 8009708:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800970a:	68ba      	ldr	r2, [r7, #8]
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	1ad3      	subs	r3, r2, r3
 8009710:	4a20      	ldr	r2, [pc, #128]	; (8009794 <prvHeapInit+0xb0>)
 8009712:	4413      	add	r3, r2
 8009714:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800971a:	4a1f      	ldr	r2, [pc, #124]	; (8009798 <prvHeapInit+0xb4>)
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009720:	4b1d      	ldr	r3, [pc, #116]	; (8009798 <prvHeapInit+0xb4>)
 8009722:	2200      	movs	r2, #0
 8009724:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	68ba      	ldr	r2, [r7, #8]
 800972a:	4413      	add	r3, r2
 800972c:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800972e:	2208      	movs	r2, #8
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	1a9b      	subs	r3, r3, r2
 8009734:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	f023 0307 	bic.w	r3, r3, #7
 800973c:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	4a16      	ldr	r2, [pc, #88]	; (800979c <prvHeapInit+0xb8>)
 8009742:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009744:	4b15      	ldr	r3, [pc, #84]	; (800979c <prvHeapInit+0xb8>)
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	2200      	movs	r2, #0
 800974a:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800974c:	4b13      	ldr	r3, [pc, #76]	; (800979c <prvHeapInit+0xb8>)
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	2200      	movs	r2, #0
 8009752:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009758:	683b      	ldr	r3, [r7, #0]
 800975a:	68fa      	ldr	r2, [r7, #12]
 800975c:	1ad2      	subs	r2, r2, r3
 800975e:	683b      	ldr	r3, [r7, #0]
 8009760:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009762:	4b0e      	ldr	r3, [pc, #56]	; (800979c <prvHeapInit+0xb8>)
 8009764:	681a      	ldr	r2, [r3, #0]
 8009766:	683b      	ldr	r3, [r7, #0]
 8009768:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800976a:	683b      	ldr	r3, [r7, #0]
 800976c:	685b      	ldr	r3, [r3, #4]
 800976e:	4a0c      	ldr	r2, [pc, #48]	; (80097a0 <prvHeapInit+0xbc>)
 8009770:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009772:	683b      	ldr	r3, [r7, #0]
 8009774:	685b      	ldr	r3, [r3, #4]
 8009776:	4a0b      	ldr	r2, [pc, #44]	; (80097a4 <prvHeapInit+0xc0>)
 8009778:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800977a:	4b0b      	ldr	r3, [pc, #44]	; (80097a8 <prvHeapInit+0xc4>)
 800977c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009780:	601a      	str	r2, [r3, #0]
}
 8009782:	bf00      	nop
 8009784:	3714      	adds	r7, #20
 8009786:	46bd      	mov	sp, r7
 8009788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800978c:	4770      	bx	lr
 800978e:	bf00      	nop
 8009790:	00013880 	.word	0x00013880
 8009794:	20002224 	.word	0x20002224
 8009798:	20015aa4 	.word	0x20015aa4
 800979c:	20015aac 	.word	0x20015aac
 80097a0:	20015ab4 	.word	0x20015ab4
 80097a4:	20015ab0 	.word	0x20015ab0
 80097a8:	20015ac0 	.word	0x20015ac0

080097ac <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80097ac:	b480      	push	{r7}
 80097ae:	b085      	sub	sp, #20
 80097b0:	af00      	add	r7, sp, #0
 80097b2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80097b4:	4b28      	ldr	r3, [pc, #160]	; (8009858 <prvInsertBlockIntoFreeList+0xac>)
 80097b6:	60fb      	str	r3, [r7, #12]
 80097b8:	e002      	b.n	80097c0 <prvInsertBlockIntoFreeList+0x14>
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	60fb      	str	r3, [r7, #12]
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	687a      	ldr	r2, [r7, #4]
 80097c6:	429a      	cmp	r2, r3
 80097c8:	d8f7      	bhi.n	80097ba <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	685b      	ldr	r3, [r3, #4]
 80097d2:	68ba      	ldr	r2, [r7, #8]
 80097d4:	4413      	add	r3, r2
 80097d6:	687a      	ldr	r2, [r7, #4]
 80097d8:	429a      	cmp	r2, r3
 80097da:	d108      	bne.n	80097ee <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	685a      	ldr	r2, [r3, #4]
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	685b      	ldr	r3, [r3, #4]
 80097e4:	441a      	add	r2, r3
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	685b      	ldr	r3, [r3, #4]
 80097f6:	68ba      	ldr	r2, [r7, #8]
 80097f8:	441a      	add	r2, r3
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	429a      	cmp	r2, r3
 8009800:	d118      	bne.n	8009834 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	681a      	ldr	r2, [r3, #0]
 8009806:	4b15      	ldr	r3, [pc, #84]	; (800985c <prvInsertBlockIntoFreeList+0xb0>)
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	429a      	cmp	r2, r3
 800980c:	d00d      	beq.n	800982a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	685a      	ldr	r2, [r3, #4]
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	685b      	ldr	r3, [r3, #4]
 8009818:	441a      	add	r2, r3
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	681a      	ldr	r2, [r3, #0]
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	601a      	str	r2, [r3, #0]
 8009828:	e008      	b.n	800983c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800982a:	4b0c      	ldr	r3, [pc, #48]	; (800985c <prvInsertBlockIntoFreeList+0xb0>)
 800982c:	681a      	ldr	r2, [r3, #0]
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	601a      	str	r2, [r3, #0]
 8009832:	e003      	b.n	800983c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	681a      	ldr	r2, [r3, #0]
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800983c:	68fa      	ldr	r2, [r7, #12]
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	429a      	cmp	r2, r3
 8009842:	d002      	beq.n	800984a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	687a      	ldr	r2, [r7, #4]
 8009848:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800984a:	bf00      	nop
 800984c:	3714      	adds	r7, #20
 800984e:	46bd      	mov	sp, r7
 8009850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009854:	4770      	bx	lr
 8009856:	bf00      	nop
 8009858:	20015aa4 	.word	0x20015aa4
 800985c:	20015aac 	.word	0x20015aac

08009860 <__errno>:
 8009860:	4b01      	ldr	r3, [pc, #4]	; (8009868 <__errno+0x8>)
 8009862:	6818      	ldr	r0, [r3, #0]
 8009864:	4770      	bx	lr
 8009866:	bf00      	nop
 8009868:	20000028 	.word	0x20000028

0800986c <__sflush_r>:
 800986c:	898a      	ldrh	r2, [r1, #12]
 800986e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009872:	4605      	mov	r5, r0
 8009874:	0710      	lsls	r0, r2, #28
 8009876:	460c      	mov	r4, r1
 8009878:	d458      	bmi.n	800992c <__sflush_r+0xc0>
 800987a:	684b      	ldr	r3, [r1, #4]
 800987c:	2b00      	cmp	r3, #0
 800987e:	dc05      	bgt.n	800988c <__sflush_r+0x20>
 8009880:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009882:	2b00      	cmp	r3, #0
 8009884:	dc02      	bgt.n	800988c <__sflush_r+0x20>
 8009886:	2000      	movs	r0, #0
 8009888:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800988c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800988e:	2e00      	cmp	r6, #0
 8009890:	d0f9      	beq.n	8009886 <__sflush_r+0x1a>
 8009892:	2300      	movs	r3, #0
 8009894:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009898:	682f      	ldr	r7, [r5, #0]
 800989a:	602b      	str	r3, [r5, #0]
 800989c:	d032      	beq.n	8009904 <__sflush_r+0x98>
 800989e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80098a0:	89a3      	ldrh	r3, [r4, #12]
 80098a2:	075a      	lsls	r2, r3, #29
 80098a4:	d505      	bpl.n	80098b2 <__sflush_r+0x46>
 80098a6:	6863      	ldr	r3, [r4, #4]
 80098a8:	1ac0      	subs	r0, r0, r3
 80098aa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80098ac:	b10b      	cbz	r3, 80098b2 <__sflush_r+0x46>
 80098ae:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80098b0:	1ac0      	subs	r0, r0, r3
 80098b2:	2300      	movs	r3, #0
 80098b4:	4602      	mov	r2, r0
 80098b6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80098b8:	6a21      	ldr	r1, [r4, #32]
 80098ba:	4628      	mov	r0, r5
 80098bc:	47b0      	blx	r6
 80098be:	1c43      	adds	r3, r0, #1
 80098c0:	89a3      	ldrh	r3, [r4, #12]
 80098c2:	d106      	bne.n	80098d2 <__sflush_r+0x66>
 80098c4:	6829      	ldr	r1, [r5, #0]
 80098c6:	291d      	cmp	r1, #29
 80098c8:	d82c      	bhi.n	8009924 <__sflush_r+0xb8>
 80098ca:	4a2a      	ldr	r2, [pc, #168]	; (8009974 <__sflush_r+0x108>)
 80098cc:	40ca      	lsrs	r2, r1
 80098ce:	07d6      	lsls	r6, r2, #31
 80098d0:	d528      	bpl.n	8009924 <__sflush_r+0xb8>
 80098d2:	2200      	movs	r2, #0
 80098d4:	6062      	str	r2, [r4, #4]
 80098d6:	04d9      	lsls	r1, r3, #19
 80098d8:	6922      	ldr	r2, [r4, #16]
 80098da:	6022      	str	r2, [r4, #0]
 80098dc:	d504      	bpl.n	80098e8 <__sflush_r+0x7c>
 80098de:	1c42      	adds	r2, r0, #1
 80098e0:	d101      	bne.n	80098e6 <__sflush_r+0x7a>
 80098e2:	682b      	ldr	r3, [r5, #0]
 80098e4:	b903      	cbnz	r3, 80098e8 <__sflush_r+0x7c>
 80098e6:	6560      	str	r0, [r4, #84]	; 0x54
 80098e8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80098ea:	602f      	str	r7, [r5, #0]
 80098ec:	2900      	cmp	r1, #0
 80098ee:	d0ca      	beq.n	8009886 <__sflush_r+0x1a>
 80098f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80098f4:	4299      	cmp	r1, r3
 80098f6:	d002      	beq.n	80098fe <__sflush_r+0x92>
 80098f8:	4628      	mov	r0, r5
 80098fa:	f000 f9cf 	bl	8009c9c <_free_r>
 80098fe:	2000      	movs	r0, #0
 8009900:	6360      	str	r0, [r4, #52]	; 0x34
 8009902:	e7c1      	b.n	8009888 <__sflush_r+0x1c>
 8009904:	6a21      	ldr	r1, [r4, #32]
 8009906:	2301      	movs	r3, #1
 8009908:	4628      	mov	r0, r5
 800990a:	47b0      	blx	r6
 800990c:	1c41      	adds	r1, r0, #1
 800990e:	d1c7      	bne.n	80098a0 <__sflush_r+0x34>
 8009910:	682b      	ldr	r3, [r5, #0]
 8009912:	2b00      	cmp	r3, #0
 8009914:	d0c4      	beq.n	80098a0 <__sflush_r+0x34>
 8009916:	2b1d      	cmp	r3, #29
 8009918:	d001      	beq.n	800991e <__sflush_r+0xb2>
 800991a:	2b16      	cmp	r3, #22
 800991c:	d101      	bne.n	8009922 <__sflush_r+0xb6>
 800991e:	602f      	str	r7, [r5, #0]
 8009920:	e7b1      	b.n	8009886 <__sflush_r+0x1a>
 8009922:	89a3      	ldrh	r3, [r4, #12]
 8009924:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009928:	81a3      	strh	r3, [r4, #12]
 800992a:	e7ad      	b.n	8009888 <__sflush_r+0x1c>
 800992c:	690f      	ldr	r7, [r1, #16]
 800992e:	2f00      	cmp	r7, #0
 8009930:	d0a9      	beq.n	8009886 <__sflush_r+0x1a>
 8009932:	0793      	lsls	r3, r2, #30
 8009934:	680e      	ldr	r6, [r1, #0]
 8009936:	bf08      	it	eq
 8009938:	694b      	ldreq	r3, [r1, #20]
 800993a:	600f      	str	r7, [r1, #0]
 800993c:	bf18      	it	ne
 800993e:	2300      	movne	r3, #0
 8009940:	eba6 0807 	sub.w	r8, r6, r7
 8009944:	608b      	str	r3, [r1, #8]
 8009946:	f1b8 0f00 	cmp.w	r8, #0
 800994a:	dd9c      	ble.n	8009886 <__sflush_r+0x1a>
 800994c:	6a21      	ldr	r1, [r4, #32]
 800994e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009950:	4643      	mov	r3, r8
 8009952:	463a      	mov	r2, r7
 8009954:	4628      	mov	r0, r5
 8009956:	47b0      	blx	r6
 8009958:	2800      	cmp	r0, #0
 800995a:	dc06      	bgt.n	800996a <__sflush_r+0xfe>
 800995c:	89a3      	ldrh	r3, [r4, #12]
 800995e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009962:	81a3      	strh	r3, [r4, #12]
 8009964:	f04f 30ff 	mov.w	r0, #4294967295
 8009968:	e78e      	b.n	8009888 <__sflush_r+0x1c>
 800996a:	4407      	add	r7, r0
 800996c:	eba8 0800 	sub.w	r8, r8, r0
 8009970:	e7e9      	b.n	8009946 <__sflush_r+0xda>
 8009972:	bf00      	nop
 8009974:	20400001 	.word	0x20400001

08009978 <_fflush_r>:
 8009978:	b538      	push	{r3, r4, r5, lr}
 800997a:	690b      	ldr	r3, [r1, #16]
 800997c:	4605      	mov	r5, r0
 800997e:	460c      	mov	r4, r1
 8009980:	b913      	cbnz	r3, 8009988 <_fflush_r+0x10>
 8009982:	2500      	movs	r5, #0
 8009984:	4628      	mov	r0, r5
 8009986:	bd38      	pop	{r3, r4, r5, pc}
 8009988:	b118      	cbz	r0, 8009992 <_fflush_r+0x1a>
 800998a:	6983      	ldr	r3, [r0, #24]
 800998c:	b90b      	cbnz	r3, 8009992 <_fflush_r+0x1a>
 800998e:	f000 f899 	bl	8009ac4 <__sinit>
 8009992:	4b14      	ldr	r3, [pc, #80]	; (80099e4 <_fflush_r+0x6c>)
 8009994:	429c      	cmp	r4, r3
 8009996:	d11b      	bne.n	80099d0 <_fflush_r+0x58>
 8009998:	686c      	ldr	r4, [r5, #4]
 800999a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d0ef      	beq.n	8009982 <_fflush_r+0xa>
 80099a2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80099a4:	07d0      	lsls	r0, r2, #31
 80099a6:	d404      	bmi.n	80099b2 <_fflush_r+0x3a>
 80099a8:	0599      	lsls	r1, r3, #22
 80099aa:	d402      	bmi.n	80099b2 <_fflush_r+0x3a>
 80099ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80099ae:	f000 f94c 	bl	8009c4a <__retarget_lock_acquire_recursive>
 80099b2:	4628      	mov	r0, r5
 80099b4:	4621      	mov	r1, r4
 80099b6:	f7ff ff59 	bl	800986c <__sflush_r>
 80099ba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80099bc:	07da      	lsls	r2, r3, #31
 80099be:	4605      	mov	r5, r0
 80099c0:	d4e0      	bmi.n	8009984 <_fflush_r+0xc>
 80099c2:	89a3      	ldrh	r3, [r4, #12]
 80099c4:	059b      	lsls	r3, r3, #22
 80099c6:	d4dd      	bmi.n	8009984 <_fflush_r+0xc>
 80099c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80099ca:	f000 f93f 	bl	8009c4c <__retarget_lock_release_recursive>
 80099ce:	e7d9      	b.n	8009984 <_fflush_r+0xc>
 80099d0:	4b05      	ldr	r3, [pc, #20]	; (80099e8 <_fflush_r+0x70>)
 80099d2:	429c      	cmp	r4, r3
 80099d4:	d101      	bne.n	80099da <_fflush_r+0x62>
 80099d6:	68ac      	ldr	r4, [r5, #8]
 80099d8:	e7df      	b.n	800999a <_fflush_r+0x22>
 80099da:	4b04      	ldr	r3, [pc, #16]	; (80099ec <_fflush_r+0x74>)
 80099dc:	429c      	cmp	r4, r3
 80099de:	bf08      	it	eq
 80099e0:	68ec      	ldreq	r4, [r5, #12]
 80099e2:	e7da      	b.n	800999a <_fflush_r+0x22>
 80099e4:	0800ebb4 	.word	0x0800ebb4
 80099e8:	0800ebd4 	.word	0x0800ebd4
 80099ec:	0800eb94 	.word	0x0800eb94

080099f0 <fflush>:
 80099f0:	4601      	mov	r1, r0
 80099f2:	b920      	cbnz	r0, 80099fe <fflush+0xe>
 80099f4:	4b04      	ldr	r3, [pc, #16]	; (8009a08 <fflush+0x18>)
 80099f6:	4905      	ldr	r1, [pc, #20]	; (8009a0c <fflush+0x1c>)
 80099f8:	6818      	ldr	r0, [r3, #0]
 80099fa:	f000 b8e1 	b.w	8009bc0 <_fwalk_reent>
 80099fe:	4b04      	ldr	r3, [pc, #16]	; (8009a10 <fflush+0x20>)
 8009a00:	6818      	ldr	r0, [r3, #0]
 8009a02:	f7ff bfb9 	b.w	8009978 <_fflush_r>
 8009a06:	bf00      	nop
 8009a08:	0800ebf4 	.word	0x0800ebf4
 8009a0c:	08009979 	.word	0x08009979
 8009a10:	20000028 	.word	0x20000028

08009a14 <std>:
 8009a14:	2300      	movs	r3, #0
 8009a16:	b510      	push	{r4, lr}
 8009a18:	4604      	mov	r4, r0
 8009a1a:	e9c0 3300 	strd	r3, r3, [r0]
 8009a1e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009a22:	6083      	str	r3, [r0, #8]
 8009a24:	8181      	strh	r1, [r0, #12]
 8009a26:	6643      	str	r3, [r0, #100]	; 0x64
 8009a28:	81c2      	strh	r2, [r0, #14]
 8009a2a:	6183      	str	r3, [r0, #24]
 8009a2c:	4619      	mov	r1, r3
 8009a2e:	2208      	movs	r2, #8
 8009a30:	305c      	adds	r0, #92	; 0x5c
 8009a32:	f000 f92b 	bl	8009c8c <memset>
 8009a36:	4b05      	ldr	r3, [pc, #20]	; (8009a4c <std+0x38>)
 8009a38:	6263      	str	r3, [r4, #36]	; 0x24
 8009a3a:	4b05      	ldr	r3, [pc, #20]	; (8009a50 <std+0x3c>)
 8009a3c:	62a3      	str	r3, [r4, #40]	; 0x28
 8009a3e:	4b05      	ldr	r3, [pc, #20]	; (8009a54 <std+0x40>)
 8009a40:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009a42:	4b05      	ldr	r3, [pc, #20]	; (8009a58 <std+0x44>)
 8009a44:	6224      	str	r4, [r4, #32]
 8009a46:	6323      	str	r3, [r4, #48]	; 0x30
 8009a48:	bd10      	pop	{r4, pc}
 8009a4a:	bf00      	nop
 8009a4c:	0800a991 	.word	0x0800a991
 8009a50:	0800a9b3 	.word	0x0800a9b3
 8009a54:	0800a9eb 	.word	0x0800a9eb
 8009a58:	0800aa0f 	.word	0x0800aa0f

08009a5c <_cleanup_r>:
 8009a5c:	4901      	ldr	r1, [pc, #4]	; (8009a64 <_cleanup_r+0x8>)
 8009a5e:	f000 b8af 	b.w	8009bc0 <_fwalk_reent>
 8009a62:	bf00      	nop
 8009a64:	08009979 	.word	0x08009979

08009a68 <__sfmoreglue>:
 8009a68:	b570      	push	{r4, r5, r6, lr}
 8009a6a:	2268      	movs	r2, #104	; 0x68
 8009a6c:	1e4d      	subs	r5, r1, #1
 8009a6e:	4355      	muls	r5, r2
 8009a70:	460e      	mov	r6, r1
 8009a72:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009a76:	f000 f97d 	bl	8009d74 <_malloc_r>
 8009a7a:	4604      	mov	r4, r0
 8009a7c:	b140      	cbz	r0, 8009a90 <__sfmoreglue+0x28>
 8009a7e:	2100      	movs	r1, #0
 8009a80:	e9c0 1600 	strd	r1, r6, [r0]
 8009a84:	300c      	adds	r0, #12
 8009a86:	60a0      	str	r0, [r4, #8]
 8009a88:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009a8c:	f000 f8fe 	bl	8009c8c <memset>
 8009a90:	4620      	mov	r0, r4
 8009a92:	bd70      	pop	{r4, r5, r6, pc}

08009a94 <__sfp_lock_acquire>:
 8009a94:	4801      	ldr	r0, [pc, #4]	; (8009a9c <__sfp_lock_acquire+0x8>)
 8009a96:	f000 b8d8 	b.w	8009c4a <__retarget_lock_acquire_recursive>
 8009a9a:	bf00      	nop
 8009a9c:	20015ac5 	.word	0x20015ac5

08009aa0 <__sfp_lock_release>:
 8009aa0:	4801      	ldr	r0, [pc, #4]	; (8009aa8 <__sfp_lock_release+0x8>)
 8009aa2:	f000 b8d3 	b.w	8009c4c <__retarget_lock_release_recursive>
 8009aa6:	bf00      	nop
 8009aa8:	20015ac5 	.word	0x20015ac5

08009aac <__sinit_lock_acquire>:
 8009aac:	4801      	ldr	r0, [pc, #4]	; (8009ab4 <__sinit_lock_acquire+0x8>)
 8009aae:	f000 b8cc 	b.w	8009c4a <__retarget_lock_acquire_recursive>
 8009ab2:	bf00      	nop
 8009ab4:	20015ac6 	.word	0x20015ac6

08009ab8 <__sinit_lock_release>:
 8009ab8:	4801      	ldr	r0, [pc, #4]	; (8009ac0 <__sinit_lock_release+0x8>)
 8009aba:	f000 b8c7 	b.w	8009c4c <__retarget_lock_release_recursive>
 8009abe:	bf00      	nop
 8009ac0:	20015ac6 	.word	0x20015ac6

08009ac4 <__sinit>:
 8009ac4:	b510      	push	{r4, lr}
 8009ac6:	4604      	mov	r4, r0
 8009ac8:	f7ff fff0 	bl	8009aac <__sinit_lock_acquire>
 8009acc:	69a3      	ldr	r3, [r4, #24]
 8009ace:	b11b      	cbz	r3, 8009ad8 <__sinit+0x14>
 8009ad0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ad4:	f7ff bff0 	b.w	8009ab8 <__sinit_lock_release>
 8009ad8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009adc:	6523      	str	r3, [r4, #80]	; 0x50
 8009ade:	4b13      	ldr	r3, [pc, #76]	; (8009b2c <__sinit+0x68>)
 8009ae0:	4a13      	ldr	r2, [pc, #76]	; (8009b30 <__sinit+0x6c>)
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	62a2      	str	r2, [r4, #40]	; 0x28
 8009ae6:	42a3      	cmp	r3, r4
 8009ae8:	bf04      	itt	eq
 8009aea:	2301      	moveq	r3, #1
 8009aec:	61a3      	streq	r3, [r4, #24]
 8009aee:	4620      	mov	r0, r4
 8009af0:	f000 f820 	bl	8009b34 <__sfp>
 8009af4:	6060      	str	r0, [r4, #4]
 8009af6:	4620      	mov	r0, r4
 8009af8:	f000 f81c 	bl	8009b34 <__sfp>
 8009afc:	60a0      	str	r0, [r4, #8]
 8009afe:	4620      	mov	r0, r4
 8009b00:	f000 f818 	bl	8009b34 <__sfp>
 8009b04:	2200      	movs	r2, #0
 8009b06:	60e0      	str	r0, [r4, #12]
 8009b08:	2104      	movs	r1, #4
 8009b0a:	6860      	ldr	r0, [r4, #4]
 8009b0c:	f7ff ff82 	bl	8009a14 <std>
 8009b10:	68a0      	ldr	r0, [r4, #8]
 8009b12:	2201      	movs	r2, #1
 8009b14:	2109      	movs	r1, #9
 8009b16:	f7ff ff7d 	bl	8009a14 <std>
 8009b1a:	68e0      	ldr	r0, [r4, #12]
 8009b1c:	2202      	movs	r2, #2
 8009b1e:	2112      	movs	r1, #18
 8009b20:	f7ff ff78 	bl	8009a14 <std>
 8009b24:	2301      	movs	r3, #1
 8009b26:	61a3      	str	r3, [r4, #24]
 8009b28:	e7d2      	b.n	8009ad0 <__sinit+0xc>
 8009b2a:	bf00      	nop
 8009b2c:	0800ebf4 	.word	0x0800ebf4
 8009b30:	08009a5d 	.word	0x08009a5d

08009b34 <__sfp>:
 8009b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b36:	4607      	mov	r7, r0
 8009b38:	f7ff ffac 	bl	8009a94 <__sfp_lock_acquire>
 8009b3c:	4b1e      	ldr	r3, [pc, #120]	; (8009bb8 <__sfp+0x84>)
 8009b3e:	681e      	ldr	r6, [r3, #0]
 8009b40:	69b3      	ldr	r3, [r6, #24]
 8009b42:	b913      	cbnz	r3, 8009b4a <__sfp+0x16>
 8009b44:	4630      	mov	r0, r6
 8009b46:	f7ff ffbd 	bl	8009ac4 <__sinit>
 8009b4a:	3648      	adds	r6, #72	; 0x48
 8009b4c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009b50:	3b01      	subs	r3, #1
 8009b52:	d503      	bpl.n	8009b5c <__sfp+0x28>
 8009b54:	6833      	ldr	r3, [r6, #0]
 8009b56:	b30b      	cbz	r3, 8009b9c <__sfp+0x68>
 8009b58:	6836      	ldr	r6, [r6, #0]
 8009b5a:	e7f7      	b.n	8009b4c <__sfp+0x18>
 8009b5c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009b60:	b9d5      	cbnz	r5, 8009b98 <__sfp+0x64>
 8009b62:	4b16      	ldr	r3, [pc, #88]	; (8009bbc <__sfp+0x88>)
 8009b64:	60e3      	str	r3, [r4, #12]
 8009b66:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009b6a:	6665      	str	r5, [r4, #100]	; 0x64
 8009b6c:	f000 f86c 	bl	8009c48 <__retarget_lock_init_recursive>
 8009b70:	f7ff ff96 	bl	8009aa0 <__sfp_lock_release>
 8009b74:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009b78:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009b7c:	6025      	str	r5, [r4, #0]
 8009b7e:	61a5      	str	r5, [r4, #24]
 8009b80:	2208      	movs	r2, #8
 8009b82:	4629      	mov	r1, r5
 8009b84:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009b88:	f000 f880 	bl	8009c8c <memset>
 8009b8c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009b90:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009b94:	4620      	mov	r0, r4
 8009b96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b98:	3468      	adds	r4, #104	; 0x68
 8009b9a:	e7d9      	b.n	8009b50 <__sfp+0x1c>
 8009b9c:	2104      	movs	r1, #4
 8009b9e:	4638      	mov	r0, r7
 8009ba0:	f7ff ff62 	bl	8009a68 <__sfmoreglue>
 8009ba4:	4604      	mov	r4, r0
 8009ba6:	6030      	str	r0, [r6, #0]
 8009ba8:	2800      	cmp	r0, #0
 8009baa:	d1d5      	bne.n	8009b58 <__sfp+0x24>
 8009bac:	f7ff ff78 	bl	8009aa0 <__sfp_lock_release>
 8009bb0:	230c      	movs	r3, #12
 8009bb2:	603b      	str	r3, [r7, #0]
 8009bb4:	e7ee      	b.n	8009b94 <__sfp+0x60>
 8009bb6:	bf00      	nop
 8009bb8:	0800ebf4 	.word	0x0800ebf4
 8009bbc:	ffff0001 	.word	0xffff0001

08009bc0 <_fwalk_reent>:
 8009bc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009bc4:	4606      	mov	r6, r0
 8009bc6:	4688      	mov	r8, r1
 8009bc8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009bcc:	2700      	movs	r7, #0
 8009bce:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009bd2:	f1b9 0901 	subs.w	r9, r9, #1
 8009bd6:	d505      	bpl.n	8009be4 <_fwalk_reent+0x24>
 8009bd8:	6824      	ldr	r4, [r4, #0]
 8009bda:	2c00      	cmp	r4, #0
 8009bdc:	d1f7      	bne.n	8009bce <_fwalk_reent+0xe>
 8009bde:	4638      	mov	r0, r7
 8009be0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009be4:	89ab      	ldrh	r3, [r5, #12]
 8009be6:	2b01      	cmp	r3, #1
 8009be8:	d907      	bls.n	8009bfa <_fwalk_reent+0x3a>
 8009bea:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009bee:	3301      	adds	r3, #1
 8009bf0:	d003      	beq.n	8009bfa <_fwalk_reent+0x3a>
 8009bf2:	4629      	mov	r1, r5
 8009bf4:	4630      	mov	r0, r6
 8009bf6:	47c0      	blx	r8
 8009bf8:	4307      	orrs	r7, r0
 8009bfa:	3568      	adds	r5, #104	; 0x68
 8009bfc:	e7e9      	b.n	8009bd2 <_fwalk_reent+0x12>
	...

08009c00 <__libc_init_array>:
 8009c00:	b570      	push	{r4, r5, r6, lr}
 8009c02:	4d0d      	ldr	r5, [pc, #52]	; (8009c38 <__libc_init_array+0x38>)
 8009c04:	4c0d      	ldr	r4, [pc, #52]	; (8009c3c <__libc_init_array+0x3c>)
 8009c06:	1b64      	subs	r4, r4, r5
 8009c08:	10a4      	asrs	r4, r4, #2
 8009c0a:	2600      	movs	r6, #0
 8009c0c:	42a6      	cmp	r6, r4
 8009c0e:	d109      	bne.n	8009c24 <__libc_init_array+0x24>
 8009c10:	4d0b      	ldr	r5, [pc, #44]	; (8009c40 <__libc_init_array+0x40>)
 8009c12:	4c0c      	ldr	r4, [pc, #48]	; (8009c44 <__libc_init_array+0x44>)
 8009c14:	f004 fb6e 	bl	800e2f4 <_init>
 8009c18:	1b64      	subs	r4, r4, r5
 8009c1a:	10a4      	asrs	r4, r4, #2
 8009c1c:	2600      	movs	r6, #0
 8009c1e:	42a6      	cmp	r6, r4
 8009c20:	d105      	bne.n	8009c2e <__libc_init_array+0x2e>
 8009c22:	bd70      	pop	{r4, r5, r6, pc}
 8009c24:	f855 3b04 	ldr.w	r3, [r5], #4
 8009c28:	4798      	blx	r3
 8009c2a:	3601      	adds	r6, #1
 8009c2c:	e7ee      	b.n	8009c0c <__libc_init_array+0xc>
 8009c2e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009c32:	4798      	blx	r3
 8009c34:	3601      	adds	r6, #1
 8009c36:	e7f2      	b.n	8009c1e <__libc_init_array+0x1e>
 8009c38:	0800ef3c 	.word	0x0800ef3c
 8009c3c:	0800ef3c 	.word	0x0800ef3c
 8009c40:	0800ef3c 	.word	0x0800ef3c
 8009c44:	0800ef40 	.word	0x0800ef40

08009c48 <__retarget_lock_init_recursive>:
 8009c48:	4770      	bx	lr

08009c4a <__retarget_lock_acquire_recursive>:
 8009c4a:	4770      	bx	lr

08009c4c <__retarget_lock_release_recursive>:
 8009c4c:	4770      	bx	lr
	...

08009c50 <malloc>:
 8009c50:	4b02      	ldr	r3, [pc, #8]	; (8009c5c <malloc+0xc>)
 8009c52:	4601      	mov	r1, r0
 8009c54:	6818      	ldr	r0, [r3, #0]
 8009c56:	f000 b88d 	b.w	8009d74 <_malloc_r>
 8009c5a:	bf00      	nop
 8009c5c:	20000028 	.word	0x20000028

08009c60 <free>:
 8009c60:	4b02      	ldr	r3, [pc, #8]	; (8009c6c <free+0xc>)
 8009c62:	4601      	mov	r1, r0
 8009c64:	6818      	ldr	r0, [r3, #0]
 8009c66:	f000 b819 	b.w	8009c9c <_free_r>
 8009c6a:	bf00      	nop
 8009c6c:	20000028 	.word	0x20000028

08009c70 <memcpy>:
 8009c70:	440a      	add	r2, r1
 8009c72:	4291      	cmp	r1, r2
 8009c74:	f100 33ff 	add.w	r3, r0, #4294967295
 8009c78:	d100      	bne.n	8009c7c <memcpy+0xc>
 8009c7a:	4770      	bx	lr
 8009c7c:	b510      	push	{r4, lr}
 8009c7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009c82:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009c86:	4291      	cmp	r1, r2
 8009c88:	d1f9      	bne.n	8009c7e <memcpy+0xe>
 8009c8a:	bd10      	pop	{r4, pc}

08009c8c <memset>:
 8009c8c:	4402      	add	r2, r0
 8009c8e:	4603      	mov	r3, r0
 8009c90:	4293      	cmp	r3, r2
 8009c92:	d100      	bne.n	8009c96 <memset+0xa>
 8009c94:	4770      	bx	lr
 8009c96:	f803 1b01 	strb.w	r1, [r3], #1
 8009c9a:	e7f9      	b.n	8009c90 <memset+0x4>

08009c9c <_free_r>:
 8009c9c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009c9e:	2900      	cmp	r1, #0
 8009ca0:	d044      	beq.n	8009d2c <_free_r+0x90>
 8009ca2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009ca6:	9001      	str	r0, [sp, #4]
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	f1a1 0404 	sub.w	r4, r1, #4
 8009cae:	bfb8      	it	lt
 8009cb0:	18e4      	addlt	r4, r4, r3
 8009cb2:	f003 f871 	bl	800cd98 <__malloc_lock>
 8009cb6:	4a1e      	ldr	r2, [pc, #120]	; (8009d30 <_free_r+0x94>)
 8009cb8:	9801      	ldr	r0, [sp, #4]
 8009cba:	6813      	ldr	r3, [r2, #0]
 8009cbc:	b933      	cbnz	r3, 8009ccc <_free_r+0x30>
 8009cbe:	6063      	str	r3, [r4, #4]
 8009cc0:	6014      	str	r4, [r2, #0]
 8009cc2:	b003      	add	sp, #12
 8009cc4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009cc8:	f003 b86c 	b.w	800cda4 <__malloc_unlock>
 8009ccc:	42a3      	cmp	r3, r4
 8009cce:	d908      	bls.n	8009ce2 <_free_r+0x46>
 8009cd0:	6825      	ldr	r5, [r4, #0]
 8009cd2:	1961      	adds	r1, r4, r5
 8009cd4:	428b      	cmp	r3, r1
 8009cd6:	bf01      	itttt	eq
 8009cd8:	6819      	ldreq	r1, [r3, #0]
 8009cda:	685b      	ldreq	r3, [r3, #4]
 8009cdc:	1949      	addeq	r1, r1, r5
 8009cde:	6021      	streq	r1, [r4, #0]
 8009ce0:	e7ed      	b.n	8009cbe <_free_r+0x22>
 8009ce2:	461a      	mov	r2, r3
 8009ce4:	685b      	ldr	r3, [r3, #4]
 8009ce6:	b10b      	cbz	r3, 8009cec <_free_r+0x50>
 8009ce8:	42a3      	cmp	r3, r4
 8009cea:	d9fa      	bls.n	8009ce2 <_free_r+0x46>
 8009cec:	6811      	ldr	r1, [r2, #0]
 8009cee:	1855      	adds	r5, r2, r1
 8009cf0:	42a5      	cmp	r5, r4
 8009cf2:	d10b      	bne.n	8009d0c <_free_r+0x70>
 8009cf4:	6824      	ldr	r4, [r4, #0]
 8009cf6:	4421      	add	r1, r4
 8009cf8:	1854      	adds	r4, r2, r1
 8009cfa:	42a3      	cmp	r3, r4
 8009cfc:	6011      	str	r1, [r2, #0]
 8009cfe:	d1e0      	bne.n	8009cc2 <_free_r+0x26>
 8009d00:	681c      	ldr	r4, [r3, #0]
 8009d02:	685b      	ldr	r3, [r3, #4]
 8009d04:	6053      	str	r3, [r2, #4]
 8009d06:	4421      	add	r1, r4
 8009d08:	6011      	str	r1, [r2, #0]
 8009d0a:	e7da      	b.n	8009cc2 <_free_r+0x26>
 8009d0c:	d902      	bls.n	8009d14 <_free_r+0x78>
 8009d0e:	230c      	movs	r3, #12
 8009d10:	6003      	str	r3, [r0, #0]
 8009d12:	e7d6      	b.n	8009cc2 <_free_r+0x26>
 8009d14:	6825      	ldr	r5, [r4, #0]
 8009d16:	1961      	adds	r1, r4, r5
 8009d18:	428b      	cmp	r3, r1
 8009d1a:	bf04      	itt	eq
 8009d1c:	6819      	ldreq	r1, [r3, #0]
 8009d1e:	685b      	ldreq	r3, [r3, #4]
 8009d20:	6063      	str	r3, [r4, #4]
 8009d22:	bf04      	itt	eq
 8009d24:	1949      	addeq	r1, r1, r5
 8009d26:	6021      	streq	r1, [r4, #0]
 8009d28:	6054      	str	r4, [r2, #4]
 8009d2a:	e7ca      	b.n	8009cc2 <_free_r+0x26>
 8009d2c:	b003      	add	sp, #12
 8009d2e:	bd30      	pop	{r4, r5, pc}
 8009d30:	20015ac8 	.word	0x20015ac8

08009d34 <sbrk_aligned>:
 8009d34:	b570      	push	{r4, r5, r6, lr}
 8009d36:	4e0e      	ldr	r6, [pc, #56]	; (8009d70 <sbrk_aligned+0x3c>)
 8009d38:	460c      	mov	r4, r1
 8009d3a:	6831      	ldr	r1, [r6, #0]
 8009d3c:	4605      	mov	r5, r0
 8009d3e:	b911      	cbnz	r1, 8009d46 <sbrk_aligned+0x12>
 8009d40:	f000 fdf6 	bl	800a930 <_sbrk_r>
 8009d44:	6030      	str	r0, [r6, #0]
 8009d46:	4621      	mov	r1, r4
 8009d48:	4628      	mov	r0, r5
 8009d4a:	f000 fdf1 	bl	800a930 <_sbrk_r>
 8009d4e:	1c43      	adds	r3, r0, #1
 8009d50:	d00a      	beq.n	8009d68 <sbrk_aligned+0x34>
 8009d52:	1cc4      	adds	r4, r0, #3
 8009d54:	f024 0403 	bic.w	r4, r4, #3
 8009d58:	42a0      	cmp	r0, r4
 8009d5a:	d007      	beq.n	8009d6c <sbrk_aligned+0x38>
 8009d5c:	1a21      	subs	r1, r4, r0
 8009d5e:	4628      	mov	r0, r5
 8009d60:	f000 fde6 	bl	800a930 <_sbrk_r>
 8009d64:	3001      	adds	r0, #1
 8009d66:	d101      	bne.n	8009d6c <sbrk_aligned+0x38>
 8009d68:	f04f 34ff 	mov.w	r4, #4294967295
 8009d6c:	4620      	mov	r0, r4
 8009d6e:	bd70      	pop	{r4, r5, r6, pc}
 8009d70:	20015acc 	.word	0x20015acc

08009d74 <_malloc_r>:
 8009d74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d78:	1ccd      	adds	r5, r1, #3
 8009d7a:	f025 0503 	bic.w	r5, r5, #3
 8009d7e:	3508      	adds	r5, #8
 8009d80:	2d0c      	cmp	r5, #12
 8009d82:	bf38      	it	cc
 8009d84:	250c      	movcc	r5, #12
 8009d86:	2d00      	cmp	r5, #0
 8009d88:	4607      	mov	r7, r0
 8009d8a:	db01      	blt.n	8009d90 <_malloc_r+0x1c>
 8009d8c:	42a9      	cmp	r1, r5
 8009d8e:	d905      	bls.n	8009d9c <_malloc_r+0x28>
 8009d90:	230c      	movs	r3, #12
 8009d92:	603b      	str	r3, [r7, #0]
 8009d94:	2600      	movs	r6, #0
 8009d96:	4630      	mov	r0, r6
 8009d98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d9c:	4e2e      	ldr	r6, [pc, #184]	; (8009e58 <_malloc_r+0xe4>)
 8009d9e:	f002 fffb 	bl	800cd98 <__malloc_lock>
 8009da2:	6833      	ldr	r3, [r6, #0]
 8009da4:	461c      	mov	r4, r3
 8009da6:	bb34      	cbnz	r4, 8009df6 <_malloc_r+0x82>
 8009da8:	4629      	mov	r1, r5
 8009daa:	4638      	mov	r0, r7
 8009dac:	f7ff ffc2 	bl	8009d34 <sbrk_aligned>
 8009db0:	1c43      	adds	r3, r0, #1
 8009db2:	4604      	mov	r4, r0
 8009db4:	d14d      	bne.n	8009e52 <_malloc_r+0xde>
 8009db6:	6834      	ldr	r4, [r6, #0]
 8009db8:	4626      	mov	r6, r4
 8009dba:	2e00      	cmp	r6, #0
 8009dbc:	d140      	bne.n	8009e40 <_malloc_r+0xcc>
 8009dbe:	6823      	ldr	r3, [r4, #0]
 8009dc0:	4631      	mov	r1, r6
 8009dc2:	4638      	mov	r0, r7
 8009dc4:	eb04 0803 	add.w	r8, r4, r3
 8009dc8:	f000 fdb2 	bl	800a930 <_sbrk_r>
 8009dcc:	4580      	cmp	r8, r0
 8009dce:	d13a      	bne.n	8009e46 <_malloc_r+0xd2>
 8009dd0:	6821      	ldr	r1, [r4, #0]
 8009dd2:	3503      	adds	r5, #3
 8009dd4:	1a6d      	subs	r5, r5, r1
 8009dd6:	f025 0503 	bic.w	r5, r5, #3
 8009dda:	3508      	adds	r5, #8
 8009ddc:	2d0c      	cmp	r5, #12
 8009dde:	bf38      	it	cc
 8009de0:	250c      	movcc	r5, #12
 8009de2:	4629      	mov	r1, r5
 8009de4:	4638      	mov	r0, r7
 8009de6:	f7ff ffa5 	bl	8009d34 <sbrk_aligned>
 8009dea:	3001      	adds	r0, #1
 8009dec:	d02b      	beq.n	8009e46 <_malloc_r+0xd2>
 8009dee:	6823      	ldr	r3, [r4, #0]
 8009df0:	442b      	add	r3, r5
 8009df2:	6023      	str	r3, [r4, #0]
 8009df4:	e00e      	b.n	8009e14 <_malloc_r+0xa0>
 8009df6:	6822      	ldr	r2, [r4, #0]
 8009df8:	1b52      	subs	r2, r2, r5
 8009dfa:	d41e      	bmi.n	8009e3a <_malloc_r+0xc6>
 8009dfc:	2a0b      	cmp	r2, #11
 8009dfe:	d916      	bls.n	8009e2e <_malloc_r+0xba>
 8009e00:	1961      	adds	r1, r4, r5
 8009e02:	42a3      	cmp	r3, r4
 8009e04:	6025      	str	r5, [r4, #0]
 8009e06:	bf18      	it	ne
 8009e08:	6059      	strne	r1, [r3, #4]
 8009e0a:	6863      	ldr	r3, [r4, #4]
 8009e0c:	bf08      	it	eq
 8009e0e:	6031      	streq	r1, [r6, #0]
 8009e10:	5162      	str	r2, [r4, r5]
 8009e12:	604b      	str	r3, [r1, #4]
 8009e14:	4638      	mov	r0, r7
 8009e16:	f104 060b 	add.w	r6, r4, #11
 8009e1a:	f002 ffc3 	bl	800cda4 <__malloc_unlock>
 8009e1e:	f026 0607 	bic.w	r6, r6, #7
 8009e22:	1d23      	adds	r3, r4, #4
 8009e24:	1af2      	subs	r2, r6, r3
 8009e26:	d0b6      	beq.n	8009d96 <_malloc_r+0x22>
 8009e28:	1b9b      	subs	r3, r3, r6
 8009e2a:	50a3      	str	r3, [r4, r2]
 8009e2c:	e7b3      	b.n	8009d96 <_malloc_r+0x22>
 8009e2e:	6862      	ldr	r2, [r4, #4]
 8009e30:	42a3      	cmp	r3, r4
 8009e32:	bf0c      	ite	eq
 8009e34:	6032      	streq	r2, [r6, #0]
 8009e36:	605a      	strne	r2, [r3, #4]
 8009e38:	e7ec      	b.n	8009e14 <_malloc_r+0xa0>
 8009e3a:	4623      	mov	r3, r4
 8009e3c:	6864      	ldr	r4, [r4, #4]
 8009e3e:	e7b2      	b.n	8009da6 <_malloc_r+0x32>
 8009e40:	4634      	mov	r4, r6
 8009e42:	6876      	ldr	r6, [r6, #4]
 8009e44:	e7b9      	b.n	8009dba <_malloc_r+0x46>
 8009e46:	230c      	movs	r3, #12
 8009e48:	603b      	str	r3, [r7, #0]
 8009e4a:	4638      	mov	r0, r7
 8009e4c:	f002 ffaa 	bl	800cda4 <__malloc_unlock>
 8009e50:	e7a1      	b.n	8009d96 <_malloc_r+0x22>
 8009e52:	6025      	str	r5, [r4, #0]
 8009e54:	e7de      	b.n	8009e14 <_malloc_r+0xa0>
 8009e56:	bf00      	nop
 8009e58:	20015ac8 	.word	0x20015ac8

08009e5c <__cvt>:
 8009e5c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009e60:	ec55 4b10 	vmov	r4, r5, d0
 8009e64:	2d00      	cmp	r5, #0
 8009e66:	460e      	mov	r6, r1
 8009e68:	4619      	mov	r1, r3
 8009e6a:	462b      	mov	r3, r5
 8009e6c:	bfbb      	ittet	lt
 8009e6e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009e72:	461d      	movlt	r5, r3
 8009e74:	2300      	movge	r3, #0
 8009e76:	232d      	movlt	r3, #45	; 0x2d
 8009e78:	700b      	strb	r3, [r1, #0]
 8009e7a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009e7c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009e80:	4691      	mov	r9, r2
 8009e82:	f023 0820 	bic.w	r8, r3, #32
 8009e86:	bfbc      	itt	lt
 8009e88:	4622      	movlt	r2, r4
 8009e8a:	4614      	movlt	r4, r2
 8009e8c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009e90:	d005      	beq.n	8009e9e <__cvt+0x42>
 8009e92:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009e96:	d100      	bne.n	8009e9a <__cvt+0x3e>
 8009e98:	3601      	adds	r6, #1
 8009e9a:	2102      	movs	r1, #2
 8009e9c:	e000      	b.n	8009ea0 <__cvt+0x44>
 8009e9e:	2103      	movs	r1, #3
 8009ea0:	ab03      	add	r3, sp, #12
 8009ea2:	9301      	str	r3, [sp, #4]
 8009ea4:	ab02      	add	r3, sp, #8
 8009ea6:	9300      	str	r3, [sp, #0]
 8009ea8:	ec45 4b10 	vmov	d0, r4, r5
 8009eac:	4653      	mov	r3, sl
 8009eae:	4632      	mov	r2, r6
 8009eb0:	f001 fd86 	bl	800b9c0 <_dtoa_r>
 8009eb4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009eb8:	4607      	mov	r7, r0
 8009eba:	d102      	bne.n	8009ec2 <__cvt+0x66>
 8009ebc:	f019 0f01 	tst.w	r9, #1
 8009ec0:	d022      	beq.n	8009f08 <__cvt+0xac>
 8009ec2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009ec6:	eb07 0906 	add.w	r9, r7, r6
 8009eca:	d110      	bne.n	8009eee <__cvt+0x92>
 8009ecc:	783b      	ldrb	r3, [r7, #0]
 8009ece:	2b30      	cmp	r3, #48	; 0x30
 8009ed0:	d10a      	bne.n	8009ee8 <__cvt+0x8c>
 8009ed2:	2200      	movs	r2, #0
 8009ed4:	2300      	movs	r3, #0
 8009ed6:	4620      	mov	r0, r4
 8009ed8:	4629      	mov	r1, r5
 8009eda:	f7f6 fe0d 	bl	8000af8 <__aeabi_dcmpeq>
 8009ede:	b918      	cbnz	r0, 8009ee8 <__cvt+0x8c>
 8009ee0:	f1c6 0601 	rsb	r6, r6, #1
 8009ee4:	f8ca 6000 	str.w	r6, [sl]
 8009ee8:	f8da 3000 	ldr.w	r3, [sl]
 8009eec:	4499      	add	r9, r3
 8009eee:	2200      	movs	r2, #0
 8009ef0:	2300      	movs	r3, #0
 8009ef2:	4620      	mov	r0, r4
 8009ef4:	4629      	mov	r1, r5
 8009ef6:	f7f6 fdff 	bl	8000af8 <__aeabi_dcmpeq>
 8009efa:	b108      	cbz	r0, 8009f00 <__cvt+0xa4>
 8009efc:	f8cd 900c 	str.w	r9, [sp, #12]
 8009f00:	2230      	movs	r2, #48	; 0x30
 8009f02:	9b03      	ldr	r3, [sp, #12]
 8009f04:	454b      	cmp	r3, r9
 8009f06:	d307      	bcc.n	8009f18 <__cvt+0xbc>
 8009f08:	9b03      	ldr	r3, [sp, #12]
 8009f0a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009f0c:	1bdb      	subs	r3, r3, r7
 8009f0e:	4638      	mov	r0, r7
 8009f10:	6013      	str	r3, [r2, #0]
 8009f12:	b004      	add	sp, #16
 8009f14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f18:	1c59      	adds	r1, r3, #1
 8009f1a:	9103      	str	r1, [sp, #12]
 8009f1c:	701a      	strb	r2, [r3, #0]
 8009f1e:	e7f0      	b.n	8009f02 <__cvt+0xa6>

08009f20 <__exponent>:
 8009f20:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009f22:	4603      	mov	r3, r0
 8009f24:	2900      	cmp	r1, #0
 8009f26:	bfb8      	it	lt
 8009f28:	4249      	neglt	r1, r1
 8009f2a:	f803 2b02 	strb.w	r2, [r3], #2
 8009f2e:	bfb4      	ite	lt
 8009f30:	222d      	movlt	r2, #45	; 0x2d
 8009f32:	222b      	movge	r2, #43	; 0x2b
 8009f34:	2909      	cmp	r1, #9
 8009f36:	7042      	strb	r2, [r0, #1]
 8009f38:	dd2a      	ble.n	8009f90 <__exponent+0x70>
 8009f3a:	f10d 0407 	add.w	r4, sp, #7
 8009f3e:	46a4      	mov	ip, r4
 8009f40:	270a      	movs	r7, #10
 8009f42:	46a6      	mov	lr, r4
 8009f44:	460a      	mov	r2, r1
 8009f46:	fb91 f6f7 	sdiv	r6, r1, r7
 8009f4a:	fb07 1516 	mls	r5, r7, r6, r1
 8009f4e:	3530      	adds	r5, #48	; 0x30
 8009f50:	2a63      	cmp	r2, #99	; 0x63
 8009f52:	f104 34ff 	add.w	r4, r4, #4294967295
 8009f56:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8009f5a:	4631      	mov	r1, r6
 8009f5c:	dcf1      	bgt.n	8009f42 <__exponent+0x22>
 8009f5e:	3130      	adds	r1, #48	; 0x30
 8009f60:	f1ae 0502 	sub.w	r5, lr, #2
 8009f64:	f804 1c01 	strb.w	r1, [r4, #-1]
 8009f68:	1c44      	adds	r4, r0, #1
 8009f6a:	4629      	mov	r1, r5
 8009f6c:	4561      	cmp	r1, ip
 8009f6e:	d30a      	bcc.n	8009f86 <__exponent+0x66>
 8009f70:	f10d 0209 	add.w	r2, sp, #9
 8009f74:	eba2 020e 	sub.w	r2, r2, lr
 8009f78:	4565      	cmp	r5, ip
 8009f7a:	bf88      	it	hi
 8009f7c:	2200      	movhi	r2, #0
 8009f7e:	4413      	add	r3, r2
 8009f80:	1a18      	subs	r0, r3, r0
 8009f82:	b003      	add	sp, #12
 8009f84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009f86:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009f8a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8009f8e:	e7ed      	b.n	8009f6c <__exponent+0x4c>
 8009f90:	2330      	movs	r3, #48	; 0x30
 8009f92:	3130      	adds	r1, #48	; 0x30
 8009f94:	7083      	strb	r3, [r0, #2]
 8009f96:	70c1      	strb	r1, [r0, #3]
 8009f98:	1d03      	adds	r3, r0, #4
 8009f9a:	e7f1      	b.n	8009f80 <__exponent+0x60>

08009f9c <_printf_float>:
 8009f9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fa0:	ed2d 8b02 	vpush	{d8}
 8009fa4:	b08d      	sub	sp, #52	; 0x34
 8009fa6:	460c      	mov	r4, r1
 8009fa8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009fac:	4616      	mov	r6, r2
 8009fae:	461f      	mov	r7, r3
 8009fb0:	4605      	mov	r5, r0
 8009fb2:	f002 fe63 	bl	800cc7c <_localeconv_r>
 8009fb6:	f8d0 a000 	ldr.w	sl, [r0]
 8009fba:	4650      	mov	r0, sl
 8009fbc:	f7f6 f91a 	bl	80001f4 <strlen>
 8009fc0:	2300      	movs	r3, #0
 8009fc2:	930a      	str	r3, [sp, #40]	; 0x28
 8009fc4:	6823      	ldr	r3, [r4, #0]
 8009fc6:	9305      	str	r3, [sp, #20]
 8009fc8:	f8d8 3000 	ldr.w	r3, [r8]
 8009fcc:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009fd0:	3307      	adds	r3, #7
 8009fd2:	f023 0307 	bic.w	r3, r3, #7
 8009fd6:	f103 0208 	add.w	r2, r3, #8
 8009fda:	f8c8 2000 	str.w	r2, [r8]
 8009fde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fe2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009fe6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8009fea:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009fee:	9307      	str	r3, [sp, #28]
 8009ff0:	f8cd 8018 	str.w	r8, [sp, #24]
 8009ff4:	ee08 0a10 	vmov	s16, r0
 8009ff8:	4b9f      	ldr	r3, [pc, #636]	; (800a278 <_printf_float+0x2dc>)
 8009ffa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009ffe:	f04f 32ff 	mov.w	r2, #4294967295
 800a002:	f7f6 fdab 	bl	8000b5c <__aeabi_dcmpun>
 800a006:	bb88      	cbnz	r0, 800a06c <_printf_float+0xd0>
 800a008:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a00c:	4b9a      	ldr	r3, [pc, #616]	; (800a278 <_printf_float+0x2dc>)
 800a00e:	f04f 32ff 	mov.w	r2, #4294967295
 800a012:	f7f6 fd85 	bl	8000b20 <__aeabi_dcmple>
 800a016:	bb48      	cbnz	r0, 800a06c <_printf_float+0xd0>
 800a018:	2200      	movs	r2, #0
 800a01a:	2300      	movs	r3, #0
 800a01c:	4640      	mov	r0, r8
 800a01e:	4649      	mov	r1, r9
 800a020:	f7f6 fd74 	bl	8000b0c <__aeabi_dcmplt>
 800a024:	b110      	cbz	r0, 800a02c <_printf_float+0x90>
 800a026:	232d      	movs	r3, #45	; 0x2d
 800a028:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a02c:	4b93      	ldr	r3, [pc, #588]	; (800a27c <_printf_float+0x2e0>)
 800a02e:	4894      	ldr	r0, [pc, #592]	; (800a280 <_printf_float+0x2e4>)
 800a030:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800a034:	bf94      	ite	ls
 800a036:	4698      	movls	r8, r3
 800a038:	4680      	movhi	r8, r0
 800a03a:	2303      	movs	r3, #3
 800a03c:	6123      	str	r3, [r4, #16]
 800a03e:	9b05      	ldr	r3, [sp, #20]
 800a040:	f023 0204 	bic.w	r2, r3, #4
 800a044:	6022      	str	r2, [r4, #0]
 800a046:	f04f 0900 	mov.w	r9, #0
 800a04a:	9700      	str	r7, [sp, #0]
 800a04c:	4633      	mov	r3, r6
 800a04e:	aa0b      	add	r2, sp, #44	; 0x2c
 800a050:	4621      	mov	r1, r4
 800a052:	4628      	mov	r0, r5
 800a054:	f000 f9d8 	bl	800a408 <_printf_common>
 800a058:	3001      	adds	r0, #1
 800a05a:	f040 8090 	bne.w	800a17e <_printf_float+0x1e2>
 800a05e:	f04f 30ff 	mov.w	r0, #4294967295
 800a062:	b00d      	add	sp, #52	; 0x34
 800a064:	ecbd 8b02 	vpop	{d8}
 800a068:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a06c:	4642      	mov	r2, r8
 800a06e:	464b      	mov	r3, r9
 800a070:	4640      	mov	r0, r8
 800a072:	4649      	mov	r1, r9
 800a074:	f7f6 fd72 	bl	8000b5c <__aeabi_dcmpun>
 800a078:	b140      	cbz	r0, 800a08c <_printf_float+0xf0>
 800a07a:	464b      	mov	r3, r9
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	bfbc      	itt	lt
 800a080:	232d      	movlt	r3, #45	; 0x2d
 800a082:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800a086:	487f      	ldr	r0, [pc, #508]	; (800a284 <_printf_float+0x2e8>)
 800a088:	4b7f      	ldr	r3, [pc, #508]	; (800a288 <_printf_float+0x2ec>)
 800a08a:	e7d1      	b.n	800a030 <_printf_float+0x94>
 800a08c:	6863      	ldr	r3, [r4, #4]
 800a08e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800a092:	9206      	str	r2, [sp, #24]
 800a094:	1c5a      	adds	r2, r3, #1
 800a096:	d13f      	bne.n	800a118 <_printf_float+0x17c>
 800a098:	2306      	movs	r3, #6
 800a09a:	6063      	str	r3, [r4, #4]
 800a09c:	9b05      	ldr	r3, [sp, #20]
 800a09e:	6861      	ldr	r1, [r4, #4]
 800a0a0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800a0a4:	2300      	movs	r3, #0
 800a0a6:	9303      	str	r3, [sp, #12]
 800a0a8:	ab0a      	add	r3, sp, #40	; 0x28
 800a0aa:	e9cd b301 	strd	fp, r3, [sp, #4]
 800a0ae:	ab09      	add	r3, sp, #36	; 0x24
 800a0b0:	ec49 8b10 	vmov	d0, r8, r9
 800a0b4:	9300      	str	r3, [sp, #0]
 800a0b6:	6022      	str	r2, [r4, #0]
 800a0b8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a0bc:	4628      	mov	r0, r5
 800a0be:	f7ff fecd 	bl	8009e5c <__cvt>
 800a0c2:	9b06      	ldr	r3, [sp, #24]
 800a0c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a0c6:	2b47      	cmp	r3, #71	; 0x47
 800a0c8:	4680      	mov	r8, r0
 800a0ca:	d108      	bne.n	800a0de <_printf_float+0x142>
 800a0cc:	1cc8      	adds	r0, r1, #3
 800a0ce:	db02      	blt.n	800a0d6 <_printf_float+0x13a>
 800a0d0:	6863      	ldr	r3, [r4, #4]
 800a0d2:	4299      	cmp	r1, r3
 800a0d4:	dd41      	ble.n	800a15a <_printf_float+0x1be>
 800a0d6:	f1ab 0b02 	sub.w	fp, fp, #2
 800a0da:	fa5f fb8b 	uxtb.w	fp, fp
 800a0de:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a0e2:	d820      	bhi.n	800a126 <_printf_float+0x18a>
 800a0e4:	3901      	subs	r1, #1
 800a0e6:	465a      	mov	r2, fp
 800a0e8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a0ec:	9109      	str	r1, [sp, #36]	; 0x24
 800a0ee:	f7ff ff17 	bl	8009f20 <__exponent>
 800a0f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a0f4:	1813      	adds	r3, r2, r0
 800a0f6:	2a01      	cmp	r2, #1
 800a0f8:	4681      	mov	r9, r0
 800a0fa:	6123      	str	r3, [r4, #16]
 800a0fc:	dc02      	bgt.n	800a104 <_printf_float+0x168>
 800a0fe:	6822      	ldr	r2, [r4, #0]
 800a100:	07d2      	lsls	r2, r2, #31
 800a102:	d501      	bpl.n	800a108 <_printf_float+0x16c>
 800a104:	3301      	adds	r3, #1
 800a106:	6123      	str	r3, [r4, #16]
 800a108:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d09c      	beq.n	800a04a <_printf_float+0xae>
 800a110:	232d      	movs	r3, #45	; 0x2d
 800a112:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a116:	e798      	b.n	800a04a <_printf_float+0xae>
 800a118:	9a06      	ldr	r2, [sp, #24]
 800a11a:	2a47      	cmp	r2, #71	; 0x47
 800a11c:	d1be      	bne.n	800a09c <_printf_float+0x100>
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d1bc      	bne.n	800a09c <_printf_float+0x100>
 800a122:	2301      	movs	r3, #1
 800a124:	e7b9      	b.n	800a09a <_printf_float+0xfe>
 800a126:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800a12a:	d118      	bne.n	800a15e <_printf_float+0x1c2>
 800a12c:	2900      	cmp	r1, #0
 800a12e:	6863      	ldr	r3, [r4, #4]
 800a130:	dd0b      	ble.n	800a14a <_printf_float+0x1ae>
 800a132:	6121      	str	r1, [r4, #16]
 800a134:	b913      	cbnz	r3, 800a13c <_printf_float+0x1a0>
 800a136:	6822      	ldr	r2, [r4, #0]
 800a138:	07d0      	lsls	r0, r2, #31
 800a13a:	d502      	bpl.n	800a142 <_printf_float+0x1a6>
 800a13c:	3301      	adds	r3, #1
 800a13e:	440b      	add	r3, r1
 800a140:	6123      	str	r3, [r4, #16]
 800a142:	65a1      	str	r1, [r4, #88]	; 0x58
 800a144:	f04f 0900 	mov.w	r9, #0
 800a148:	e7de      	b.n	800a108 <_printf_float+0x16c>
 800a14a:	b913      	cbnz	r3, 800a152 <_printf_float+0x1b6>
 800a14c:	6822      	ldr	r2, [r4, #0]
 800a14e:	07d2      	lsls	r2, r2, #31
 800a150:	d501      	bpl.n	800a156 <_printf_float+0x1ba>
 800a152:	3302      	adds	r3, #2
 800a154:	e7f4      	b.n	800a140 <_printf_float+0x1a4>
 800a156:	2301      	movs	r3, #1
 800a158:	e7f2      	b.n	800a140 <_printf_float+0x1a4>
 800a15a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800a15e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a160:	4299      	cmp	r1, r3
 800a162:	db05      	blt.n	800a170 <_printf_float+0x1d4>
 800a164:	6823      	ldr	r3, [r4, #0]
 800a166:	6121      	str	r1, [r4, #16]
 800a168:	07d8      	lsls	r0, r3, #31
 800a16a:	d5ea      	bpl.n	800a142 <_printf_float+0x1a6>
 800a16c:	1c4b      	adds	r3, r1, #1
 800a16e:	e7e7      	b.n	800a140 <_printf_float+0x1a4>
 800a170:	2900      	cmp	r1, #0
 800a172:	bfd4      	ite	le
 800a174:	f1c1 0202 	rsble	r2, r1, #2
 800a178:	2201      	movgt	r2, #1
 800a17a:	4413      	add	r3, r2
 800a17c:	e7e0      	b.n	800a140 <_printf_float+0x1a4>
 800a17e:	6823      	ldr	r3, [r4, #0]
 800a180:	055a      	lsls	r2, r3, #21
 800a182:	d407      	bmi.n	800a194 <_printf_float+0x1f8>
 800a184:	6923      	ldr	r3, [r4, #16]
 800a186:	4642      	mov	r2, r8
 800a188:	4631      	mov	r1, r6
 800a18a:	4628      	mov	r0, r5
 800a18c:	47b8      	blx	r7
 800a18e:	3001      	adds	r0, #1
 800a190:	d12c      	bne.n	800a1ec <_printf_float+0x250>
 800a192:	e764      	b.n	800a05e <_printf_float+0xc2>
 800a194:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a198:	f240 80e0 	bls.w	800a35c <_printf_float+0x3c0>
 800a19c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a1a0:	2200      	movs	r2, #0
 800a1a2:	2300      	movs	r3, #0
 800a1a4:	f7f6 fca8 	bl	8000af8 <__aeabi_dcmpeq>
 800a1a8:	2800      	cmp	r0, #0
 800a1aa:	d034      	beq.n	800a216 <_printf_float+0x27a>
 800a1ac:	4a37      	ldr	r2, [pc, #220]	; (800a28c <_printf_float+0x2f0>)
 800a1ae:	2301      	movs	r3, #1
 800a1b0:	4631      	mov	r1, r6
 800a1b2:	4628      	mov	r0, r5
 800a1b4:	47b8      	blx	r7
 800a1b6:	3001      	adds	r0, #1
 800a1b8:	f43f af51 	beq.w	800a05e <_printf_float+0xc2>
 800a1bc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a1c0:	429a      	cmp	r2, r3
 800a1c2:	db02      	blt.n	800a1ca <_printf_float+0x22e>
 800a1c4:	6823      	ldr	r3, [r4, #0]
 800a1c6:	07d8      	lsls	r0, r3, #31
 800a1c8:	d510      	bpl.n	800a1ec <_printf_float+0x250>
 800a1ca:	ee18 3a10 	vmov	r3, s16
 800a1ce:	4652      	mov	r2, sl
 800a1d0:	4631      	mov	r1, r6
 800a1d2:	4628      	mov	r0, r5
 800a1d4:	47b8      	blx	r7
 800a1d6:	3001      	adds	r0, #1
 800a1d8:	f43f af41 	beq.w	800a05e <_printf_float+0xc2>
 800a1dc:	f04f 0800 	mov.w	r8, #0
 800a1e0:	f104 091a 	add.w	r9, r4, #26
 800a1e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a1e6:	3b01      	subs	r3, #1
 800a1e8:	4543      	cmp	r3, r8
 800a1ea:	dc09      	bgt.n	800a200 <_printf_float+0x264>
 800a1ec:	6823      	ldr	r3, [r4, #0]
 800a1ee:	079b      	lsls	r3, r3, #30
 800a1f0:	f100 8105 	bmi.w	800a3fe <_printf_float+0x462>
 800a1f4:	68e0      	ldr	r0, [r4, #12]
 800a1f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a1f8:	4298      	cmp	r0, r3
 800a1fa:	bfb8      	it	lt
 800a1fc:	4618      	movlt	r0, r3
 800a1fe:	e730      	b.n	800a062 <_printf_float+0xc6>
 800a200:	2301      	movs	r3, #1
 800a202:	464a      	mov	r2, r9
 800a204:	4631      	mov	r1, r6
 800a206:	4628      	mov	r0, r5
 800a208:	47b8      	blx	r7
 800a20a:	3001      	adds	r0, #1
 800a20c:	f43f af27 	beq.w	800a05e <_printf_float+0xc2>
 800a210:	f108 0801 	add.w	r8, r8, #1
 800a214:	e7e6      	b.n	800a1e4 <_printf_float+0x248>
 800a216:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a218:	2b00      	cmp	r3, #0
 800a21a:	dc39      	bgt.n	800a290 <_printf_float+0x2f4>
 800a21c:	4a1b      	ldr	r2, [pc, #108]	; (800a28c <_printf_float+0x2f0>)
 800a21e:	2301      	movs	r3, #1
 800a220:	4631      	mov	r1, r6
 800a222:	4628      	mov	r0, r5
 800a224:	47b8      	blx	r7
 800a226:	3001      	adds	r0, #1
 800a228:	f43f af19 	beq.w	800a05e <_printf_float+0xc2>
 800a22c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a230:	4313      	orrs	r3, r2
 800a232:	d102      	bne.n	800a23a <_printf_float+0x29e>
 800a234:	6823      	ldr	r3, [r4, #0]
 800a236:	07d9      	lsls	r1, r3, #31
 800a238:	d5d8      	bpl.n	800a1ec <_printf_float+0x250>
 800a23a:	ee18 3a10 	vmov	r3, s16
 800a23e:	4652      	mov	r2, sl
 800a240:	4631      	mov	r1, r6
 800a242:	4628      	mov	r0, r5
 800a244:	47b8      	blx	r7
 800a246:	3001      	adds	r0, #1
 800a248:	f43f af09 	beq.w	800a05e <_printf_float+0xc2>
 800a24c:	f04f 0900 	mov.w	r9, #0
 800a250:	f104 0a1a 	add.w	sl, r4, #26
 800a254:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a256:	425b      	negs	r3, r3
 800a258:	454b      	cmp	r3, r9
 800a25a:	dc01      	bgt.n	800a260 <_printf_float+0x2c4>
 800a25c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a25e:	e792      	b.n	800a186 <_printf_float+0x1ea>
 800a260:	2301      	movs	r3, #1
 800a262:	4652      	mov	r2, sl
 800a264:	4631      	mov	r1, r6
 800a266:	4628      	mov	r0, r5
 800a268:	47b8      	blx	r7
 800a26a:	3001      	adds	r0, #1
 800a26c:	f43f aef7 	beq.w	800a05e <_printf_float+0xc2>
 800a270:	f109 0901 	add.w	r9, r9, #1
 800a274:	e7ee      	b.n	800a254 <_printf_float+0x2b8>
 800a276:	bf00      	nop
 800a278:	7fefffff 	.word	0x7fefffff
 800a27c:	0800ebf8 	.word	0x0800ebf8
 800a280:	0800ebfc 	.word	0x0800ebfc
 800a284:	0800ec04 	.word	0x0800ec04
 800a288:	0800ec00 	.word	0x0800ec00
 800a28c:	0800ec08 	.word	0x0800ec08
 800a290:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a292:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a294:	429a      	cmp	r2, r3
 800a296:	bfa8      	it	ge
 800a298:	461a      	movge	r2, r3
 800a29a:	2a00      	cmp	r2, #0
 800a29c:	4691      	mov	r9, r2
 800a29e:	dc37      	bgt.n	800a310 <_printf_float+0x374>
 800a2a0:	f04f 0b00 	mov.w	fp, #0
 800a2a4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a2a8:	f104 021a 	add.w	r2, r4, #26
 800a2ac:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a2ae:	9305      	str	r3, [sp, #20]
 800a2b0:	eba3 0309 	sub.w	r3, r3, r9
 800a2b4:	455b      	cmp	r3, fp
 800a2b6:	dc33      	bgt.n	800a320 <_printf_float+0x384>
 800a2b8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a2bc:	429a      	cmp	r2, r3
 800a2be:	db3b      	blt.n	800a338 <_printf_float+0x39c>
 800a2c0:	6823      	ldr	r3, [r4, #0]
 800a2c2:	07da      	lsls	r2, r3, #31
 800a2c4:	d438      	bmi.n	800a338 <_printf_float+0x39c>
 800a2c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a2c8:	9a05      	ldr	r2, [sp, #20]
 800a2ca:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a2cc:	1a9a      	subs	r2, r3, r2
 800a2ce:	eba3 0901 	sub.w	r9, r3, r1
 800a2d2:	4591      	cmp	r9, r2
 800a2d4:	bfa8      	it	ge
 800a2d6:	4691      	movge	r9, r2
 800a2d8:	f1b9 0f00 	cmp.w	r9, #0
 800a2dc:	dc35      	bgt.n	800a34a <_printf_float+0x3ae>
 800a2de:	f04f 0800 	mov.w	r8, #0
 800a2e2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a2e6:	f104 0a1a 	add.w	sl, r4, #26
 800a2ea:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a2ee:	1a9b      	subs	r3, r3, r2
 800a2f0:	eba3 0309 	sub.w	r3, r3, r9
 800a2f4:	4543      	cmp	r3, r8
 800a2f6:	f77f af79 	ble.w	800a1ec <_printf_float+0x250>
 800a2fa:	2301      	movs	r3, #1
 800a2fc:	4652      	mov	r2, sl
 800a2fe:	4631      	mov	r1, r6
 800a300:	4628      	mov	r0, r5
 800a302:	47b8      	blx	r7
 800a304:	3001      	adds	r0, #1
 800a306:	f43f aeaa 	beq.w	800a05e <_printf_float+0xc2>
 800a30a:	f108 0801 	add.w	r8, r8, #1
 800a30e:	e7ec      	b.n	800a2ea <_printf_float+0x34e>
 800a310:	4613      	mov	r3, r2
 800a312:	4631      	mov	r1, r6
 800a314:	4642      	mov	r2, r8
 800a316:	4628      	mov	r0, r5
 800a318:	47b8      	blx	r7
 800a31a:	3001      	adds	r0, #1
 800a31c:	d1c0      	bne.n	800a2a0 <_printf_float+0x304>
 800a31e:	e69e      	b.n	800a05e <_printf_float+0xc2>
 800a320:	2301      	movs	r3, #1
 800a322:	4631      	mov	r1, r6
 800a324:	4628      	mov	r0, r5
 800a326:	9205      	str	r2, [sp, #20]
 800a328:	47b8      	blx	r7
 800a32a:	3001      	adds	r0, #1
 800a32c:	f43f ae97 	beq.w	800a05e <_printf_float+0xc2>
 800a330:	9a05      	ldr	r2, [sp, #20]
 800a332:	f10b 0b01 	add.w	fp, fp, #1
 800a336:	e7b9      	b.n	800a2ac <_printf_float+0x310>
 800a338:	ee18 3a10 	vmov	r3, s16
 800a33c:	4652      	mov	r2, sl
 800a33e:	4631      	mov	r1, r6
 800a340:	4628      	mov	r0, r5
 800a342:	47b8      	blx	r7
 800a344:	3001      	adds	r0, #1
 800a346:	d1be      	bne.n	800a2c6 <_printf_float+0x32a>
 800a348:	e689      	b.n	800a05e <_printf_float+0xc2>
 800a34a:	9a05      	ldr	r2, [sp, #20]
 800a34c:	464b      	mov	r3, r9
 800a34e:	4442      	add	r2, r8
 800a350:	4631      	mov	r1, r6
 800a352:	4628      	mov	r0, r5
 800a354:	47b8      	blx	r7
 800a356:	3001      	adds	r0, #1
 800a358:	d1c1      	bne.n	800a2de <_printf_float+0x342>
 800a35a:	e680      	b.n	800a05e <_printf_float+0xc2>
 800a35c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a35e:	2a01      	cmp	r2, #1
 800a360:	dc01      	bgt.n	800a366 <_printf_float+0x3ca>
 800a362:	07db      	lsls	r3, r3, #31
 800a364:	d538      	bpl.n	800a3d8 <_printf_float+0x43c>
 800a366:	2301      	movs	r3, #1
 800a368:	4642      	mov	r2, r8
 800a36a:	4631      	mov	r1, r6
 800a36c:	4628      	mov	r0, r5
 800a36e:	47b8      	blx	r7
 800a370:	3001      	adds	r0, #1
 800a372:	f43f ae74 	beq.w	800a05e <_printf_float+0xc2>
 800a376:	ee18 3a10 	vmov	r3, s16
 800a37a:	4652      	mov	r2, sl
 800a37c:	4631      	mov	r1, r6
 800a37e:	4628      	mov	r0, r5
 800a380:	47b8      	blx	r7
 800a382:	3001      	adds	r0, #1
 800a384:	f43f ae6b 	beq.w	800a05e <_printf_float+0xc2>
 800a388:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a38c:	2200      	movs	r2, #0
 800a38e:	2300      	movs	r3, #0
 800a390:	f7f6 fbb2 	bl	8000af8 <__aeabi_dcmpeq>
 800a394:	b9d8      	cbnz	r0, 800a3ce <_printf_float+0x432>
 800a396:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a398:	f108 0201 	add.w	r2, r8, #1
 800a39c:	3b01      	subs	r3, #1
 800a39e:	4631      	mov	r1, r6
 800a3a0:	4628      	mov	r0, r5
 800a3a2:	47b8      	blx	r7
 800a3a4:	3001      	adds	r0, #1
 800a3a6:	d10e      	bne.n	800a3c6 <_printf_float+0x42a>
 800a3a8:	e659      	b.n	800a05e <_printf_float+0xc2>
 800a3aa:	2301      	movs	r3, #1
 800a3ac:	4652      	mov	r2, sl
 800a3ae:	4631      	mov	r1, r6
 800a3b0:	4628      	mov	r0, r5
 800a3b2:	47b8      	blx	r7
 800a3b4:	3001      	adds	r0, #1
 800a3b6:	f43f ae52 	beq.w	800a05e <_printf_float+0xc2>
 800a3ba:	f108 0801 	add.w	r8, r8, #1
 800a3be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a3c0:	3b01      	subs	r3, #1
 800a3c2:	4543      	cmp	r3, r8
 800a3c4:	dcf1      	bgt.n	800a3aa <_printf_float+0x40e>
 800a3c6:	464b      	mov	r3, r9
 800a3c8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a3cc:	e6dc      	b.n	800a188 <_printf_float+0x1ec>
 800a3ce:	f04f 0800 	mov.w	r8, #0
 800a3d2:	f104 0a1a 	add.w	sl, r4, #26
 800a3d6:	e7f2      	b.n	800a3be <_printf_float+0x422>
 800a3d8:	2301      	movs	r3, #1
 800a3da:	4642      	mov	r2, r8
 800a3dc:	e7df      	b.n	800a39e <_printf_float+0x402>
 800a3de:	2301      	movs	r3, #1
 800a3e0:	464a      	mov	r2, r9
 800a3e2:	4631      	mov	r1, r6
 800a3e4:	4628      	mov	r0, r5
 800a3e6:	47b8      	blx	r7
 800a3e8:	3001      	adds	r0, #1
 800a3ea:	f43f ae38 	beq.w	800a05e <_printf_float+0xc2>
 800a3ee:	f108 0801 	add.w	r8, r8, #1
 800a3f2:	68e3      	ldr	r3, [r4, #12]
 800a3f4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a3f6:	1a5b      	subs	r3, r3, r1
 800a3f8:	4543      	cmp	r3, r8
 800a3fa:	dcf0      	bgt.n	800a3de <_printf_float+0x442>
 800a3fc:	e6fa      	b.n	800a1f4 <_printf_float+0x258>
 800a3fe:	f04f 0800 	mov.w	r8, #0
 800a402:	f104 0919 	add.w	r9, r4, #25
 800a406:	e7f4      	b.n	800a3f2 <_printf_float+0x456>

0800a408 <_printf_common>:
 800a408:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a40c:	4616      	mov	r6, r2
 800a40e:	4699      	mov	r9, r3
 800a410:	688a      	ldr	r2, [r1, #8]
 800a412:	690b      	ldr	r3, [r1, #16]
 800a414:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a418:	4293      	cmp	r3, r2
 800a41a:	bfb8      	it	lt
 800a41c:	4613      	movlt	r3, r2
 800a41e:	6033      	str	r3, [r6, #0]
 800a420:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a424:	4607      	mov	r7, r0
 800a426:	460c      	mov	r4, r1
 800a428:	b10a      	cbz	r2, 800a42e <_printf_common+0x26>
 800a42a:	3301      	adds	r3, #1
 800a42c:	6033      	str	r3, [r6, #0]
 800a42e:	6823      	ldr	r3, [r4, #0]
 800a430:	0699      	lsls	r1, r3, #26
 800a432:	bf42      	ittt	mi
 800a434:	6833      	ldrmi	r3, [r6, #0]
 800a436:	3302      	addmi	r3, #2
 800a438:	6033      	strmi	r3, [r6, #0]
 800a43a:	6825      	ldr	r5, [r4, #0]
 800a43c:	f015 0506 	ands.w	r5, r5, #6
 800a440:	d106      	bne.n	800a450 <_printf_common+0x48>
 800a442:	f104 0a19 	add.w	sl, r4, #25
 800a446:	68e3      	ldr	r3, [r4, #12]
 800a448:	6832      	ldr	r2, [r6, #0]
 800a44a:	1a9b      	subs	r3, r3, r2
 800a44c:	42ab      	cmp	r3, r5
 800a44e:	dc26      	bgt.n	800a49e <_printf_common+0x96>
 800a450:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a454:	1e13      	subs	r3, r2, #0
 800a456:	6822      	ldr	r2, [r4, #0]
 800a458:	bf18      	it	ne
 800a45a:	2301      	movne	r3, #1
 800a45c:	0692      	lsls	r2, r2, #26
 800a45e:	d42b      	bmi.n	800a4b8 <_printf_common+0xb0>
 800a460:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a464:	4649      	mov	r1, r9
 800a466:	4638      	mov	r0, r7
 800a468:	47c0      	blx	r8
 800a46a:	3001      	adds	r0, #1
 800a46c:	d01e      	beq.n	800a4ac <_printf_common+0xa4>
 800a46e:	6823      	ldr	r3, [r4, #0]
 800a470:	68e5      	ldr	r5, [r4, #12]
 800a472:	6832      	ldr	r2, [r6, #0]
 800a474:	f003 0306 	and.w	r3, r3, #6
 800a478:	2b04      	cmp	r3, #4
 800a47a:	bf08      	it	eq
 800a47c:	1aad      	subeq	r5, r5, r2
 800a47e:	68a3      	ldr	r3, [r4, #8]
 800a480:	6922      	ldr	r2, [r4, #16]
 800a482:	bf0c      	ite	eq
 800a484:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a488:	2500      	movne	r5, #0
 800a48a:	4293      	cmp	r3, r2
 800a48c:	bfc4      	itt	gt
 800a48e:	1a9b      	subgt	r3, r3, r2
 800a490:	18ed      	addgt	r5, r5, r3
 800a492:	2600      	movs	r6, #0
 800a494:	341a      	adds	r4, #26
 800a496:	42b5      	cmp	r5, r6
 800a498:	d11a      	bne.n	800a4d0 <_printf_common+0xc8>
 800a49a:	2000      	movs	r0, #0
 800a49c:	e008      	b.n	800a4b0 <_printf_common+0xa8>
 800a49e:	2301      	movs	r3, #1
 800a4a0:	4652      	mov	r2, sl
 800a4a2:	4649      	mov	r1, r9
 800a4a4:	4638      	mov	r0, r7
 800a4a6:	47c0      	blx	r8
 800a4a8:	3001      	adds	r0, #1
 800a4aa:	d103      	bne.n	800a4b4 <_printf_common+0xac>
 800a4ac:	f04f 30ff 	mov.w	r0, #4294967295
 800a4b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a4b4:	3501      	adds	r5, #1
 800a4b6:	e7c6      	b.n	800a446 <_printf_common+0x3e>
 800a4b8:	18e1      	adds	r1, r4, r3
 800a4ba:	1c5a      	adds	r2, r3, #1
 800a4bc:	2030      	movs	r0, #48	; 0x30
 800a4be:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a4c2:	4422      	add	r2, r4
 800a4c4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a4c8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a4cc:	3302      	adds	r3, #2
 800a4ce:	e7c7      	b.n	800a460 <_printf_common+0x58>
 800a4d0:	2301      	movs	r3, #1
 800a4d2:	4622      	mov	r2, r4
 800a4d4:	4649      	mov	r1, r9
 800a4d6:	4638      	mov	r0, r7
 800a4d8:	47c0      	blx	r8
 800a4da:	3001      	adds	r0, #1
 800a4dc:	d0e6      	beq.n	800a4ac <_printf_common+0xa4>
 800a4de:	3601      	adds	r6, #1
 800a4e0:	e7d9      	b.n	800a496 <_printf_common+0x8e>
	...

0800a4e4 <_printf_i>:
 800a4e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a4e8:	7e0f      	ldrb	r7, [r1, #24]
 800a4ea:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a4ec:	2f78      	cmp	r7, #120	; 0x78
 800a4ee:	4691      	mov	r9, r2
 800a4f0:	4680      	mov	r8, r0
 800a4f2:	460c      	mov	r4, r1
 800a4f4:	469a      	mov	sl, r3
 800a4f6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a4fa:	d807      	bhi.n	800a50c <_printf_i+0x28>
 800a4fc:	2f62      	cmp	r7, #98	; 0x62
 800a4fe:	d80a      	bhi.n	800a516 <_printf_i+0x32>
 800a500:	2f00      	cmp	r7, #0
 800a502:	f000 80d8 	beq.w	800a6b6 <_printf_i+0x1d2>
 800a506:	2f58      	cmp	r7, #88	; 0x58
 800a508:	f000 80a3 	beq.w	800a652 <_printf_i+0x16e>
 800a50c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a510:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a514:	e03a      	b.n	800a58c <_printf_i+0xa8>
 800a516:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a51a:	2b15      	cmp	r3, #21
 800a51c:	d8f6      	bhi.n	800a50c <_printf_i+0x28>
 800a51e:	a101      	add	r1, pc, #4	; (adr r1, 800a524 <_printf_i+0x40>)
 800a520:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a524:	0800a57d 	.word	0x0800a57d
 800a528:	0800a591 	.word	0x0800a591
 800a52c:	0800a50d 	.word	0x0800a50d
 800a530:	0800a50d 	.word	0x0800a50d
 800a534:	0800a50d 	.word	0x0800a50d
 800a538:	0800a50d 	.word	0x0800a50d
 800a53c:	0800a591 	.word	0x0800a591
 800a540:	0800a50d 	.word	0x0800a50d
 800a544:	0800a50d 	.word	0x0800a50d
 800a548:	0800a50d 	.word	0x0800a50d
 800a54c:	0800a50d 	.word	0x0800a50d
 800a550:	0800a69d 	.word	0x0800a69d
 800a554:	0800a5c1 	.word	0x0800a5c1
 800a558:	0800a67f 	.word	0x0800a67f
 800a55c:	0800a50d 	.word	0x0800a50d
 800a560:	0800a50d 	.word	0x0800a50d
 800a564:	0800a6bf 	.word	0x0800a6bf
 800a568:	0800a50d 	.word	0x0800a50d
 800a56c:	0800a5c1 	.word	0x0800a5c1
 800a570:	0800a50d 	.word	0x0800a50d
 800a574:	0800a50d 	.word	0x0800a50d
 800a578:	0800a687 	.word	0x0800a687
 800a57c:	682b      	ldr	r3, [r5, #0]
 800a57e:	1d1a      	adds	r2, r3, #4
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	602a      	str	r2, [r5, #0]
 800a584:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a588:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a58c:	2301      	movs	r3, #1
 800a58e:	e0a3      	b.n	800a6d8 <_printf_i+0x1f4>
 800a590:	6820      	ldr	r0, [r4, #0]
 800a592:	6829      	ldr	r1, [r5, #0]
 800a594:	0606      	lsls	r6, r0, #24
 800a596:	f101 0304 	add.w	r3, r1, #4
 800a59a:	d50a      	bpl.n	800a5b2 <_printf_i+0xce>
 800a59c:	680e      	ldr	r6, [r1, #0]
 800a59e:	602b      	str	r3, [r5, #0]
 800a5a0:	2e00      	cmp	r6, #0
 800a5a2:	da03      	bge.n	800a5ac <_printf_i+0xc8>
 800a5a4:	232d      	movs	r3, #45	; 0x2d
 800a5a6:	4276      	negs	r6, r6
 800a5a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a5ac:	485e      	ldr	r0, [pc, #376]	; (800a728 <_printf_i+0x244>)
 800a5ae:	230a      	movs	r3, #10
 800a5b0:	e019      	b.n	800a5e6 <_printf_i+0x102>
 800a5b2:	680e      	ldr	r6, [r1, #0]
 800a5b4:	602b      	str	r3, [r5, #0]
 800a5b6:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a5ba:	bf18      	it	ne
 800a5bc:	b236      	sxthne	r6, r6
 800a5be:	e7ef      	b.n	800a5a0 <_printf_i+0xbc>
 800a5c0:	682b      	ldr	r3, [r5, #0]
 800a5c2:	6820      	ldr	r0, [r4, #0]
 800a5c4:	1d19      	adds	r1, r3, #4
 800a5c6:	6029      	str	r1, [r5, #0]
 800a5c8:	0601      	lsls	r1, r0, #24
 800a5ca:	d501      	bpl.n	800a5d0 <_printf_i+0xec>
 800a5cc:	681e      	ldr	r6, [r3, #0]
 800a5ce:	e002      	b.n	800a5d6 <_printf_i+0xf2>
 800a5d0:	0646      	lsls	r6, r0, #25
 800a5d2:	d5fb      	bpl.n	800a5cc <_printf_i+0xe8>
 800a5d4:	881e      	ldrh	r6, [r3, #0]
 800a5d6:	4854      	ldr	r0, [pc, #336]	; (800a728 <_printf_i+0x244>)
 800a5d8:	2f6f      	cmp	r7, #111	; 0x6f
 800a5da:	bf0c      	ite	eq
 800a5dc:	2308      	moveq	r3, #8
 800a5de:	230a      	movne	r3, #10
 800a5e0:	2100      	movs	r1, #0
 800a5e2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a5e6:	6865      	ldr	r5, [r4, #4]
 800a5e8:	60a5      	str	r5, [r4, #8]
 800a5ea:	2d00      	cmp	r5, #0
 800a5ec:	bfa2      	ittt	ge
 800a5ee:	6821      	ldrge	r1, [r4, #0]
 800a5f0:	f021 0104 	bicge.w	r1, r1, #4
 800a5f4:	6021      	strge	r1, [r4, #0]
 800a5f6:	b90e      	cbnz	r6, 800a5fc <_printf_i+0x118>
 800a5f8:	2d00      	cmp	r5, #0
 800a5fa:	d04d      	beq.n	800a698 <_printf_i+0x1b4>
 800a5fc:	4615      	mov	r5, r2
 800a5fe:	fbb6 f1f3 	udiv	r1, r6, r3
 800a602:	fb03 6711 	mls	r7, r3, r1, r6
 800a606:	5dc7      	ldrb	r7, [r0, r7]
 800a608:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a60c:	4637      	mov	r7, r6
 800a60e:	42bb      	cmp	r3, r7
 800a610:	460e      	mov	r6, r1
 800a612:	d9f4      	bls.n	800a5fe <_printf_i+0x11a>
 800a614:	2b08      	cmp	r3, #8
 800a616:	d10b      	bne.n	800a630 <_printf_i+0x14c>
 800a618:	6823      	ldr	r3, [r4, #0]
 800a61a:	07de      	lsls	r6, r3, #31
 800a61c:	d508      	bpl.n	800a630 <_printf_i+0x14c>
 800a61e:	6923      	ldr	r3, [r4, #16]
 800a620:	6861      	ldr	r1, [r4, #4]
 800a622:	4299      	cmp	r1, r3
 800a624:	bfde      	ittt	le
 800a626:	2330      	movle	r3, #48	; 0x30
 800a628:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a62c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a630:	1b52      	subs	r2, r2, r5
 800a632:	6122      	str	r2, [r4, #16]
 800a634:	f8cd a000 	str.w	sl, [sp]
 800a638:	464b      	mov	r3, r9
 800a63a:	aa03      	add	r2, sp, #12
 800a63c:	4621      	mov	r1, r4
 800a63e:	4640      	mov	r0, r8
 800a640:	f7ff fee2 	bl	800a408 <_printf_common>
 800a644:	3001      	adds	r0, #1
 800a646:	d14c      	bne.n	800a6e2 <_printf_i+0x1fe>
 800a648:	f04f 30ff 	mov.w	r0, #4294967295
 800a64c:	b004      	add	sp, #16
 800a64e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a652:	4835      	ldr	r0, [pc, #212]	; (800a728 <_printf_i+0x244>)
 800a654:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a658:	6829      	ldr	r1, [r5, #0]
 800a65a:	6823      	ldr	r3, [r4, #0]
 800a65c:	f851 6b04 	ldr.w	r6, [r1], #4
 800a660:	6029      	str	r1, [r5, #0]
 800a662:	061d      	lsls	r5, r3, #24
 800a664:	d514      	bpl.n	800a690 <_printf_i+0x1ac>
 800a666:	07df      	lsls	r7, r3, #31
 800a668:	bf44      	itt	mi
 800a66a:	f043 0320 	orrmi.w	r3, r3, #32
 800a66e:	6023      	strmi	r3, [r4, #0]
 800a670:	b91e      	cbnz	r6, 800a67a <_printf_i+0x196>
 800a672:	6823      	ldr	r3, [r4, #0]
 800a674:	f023 0320 	bic.w	r3, r3, #32
 800a678:	6023      	str	r3, [r4, #0]
 800a67a:	2310      	movs	r3, #16
 800a67c:	e7b0      	b.n	800a5e0 <_printf_i+0xfc>
 800a67e:	6823      	ldr	r3, [r4, #0]
 800a680:	f043 0320 	orr.w	r3, r3, #32
 800a684:	6023      	str	r3, [r4, #0]
 800a686:	2378      	movs	r3, #120	; 0x78
 800a688:	4828      	ldr	r0, [pc, #160]	; (800a72c <_printf_i+0x248>)
 800a68a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a68e:	e7e3      	b.n	800a658 <_printf_i+0x174>
 800a690:	0659      	lsls	r1, r3, #25
 800a692:	bf48      	it	mi
 800a694:	b2b6      	uxthmi	r6, r6
 800a696:	e7e6      	b.n	800a666 <_printf_i+0x182>
 800a698:	4615      	mov	r5, r2
 800a69a:	e7bb      	b.n	800a614 <_printf_i+0x130>
 800a69c:	682b      	ldr	r3, [r5, #0]
 800a69e:	6826      	ldr	r6, [r4, #0]
 800a6a0:	6961      	ldr	r1, [r4, #20]
 800a6a2:	1d18      	adds	r0, r3, #4
 800a6a4:	6028      	str	r0, [r5, #0]
 800a6a6:	0635      	lsls	r5, r6, #24
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	d501      	bpl.n	800a6b0 <_printf_i+0x1cc>
 800a6ac:	6019      	str	r1, [r3, #0]
 800a6ae:	e002      	b.n	800a6b6 <_printf_i+0x1d2>
 800a6b0:	0670      	lsls	r0, r6, #25
 800a6b2:	d5fb      	bpl.n	800a6ac <_printf_i+0x1c8>
 800a6b4:	8019      	strh	r1, [r3, #0]
 800a6b6:	2300      	movs	r3, #0
 800a6b8:	6123      	str	r3, [r4, #16]
 800a6ba:	4615      	mov	r5, r2
 800a6bc:	e7ba      	b.n	800a634 <_printf_i+0x150>
 800a6be:	682b      	ldr	r3, [r5, #0]
 800a6c0:	1d1a      	adds	r2, r3, #4
 800a6c2:	602a      	str	r2, [r5, #0]
 800a6c4:	681d      	ldr	r5, [r3, #0]
 800a6c6:	6862      	ldr	r2, [r4, #4]
 800a6c8:	2100      	movs	r1, #0
 800a6ca:	4628      	mov	r0, r5
 800a6cc:	f7f5 fda0 	bl	8000210 <memchr>
 800a6d0:	b108      	cbz	r0, 800a6d6 <_printf_i+0x1f2>
 800a6d2:	1b40      	subs	r0, r0, r5
 800a6d4:	6060      	str	r0, [r4, #4]
 800a6d6:	6863      	ldr	r3, [r4, #4]
 800a6d8:	6123      	str	r3, [r4, #16]
 800a6da:	2300      	movs	r3, #0
 800a6dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a6e0:	e7a8      	b.n	800a634 <_printf_i+0x150>
 800a6e2:	6923      	ldr	r3, [r4, #16]
 800a6e4:	462a      	mov	r2, r5
 800a6e6:	4649      	mov	r1, r9
 800a6e8:	4640      	mov	r0, r8
 800a6ea:	47d0      	blx	sl
 800a6ec:	3001      	adds	r0, #1
 800a6ee:	d0ab      	beq.n	800a648 <_printf_i+0x164>
 800a6f0:	6823      	ldr	r3, [r4, #0]
 800a6f2:	079b      	lsls	r3, r3, #30
 800a6f4:	d413      	bmi.n	800a71e <_printf_i+0x23a>
 800a6f6:	68e0      	ldr	r0, [r4, #12]
 800a6f8:	9b03      	ldr	r3, [sp, #12]
 800a6fa:	4298      	cmp	r0, r3
 800a6fc:	bfb8      	it	lt
 800a6fe:	4618      	movlt	r0, r3
 800a700:	e7a4      	b.n	800a64c <_printf_i+0x168>
 800a702:	2301      	movs	r3, #1
 800a704:	4632      	mov	r2, r6
 800a706:	4649      	mov	r1, r9
 800a708:	4640      	mov	r0, r8
 800a70a:	47d0      	blx	sl
 800a70c:	3001      	adds	r0, #1
 800a70e:	d09b      	beq.n	800a648 <_printf_i+0x164>
 800a710:	3501      	adds	r5, #1
 800a712:	68e3      	ldr	r3, [r4, #12]
 800a714:	9903      	ldr	r1, [sp, #12]
 800a716:	1a5b      	subs	r3, r3, r1
 800a718:	42ab      	cmp	r3, r5
 800a71a:	dcf2      	bgt.n	800a702 <_printf_i+0x21e>
 800a71c:	e7eb      	b.n	800a6f6 <_printf_i+0x212>
 800a71e:	2500      	movs	r5, #0
 800a720:	f104 0619 	add.w	r6, r4, #25
 800a724:	e7f5      	b.n	800a712 <_printf_i+0x22e>
 800a726:	bf00      	nop
 800a728:	0800ec0a 	.word	0x0800ec0a
 800a72c:	0800ec1b 	.word	0x0800ec1b

0800a730 <iprintf>:
 800a730:	b40f      	push	{r0, r1, r2, r3}
 800a732:	4b0a      	ldr	r3, [pc, #40]	; (800a75c <iprintf+0x2c>)
 800a734:	b513      	push	{r0, r1, r4, lr}
 800a736:	681c      	ldr	r4, [r3, #0]
 800a738:	b124      	cbz	r4, 800a744 <iprintf+0x14>
 800a73a:	69a3      	ldr	r3, [r4, #24]
 800a73c:	b913      	cbnz	r3, 800a744 <iprintf+0x14>
 800a73e:	4620      	mov	r0, r4
 800a740:	f7ff f9c0 	bl	8009ac4 <__sinit>
 800a744:	ab05      	add	r3, sp, #20
 800a746:	9a04      	ldr	r2, [sp, #16]
 800a748:	68a1      	ldr	r1, [r4, #8]
 800a74a:	9301      	str	r3, [sp, #4]
 800a74c:	4620      	mov	r0, r4
 800a74e:	f003 f9bb 	bl	800dac8 <_vfiprintf_r>
 800a752:	b002      	add	sp, #8
 800a754:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a758:	b004      	add	sp, #16
 800a75a:	4770      	bx	lr
 800a75c:	20000028 	.word	0x20000028

0800a760 <_puts_r>:
 800a760:	b570      	push	{r4, r5, r6, lr}
 800a762:	460e      	mov	r6, r1
 800a764:	4605      	mov	r5, r0
 800a766:	b118      	cbz	r0, 800a770 <_puts_r+0x10>
 800a768:	6983      	ldr	r3, [r0, #24]
 800a76a:	b90b      	cbnz	r3, 800a770 <_puts_r+0x10>
 800a76c:	f7ff f9aa 	bl	8009ac4 <__sinit>
 800a770:	69ab      	ldr	r3, [r5, #24]
 800a772:	68ac      	ldr	r4, [r5, #8]
 800a774:	b913      	cbnz	r3, 800a77c <_puts_r+0x1c>
 800a776:	4628      	mov	r0, r5
 800a778:	f7ff f9a4 	bl	8009ac4 <__sinit>
 800a77c:	4b2c      	ldr	r3, [pc, #176]	; (800a830 <_puts_r+0xd0>)
 800a77e:	429c      	cmp	r4, r3
 800a780:	d120      	bne.n	800a7c4 <_puts_r+0x64>
 800a782:	686c      	ldr	r4, [r5, #4]
 800a784:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a786:	07db      	lsls	r3, r3, #31
 800a788:	d405      	bmi.n	800a796 <_puts_r+0x36>
 800a78a:	89a3      	ldrh	r3, [r4, #12]
 800a78c:	0598      	lsls	r0, r3, #22
 800a78e:	d402      	bmi.n	800a796 <_puts_r+0x36>
 800a790:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a792:	f7ff fa5a 	bl	8009c4a <__retarget_lock_acquire_recursive>
 800a796:	89a3      	ldrh	r3, [r4, #12]
 800a798:	0719      	lsls	r1, r3, #28
 800a79a:	d51d      	bpl.n	800a7d8 <_puts_r+0x78>
 800a79c:	6923      	ldr	r3, [r4, #16]
 800a79e:	b1db      	cbz	r3, 800a7d8 <_puts_r+0x78>
 800a7a0:	3e01      	subs	r6, #1
 800a7a2:	68a3      	ldr	r3, [r4, #8]
 800a7a4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a7a8:	3b01      	subs	r3, #1
 800a7aa:	60a3      	str	r3, [r4, #8]
 800a7ac:	bb39      	cbnz	r1, 800a7fe <_puts_r+0x9e>
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	da38      	bge.n	800a824 <_puts_r+0xc4>
 800a7b2:	4622      	mov	r2, r4
 800a7b4:	210a      	movs	r1, #10
 800a7b6:	4628      	mov	r0, r5
 800a7b8:	f000 ff94 	bl	800b6e4 <__swbuf_r>
 800a7bc:	3001      	adds	r0, #1
 800a7be:	d011      	beq.n	800a7e4 <_puts_r+0x84>
 800a7c0:	250a      	movs	r5, #10
 800a7c2:	e011      	b.n	800a7e8 <_puts_r+0x88>
 800a7c4:	4b1b      	ldr	r3, [pc, #108]	; (800a834 <_puts_r+0xd4>)
 800a7c6:	429c      	cmp	r4, r3
 800a7c8:	d101      	bne.n	800a7ce <_puts_r+0x6e>
 800a7ca:	68ac      	ldr	r4, [r5, #8]
 800a7cc:	e7da      	b.n	800a784 <_puts_r+0x24>
 800a7ce:	4b1a      	ldr	r3, [pc, #104]	; (800a838 <_puts_r+0xd8>)
 800a7d0:	429c      	cmp	r4, r3
 800a7d2:	bf08      	it	eq
 800a7d4:	68ec      	ldreq	r4, [r5, #12]
 800a7d6:	e7d5      	b.n	800a784 <_puts_r+0x24>
 800a7d8:	4621      	mov	r1, r4
 800a7da:	4628      	mov	r0, r5
 800a7dc:	f000 ffe6 	bl	800b7ac <__swsetup_r>
 800a7e0:	2800      	cmp	r0, #0
 800a7e2:	d0dd      	beq.n	800a7a0 <_puts_r+0x40>
 800a7e4:	f04f 35ff 	mov.w	r5, #4294967295
 800a7e8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a7ea:	07da      	lsls	r2, r3, #31
 800a7ec:	d405      	bmi.n	800a7fa <_puts_r+0x9a>
 800a7ee:	89a3      	ldrh	r3, [r4, #12]
 800a7f0:	059b      	lsls	r3, r3, #22
 800a7f2:	d402      	bmi.n	800a7fa <_puts_r+0x9a>
 800a7f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a7f6:	f7ff fa29 	bl	8009c4c <__retarget_lock_release_recursive>
 800a7fa:	4628      	mov	r0, r5
 800a7fc:	bd70      	pop	{r4, r5, r6, pc}
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	da04      	bge.n	800a80c <_puts_r+0xac>
 800a802:	69a2      	ldr	r2, [r4, #24]
 800a804:	429a      	cmp	r2, r3
 800a806:	dc06      	bgt.n	800a816 <_puts_r+0xb6>
 800a808:	290a      	cmp	r1, #10
 800a80a:	d004      	beq.n	800a816 <_puts_r+0xb6>
 800a80c:	6823      	ldr	r3, [r4, #0]
 800a80e:	1c5a      	adds	r2, r3, #1
 800a810:	6022      	str	r2, [r4, #0]
 800a812:	7019      	strb	r1, [r3, #0]
 800a814:	e7c5      	b.n	800a7a2 <_puts_r+0x42>
 800a816:	4622      	mov	r2, r4
 800a818:	4628      	mov	r0, r5
 800a81a:	f000 ff63 	bl	800b6e4 <__swbuf_r>
 800a81e:	3001      	adds	r0, #1
 800a820:	d1bf      	bne.n	800a7a2 <_puts_r+0x42>
 800a822:	e7df      	b.n	800a7e4 <_puts_r+0x84>
 800a824:	6823      	ldr	r3, [r4, #0]
 800a826:	250a      	movs	r5, #10
 800a828:	1c5a      	adds	r2, r3, #1
 800a82a:	6022      	str	r2, [r4, #0]
 800a82c:	701d      	strb	r5, [r3, #0]
 800a82e:	e7db      	b.n	800a7e8 <_puts_r+0x88>
 800a830:	0800ebb4 	.word	0x0800ebb4
 800a834:	0800ebd4 	.word	0x0800ebd4
 800a838:	0800eb94 	.word	0x0800eb94

0800a83c <puts>:
 800a83c:	4b02      	ldr	r3, [pc, #8]	; (800a848 <puts+0xc>)
 800a83e:	4601      	mov	r1, r0
 800a840:	6818      	ldr	r0, [r3, #0]
 800a842:	f7ff bf8d 	b.w	800a760 <_puts_r>
 800a846:	bf00      	nop
 800a848:	20000028 	.word	0x20000028

0800a84c <realloc>:
 800a84c:	4b02      	ldr	r3, [pc, #8]	; (800a858 <realloc+0xc>)
 800a84e:	460a      	mov	r2, r1
 800a850:	4601      	mov	r1, r0
 800a852:	6818      	ldr	r0, [r3, #0]
 800a854:	f002 bf83 	b.w	800d75e <_realloc_r>
 800a858:	20000028 	.word	0x20000028

0800a85c <cleanup_glue>:
 800a85c:	b538      	push	{r3, r4, r5, lr}
 800a85e:	460c      	mov	r4, r1
 800a860:	6809      	ldr	r1, [r1, #0]
 800a862:	4605      	mov	r5, r0
 800a864:	b109      	cbz	r1, 800a86a <cleanup_glue+0xe>
 800a866:	f7ff fff9 	bl	800a85c <cleanup_glue>
 800a86a:	4621      	mov	r1, r4
 800a86c:	4628      	mov	r0, r5
 800a86e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a872:	f7ff ba13 	b.w	8009c9c <_free_r>
	...

0800a878 <_reclaim_reent>:
 800a878:	4b2c      	ldr	r3, [pc, #176]	; (800a92c <_reclaim_reent+0xb4>)
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	4283      	cmp	r3, r0
 800a87e:	b570      	push	{r4, r5, r6, lr}
 800a880:	4604      	mov	r4, r0
 800a882:	d051      	beq.n	800a928 <_reclaim_reent+0xb0>
 800a884:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800a886:	b143      	cbz	r3, 800a89a <_reclaim_reent+0x22>
 800a888:	68db      	ldr	r3, [r3, #12]
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d14a      	bne.n	800a924 <_reclaim_reent+0xac>
 800a88e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a890:	6819      	ldr	r1, [r3, #0]
 800a892:	b111      	cbz	r1, 800a89a <_reclaim_reent+0x22>
 800a894:	4620      	mov	r0, r4
 800a896:	f7ff fa01 	bl	8009c9c <_free_r>
 800a89a:	6961      	ldr	r1, [r4, #20]
 800a89c:	b111      	cbz	r1, 800a8a4 <_reclaim_reent+0x2c>
 800a89e:	4620      	mov	r0, r4
 800a8a0:	f7ff f9fc 	bl	8009c9c <_free_r>
 800a8a4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800a8a6:	b111      	cbz	r1, 800a8ae <_reclaim_reent+0x36>
 800a8a8:	4620      	mov	r0, r4
 800a8aa:	f7ff f9f7 	bl	8009c9c <_free_r>
 800a8ae:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800a8b0:	b111      	cbz	r1, 800a8b8 <_reclaim_reent+0x40>
 800a8b2:	4620      	mov	r0, r4
 800a8b4:	f7ff f9f2 	bl	8009c9c <_free_r>
 800a8b8:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800a8ba:	b111      	cbz	r1, 800a8c2 <_reclaim_reent+0x4a>
 800a8bc:	4620      	mov	r0, r4
 800a8be:	f7ff f9ed 	bl	8009c9c <_free_r>
 800a8c2:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800a8c4:	b111      	cbz	r1, 800a8cc <_reclaim_reent+0x54>
 800a8c6:	4620      	mov	r0, r4
 800a8c8:	f7ff f9e8 	bl	8009c9c <_free_r>
 800a8cc:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800a8ce:	b111      	cbz	r1, 800a8d6 <_reclaim_reent+0x5e>
 800a8d0:	4620      	mov	r0, r4
 800a8d2:	f7ff f9e3 	bl	8009c9c <_free_r>
 800a8d6:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800a8d8:	b111      	cbz	r1, 800a8e0 <_reclaim_reent+0x68>
 800a8da:	4620      	mov	r0, r4
 800a8dc:	f7ff f9de 	bl	8009c9c <_free_r>
 800a8e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a8e2:	b111      	cbz	r1, 800a8ea <_reclaim_reent+0x72>
 800a8e4:	4620      	mov	r0, r4
 800a8e6:	f7ff f9d9 	bl	8009c9c <_free_r>
 800a8ea:	69a3      	ldr	r3, [r4, #24]
 800a8ec:	b1e3      	cbz	r3, 800a928 <_reclaim_reent+0xb0>
 800a8ee:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800a8f0:	4620      	mov	r0, r4
 800a8f2:	4798      	blx	r3
 800a8f4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800a8f6:	b1b9      	cbz	r1, 800a928 <_reclaim_reent+0xb0>
 800a8f8:	4620      	mov	r0, r4
 800a8fa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a8fe:	f7ff bfad 	b.w	800a85c <cleanup_glue>
 800a902:	5949      	ldr	r1, [r1, r5]
 800a904:	b941      	cbnz	r1, 800a918 <_reclaim_reent+0xa0>
 800a906:	3504      	adds	r5, #4
 800a908:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a90a:	2d80      	cmp	r5, #128	; 0x80
 800a90c:	68d9      	ldr	r1, [r3, #12]
 800a90e:	d1f8      	bne.n	800a902 <_reclaim_reent+0x8a>
 800a910:	4620      	mov	r0, r4
 800a912:	f7ff f9c3 	bl	8009c9c <_free_r>
 800a916:	e7ba      	b.n	800a88e <_reclaim_reent+0x16>
 800a918:	680e      	ldr	r6, [r1, #0]
 800a91a:	4620      	mov	r0, r4
 800a91c:	f7ff f9be 	bl	8009c9c <_free_r>
 800a920:	4631      	mov	r1, r6
 800a922:	e7ef      	b.n	800a904 <_reclaim_reent+0x8c>
 800a924:	2500      	movs	r5, #0
 800a926:	e7ef      	b.n	800a908 <_reclaim_reent+0x90>
 800a928:	bd70      	pop	{r4, r5, r6, pc}
 800a92a:	bf00      	nop
 800a92c:	20000028 	.word	0x20000028

0800a930 <_sbrk_r>:
 800a930:	b538      	push	{r3, r4, r5, lr}
 800a932:	4d06      	ldr	r5, [pc, #24]	; (800a94c <_sbrk_r+0x1c>)
 800a934:	2300      	movs	r3, #0
 800a936:	4604      	mov	r4, r0
 800a938:	4608      	mov	r0, r1
 800a93a:	602b      	str	r3, [r5, #0]
 800a93c:	f7f8 ff14 	bl	8003768 <_sbrk>
 800a940:	1c43      	adds	r3, r0, #1
 800a942:	d102      	bne.n	800a94a <_sbrk_r+0x1a>
 800a944:	682b      	ldr	r3, [r5, #0]
 800a946:	b103      	cbz	r3, 800a94a <_sbrk_r+0x1a>
 800a948:	6023      	str	r3, [r4, #0]
 800a94a:	bd38      	pop	{r3, r4, r5, pc}
 800a94c:	20015ad0 	.word	0x20015ad0

0800a950 <siprintf>:
 800a950:	b40e      	push	{r1, r2, r3}
 800a952:	b500      	push	{lr}
 800a954:	b09c      	sub	sp, #112	; 0x70
 800a956:	ab1d      	add	r3, sp, #116	; 0x74
 800a958:	9002      	str	r0, [sp, #8]
 800a95a:	9006      	str	r0, [sp, #24]
 800a95c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a960:	4809      	ldr	r0, [pc, #36]	; (800a988 <siprintf+0x38>)
 800a962:	9107      	str	r1, [sp, #28]
 800a964:	9104      	str	r1, [sp, #16]
 800a966:	4909      	ldr	r1, [pc, #36]	; (800a98c <siprintf+0x3c>)
 800a968:	f853 2b04 	ldr.w	r2, [r3], #4
 800a96c:	9105      	str	r1, [sp, #20]
 800a96e:	6800      	ldr	r0, [r0, #0]
 800a970:	9301      	str	r3, [sp, #4]
 800a972:	a902      	add	r1, sp, #8
 800a974:	f002 ff7e 	bl	800d874 <_svfiprintf_r>
 800a978:	9b02      	ldr	r3, [sp, #8]
 800a97a:	2200      	movs	r2, #0
 800a97c:	701a      	strb	r2, [r3, #0]
 800a97e:	b01c      	add	sp, #112	; 0x70
 800a980:	f85d eb04 	ldr.w	lr, [sp], #4
 800a984:	b003      	add	sp, #12
 800a986:	4770      	bx	lr
 800a988:	20000028 	.word	0x20000028
 800a98c:	ffff0208 	.word	0xffff0208

0800a990 <__sread>:
 800a990:	b510      	push	{r4, lr}
 800a992:	460c      	mov	r4, r1
 800a994:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a998:	f003 f9c6 	bl	800dd28 <_read_r>
 800a99c:	2800      	cmp	r0, #0
 800a99e:	bfab      	itete	ge
 800a9a0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a9a2:	89a3      	ldrhlt	r3, [r4, #12]
 800a9a4:	181b      	addge	r3, r3, r0
 800a9a6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a9aa:	bfac      	ite	ge
 800a9ac:	6563      	strge	r3, [r4, #84]	; 0x54
 800a9ae:	81a3      	strhlt	r3, [r4, #12]
 800a9b0:	bd10      	pop	{r4, pc}

0800a9b2 <__swrite>:
 800a9b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a9b6:	461f      	mov	r7, r3
 800a9b8:	898b      	ldrh	r3, [r1, #12]
 800a9ba:	05db      	lsls	r3, r3, #23
 800a9bc:	4605      	mov	r5, r0
 800a9be:	460c      	mov	r4, r1
 800a9c0:	4616      	mov	r6, r2
 800a9c2:	d505      	bpl.n	800a9d0 <__swrite+0x1e>
 800a9c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9c8:	2302      	movs	r3, #2
 800a9ca:	2200      	movs	r2, #0
 800a9cc:	f002 f95a 	bl	800cc84 <_lseek_r>
 800a9d0:	89a3      	ldrh	r3, [r4, #12]
 800a9d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a9d6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a9da:	81a3      	strh	r3, [r4, #12]
 800a9dc:	4632      	mov	r2, r6
 800a9de:	463b      	mov	r3, r7
 800a9e0:	4628      	mov	r0, r5
 800a9e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a9e6:	f000 becf 	b.w	800b788 <_write_r>

0800a9ea <__sseek>:
 800a9ea:	b510      	push	{r4, lr}
 800a9ec:	460c      	mov	r4, r1
 800a9ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9f2:	f002 f947 	bl	800cc84 <_lseek_r>
 800a9f6:	1c43      	adds	r3, r0, #1
 800a9f8:	89a3      	ldrh	r3, [r4, #12]
 800a9fa:	bf15      	itete	ne
 800a9fc:	6560      	strne	r0, [r4, #84]	; 0x54
 800a9fe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800aa02:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800aa06:	81a3      	strheq	r3, [r4, #12]
 800aa08:	bf18      	it	ne
 800aa0a:	81a3      	strhne	r3, [r4, #12]
 800aa0c:	bd10      	pop	{r4, pc}

0800aa0e <__sclose>:
 800aa0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa12:	f000 bf39 	b.w	800b888 <_close_r>

0800aa16 <strcat>:
 800aa16:	b510      	push	{r4, lr}
 800aa18:	4602      	mov	r2, r0
 800aa1a:	7814      	ldrb	r4, [r2, #0]
 800aa1c:	4613      	mov	r3, r2
 800aa1e:	3201      	adds	r2, #1
 800aa20:	2c00      	cmp	r4, #0
 800aa22:	d1fa      	bne.n	800aa1a <strcat+0x4>
 800aa24:	3b01      	subs	r3, #1
 800aa26:	f811 2b01 	ldrb.w	r2, [r1], #1
 800aa2a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800aa2e:	2a00      	cmp	r2, #0
 800aa30:	d1f9      	bne.n	800aa26 <strcat+0x10>
 800aa32:	bd10      	pop	{r4, pc}

0800aa34 <strncmp>:
 800aa34:	b510      	push	{r4, lr}
 800aa36:	b17a      	cbz	r2, 800aa58 <strncmp+0x24>
 800aa38:	4603      	mov	r3, r0
 800aa3a:	3901      	subs	r1, #1
 800aa3c:	1884      	adds	r4, r0, r2
 800aa3e:	f813 0b01 	ldrb.w	r0, [r3], #1
 800aa42:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800aa46:	4290      	cmp	r0, r2
 800aa48:	d101      	bne.n	800aa4e <strncmp+0x1a>
 800aa4a:	42a3      	cmp	r3, r4
 800aa4c:	d101      	bne.n	800aa52 <strncmp+0x1e>
 800aa4e:	1a80      	subs	r0, r0, r2
 800aa50:	bd10      	pop	{r4, pc}
 800aa52:	2800      	cmp	r0, #0
 800aa54:	d1f3      	bne.n	800aa3e <strncmp+0xa>
 800aa56:	e7fa      	b.n	800aa4e <strncmp+0x1a>
 800aa58:	4610      	mov	r0, r2
 800aa5a:	e7f9      	b.n	800aa50 <strncmp+0x1c>

0800aa5c <strstr>:
 800aa5c:	780a      	ldrb	r2, [r1, #0]
 800aa5e:	b570      	push	{r4, r5, r6, lr}
 800aa60:	b96a      	cbnz	r2, 800aa7e <strstr+0x22>
 800aa62:	bd70      	pop	{r4, r5, r6, pc}
 800aa64:	429a      	cmp	r2, r3
 800aa66:	d109      	bne.n	800aa7c <strstr+0x20>
 800aa68:	460c      	mov	r4, r1
 800aa6a:	4605      	mov	r5, r0
 800aa6c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d0f6      	beq.n	800aa62 <strstr+0x6>
 800aa74:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800aa78:	429e      	cmp	r6, r3
 800aa7a:	d0f7      	beq.n	800aa6c <strstr+0x10>
 800aa7c:	3001      	adds	r0, #1
 800aa7e:	7803      	ldrb	r3, [r0, #0]
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d1ef      	bne.n	800aa64 <strstr+0x8>
 800aa84:	4618      	mov	r0, r3
 800aa86:	e7ec      	b.n	800aa62 <strstr+0x6>

0800aa88 <sulp>:
 800aa88:	b570      	push	{r4, r5, r6, lr}
 800aa8a:	4604      	mov	r4, r0
 800aa8c:	460d      	mov	r5, r1
 800aa8e:	ec45 4b10 	vmov	d0, r4, r5
 800aa92:	4616      	mov	r6, r2
 800aa94:	f002 fcfe 	bl	800d494 <__ulp>
 800aa98:	ec51 0b10 	vmov	r0, r1, d0
 800aa9c:	b17e      	cbz	r6, 800aabe <sulp+0x36>
 800aa9e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800aaa2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	dd09      	ble.n	800aabe <sulp+0x36>
 800aaaa:	051b      	lsls	r3, r3, #20
 800aaac:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800aab0:	2400      	movs	r4, #0
 800aab2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800aab6:	4622      	mov	r2, r4
 800aab8:	462b      	mov	r3, r5
 800aaba:	f7f5 fdb5 	bl	8000628 <__aeabi_dmul>
 800aabe:	bd70      	pop	{r4, r5, r6, pc}

0800aac0 <_strtod_l>:
 800aac0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aac4:	ed2d 8b02 	vpush	{d8}
 800aac8:	b09d      	sub	sp, #116	; 0x74
 800aaca:	461f      	mov	r7, r3
 800aacc:	2300      	movs	r3, #0
 800aace:	9318      	str	r3, [sp, #96]	; 0x60
 800aad0:	4ba2      	ldr	r3, [pc, #648]	; (800ad5c <_strtod_l+0x29c>)
 800aad2:	9213      	str	r2, [sp, #76]	; 0x4c
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	9305      	str	r3, [sp, #20]
 800aad8:	4604      	mov	r4, r0
 800aada:	4618      	mov	r0, r3
 800aadc:	4688      	mov	r8, r1
 800aade:	f7f5 fb89 	bl	80001f4 <strlen>
 800aae2:	f04f 0a00 	mov.w	sl, #0
 800aae6:	4605      	mov	r5, r0
 800aae8:	f04f 0b00 	mov.w	fp, #0
 800aaec:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800aaf0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800aaf2:	781a      	ldrb	r2, [r3, #0]
 800aaf4:	2a2b      	cmp	r2, #43	; 0x2b
 800aaf6:	d04e      	beq.n	800ab96 <_strtod_l+0xd6>
 800aaf8:	d83b      	bhi.n	800ab72 <_strtod_l+0xb2>
 800aafa:	2a0d      	cmp	r2, #13
 800aafc:	d834      	bhi.n	800ab68 <_strtod_l+0xa8>
 800aafe:	2a08      	cmp	r2, #8
 800ab00:	d834      	bhi.n	800ab6c <_strtod_l+0xac>
 800ab02:	2a00      	cmp	r2, #0
 800ab04:	d03e      	beq.n	800ab84 <_strtod_l+0xc4>
 800ab06:	2300      	movs	r3, #0
 800ab08:	930a      	str	r3, [sp, #40]	; 0x28
 800ab0a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800ab0c:	7833      	ldrb	r3, [r6, #0]
 800ab0e:	2b30      	cmp	r3, #48	; 0x30
 800ab10:	f040 80b0 	bne.w	800ac74 <_strtod_l+0x1b4>
 800ab14:	7873      	ldrb	r3, [r6, #1]
 800ab16:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800ab1a:	2b58      	cmp	r3, #88	; 0x58
 800ab1c:	d168      	bne.n	800abf0 <_strtod_l+0x130>
 800ab1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ab20:	9301      	str	r3, [sp, #4]
 800ab22:	ab18      	add	r3, sp, #96	; 0x60
 800ab24:	9702      	str	r7, [sp, #8]
 800ab26:	9300      	str	r3, [sp, #0]
 800ab28:	4a8d      	ldr	r2, [pc, #564]	; (800ad60 <_strtod_l+0x2a0>)
 800ab2a:	ab19      	add	r3, sp, #100	; 0x64
 800ab2c:	a917      	add	r1, sp, #92	; 0x5c
 800ab2e:	4620      	mov	r0, r4
 800ab30:	f001 fd9c 	bl	800c66c <__gethex>
 800ab34:	f010 0707 	ands.w	r7, r0, #7
 800ab38:	4605      	mov	r5, r0
 800ab3a:	d005      	beq.n	800ab48 <_strtod_l+0x88>
 800ab3c:	2f06      	cmp	r7, #6
 800ab3e:	d12c      	bne.n	800ab9a <_strtod_l+0xda>
 800ab40:	3601      	adds	r6, #1
 800ab42:	2300      	movs	r3, #0
 800ab44:	9617      	str	r6, [sp, #92]	; 0x5c
 800ab46:	930a      	str	r3, [sp, #40]	; 0x28
 800ab48:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	f040 8590 	bne.w	800b670 <_strtod_l+0xbb0>
 800ab50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ab52:	b1eb      	cbz	r3, 800ab90 <_strtod_l+0xd0>
 800ab54:	4652      	mov	r2, sl
 800ab56:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800ab5a:	ec43 2b10 	vmov	d0, r2, r3
 800ab5e:	b01d      	add	sp, #116	; 0x74
 800ab60:	ecbd 8b02 	vpop	{d8}
 800ab64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab68:	2a20      	cmp	r2, #32
 800ab6a:	d1cc      	bne.n	800ab06 <_strtod_l+0x46>
 800ab6c:	3301      	adds	r3, #1
 800ab6e:	9317      	str	r3, [sp, #92]	; 0x5c
 800ab70:	e7be      	b.n	800aaf0 <_strtod_l+0x30>
 800ab72:	2a2d      	cmp	r2, #45	; 0x2d
 800ab74:	d1c7      	bne.n	800ab06 <_strtod_l+0x46>
 800ab76:	2201      	movs	r2, #1
 800ab78:	920a      	str	r2, [sp, #40]	; 0x28
 800ab7a:	1c5a      	adds	r2, r3, #1
 800ab7c:	9217      	str	r2, [sp, #92]	; 0x5c
 800ab7e:	785b      	ldrb	r3, [r3, #1]
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d1c2      	bne.n	800ab0a <_strtod_l+0x4a>
 800ab84:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ab86:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	f040 856e 	bne.w	800b66c <_strtod_l+0xbac>
 800ab90:	4652      	mov	r2, sl
 800ab92:	465b      	mov	r3, fp
 800ab94:	e7e1      	b.n	800ab5a <_strtod_l+0x9a>
 800ab96:	2200      	movs	r2, #0
 800ab98:	e7ee      	b.n	800ab78 <_strtod_l+0xb8>
 800ab9a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800ab9c:	b13a      	cbz	r2, 800abae <_strtod_l+0xee>
 800ab9e:	2135      	movs	r1, #53	; 0x35
 800aba0:	a81a      	add	r0, sp, #104	; 0x68
 800aba2:	f002 fd82 	bl	800d6aa <__copybits>
 800aba6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800aba8:	4620      	mov	r0, r4
 800abaa:	f002 f941 	bl	800ce30 <_Bfree>
 800abae:	3f01      	subs	r7, #1
 800abb0:	2f04      	cmp	r7, #4
 800abb2:	d806      	bhi.n	800abc2 <_strtod_l+0x102>
 800abb4:	e8df f007 	tbb	[pc, r7]
 800abb8:	1714030a 	.word	0x1714030a
 800abbc:	0a          	.byte	0x0a
 800abbd:	00          	.byte	0x00
 800abbe:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800abc2:	0728      	lsls	r0, r5, #28
 800abc4:	d5c0      	bpl.n	800ab48 <_strtod_l+0x88>
 800abc6:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800abca:	e7bd      	b.n	800ab48 <_strtod_l+0x88>
 800abcc:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800abd0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800abd2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800abd6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800abda:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800abde:	e7f0      	b.n	800abc2 <_strtod_l+0x102>
 800abe0:	f8df b180 	ldr.w	fp, [pc, #384]	; 800ad64 <_strtod_l+0x2a4>
 800abe4:	e7ed      	b.n	800abc2 <_strtod_l+0x102>
 800abe6:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800abea:	f04f 3aff 	mov.w	sl, #4294967295
 800abee:	e7e8      	b.n	800abc2 <_strtod_l+0x102>
 800abf0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800abf2:	1c5a      	adds	r2, r3, #1
 800abf4:	9217      	str	r2, [sp, #92]	; 0x5c
 800abf6:	785b      	ldrb	r3, [r3, #1]
 800abf8:	2b30      	cmp	r3, #48	; 0x30
 800abfa:	d0f9      	beq.n	800abf0 <_strtod_l+0x130>
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d0a3      	beq.n	800ab48 <_strtod_l+0x88>
 800ac00:	2301      	movs	r3, #1
 800ac02:	f04f 0900 	mov.w	r9, #0
 800ac06:	9304      	str	r3, [sp, #16]
 800ac08:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ac0a:	9308      	str	r3, [sp, #32]
 800ac0c:	f8cd 901c 	str.w	r9, [sp, #28]
 800ac10:	464f      	mov	r7, r9
 800ac12:	220a      	movs	r2, #10
 800ac14:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800ac16:	7806      	ldrb	r6, [r0, #0]
 800ac18:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800ac1c:	b2d9      	uxtb	r1, r3
 800ac1e:	2909      	cmp	r1, #9
 800ac20:	d92a      	bls.n	800ac78 <_strtod_l+0x1b8>
 800ac22:	9905      	ldr	r1, [sp, #20]
 800ac24:	462a      	mov	r2, r5
 800ac26:	f7ff ff05 	bl	800aa34 <strncmp>
 800ac2a:	b398      	cbz	r0, 800ac94 <_strtod_l+0x1d4>
 800ac2c:	2000      	movs	r0, #0
 800ac2e:	4632      	mov	r2, r6
 800ac30:	463d      	mov	r5, r7
 800ac32:	9005      	str	r0, [sp, #20]
 800ac34:	4603      	mov	r3, r0
 800ac36:	2a65      	cmp	r2, #101	; 0x65
 800ac38:	d001      	beq.n	800ac3e <_strtod_l+0x17e>
 800ac3a:	2a45      	cmp	r2, #69	; 0x45
 800ac3c:	d118      	bne.n	800ac70 <_strtod_l+0x1b0>
 800ac3e:	b91d      	cbnz	r5, 800ac48 <_strtod_l+0x188>
 800ac40:	9a04      	ldr	r2, [sp, #16]
 800ac42:	4302      	orrs	r2, r0
 800ac44:	d09e      	beq.n	800ab84 <_strtod_l+0xc4>
 800ac46:	2500      	movs	r5, #0
 800ac48:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800ac4c:	f108 0201 	add.w	r2, r8, #1
 800ac50:	9217      	str	r2, [sp, #92]	; 0x5c
 800ac52:	f898 2001 	ldrb.w	r2, [r8, #1]
 800ac56:	2a2b      	cmp	r2, #43	; 0x2b
 800ac58:	d075      	beq.n	800ad46 <_strtod_l+0x286>
 800ac5a:	2a2d      	cmp	r2, #45	; 0x2d
 800ac5c:	d07b      	beq.n	800ad56 <_strtod_l+0x296>
 800ac5e:	f04f 0c00 	mov.w	ip, #0
 800ac62:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800ac66:	2909      	cmp	r1, #9
 800ac68:	f240 8082 	bls.w	800ad70 <_strtod_l+0x2b0>
 800ac6c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800ac70:	2600      	movs	r6, #0
 800ac72:	e09d      	b.n	800adb0 <_strtod_l+0x2f0>
 800ac74:	2300      	movs	r3, #0
 800ac76:	e7c4      	b.n	800ac02 <_strtod_l+0x142>
 800ac78:	2f08      	cmp	r7, #8
 800ac7a:	bfd8      	it	le
 800ac7c:	9907      	ldrle	r1, [sp, #28]
 800ac7e:	f100 0001 	add.w	r0, r0, #1
 800ac82:	bfda      	itte	le
 800ac84:	fb02 3301 	mlale	r3, r2, r1, r3
 800ac88:	9307      	strle	r3, [sp, #28]
 800ac8a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800ac8e:	3701      	adds	r7, #1
 800ac90:	9017      	str	r0, [sp, #92]	; 0x5c
 800ac92:	e7bf      	b.n	800ac14 <_strtod_l+0x154>
 800ac94:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ac96:	195a      	adds	r2, r3, r5
 800ac98:	9217      	str	r2, [sp, #92]	; 0x5c
 800ac9a:	5d5a      	ldrb	r2, [r3, r5]
 800ac9c:	2f00      	cmp	r7, #0
 800ac9e:	d037      	beq.n	800ad10 <_strtod_l+0x250>
 800aca0:	9005      	str	r0, [sp, #20]
 800aca2:	463d      	mov	r5, r7
 800aca4:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800aca8:	2b09      	cmp	r3, #9
 800acaa:	d912      	bls.n	800acd2 <_strtod_l+0x212>
 800acac:	2301      	movs	r3, #1
 800acae:	e7c2      	b.n	800ac36 <_strtod_l+0x176>
 800acb0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800acb2:	1c5a      	adds	r2, r3, #1
 800acb4:	9217      	str	r2, [sp, #92]	; 0x5c
 800acb6:	785a      	ldrb	r2, [r3, #1]
 800acb8:	3001      	adds	r0, #1
 800acba:	2a30      	cmp	r2, #48	; 0x30
 800acbc:	d0f8      	beq.n	800acb0 <_strtod_l+0x1f0>
 800acbe:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800acc2:	2b08      	cmp	r3, #8
 800acc4:	f200 84d9 	bhi.w	800b67a <_strtod_l+0xbba>
 800acc8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800acca:	9005      	str	r0, [sp, #20]
 800accc:	2000      	movs	r0, #0
 800acce:	9308      	str	r3, [sp, #32]
 800acd0:	4605      	mov	r5, r0
 800acd2:	3a30      	subs	r2, #48	; 0x30
 800acd4:	f100 0301 	add.w	r3, r0, #1
 800acd8:	d014      	beq.n	800ad04 <_strtod_l+0x244>
 800acda:	9905      	ldr	r1, [sp, #20]
 800acdc:	4419      	add	r1, r3
 800acde:	9105      	str	r1, [sp, #20]
 800ace0:	462b      	mov	r3, r5
 800ace2:	eb00 0e05 	add.w	lr, r0, r5
 800ace6:	210a      	movs	r1, #10
 800ace8:	4573      	cmp	r3, lr
 800acea:	d113      	bne.n	800ad14 <_strtod_l+0x254>
 800acec:	182b      	adds	r3, r5, r0
 800acee:	2b08      	cmp	r3, #8
 800acf0:	f105 0501 	add.w	r5, r5, #1
 800acf4:	4405      	add	r5, r0
 800acf6:	dc1c      	bgt.n	800ad32 <_strtod_l+0x272>
 800acf8:	9907      	ldr	r1, [sp, #28]
 800acfa:	230a      	movs	r3, #10
 800acfc:	fb03 2301 	mla	r3, r3, r1, r2
 800ad00:	9307      	str	r3, [sp, #28]
 800ad02:	2300      	movs	r3, #0
 800ad04:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ad06:	1c51      	adds	r1, r2, #1
 800ad08:	9117      	str	r1, [sp, #92]	; 0x5c
 800ad0a:	7852      	ldrb	r2, [r2, #1]
 800ad0c:	4618      	mov	r0, r3
 800ad0e:	e7c9      	b.n	800aca4 <_strtod_l+0x1e4>
 800ad10:	4638      	mov	r0, r7
 800ad12:	e7d2      	b.n	800acba <_strtod_l+0x1fa>
 800ad14:	2b08      	cmp	r3, #8
 800ad16:	dc04      	bgt.n	800ad22 <_strtod_l+0x262>
 800ad18:	9e07      	ldr	r6, [sp, #28]
 800ad1a:	434e      	muls	r6, r1
 800ad1c:	9607      	str	r6, [sp, #28]
 800ad1e:	3301      	adds	r3, #1
 800ad20:	e7e2      	b.n	800ace8 <_strtod_l+0x228>
 800ad22:	f103 0c01 	add.w	ip, r3, #1
 800ad26:	f1bc 0f10 	cmp.w	ip, #16
 800ad2a:	bfd8      	it	le
 800ad2c:	fb01 f909 	mulle.w	r9, r1, r9
 800ad30:	e7f5      	b.n	800ad1e <_strtod_l+0x25e>
 800ad32:	2d10      	cmp	r5, #16
 800ad34:	bfdc      	itt	le
 800ad36:	230a      	movle	r3, #10
 800ad38:	fb03 2909 	mlale	r9, r3, r9, r2
 800ad3c:	e7e1      	b.n	800ad02 <_strtod_l+0x242>
 800ad3e:	2300      	movs	r3, #0
 800ad40:	9305      	str	r3, [sp, #20]
 800ad42:	2301      	movs	r3, #1
 800ad44:	e77c      	b.n	800ac40 <_strtod_l+0x180>
 800ad46:	f04f 0c00 	mov.w	ip, #0
 800ad4a:	f108 0202 	add.w	r2, r8, #2
 800ad4e:	9217      	str	r2, [sp, #92]	; 0x5c
 800ad50:	f898 2002 	ldrb.w	r2, [r8, #2]
 800ad54:	e785      	b.n	800ac62 <_strtod_l+0x1a2>
 800ad56:	f04f 0c01 	mov.w	ip, #1
 800ad5a:	e7f6      	b.n	800ad4a <_strtod_l+0x28a>
 800ad5c:	0800ed78 	.word	0x0800ed78
 800ad60:	0800ec2c 	.word	0x0800ec2c
 800ad64:	7ff00000 	.word	0x7ff00000
 800ad68:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ad6a:	1c51      	adds	r1, r2, #1
 800ad6c:	9117      	str	r1, [sp, #92]	; 0x5c
 800ad6e:	7852      	ldrb	r2, [r2, #1]
 800ad70:	2a30      	cmp	r2, #48	; 0x30
 800ad72:	d0f9      	beq.n	800ad68 <_strtod_l+0x2a8>
 800ad74:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800ad78:	2908      	cmp	r1, #8
 800ad7a:	f63f af79 	bhi.w	800ac70 <_strtod_l+0x1b0>
 800ad7e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800ad82:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ad84:	9206      	str	r2, [sp, #24]
 800ad86:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ad88:	1c51      	adds	r1, r2, #1
 800ad8a:	9117      	str	r1, [sp, #92]	; 0x5c
 800ad8c:	7852      	ldrb	r2, [r2, #1]
 800ad8e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800ad92:	2e09      	cmp	r6, #9
 800ad94:	d937      	bls.n	800ae06 <_strtod_l+0x346>
 800ad96:	9e06      	ldr	r6, [sp, #24]
 800ad98:	1b89      	subs	r1, r1, r6
 800ad9a:	2908      	cmp	r1, #8
 800ad9c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800ada0:	dc02      	bgt.n	800ada8 <_strtod_l+0x2e8>
 800ada2:	4576      	cmp	r6, lr
 800ada4:	bfa8      	it	ge
 800ada6:	4676      	movge	r6, lr
 800ada8:	f1bc 0f00 	cmp.w	ip, #0
 800adac:	d000      	beq.n	800adb0 <_strtod_l+0x2f0>
 800adae:	4276      	negs	r6, r6
 800adb0:	2d00      	cmp	r5, #0
 800adb2:	d14d      	bne.n	800ae50 <_strtod_l+0x390>
 800adb4:	9904      	ldr	r1, [sp, #16]
 800adb6:	4301      	orrs	r1, r0
 800adb8:	f47f aec6 	bne.w	800ab48 <_strtod_l+0x88>
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	f47f aee1 	bne.w	800ab84 <_strtod_l+0xc4>
 800adc2:	2a69      	cmp	r2, #105	; 0x69
 800adc4:	d027      	beq.n	800ae16 <_strtod_l+0x356>
 800adc6:	dc24      	bgt.n	800ae12 <_strtod_l+0x352>
 800adc8:	2a49      	cmp	r2, #73	; 0x49
 800adca:	d024      	beq.n	800ae16 <_strtod_l+0x356>
 800adcc:	2a4e      	cmp	r2, #78	; 0x4e
 800adce:	f47f aed9 	bne.w	800ab84 <_strtod_l+0xc4>
 800add2:	499f      	ldr	r1, [pc, #636]	; (800b050 <_strtod_l+0x590>)
 800add4:	a817      	add	r0, sp, #92	; 0x5c
 800add6:	f001 fea1 	bl	800cb1c <__match>
 800adda:	2800      	cmp	r0, #0
 800addc:	f43f aed2 	beq.w	800ab84 <_strtod_l+0xc4>
 800ade0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ade2:	781b      	ldrb	r3, [r3, #0]
 800ade4:	2b28      	cmp	r3, #40	; 0x28
 800ade6:	d12d      	bne.n	800ae44 <_strtod_l+0x384>
 800ade8:	499a      	ldr	r1, [pc, #616]	; (800b054 <_strtod_l+0x594>)
 800adea:	aa1a      	add	r2, sp, #104	; 0x68
 800adec:	a817      	add	r0, sp, #92	; 0x5c
 800adee:	f001 fea9 	bl	800cb44 <__hexnan>
 800adf2:	2805      	cmp	r0, #5
 800adf4:	d126      	bne.n	800ae44 <_strtod_l+0x384>
 800adf6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800adf8:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800adfc:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800ae00:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800ae04:	e6a0      	b.n	800ab48 <_strtod_l+0x88>
 800ae06:	210a      	movs	r1, #10
 800ae08:	fb01 2e0e 	mla	lr, r1, lr, r2
 800ae0c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800ae10:	e7b9      	b.n	800ad86 <_strtod_l+0x2c6>
 800ae12:	2a6e      	cmp	r2, #110	; 0x6e
 800ae14:	e7db      	b.n	800adce <_strtod_l+0x30e>
 800ae16:	4990      	ldr	r1, [pc, #576]	; (800b058 <_strtod_l+0x598>)
 800ae18:	a817      	add	r0, sp, #92	; 0x5c
 800ae1a:	f001 fe7f 	bl	800cb1c <__match>
 800ae1e:	2800      	cmp	r0, #0
 800ae20:	f43f aeb0 	beq.w	800ab84 <_strtod_l+0xc4>
 800ae24:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ae26:	498d      	ldr	r1, [pc, #564]	; (800b05c <_strtod_l+0x59c>)
 800ae28:	3b01      	subs	r3, #1
 800ae2a:	a817      	add	r0, sp, #92	; 0x5c
 800ae2c:	9317      	str	r3, [sp, #92]	; 0x5c
 800ae2e:	f001 fe75 	bl	800cb1c <__match>
 800ae32:	b910      	cbnz	r0, 800ae3a <_strtod_l+0x37a>
 800ae34:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ae36:	3301      	adds	r3, #1
 800ae38:	9317      	str	r3, [sp, #92]	; 0x5c
 800ae3a:	f8df b230 	ldr.w	fp, [pc, #560]	; 800b06c <_strtod_l+0x5ac>
 800ae3e:	f04f 0a00 	mov.w	sl, #0
 800ae42:	e681      	b.n	800ab48 <_strtod_l+0x88>
 800ae44:	4886      	ldr	r0, [pc, #536]	; (800b060 <_strtod_l+0x5a0>)
 800ae46:	f002 ff83 	bl	800dd50 <nan>
 800ae4a:	ec5b ab10 	vmov	sl, fp, d0
 800ae4e:	e67b      	b.n	800ab48 <_strtod_l+0x88>
 800ae50:	9b05      	ldr	r3, [sp, #20]
 800ae52:	9807      	ldr	r0, [sp, #28]
 800ae54:	1af3      	subs	r3, r6, r3
 800ae56:	2f00      	cmp	r7, #0
 800ae58:	bf08      	it	eq
 800ae5a:	462f      	moveq	r7, r5
 800ae5c:	2d10      	cmp	r5, #16
 800ae5e:	9306      	str	r3, [sp, #24]
 800ae60:	46a8      	mov	r8, r5
 800ae62:	bfa8      	it	ge
 800ae64:	f04f 0810 	movge.w	r8, #16
 800ae68:	f7f5 fb64 	bl	8000534 <__aeabi_ui2d>
 800ae6c:	2d09      	cmp	r5, #9
 800ae6e:	4682      	mov	sl, r0
 800ae70:	468b      	mov	fp, r1
 800ae72:	dd13      	ble.n	800ae9c <_strtod_l+0x3dc>
 800ae74:	4b7b      	ldr	r3, [pc, #492]	; (800b064 <_strtod_l+0x5a4>)
 800ae76:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800ae7a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800ae7e:	f7f5 fbd3 	bl	8000628 <__aeabi_dmul>
 800ae82:	4682      	mov	sl, r0
 800ae84:	4648      	mov	r0, r9
 800ae86:	468b      	mov	fp, r1
 800ae88:	f7f5 fb54 	bl	8000534 <__aeabi_ui2d>
 800ae8c:	4602      	mov	r2, r0
 800ae8e:	460b      	mov	r3, r1
 800ae90:	4650      	mov	r0, sl
 800ae92:	4659      	mov	r1, fp
 800ae94:	f7f5 fa12 	bl	80002bc <__adddf3>
 800ae98:	4682      	mov	sl, r0
 800ae9a:	468b      	mov	fp, r1
 800ae9c:	2d0f      	cmp	r5, #15
 800ae9e:	dc38      	bgt.n	800af12 <_strtod_l+0x452>
 800aea0:	9b06      	ldr	r3, [sp, #24]
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	f43f ae50 	beq.w	800ab48 <_strtod_l+0x88>
 800aea8:	dd24      	ble.n	800aef4 <_strtod_l+0x434>
 800aeaa:	2b16      	cmp	r3, #22
 800aeac:	dc0b      	bgt.n	800aec6 <_strtod_l+0x406>
 800aeae:	496d      	ldr	r1, [pc, #436]	; (800b064 <_strtod_l+0x5a4>)
 800aeb0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800aeb4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aeb8:	4652      	mov	r2, sl
 800aeba:	465b      	mov	r3, fp
 800aebc:	f7f5 fbb4 	bl	8000628 <__aeabi_dmul>
 800aec0:	4682      	mov	sl, r0
 800aec2:	468b      	mov	fp, r1
 800aec4:	e640      	b.n	800ab48 <_strtod_l+0x88>
 800aec6:	9a06      	ldr	r2, [sp, #24]
 800aec8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800aecc:	4293      	cmp	r3, r2
 800aece:	db20      	blt.n	800af12 <_strtod_l+0x452>
 800aed0:	4c64      	ldr	r4, [pc, #400]	; (800b064 <_strtod_l+0x5a4>)
 800aed2:	f1c5 050f 	rsb	r5, r5, #15
 800aed6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800aeda:	4652      	mov	r2, sl
 800aedc:	465b      	mov	r3, fp
 800aede:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aee2:	f7f5 fba1 	bl	8000628 <__aeabi_dmul>
 800aee6:	9b06      	ldr	r3, [sp, #24]
 800aee8:	1b5d      	subs	r5, r3, r5
 800aeea:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800aeee:	e9d4 2300 	ldrd	r2, r3, [r4]
 800aef2:	e7e3      	b.n	800aebc <_strtod_l+0x3fc>
 800aef4:	9b06      	ldr	r3, [sp, #24]
 800aef6:	3316      	adds	r3, #22
 800aef8:	db0b      	blt.n	800af12 <_strtod_l+0x452>
 800aefa:	9b05      	ldr	r3, [sp, #20]
 800aefc:	1b9e      	subs	r6, r3, r6
 800aefe:	4b59      	ldr	r3, [pc, #356]	; (800b064 <_strtod_l+0x5a4>)
 800af00:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800af04:	e9d6 2300 	ldrd	r2, r3, [r6]
 800af08:	4650      	mov	r0, sl
 800af0a:	4659      	mov	r1, fp
 800af0c:	f7f5 fcb6 	bl	800087c <__aeabi_ddiv>
 800af10:	e7d6      	b.n	800aec0 <_strtod_l+0x400>
 800af12:	9b06      	ldr	r3, [sp, #24]
 800af14:	eba5 0808 	sub.w	r8, r5, r8
 800af18:	4498      	add	r8, r3
 800af1a:	f1b8 0f00 	cmp.w	r8, #0
 800af1e:	dd74      	ble.n	800b00a <_strtod_l+0x54a>
 800af20:	f018 030f 	ands.w	r3, r8, #15
 800af24:	d00a      	beq.n	800af3c <_strtod_l+0x47c>
 800af26:	494f      	ldr	r1, [pc, #316]	; (800b064 <_strtod_l+0x5a4>)
 800af28:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800af2c:	4652      	mov	r2, sl
 800af2e:	465b      	mov	r3, fp
 800af30:	e9d1 0100 	ldrd	r0, r1, [r1]
 800af34:	f7f5 fb78 	bl	8000628 <__aeabi_dmul>
 800af38:	4682      	mov	sl, r0
 800af3a:	468b      	mov	fp, r1
 800af3c:	f038 080f 	bics.w	r8, r8, #15
 800af40:	d04f      	beq.n	800afe2 <_strtod_l+0x522>
 800af42:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800af46:	dd22      	ble.n	800af8e <_strtod_l+0x4ce>
 800af48:	2500      	movs	r5, #0
 800af4a:	462e      	mov	r6, r5
 800af4c:	9507      	str	r5, [sp, #28]
 800af4e:	9505      	str	r5, [sp, #20]
 800af50:	2322      	movs	r3, #34	; 0x22
 800af52:	f8df b118 	ldr.w	fp, [pc, #280]	; 800b06c <_strtod_l+0x5ac>
 800af56:	6023      	str	r3, [r4, #0]
 800af58:	f04f 0a00 	mov.w	sl, #0
 800af5c:	9b07      	ldr	r3, [sp, #28]
 800af5e:	2b00      	cmp	r3, #0
 800af60:	f43f adf2 	beq.w	800ab48 <_strtod_l+0x88>
 800af64:	9918      	ldr	r1, [sp, #96]	; 0x60
 800af66:	4620      	mov	r0, r4
 800af68:	f001 ff62 	bl	800ce30 <_Bfree>
 800af6c:	9905      	ldr	r1, [sp, #20]
 800af6e:	4620      	mov	r0, r4
 800af70:	f001 ff5e 	bl	800ce30 <_Bfree>
 800af74:	4631      	mov	r1, r6
 800af76:	4620      	mov	r0, r4
 800af78:	f001 ff5a 	bl	800ce30 <_Bfree>
 800af7c:	9907      	ldr	r1, [sp, #28]
 800af7e:	4620      	mov	r0, r4
 800af80:	f001 ff56 	bl	800ce30 <_Bfree>
 800af84:	4629      	mov	r1, r5
 800af86:	4620      	mov	r0, r4
 800af88:	f001 ff52 	bl	800ce30 <_Bfree>
 800af8c:	e5dc      	b.n	800ab48 <_strtod_l+0x88>
 800af8e:	4b36      	ldr	r3, [pc, #216]	; (800b068 <_strtod_l+0x5a8>)
 800af90:	9304      	str	r3, [sp, #16]
 800af92:	2300      	movs	r3, #0
 800af94:	ea4f 1828 	mov.w	r8, r8, asr #4
 800af98:	4650      	mov	r0, sl
 800af9a:	4659      	mov	r1, fp
 800af9c:	4699      	mov	r9, r3
 800af9e:	f1b8 0f01 	cmp.w	r8, #1
 800afa2:	dc21      	bgt.n	800afe8 <_strtod_l+0x528>
 800afa4:	b10b      	cbz	r3, 800afaa <_strtod_l+0x4ea>
 800afa6:	4682      	mov	sl, r0
 800afa8:	468b      	mov	fp, r1
 800afaa:	4b2f      	ldr	r3, [pc, #188]	; (800b068 <_strtod_l+0x5a8>)
 800afac:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800afb0:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800afb4:	4652      	mov	r2, sl
 800afb6:	465b      	mov	r3, fp
 800afb8:	e9d9 0100 	ldrd	r0, r1, [r9]
 800afbc:	f7f5 fb34 	bl	8000628 <__aeabi_dmul>
 800afc0:	4b2a      	ldr	r3, [pc, #168]	; (800b06c <_strtod_l+0x5ac>)
 800afc2:	460a      	mov	r2, r1
 800afc4:	400b      	ands	r3, r1
 800afc6:	492a      	ldr	r1, [pc, #168]	; (800b070 <_strtod_l+0x5b0>)
 800afc8:	428b      	cmp	r3, r1
 800afca:	4682      	mov	sl, r0
 800afcc:	d8bc      	bhi.n	800af48 <_strtod_l+0x488>
 800afce:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800afd2:	428b      	cmp	r3, r1
 800afd4:	bf86      	itte	hi
 800afd6:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800b074 <_strtod_l+0x5b4>
 800afda:	f04f 3aff 	movhi.w	sl, #4294967295
 800afde:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800afe2:	2300      	movs	r3, #0
 800afe4:	9304      	str	r3, [sp, #16]
 800afe6:	e084      	b.n	800b0f2 <_strtod_l+0x632>
 800afe8:	f018 0f01 	tst.w	r8, #1
 800afec:	d005      	beq.n	800affa <_strtod_l+0x53a>
 800afee:	9b04      	ldr	r3, [sp, #16]
 800aff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aff4:	f7f5 fb18 	bl	8000628 <__aeabi_dmul>
 800aff8:	2301      	movs	r3, #1
 800affa:	9a04      	ldr	r2, [sp, #16]
 800affc:	3208      	adds	r2, #8
 800affe:	f109 0901 	add.w	r9, r9, #1
 800b002:	ea4f 0868 	mov.w	r8, r8, asr #1
 800b006:	9204      	str	r2, [sp, #16]
 800b008:	e7c9      	b.n	800af9e <_strtod_l+0x4de>
 800b00a:	d0ea      	beq.n	800afe2 <_strtod_l+0x522>
 800b00c:	f1c8 0800 	rsb	r8, r8, #0
 800b010:	f018 020f 	ands.w	r2, r8, #15
 800b014:	d00a      	beq.n	800b02c <_strtod_l+0x56c>
 800b016:	4b13      	ldr	r3, [pc, #76]	; (800b064 <_strtod_l+0x5a4>)
 800b018:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b01c:	4650      	mov	r0, sl
 800b01e:	4659      	mov	r1, fp
 800b020:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b024:	f7f5 fc2a 	bl	800087c <__aeabi_ddiv>
 800b028:	4682      	mov	sl, r0
 800b02a:	468b      	mov	fp, r1
 800b02c:	ea5f 1828 	movs.w	r8, r8, asr #4
 800b030:	d0d7      	beq.n	800afe2 <_strtod_l+0x522>
 800b032:	f1b8 0f1f 	cmp.w	r8, #31
 800b036:	dd1f      	ble.n	800b078 <_strtod_l+0x5b8>
 800b038:	2500      	movs	r5, #0
 800b03a:	462e      	mov	r6, r5
 800b03c:	9507      	str	r5, [sp, #28]
 800b03e:	9505      	str	r5, [sp, #20]
 800b040:	2322      	movs	r3, #34	; 0x22
 800b042:	f04f 0a00 	mov.w	sl, #0
 800b046:	f04f 0b00 	mov.w	fp, #0
 800b04a:	6023      	str	r3, [r4, #0]
 800b04c:	e786      	b.n	800af5c <_strtod_l+0x49c>
 800b04e:	bf00      	nop
 800b050:	0800ec05 	.word	0x0800ec05
 800b054:	0800ec40 	.word	0x0800ec40
 800b058:	0800ebfd 	.word	0x0800ebfd
 800b05c:	0800ec83 	.word	0x0800ec83
 800b060:	0800ef30 	.word	0x0800ef30
 800b064:	0800ee10 	.word	0x0800ee10
 800b068:	0800ede8 	.word	0x0800ede8
 800b06c:	7ff00000 	.word	0x7ff00000
 800b070:	7ca00000 	.word	0x7ca00000
 800b074:	7fefffff 	.word	0x7fefffff
 800b078:	f018 0310 	ands.w	r3, r8, #16
 800b07c:	bf18      	it	ne
 800b07e:	236a      	movne	r3, #106	; 0x6a
 800b080:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800b430 <_strtod_l+0x970>
 800b084:	9304      	str	r3, [sp, #16]
 800b086:	4650      	mov	r0, sl
 800b088:	4659      	mov	r1, fp
 800b08a:	2300      	movs	r3, #0
 800b08c:	f018 0f01 	tst.w	r8, #1
 800b090:	d004      	beq.n	800b09c <_strtod_l+0x5dc>
 800b092:	e9d9 2300 	ldrd	r2, r3, [r9]
 800b096:	f7f5 fac7 	bl	8000628 <__aeabi_dmul>
 800b09a:	2301      	movs	r3, #1
 800b09c:	ea5f 0868 	movs.w	r8, r8, asr #1
 800b0a0:	f109 0908 	add.w	r9, r9, #8
 800b0a4:	d1f2      	bne.n	800b08c <_strtod_l+0x5cc>
 800b0a6:	b10b      	cbz	r3, 800b0ac <_strtod_l+0x5ec>
 800b0a8:	4682      	mov	sl, r0
 800b0aa:	468b      	mov	fp, r1
 800b0ac:	9b04      	ldr	r3, [sp, #16]
 800b0ae:	b1c3      	cbz	r3, 800b0e2 <_strtod_l+0x622>
 800b0b0:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800b0b4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	4659      	mov	r1, fp
 800b0bc:	dd11      	ble.n	800b0e2 <_strtod_l+0x622>
 800b0be:	2b1f      	cmp	r3, #31
 800b0c0:	f340 8124 	ble.w	800b30c <_strtod_l+0x84c>
 800b0c4:	2b34      	cmp	r3, #52	; 0x34
 800b0c6:	bfde      	ittt	le
 800b0c8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800b0cc:	f04f 33ff 	movle.w	r3, #4294967295
 800b0d0:	fa03 f202 	lslle.w	r2, r3, r2
 800b0d4:	f04f 0a00 	mov.w	sl, #0
 800b0d8:	bfcc      	ite	gt
 800b0da:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800b0de:	ea02 0b01 	andle.w	fp, r2, r1
 800b0e2:	2200      	movs	r2, #0
 800b0e4:	2300      	movs	r3, #0
 800b0e6:	4650      	mov	r0, sl
 800b0e8:	4659      	mov	r1, fp
 800b0ea:	f7f5 fd05 	bl	8000af8 <__aeabi_dcmpeq>
 800b0ee:	2800      	cmp	r0, #0
 800b0f0:	d1a2      	bne.n	800b038 <_strtod_l+0x578>
 800b0f2:	9b07      	ldr	r3, [sp, #28]
 800b0f4:	9300      	str	r3, [sp, #0]
 800b0f6:	9908      	ldr	r1, [sp, #32]
 800b0f8:	462b      	mov	r3, r5
 800b0fa:	463a      	mov	r2, r7
 800b0fc:	4620      	mov	r0, r4
 800b0fe:	f001 feff 	bl	800cf00 <__s2b>
 800b102:	9007      	str	r0, [sp, #28]
 800b104:	2800      	cmp	r0, #0
 800b106:	f43f af1f 	beq.w	800af48 <_strtod_l+0x488>
 800b10a:	9b05      	ldr	r3, [sp, #20]
 800b10c:	1b9e      	subs	r6, r3, r6
 800b10e:	9b06      	ldr	r3, [sp, #24]
 800b110:	2b00      	cmp	r3, #0
 800b112:	bfb4      	ite	lt
 800b114:	4633      	movlt	r3, r6
 800b116:	2300      	movge	r3, #0
 800b118:	930c      	str	r3, [sp, #48]	; 0x30
 800b11a:	9b06      	ldr	r3, [sp, #24]
 800b11c:	2500      	movs	r5, #0
 800b11e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800b122:	9312      	str	r3, [sp, #72]	; 0x48
 800b124:	462e      	mov	r6, r5
 800b126:	9b07      	ldr	r3, [sp, #28]
 800b128:	4620      	mov	r0, r4
 800b12a:	6859      	ldr	r1, [r3, #4]
 800b12c:	f001 fe40 	bl	800cdb0 <_Balloc>
 800b130:	9005      	str	r0, [sp, #20]
 800b132:	2800      	cmp	r0, #0
 800b134:	f43f af0c 	beq.w	800af50 <_strtod_l+0x490>
 800b138:	9b07      	ldr	r3, [sp, #28]
 800b13a:	691a      	ldr	r2, [r3, #16]
 800b13c:	3202      	adds	r2, #2
 800b13e:	f103 010c 	add.w	r1, r3, #12
 800b142:	0092      	lsls	r2, r2, #2
 800b144:	300c      	adds	r0, #12
 800b146:	f7fe fd93 	bl	8009c70 <memcpy>
 800b14a:	ec4b ab10 	vmov	d0, sl, fp
 800b14e:	aa1a      	add	r2, sp, #104	; 0x68
 800b150:	a919      	add	r1, sp, #100	; 0x64
 800b152:	4620      	mov	r0, r4
 800b154:	f002 fa1a 	bl	800d58c <__d2b>
 800b158:	ec4b ab18 	vmov	d8, sl, fp
 800b15c:	9018      	str	r0, [sp, #96]	; 0x60
 800b15e:	2800      	cmp	r0, #0
 800b160:	f43f aef6 	beq.w	800af50 <_strtod_l+0x490>
 800b164:	2101      	movs	r1, #1
 800b166:	4620      	mov	r0, r4
 800b168:	f001 ff64 	bl	800d034 <__i2b>
 800b16c:	4606      	mov	r6, r0
 800b16e:	2800      	cmp	r0, #0
 800b170:	f43f aeee 	beq.w	800af50 <_strtod_l+0x490>
 800b174:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b176:	9904      	ldr	r1, [sp, #16]
 800b178:	2b00      	cmp	r3, #0
 800b17a:	bfab      	itete	ge
 800b17c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800b17e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800b180:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800b182:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800b186:	bfac      	ite	ge
 800b188:	eb03 0902 	addge.w	r9, r3, r2
 800b18c:	1ad7      	sublt	r7, r2, r3
 800b18e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800b190:	eba3 0801 	sub.w	r8, r3, r1
 800b194:	4490      	add	r8, r2
 800b196:	4ba1      	ldr	r3, [pc, #644]	; (800b41c <_strtod_l+0x95c>)
 800b198:	f108 38ff 	add.w	r8, r8, #4294967295
 800b19c:	4598      	cmp	r8, r3
 800b19e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800b1a2:	f280 80c7 	bge.w	800b334 <_strtod_l+0x874>
 800b1a6:	eba3 0308 	sub.w	r3, r3, r8
 800b1aa:	2b1f      	cmp	r3, #31
 800b1ac:	eba2 0203 	sub.w	r2, r2, r3
 800b1b0:	f04f 0101 	mov.w	r1, #1
 800b1b4:	f300 80b1 	bgt.w	800b31a <_strtod_l+0x85a>
 800b1b8:	fa01 f303 	lsl.w	r3, r1, r3
 800b1bc:	930d      	str	r3, [sp, #52]	; 0x34
 800b1be:	2300      	movs	r3, #0
 800b1c0:	9308      	str	r3, [sp, #32]
 800b1c2:	eb09 0802 	add.w	r8, r9, r2
 800b1c6:	9b04      	ldr	r3, [sp, #16]
 800b1c8:	45c1      	cmp	r9, r8
 800b1ca:	4417      	add	r7, r2
 800b1cc:	441f      	add	r7, r3
 800b1ce:	464b      	mov	r3, r9
 800b1d0:	bfa8      	it	ge
 800b1d2:	4643      	movge	r3, r8
 800b1d4:	42bb      	cmp	r3, r7
 800b1d6:	bfa8      	it	ge
 800b1d8:	463b      	movge	r3, r7
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	bfc2      	ittt	gt
 800b1de:	eba8 0803 	subgt.w	r8, r8, r3
 800b1e2:	1aff      	subgt	r7, r7, r3
 800b1e4:	eba9 0903 	subgt.w	r9, r9, r3
 800b1e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	dd17      	ble.n	800b21e <_strtod_l+0x75e>
 800b1ee:	4631      	mov	r1, r6
 800b1f0:	461a      	mov	r2, r3
 800b1f2:	4620      	mov	r0, r4
 800b1f4:	f001 ffde 	bl	800d1b4 <__pow5mult>
 800b1f8:	4606      	mov	r6, r0
 800b1fa:	2800      	cmp	r0, #0
 800b1fc:	f43f aea8 	beq.w	800af50 <_strtod_l+0x490>
 800b200:	4601      	mov	r1, r0
 800b202:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800b204:	4620      	mov	r0, r4
 800b206:	f001 ff2b 	bl	800d060 <__multiply>
 800b20a:	900b      	str	r0, [sp, #44]	; 0x2c
 800b20c:	2800      	cmp	r0, #0
 800b20e:	f43f ae9f 	beq.w	800af50 <_strtod_l+0x490>
 800b212:	9918      	ldr	r1, [sp, #96]	; 0x60
 800b214:	4620      	mov	r0, r4
 800b216:	f001 fe0b 	bl	800ce30 <_Bfree>
 800b21a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b21c:	9318      	str	r3, [sp, #96]	; 0x60
 800b21e:	f1b8 0f00 	cmp.w	r8, #0
 800b222:	f300 808c 	bgt.w	800b33e <_strtod_l+0x87e>
 800b226:	9b06      	ldr	r3, [sp, #24]
 800b228:	2b00      	cmp	r3, #0
 800b22a:	dd08      	ble.n	800b23e <_strtod_l+0x77e>
 800b22c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b22e:	9905      	ldr	r1, [sp, #20]
 800b230:	4620      	mov	r0, r4
 800b232:	f001 ffbf 	bl	800d1b4 <__pow5mult>
 800b236:	9005      	str	r0, [sp, #20]
 800b238:	2800      	cmp	r0, #0
 800b23a:	f43f ae89 	beq.w	800af50 <_strtod_l+0x490>
 800b23e:	2f00      	cmp	r7, #0
 800b240:	dd08      	ble.n	800b254 <_strtod_l+0x794>
 800b242:	9905      	ldr	r1, [sp, #20]
 800b244:	463a      	mov	r2, r7
 800b246:	4620      	mov	r0, r4
 800b248:	f002 f80e 	bl	800d268 <__lshift>
 800b24c:	9005      	str	r0, [sp, #20]
 800b24e:	2800      	cmp	r0, #0
 800b250:	f43f ae7e 	beq.w	800af50 <_strtod_l+0x490>
 800b254:	f1b9 0f00 	cmp.w	r9, #0
 800b258:	dd08      	ble.n	800b26c <_strtod_l+0x7ac>
 800b25a:	4631      	mov	r1, r6
 800b25c:	464a      	mov	r2, r9
 800b25e:	4620      	mov	r0, r4
 800b260:	f002 f802 	bl	800d268 <__lshift>
 800b264:	4606      	mov	r6, r0
 800b266:	2800      	cmp	r0, #0
 800b268:	f43f ae72 	beq.w	800af50 <_strtod_l+0x490>
 800b26c:	9a05      	ldr	r2, [sp, #20]
 800b26e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800b270:	4620      	mov	r0, r4
 800b272:	f002 f885 	bl	800d380 <__mdiff>
 800b276:	4605      	mov	r5, r0
 800b278:	2800      	cmp	r0, #0
 800b27a:	f43f ae69 	beq.w	800af50 <_strtod_l+0x490>
 800b27e:	68c3      	ldr	r3, [r0, #12]
 800b280:	930b      	str	r3, [sp, #44]	; 0x2c
 800b282:	2300      	movs	r3, #0
 800b284:	60c3      	str	r3, [r0, #12]
 800b286:	4631      	mov	r1, r6
 800b288:	f002 f85e 	bl	800d348 <__mcmp>
 800b28c:	2800      	cmp	r0, #0
 800b28e:	da60      	bge.n	800b352 <_strtod_l+0x892>
 800b290:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b292:	ea53 030a 	orrs.w	r3, r3, sl
 800b296:	f040 8082 	bne.w	800b39e <_strtod_l+0x8de>
 800b29a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d17d      	bne.n	800b39e <_strtod_l+0x8de>
 800b2a2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b2a6:	0d1b      	lsrs	r3, r3, #20
 800b2a8:	051b      	lsls	r3, r3, #20
 800b2aa:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800b2ae:	d976      	bls.n	800b39e <_strtod_l+0x8de>
 800b2b0:	696b      	ldr	r3, [r5, #20]
 800b2b2:	b913      	cbnz	r3, 800b2ba <_strtod_l+0x7fa>
 800b2b4:	692b      	ldr	r3, [r5, #16]
 800b2b6:	2b01      	cmp	r3, #1
 800b2b8:	dd71      	ble.n	800b39e <_strtod_l+0x8de>
 800b2ba:	4629      	mov	r1, r5
 800b2bc:	2201      	movs	r2, #1
 800b2be:	4620      	mov	r0, r4
 800b2c0:	f001 ffd2 	bl	800d268 <__lshift>
 800b2c4:	4631      	mov	r1, r6
 800b2c6:	4605      	mov	r5, r0
 800b2c8:	f002 f83e 	bl	800d348 <__mcmp>
 800b2cc:	2800      	cmp	r0, #0
 800b2ce:	dd66      	ble.n	800b39e <_strtod_l+0x8de>
 800b2d0:	9904      	ldr	r1, [sp, #16]
 800b2d2:	4a53      	ldr	r2, [pc, #332]	; (800b420 <_strtod_l+0x960>)
 800b2d4:	465b      	mov	r3, fp
 800b2d6:	2900      	cmp	r1, #0
 800b2d8:	f000 8081 	beq.w	800b3de <_strtod_l+0x91e>
 800b2dc:	ea02 010b 	and.w	r1, r2, fp
 800b2e0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800b2e4:	dc7b      	bgt.n	800b3de <_strtod_l+0x91e>
 800b2e6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800b2ea:	f77f aea9 	ble.w	800b040 <_strtod_l+0x580>
 800b2ee:	4b4d      	ldr	r3, [pc, #308]	; (800b424 <_strtod_l+0x964>)
 800b2f0:	4650      	mov	r0, sl
 800b2f2:	4659      	mov	r1, fp
 800b2f4:	2200      	movs	r2, #0
 800b2f6:	f7f5 f997 	bl	8000628 <__aeabi_dmul>
 800b2fa:	460b      	mov	r3, r1
 800b2fc:	4303      	orrs	r3, r0
 800b2fe:	bf08      	it	eq
 800b300:	2322      	moveq	r3, #34	; 0x22
 800b302:	4682      	mov	sl, r0
 800b304:	468b      	mov	fp, r1
 800b306:	bf08      	it	eq
 800b308:	6023      	streq	r3, [r4, #0]
 800b30a:	e62b      	b.n	800af64 <_strtod_l+0x4a4>
 800b30c:	f04f 32ff 	mov.w	r2, #4294967295
 800b310:	fa02 f303 	lsl.w	r3, r2, r3
 800b314:	ea03 0a0a 	and.w	sl, r3, sl
 800b318:	e6e3      	b.n	800b0e2 <_strtod_l+0x622>
 800b31a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800b31e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800b322:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800b326:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800b32a:	fa01 f308 	lsl.w	r3, r1, r8
 800b32e:	9308      	str	r3, [sp, #32]
 800b330:	910d      	str	r1, [sp, #52]	; 0x34
 800b332:	e746      	b.n	800b1c2 <_strtod_l+0x702>
 800b334:	2300      	movs	r3, #0
 800b336:	9308      	str	r3, [sp, #32]
 800b338:	2301      	movs	r3, #1
 800b33a:	930d      	str	r3, [sp, #52]	; 0x34
 800b33c:	e741      	b.n	800b1c2 <_strtod_l+0x702>
 800b33e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800b340:	4642      	mov	r2, r8
 800b342:	4620      	mov	r0, r4
 800b344:	f001 ff90 	bl	800d268 <__lshift>
 800b348:	9018      	str	r0, [sp, #96]	; 0x60
 800b34a:	2800      	cmp	r0, #0
 800b34c:	f47f af6b 	bne.w	800b226 <_strtod_l+0x766>
 800b350:	e5fe      	b.n	800af50 <_strtod_l+0x490>
 800b352:	465f      	mov	r7, fp
 800b354:	d16e      	bne.n	800b434 <_strtod_l+0x974>
 800b356:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b358:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b35c:	b342      	cbz	r2, 800b3b0 <_strtod_l+0x8f0>
 800b35e:	4a32      	ldr	r2, [pc, #200]	; (800b428 <_strtod_l+0x968>)
 800b360:	4293      	cmp	r3, r2
 800b362:	d128      	bne.n	800b3b6 <_strtod_l+0x8f6>
 800b364:	9b04      	ldr	r3, [sp, #16]
 800b366:	4651      	mov	r1, sl
 800b368:	b1eb      	cbz	r3, 800b3a6 <_strtod_l+0x8e6>
 800b36a:	4b2d      	ldr	r3, [pc, #180]	; (800b420 <_strtod_l+0x960>)
 800b36c:	403b      	ands	r3, r7
 800b36e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b372:	f04f 32ff 	mov.w	r2, #4294967295
 800b376:	d819      	bhi.n	800b3ac <_strtod_l+0x8ec>
 800b378:	0d1b      	lsrs	r3, r3, #20
 800b37a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b37e:	fa02 f303 	lsl.w	r3, r2, r3
 800b382:	4299      	cmp	r1, r3
 800b384:	d117      	bne.n	800b3b6 <_strtod_l+0x8f6>
 800b386:	4b29      	ldr	r3, [pc, #164]	; (800b42c <_strtod_l+0x96c>)
 800b388:	429f      	cmp	r7, r3
 800b38a:	d102      	bne.n	800b392 <_strtod_l+0x8d2>
 800b38c:	3101      	adds	r1, #1
 800b38e:	f43f addf 	beq.w	800af50 <_strtod_l+0x490>
 800b392:	4b23      	ldr	r3, [pc, #140]	; (800b420 <_strtod_l+0x960>)
 800b394:	403b      	ands	r3, r7
 800b396:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800b39a:	f04f 0a00 	mov.w	sl, #0
 800b39e:	9b04      	ldr	r3, [sp, #16]
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d1a4      	bne.n	800b2ee <_strtod_l+0x82e>
 800b3a4:	e5de      	b.n	800af64 <_strtod_l+0x4a4>
 800b3a6:	f04f 33ff 	mov.w	r3, #4294967295
 800b3aa:	e7ea      	b.n	800b382 <_strtod_l+0x8c2>
 800b3ac:	4613      	mov	r3, r2
 800b3ae:	e7e8      	b.n	800b382 <_strtod_l+0x8c2>
 800b3b0:	ea53 030a 	orrs.w	r3, r3, sl
 800b3b4:	d08c      	beq.n	800b2d0 <_strtod_l+0x810>
 800b3b6:	9b08      	ldr	r3, [sp, #32]
 800b3b8:	b1db      	cbz	r3, 800b3f2 <_strtod_l+0x932>
 800b3ba:	423b      	tst	r3, r7
 800b3bc:	d0ef      	beq.n	800b39e <_strtod_l+0x8de>
 800b3be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b3c0:	9a04      	ldr	r2, [sp, #16]
 800b3c2:	4650      	mov	r0, sl
 800b3c4:	4659      	mov	r1, fp
 800b3c6:	b1c3      	cbz	r3, 800b3fa <_strtod_l+0x93a>
 800b3c8:	f7ff fb5e 	bl	800aa88 <sulp>
 800b3cc:	4602      	mov	r2, r0
 800b3ce:	460b      	mov	r3, r1
 800b3d0:	ec51 0b18 	vmov	r0, r1, d8
 800b3d4:	f7f4 ff72 	bl	80002bc <__adddf3>
 800b3d8:	4682      	mov	sl, r0
 800b3da:	468b      	mov	fp, r1
 800b3dc:	e7df      	b.n	800b39e <_strtod_l+0x8de>
 800b3de:	4013      	ands	r3, r2
 800b3e0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800b3e4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800b3e8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800b3ec:	f04f 3aff 	mov.w	sl, #4294967295
 800b3f0:	e7d5      	b.n	800b39e <_strtod_l+0x8de>
 800b3f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b3f4:	ea13 0f0a 	tst.w	r3, sl
 800b3f8:	e7e0      	b.n	800b3bc <_strtod_l+0x8fc>
 800b3fa:	f7ff fb45 	bl	800aa88 <sulp>
 800b3fe:	4602      	mov	r2, r0
 800b400:	460b      	mov	r3, r1
 800b402:	ec51 0b18 	vmov	r0, r1, d8
 800b406:	f7f4 ff57 	bl	80002b8 <__aeabi_dsub>
 800b40a:	2200      	movs	r2, #0
 800b40c:	2300      	movs	r3, #0
 800b40e:	4682      	mov	sl, r0
 800b410:	468b      	mov	fp, r1
 800b412:	f7f5 fb71 	bl	8000af8 <__aeabi_dcmpeq>
 800b416:	2800      	cmp	r0, #0
 800b418:	d0c1      	beq.n	800b39e <_strtod_l+0x8de>
 800b41a:	e611      	b.n	800b040 <_strtod_l+0x580>
 800b41c:	fffffc02 	.word	0xfffffc02
 800b420:	7ff00000 	.word	0x7ff00000
 800b424:	39500000 	.word	0x39500000
 800b428:	000fffff 	.word	0x000fffff
 800b42c:	7fefffff 	.word	0x7fefffff
 800b430:	0800ec58 	.word	0x0800ec58
 800b434:	4631      	mov	r1, r6
 800b436:	4628      	mov	r0, r5
 800b438:	f002 f904 	bl	800d644 <__ratio>
 800b43c:	ec59 8b10 	vmov	r8, r9, d0
 800b440:	ee10 0a10 	vmov	r0, s0
 800b444:	2200      	movs	r2, #0
 800b446:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b44a:	4649      	mov	r1, r9
 800b44c:	f7f5 fb68 	bl	8000b20 <__aeabi_dcmple>
 800b450:	2800      	cmp	r0, #0
 800b452:	d07a      	beq.n	800b54a <_strtod_l+0xa8a>
 800b454:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b456:	2b00      	cmp	r3, #0
 800b458:	d04a      	beq.n	800b4f0 <_strtod_l+0xa30>
 800b45a:	4b95      	ldr	r3, [pc, #596]	; (800b6b0 <_strtod_l+0xbf0>)
 800b45c:	2200      	movs	r2, #0
 800b45e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b462:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800b6b0 <_strtod_l+0xbf0>
 800b466:	f04f 0800 	mov.w	r8, #0
 800b46a:	4b92      	ldr	r3, [pc, #584]	; (800b6b4 <_strtod_l+0xbf4>)
 800b46c:	403b      	ands	r3, r7
 800b46e:	930d      	str	r3, [sp, #52]	; 0x34
 800b470:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b472:	4b91      	ldr	r3, [pc, #580]	; (800b6b8 <_strtod_l+0xbf8>)
 800b474:	429a      	cmp	r2, r3
 800b476:	f040 80b0 	bne.w	800b5da <_strtod_l+0xb1a>
 800b47a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b47e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800b482:	ec4b ab10 	vmov	d0, sl, fp
 800b486:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b48a:	f002 f803 	bl	800d494 <__ulp>
 800b48e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b492:	ec53 2b10 	vmov	r2, r3, d0
 800b496:	f7f5 f8c7 	bl	8000628 <__aeabi_dmul>
 800b49a:	4652      	mov	r2, sl
 800b49c:	465b      	mov	r3, fp
 800b49e:	f7f4 ff0d 	bl	80002bc <__adddf3>
 800b4a2:	460b      	mov	r3, r1
 800b4a4:	4983      	ldr	r1, [pc, #524]	; (800b6b4 <_strtod_l+0xbf4>)
 800b4a6:	4a85      	ldr	r2, [pc, #532]	; (800b6bc <_strtod_l+0xbfc>)
 800b4a8:	4019      	ands	r1, r3
 800b4aa:	4291      	cmp	r1, r2
 800b4ac:	4682      	mov	sl, r0
 800b4ae:	d960      	bls.n	800b572 <_strtod_l+0xab2>
 800b4b0:	ee18 3a90 	vmov	r3, s17
 800b4b4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800b4b8:	4293      	cmp	r3, r2
 800b4ba:	d104      	bne.n	800b4c6 <_strtod_l+0xa06>
 800b4bc:	ee18 3a10 	vmov	r3, s16
 800b4c0:	3301      	adds	r3, #1
 800b4c2:	f43f ad45 	beq.w	800af50 <_strtod_l+0x490>
 800b4c6:	f8df b200 	ldr.w	fp, [pc, #512]	; 800b6c8 <_strtod_l+0xc08>
 800b4ca:	f04f 3aff 	mov.w	sl, #4294967295
 800b4ce:	9918      	ldr	r1, [sp, #96]	; 0x60
 800b4d0:	4620      	mov	r0, r4
 800b4d2:	f001 fcad 	bl	800ce30 <_Bfree>
 800b4d6:	9905      	ldr	r1, [sp, #20]
 800b4d8:	4620      	mov	r0, r4
 800b4da:	f001 fca9 	bl	800ce30 <_Bfree>
 800b4de:	4631      	mov	r1, r6
 800b4e0:	4620      	mov	r0, r4
 800b4e2:	f001 fca5 	bl	800ce30 <_Bfree>
 800b4e6:	4629      	mov	r1, r5
 800b4e8:	4620      	mov	r0, r4
 800b4ea:	f001 fca1 	bl	800ce30 <_Bfree>
 800b4ee:	e61a      	b.n	800b126 <_strtod_l+0x666>
 800b4f0:	f1ba 0f00 	cmp.w	sl, #0
 800b4f4:	d11b      	bne.n	800b52e <_strtod_l+0xa6e>
 800b4f6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b4fa:	b9f3      	cbnz	r3, 800b53a <_strtod_l+0xa7a>
 800b4fc:	4b6c      	ldr	r3, [pc, #432]	; (800b6b0 <_strtod_l+0xbf0>)
 800b4fe:	2200      	movs	r2, #0
 800b500:	4640      	mov	r0, r8
 800b502:	4649      	mov	r1, r9
 800b504:	f7f5 fb02 	bl	8000b0c <__aeabi_dcmplt>
 800b508:	b9d0      	cbnz	r0, 800b540 <_strtod_l+0xa80>
 800b50a:	4640      	mov	r0, r8
 800b50c:	4649      	mov	r1, r9
 800b50e:	4b6c      	ldr	r3, [pc, #432]	; (800b6c0 <_strtod_l+0xc00>)
 800b510:	2200      	movs	r2, #0
 800b512:	f7f5 f889 	bl	8000628 <__aeabi_dmul>
 800b516:	4680      	mov	r8, r0
 800b518:	4689      	mov	r9, r1
 800b51a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800b51e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800b522:	9315      	str	r3, [sp, #84]	; 0x54
 800b524:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800b528:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b52c:	e79d      	b.n	800b46a <_strtod_l+0x9aa>
 800b52e:	f1ba 0f01 	cmp.w	sl, #1
 800b532:	d102      	bne.n	800b53a <_strtod_l+0xa7a>
 800b534:	2f00      	cmp	r7, #0
 800b536:	f43f ad83 	beq.w	800b040 <_strtod_l+0x580>
 800b53a:	4b62      	ldr	r3, [pc, #392]	; (800b6c4 <_strtod_l+0xc04>)
 800b53c:	2200      	movs	r2, #0
 800b53e:	e78e      	b.n	800b45e <_strtod_l+0x99e>
 800b540:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800b6c0 <_strtod_l+0xc00>
 800b544:	f04f 0800 	mov.w	r8, #0
 800b548:	e7e7      	b.n	800b51a <_strtod_l+0xa5a>
 800b54a:	4b5d      	ldr	r3, [pc, #372]	; (800b6c0 <_strtod_l+0xc00>)
 800b54c:	4640      	mov	r0, r8
 800b54e:	4649      	mov	r1, r9
 800b550:	2200      	movs	r2, #0
 800b552:	f7f5 f869 	bl	8000628 <__aeabi_dmul>
 800b556:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b558:	4680      	mov	r8, r0
 800b55a:	4689      	mov	r9, r1
 800b55c:	b933      	cbnz	r3, 800b56c <_strtod_l+0xaac>
 800b55e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b562:	900e      	str	r0, [sp, #56]	; 0x38
 800b564:	930f      	str	r3, [sp, #60]	; 0x3c
 800b566:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800b56a:	e7dd      	b.n	800b528 <_strtod_l+0xa68>
 800b56c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800b570:	e7f9      	b.n	800b566 <_strtod_l+0xaa6>
 800b572:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800b576:	9b04      	ldr	r3, [sp, #16]
 800b578:	2b00      	cmp	r3, #0
 800b57a:	d1a8      	bne.n	800b4ce <_strtod_l+0xa0e>
 800b57c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b580:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b582:	0d1b      	lsrs	r3, r3, #20
 800b584:	051b      	lsls	r3, r3, #20
 800b586:	429a      	cmp	r2, r3
 800b588:	d1a1      	bne.n	800b4ce <_strtod_l+0xa0e>
 800b58a:	4640      	mov	r0, r8
 800b58c:	4649      	mov	r1, r9
 800b58e:	f7f5 fbab 	bl	8000ce8 <__aeabi_d2lz>
 800b592:	f7f5 f81b 	bl	80005cc <__aeabi_l2d>
 800b596:	4602      	mov	r2, r0
 800b598:	460b      	mov	r3, r1
 800b59a:	4640      	mov	r0, r8
 800b59c:	4649      	mov	r1, r9
 800b59e:	f7f4 fe8b 	bl	80002b8 <__aeabi_dsub>
 800b5a2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b5a4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b5a8:	ea43 030a 	orr.w	r3, r3, sl
 800b5ac:	4313      	orrs	r3, r2
 800b5ae:	4680      	mov	r8, r0
 800b5b0:	4689      	mov	r9, r1
 800b5b2:	d055      	beq.n	800b660 <_strtod_l+0xba0>
 800b5b4:	a336      	add	r3, pc, #216	; (adr r3, 800b690 <_strtod_l+0xbd0>)
 800b5b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5ba:	f7f5 faa7 	bl	8000b0c <__aeabi_dcmplt>
 800b5be:	2800      	cmp	r0, #0
 800b5c0:	f47f acd0 	bne.w	800af64 <_strtod_l+0x4a4>
 800b5c4:	a334      	add	r3, pc, #208	; (adr r3, 800b698 <_strtod_l+0xbd8>)
 800b5c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5ca:	4640      	mov	r0, r8
 800b5cc:	4649      	mov	r1, r9
 800b5ce:	f7f5 fabb 	bl	8000b48 <__aeabi_dcmpgt>
 800b5d2:	2800      	cmp	r0, #0
 800b5d4:	f43f af7b 	beq.w	800b4ce <_strtod_l+0xa0e>
 800b5d8:	e4c4      	b.n	800af64 <_strtod_l+0x4a4>
 800b5da:	9b04      	ldr	r3, [sp, #16]
 800b5dc:	b333      	cbz	r3, 800b62c <_strtod_l+0xb6c>
 800b5de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b5e0:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b5e4:	d822      	bhi.n	800b62c <_strtod_l+0xb6c>
 800b5e6:	a32e      	add	r3, pc, #184	; (adr r3, 800b6a0 <_strtod_l+0xbe0>)
 800b5e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5ec:	4640      	mov	r0, r8
 800b5ee:	4649      	mov	r1, r9
 800b5f0:	f7f5 fa96 	bl	8000b20 <__aeabi_dcmple>
 800b5f4:	b1a0      	cbz	r0, 800b620 <_strtod_l+0xb60>
 800b5f6:	4649      	mov	r1, r9
 800b5f8:	4640      	mov	r0, r8
 800b5fa:	f7f5 faed 	bl	8000bd8 <__aeabi_d2uiz>
 800b5fe:	2801      	cmp	r0, #1
 800b600:	bf38      	it	cc
 800b602:	2001      	movcc	r0, #1
 800b604:	f7f4 ff96 	bl	8000534 <__aeabi_ui2d>
 800b608:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b60a:	4680      	mov	r8, r0
 800b60c:	4689      	mov	r9, r1
 800b60e:	bb23      	cbnz	r3, 800b65a <_strtod_l+0xb9a>
 800b610:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b614:	9010      	str	r0, [sp, #64]	; 0x40
 800b616:	9311      	str	r3, [sp, #68]	; 0x44
 800b618:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b61c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b620:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b622:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b624:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800b628:	1a9b      	subs	r3, r3, r2
 800b62a:	9309      	str	r3, [sp, #36]	; 0x24
 800b62c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b630:	eeb0 0a48 	vmov.f32	s0, s16
 800b634:	eef0 0a68 	vmov.f32	s1, s17
 800b638:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b63c:	f001 ff2a 	bl	800d494 <__ulp>
 800b640:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b644:	ec53 2b10 	vmov	r2, r3, d0
 800b648:	f7f4 ffee 	bl	8000628 <__aeabi_dmul>
 800b64c:	ec53 2b18 	vmov	r2, r3, d8
 800b650:	f7f4 fe34 	bl	80002bc <__adddf3>
 800b654:	4682      	mov	sl, r0
 800b656:	468b      	mov	fp, r1
 800b658:	e78d      	b.n	800b576 <_strtod_l+0xab6>
 800b65a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800b65e:	e7db      	b.n	800b618 <_strtod_l+0xb58>
 800b660:	a311      	add	r3, pc, #68	; (adr r3, 800b6a8 <_strtod_l+0xbe8>)
 800b662:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b666:	f7f5 fa51 	bl	8000b0c <__aeabi_dcmplt>
 800b66a:	e7b2      	b.n	800b5d2 <_strtod_l+0xb12>
 800b66c:	2300      	movs	r3, #0
 800b66e:	930a      	str	r3, [sp, #40]	; 0x28
 800b670:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b672:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b674:	6013      	str	r3, [r2, #0]
 800b676:	f7ff ba6b 	b.w	800ab50 <_strtod_l+0x90>
 800b67a:	2a65      	cmp	r2, #101	; 0x65
 800b67c:	f43f ab5f 	beq.w	800ad3e <_strtod_l+0x27e>
 800b680:	2a45      	cmp	r2, #69	; 0x45
 800b682:	f43f ab5c 	beq.w	800ad3e <_strtod_l+0x27e>
 800b686:	2301      	movs	r3, #1
 800b688:	f7ff bb94 	b.w	800adb4 <_strtod_l+0x2f4>
 800b68c:	f3af 8000 	nop.w
 800b690:	94a03595 	.word	0x94a03595
 800b694:	3fdfffff 	.word	0x3fdfffff
 800b698:	35afe535 	.word	0x35afe535
 800b69c:	3fe00000 	.word	0x3fe00000
 800b6a0:	ffc00000 	.word	0xffc00000
 800b6a4:	41dfffff 	.word	0x41dfffff
 800b6a8:	94a03595 	.word	0x94a03595
 800b6ac:	3fcfffff 	.word	0x3fcfffff
 800b6b0:	3ff00000 	.word	0x3ff00000
 800b6b4:	7ff00000 	.word	0x7ff00000
 800b6b8:	7fe00000 	.word	0x7fe00000
 800b6bc:	7c9fffff 	.word	0x7c9fffff
 800b6c0:	3fe00000 	.word	0x3fe00000
 800b6c4:	bff00000 	.word	0xbff00000
 800b6c8:	7fefffff 	.word	0x7fefffff

0800b6cc <strtod>:
 800b6cc:	460a      	mov	r2, r1
 800b6ce:	4601      	mov	r1, r0
 800b6d0:	4802      	ldr	r0, [pc, #8]	; (800b6dc <strtod+0x10>)
 800b6d2:	4b03      	ldr	r3, [pc, #12]	; (800b6e0 <strtod+0x14>)
 800b6d4:	6800      	ldr	r0, [r0, #0]
 800b6d6:	f7ff b9f3 	b.w	800aac0 <_strtod_l>
 800b6da:	bf00      	nop
 800b6dc:	20000028 	.word	0x20000028
 800b6e0:	20000090 	.word	0x20000090

0800b6e4 <__swbuf_r>:
 800b6e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6e6:	460e      	mov	r6, r1
 800b6e8:	4614      	mov	r4, r2
 800b6ea:	4605      	mov	r5, r0
 800b6ec:	b118      	cbz	r0, 800b6f6 <__swbuf_r+0x12>
 800b6ee:	6983      	ldr	r3, [r0, #24]
 800b6f0:	b90b      	cbnz	r3, 800b6f6 <__swbuf_r+0x12>
 800b6f2:	f7fe f9e7 	bl	8009ac4 <__sinit>
 800b6f6:	4b21      	ldr	r3, [pc, #132]	; (800b77c <__swbuf_r+0x98>)
 800b6f8:	429c      	cmp	r4, r3
 800b6fa:	d12b      	bne.n	800b754 <__swbuf_r+0x70>
 800b6fc:	686c      	ldr	r4, [r5, #4]
 800b6fe:	69a3      	ldr	r3, [r4, #24]
 800b700:	60a3      	str	r3, [r4, #8]
 800b702:	89a3      	ldrh	r3, [r4, #12]
 800b704:	071a      	lsls	r2, r3, #28
 800b706:	d52f      	bpl.n	800b768 <__swbuf_r+0x84>
 800b708:	6923      	ldr	r3, [r4, #16]
 800b70a:	b36b      	cbz	r3, 800b768 <__swbuf_r+0x84>
 800b70c:	6923      	ldr	r3, [r4, #16]
 800b70e:	6820      	ldr	r0, [r4, #0]
 800b710:	1ac0      	subs	r0, r0, r3
 800b712:	6963      	ldr	r3, [r4, #20]
 800b714:	b2f6      	uxtb	r6, r6
 800b716:	4283      	cmp	r3, r0
 800b718:	4637      	mov	r7, r6
 800b71a:	dc04      	bgt.n	800b726 <__swbuf_r+0x42>
 800b71c:	4621      	mov	r1, r4
 800b71e:	4628      	mov	r0, r5
 800b720:	f7fe f92a 	bl	8009978 <_fflush_r>
 800b724:	bb30      	cbnz	r0, 800b774 <__swbuf_r+0x90>
 800b726:	68a3      	ldr	r3, [r4, #8]
 800b728:	3b01      	subs	r3, #1
 800b72a:	60a3      	str	r3, [r4, #8]
 800b72c:	6823      	ldr	r3, [r4, #0]
 800b72e:	1c5a      	adds	r2, r3, #1
 800b730:	6022      	str	r2, [r4, #0]
 800b732:	701e      	strb	r6, [r3, #0]
 800b734:	6963      	ldr	r3, [r4, #20]
 800b736:	3001      	adds	r0, #1
 800b738:	4283      	cmp	r3, r0
 800b73a:	d004      	beq.n	800b746 <__swbuf_r+0x62>
 800b73c:	89a3      	ldrh	r3, [r4, #12]
 800b73e:	07db      	lsls	r3, r3, #31
 800b740:	d506      	bpl.n	800b750 <__swbuf_r+0x6c>
 800b742:	2e0a      	cmp	r6, #10
 800b744:	d104      	bne.n	800b750 <__swbuf_r+0x6c>
 800b746:	4621      	mov	r1, r4
 800b748:	4628      	mov	r0, r5
 800b74a:	f7fe f915 	bl	8009978 <_fflush_r>
 800b74e:	b988      	cbnz	r0, 800b774 <__swbuf_r+0x90>
 800b750:	4638      	mov	r0, r7
 800b752:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b754:	4b0a      	ldr	r3, [pc, #40]	; (800b780 <__swbuf_r+0x9c>)
 800b756:	429c      	cmp	r4, r3
 800b758:	d101      	bne.n	800b75e <__swbuf_r+0x7a>
 800b75a:	68ac      	ldr	r4, [r5, #8]
 800b75c:	e7cf      	b.n	800b6fe <__swbuf_r+0x1a>
 800b75e:	4b09      	ldr	r3, [pc, #36]	; (800b784 <__swbuf_r+0xa0>)
 800b760:	429c      	cmp	r4, r3
 800b762:	bf08      	it	eq
 800b764:	68ec      	ldreq	r4, [r5, #12]
 800b766:	e7ca      	b.n	800b6fe <__swbuf_r+0x1a>
 800b768:	4621      	mov	r1, r4
 800b76a:	4628      	mov	r0, r5
 800b76c:	f000 f81e 	bl	800b7ac <__swsetup_r>
 800b770:	2800      	cmp	r0, #0
 800b772:	d0cb      	beq.n	800b70c <__swbuf_r+0x28>
 800b774:	f04f 37ff 	mov.w	r7, #4294967295
 800b778:	e7ea      	b.n	800b750 <__swbuf_r+0x6c>
 800b77a:	bf00      	nop
 800b77c:	0800ebb4 	.word	0x0800ebb4
 800b780:	0800ebd4 	.word	0x0800ebd4
 800b784:	0800eb94 	.word	0x0800eb94

0800b788 <_write_r>:
 800b788:	b538      	push	{r3, r4, r5, lr}
 800b78a:	4d07      	ldr	r5, [pc, #28]	; (800b7a8 <_write_r+0x20>)
 800b78c:	4604      	mov	r4, r0
 800b78e:	4608      	mov	r0, r1
 800b790:	4611      	mov	r1, r2
 800b792:	2200      	movs	r2, #0
 800b794:	602a      	str	r2, [r5, #0]
 800b796:	461a      	mov	r2, r3
 800b798:	f7f7 f85a 	bl	8002850 <_write>
 800b79c:	1c43      	adds	r3, r0, #1
 800b79e:	d102      	bne.n	800b7a6 <_write_r+0x1e>
 800b7a0:	682b      	ldr	r3, [r5, #0]
 800b7a2:	b103      	cbz	r3, 800b7a6 <_write_r+0x1e>
 800b7a4:	6023      	str	r3, [r4, #0]
 800b7a6:	bd38      	pop	{r3, r4, r5, pc}
 800b7a8:	20015ad0 	.word	0x20015ad0

0800b7ac <__swsetup_r>:
 800b7ac:	4b32      	ldr	r3, [pc, #200]	; (800b878 <__swsetup_r+0xcc>)
 800b7ae:	b570      	push	{r4, r5, r6, lr}
 800b7b0:	681d      	ldr	r5, [r3, #0]
 800b7b2:	4606      	mov	r6, r0
 800b7b4:	460c      	mov	r4, r1
 800b7b6:	b125      	cbz	r5, 800b7c2 <__swsetup_r+0x16>
 800b7b8:	69ab      	ldr	r3, [r5, #24]
 800b7ba:	b913      	cbnz	r3, 800b7c2 <__swsetup_r+0x16>
 800b7bc:	4628      	mov	r0, r5
 800b7be:	f7fe f981 	bl	8009ac4 <__sinit>
 800b7c2:	4b2e      	ldr	r3, [pc, #184]	; (800b87c <__swsetup_r+0xd0>)
 800b7c4:	429c      	cmp	r4, r3
 800b7c6:	d10f      	bne.n	800b7e8 <__swsetup_r+0x3c>
 800b7c8:	686c      	ldr	r4, [r5, #4]
 800b7ca:	89a3      	ldrh	r3, [r4, #12]
 800b7cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b7d0:	0719      	lsls	r1, r3, #28
 800b7d2:	d42c      	bmi.n	800b82e <__swsetup_r+0x82>
 800b7d4:	06dd      	lsls	r5, r3, #27
 800b7d6:	d411      	bmi.n	800b7fc <__swsetup_r+0x50>
 800b7d8:	2309      	movs	r3, #9
 800b7da:	6033      	str	r3, [r6, #0]
 800b7dc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b7e0:	81a3      	strh	r3, [r4, #12]
 800b7e2:	f04f 30ff 	mov.w	r0, #4294967295
 800b7e6:	e03e      	b.n	800b866 <__swsetup_r+0xba>
 800b7e8:	4b25      	ldr	r3, [pc, #148]	; (800b880 <__swsetup_r+0xd4>)
 800b7ea:	429c      	cmp	r4, r3
 800b7ec:	d101      	bne.n	800b7f2 <__swsetup_r+0x46>
 800b7ee:	68ac      	ldr	r4, [r5, #8]
 800b7f0:	e7eb      	b.n	800b7ca <__swsetup_r+0x1e>
 800b7f2:	4b24      	ldr	r3, [pc, #144]	; (800b884 <__swsetup_r+0xd8>)
 800b7f4:	429c      	cmp	r4, r3
 800b7f6:	bf08      	it	eq
 800b7f8:	68ec      	ldreq	r4, [r5, #12]
 800b7fa:	e7e6      	b.n	800b7ca <__swsetup_r+0x1e>
 800b7fc:	0758      	lsls	r0, r3, #29
 800b7fe:	d512      	bpl.n	800b826 <__swsetup_r+0x7a>
 800b800:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b802:	b141      	cbz	r1, 800b816 <__swsetup_r+0x6a>
 800b804:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b808:	4299      	cmp	r1, r3
 800b80a:	d002      	beq.n	800b812 <__swsetup_r+0x66>
 800b80c:	4630      	mov	r0, r6
 800b80e:	f7fe fa45 	bl	8009c9c <_free_r>
 800b812:	2300      	movs	r3, #0
 800b814:	6363      	str	r3, [r4, #52]	; 0x34
 800b816:	89a3      	ldrh	r3, [r4, #12]
 800b818:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b81c:	81a3      	strh	r3, [r4, #12]
 800b81e:	2300      	movs	r3, #0
 800b820:	6063      	str	r3, [r4, #4]
 800b822:	6923      	ldr	r3, [r4, #16]
 800b824:	6023      	str	r3, [r4, #0]
 800b826:	89a3      	ldrh	r3, [r4, #12]
 800b828:	f043 0308 	orr.w	r3, r3, #8
 800b82c:	81a3      	strh	r3, [r4, #12]
 800b82e:	6923      	ldr	r3, [r4, #16]
 800b830:	b94b      	cbnz	r3, 800b846 <__swsetup_r+0x9a>
 800b832:	89a3      	ldrh	r3, [r4, #12]
 800b834:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b838:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b83c:	d003      	beq.n	800b846 <__swsetup_r+0x9a>
 800b83e:	4621      	mov	r1, r4
 800b840:	4630      	mov	r0, r6
 800b842:	f001 fa57 	bl	800ccf4 <__smakebuf_r>
 800b846:	89a0      	ldrh	r0, [r4, #12]
 800b848:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b84c:	f010 0301 	ands.w	r3, r0, #1
 800b850:	d00a      	beq.n	800b868 <__swsetup_r+0xbc>
 800b852:	2300      	movs	r3, #0
 800b854:	60a3      	str	r3, [r4, #8]
 800b856:	6963      	ldr	r3, [r4, #20]
 800b858:	425b      	negs	r3, r3
 800b85a:	61a3      	str	r3, [r4, #24]
 800b85c:	6923      	ldr	r3, [r4, #16]
 800b85e:	b943      	cbnz	r3, 800b872 <__swsetup_r+0xc6>
 800b860:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b864:	d1ba      	bne.n	800b7dc <__swsetup_r+0x30>
 800b866:	bd70      	pop	{r4, r5, r6, pc}
 800b868:	0781      	lsls	r1, r0, #30
 800b86a:	bf58      	it	pl
 800b86c:	6963      	ldrpl	r3, [r4, #20]
 800b86e:	60a3      	str	r3, [r4, #8]
 800b870:	e7f4      	b.n	800b85c <__swsetup_r+0xb0>
 800b872:	2000      	movs	r0, #0
 800b874:	e7f7      	b.n	800b866 <__swsetup_r+0xba>
 800b876:	bf00      	nop
 800b878:	20000028 	.word	0x20000028
 800b87c:	0800ebb4 	.word	0x0800ebb4
 800b880:	0800ebd4 	.word	0x0800ebd4
 800b884:	0800eb94 	.word	0x0800eb94

0800b888 <_close_r>:
 800b888:	b538      	push	{r3, r4, r5, lr}
 800b88a:	4d06      	ldr	r5, [pc, #24]	; (800b8a4 <_close_r+0x1c>)
 800b88c:	2300      	movs	r3, #0
 800b88e:	4604      	mov	r4, r0
 800b890:	4608      	mov	r0, r1
 800b892:	602b      	str	r3, [r5, #0]
 800b894:	f7f7 ff33 	bl	80036fe <_close>
 800b898:	1c43      	adds	r3, r0, #1
 800b89a:	d102      	bne.n	800b8a2 <_close_r+0x1a>
 800b89c:	682b      	ldr	r3, [r5, #0]
 800b89e:	b103      	cbz	r3, 800b8a2 <_close_r+0x1a>
 800b8a0:	6023      	str	r3, [r4, #0]
 800b8a2:	bd38      	pop	{r3, r4, r5, pc}
 800b8a4:	20015ad0 	.word	0x20015ad0

0800b8a8 <quorem>:
 800b8a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8ac:	6903      	ldr	r3, [r0, #16]
 800b8ae:	690c      	ldr	r4, [r1, #16]
 800b8b0:	42a3      	cmp	r3, r4
 800b8b2:	4607      	mov	r7, r0
 800b8b4:	f2c0 8081 	blt.w	800b9ba <quorem+0x112>
 800b8b8:	3c01      	subs	r4, #1
 800b8ba:	f101 0814 	add.w	r8, r1, #20
 800b8be:	f100 0514 	add.w	r5, r0, #20
 800b8c2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b8c6:	9301      	str	r3, [sp, #4]
 800b8c8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b8cc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b8d0:	3301      	adds	r3, #1
 800b8d2:	429a      	cmp	r2, r3
 800b8d4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b8d8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b8dc:	fbb2 f6f3 	udiv	r6, r2, r3
 800b8e0:	d331      	bcc.n	800b946 <quorem+0x9e>
 800b8e2:	f04f 0e00 	mov.w	lr, #0
 800b8e6:	4640      	mov	r0, r8
 800b8e8:	46ac      	mov	ip, r5
 800b8ea:	46f2      	mov	sl, lr
 800b8ec:	f850 2b04 	ldr.w	r2, [r0], #4
 800b8f0:	b293      	uxth	r3, r2
 800b8f2:	fb06 e303 	mla	r3, r6, r3, lr
 800b8f6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800b8fa:	b29b      	uxth	r3, r3
 800b8fc:	ebaa 0303 	sub.w	r3, sl, r3
 800b900:	f8dc a000 	ldr.w	sl, [ip]
 800b904:	0c12      	lsrs	r2, r2, #16
 800b906:	fa13 f38a 	uxtah	r3, r3, sl
 800b90a:	fb06 e202 	mla	r2, r6, r2, lr
 800b90e:	9300      	str	r3, [sp, #0]
 800b910:	9b00      	ldr	r3, [sp, #0]
 800b912:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b916:	b292      	uxth	r2, r2
 800b918:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800b91c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b920:	f8bd 3000 	ldrh.w	r3, [sp]
 800b924:	4581      	cmp	r9, r0
 800b926:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b92a:	f84c 3b04 	str.w	r3, [ip], #4
 800b92e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b932:	d2db      	bcs.n	800b8ec <quorem+0x44>
 800b934:	f855 300b 	ldr.w	r3, [r5, fp]
 800b938:	b92b      	cbnz	r3, 800b946 <quorem+0x9e>
 800b93a:	9b01      	ldr	r3, [sp, #4]
 800b93c:	3b04      	subs	r3, #4
 800b93e:	429d      	cmp	r5, r3
 800b940:	461a      	mov	r2, r3
 800b942:	d32e      	bcc.n	800b9a2 <quorem+0xfa>
 800b944:	613c      	str	r4, [r7, #16]
 800b946:	4638      	mov	r0, r7
 800b948:	f001 fcfe 	bl	800d348 <__mcmp>
 800b94c:	2800      	cmp	r0, #0
 800b94e:	db24      	blt.n	800b99a <quorem+0xf2>
 800b950:	3601      	adds	r6, #1
 800b952:	4628      	mov	r0, r5
 800b954:	f04f 0c00 	mov.w	ip, #0
 800b958:	f858 2b04 	ldr.w	r2, [r8], #4
 800b95c:	f8d0 e000 	ldr.w	lr, [r0]
 800b960:	b293      	uxth	r3, r2
 800b962:	ebac 0303 	sub.w	r3, ip, r3
 800b966:	0c12      	lsrs	r2, r2, #16
 800b968:	fa13 f38e 	uxtah	r3, r3, lr
 800b96c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800b970:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b974:	b29b      	uxth	r3, r3
 800b976:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b97a:	45c1      	cmp	r9, r8
 800b97c:	f840 3b04 	str.w	r3, [r0], #4
 800b980:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800b984:	d2e8      	bcs.n	800b958 <quorem+0xb0>
 800b986:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b98a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b98e:	b922      	cbnz	r2, 800b99a <quorem+0xf2>
 800b990:	3b04      	subs	r3, #4
 800b992:	429d      	cmp	r5, r3
 800b994:	461a      	mov	r2, r3
 800b996:	d30a      	bcc.n	800b9ae <quorem+0x106>
 800b998:	613c      	str	r4, [r7, #16]
 800b99a:	4630      	mov	r0, r6
 800b99c:	b003      	add	sp, #12
 800b99e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9a2:	6812      	ldr	r2, [r2, #0]
 800b9a4:	3b04      	subs	r3, #4
 800b9a6:	2a00      	cmp	r2, #0
 800b9a8:	d1cc      	bne.n	800b944 <quorem+0x9c>
 800b9aa:	3c01      	subs	r4, #1
 800b9ac:	e7c7      	b.n	800b93e <quorem+0x96>
 800b9ae:	6812      	ldr	r2, [r2, #0]
 800b9b0:	3b04      	subs	r3, #4
 800b9b2:	2a00      	cmp	r2, #0
 800b9b4:	d1f0      	bne.n	800b998 <quorem+0xf0>
 800b9b6:	3c01      	subs	r4, #1
 800b9b8:	e7eb      	b.n	800b992 <quorem+0xea>
 800b9ba:	2000      	movs	r0, #0
 800b9bc:	e7ee      	b.n	800b99c <quorem+0xf4>
	...

0800b9c0 <_dtoa_r>:
 800b9c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9c4:	ed2d 8b04 	vpush	{d8-d9}
 800b9c8:	ec57 6b10 	vmov	r6, r7, d0
 800b9cc:	b093      	sub	sp, #76	; 0x4c
 800b9ce:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b9d0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800b9d4:	9106      	str	r1, [sp, #24]
 800b9d6:	ee10 aa10 	vmov	sl, s0
 800b9da:	4604      	mov	r4, r0
 800b9dc:	9209      	str	r2, [sp, #36]	; 0x24
 800b9de:	930c      	str	r3, [sp, #48]	; 0x30
 800b9e0:	46bb      	mov	fp, r7
 800b9e2:	b975      	cbnz	r5, 800ba02 <_dtoa_r+0x42>
 800b9e4:	2010      	movs	r0, #16
 800b9e6:	f7fe f933 	bl	8009c50 <malloc>
 800b9ea:	4602      	mov	r2, r0
 800b9ec:	6260      	str	r0, [r4, #36]	; 0x24
 800b9ee:	b920      	cbnz	r0, 800b9fa <_dtoa_r+0x3a>
 800b9f0:	4ba7      	ldr	r3, [pc, #668]	; (800bc90 <_dtoa_r+0x2d0>)
 800b9f2:	21ea      	movs	r1, #234	; 0xea
 800b9f4:	48a7      	ldr	r0, [pc, #668]	; (800bc94 <_dtoa_r+0x2d4>)
 800b9f6:	f002 f9c1 	bl	800dd7c <__assert_func>
 800b9fa:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b9fe:	6005      	str	r5, [r0, #0]
 800ba00:	60c5      	str	r5, [r0, #12]
 800ba02:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ba04:	6819      	ldr	r1, [r3, #0]
 800ba06:	b151      	cbz	r1, 800ba1e <_dtoa_r+0x5e>
 800ba08:	685a      	ldr	r2, [r3, #4]
 800ba0a:	604a      	str	r2, [r1, #4]
 800ba0c:	2301      	movs	r3, #1
 800ba0e:	4093      	lsls	r3, r2
 800ba10:	608b      	str	r3, [r1, #8]
 800ba12:	4620      	mov	r0, r4
 800ba14:	f001 fa0c 	bl	800ce30 <_Bfree>
 800ba18:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ba1a:	2200      	movs	r2, #0
 800ba1c:	601a      	str	r2, [r3, #0]
 800ba1e:	1e3b      	subs	r3, r7, #0
 800ba20:	bfaa      	itet	ge
 800ba22:	2300      	movge	r3, #0
 800ba24:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800ba28:	f8c8 3000 	strge.w	r3, [r8]
 800ba2c:	4b9a      	ldr	r3, [pc, #616]	; (800bc98 <_dtoa_r+0x2d8>)
 800ba2e:	bfbc      	itt	lt
 800ba30:	2201      	movlt	r2, #1
 800ba32:	f8c8 2000 	strlt.w	r2, [r8]
 800ba36:	ea33 030b 	bics.w	r3, r3, fp
 800ba3a:	d11b      	bne.n	800ba74 <_dtoa_r+0xb4>
 800ba3c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ba3e:	f242 730f 	movw	r3, #9999	; 0x270f
 800ba42:	6013      	str	r3, [r2, #0]
 800ba44:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ba48:	4333      	orrs	r3, r6
 800ba4a:	f000 8592 	beq.w	800c572 <_dtoa_r+0xbb2>
 800ba4e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ba50:	b963      	cbnz	r3, 800ba6c <_dtoa_r+0xac>
 800ba52:	4b92      	ldr	r3, [pc, #584]	; (800bc9c <_dtoa_r+0x2dc>)
 800ba54:	e022      	b.n	800ba9c <_dtoa_r+0xdc>
 800ba56:	4b92      	ldr	r3, [pc, #584]	; (800bca0 <_dtoa_r+0x2e0>)
 800ba58:	9301      	str	r3, [sp, #4]
 800ba5a:	3308      	adds	r3, #8
 800ba5c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ba5e:	6013      	str	r3, [r2, #0]
 800ba60:	9801      	ldr	r0, [sp, #4]
 800ba62:	b013      	add	sp, #76	; 0x4c
 800ba64:	ecbd 8b04 	vpop	{d8-d9}
 800ba68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba6c:	4b8b      	ldr	r3, [pc, #556]	; (800bc9c <_dtoa_r+0x2dc>)
 800ba6e:	9301      	str	r3, [sp, #4]
 800ba70:	3303      	adds	r3, #3
 800ba72:	e7f3      	b.n	800ba5c <_dtoa_r+0x9c>
 800ba74:	2200      	movs	r2, #0
 800ba76:	2300      	movs	r3, #0
 800ba78:	4650      	mov	r0, sl
 800ba7a:	4659      	mov	r1, fp
 800ba7c:	f7f5 f83c 	bl	8000af8 <__aeabi_dcmpeq>
 800ba80:	ec4b ab19 	vmov	d9, sl, fp
 800ba84:	4680      	mov	r8, r0
 800ba86:	b158      	cbz	r0, 800baa0 <_dtoa_r+0xe0>
 800ba88:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ba8a:	2301      	movs	r3, #1
 800ba8c:	6013      	str	r3, [r2, #0]
 800ba8e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	f000 856b 	beq.w	800c56c <_dtoa_r+0xbac>
 800ba96:	4883      	ldr	r0, [pc, #524]	; (800bca4 <_dtoa_r+0x2e4>)
 800ba98:	6018      	str	r0, [r3, #0]
 800ba9a:	1e43      	subs	r3, r0, #1
 800ba9c:	9301      	str	r3, [sp, #4]
 800ba9e:	e7df      	b.n	800ba60 <_dtoa_r+0xa0>
 800baa0:	ec4b ab10 	vmov	d0, sl, fp
 800baa4:	aa10      	add	r2, sp, #64	; 0x40
 800baa6:	a911      	add	r1, sp, #68	; 0x44
 800baa8:	4620      	mov	r0, r4
 800baaa:	f001 fd6f 	bl	800d58c <__d2b>
 800baae:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800bab2:	ee08 0a10 	vmov	s16, r0
 800bab6:	2d00      	cmp	r5, #0
 800bab8:	f000 8084 	beq.w	800bbc4 <_dtoa_r+0x204>
 800babc:	ee19 3a90 	vmov	r3, s19
 800bac0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bac4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800bac8:	4656      	mov	r6, sl
 800baca:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800bace:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800bad2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800bad6:	4b74      	ldr	r3, [pc, #464]	; (800bca8 <_dtoa_r+0x2e8>)
 800bad8:	2200      	movs	r2, #0
 800bada:	4630      	mov	r0, r6
 800badc:	4639      	mov	r1, r7
 800bade:	f7f4 fbeb 	bl	80002b8 <__aeabi_dsub>
 800bae2:	a365      	add	r3, pc, #404	; (adr r3, 800bc78 <_dtoa_r+0x2b8>)
 800bae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bae8:	f7f4 fd9e 	bl	8000628 <__aeabi_dmul>
 800baec:	a364      	add	r3, pc, #400	; (adr r3, 800bc80 <_dtoa_r+0x2c0>)
 800baee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baf2:	f7f4 fbe3 	bl	80002bc <__adddf3>
 800baf6:	4606      	mov	r6, r0
 800baf8:	4628      	mov	r0, r5
 800bafa:	460f      	mov	r7, r1
 800bafc:	f7f4 fd2a 	bl	8000554 <__aeabi_i2d>
 800bb00:	a361      	add	r3, pc, #388	; (adr r3, 800bc88 <_dtoa_r+0x2c8>)
 800bb02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb06:	f7f4 fd8f 	bl	8000628 <__aeabi_dmul>
 800bb0a:	4602      	mov	r2, r0
 800bb0c:	460b      	mov	r3, r1
 800bb0e:	4630      	mov	r0, r6
 800bb10:	4639      	mov	r1, r7
 800bb12:	f7f4 fbd3 	bl	80002bc <__adddf3>
 800bb16:	4606      	mov	r6, r0
 800bb18:	460f      	mov	r7, r1
 800bb1a:	f7f5 f835 	bl	8000b88 <__aeabi_d2iz>
 800bb1e:	2200      	movs	r2, #0
 800bb20:	9000      	str	r0, [sp, #0]
 800bb22:	2300      	movs	r3, #0
 800bb24:	4630      	mov	r0, r6
 800bb26:	4639      	mov	r1, r7
 800bb28:	f7f4 fff0 	bl	8000b0c <__aeabi_dcmplt>
 800bb2c:	b150      	cbz	r0, 800bb44 <_dtoa_r+0x184>
 800bb2e:	9800      	ldr	r0, [sp, #0]
 800bb30:	f7f4 fd10 	bl	8000554 <__aeabi_i2d>
 800bb34:	4632      	mov	r2, r6
 800bb36:	463b      	mov	r3, r7
 800bb38:	f7f4 ffde 	bl	8000af8 <__aeabi_dcmpeq>
 800bb3c:	b910      	cbnz	r0, 800bb44 <_dtoa_r+0x184>
 800bb3e:	9b00      	ldr	r3, [sp, #0]
 800bb40:	3b01      	subs	r3, #1
 800bb42:	9300      	str	r3, [sp, #0]
 800bb44:	9b00      	ldr	r3, [sp, #0]
 800bb46:	2b16      	cmp	r3, #22
 800bb48:	d85a      	bhi.n	800bc00 <_dtoa_r+0x240>
 800bb4a:	9a00      	ldr	r2, [sp, #0]
 800bb4c:	4b57      	ldr	r3, [pc, #348]	; (800bcac <_dtoa_r+0x2ec>)
 800bb4e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bb52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb56:	ec51 0b19 	vmov	r0, r1, d9
 800bb5a:	f7f4 ffd7 	bl	8000b0c <__aeabi_dcmplt>
 800bb5e:	2800      	cmp	r0, #0
 800bb60:	d050      	beq.n	800bc04 <_dtoa_r+0x244>
 800bb62:	9b00      	ldr	r3, [sp, #0]
 800bb64:	3b01      	subs	r3, #1
 800bb66:	9300      	str	r3, [sp, #0]
 800bb68:	2300      	movs	r3, #0
 800bb6a:	930b      	str	r3, [sp, #44]	; 0x2c
 800bb6c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bb6e:	1b5d      	subs	r5, r3, r5
 800bb70:	1e6b      	subs	r3, r5, #1
 800bb72:	9305      	str	r3, [sp, #20]
 800bb74:	bf45      	ittet	mi
 800bb76:	f1c5 0301 	rsbmi	r3, r5, #1
 800bb7a:	9304      	strmi	r3, [sp, #16]
 800bb7c:	2300      	movpl	r3, #0
 800bb7e:	2300      	movmi	r3, #0
 800bb80:	bf4c      	ite	mi
 800bb82:	9305      	strmi	r3, [sp, #20]
 800bb84:	9304      	strpl	r3, [sp, #16]
 800bb86:	9b00      	ldr	r3, [sp, #0]
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	db3d      	blt.n	800bc08 <_dtoa_r+0x248>
 800bb8c:	9b05      	ldr	r3, [sp, #20]
 800bb8e:	9a00      	ldr	r2, [sp, #0]
 800bb90:	920a      	str	r2, [sp, #40]	; 0x28
 800bb92:	4413      	add	r3, r2
 800bb94:	9305      	str	r3, [sp, #20]
 800bb96:	2300      	movs	r3, #0
 800bb98:	9307      	str	r3, [sp, #28]
 800bb9a:	9b06      	ldr	r3, [sp, #24]
 800bb9c:	2b09      	cmp	r3, #9
 800bb9e:	f200 8089 	bhi.w	800bcb4 <_dtoa_r+0x2f4>
 800bba2:	2b05      	cmp	r3, #5
 800bba4:	bfc4      	itt	gt
 800bba6:	3b04      	subgt	r3, #4
 800bba8:	9306      	strgt	r3, [sp, #24]
 800bbaa:	9b06      	ldr	r3, [sp, #24]
 800bbac:	f1a3 0302 	sub.w	r3, r3, #2
 800bbb0:	bfcc      	ite	gt
 800bbb2:	2500      	movgt	r5, #0
 800bbb4:	2501      	movle	r5, #1
 800bbb6:	2b03      	cmp	r3, #3
 800bbb8:	f200 8087 	bhi.w	800bcca <_dtoa_r+0x30a>
 800bbbc:	e8df f003 	tbb	[pc, r3]
 800bbc0:	59383a2d 	.word	0x59383a2d
 800bbc4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800bbc8:	441d      	add	r5, r3
 800bbca:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800bbce:	2b20      	cmp	r3, #32
 800bbd0:	bfc1      	itttt	gt
 800bbd2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800bbd6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800bbda:	fa0b f303 	lslgt.w	r3, fp, r3
 800bbde:	fa26 f000 	lsrgt.w	r0, r6, r0
 800bbe2:	bfda      	itte	le
 800bbe4:	f1c3 0320 	rsble	r3, r3, #32
 800bbe8:	fa06 f003 	lslle.w	r0, r6, r3
 800bbec:	4318      	orrgt	r0, r3
 800bbee:	f7f4 fca1 	bl	8000534 <__aeabi_ui2d>
 800bbf2:	2301      	movs	r3, #1
 800bbf4:	4606      	mov	r6, r0
 800bbf6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800bbfa:	3d01      	subs	r5, #1
 800bbfc:	930e      	str	r3, [sp, #56]	; 0x38
 800bbfe:	e76a      	b.n	800bad6 <_dtoa_r+0x116>
 800bc00:	2301      	movs	r3, #1
 800bc02:	e7b2      	b.n	800bb6a <_dtoa_r+0x1aa>
 800bc04:	900b      	str	r0, [sp, #44]	; 0x2c
 800bc06:	e7b1      	b.n	800bb6c <_dtoa_r+0x1ac>
 800bc08:	9b04      	ldr	r3, [sp, #16]
 800bc0a:	9a00      	ldr	r2, [sp, #0]
 800bc0c:	1a9b      	subs	r3, r3, r2
 800bc0e:	9304      	str	r3, [sp, #16]
 800bc10:	4253      	negs	r3, r2
 800bc12:	9307      	str	r3, [sp, #28]
 800bc14:	2300      	movs	r3, #0
 800bc16:	930a      	str	r3, [sp, #40]	; 0x28
 800bc18:	e7bf      	b.n	800bb9a <_dtoa_r+0x1da>
 800bc1a:	2300      	movs	r3, #0
 800bc1c:	9308      	str	r3, [sp, #32]
 800bc1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	dc55      	bgt.n	800bcd0 <_dtoa_r+0x310>
 800bc24:	2301      	movs	r3, #1
 800bc26:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800bc2a:	461a      	mov	r2, r3
 800bc2c:	9209      	str	r2, [sp, #36]	; 0x24
 800bc2e:	e00c      	b.n	800bc4a <_dtoa_r+0x28a>
 800bc30:	2301      	movs	r3, #1
 800bc32:	e7f3      	b.n	800bc1c <_dtoa_r+0x25c>
 800bc34:	2300      	movs	r3, #0
 800bc36:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bc38:	9308      	str	r3, [sp, #32]
 800bc3a:	9b00      	ldr	r3, [sp, #0]
 800bc3c:	4413      	add	r3, r2
 800bc3e:	9302      	str	r3, [sp, #8]
 800bc40:	3301      	adds	r3, #1
 800bc42:	2b01      	cmp	r3, #1
 800bc44:	9303      	str	r3, [sp, #12]
 800bc46:	bfb8      	it	lt
 800bc48:	2301      	movlt	r3, #1
 800bc4a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800bc4c:	2200      	movs	r2, #0
 800bc4e:	6042      	str	r2, [r0, #4]
 800bc50:	2204      	movs	r2, #4
 800bc52:	f102 0614 	add.w	r6, r2, #20
 800bc56:	429e      	cmp	r6, r3
 800bc58:	6841      	ldr	r1, [r0, #4]
 800bc5a:	d93d      	bls.n	800bcd8 <_dtoa_r+0x318>
 800bc5c:	4620      	mov	r0, r4
 800bc5e:	f001 f8a7 	bl	800cdb0 <_Balloc>
 800bc62:	9001      	str	r0, [sp, #4]
 800bc64:	2800      	cmp	r0, #0
 800bc66:	d13b      	bne.n	800bce0 <_dtoa_r+0x320>
 800bc68:	4b11      	ldr	r3, [pc, #68]	; (800bcb0 <_dtoa_r+0x2f0>)
 800bc6a:	4602      	mov	r2, r0
 800bc6c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800bc70:	e6c0      	b.n	800b9f4 <_dtoa_r+0x34>
 800bc72:	2301      	movs	r3, #1
 800bc74:	e7df      	b.n	800bc36 <_dtoa_r+0x276>
 800bc76:	bf00      	nop
 800bc78:	636f4361 	.word	0x636f4361
 800bc7c:	3fd287a7 	.word	0x3fd287a7
 800bc80:	8b60c8b3 	.word	0x8b60c8b3
 800bc84:	3fc68a28 	.word	0x3fc68a28
 800bc88:	509f79fb 	.word	0x509f79fb
 800bc8c:	3fd34413 	.word	0x3fd34413
 800bc90:	0800ec8d 	.word	0x0800ec8d
 800bc94:	0800eca4 	.word	0x0800eca4
 800bc98:	7ff00000 	.word	0x7ff00000
 800bc9c:	0800ec89 	.word	0x0800ec89
 800bca0:	0800ec80 	.word	0x0800ec80
 800bca4:	0800ec09 	.word	0x0800ec09
 800bca8:	3ff80000 	.word	0x3ff80000
 800bcac:	0800ee10 	.word	0x0800ee10
 800bcb0:	0800ecff 	.word	0x0800ecff
 800bcb4:	2501      	movs	r5, #1
 800bcb6:	2300      	movs	r3, #0
 800bcb8:	9306      	str	r3, [sp, #24]
 800bcba:	9508      	str	r5, [sp, #32]
 800bcbc:	f04f 33ff 	mov.w	r3, #4294967295
 800bcc0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800bcc4:	2200      	movs	r2, #0
 800bcc6:	2312      	movs	r3, #18
 800bcc8:	e7b0      	b.n	800bc2c <_dtoa_r+0x26c>
 800bcca:	2301      	movs	r3, #1
 800bccc:	9308      	str	r3, [sp, #32]
 800bcce:	e7f5      	b.n	800bcbc <_dtoa_r+0x2fc>
 800bcd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bcd2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800bcd6:	e7b8      	b.n	800bc4a <_dtoa_r+0x28a>
 800bcd8:	3101      	adds	r1, #1
 800bcda:	6041      	str	r1, [r0, #4]
 800bcdc:	0052      	lsls	r2, r2, #1
 800bcde:	e7b8      	b.n	800bc52 <_dtoa_r+0x292>
 800bce0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bce2:	9a01      	ldr	r2, [sp, #4]
 800bce4:	601a      	str	r2, [r3, #0]
 800bce6:	9b03      	ldr	r3, [sp, #12]
 800bce8:	2b0e      	cmp	r3, #14
 800bcea:	f200 809d 	bhi.w	800be28 <_dtoa_r+0x468>
 800bcee:	2d00      	cmp	r5, #0
 800bcf0:	f000 809a 	beq.w	800be28 <_dtoa_r+0x468>
 800bcf4:	9b00      	ldr	r3, [sp, #0]
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	dd32      	ble.n	800bd60 <_dtoa_r+0x3a0>
 800bcfa:	4ab7      	ldr	r2, [pc, #732]	; (800bfd8 <_dtoa_r+0x618>)
 800bcfc:	f003 030f 	and.w	r3, r3, #15
 800bd00:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800bd04:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bd08:	9b00      	ldr	r3, [sp, #0]
 800bd0a:	05d8      	lsls	r0, r3, #23
 800bd0c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800bd10:	d516      	bpl.n	800bd40 <_dtoa_r+0x380>
 800bd12:	4bb2      	ldr	r3, [pc, #712]	; (800bfdc <_dtoa_r+0x61c>)
 800bd14:	ec51 0b19 	vmov	r0, r1, d9
 800bd18:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bd1c:	f7f4 fdae 	bl	800087c <__aeabi_ddiv>
 800bd20:	f007 070f 	and.w	r7, r7, #15
 800bd24:	4682      	mov	sl, r0
 800bd26:	468b      	mov	fp, r1
 800bd28:	2503      	movs	r5, #3
 800bd2a:	4eac      	ldr	r6, [pc, #688]	; (800bfdc <_dtoa_r+0x61c>)
 800bd2c:	b957      	cbnz	r7, 800bd44 <_dtoa_r+0x384>
 800bd2e:	4642      	mov	r2, r8
 800bd30:	464b      	mov	r3, r9
 800bd32:	4650      	mov	r0, sl
 800bd34:	4659      	mov	r1, fp
 800bd36:	f7f4 fda1 	bl	800087c <__aeabi_ddiv>
 800bd3a:	4682      	mov	sl, r0
 800bd3c:	468b      	mov	fp, r1
 800bd3e:	e028      	b.n	800bd92 <_dtoa_r+0x3d2>
 800bd40:	2502      	movs	r5, #2
 800bd42:	e7f2      	b.n	800bd2a <_dtoa_r+0x36a>
 800bd44:	07f9      	lsls	r1, r7, #31
 800bd46:	d508      	bpl.n	800bd5a <_dtoa_r+0x39a>
 800bd48:	4640      	mov	r0, r8
 800bd4a:	4649      	mov	r1, r9
 800bd4c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800bd50:	f7f4 fc6a 	bl	8000628 <__aeabi_dmul>
 800bd54:	3501      	adds	r5, #1
 800bd56:	4680      	mov	r8, r0
 800bd58:	4689      	mov	r9, r1
 800bd5a:	107f      	asrs	r7, r7, #1
 800bd5c:	3608      	adds	r6, #8
 800bd5e:	e7e5      	b.n	800bd2c <_dtoa_r+0x36c>
 800bd60:	f000 809b 	beq.w	800be9a <_dtoa_r+0x4da>
 800bd64:	9b00      	ldr	r3, [sp, #0]
 800bd66:	4f9d      	ldr	r7, [pc, #628]	; (800bfdc <_dtoa_r+0x61c>)
 800bd68:	425e      	negs	r6, r3
 800bd6a:	4b9b      	ldr	r3, [pc, #620]	; (800bfd8 <_dtoa_r+0x618>)
 800bd6c:	f006 020f 	and.w	r2, r6, #15
 800bd70:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bd74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd78:	ec51 0b19 	vmov	r0, r1, d9
 800bd7c:	f7f4 fc54 	bl	8000628 <__aeabi_dmul>
 800bd80:	1136      	asrs	r6, r6, #4
 800bd82:	4682      	mov	sl, r0
 800bd84:	468b      	mov	fp, r1
 800bd86:	2300      	movs	r3, #0
 800bd88:	2502      	movs	r5, #2
 800bd8a:	2e00      	cmp	r6, #0
 800bd8c:	d17a      	bne.n	800be84 <_dtoa_r+0x4c4>
 800bd8e:	2b00      	cmp	r3, #0
 800bd90:	d1d3      	bne.n	800bd3a <_dtoa_r+0x37a>
 800bd92:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bd94:	2b00      	cmp	r3, #0
 800bd96:	f000 8082 	beq.w	800be9e <_dtoa_r+0x4de>
 800bd9a:	4b91      	ldr	r3, [pc, #580]	; (800bfe0 <_dtoa_r+0x620>)
 800bd9c:	2200      	movs	r2, #0
 800bd9e:	4650      	mov	r0, sl
 800bda0:	4659      	mov	r1, fp
 800bda2:	f7f4 feb3 	bl	8000b0c <__aeabi_dcmplt>
 800bda6:	2800      	cmp	r0, #0
 800bda8:	d079      	beq.n	800be9e <_dtoa_r+0x4de>
 800bdaa:	9b03      	ldr	r3, [sp, #12]
 800bdac:	2b00      	cmp	r3, #0
 800bdae:	d076      	beq.n	800be9e <_dtoa_r+0x4de>
 800bdb0:	9b02      	ldr	r3, [sp, #8]
 800bdb2:	2b00      	cmp	r3, #0
 800bdb4:	dd36      	ble.n	800be24 <_dtoa_r+0x464>
 800bdb6:	9b00      	ldr	r3, [sp, #0]
 800bdb8:	4650      	mov	r0, sl
 800bdba:	4659      	mov	r1, fp
 800bdbc:	1e5f      	subs	r7, r3, #1
 800bdbe:	2200      	movs	r2, #0
 800bdc0:	4b88      	ldr	r3, [pc, #544]	; (800bfe4 <_dtoa_r+0x624>)
 800bdc2:	f7f4 fc31 	bl	8000628 <__aeabi_dmul>
 800bdc6:	9e02      	ldr	r6, [sp, #8]
 800bdc8:	4682      	mov	sl, r0
 800bdca:	468b      	mov	fp, r1
 800bdcc:	3501      	adds	r5, #1
 800bdce:	4628      	mov	r0, r5
 800bdd0:	f7f4 fbc0 	bl	8000554 <__aeabi_i2d>
 800bdd4:	4652      	mov	r2, sl
 800bdd6:	465b      	mov	r3, fp
 800bdd8:	f7f4 fc26 	bl	8000628 <__aeabi_dmul>
 800bddc:	4b82      	ldr	r3, [pc, #520]	; (800bfe8 <_dtoa_r+0x628>)
 800bdde:	2200      	movs	r2, #0
 800bde0:	f7f4 fa6c 	bl	80002bc <__adddf3>
 800bde4:	46d0      	mov	r8, sl
 800bde6:	46d9      	mov	r9, fp
 800bde8:	4682      	mov	sl, r0
 800bdea:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800bdee:	2e00      	cmp	r6, #0
 800bdf0:	d158      	bne.n	800bea4 <_dtoa_r+0x4e4>
 800bdf2:	4b7e      	ldr	r3, [pc, #504]	; (800bfec <_dtoa_r+0x62c>)
 800bdf4:	2200      	movs	r2, #0
 800bdf6:	4640      	mov	r0, r8
 800bdf8:	4649      	mov	r1, r9
 800bdfa:	f7f4 fa5d 	bl	80002b8 <__aeabi_dsub>
 800bdfe:	4652      	mov	r2, sl
 800be00:	465b      	mov	r3, fp
 800be02:	4680      	mov	r8, r0
 800be04:	4689      	mov	r9, r1
 800be06:	f7f4 fe9f 	bl	8000b48 <__aeabi_dcmpgt>
 800be0a:	2800      	cmp	r0, #0
 800be0c:	f040 8295 	bne.w	800c33a <_dtoa_r+0x97a>
 800be10:	4652      	mov	r2, sl
 800be12:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800be16:	4640      	mov	r0, r8
 800be18:	4649      	mov	r1, r9
 800be1a:	f7f4 fe77 	bl	8000b0c <__aeabi_dcmplt>
 800be1e:	2800      	cmp	r0, #0
 800be20:	f040 8289 	bne.w	800c336 <_dtoa_r+0x976>
 800be24:	ec5b ab19 	vmov	sl, fp, d9
 800be28:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800be2a:	2b00      	cmp	r3, #0
 800be2c:	f2c0 8148 	blt.w	800c0c0 <_dtoa_r+0x700>
 800be30:	9a00      	ldr	r2, [sp, #0]
 800be32:	2a0e      	cmp	r2, #14
 800be34:	f300 8144 	bgt.w	800c0c0 <_dtoa_r+0x700>
 800be38:	4b67      	ldr	r3, [pc, #412]	; (800bfd8 <_dtoa_r+0x618>)
 800be3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800be3e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800be42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800be44:	2b00      	cmp	r3, #0
 800be46:	f280 80d5 	bge.w	800bff4 <_dtoa_r+0x634>
 800be4a:	9b03      	ldr	r3, [sp, #12]
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	f300 80d1 	bgt.w	800bff4 <_dtoa_r+0x634>
 800be52:	f040 826f 	bne.w	800c334 <_dtoa_r+0x974>
 800be56:	4b65      	ldr	r3, [pc, #404]	; (800bfec <_dtoa_r+0x62c>)
 800be58:	2200      	movs	r2, #0
 800be5a:	4640      	mov	r0, r8
 800be5c:	4649      	mov	r1, r9
 800be5e:	f7f4 fbe3 	bl	8000628 <__aeabi_dmul>
 800be62:	4652      	mov	r2, sl
 800be64:	465b      	mov	r3, fp
 800be66:	f7f4 fe65 	bl	8000b34 <__aeabi_dcmpge>
 800be6a:	9e03      	ldr	r6, [sp, #12]
 800be6c:	4637      	mov	r7, r6
 800be6e:	2800      	cmp	r0, #0
 800be70:	f040 8245 	bne.w	800c2fe <_dtoa_r+0x93e>
 800be74:	9d01      	ldr	r5, [sp, #4]
 800be76:	2331      	movs	r3, #49	; 0x31
 800be78:	f805 3b01 	strb.w	r3, [r5], #1
 800be7c:	9b00      	ldr	r3, [sp, #0]
 800be7e:	3301      	adds	r3, #1
 800be80:	9300      	str	r3, [sp, #0]
 800be82:	e240      	b.n	800c306 <_dtoa_r+0x946>
 800be84:	07f2      	lsls	r2, r6, #31
 800be86:	d505      	bpl.n	800be94 <_dtoa_r+0x4d4>
 800be88:	e9d7 2300 	ldrd	r2, r3, [r7]
 800be8c:	f7f4 fbcc 	bl	8000628 <__aeabi_dmul>
 800be90:	3501      	adds	r5, #1
 800be92:	2301      	movs	r3, #1
 800be94:	1076      	asrs	r6, r6, #1
 800be96:	3708      	adds	r7, #8
 800be98:	e777      	b.n	800bd8a <_dtoa_r+0x3ca>
 800be9a:	2502      	movs	r5, #2
 800be9c:	e779      	b.n	800bd92 <_dtoa_r+0x3d2>
 800be9e:	9f00      	ldr	r7, [sp, #0]
 800bea0:	9e03      	ldr	r6, [sp, #12]
 800bea2:	e794      	b.n	800bdce <_dtoa_r+0x40e>
 800bea4:	9901      	ldr	r1, [sp, #4]
 800bea6:	4b4c      	ldr	r3, [pc, #304]	; (800bfd8 <_dtoa_r+0x618>)
 800bea8:	4431      	add	r1, r6
 800beaa:	910d      	str	r1, [sp, #52]	; 0x34
 800beac:	9908      	ldr	r1, [sp, #32]
 800beae:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800beb2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800beb6:	2900      	cmp	r1, #0
 800beb8:	d043      	beq.n	800bf42 <_dtoa_r+0x582>
 800beba:	494d      	ldr	r1, [pc, #308]	; (800bff0 <_dtoa_r+0x630>)
 800bebc:	2000      	movs	r0, #0
 800bebe:	f7f4 fcdd 	bl	800087c <__aeabi_ddiv>
 800bec2:	4652      	mov	r2, sl
 800bec4:	465b      	mov	r3, fp
 800bec6:	f7f4 f9f7 	bl	80002b8 <__aeabi_dsub>
 800beca:	9d01      	ldr	r5, [sp, #4]
 800becc:	4682      	mov	sl, r0
 800bece:	468b      	mov	fp, r1
 800bed0:	4649      	mov	r1, r9
 800bed2:	4640      	mov	r0, r8
 800bed4:	f7f4 fe58 	bl	8000b88 <__aeabi_d2iz>
 800bed8:	4606      	mov	r6, r0
 800beda:	f7f4 fb3b 	bl	8000554 <__aeabi_i2d>
 800bede:	4602      	mov	r2, r0
 800bee0:	460b      	mov	r3, r1
 800bee2:	4640      	mov	r0, r8
 800bee4:	4649      	mov	r1, r9
 800bee6:	f7f4 f9e7 	bl	80002b8 <__aeabi_dsub>
 800beea:	3630      	adds	r6, #48	; 0x30
 800beec:	f805 6b01 	strb.w	r6, [r5], #1
 800bef0:	4652      	mov	r2, sl
 800bef2:	465b      	mov	r3, fp
 800bef4:	4680      	mov	r8, r0
 800bef6:	4689      	mov	r9, r1
 800bef8:	f7f4 fe08 	bl	8000b0c <__aeabi_dcmplt>
 800befc:	2800      	cmp	r0, #0
 800befe:	d163      	bne.n	800bfc8 <_dtoa_r+0x608>
 800bf00:	4642      	mov	r2, r8
 800bf02:	464b      	mov	r3, r9
 800bf04:	4936      	ldr	r1, [pc, #216]	; (800bfe0 <_dtoa_r+0x620>)
 800bf06:	2000      	movs	r0, #0
 800bf08:	f7f4 f9d6 	bl	80002b8 <__aeabi_dsub>
 800bf0c:	4652      	mov	r2, sl
 800bf0e:	465b      	mov	r3, fp
 800bf10:	f7f4 fdfc 	bl	8000b0c <__aeabi_dcmplt>
 800bf14:	2800      	cmp	r0, #0
 800bf16:	f040 80b5 	bne.w	800c084 <_dtoa_r+0x6c4>
 800bf1a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bf1c:	429d      	cmp	r5, r3
 800bf1e:	d081      	beq.n	800be24 <_dtoa_r+0x464>
 800bf20:	4b30      	ldr	r3, [pc, #192]	; (800bfe4 <_dtoa_r+0x624>)
 800bf22:	2200      	movs	r2, #0
 800bf24:	4650      	mov	r0, sl
 800bf26:	4659      	mov	r1, fp
 800bf28:	f7f4 fb7e 	bl	8000628 <__aeabi_dmul>
 800bf2c:	4b2d      	ldr	r3, [pc, #180]	; (800bfe4 <_dtoa_r+0x624>)
 800bf2e:	4682      	mov	sl, r0
 800bf30:	468b      	mov	fp, r1
 800bf32:	4640      	mov	r0, r8
 800bf34:	4649      	mov	r1, r9
 800bf36:	2200      	movs	r2, #0
 800bf38:	f7f4 fb76 	bl	8000628 <__aeabi_dmul>
 800bf3c:	4680      	mov	r8, r0
 800bf3e:	4689      	mov	r9, r1
 800bf40:	e7c6      	b.n	800bed0 <_dtoa_r+0x510>
 800bf42:	4650      	mov	r0, sl
 800bf44:	4659      	mov	r1, fp
 800bf46:	f7f4 fb6f 	bl	8000628 <__aeabi_dmul>
 800bf4a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bf4c:	9d01      	ldr	r5, [sp, #4]
 800bf4e:	930f      	str	r3, [sp, #60]	; 0x3c
 800bf50:	4682      	mov	sl, r0
 800bf52:	468b      	mov	fp, r1
 800bf54:	4649      	mov	r1, r9
 800bf56:	4640      	mov	r0, r8
 800bf58:	f7f4 fe16 	bl	8000b88 <__aeabi_d2iz>
 800bf5c:	4606      	mov	r6, r0
 800bf5e:	f7f4 faf9 	bl	8000554 <__aeabi_i2d>
 800bf62:	3630      	adds	r6, #48	; 0x30
 800bf64:	4602      	mov	r2, r0
 800bf66:	460b      	mov	r3, r1
 800bf68:	4640      	mov	r0, r8
 800bf6a:	4649      	mov	r1, r9
 800bf6c:	f7f4 f9a4 	bl	80002b8 <__aeabi_dsub>
 800bf70:	f805 6b01 	strb.w	r6, [r5], #1
 800bf74:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bf76:	429d      	cmp	r5, r3
 800bf78:	4680      	mov	r8, r0
 800bf7a:	4689      	mov	r9, r1
 800bf7c:	f04f 0200 	mov.w	r2, #0
 800bf80:	d124      	bne.n	800bfcc <_dtoa_r+0x60c>
 800bf82:	4b1b      	ldr	r3, [pc, #108]	; (800bff0 <_dtoa_r+0x630>)
 800bf84:	4650      	mov	r0, sl
 800bf86:	4659      	mov	r1, fp
 800bf88:	f7f4 f998 	bl	80002bc <__adddf3>
 800bf8c:	4602      	mov	r2, r0
 800bf8e:	460b      	mov	r3, r1
 800bf90:	4640      	mov	r0, r8
 800bf92:	4649      	mov	r1, r9
 800bf94:	f7f4 fdd8 	bl	8000b48 <__aeabi_dcmpgt>
 800bf98:	2800      	cmp	r0, #0
 800bf9a:	d173      	bne.n	800c084 <_dtoa_r+0x6c4>
 800bf9c:	4652      	mov	r2, sl
 800bf9e:	465b      	mov	r3, fp
 800bfa0:	4913      	ldr	r1, [pc, #76]	; (800bff0 <_dtoa_r+0x630>)
 800bfa2:	2000      	movs	r0, #0
 800bfa4:	f7f4 f988 	bl	80002b8 <__aeabi_dsub>
 800bfa8:	4602      	mov	r2, r0
 800bfaa:	460b      	mov	r3, r1
 800bfac:	4640      	mov	r0, r8
 800bfae:	4649      	mov	r1, r9
 800bfb0:	f7f4 fdac 	bl	8000b0c <__aeabi_dcmplt>
 800bfb4:	2800      	cmp	r0, #0
 800bfb6:	f43f af35 	beq.w	800be24 <_dtoa_r+0x464>
 800bfba:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800bfbc:	1e6b      	subs	r3, r5, #1
 800bfbe:	930f      	str	r3, [sp, #60]	; 0x3c
 800bfc0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800bfc4:	2b30      	cmp	r3, #48	; 0x30
 800bfc6:	d0f8      	beq.n	800bfba <_dtoa_r+0x5fa>
 800bfc8:	9700      	str	r7, [sp, #0]
 800bfca:	e049      	b.n	800c060 <_dtoa_r+0x6a0>
 800bfcc:	4b05      	ldr	r3, [pc, #20]	; (800bfe4 <_dtoa_r+0x624>)
 800bfce:	f7f4 fb2b 	bl	8000628 <__aeabi_dmul>
 800bfd2:	4680      	mov	r8, r0
 800bfd4:	4689      	mov	r9, r1
 800bfd6:	e7bd      	b.n	800bf54 <_dtoa_r+0x594>
 800bfd8:	0800ee10 	.word	0x0800ee10
 800bfdc:	0800ede8 	.word	0x0800ede8
 800bfe0:	3ff00000 	.word	0x3ff00000
 800bfe4:	40240000 	.word	0x40240000
 800bfe8:	401c0000 	.word	0x401c0000
 800bfec:	40140000 	.word	0x40140000
 800bff0:	3fe00000 	.word	0x3fe00000
 800bff4:	9d01      	ldr	r5, [sp, #4]
 800bff6:	4656      	mov	r6, sl
 800bff8:	465f      	mov	r7, fp
 800bffa:	4642      	mov	r2, r8
 800bffc:	464b      	mov	r3, r9
 800bffe:	4630      	mov	r0, r6
 800c000:	4639      	mov	r1, r7
 800c002:	f7f4 fc3b 	bl	800087c <__aeabi_ddiv>
 800c006:	f7f4 fdbf 	bl	8000b88 <__aeabi_d2iz>
 800c00a:	4682      	mov	sl, r0
 800c00c:	f7f4 faa2 	bl	8000554 <__aeabi_i2d>
 800c010:	4642      	mov	r2, r8
 800c012:	464b      	mov	r3, r9
 800c014:	f7f4 fb08 	bl	8000628 <__aeabi_dmul>
 800c018:	4602      	mov	r2, r0
 800c01a:	460b      	mov	r3, r1
 800c01c:	4630      	mov	r0, r6
 800c01e:	4639      	mov	r1, r7
 800c020:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800c024:	f7f4 f948 	bl	80002b8 <__aeabi_dsub>
 800c028:	f805 6b01 	strb.w	r6, [r5], #1
 800c02c:	9e01      	ldr	r6, [sp, #4]
 800c02e:	9f03      	ldr	r7, [sp, #12]
 800c030:	1bae      	subs	r6, r5, r6
 800c032:	42b7      	cmp	r7, r6
 800c034:	4602      	mov	r2, r0
 800c036:	460b      	mov	r3, r1
 800c038:	d135      	bne.n	800c0a6 <_dtoa_r+0x6e6>
 800c03a:	f7f4 f93f 	bl	80002bc <__adddf3>
 800c03e:	4642      	mov	r2, r8
 800c040:	464b      	mov	r3, r9
 800c042:	4606      	mov	r6, r0
 800c044:	460f      	mov	r7, r1
 800c046:	f7f4 fd7f 	bl	8000b48 <__aeabi_dcmpgt>
 800c04a:	b9d0      	cbnz	r0, 800c082 <_dtoa_r+0x6c2>
 800c04c:	4642      	mov	r2, r8
 800c04e:	464b      	mov	r3, r9
 800c050:	4630      	mov	r0, r6
 800c052:	4639      	mov	r1, r7
 800c054:	f7f4 fd50 	bl	8000af8 <__aeabi_dcmpeq>
 800c058:	b110      	cbz	r0, 800c060 <_dtoa_r+0x6a0>
 800c05a:	f01a 0f01 	tst.w	sl, #1
 800c05e:	d110      	bne.n	800c082 <_dtoa_r+0x6c2>
 800c060:	4620      	mov	r0, r4
 800c062:	ee18 1a10 	vmov	r1, s16
 800c066:	f000 fee3 	bl	800ce30 <_Bfree>
 800c06a:	2300      	movs	r3, #0
 800c06c:	9800      	ldr	r0, [sp, #0]
 800c06e:	702b      	strb	r3, [r5, #0]
 800c070:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c072:	3001      	adds	r0, #1
 800c074:	6018      	str	r0, [r3, #0]
 800c076:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c078:	2b00      	cmp	r3, #0
 800c07a:	f43f acf1 	beq.w	800ba60 <_dtoa_r+0xa0>
 800c07e:	601d      	str	r5, [r3, #0]
 800c080:	e4ee      	b.n	800ba60 <_dtoa_r+0xa0>
 800c082:	9f00      	ldr	r7, [sp, #0]
 800c084:	462b      	mov	r3, r5
 800c086:	461d      	mov	r5, r3
 800c088:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c08c:	2a39      	cmp	r2, #57	; 0x39
 800c08e:	d106      	bne.n	800c09e <_dtoa_r+0x6de>
 800c090:	9a01      	ldr	r2, [sp, #4]
 800c092:	429a      	cmp	r2, r3
 800c094:	d1f7      	bne.n	800c086 <_dtoa_r+0x6c6>
 800c096:	9901      	ldr	r1, [sp, #4]
 800c098:	2230      	movs	r2, #48	; 0x30
 800c09a:	3701      	adds	r7, #1
 800c09c:	700a      	strb	r2, [r1, #0]
 800c09e:	781a      	ldrb	r2, [r3, #0]
 800c0a0:	3201      	adds	r2, #1
 800c0a2:	701a      	strb	r2, [r3, #0]
 800c0a4:	e790      	b.n	800bfc8 <_dtoa_r+0x608>
 800c0a6:	4ba6      	ldr	r3, [pc, #664]	; (800c340 <_dtoa_r+0x980>)
 800c0a8:	2200      	movs	r2, #0
 800c0aa:	f7f4 fabd 	bl	8000628 <__aeabi_dmul>
 800c0ae:	2200      	movs	r2, #0
 800c0b0:	2300      	movs	r3, #0
 800c0b2:	4606      	mov	r6, r0
 800c0b4:	460f      	mov	r7, r1
 800c0b6:	f7f4 fd1f 	bl	8000af8 <__aeabi_dcmpeq>
 800c0ba:	2800      	cmp	r0, #0
 800c0bc:	d09d      	beq.n	800bffa <_dtoa_r+0x63a>
 800c0be:	e7cf      	b.n	800c060 <_dtoa_r+0x6a0>
 800c0c0:	9a08      	ldr	r2, [sp, #32]
 800c0c2:	2a00      	cmp	r2, #0
 800c0c4:	f000 80d7 	beq.w	800c276 <_dtoa_r+0x8b6>
 800c0c8:	9a06      	ldr	r2, [sp, #24]
 800c0ca:	2a01      	cmp	r2, #1
 800c0cc:	f300 80ba 	bgt.w	800c244 <_dtoa_r+0x884>
 800c0d0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c0d2:	2a00      	cmp	r2, #0
 800c0d4:	f000 80b2 	beq.w	800c23c <_dtoa_r+0x87c>
 800c0d8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c0dc:	9e07      	ldr	r6, [sp, #28]
 800c0de:	9d04      	ldr	r5, [sp, #16]
 800c0e0:	9a04      	ldr	r2, [sp, #16]
 800c0e2:	441a      	add	r2, r3
 800c0e4:	9204      	str	r2, [sp, #16]
 800c0e6:	9a05      	ldr	r2, [sp, #20]
 800c0e8:	2101      	movs	r1, #1
 800c0ea:	441a      	add	r2, r3
 800c0ec:	4620      	mov	r0, r4
 800c0ee:	9205      	str	r2, [sp, #20]
 800c0f0:	f000 ffa0 	bl	800d034 <__i2b>
 800c0f4:	4607      	mov	r7, r0
 800c0f6:	2d00      	cmp	r5, #0
 800c0f8:	dd0c      	ble.n	800c114 <_dtoa_r+0x754>
 800c0fa:	9b05      	ldr	r3, [sp, #20]
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	dd09      	ble.n	800c114 <_dtoa_r+0x754>
 800c100:	42ab      	cmp	r3, r5
 800c102:	9a04      	ldr	r2, [sp, #16]
 800c104:	bfa8      	it	ge
 800c106:	462b      	movge	r3, r5
 800c108:	1ad2      	subs	r2, r2, r3
 800c10a:	9204      	str	r2, [sp, #16]
 800c10c:	9a05      	ldr	r2, [sp, #20]
 800c10e:	1aed      	subs	r5, r5, r3
 800c110:	1ad3      	subs	r3, r2, r3
 800c112:	9305      	str	r3, [sp, #20]
 800c114:	9b07      	ldr	r3, [sp, #28]
 800c116:	b31b      	cbz	r3, 800c160 <_dtoa_r+0x7a0>
 800c118:	9b08      	ldr	r3, [sp, #32]
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	f000 80af 	beq.w	800c27e <_dtoa_r+0x8be>
 800c120:	2e00      	cmp	r6, #0
 800c122:	dd13      	ble.n	800c14c <_dtoa_r+0x78c>
 800c124:	4639      	mov	r1, r7
 800c126:	4632      	mov	r2, r6
 800c128:	4620      	mov	r0, r4
 800c12a:	f001 f843 	bl	800d1b4 <__pow5mult>
 800c12e:	ee18 2a10 	vmov	r2, s16
 800c132:	4601      	mov	r1, r0
 800c134:	4607      	mov	r7, r0
 800c136:	4620      	mov	r0, r4
 800c138:	f000 ff92 	bl	800d060 <__multiply>
 800c13c:	ee18 1a10 	vmov	r1, s16
 800c140:	4680      	mov	r8, r0
 800c142:	4620      	mov	r0, r4
 800c144:	f000 fe74 	bl	800ce30 <_Bfree>
 800c148:	ee08 8a10 	vmov	s16, r8
 800c14c:	9b07      	ldr	r3, [sp, #28]
 800c14e:	1b9a      	subs	r2, r3, r6
 800c150:	d006      	beq.n	800c160 <_dtoa_r+0x7a0>
 800c152:	ee18 1a10 	vmov	r1, s16
 800c156:	4620      	mov	r0, r4
 800c158:	f001 f82c 	bl	800d1b4 <__pow5mult>
 800c15c:	ee08 0a10 	vmov	s16, r0
 800c160:	2101      	movs	r1, #1
 800c162:	4620      	mov	r0, r4
 800c164:	f000 ff66 	bl	800d034 <__i2b>
 800c168:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	4606      	mov	r6, r0
 800c16e:	f340 8088 	ble.w	800c282 <_dtoa_r+0x8c2>
 800c172:	461a      	mov	r2, r3
 800c174:	4601      	mov	r1, r0
 800c176:	4620      	mov	r0, r4
 800c178:	f001 f81c 	bl	800d1b4 <__pow5mult>
 800c17c:	9b06      	ldr	r3, [sp, #24]
 800c17e:	2b01      	cmp	r3, #1
 800c180:	4606      	mov	r6, r0
 800c182:	f340 8081 	ble.w	800c288 <_dtoa_r+0x8c8>
 800c186:	f04f 0800 	mov.w	r8, #0
 800c18a:	6933      	ldr	r3, [r6, #16]
 800c18c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c190:	6918      	ldr	r0, [r3, #16]
 800c192:	f000 feff 	bl	800cf94 <__hi0bits>
 800c196:	f1c0 0020 	rsb	r0, r0, #32
 800c19a:	9b05      	ldr	r3, [sp, #20]
 800c19c:	4418      	add	r0, r3
 800c19e:	f010 001f 	ands.w	r0, r0, #31
 800c1a2:	f000 8092 	beq.w	800c2ca <_dtoa_r+0x90a>
 800c1a6:	f1c0 0320 	rsb	r3, r0, #32
 800c1aa:	2b04      	cmp	r3, #4
 800c1ac:	f340 808a 	ble.w	800c2c4 <_dtoa_r+0x904>
 800c1b0:	f1c0 001c 	rsb	r0, r0, #28
 800c1b4:	9b04      	ldr	r3, [sp, #16]
 800c1b6:	4403      	add	r3, r0
 800c1b8:	9304      	str	r3, [sp, #16]
 800c1ba:	9b05      	ldr	r3, [sp, #20]
 800c1bc:	4403      	add	r3, r0
 800c1be:	4405      	add	r5, r0
 800c1c0:	9305      	str	r3, [sp, #20]
 800c1c2:	9b04      	ldr	r3, [sp, #16]
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	dd07      	ble.n	800c1d8 <_dtoa_r+0x818>
 800c1c8:	ee18 1a10 	vmov	r1, s16
 800c1cc:	461a      	mov	r2, r3
 800c1ce:	4620      	mov	r0, r4
 800c1d0:	f001 f84a 	bl	800d268 <__lshift>
 800c1d4:	ee08 0a10 	vmov	s16, r0
 800c1d8:	9b05      	ldr	r3, [sp, #20]
 800c1da:	2b00      	cmp	r3, #0
 800c1dc:	dd05      	ble.n	800c1ea <_dtoa_r+0x82a>
 800c1de:	4631      	mov	r1, r6
 800c1e0:	461a      	mov	r2, r3
 800c1e2:	4620      	mov	r0, r4
 800c1e4:	f001 f840 	bl	800d268 <__lshift>
 800c1e8:	4606      	mov	r6, r0
 800c1ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	d06e      	beq.n	800c2ce <_dtoa_r+0x90e>
 800c1f0:	ee18 0a10 	vmov	r0, s16
 800c1f4:	4631      	mov	r1, r6
 800c1f6:	f001 f8a7 	bl	800d348 <__mcmp>
 800c1fa:	2800      	cmp	r0, #0
 800c1fc:	da67      	bge.n	800c2ce <_dtoa_r+0x90e>
 800c1fe:	9b00      	ldr	r3, [sp, #0]
 800c200:	3b01      	subs	r3, #1
 800c202:	ee18 1a10 	vmov	r1, s16
 800c206:	9300      	str	r3, [sp, #0]
 800c208:	220a      	movs	r2, #10
 800c20a:	2300      	movs	r3, #0
 800c20c:	4620      	mov	r0, r4
 800c20e:	f000 fe31 	bl	800ce74 <__multadd>
 800c212:	9b08      	ldr	r3, [sp, #32]
 800c214:	ee08 0a10 	vmov	s16, r0
 800c218:	2b00      	cmp	r3, #0
 800c21a:	f000 81b1 	beq.w	800c580 <_dtoa_r+0xbc0>
 800c21e:	2300      	movs	r3, #0
 800c220:	4639      	mov	r1, r7
 800c222:	220a      	movs	r2, #10
 800c224:	4620      	mov	r0, r4
 800c226:	f000 fe25 	bl	800ce74 <__multadd>
 800c22a:	9b02      	ldr	r3, [sp, #8]
 800c22c:	2b00      	cmp	r3, #0
 800c22e:	4607      	mov	r7, r0
 800c230:	f300 808e 	bgt.w	800c350 <_dtoa_r+0x990>
 800c234:	9b06      	ldr	r3, [sp, #24]
 800c236:	2b02      	cmp	r3, #2
 800c238:	dc51      	bgt.n	800c2de <_dtoa_r+0x91e>
 800c23a:	e089      	b.n	800c350 <_dtoa_r+0x990>
 800c23c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c23e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c242:	e74b      	b.n	800c0dc <_dtoa_r+0x71c>
 800c244:	9b03      	ldr	r3, [sp, #12]
 800c246:	1e5e      	subs	r6, r3, #1
 800c248:	9b07      	ldr	r3, [sp, #28]
 800c24a:	42b3      	cmp	r3, r6
 800c24c:	bfbf      	itttt	lt
 800c24e:	9b07      	ldrlt	r3, [sp, #28]
 800c250:	9607      	strlt	r6, [sp, #28]
 800c252:	1af2      	sublt	r2, r6, r3
 800c254:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800c256:	bfb6      	itet	lt
 800c258:	189b      	addlt	r3, r3, r2
 800c25a:	1b9e      	subge	r6, r3, r6
 800c25c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800c25e:	9b03      	ldr	r3, [sp, #12]
 800c260:	bfb8      	it	lt
 800c262:	2600      	movlt	r6, #0
 800c264:	2b00      	cmp	r3, #0
 800c266:	bfb7      	itett	lt
 800c268:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800c26c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800c270:	1a9d      	sublt	r5, r3, r2
 800c272:	2300      	movlt	r3, #0
 800c274:	e734      	b.n	800c0e0 <_dtoa_r+0x720>
 800c276:	9e07      	ldr	r6, [sp, #28]
 800c278:	9d04      	ldr	r5, [sp, #16]
 800c27a:	9f08      	ldr	r7, [sp, #32]
 800c27c:	e73b      	b.n	800c0f6 <_dtoa_r+0x736>
 800c27e:	9a07      	ldr	r2, [sp, #28]
 800c280:	e767      	b.n	800c152 <_dtoa_r+0x792>
 800c282:	9b06      	ldr	r3, [sp, #24]
 800c284:	2b01      	cmp	r3, #1
 800c286:	dc18      	bgt.n	800c2ba <_dtoa_r+0x8fa>
 800c288:	f1ba 0f00 	cmp.w	sl, #0
 800c28c:	d115      	bne.n	800c2ba <_dtoa_r+0x8fa>
 800c28e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c292:	b993      	cbnz	r3, 800c2ba <_dtoa_r+0x8fa>
 800c294:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c298:	0d1b      	lsrs	r3, r3, #20
 800c29a:	051b      	lsls	r3, r3, #20
 800c29c:	b183      	cbz	r3, 800c2c0 <_dtoa_r+0x900>
 800c29e:	9b04      	ldr	r3, [sp, #16]
 800c2a0:	3301      	adds	r3, #1
 800c2a2:	9304      	str	r3, [sp, #16]
 800c2a4:	9b05      	ldr	r3, [sp, #20]
 800c2a6:	3301      	adds	r3, #1
 800c2a8:	9305      	str	r3, [sp, #20]
 800c2aa:	f04f 0801 	mov.w	r8, #1
 800c2ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	f47f af6a 	bne.w	800c18a <_dtoa_r+0x7ca>
 800c2b6:	2001      	movs	r0, #1
 800c2b8:	e76f      	b.n	800c19a <_dtoa_r+0x7da>
 800c2ba:	f04f 0800 	mov.w	r8, #0
 800c2be:	e7f6      	b.n	800c2ae <_dtoa_r+0x8ee>
 800c2c0:	4698      	mov	r8, r3
 800c2c2:	e7f4      	b.n	800c2ae <_dtoa_r+0x8ee>
 800c2c4:	f43f af7d 	beq.w	800c1c2 <_dtoa_r+0x802>
 800c2c8:	4618      	mov	r0, r3
 800c2ca:	301c      	adds	r0, #28
 800c2cc:	e772      	b.n	800c1b4 <_dtoa_r+0x7f4>
 800c2ce:	9b03      	ldr	r3, [sp, #12]
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	dc37      	bgt.n	800c344 <_dtoa_r+0x984>
 800c2d4:	9b06      	ldr	r3, [sp, #24]
 800c2d6:	2b02      	cmp	r3, #2
 800c2d8:	dd34      	ble.n	800c344 <_dtoa_r+0x984>
 800c2da:	9b03      	ldr	r3, [sp, #12]
 800c2dc:	9302      	str	r3, [sp, #8]
 800c2de:	9b02      	ldr	r3, [sp, #8]
 800c2e0:	b96b      	cbnz	r3, 800c2fe <_dtoa_r+0x93e>
 800c2e2:	4631      	mov	r1, r6
 800c2e4:	2205      	movs	r2, #5
 800c2e6:	4620      	mov	r0, r4
 800c2e8:	f000 fdc4 	bl	800ce74 <__multadd>
 800c2ec:	4601      	mov	r1, r0
 800c2ee:	4606      	mov	r6, r0
 800c2f0:	ee18 0a10 	vmov	r0, s16
 800c2f4:	f001 f828 	bl	800d348 <__mcmp>
 800c2f8:	2800      	cmp	r0, #0
 800c2fa:	f73f adbb 	bgt.w	800be74 <_dtoa_r+0x4b4>
 800c2fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c300:	9d01      	ldr	r5, [sp, #4]
 800c302:	43db      	mvns	r3, r3
 800c304:	9300      	str	r3, [sp, #0]
 800c306:	f04f 0800 	mov.w	r8, #0
 800c30a:	4631      	mov	r1, r6
 800c30c:	4620      	mov	r0, r4
 800c30e:	f000 fd8f 	bl	800ce30 <_Bfree>
 800c312:	2f00      	cmp	r7, #0
 800c314:	f43f aea4 	beq.w	800c060 <_dtoa_r+0x6a0>
 800c318:	f1b8 0f00 	cmp.w	r8, #0
 800c31c:	d005      	beq.n	800c32a <_dtoa_r+0x96a>
 800c31e:	45b8      	cmp	r8, r7
 800c320:	d003      	beq.n	800c32a <_dtoa_r+0x96a>
 800c322:	4641      	mov	r1, r8
 800c324:	4620      	mov	r0, r4
 800c326:	f000 fd83 	bl	800ce30 <_Bfree>
 800c32a:	4639      	mov	r1, r7
 800c32c:	4620      	mov	r0, r4
 800c32e:	f000 fd7f 	bl	800ce30 <_Bfree>
 800c332:	e695      	b.n	800c060 <_dtoa_r+0x6a0>
 800c334:	2600      	movs	r6, #0
 800c336:	4637      	mov	r7, r6
 800c338:	e7e1      	b.n	800c2fe <_dtoa_r+0x93e>
 800c33a:	9700      	str	r7, [sp, #0]
 800c33c:	4637      	mov	r7, r6
 800c33e:	e599      	b.n	800be74 <_dtoa_r+0x4b4>
 800c340:	40240000 	.word	0x40240000
 800c344:	9b08      	ldr	r3, [sp, #32]
 800c346:	2b00      	cmp	r3, #0
 800c348:	f000 80ca 	beq.w	800c4e0 <_dtoa_r+0xb20>
 800c34c:	9b03      	ldr	r3, [sp, #12]
 800c34e:	9302      	str	r3, [sp, #8]
 800c350:	2d00      	cmp	r5, #0
 800c352:	dd05      	ble.n	800c360 <_dtoa_r+0x9a0>
 800c354:	4639      	mov	r1, r7
 800c356:	462a      	mov	r2, r5
 800c358:	4620      	mov	r0, r4
 800c35a:	f000 ff85 	bl	800d268 <__lshift>
 800c35e:	4607      	mov	r7, r0
 800c360:	f1b8 0f00 	cmp.w	r8, #0
 800c364:	d05b      	beq.n	800c41e <_dtoa_r+0xa5e>
 800c366:	6879      	ldr	r1, [r7, #4]
 800c368:	4620      	mov	r0, r4
 800c36a:	f000 fd21 	bl	800cdb0 <_Balloc>
 800c36e:	4605      	mov	r5, r0
 800c370:	b928      	cbnz	r0, 800c37e <_dtoa_r+0x9be>
 800c372:	4b87      	ldr	r3, [pc, #540]	; (800c590 <_dtoa_r+0xbd0>)
 800c374:	4602      	mov	r2, r0
 800c376:	f240 21ea 	movw	r1, #746	; 0x2ea
 800c37a:	f7ff bb3b 	b.w	800b9f4 <_dtoa_r+0x34>
 800c37e:	693a      	ldr	r2, [r7, #16]
 800c380:	3202      	adds	r2, #2
 800c382:	0092      	lsls	r2, r2, #2
 800c384:	f107 010c 	add.w	r1, r7, #12
 800c388:	300c      	adds	r0, #12
 800c38a:	f7fd fc71 	bl	8009c70 <memcpy>
 800c38e:	2201      	movs	r2, #1
 800c390:	4629      	mov	r1, r5
 800c392:	4620      	mov	r0, r4
 800c394:	f000 ff68 	bl	800d268 <__lshift>
 800c398:	9b01      	ldr	r3, [sp, #4]
 800c39a:	f103 0901 	add.w	r9, r3, #1
 800c39e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800c3a2:	4413      	add	r3, r2
 800c3a4:	9305      	str	r3, [sp, #20]
 800c3a6:	f00a 0301 	and.w	r3, sl, #1
 800c3aa:	46b8      	mov	r8, r7
 800c3ac:	9304      	str	r3, [sp, #16]
 800c3ae:	4607      	mov	r7, r0
 800c3b0:	4631      	mov	r1, r6
 800c3b2:	ee18 0a10 	vmov	r0, s16
 800c3b6:	f7ff fa77 	bl	800b8a8 <quorem>
 800c3ba:	4641      	mov	r1, r8
 800c3bc:	9002      	str	r0, [sp, #8]
 800c3be:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c3c2:	ee18 0a10 	vmov	r0, s16
 800c3c6:	f000 ffbf 	bl	800d348 <__mcmp>
 800c3ca:	463a      	mov	r2, r7
 800c3cc:	9003      	str	r0, [sp, #12]
 800c3ce:	4631      	mov	r1, r6
 800c3d0:	4620      	mov	r0, r4
 800c3d2:	f000 ffd5 	bl	800d380 <__mdiff>
 800c3d6:	68c2      	ldr	r2, [r0, #12]
 800c3d8:	f109 3bff 	add.w	fp, r9, #4294967295
 800c3dc:	4605      	mov	r5, r0
 800c3de:	bb02      	cbnz	r2, 800c422 <_dtoa_r+0xa62>
 800c3e0:	4601      	mov	r1, r0
 800c3e2:	ee18 0a10 	vmov	r0, s16
 800c3e6:	f000 ffaf 	bl	800d348 <__mcmp>
 800c3ea:	4602      	mov	r2, r0
 800c3ec:	4629      	mov	r1, r5
 800c3ee:	4620      	mov	r0, r4
 800c3f0:	9207      	str	r2, [sp, #28]
 800c3f2:	f000 fd1d 	bl	800ce30 <_Bfree>
 800c3f6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800c3fa:	ea43 0102 	orr.w	r1, r3, r2
 800c3fe:	9b04      	ldr	r3, [sp, #16]
 800c400:	430b      	orrs	r3, r1
 800c402:	464d      	mov	r5, r9
 800c404:	d10f      	bne.n	800c426 <_dtoa_r+0xa66>
 800c406:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c40a:	d02a      	beq.n	800c462 <_dtoa_r+0xaa2>
 800c40c:	9b03      	ldr	r3, [sp, #12]
 800c40e:	2b00      	cmp	r3, #0
 800c410:	dd02      	ble.n	800c418 <_dtoa_r+0xa58>
 800c412:	9b02      	ldr	r3, [sp, #8]
 800c414:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800c418:	f88b a000 	strb.w	sl, [fp]
 800c41c:	e775      	b.n	800c30a <_dtoa_r+0x94a>
 800c41e:	4638      	mov	r0, r7
 800c420:	e7ba      	b.n	800c398 <_dtoa_r+0x9d8>
 800c422:	2201      	movs	r2, #1
 800c424:	e7e2      	b.n	800c3ec <_dtoa_r+0xa2c>
 800c426:	9b03      	ldr	r3, [sp, #12]
 800c428:	2b00      	cmp	r3, #0
 800c42a:	db04      	blt.n	800c436 <_dtoa_r+0xa76>
 800c42c:	9906      	ldr	r1, [sp, #24]
 800c42e:	430b      	orrs	r3, r1
 800c430:	9904      	ldr	r1, [sp, #16]
 800c432:	430b      	orrs	r3, r1
 800c434:	d122      	bne.n	800c47c <_dtoa_r+0xabc>
 800c436:	2a00      	cmp	r2, #0
 800c438:	ddee      	ble.n	800c418 <_dtoa_r+0xa58>
 800c43a:	ee18 1a10 	vmov	r1, s16
 800c43e:	2201      	movs	r2, #1
 800c440:	4620      	mov	r0, r4
 800c442:	f000 ff11 	bl	800d268 <__lshift>
 800c446:	4631      	mov	r1, r6
 800c448:	ee08 0a10 	vmov	s16, r0
 800c44c:	f000 ff7c 	bl	800d348 <__mcmp>
 800c450:	2800      	cmp	r0, #0
 800c452:	dc03      	bgt.n	800c45c <_dtoa_r+0xa9c>
 800c454:	d1e0      	bne.n	800c418 <_dtoa_r+0xa58>
 800c456:	f01a 0f01 	tst.w	sl, #1
 800c45a:	d0dd      	beq.n	800c418 <_dtoa_r+0xa58>
 800c45c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c460:	d1d7      	bne.n	800c412 <_dtoa_r+0xa52>
 800c462:	2339      	movs	r3, #57	; 0x39
 800c464:	f88b 3000 	strb.w	r3, [fp]
 800c468:	462b      	mov	r3, r5
 800c46a:	461d      	mov	r5, r3
 800c46c:	3b01      	subs	r3, #1
 800c46e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c472:	2a39      	cmp	r2, #57	; 0x39
 800c474:	d071      	beq.n	800c55a <_dtoa_r+0xb9a>
 800c476:	3201      	adds	r2, #1
 800c478:	701a      	strb	r2, [r3, #0]
 800c47a:	e746      	b.n	800c30a <_dtoa_r+0x94a>
 800c47c:	2a00      	cmp	r2, #0
 800c47e:	dd07      	ble.n	800c490 <_dtoa_r+0xad0>
 800c480:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c484:	d0ed      	beq.n	800c462 <_dtoa_r+0xaa2>
 800c486:	f10a 0301 	add.w	r3, sl, #1
 800c48a:	f88b 3000 	strb.w	r3, [fp]
 800c48e:	e73c      	b.n	800c30a <_dtoa_r+0x94a>
 800c490:	9b05      	ldr	r3, [sp, #20]
 800c492:	f809 ac01 	strb.w	sl, [r9, #-1]
 800c496:	4599      	cmp	r9, r3
 800c498:	d047      	beq.n	800c52a <_dtoa_r+0xb6a>
 800c49a:	ee18 1a10 	vmov	r1, s16
 800c49e:	2300      	movs	r3, #0
 800c4a0:	220a      	movs	r2, #10
 800c4a2:	4620      	mov	r0, r4
 800c4a4:	f000 fce6 	bl	800ce74 <__multadd>
 800c4a8:	45b8      	cmp	r8, r7
 800c4aa:	ee08 0a10 	vmov	s16, r0
 800c4ae:	f04f 0300 	mov.w	r3, #0
 800c4b2:	f04f 020a 	mov.w	r2, #10
 800c4b6:	4641      	mov	r1, r8
 800c4b8:	4620      	mov	r0, r4
 800c4ba:	d106      	bne.n	800c4ca <_dtoa_r+0xb0a>
 800c4bc:	f000 fcda 	bl	800ce74 <__multadd>
 800c4c0:	4680      	mov	r8, r0
 800c4c2:	4607      	mov	r7, r0
 800c4c4:	f109 0901 	add.w	r9, r9, #1
 800c4c8:	e772      	b.n	800c3b0 <_dtoa_r+0x9f0>
 800c4ca:	f000 fcd3 	bl	800ce74 <__multadd>
 800c4ce:	4639      	mov	r1, r7
 800c4d0:	4680      	mov	r8, r0
 800c4d2:	2300      	movs	r3, #0
 800c4d4:	220a      	movs	r2, #10
 800c4d6:	4620      	mov	r0, r4
 800c4d8:	f000 fccc 	bl	800ce74 <__multadd>
 800c4dc:	4607      	mov	r7, r0
 800c4de:	e7f1      	b.n	800c4c4 <_dtoa_r+0xb04>
 800c4e0:	9b03      	ldr	r3, [sp, #12]
 800c4e2:	9302      	str	r3, [sp, #8]
 800c4e4:	9d01      	ldr	r5, [sp, #4]
 800c4e6:	ee18 0a10 	vmov	r0, s16
 800c4ea:	4631      	mov	r1, r6
 800c4ec:	f7ff f9dc 	bl	800b8a8 <quorem>
 800c4f0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c4f4:	9b01      	ldr	r3, [sp, #4]
 800c4f6:	f805 ab01 	strb.w	sl, [r5], #1
 800c4fa:	1aea      	subs	r2, r5, r3
 800c4fc:	9b02      	ldr	r3, [sp, #8]
 800c4fe:	4293      	cmp	r3, r2
 800c500:	dd09      	ble.n	800c516 <_dtoa_r+0xb56>
 800c502:	ee18 1a10 	vmov	r1, s16
 800c506:	2300      	movs	r3, #0
 800c508:	220a      	movs	r2, #10
 800c50a:	4620      	mov	r0, r4
 800c50c:	f000 fcb2 	bl	800ce74 <__multadd>
 800c510:	ee08 0a10 	vmov	s16, r0
 800c514:	e7e7      	b.n	800c4e6 <_dtoa_r+0xb26>
 800c516:	9b02      	ldr	r3, [sp, #8]
 800c518:	2b00      	cmp	r3, #0
 800c51a:	bfc8      	it	gt
 800c51c:	461d      	movgt	r5, r3
 800c51e:	9b01      	ldr	r3, [sp, #4]
 800c520:	bfd8      	it	le
 800c522:	2501      	movle	r5, #1
 800c524:	441d      	add	r5, r3
 800c526:	f04f 0800 	mov.w	r8, #0
 800c52a:	ee18 1a10 	vmov	r1, s16
 800c52e:	2201      	movs	r2, #1
 800c530:	4620      	mov	r0, r4
 800c532:	f000 fe99 	bl	800d268 <__lshift>
 800c536:	4631      	mov	r1, r6
 800c538:	ee08 0a10 	vmov	s16, r0
 800c53c:	f000 ff04 	bl	800d348 <__mcmp>
 800c540:	2800      	cmp	r0, #0
 800c542:	dc91      	bgt.n	800c468 <_dtoa_r+0xaa8>
 800c544:	d102      	bne.n	800c54c <_dtoa_r+0xb8c>
 800c546:	f01a 0f01 	tst.w	sl, #1
 800c54a:	d18d      	bne.n	800c468 <_dtoa_r+0xaa8>
 800c54c:	462b      	mov	r3, r5
 800c54e:	461d      	mov	r5, r3
 800c550:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c554:	2a30      	cmp	r2, #48	; 0x30
 800c556:	d0fa      	beq.n	800c54e <_dtoa_r+0xb8e>
 800c558:	e6d7      	b.n	800c30a <_dtoa_r+0x94a>
 800c55a:	9a01      	ldr	r2, [sp, #4]
 800c55c:	429a      	cmp	r2, r3
 800c55e:	d184      	bne.n	800c46a <_dtoa_r+0xaaa>
 800c560:	9b00      	ldr	r3, [sp, #0]
 800c562:	3301      	adds	r3, #1
 800c564:	9300      	str	r3, [sp, #0]
 800c566:	2331      	movs	r3, #49	; 0x31
 800c568:	7013      	strb	r3, [r2, #0]
 800c56a:	e6ce      	b.n	800c30a <_dtoa_r+0x94a>
 800c56c:	4b09      	ldr	r3, [pc, #36]	; (800c594 <_dtoa_r+0xbd4>)
 800c56e:	f7ff ba95 	b.w	800ba9c <_dtoa_r+0xdc>
 800c572:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c574:	2b00      	cmp	r3, #0
 800c576:	f47f aa6e 	bne.w	800ba56 <_dtoa_r+0x96>
 800c57a:	4b07      	ldr	r3, [pc, #28]	; (800c598 <_dtoa_r+0xbd8>)
 800c57c:	f7ff ba8e 	b.w	800ba9c <_dtoa_r+0xdc>
 800c580:	9b02      	ldr	r3, [sp, #8]
 800c582:	2b00      	cmp	r3, #0
 800c584:	dcae      	bgt.n	800c4e4 <_dtoa_r+0xb24>
 800c586:	9b06      	ldr	r3, [sp, #24]
 800c588:	2b02      	cmp	r3, #2
 800c58a:	f73f aea8 	bgt.w	800c2de <_dtoa_r+0x91e>
 800c58e:	e7a9      	b.n	800c4e4 <_dtoa_r+0xb24>
 800c590:	0800ecff 	.word	0x0800ecff
 800c594:	0800ec08 	.word	0x0800ec08
 800c598:	0800ec80 	.word	0x0800ec80

0800c59c <rshift>:
 800c59c:	6903      	ldr	r3, [r0, #16]
 800c59e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c5a2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c5a6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c5aa:	f100 0414 	add.w	r4, r0, #20
 800c5ae:	dd45      	ble.n	800c63c <rshift+0xa0>
 800c5b0:	f011 011f 	ands.w	r1, r1, #31
 800c5b4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c5b8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c5bc:	d10c      	bne.n	800c5d8 <rshift+0x3c>
 800c5be:	f100 0710 	add.w	r7, r0, #16
 800c5c2:	4629      	mov	r1, r5
 800c5c4:	42b1      	cmp	r1, r6
 800c5c6:	d334      	bcc.n	800c632 <rshift+0x96>
 800c5c8:	1a9b      	subs	r3, r3, r2
 800c5ca:	009b      	lsls	r3, r3, #2
 800c5cc:	1eea      	subs	r2, r5, #3
 800c5ce:	4296      	cmp	r6, r2
 800c5d0:	bf38      	it	cc
 800c5d2:	2300      	movcc	r3, #0
 800c5d4:	4423      	add	r3, r4
 800c5d6:	e015      	b.n	800c604 <rshift+0x68>
 800c5d8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c5dc:	f1c1 0820 	rsb	r8, r1, #32
 800c5e0:	40cf      	lsrs	r7, r1
 800c5e2:	f105 0e04 	add.w	lr, r5, #4
 800c5e6:	46a1      	mov	r9, r4
 800c5e8:	4576      	cmp	r6, lr
 800c5ea:	46f4      	mov	ip, lr
 800c5ec:	d815      	bhi.n	800c61a <rshift+0x7e>
 800c5ee:	1a9a      	subs	r2, r3, r2
 800c5f0:	0092      	lsls	r2, r2, #2
 800c5f2:	3a04      	subs	r2, #4
 800c5f4:	3501      	adds	r5, #1
 800c5f6:	42ae      	cmp	r6, r5
 800c5f8:	bf38      	it	cc
 800c5fa:	2200      	movcc	r2, #0
 800c5fc:	18a3      	adds	r3, r4, r2
 800c5fe:	50a7      	str	r7, [r4, r2]
 800c600:	b107      	cbz	r7, 800c604 <rshift+0x68>
 800c602:	3304      	adds	r3, #4
 800c604:	1b1a      	subs	r2, r3, r4
 800c606:	42a3      	cmp	r3, r4
 800c608:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c60c:	bf08      	it	eq
 800c60e:	2300      	moveq	r3, #0
 800c610:	6102      	str	r2, [r0, #16]
 800c612:	bf08      	it	eq
 800c614:	6143      	streq	r3, [r0, #20]
 800c616:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c61a:	f8dc c000 	ldr.w	ip, [ip]
 800c61e:	fa0c fc08 	lsl.w	ip, ip, r8
 800c622:	ea4c 0707 	orr.w	r7, ip, r7
 800c626:	f849 7b04 	str.w	r7, [r9], #4
 800c62a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c62e:	40cf      	lsrs	r7, r1
 800c630:	e7da      	b.n	800c5e8 <rshift+0x4c>
 800c632:	f851 cb04 	ldr.w	ip, [r1], #4
 800c636:	f847 cf04 	str.w	ip, [r7, #4]!
 800c63a:	e7c3      	b.n	800c5c4 <rshift+0x28>
 800c63c:	4623      	mov	r3, r4
 800c63e:	e7e1      	b.n	800c604 <rshift+0x68>

0800c640 <__hexdig_fun>:
 800c640:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800c644:	2b09      	cmp	r3, #9
 800c646:	d802      	bhi.n	800c64e <__hexdig_fun+0xe>
 800c648:	3820      	subs	r0, #32
 800c64a:	b2c0      	uxtb	r0, r0
 800c64c:	4770      	bx	lr
 800c64e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800c652:	2b05      	cmp	r3, #5
 800c654:	d801      	bhi.n	800c65a <__hexdig_fun+0x1a>
 800c656:	3847      	subs	r0, #71	; 0x47
 800c658:	e7f7      	b.n	800c64a <__hexdig_fun+0xa>
 800c65a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800c65e:	2b05      	cmp	r3, #5
 800c660:	d801      	bhi.n	800c666 <__hexdig_fun+0x26>
 800c662:	3827      	subs	r0, #39	; 0x27
 800c664:	e7f1      	b.n	800c64a <__hexdig_fun+0xa>
 800c666:	2000      	movs	r0, #0
 800c668:	4770      	bx	lr
	...

0800c66c <__gethex>:
 800c66c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c670:	ed2d 8b02 	vpush	{d8}
 800c674:	b089      	sub	sp, #36	; 0x24
 800c676:	ee08 0a10 	vmov	s16, r0
 800c67a:	9304      	str	r3, [sp, #16]
 800c67c:	4bb4      	ldr	r3, [pc, #720]	; (800c950 <__gethex+0x2e4>)
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	9301      	str	r3, [sp, #4]
 800c682:	4618      	mov	r0, r3
 800c684:	468b      	mov	fp, r1
 800c686:	4690      	mov	r8, r2
 800c688:	f7f3 fdb4 	bl	80001f4 <strlen>
 800c68c:	9b01      	ldr	r3, [sp, #4]
 800c68e:	f8db 2000 	ldr.w	r2, [fp]
 800c692:	4403      	add	r3, r0
 800c694:	4682      	mov	sl, r0
 800c696:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800c69a:	9305      	str	r3, [sp, #20]
 800c69c:	1c93      	adds	r3, r2, #2
 800c69e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800c6a2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800c6a6:	32fe      	adds	r2, #254	; 0xfe
 800c6a8:	18d1      	adds	r1, r2, r3
 800c6aa:	461f      	mov	r7, r3
 800c6ac:	f813 0b01 	ldrb.w	r0, [r3], #1
 800c6b0:	9100      	str	r1, [sp, #0]
 800c6b2:	2830      	cmp	r0, #48	; 0x30
 800c6b4:	d0f8      	beq.n	800c6a8 <__gethex+0x3c>
 800c6b6:	f7ff ffc3 	bl	800c640 <__hexdig_fun>
 800c6ba:	4604      	mov	r4, r0
 800c6bc:	2800      	cmp	r0, #0
 800c6be:	d13a      	bne.n	800c736 <__gethex+0xca>
 800c6c0:	9901      	ldr	r1, [sp, #4]
 800c6c2:	4652      	mov	r2, sl
 800c6c4:	4638      	mov	r0, r7
 800c6c6:	f7fe f9b5 	bl	800aa34 <strncmp>
 800c6ca:	4605      	mov	r5, r0
 800c6cc:	2800      	cmp	r0, #0
 800c6ce:	d168      	bne.n	800c7a2 <__gethex+0x136>
 800c6d0:	f817 000a 	ldrb.w	r0, [r7, sl]
 800c6d4:	eb07 060a 	add.w	r6, r7, sl
 800c6d8:	f7ff ffb2 	bl	800c640 <__hexdig_fun>
 800c6dc:	2800      	cmp	r0, #0
 800c6de:	d062      	beq.n	800c7a6 <__gethex+0x13a>
 800c6e0:	4633      	mov	r3, r6
 800c6e2:	7818      	ldrb	r0, [r3, #0]
 800c6e4:	2830      	cmp	r0, #48	; 0x30
 800c6e6:	461f      	mov	r7, r3
 800c6e8:	f103 0301 	add.w	r3, r3, #1
 800c6ec:	d0f9      	beq.n	800c6e2 <__gethex+0x76>
 800c6ee:	f7ff ffa7 	bl	800c640 <__hexdig_fun>
 800c6f2:	2301      	movs	r3, #1
 800c6f4:	fab0 f480 	clz	r4, r0
 800c6f8:	0964      	lsrs	r4, r4, #5
 800c6fa:	4635      	mov	r5, r6
 800c6fc:	9300      	str	r3, [sp, #0]
 800c6fe:	463a      	mov	r2, r7
 800c700:	4616      	mov	r6, r2
 800c702:	3201      	adds	r2, #1
 800c704:	7830      	ldrb	r0, [r6, #0]
 800c706:	f7ff ff9b 	bl	800c640 <__hexdig_fun>
 800c70a:	2800      	cmp	r0, #0
 800c70c:	d1f8      	bne.n	800c700 <__gethex+0x94>
 800c70e:	9901      	ldr	r1, [sp, #4]
 800c710:	4652      	mov	r2, sl
 800c712:	4630      	mov	r0, r6
 800c714:	f7fe f98e 	bl	800aa34 <strncmp>
 800c718:	b980      	cbnz	r0, 800c73c <__gethex+0xd0>
 800c71a:	b94d      	cbnz	r5, 800c730 <__gethex+0xc4>
 800c71c:	eb06 050a 	add.w	r5, r6, sl
 800c720:	462a      	mov	r2, r5
 800c722:	4616      	mov	r6, r2
 800c724:	3201      	adds	r2, #1
 800c726:	7830      	ldrb	r0, [r6, #0]
 800c728:	f7ff ff8a 	bl	800c640 <__hexdig_fun>
 800c72c:	2800      	cmp	r0, #0
 800c72e:	d1f8      	bne.n	800c722 <__gethex+0xb6>
 800c730:	1bad      	subs	r5, r5, r6
 800c732:	00ad      	lsls	r5, r5, #2
 800c734:	e004      	b.n	800c740 <__gethex+0xd4>
 800c736:	2400      	movs	r4, #0
 800c738:	4625      	mov	r5, r4
 800c73a:	e7e0      	b.n	800c6fe <__gethex+0x92>
 800c73c:	2d00      	cmp	r5, #0
 800c73e:	d1f7      	bne.n	800c730 <__gethex+0xc4>
 800c740:	7833      	ldrb	r3, [r6, #0]
 800c742:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c746:	2b50      	cmp	r3, #80	; 0x50
 800c748:	d13b      	bne.n	800c7c2 <__gethex+0x156>
 800c74a:	7873      	ldrb	r3, [r6, #1]
 800c74c:	2b2b      	cmp	r3, #43	; 0x2b
 800c74e:	d02c      	beq.n	800c7aa <__gethex+0x13e>
 800c750:	2b2d      	cmp	r3, #45	; 0x2d
 800c752:	d02e      	beq.n	800c7b2 <__gethex+0x146>
 800c754:	1c71      	adds	r1, r6, #1
 800c756:	f04f 0900 	mov.w	r9, #0
 800c75a:	7808      	ldrb	r0, [r1, #0]
 800c75c:	f7ff ff70 	bl	800c640 <__hexdig_fun>
 800c760:	1e43      	subs	r3, r0, #1
 800c762:	b2db      	uxtb	r3, r3
 800c764:	2b18      	cmp	r3, #24
 800c766:	d82c      	bhi.n	800c7c2 <__gethex+0x156>
 800c768:	f1a0 0210 	sub.w	r2, r0, #16
 800c76c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c770:	f7ff ff66 	bl	800c640 <__hexdig_fun>
 800c774:	1e43      	subs	r3, r0, #1
 800c776:	b2db      	uxtb	r3, r3
 800c778:	2b18      	cmp	r3, #24
 800c77a:	d91d      	bls.n	800c7b8 <__gethex+0x14c>
 800c77c:	f1b9 0f00 	cmp.w	r9, #0
 800c780:	d000      	beq.n	800c784 <__gethex+0x118>
 800c782:	4252      	negs	r2, r2
 800c784:	4415      	add	r5, r2
 800c786:	f8cb 1000 	str.w	r1, [fp]
 800c78a:	b1e4      	cbz	r4, 800c7c6 <__gethex+0x15a>
 800c78c:	9b00      	ldr	r3, [sp, #0]
 800c78e:	2b00      	cmp	r3, #0
 800c790:	bf14      	ite	ne
 800c792:	2700      	movne	r7, #0
 800c794:	2706      	moveq	r7, #6
 800c796:	4638      	mov	r0, r7
 800c798:	b009      	add	sp, #36	; 0x24
 800c79a:	ecbd 8b02 	vpop	{d8}
 800c79e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7a2:	463e      	mov	r6, r7
 800c7a4:	4625      	mov	r5, r4
 800c7a6:	2401      	movs	r4, #1
 800c7a8:	e7ca      	b.n	800c740 <__gethex+0xd4>
 800c7aa:	f04f 0900 	mov.w	r9, #0
 800c7ae:	1cb1      	adds	r1, r6, #2
 800c7b0:	e7d3      	b.n	800c75a <__gethex+0xee>
 800c7b2:	f04f 0901 	mov.w	r9, #1
 800c7b6:	e7fa      	b.n	800c7ae <__gethex+0x142>
 800c7b8:	230a      	movs	r3, #10
 800c7ba:	fb03 0202 	mla	r2, r3, r2, r0
 800c7be:	3a10      	subs	r2, #16
 800c7c0:	e7d4      	b.n	800c76c <__gethex+0x100>
 800c7c2:	4631      	mov	r1, r6
 800c7c4:	e7df      	b.n	800c786 <__gethex+0x11a>
 800c7c6:	1bf3      	subs	r3, r6, r7
 800c7c8:	3b01      	subs	r3, #1
 800c7ca:	4621      	mov	r1, r4
 800c7cc:	2b07      	cmp	r3, #7
 800c7ce:	dc0b      	bgt.n	800c7e8 <__gethex+0x17c>
 800c7d0:	ee18 0a10 	vmov	r0, s16
 800c7d4:	f000 faec 	bl	800cdb0 <_Balloc>
 800c7d8:	4604      	mov	r4, r0
 800c7da:	b940      	cbnz	r0, 800c7ee <__gethex+0x182>
 800c7dc:	4b5d      	ldr	r3, [pc, #372]	; (800c954 <__gethex+0x2e8>)
 800c7de:	4602      	mov	r2, r0
 800c7e0:	21de      	movs	r1, #222	; 0xde
 800c7e2:	485d      	ldr	r0, [pc, #372]	; (800c958 <__gethex+0x2ec>)
 800c7e4:	f001 faca 	bl	800dd7c <__assert_func>
 800c7e8:	3101      	adds	r1, #1
 800c7ea:	105b      	asrs	r3, r3, #1
 800c7ec:	e7ee      	b.n	800c7cc <__gethex+0x160>
 800c7ee:	f100 0914 	add.w	r9, r0, #20
 800c7f2:	f04f 0b00 	mov.w	fp, #0
 800c7f6:	f1ca 0301 	rsb	r3, sl, #1
 800c7fa:	f8cd 9008 	str.w	r9, [sp, #8]
 800c7fe:	f8cd b000 	str.w	fp, [sp]
 800c802:	9306      	str	r3, [sp, #24]
 800c804:	42b7      	cmp	r7, r6
 800c806:	d340      	bcc.n	800c88a <__gethex+0x21e>
 800c808:	9802      	ldr	r0, [sp, #8]
 800c80a:	9b00      	ldr	r3, [sp, #0]
 800c80c:	f840 3b04 	str.w	r3, [r0], #4
 800c810:	eba0 0009 	sub.w	r0, r0, r9
 800c814:	1080      	asrs	r0, r0, #2
 800c816:	0146      	lsls	r6, r0, #5
 800c818:	6120      	str	r0, [r4, #16]
 800c81a:	4618      	mov	r0, r3
 800c81c:	f000 fbba 	bl	800cf94 <__hi0bits>
 800c820:	1a30      	subs	r0, r6, r0
 800c822:	f8d8 6000 	ldr.w	r6, [r8]
 800c826:	42b0      	cmp	r0, r6
 800c828:	dd63      	ble.n	800c8f2 <__gethex+0x286>
 800c82a:	1b87      	subs	r7, r0, r6
 800c82c:	4639      	mov	r1, r7
 800c82e:	4620      	mov	r0, r4
 800c830:	f000 ff5e 	bl	800d6f0 <__any_on>
 800c834:	4682      	mov	sl, r0
 800c836:	b1a8      	cbz	r0, 800c864 <__gethex+0x1f8>
 800c838:	1e7b      	subs	r3, r7, #1
 800c83a:	1159      	asrs	r1, r3, #5
 800c83c:	f003 021f 	and.w	r2, r3, #31
 800c840:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800c844:	f04f 0a01 	mov.w	sl, #1
 800c848:	fa0a f202 	lsl.w	r2, sl, r2
 800c84c:	420a      	tst	r2, r1
 800c84e:	d009      	beq.n	800c864 <__gethex+0x1f8>
 800c850:	4553      	cmp	r3, sl
 800c852:	dd05      	ble.n	800c860 <__gethex+0x1f4>
 800c854:	1eb9      	subs	r1, r7, #2
 800c856:	4620      	mov	r0, r4
 800c858:	f000 ff4a 	bl	800d6f0 <__any_on>
 800c85c:	2800      	cmp	r0, #0
 800c85e:	d145      	bne.n	800c8ec <__gethex+0x280>
 800c860:	f04f 0a02 	mov.w	sl, #2
 800c864:	4639      	mov	r1, r7
 800c866:	4620      	mov	r0, r4
 800c868:	f7ff fe98 	bl	800c59c <rshift>
 800c86c:	443d      	add	r5, r7
 800c86e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c872:	42ab      	cmp	r3, r5
 800c874:	da4c      	bge.n	800c910 <__gethex+0x2a4>
 800c876:	ee18 0a10 	vmov	r0, s16
 800c87a:	4621      	mov	r1, r4
 800c87c:	f000 fad8 	bl	800ce30 <_Bfree>
 800c880:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c882:	2300      	movs	r3, #0
 800c884:	6013      	str	r3, [r2, #0]
 800c886:	27a3      	movs	r7, #163	; 0xa3
 800c888:	e785      	b.n	800c796 <__gethex+0x12a>
 800c88a:	1e73      	subs	r3, r6, #1
 800c88c:	9a05      	ldr	r2, [sp, #20]
 800c88e:	9303      	str	r3, [sp, #12]
 800c890:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c894:	4293      	cmp	r3, r2
 800c896:	d019      	beq.n	800c8cc <__gethex+0x260>
 800c898:	f1bb 0f20 	cmp.w	fp, #32
 800c89c:	d107      	bne.n	800c8ae <__gethex+0x242>
 800c89e:	9b02      	ldr	r3, [sp, #8]
 800c8a0:	9a00      	ldr	r2, [sp, #0]
 800c8a2:	f843 2b04 	str.w	r2, [r3], #4
 800c8a6:	9302      	str	r3, [sp, #8]
 800c8a8:	2300      	movs	r3, #0
 800c8aa:	9300      	str	r3, [sp, #0]
 800c8ac:	469b      	mov	fp, r3
 800c8ae:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800c8b2:	f7ff fec5 	bl	800c640 <__hexdig_fun>
 800c8b6:	9b00      	ldr	r3, [sp, #0]
 800c8b8:	f000 000f 	and.w	r0, r0, #15
 800c8bc:	fa00 f00b 	lsl.w	r0, r0, fp
 800c8c0:	4303      	orrs	r3, r0
 800c8c2:	9300      	str	r3, [sp, #0]
 800c8c4:	f10b 0b04 	add.w	fp, fp, #4
 800c8c8:	9b03      	ldr	r3, [sp, #12]
 800c8ca:	e00d      	b.n	800c8e8 <__gethex+0x27c>
 800c8cc:	9b03      	ldr	r3, [sp, #12]
 800c8ce:	9a06      	ldr	r2, [sp, #24]
 800c8d0:	4413      	add	r3, r2
 800c8d2:	42bb      	cmp	r3, r7
 800c8d4:	d3e0      	bcc.n	800c898 <__gethex+0x22c>
 800c8d6:	4618      	mov	r0, r3
 800c8d8:	9901      	ldr	r1, [sp, #4]
 800c8da:	9307      	str	r3, [sp, #28]
 800c8dc:	4652      	mov	r2, sl
 800c8de:	f7fe f8a9 	bl	800aa34 <strncmp>
 800c8e2:	9b07      	ldr	r3, [sp, #28]
 800c8e4:	2800      	cmp	r0, #0
 800c8e6:	d1d7      	bne.n	800c898 <__gethex+0x22c>
 800c8e8:	461e      	mov	r6, r3
 800c8ea:	e78b      	b.n	800c804 <__gethex+0x198>
 800c8ec:	f04f 0a03 	mov.w	sl, #3
 800c8f0:	e7b8      	b.n	800c864 <__gethex+0x1f8>
 800c8f2:	da0a      	bge.n	800c90a <__gethex+0x29e>
 800c8f4:	1a37      	subs	r7, r6, r0
 800c8f6:	4621      	mov	r1, r4
 800c8f8:	ee18 0a10 	vmov	r0, s16
 800c8fc:	463a      	mov	r2, r7
 800c8fe:	f000 fcb3 	bl	800d268 <__lshift>
 800c902:	1bed      	subs	r5, r5, r7
 800c904:	4604      	mov	r4, r0
 800c906:	f100 0914 	add.w	r9, r0, #20
 800c90a:	f04f 0a00 	mov.w	sl, #0
 800c90e:	e7ae      	b.n	800c86e <__gethex+0x202>
 800c910:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800c914:	42a8      	cmp	r0, r5
 800c916:	dd72      	ble.n	800c9fe <__gethex+0x392>
 800c918:	1b45      	subs	r5, r0, r5
 800c91a:	42ae      	cmp	r6, r5
 800c91c:	dc36      	bgt.n	800c98c <__gethex+0x320>
 800c91e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c922:	2b02      	cmp	r3, #2
 800c924:	d02a      	beq.n	800c97c <__gethex+0x310>
 800c926:	2b03      	cmp	r3, #3
 800c928:	d02c      	beq.n	800c984 <__gethex+0x318>
 800c92a:	2b01      	cmp	r3, #1
 800c92c:	d11c      	bne.n	800c968 <__gethex+0x2fc>
 800c92e:	42ae      	cmp	r6, r5
 800c930:	d11a      	bne.n	800c968 <__gethex+0x2fc>
 800c932:	2e01      	cmp	r6, #1
 800c934:	d112      	bne.n	800c95c <__gethex+0x2f0>
 800c936:	9a04      	ldr	r2, [sp, #16]
 800c938:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c93c:	6013      	str	r3, [r2, #0]
 800c93e:	2301      	movs	r3, #1
 800c940:	6123      	str	r3, [r4, #16]
 800c942:	f8c9 3000 	str.w	r3, [r9]
 800c946:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c948:	2762      	movs	r7, #98	; 0x62
 800c94a:	601c      	str	r4, [r3, #0]
 800c94c:	e723      	b.n	800c796 <__gethex+0x12a>
 800c94e:	bf00      	nop
 800c950:	0800ed78 	.word	0x0800ed78
 800c954:	0800ecff 	.word	0x0800ecff
 800c958:	0800ed10 	.word	0x0800ed10
 800c95c:	1e71      	subs	r1, r6, #1
 800c95e:	4620      	mov	r0, r4
 800c960:	f000 fec6 	bl	800d6f0 <__any_on>
 800c964:	2800      	cmp	r0, #0
 800c966:	d1e6      	bne.n	800c936 <__gethex+0x2ca>
 800c968:	ee18 0a10 	vmov	r0, s16
 800c96c:	4621      	mov	r1, r4
 800c96e:	f000 fa5f 	bl	800ce30 <_Bfree>
 800c972:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c974:	2300      	movs	r3, #0
 800c976:	6013      	str	r3, [r2, #0]
 800c978:	2750      	movs	r7, #80	; 0x50
 800c97a:	e70c      	b.n	800c796 <__gethex+0x12a>
 800c97c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c97e:	2b00      	cmp	r3, #0
 800c980:	d1f2      	bne.n	800c968 <__gethex+0x2fc>
 800c982:	e7d8      	b.n	800c936 <__gethex+0x2ca>
 800c984:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c986:	2b00      	cmp	r3, #0
 800c988:	d1d5      	bne.n	800c936 <__gethex+0x2ca>
 800c98a:	e7ed      	b.n	800c968 <__gethex+0x2fc>
 800c98c:	1e6f      	subs	r7, r5, #1
 800c98e:	f1ba 0f00 	cmp.w	sl, #0
 800c992:	d131      	bne.n	800c9f8 <__gethex+0x38c>
 800c994:	b127      	cbz	r7, 800c9a0 <__gethex+0x334>
 800c996:	4639      	mov	r1, r7
 800c998:	4620      	mov	r0, r4
 800c99a:	f000 fea9 	bl	800d6f0 <__any_on>
 800c99e:	4682      	mov	sl, r0
 800c9a0:	117b      	asrs	r3, r7, #5
 800c9a2:	2101      	movs	r1, #1
 800c9a4:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800c9a8:	f007 071f 	and.w	r7, r7, #31
 800c9ac:	fa01 f707 	lsl.w	r7, r1, r7
 800c9b0:	421f      	tst	r7, r3
 800c9b2:	4629      	mov	r1, r5
 800c9b4:	4620      	mov	r0, r4
 800c9b6:	bf18      	it	ne
 800c9b8:	f04a 0a02 	orrne.w	sl, sl, #2
 800c9bc:	1b76      	subs	r6, r6, r5
 800c9be:	f7ff fded 	bl	800c59c <rshift>
 800c9c2:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c9c6:	2702      	movs	r7, #2
 800c9c8:	f1ba 0f00 	cmp.w	sl, #0
 800c9cc:	d048      	beq.n	800ca60 <__gethex+0x3f4>
 800c9ce:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c9d2:	2b02      	cmp	r3, #2
 800c9d4:	d015      	beq.n	800ca02 <__gethex+0x396>
 800c9d6:	2b03      	cmp	r3, #3
 800c9d8:	d017      	beq.n	800ca0a <__gethex+0x39e>
 800c9da:	2b01      	cmp	r3, #1
 800c9dc:	d109      	bne.n	800c9f2 <__gethex+0x386>
 800c9de:	f01a 0f02 	tst.w	sl, #2
 800c9e2:	d006      	beq.n	800c9f2 <__gethex+0x386>
 800c9e4:	f8d9 0000 	ldr.w	r0, [r9]
 800c9e8:	ea4a 0a00 	orr.w	sl, sl, r0
 800c9ec:	f01a 0f01 	tst.w	sl, #1
 800c9f0:	d10e      	bne.n	800ca10 <__gethex+0x3a4>
 800c9f2:	f047 0710 	orr.w	r7, r7, #16
 800c9f6:	e033      	b.n	800ca60 <__gethex+0x3f4>
 800c9f8:	f04f 0a01 	mov.w	sl, #1
 800c9fc:	e7d0      	b.n	800c9a0 <__gethex+0x334>
 800c9fe:	2701      	movs	r7, #1
 800ca00:	e7e2      	b.n	800c9c8 <__gethex+0x35c>
 800ca02:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ca04:	f1c3 0301 	rsb	r3, r3, #1
 800ca08:	9315      	str	r3, [sp, #84]	; 0x54
 800ca0a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ca0c:	2b00      	cmp	r3, #0
 800ca0e:	d0f0      	beq.n	800c9f2 <__gethex+0x386>
 800ca10:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ca14:	f104 0314 	add.w	r3, r4, #20
 800ca18:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ca1c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ca20:	f04f 0c00 	mov.w	ip, #0
 800ca24:	4618      	mov	r0, r3
 800ca26:	f853 2b04 	ldr.w	r2, [r3], #4
 800ca2a:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ca2e:	d01c      	beq.n	800ca6a <__gethex+0x3fe>
 800ca30:	3201      	adds	r2, #1
 800ca32:	6002      	str	r2, [r0, #0]
 800ca34:	2f02      	cmp	r7, #2
 800ca36:	f104 0314 	add.w	r3, r4, #20
 800ca3a:	d13f      	bne.n	800cabc <__gethex+0x450>
 800ca3c:	f8d8 2000 	ldr.w	r2, [r8]
 800ca40:	3a01      	subs	r2, #1
 800ca42:	42b2      	cmp	r2, r6
 800ca44:	d10a      	bne.n	800ca5c <__gethex+0x3f0>
 800ca46:	1171      	asrs	r1, r6, #5
 800ca48:	2201      	movs	r2, #1
 800ca4a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ca4e:	f006 061f 	and.w	r6, r6, #31
 800ca52:	fa02 f606 	lsl.w	r6, r2, r6
 800ca56:	421e      	tst	r6, r3
 800ca58:	bf18      	it	ne
 800ca5a:	4617      	movne	r7, r2
 800ca5c:	f047 0720 	orr.w	r7, r7, #32
 800ca60:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ca62:	601c      	str	r4, [r3, #0]
 800ca64:	9b04      	ldr	r3, [sp, #16]
 800ca66:	601d      	str	r5, [r3, #0]
 800ca68:	e695      	b.n	800c796 <__gethex+0x12a>
 800ca6a:	4299      	cmp	r1, r3
 800ca6c:	f843 cc04 	str.w	ip, [r3, #-4]
 800ca70:	d8d8      	bhi.n	800ca24 <__gethex+0x3b8>
 800ca72:	68a3      	ldr	r3, [r4, #8]
 800ca74:	459b      	cmp	fp, r3
 800ca76:	db19      	blt.n	800caac <__gethex+0x440>
 800ca78:	6861      	ldr	r1, [r4, #4]
 800ca7a:	ee18 0a10 	vmov	r0, s16
 800ca7e:	3101      	adds	r1, #1
 800ca80:	f000 f996 	bl	800cdb0 <_Balloc>
 800ca84:	4681      	mov	r9, r0
 800ca86:	b918      	cbnz	r0, 800ca90 <__gethex+0x424>
 800ca88:	4b1a      	ldr	r3, [pc, #104]	; (800caf4 <__gethex+0x488>)
 800ca8a:	4602      	mov	r2, r0
 800ca8c:	2184      	movs	r1, #132	; 0x84
 800ca8e:	e6a8      	b.n	800c7e2 <__gethex+0x176>
 800ca90:	6922      	ldr	r2, [r4, #16]
 800ca92:	3202      	adds	r2, #2
 800ca94:	f104 010c 	add.w	r1, r4, #12
 800ca98:	0092      	lsls	r2, r2, #2
 800ca9a:	300c      	adds	r0, #12
 800ca9c:	f7fd f8e8 	bl	8009c70 <memcpy>
 800caa0:	4621      	mov	r1, r4
 800caa2:	ee18 0a10 	vmov	r0, s16
 800caa6:	f000 f9c3 	bl	800ce30 <_Bfree>
 800caaa:	464c      	mov	r4, r9
 800caac:	6923      	ldr	r3, [r4, #16]
 800caae:	1c5a      	adds	r2, r3, #1
 800cab0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cab4:	6122      	str	r2, [r4, #16]
 800cab6:	2201      	movs	r2, #1
 800cab8:	615a      	str	r2, [r3, #20]
 800caba:	e7bb      	b.n	800ca34 <__gethex+0x3c8>
 800cabc:	6922      	ldr	r2, [r4, #16]
 800cabe:	455a      	cmp	r2, fp
 800cac0:	dd0b      	ble.n	800cada <__gethex+0x46e>
 800cac2:	2101      	movs	r1, #1
 800cac4:	4620      	mov	r0, r4
 800cac6:	f7ff fd69 	bl	800c59c <rshift>
 800caca:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cace:	3501      	adds	r5, #1
 800cad0:	42ab      	cmp	r3, r5
 800cad2:	f6ff aed0 	blt.w	800c876 <__gethex+0x20a>
 800cad6:	2701      	movs	r7, #1
 800cad8:	e7c0      	b.n	800ca5c <__gethex+0x3f0>
 800cada:	f016 061f 	ands.w	r6, r6, #31
 800cade:	d0fa      	beq.n	800cad6 <__gethex+0x46a>
 800cae0:	4453      	add	r3, sl
 800cae2:	f1c6 0620 	rsb	r6, r6, #32
 800cae6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800caea:	f000 fa53 	bl	800cf94 <__hi0bits>
 800caee:	42b0      	cmp	r0, r6
 800caf0:	dbe7      	blt.n	800cac2 <__gethex+0x456>
 800caf2:	e7f0      	b.n	800cad6 <__gethex+0x46a>
 800caf4:	0800ecff 	.word	0x0800ecff

0800caf8 <L_shift>:
 800caf8:	f1c2 0208 	rsb	r2, r2, #8
 800cafc:	0092      	lsls	r2, r2, #2
 800cafe:	b570      	push	{r4, r5, r6, lr}
 800cb00:	f1c2 0620 	rsb	r6, r2, #32
 800cb04:	6843      	ldr	r3, [r0, #4]
 800cb06:	6804      	ldr	r4, [r0, #0]
 800cb08:	fa03 f506 	lsl.w	r5, r3, r6
 800cb0c:	432c      	orrs	r4, r5
 800cb0e:	40d3      	lsrs	r3, r2
 800cb10:	6004      	str	r4, [r0, #0]
 800cb12:	f840 3f04 	str.w	r3, [r0, #4]!
 800cb16:	4288      	cmp	r0, r1
 800cb18:	d3f4      	bcc.n	800cb04 <L_shift+0xc>
 800cb1a:	bd70      	pop	{r4, r5, r6, pc}

0800cb1c <__match>:
 800cb1c:	b530      	push	{r4, r5, lr}
 800cb1e:	6803      	ldr	r3, [r0, #0]
 800cb20:	3301      	adds	r3, #1
 800cb22:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cb26:	b914      	cbnz	r4, 800cb2e <__match+0x12>
 800cb28:	6003      	str	r3, [r0, #0]
 800cb2a:	2001      	movs	r0, #1
 800cb2c:	bd30      	pop	{r4, r5, pc}
 800cb2e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cb32:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800cb36:	2d19      	cmp	r5, #25
 800cb38:	bf98      	it	ls
 800cb3a:	3220      	addls	r2, #32
 800cb3c:	42a2      	cmp	r2, r4
 800cb3e:	d0f0      	beq.n	800cb22 <__match+0x6>
 800cb40:	2000      	movs	r0, #0
 800cb42:	e7f3      	b.n	800cb2c <__match+0x10>

0800cb44 <__hexnan>:
 800cb44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb48:	680b      	ldr	r3, [r1, #0]
 800cb4a:	115e      	asrs	r6, r3, #5
 800cb4c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800cb50:	f013 031f 	ands.w	r3, r3, #31
 800cb54:	b087      	sub	sp, #28
 800cb56:	bf18      	it	ne
 800cb58:	3604      	addne	r6, #4
 800cb5a:	2500      	movs	r5, #0
 800cb5c:	1f37      	subs	r7, r6, #4
 800cb5e:	4690      	mov	r8, r2
 800cb60:	6802      	ldr	r2, [r0, #0]
 800cb62:	9301      	str	r3, [sp, #4]
 800cb64:	4682      	mov	sl, r0
 800cb66:	f846 5c04 	str.w	r5, [r6, #-4]
 800cb6a:	46b9      	mov	r9, r7
 800cb6c:	463c      	mov	r4, r7
 800cb6e:	9502      	str	r5, [sp, #8]
 800cb70:	46ab      	mov	fp, r5
 800cb72:	7851      	ldrb	r1, [r2, #1]
 800cb74:	1c53      	adds	r3, r2, #1
 800cb76:	9303      	str	r3, [sp, #12]
 800cb78:	b341      	cbz	r1, 800cbcc <__hexnan+0x88>
 800cb7a:	4608      	mov	r0, r1
 800cb7c:	9205      	str	r2, [sp, #20]
 800cb7e:	9104      	str	r1, [sp, #16]
 800cb80:	f7ff fd5e 	bl	800c640 <__hexdig_fun>
 800cb84:	2800      	cmp	r0, #0
 800cb86:	d14f      	bne.n	800cc28 <__hexnan+0xe4>
 800cb88:	9904      	ldr	r1, [sp, #16]
 800cb8a:	9a05      	ldr	r2, [sp, #20]
 800cb8c:	2920      	cmp	r1, #32
 800cb8e:	d818      	bhi.n	800cbc2 <__hexnan+0x7e>
 800cb90:	9b02      	ldr	r3, [sp, #8]
 800cb92:	459b      	cmp	fp, r3
 800cb94:	dd13      	ble.n	800cbbe <__hexnan+0x7a>
 800cb96:	454c      	cmp	r4, r9
 800cb98:	d206      	bcs.n	800cba8 <__hexnan+0x64>
 800cb9a:	2d07      	cmp	r5, #7
 800cb9c:	dc04      	bgt.n	800cba8 <__hexnan+0x64>
 800cb9e:	462a      	mov	r2, r5
 800cba0:	4649      	mov	r1, r9
 800cba2:	4620      	mov	r0, r4
 800cba4:	f7ff ffa8 	bl	800caf8 <L_shift>
 800cba8:	4544      	cmp	r4, r8
 800cbaa:	d950      	bls.n	800cc4e <__hexnan+0x10a>
 800cbac:	2300      	movs	r3, #0
 800cbae:	f1a4 0904 	sub.w	r9, r4, #4
 800cbb2:	f844 3c04 	str.w	r3, [r4, #-4]
 800cbb6:	f8cd b008 	str.w	fp, [sp, #8]
 800cbba:	464c      	mov	r4, r9
 800cbbc:	461d      	mov	r5, r3
 800cbbe:	9a03      	ldr	r2, [sp, #12]
 800cbc0:	e7d7      	b.n	800cb72 <__hexnan+0x2e>
 800cbc2:	2929      	cmp	r1, #41	; 0x29
 800cbc4:	d156      	bne.n	800cc74 <__hexnan+0x130>
 800cbc6:	3202      	adds	r2, #2
 800cbc8:	f8ca 2000 	str.w	r2, [sl]
 800cbcc:	f1bb 0f00 	cmp.w	fp, #0
 800cbd0:	d050      	beq.n	800cc74 <__hexnan+0x130>
 800cbd2:	454c      	cmp	r4, r9
 800cbd4:	d206      	bcs.n	800cbe4 <__hexnan+0xa0>
 800cbd6:	2d07      	cmp	r5, #7
 800cbd8:	dc04      	bgt.n	800cbe4 <__hexnan+0xa0>
 800cbda:	462a      	mov	r2, r5
 800cbdc:	4649      	mov	r1, r9
 800cbde:	4620      	mov	r0, r4
 800cbe0:	f7ff ff8a 	bl	800caf8 <L_shift>
 800cbe4:	4544      	cmp	r4, r8
 800cbe6:	d934      	bls.n	800cc52 <__hexnan+0x10e>
 800cbe8:	f1a8 0204 	sub.w	r2, r8, #4
 800cbec:	4623      	mov	r3, r4
 800cbee:	f853 1b04 	ldr.w	r1, [r3], #4
 800cbf2:	f842 1f04 	str.w	r1, [r2, #4]!
 800cbf6:	429f      	cmp	r7, r3
 800cbf8:	d2f9      	bcs.n	800cbee <__hexnan+0xaa>
 800cbfa:	1b3b      	subs	r3, r7, r4
 800cbfc:	f023 0303 	bic.w	r3, r3, #3
 800cc00:	3304      	adds	r3, #4
 800cc02:	3401      	adds	r4, #1
 800cc04:	3e03      	subs	r6, #3
 800cc06:	42b4      	cmp	r4, r6
 800cc08:	bf88      	it	hi
 800cc0a:	2304      	movhi	r3, #4
 800cc0c:	4443      	add	r3, r8
 800cc0e:	2200      	movs	r2, #0
 800cc10:	f843 2b04 	str.w	r2, [r3], #4
 800cc14:	429f      	cmp	r7, r3
 800cc16:	d2fb      	bcs.n	800cc10 <__hexnan+0xcc>
 800cc18:	683b      	ldr	r3, [r7, #0]
 800cc1a:	b91b      	cbnz	r3, 800cc24 <__hexnan+0xe0>
 800cc1c:	4547      	cmp	r7, r8
 800cc1e:	d127      	bne.n	800cc70 <__hexnan+0x12c>
 800cc20:	2301      	movs	r3, #1
 800cc22:	603b      	str	r3, [r7, #0]
 800cc24:	2005      	movs	r0, #5
 800cc26:	e026      	b.n	800cc76 <__hexnan+0x132>
 800cc28:	3501      	adds	r5, #1
 800cc2a:	2d08      	cmp	r5, #8
 800cc2c:	f10b 0b01 	add.w	fp, fp, #1
 800cc30:	dd06      	ble.n	800cc40 <__hexnan+0xfc>
 800cc32:	4544      	cmp	r4, r8
 800cc34:	d9c3      	bls.n	800cbbe <__hexnan+0x7a>
 800cc36:	2300      	movs	r3, #0
 800cc38:	f844 3c04 	str.w	r3, [r4, #-4]
 800cc3c:	2501      	movs	r5, #1
 800cc3e:	3c04      	subs	r4, #4
 800cc40:	6822      	ldr	r2, [r4, #0]
 800cc42:	f000 000f 	and.w	r0, r0, #15
 800cc46:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800cc4a:	6022      	str	r2, [r4, #0]
 800cc4c:	e7b7      	b.n	800cbbe <__hexnan+0x7a>
 800cc4e:	2508      	movs	r5, #8
 800cc50:	e7b5      	b.n	800cbbe <__hexnan+0x7a>
 800cc52:	9b01      	ldr	r3, [sp, #4]
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	d0df      	beq.n	800cc18 <__hexnan+0xd4>
 800cc58:	f04f 32ff 	mov.w	r2, #4294967295
 800cc5c:	f1c3 0320 	rsb	r3, r3, #32
 800cc60:	fa22 f303 	lsr.w	r3, r2, r3
 800cc64:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800cc68:	401a      	ands	r2, r3
 800cc6a:	f846 2c04 	str.w	r2, [r6, #-4]
 800cc6e:	e7d3      	b.n	800cc18 <__hexnan+0xd4>
 800cc70:	3f04      	subs	r7, #4
 800cc72:	e7d1      	b.n	800cc18 <__hexnan+0xd4>
 800cc74:	2004      	movs	r0, #4
 800cc76:	b007      	add	sp, #28
 800cc78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800cc7c <_localeconv_r>:
 800cc7c:	4800      	ldr	r0, [pc, #0]	; (800cc80 <_localeconv_r+0x4>)
 800cc7e:	4770      	bx	lr
 800cc80:	20000180 	.word	0x20000180

0800cc84 <_lseek_r>:
 800cc84:	b538      	push	{r3, r4, r5, lr}
 800cc86:	4d07      	ldr	r5, [pc, #28]	; (800cca4 <_lseek_r+0x20>)
 800cc88:	4604      	mov	r4, r0
 800cc8a:	4608      	mov	r0, r1
 800cc8c:	4611      	mov	r1, r2
 800cc8e:	2200      	movs	r2, #0
 800cc90:	602a      	str	r2, [r5, #0]
 800cc92:	461a      	mov	r2, r3
 800cc94:	f7f6 fd5a 	bl	800374c <_lseek>
 800cc98:	1c43      	adds	r3, r0, #1
 800cc9a:	d102      	bne.n	800cca2 <_lseek_r+0x1e>
 800cc9c:	682b      	ldr	r3, [r5, #0]
 800cc9e:	b103      	cbz	r3, 800cca2 <_lseek_r+0x1e>
 800cca0:	6023      	str	r3, [r4, #0]
 800cca2:	bd38      	pop	{r3, r4, r5, pc}
 800cca4:	20015ad0 	.word	0x20015ad0

0800cca8 <__swhatbuf_r>:
 800cca8:	b570      	push	{r4, r5, r6, lr}
 800ccaa:	460e      	mov	r6, r1
 800ccac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ccb0:	2900      	cmp	r1, #0
 800ccb2:	b096      	sub	sp, #88	; 0x58
 800ccb4:	4614      	mov	r4, r2
 800ccb6:	461d      	mov	r5, r3
 800ccb8:	da08      	bge.n	800cccc <__swhatbuf_r+0x24>
 800ccba:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800ccbe:	2200      	movs	r2, #0
 800ccc0:	602a      	str	r2, [r5, #0]
 800ccc2:	061a      	lsls	r2, r3, #24
 800ccc4:	d410      	bmi.n	800cce8 <__swhatbuf_r+0x40>
 800ccc6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ccca:	e00e      	b.n	800ccea <__swhatbuf_r+0x42>
 800cccc:	466a      	mov	r2, sp
 800ccce:	f001 f885 	bl	800dddc <_fstat_r>
 800ccd2:	2800      	cmp	r0, #0
 800ccd4:	dbf1      	blt.n	800ccba <__swhatbuf_r+0x12>
 800ccd6:	9a01      	ldr	r2, [sp, #4]
 800ccd8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ccdc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800cce0:	425a      	negs	r2, r3
 800cce2:	415a      	adcs	r2, r3
 800cce4:	602a      	str	r2, [r5, #0]
 800cce6:	e7ee      	b.n	800ccc6 <__swhatbuf_r+0x1e>
 800cce8:	2340      	movs	r3, #64	; 0x40
 800ccea:	2000      	movs	r0, #0
 800ccec:	6023      	str	r3, [r4, #0]
 800ccee:	b016      	add	sp, #88	; 0x58
 800ccf0:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ccf4 <__smakebuf_r>:
 800ccf4:	898b      	ldrh	r3, [r1, #12]
 800ccf6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ccf8:	079d      	lsls	r5, r3, #30
 800ccfa:	4606      	mov	r6, r0
 800ccfc:	460c      	mov	r4, r1
 800ccfe:	d507      	bpl.n	800cd10 <__smakebuf_r+0x1c>
 800cd00:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800cd04:	6023      	str	r3, [r4, #0]
 800cd06:	6123      	str	r3, [r4, #16]
 800cd08:	2301      	movs	r3, #1
 800cd0a:	6163      	str	r3, [r4, #20]
 800cd0c:	b002      	add	sp, #8
 800cd0e:	bd70      	pop	{r4, r5, r6, pc}
 800cd10:	ab01      	add	r3, sp, #4
 800cd12:	466a      	mov	r2, sp
 800cd14:	f7ff ffc8 	bl	800cca8 <__swhatbuf_r>
 800cd18:	9900      	ldr	r1, [sp, #0]
 800cd1a:	4605      	mov	r5, r0
 800cd1c:	4630      	mov	r0, r6
 800cd1e:	f7fd f829 	bl	8009d74 <_malloc_r>
 800cd22:	b948      	cbnz	r0, 800cd38 <__smakebuf_r+0x44>
 800cd24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cd28:	059a      	lsls	r2, r3, #22
 800cd2a:	d4ef      	bmi.n	800cd0c <__smakebuf_r+0x18>
 800cd2c:	f023 0303 	bic.w	r3, r3, #3
 800cd30:	f043 0302 	orr.w	r3, r3, #2
 800cd34:	81a3      	strh	r3, [r4, #12]
 800cd36:	e7e3      	b.n	800cd00 <__smakebuf_r+0xc>
 800cd38:	4b0d      	ldr	r3, [pc, #52]	; (800cd70 <__smakebuf_r+0x7c>)
 800cd3a:	62b3      	str	r3, [r6, #40]	; 0x28
 800cd3c:	89a3      	ldrh	r3, [r4, #12]
 800cd3e:	6020      	str	r0, [r4, #0]
 800cd40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cd44:	81a3      	strh	r3, [r4, #12]
 800cd46:	9b00      	ldr	r3, [sp, #0]
 800cd48:	6163      	str	r3, [r4, #20]
 800cd4a:	9b01      	ldr	r3, [sp, #4]
 800cd4c:	6120      	str	r0, [r4, #16]
 800cd4e:	b15b      	cbz	r3, 800cd68 <__smakebuf_r+0x74>
 800cd50:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cd54:	4630      	mov	r0, r6
 800cd56:	f001 f853 	bl	800de00 <_isatty_r>
 800cd5a:	b128      	cbz	r0, 800cd68 <__smakebuf_r+0x74>
 800cd5c:	89a3      	ldrh	r3, [r4, #12]
 800cd5e:	f023 0303 	bic.w	r3, r3, #3
 800cd62:	f043 0301 	orr.w	r3, r3, #1
 800cd66:	81a3      	strh	r3, [r4, #12]
 800cd68:	89a0      	ldrh	r0, [r4, #12]
 800cd6a:	4305      	orrs	r5, r0
 800cd6c:	81a5      	strh	r5, [r4, #12]
 800cd6e:	e7cd      	b.n	800cd0c <__smakebuf_r+0x18>
 800cd70:	08009a5d 	.word	0x08009a5d

0800cd74 <__ascii_mbtowc>:
 800cd74:	b082      	sub	sp, #8
 800cd76:	b901      	cbnz	r1, 800cd7a <__ascii_mbtowc+0x6>
 800cd78:	a901      	add	r1, sp, #4
 800cd7a:	b142      	cbz	r2, 800cd8e <__ascii_mbtowc+0x1a>
 800cd7c:	b14b      	cbz	r3, 800cd92 <__ascii_mbtowc+0x1e>
 800cd7e:	7813      	ldrb	r3, [r2, #0]
 800cd80:	600b      	str	r3, [r1, #0]
 800cd82:	7812      	ldrb	r2, [r2, #0]
 800cd84:	1e10      	subs	r0, r2, #0
 800cd86:	bf18      	it	ne
 800cd88:	2001      	movne	r0, #1
 800cd8a:	b002      	add	sp, #8
 800cd8c:	4770      	bx	lr
 800cd8e:	4610      	mov	r0, r2
 800cd90:	e7fb      	b.n	800cd8a <__ascii_mbtowc+0x16>
 800cd92:	f06f 0001 	mvn.w	r0, #1
 800cd96:	e7f8      	b.n	800cd8a <__ascii_mbtowc+0x16>

0800cd98 <__malloc_lock>:
 800cd98:	4801      	ldr	r0, [pc, #4]	; (800cda0 <__malloc_lock+0x8>)
 800cd9a:	f7fc bf56 	b.w	8009c4a <__retarget_lock_acquire_recursive>
 800cd9e:	bf00      	nop
 800cda0:	20015ac4 	.word	0x20015ac4

0800cda4 <__malloc_unlock>:
 800cda4:	4801      	ldr	r0, [pc, #4]	; (800cdac <__malloc_unlock+0x8>)
 800cda6:	f7fc bf51 	b.w	8009c4c <__retarget_lock_release_recursive>
 800cdaa:	bf00      	nop
 800cdac:	20015ac4 	.word	0x20015ac4

0800cdb0 <_Balloc>:
 800cdb0:	b570      	push	{r4, r5, r6, lr}
 800cdb2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800cdb4:	4604      	mov	r4, r0
 800cdb6:	460d      	mov	r5, r1
 800cdb8:	b976      	cbnz	r6, 800cdd8 <_Balloc+0x28>
 800cdba:	2010      	movs	r0, #16
 800cdbc:	f7fc ff48 	bl	8009c50 <malloc>
 800cdc0:	4602      	mov	r2, r0
 800cdc2:	6260      	str	r0, [r4, #36]	; 0x24
 800cdc4:	b920      	cbnz	r0, 800cdd0 <_Balloc+0x20>
 800cdc6:	4b18      	ldr	r3, [pc, #96]	; (800ce28 <_Balloc+0x78>)
 800cdc8:	4818      	ldr	r0, [pc, #96]	; (800ce2c <_Balloc+0x7c>)
 800cdca:	2166      	movs	r1, #102	; 0x66
 800cdcc:	f000 ffd6 	bl	800dd7c <__assert_func>
 800cdd0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cdd4:	6006      	str	r6, [r0, #0]
 800cdd6:	60c6      	str	r6, [r0, #12]
 800cdd8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800cdda:	68f3      	ldr	r3, [r6, #12]
 800cddc:	b183      	cbz	r3, 800ce00 <_Balloc+0x50>
 800cdde:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cde0:	68db      	ldr	r3, [r3, #12]
 800cde2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cde6:	b9b8      	cbnz	r0, 800ce18 <_Balloc+0x68>
 800cde8:	2101      	movs	r1, #1
 800cdea:	fa01 f605 	lsl.w	r6, r1, r5
 800cdee:	1d72      	adds	r2, r6, #5
 800cdf0:	0092      	lsls	r2, r2, #2
 800cdf2:	4620      	mov	r0, r4
 800cdf4:	f000 fc9d 	bl	800d732 <_calloc_r>
 800cdf8:	b160      	cbz	r0, 800ce14 <_Balloc+0x64>
 800cdfa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cdfe:	e00e      	b.n	800ce1e <_Balloc+0x6e>
 800ce00:	2221      	movs	r2, #33	; 0x21
 800ce02:	2104      	movs	r1, #4
 800ce04:	4620      	mov	r0, r4
 800ce06:	f000 fc94 	bl	800d732 <_calloc_r>
 800ce0a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ce0c:	60f0      	str	r0, [r6, #12]
 800ce0e:	68db      	ldr	r3, [r3, #12]
 800ce10:	2b00      	cmp	r3, #0
 800ce12:	d1e4      	bne.n	800cdde <_Balloc+0x2e>
 800ce14:	2000      	movs	r0, #0
 800ce16:	bd70      	pop	{r4, r5, r6, pc}
 800ce18:	6802      	ldr	r2, [r0, #0]
 800ce1a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ce1e:	2300      	movs	r3, #0
 800ce20:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ce24:	e7f7      	b.n	800ce16 <_Balloc+0x66>
 800ce26:	bf00      	nop
 800ce28:	0800ec8d 	.word	0x0800ec8d
 800ce2c:	0800ed8c 	.word	0x0800ed8c

0800ce30 <_Bfree>:
 800ce30:	b570      	push	{r4, r5, r6, lr}
 800ce32:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ce34:	4605      	mov	r5, r0
 800ce36:	460c      	mov	r4, r1
 800ce38:	b976      	cbnz	r6, 800ce58 <_Bfree+0x28>
 800ce3a:	2010      	movs	r0, #16
 800ce3c:	f7fc ff08 	bl	8009c50 <malloc>
 800ce40:	4602      	mov	r2, r0
 800ce42:	6268      	str	r0, [r5, #36]	; 0x24
 800ce44:	b920      	cbnz	r0, 800ce50 <_Bfree+0x20>
 800ce46:	4b09      	ldr	r3, [pc, #36]	; (800ce6c <_Bfree+0x3c>)
 800ce48:	4809      	ldr	r0, [pc, #36]	; (800ce70 <_Bfree+0x40>)
 800ce4a:	218a      	movs	r1, #138	; 0x8a
 800ce4c:	f000 ff96 	bl	800dd7c <__assert_func>
 800ce50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ce54:	6006      	str	r6, [r0, #0]
 800ce56:	60c6      	str	r6, [r0, #12]
 800ce58:	b13c      	cbz	r4, 800ce6a <_Bfree+0x3a>
 800ce5a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ce5c:	6862      	ldr	r2, [r4, #4]
 800ce5e:	68db      	ldr	r3, [r3, #12]
 800ce60:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ce64:	6021      	str	r1, [r4, #0]
 800ce66:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ce6a:	bd70      	pop	{r4, r5, r6, pc}
 800ce6c:	0800ec8d 	.word	0x0800ec8d
 800ce70:	0800ed8c 	.word	0x0800ed8c

0800ce74 <__multadd>:
 800ce74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce78:	690d      	ldr	r5, [r1, #16]
 800ce7a:	4607      	mov	r7, r0
 800ce7c:	460c      	mov	r4, r1
 800ce7e:	461e      	mov	r6, r3
 800ce80:	f101 0c14 	add.w	ip, r1, #20
 800ce84:	2000      	movs	r0, #0
 800ce86:	f8dc 3000 	ldr.w	r3, [ip]
 800ce8a:	b299      	uxth	r1, r3
 800ce8c:	fb02 6101 	mla	r1, r2, r1, r6
 800ce90:	0c1e      	lsrs	r6, r3, #16
 800ce92:	0c0b      	lsrs	r3, r1, #16
 800ce94:	fb02 3306 	mla	r3, r2, r6, r3
 800ce98:	b289      	uxth	r1, r1
 800ce9a:	3001      	adds	r0, #1
 800ce9c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cea0:	4285      	cmp	r5, r0
 800cea2:	f84c 1b04 	str.w	r1, [ip], #4
 800cea6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ceaa:	dcec      	bgt.n	800ce86 <__multadd+0x12>
 800ceac:	b30e      	cbz	r6, 800cef2 <__multadd+0x7e>
 800ceae:	68a3      	ldr	r3, [r4, #8]
 800ceb0:	42ab      	cmp	r3, r5
 800ceb2:	dc19      	bgt.n	800cee8 <__multadd+0x74>
 800ceb4:	6861      	ldr	r1, [r4, #4]
 800ceb6:	4638      	mov	r0, r7
 800ceb8:	3101      	adds	r1, #1
 800ceba:	f7ff ff79 	bl	800cdb0 <_Balloc>
 800cebe:	4680      	mov	r8, r0
 800cec0:	b928      	cbnz	r0, 800cece <__multadd+0x5a>
 800cec2:	4602      	mov	r2, r0
 800cec4:	4b0c      	ldr	r3, [pc, #48]	; (800cef8 <__multadd+0x84>)
 800cec6:	480d      	ldr	r0, [pc, #52]	; (800cefc <__multadd+0x88>)
 800cec8:	21b5      	movs	r1, #181	; 0xb5
 800ceca:	f000 ff57 	bl	800dd7c <__assert_func>
 800cece:	6922      	ldr	r2, [r4, #16]
 800ced0:	3202      	adds	r2, #2
 800ced2:	f104 010c 	add.w	r1, r4, #12
 800ced6:	0092      	lsls	r2, r2, #2
 800ced8:	300c      	adds	r0, #12
 800ceda:	f7fc fec9 	bl	8009c70 <memcpy>
 800cede:	4621      	mov	r1, r4
 800cee0:	4638      	mov	r0, r7
 800cee2:	f7ff ffa5 	bl	800ce30 <_Bfree>
 800cee6:	4644      	mov	r4, r8
 800cee8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ceec:	3501      	adds	r5, #1
 800ceee:	615e      	str	r6, [r3, #20]
 800cef0:	6125      	str	r5, [r4, #16]
 800cef2:	4620      	mov	r0, r4
 800cef4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cef8:	0800ecff 	.word	0x0800ecff
 800cefc:	0800ed8c 	.word	0x0800ed8c

0800cf00 <__s2b>:
 800cf00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cf04:	460c      	mov	r4, r1
 800cf06:	4615      	mov	r5, r2
 800cf08:	461f      	mov	r7, r3
 800cf0a:	2209      	movs	r2, #9
 800cf0c:	3308      	adds	r3, #8
 800cf0e:	4606      	mov	r6, r0
 800cf10:	fb93 f3f2 	sdiv	r3, r3, r2
 800cf14:	2100      	movs	r1, #0
 800cf16:	2201      	movs	r2, #1
 800cf18:	429a      	cmp	r2, r3
 800cf1a:	db09      	blt.n	800cf30 <__s2b+0x30>
 800cf1c:	4630      	mov	r0, r6
 800cf1e:	f7ff ff47 	bl	800cdb0 <_Balloc>
 800cf22:	b940      	cbnz	r0, 800cf36 <__s2b+0x36>
 800cf24:	4602      	mov	r2, r0
 800cf26:	4b19      	ldr	r3, [pc, #100]	; (800cf8c <__s2b+0x8c>)
 800cf28:	4819      	ldr	r0, [pc, #100]	; (800cf90 <__s2b+0x90>)
 800cf2a:	21ce      	movs	r1, #206	; 0xce
 800cf2c:	f000 ff26 	bl	800dd7c <__assert_func>
 800cf30:	0052      	lsls	r2, r2, #1
 800cf32:	3101      	adds	r1, #1
 800cf34:	e7f0      	b.n	800cf18 <__s2b+0x18>
 800cf36:	9b08      	ldr	r3, [sp, #32]
 800cf38:	6143      	str	r3, [r0, #20]
 800cf3a:	2d09      	cmp	r5, #9
 800cf3c:	f04f 0301 	mov.w	r3, #1
 800cf40:	6103      	str	r3, [r0, #16]
 800cf42:	dd16      	ble.n	800cf72 <__s2b+0x72>
 800cf44:	f104 0909 	add.w	r9, r4, #9
 800cf48:	46c8      	mov	r8, r9
 800cf4a:	442c      	add	r4, r5
 800cf4c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800cf50:	4601      	mov	r1, r0
 800cf52:	3b30      	subs	r3, #48	; 0x30
 800cf54:	220a      	movs	r2, #10
 800cf56:	4630      	mov	r0, r6
 800cf58:	f7ff ff8c 	bl	800ce74 <__multadd>
 800cf5c:	45a0      	cmp	r8, r4
 800cf5e:	d1f5      	bne.n	800cf4c <__s2b+0x4c>
 800cf60:	f1a5 0408 	sub.w	r4, r5, #8
 800cf64:	444c      	add	r4, r9
 800cf66:	1b2d      	subs	r5, r5, r4
 800cf68:	1963      	adds	r3, r4, r5
 800cf6a:	42bb      	cmp	r3, r7
 800cf6c:	db04      	blt.n	800cf78 <__s2b+0x78>
 800cf6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cf72:	340a      	adds	r4, #10
 800cf74:	2509      	movs	r5, #9
 800cf76:	e7f6      	b.n	800cf66 <__s2b+0x66>
 800cf78:	f814 3b01 	ldrb.w	r3, [r4], #1
 800cf7c:	4601      	mov	r1, r0
 800cf7e:	3b30      	subs	r3, #48	; 0x30
 800cf80:	220a      	movs	r2, #10
 800cf82:	4630      	mov	r0, r6
 800cf84:	f7ff ff76 	bl	800ce74 <__multadd>
 800cf88:	e7ee      	b.n	800cf68 <__s2b+0x68>
 800cf8a:	bf00      	nop
 800cf8c:	0800ecff 	.word	0x0800ecff
 800cf90:	0800ed8c 	.word	0x0800ed8c

0800cf94 <__hi0bits>:
 800cf94:	0c03      	lsrs	r3, r0, #16
 800cf96:	041b      	lsls	r3, r3, #16
 800cf98:	b9d3      	cbnz	r3, 800cfd0 <__hi0bits+0x3c>
 800cf9a:	0400      	lsls	r0, r0, #16
 800cf9c:	2310      	movs	r3, #16
 800cf9e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800cfa2:	bf04      	itt	eq
 800cfa4:	0200      	lsleq	r0, r0, #8
 800cfa6:	3308      	addeq	r3, #8
 800cfa8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800cfac:	bf04      	itt	eq
 800cfae:	0100      	lsleq	r0, r0, #4
 800cfb0:	3304      	addeq	r3, #4
 800cfb2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800cfb6:	bf04      	itt	eq
 800cfb8:	0080      	lsleq	r0, r0, #2
 800cfba:	3302      	addeq	r3, #2
 800cfbc:	2800      	cmp	r0, #0
 800cfbe:	db05      	blt.n	800cfcc <__hi0bits+0x38>
 800cfc0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800cfc4:	f103 0301 	add.w	r3, r3, #1
 800cfc8:	bf08      	it	eq
 800cfca:	2320      	moveq	r3, #32
 800cfcc:	4618      	mov	r0, r3
 800cfce:	4770      	bx	lr
 800cfd0:	2300      	movs	r3, #0
 800cfd2:	e7e4      	b.n	800cf9e <__hi0bits+0xa>

0800cfd4 <__lo0bits>:
 800cfd4:	6803      	ldr	r3, [r0, #0]
 800cfd6:	f013 0207 	ands.w	r2, r3, #7
 800cfda:	4601      	mov	r1, r0
 800cfdc:	d00b      	beq.n	800cff6 <__lo0bits+0x22>
 800cfde:	07da      	lsls	r2, r3, #31
 800cfe0:	d423      	bmi.n	800d02a <__lo0bits+0x56>
 800cfe2:	0798      	lsls	r0, r3, #30
 800cfe4:	bf49      	itett	mi
 800cfe6:	085b      	lsrmi	r3, r3, #1
 800cfe8:	089b      	lsrpl	r3, r3, #2
 800cfea:	2001      	movmi	r0, #1
 800cfec:	600b      	strmi	r3, [r1, #0]
 800cfee:	bf5c      	itt	pl
 800cff0:	600b      	strpl	r3, [r1, #0]
 800cff2:	2002      	movpl	r0, #2
 800cff4:	4770      	bx	lr
 800cff6:	b298      	uxth	r0, r3
 800cff8:	b9a8      	cbnz	r0, 800d026 <__lo0bits+0x52>
 800cffa:	0c1b      	lsrs	r3, r3, #16
 800cffc:	2010      	movs	r0, #16
 800cffe:	b2da      	uxtb	r2, r3
 800d000:	b90a      	cbnz	r2, 800d006 <__lo0bits+0x32>
 800d002:	3008      	adds	r0, #8
 800d004:	0a1b      	lsrs	r3, r3, #8
 800d006:	071a      	lsls	r2, r3, #28
 800d008:	bf04      	itt	eq
 800d00a:	091b      	lsreq	r3, r3, #4
 800d00c:	3004      	addeq	r0, #4
 800d00e:	079a      	lsls	r2, r3, #30
 800d010:	bf04      	itt	eq
 800d012:	089b      	lsreq	r3, r3, #2
 800d014:	3002      	addeq	r0, #2
 800d016:	07da      	lsls	r2, r3, #31
 800d018:	d403      	bmi.n	800d022 <__lo0bits+0x4e>
 800d01a:	085b      	lsrs	r3, r3, #1
 800d01c:	f100 0001 	add.w	r0, r0, #1
 800d020:	d005      	beq.n	800d02e <__lo0bits+0x5a>
 800d022:	600b      	str	r3, [r1, #0]
 800d024:	4770      	bx	lr
 800d026:	4610      	mov	r0, r2
 800d028:	e7e9      	b.n	800cffe <__lo0bits+0x2a>
 800d02a:	2000      	movs	r0, #0
 800d02c:	4770      	bx	lr
 800d02e:	2020      	movs	r0, #32
 800d030:	4770      	bx	lr
	...

0800d034 <__i2b>:
 800d034:	b510      	push	{r4, lr}
 800d036:	460c      	mov	r4, r1
 800d038:	2101      	movs	r1, #1
 800d03a:	f7ff feb9 	bl	800cdb0 <_Balloc>
 800d03e:	4602      	mov	r2, r0
 800d040:	b928      	cbnz	r0, 800d04e <__i2b+0x1a>
 800d042:	4b05      	ldr	r3, [pc, #20]	; (800d058 <__i2b+0x24>)
 800d044:	4805      	ldr	r0, [pc, #20]	; (800d05c <__i2b+0x28>)
 800d046:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800d04a:	f000 fe97 	bl	800dd7c <__assert_func>
 800d04e:	2301      	movs	r3, #1
 800d050:	6144      	str	r4, [r0, #20]
 800d052:	6103      	str	r3, [r0, #16]
 800d054:	bd10      	pop	{r4, pc}
 800d056:	bf00      	nop
 800d058:	0800ecff 	.word	0x0800ecff
 800d05c:	0800ed8c 	.word	0x0800ed8c

0800d060 <__multiply>:
 800d060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d064:	4691      	mov	r9, r2
 800d066:	690a      	ldr	r2, [r1, #16]
 800d068:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d06c:	429a      	cmp	r2, r3
 800d06e:	bfb8      	it	lt
 800d070:	460b      	movlt	r3, r1
 800d072:	460c      	mov	r4, r1
 800d074:	bfbc      	itt	lt
 800d076:	464c      	movlt	r4, r9
 800d078:	4699      	movlt	r9, r3
 800d07a:	6927      	ldr	r7, [r4, #16]
 800d07c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d080:	68a3      	ldr	r3, [r4, #8]
 800d082:	6861      	ldr	r1, [r4, #4]
 800d084:	eb07 060a 	add.w	r6, r7, sl
 800d088:	42b3      	cmp	r3, r6
 800d08a:	b085      	sub	sp, #20
 800d08c:	bfb8      	it	lt
 800d08e:	3101      	addlt	r1, #1
 800d090:	f7ff fe8e 	bl	800cdb0 <_Balloc>
 800d094:	b930      	cbnz	r0, 800d0a4 <__multiply+0x44>
 800d096:	4602      	mov	r2, r0
 800d098:	4b44      	ldr	r3, [pc, #272]	; (800d1ac <__multiply+0x14c>)
 800d09a:	4845      	ldr	r0, [pc, #276]	; (800d1b0 <__multiply+0x150>)
 800d09c:	f240 115d 	movw	r1, #349	; 0x15d
 800d0a0:	f000 fe6c 	bl	800dd7c <__assert_func>
 800d0a4:	f100 0514 	add.w	r5, r0, #20
 800d0a8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d0ac:	462b      	mov	r3, r5
 800d0ae:	2200      	movs	r2, #0
 800d0b0:	4543      	cmp	r3, r8
 800d0b2:	d321      	bcc.n	800d0f8 <__multiply+0x98>
 800d0b4:	f104 0314 	add.w	r3, r4, #20
 800d0b8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800d0bc:	f109 0314 	add.w	r3, r9, #20
 800d0c0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800d0c4:	9202      	str	r2, [sp, #8]
 800d0c6:	1b3a      	subs	r2, r7, r4
 800d0c8:	3a15      	subs	r2, #21
 800d0ca:	f022 0203 	bic.w	r2, r2, #3
 800d0ce:	3204      	adds	r2, #4
 800d0d0:	f104 0115 	add.w	r1, r4, #21
 800d0d4:	428f      	cmp	r7, r1
 800d0d6:	bf38      	it	cc
 800d0d8:	2204      	movcc	r2, #4
 800d0da:	9201      	str	r2, [sp, #4]
 800d0dc:	9a02      	ldr	r2, [sp, #8]
 800d0de:	9303      	str	r3, [sp, #12]
 800d0e0:	429a      	cmp	r2, r3
 800d0e2:	d80c      	bhi.n	800d0fe <__multiply+0x9e>
 800d0e4:	2e00      	cmp	r6, #0
 800d0e6:	dd03      	ble.n	800d0f0 <__multiply+0x90>
 800d0e8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d0ec:	2b00      	cmp	r3, #0
 800d0ee:	d05a      	beq.n	800d1a6 <__multiply+0x146>
 800d0f0:	6106      	str	r6, [r0, #16]
 800d0f2:	b005      	add	sp, #20
 800d0f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0f8:	f843 2b04 	str.w	r2, [r3], #4
 800d0fc:	e7d8      	b.n	800d0b0 <__multiply+0x50>
 800d0fe:	f8b3 a000 	ldrh.w	sl, [r3]
 800d102:	f1ba 0f00 	cmp.w	sl, #0
 800d106:	d024      	beq.n	800d152 <__multiply+0xf2>
 800d108:	f104 0e14 	add.w	lr, r4, #20
 800d10c:	46a9      	mov	r9, r5
 800d10e:	f04f 0c00 	mov.w	ip, #0
 800d112:	f85e 2b04 	ldr.w	r2, [lr], #4
 800d116:	f8d9 1000 	ldr.w	r1, [r9]
 800d11a:	fa1f fb82 	uxth.w	fp, r2
 800d11e:	b289      	uxth	r1, r1
 800d120:	fb0a 110b 	mla	r1, sl, fp, r1
 800d124:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800d128:	f8d9 2000 	ldr.w	r2, [r9]
 800d12c:	4461      	add	r1, ip
 800d12e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d132:	fb0a c20b 	mla	r2, sl, fp, ip
 800d136:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d13a:	b289      	uxth	r1, r1
 800d13c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d140:	4577      	cmp	r7, lr
 800d142:	f849 1b04 	str.w	r1, [r9], #4
 800d146:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d14a:	d8e2      	bhi.n	800d112 <__multiply+0xb2>
 800d14c:	9a01      	ldr	r2, [sp, #4]
 800d14e:	f845 c002 	str.w	ip, [r5, r2]
 800d152:	9a03      	ldr	r2, [sp, #12]
 800d154:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d158:	3304      	adds	r3, #4
 800d15a:	f1b9 0f00 	cmp.w	r9, #0
 800d15e:	d020      	beq.n	800d1a2 <__multiply+0x142>
 800d160:	6829      	ldr	r1, [r5, #0]
 800d162:	f104 0c14 	add.w	ip, r4, #20
 800d166:	46ae      	mov	lr, r5
 800d168:	f04f 0a00 	mov.w	sl, #0
 800d16c:	f8bc b000 	ldrh.w	fp, [ip]
 800d170:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800d174:	fb09 220b 	mla	r2, r9, fp, r2
 800d178:	4492      	add	sl, r2
 800d17a:	b289      	uxth	r1, r1
 800d17c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800d180:	f84e 1b04 	str.w	r1, [lr], #4
 800d184:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d188:	f8be 1000 	ldrh.w	r1, [lr]
 800d18c:	0c12      	lsrs	r2, r2, #16
 800d18e:	fb09 1102 	mla	r1, r9, r2, r1
 800d192:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800d196:	4567      	cmp	r7, ip
 800d198:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d19c:	d8e6      	bhi.n	800d16c <__multiply+0x10c>
 800d19e:	9a01      	ldr	r2, [sp, #4]
 800d1a0:	50a9      	str	r1, [r5, r2]
 800d1a2:	3504      	adds	r5, #4
 800d1a4:	e79a      	b.n	800d0dc <__multiply+0x7c>
 800d1a6:	3e01      	subs	r6, #1
 800d1a8:	e79c      	b.n	800d0e4 <__multiply+0x84>
 800d1aa:	bf00      	nop
 800d1ac:	0800ecff 	.word	0x0800ecff
 800d1b0:	0800ed8c 	.word	0x0800ed8c

0800d1b4 <__pow5mult>:
 800d1b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d1b8:	4615      	mov	r5, r2
 800d1ba:	f012 0203 	ands.w	r2, r2, #3
 800d1be:	4606      	mov	r6, r0
 800d1c0:	460f      	mov	r7, r1
 800d1c2:	d007      	beq.n	800d1d4 <__pow5mult+0x20>
 800d1c4:	4c25      	ldr	r4, [pc, #148]	; (800d25c <__pow5mult+0xa8>)
 800d1c6:	3a01      	subs	r2, #1
 800d1c8:	2300      	movs	r3, #0
 800d1ca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d1ce:	f7ff fe51 	bl	800ce74 <__multadd>
 800d1d2:	4607      	mov	r7, r0
 800d1d4:	10ad      	asrs	r5, r5, #2
 800d1d6:	d03d      	beq.n	800d254 <__pow5mult+0xa0>
 800d1d8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800d1da:	b97c      	cbnz	r4, 800d1fc <__pow5mult+0x48>
 800d1dc:	2010      	movs	r0, #16
 800d1de:	f7fc fd37 	bl	8009c50 <malloc>
 800d1e2:	4602      	mov	r2, r0
 800d1e4:	6270      	str	r0, [r6, #36]	; 0x24
 800d1e6:	b928      	cbnz	r0, 800d1f4 <__pow5mult+0x40>
 800d1e8:	4b1d      	ldr	r3, [pc, #116]	; (800d260 <__pow5mult+0xac>)
 800d1ea:	481e      	ldr	r0, [pc, #120]	; (800d264 <__pow5mult+0xb0>)
 800d1ec:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800d1f0:	f000 fdc4 	bl	800dd7c <__assert_func>
 800d1f4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d1f8:	6004      	str	r4, [r0, #0]
 800d1fa:	60c4      	str	r4, [r0, #12]
 800d1fc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800d200:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d204:	b94c      	cbnz	r4, 800d21a <__pow5mult+0x66>
 800d206:	f240 2171 	movw	r1, #625	; 0x271
 800d20a:	4630      	mov	r0, r6
 800d20c:	f7ff ff12 	bl	800d034 <__i2b>
 800d210:	2300      	movs	r3, #0
 800d212:	f8c8 0008 	str.w	r0, [r8, #8]
 800d216:	4604      	mov	r4, r0
 800d218:	6003      	str	r3, [r0, #0]
 800d21a:	f04f 0900 	mov.w	r9, #0
 800d21e:	07eb      	lsls	r3, r5, #31
 800d220:	d50a      	bpl.n	800d238 <__pow5mult+0x84>
 800d222:	4639      	mov	r1, r7
 800d224:	4622      	mov	r2, r4
 800d226:	4630      	mov	r0, r6
 800d228:	f7ff ff1a 	bl	800d060 <__multiply>
 800d22c:	4639      	mov	r1, r7
 800d22e:	4680      	mov	r8, r0
 800d230:	4630      	mov	r0, r6
 800d232:	f7ff fdfd 	bl	800ce30 <_Bfree>
 800d236:	4647      	mov	r7, r8
 800d238:	106d      	asrs	r5, r5, #1
 800d23a:	d00b      	beq.n	800d254 <__pow5mult+0xa0>
 800d23c:	6820      	ldr	r0, [r4, #0]
 800d23e:	b938      	cbnz	r0, 800d250 <__pow5mult+0x9c>
 800d240:	4622      	mov	r2, r4
 800d242:	4621      	mov	r1, r4
 800d244:	4630      	mov	r0, r6
 800d246:	f7ff ff0b 	bl	800d060 <__multiply>
 800d24a:	6020      	str	r0, [r4, #0]
 800d24c:	f8c0 9000 	str.w	r9, [r0]
 800d250:	4604      	mov	r4, r0
 800d252:	e7e4      	b.n	800d21e <__pow5mult+0x6a>
 800d254:	4638      	mov	r0, r7
 800d256:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d25a:	bf00      	nop
 800d25c:	0800eed8 	.word	0x0800eed8
 800d260:	0800ec8d 	.word	0x0800ec8d
 800d264:	0800ed8c 	.word	0x0800ed8c

0800d268 <__lshift>:
 800d268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d26c:	460c      	mov	r4, r1
 800d26e:	6849      	ldr	r1, [r1, #4]
 800d270:	6923      	ldr	r3, [r4, #16]
 800d272:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d276:	68a3      	ldr	r3, [r4, #8]
 800d278:	4607      	mov	r7, r0
 800d27a:	4691      	mov	r9, r2
 800d27c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d280:	f108 0601 	add.w	r6, r8, #1
 800d284:	42b3      	cmp	r3, r6
 800d286:	db0b      	blt.n	800d2a0 <__lshift+0x38>
 800d288:	4638      	mov	r0, r7
 800d28a:	f7ff fd91 	bl	800cdb0 <_Balloc>
 800d28e:	4605      	mov	r5, r0
 800d290:	b948      	cbnz	r0, 800d2a6 <__lshift+0x3e>
 800d292:	4602      	mov	r2, r0
 800d294:	4b2a      	ldr	r3, [pc, #168]	; (800d340 <__lshift+0xd8>)
 800d296:	482b      	ldr	r0, [pc, #172]	; (800d344 <__lshift+0xdc>)
 800d298:	f240 11d9 	movw	r1, #473	; 0x1d9
 800d29c:	f000 fd6e 	bl	800dd7c <__assert_func>
 800d2a0:	3101      	adds	r1, #1
 800d2a2:	005b      	lsls	r3, r3, #1
 800d2a4:	e7ee      	b.n	800d284 <__lshift+0x1c>
 800d2a6:	2300      	movs	r3, #0
 800d2a8:	f100 0114 	add.w	r1, r0, #20
 800d2ac:	f100 0210 	add.w	r2, r0, #16
 800d2b0:	4618      	mov	r0, r3
 800d2b2:	4553      	cmp	r3, sl
 800d2b4:	db37      	blt.n	800d326 <__lshift+0xbe>
 800d2b6:	6920      	ldr	r0, [r4, #16]
 800d2b8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d2bc:	f104 0314 	add.w	r3, r4, #20
 800d2c0:	f019 091f 	ands.w	r9, r9, #31
 800d2c4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d2c8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800d2cc:	d02f      	beq.n	800d32e <__lshift+0xc6>
 800d2ce:	f1c9 0e20 	rsb	lr, r9, #32
 800d2d2:	468a      	mov	sl, r1
 800d2d4:	f04f 0c00 	mov.w	ip, #0
 800d2d8:	681a      	ldr	r2, [r3, #0]
 800d2da:	fa02 f209 	lsl.w	r2, r2, r9
 800d2de:	ea42 020c 	orr.w	r2, r2, ip
 800d2e2:	f84a 2b04 	str.w	r2, [sl], #4
 800d2e6:	f853 2b04 	ldr.w	r2, [r3], #4
 800d2ea:	4298      	cmp	r0, r3
 800d2ec:	fa22 fc0e 	lsr.w	ip, r2, lr
 800d2f0:	d8f2      	bhi.n	800d2d8 <__lshift+0x70>
 800d2f2:	1b03      	subs	r3, r0, r4
 800d2f4:	3b15      	subs	r3, #21
 800d2f6:	f023 0303 	bic.w	r3, r3, #3
 800d2fa:	3304      	adds	r3, #4
 800d2fc:	f104 0215 	add.w	r2, r4, #21
 800d300:	4290      	cmp	r0, r2
 800d302:	bf38      	it	cc
 800d304:	2304      	movcc	r3, #4
 800d306:	f841 c003 	str.w	ip, [r1, r3]
 800d30a:	f1bc 0f00 	cmp.w	ip, #0
 800d30e:	d001      	beq.n	800d314 <__lshift+0xac>
 800d310:	f108 0602 	add.w	r6, r8, #2
 800d314:	3e01      	subs	r6, #1
 800d316:	4638      	mov	r0, r7
 800d318:	612e      	str	r6, [r5, #16]
 800d31a:	4621      	mov	r1, r4
 800d31c:	f7ff fd88 	bl	800ce30 <_Bfree>
 800d320:	4628      	mov	r0, r5
 800d322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d326:	f842 0f04 	str.w	r0, [r2, #4]!
 800d32a:	3301      	adds	r3, #1
 800d32c:	e7c1      	b.n	800d2b2 <__lshift+0x4a>
 800d32e:	3904      	subs	r1, #4
 800d330:	f853 2b04 	ldr.w	r2, [r3], #4
 800d334:	f841 2f04 	str.w	r2, [r1, #4]!
 800d338:	4298      	cmp	r0, r3
 800d33a:	d8f9      	bhi.n	800d330 <__lshift+0xc8>
 800d33c:	e7ea      	b.n	800d314 <__lshift+0xac>
 800d33e:	bf00      	nop
 800d340:	0800ecff 	.word	0x0800ecff
 800d344:	0800ed8c 	.word	0x0800ed8c

0800d348 <__mcmp>:
 800d348:	b530      	push	{r4, r5, lr}
 800d34a:	6902      	ldr	r2, [r0, #16]
 800d34c:	690c      	ldr	r4, [r1, #16]
 800d34e:	1b12      	subs	r2, r2, r4
 800d350:	d10e      	bne.n	800d370 <__mcmp+0x28>
 800d352:	f100 0314 	add.w	r3, r0, #20
 800d356:	3114      	adds	r1, #20
 800d358:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d35c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d360:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d364:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d368:	42a5      	cmp	r5, r4
 800d36a:	d003      	beq.n	800d374 <__mcmp+0x2c>
 800d36c:	d305      	bcc.n	800d37a <__mcmp+0x32>
 800d36e:	2201      	movs	r2, #1
 800d370:	4610      	mov	r0, r2
 800d372:	bd30      	pop	{r4, r5, pc}
 800d374:	4283      	cmp	r3, r0
 800d376:	d3f3      	bcc.n	800d360 <__mcmp+0x18>
 800d378:	e7fa      	b.n	800d370 <__mcmp+0x28>
 800d37a:	f04f 32ff 	mov.w	r2, #4294967295
 800d37e:	e7f7      	b.n	800d370 <__mcmp+0x28>

0800d380 <__mdiff>:
 800d380:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d384:	460c      	mov	r4, r1
 800d386:	4606      	mov	r6, r0
 800d388:	4611      	mov	r1, r2
 800d38a:	4620      	mov	r0, r4
 800d38c:	4690      	mov	r8, r2
 800d38e:	f7ff ffdb 	bl	800d348 <__mcmp>
 800d392:	1e05      	subs	r5, r0, #0
 800d394:	d110      	bne.n	800d3b8 <__mdiff+0x38>
 800d396:	4629      	mov	r1, r5
 800d398:	4630      	mov	r0, r6
 800d39a:	f7ff fd09 	bl	800cdb0 <_Balloc>
 800d39e:	b930      	cbnz	r0, 800d3ae <__mdiff+0x2e>
 800d3a0:	4b3a      	ldr	r3, [pc, #232]	; (800d48c <__mdiff+0x10c>)
 800d3a2:	4602      	mov	r2, r0
 800d3a4:	f240 2132 	movw	r1, #562	; 0x232
 800d3a8:	4839      	ldr	r0, [pc, #228]	; (800d490 <__mdiff+0x110>)
 800d3aa:	f000 fce7 	bl	800dd7c <__assert_func>
 800d3ae:	2301      	movs	r3, #1
 800d3b0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d3b4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3b8:	bfa4      	itt	ge
 800d3ba:	4643      	movge	r3, r8
 800d3bc:	46a0      	movge	r8, r4
 800d3be:	4630      	mov	r0, r6
 800d3c0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800d3c4:	bfa6      	itte	ge
 800d3c6:	461c      	movge	r4, r3
 800d3c8:	2500      	movge	r5, #0
 800d3ca:	2501      	movlt	r5, #1
 800d3cc:	f7ff fcf0 	bl	800cdb0 <_Balloc>
 800d3d0:	b920      	cbnz	r0, 800d3dc <__mdiff+0x5c>
 800d3d2:	4b2e      	ldr	r3, [pc, #184]	; (800d48c <__mdiff+0x10c>)
 800d3d4:	4602      	mov	r2, r0
 800d3d6:	f44f 7110 	mov.w	r1, #576	; 0x240
 800d3da:	e7e5      	b.n	800d3a8 <__mdiff+0x28>
 800d3dc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800d3e0:	6926      	ldr	r6, [r4, #16]
 800d3e2:	60c5      	str	r5, [r0, #12]
 800d3e4:	f104 0914 	add.w	r9, r4, #20
 800d3e8:	f108 0514 	add.w	r5, r8, #20
 800d3ec:	f100 0e14 	add.w	lr, r0, #20
 800d3f0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800d3f4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d3f8:	f108 0210 	add.w	r2, r8, #16
 800d3fc:	46f2      	mov	sl, lr
 800d3fe:	2100      	movs	r1, #0
 800d400:	f859 3b04 	ldr.w	r3, [r9], #4
 800d404:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800d408:	fa1f f883 	uxth.w	r8, r3
 800d40c:	fa11 f18b 	uxtah	r1, r1, fp
 800d410:	0c1b      	lsrs	r3, r3, #16
 800d412:	eba1 0808 	sub.w	r8, r1, r8
 800d416:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d41a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800d41e:	fa1f f888 	uxth.w	r8, r8
 800d422:	1419      	asrs	r1, r3, #16
 800d424:	454e      	cmp	r6, r9
 800d426:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800d42a:	f84a 3b04 	str.w	r3, [sl], #4
 800d42e:	d8e7      	bhi.n	800d400 <__mdiff+0x80>
 800d430:	1b33      	subs	r3, r6, r4
 800d432:	3b15      	subs	r3, #21
 800d434:	f023 0303 	bic.w	r3, r3, #3
 800d438:	3304      	adds	r3, #4
 800d43a:	3415      	adds	r4, #21
 800d43c:	42a6      	cmp	r6, r4
 800d43e:	bf38      	it	cc
 800d440:	2304      	movcc	r3, #4
 800d442:	441d      	add	r5, r3
 800d444:	4473      	add	r3, lr
 800d446:	469e      	mov	lr, r3
 800d448:	462e      	mov	r6, r5
 800d44a:	4566      	cmp	r6, ip
 800d44c:	d30e      	bcc.n	800d46c <__mdiff+0xec>
 800d44e:	f10c 0203 	add.w	r2, ip, #3
 800d452:	1b52      	subs	r2, r2, r5
 800d454:	f022 0203 	bic.w	r2, r2, #3
 800d458:	3d03      	subs	r5, #3
 800d45a:	45ac      	cmp	ip, r5
 800d45c:	bf38      	it	cc
 800d45e:	2200      	movcc	r2, #0
 800d460:	441a      	add	r2, r3
 800d462:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800d466:	b17b      	cbz	r3, 800d488 <__mdiff+0x108>
 800d468:	6107      	str	r7, [r0, #16]
 800d46a:	e7a3      	b.n	800d3b4 <__mdiff+0x34>
 800d46c:	f856 8b04 	ldr.w	r8, [r6], #4
 800d470:	fa11 f288 	uxtah	r2, r1, r8
 800d474:	1414      	asrs	r4, r2, #16
 800d476:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800d47a:	b292      	uxth	r2, r2
 800d47c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800d480:	f84e 2b04 	str.w	r2, [lr], #4
 800d484:	1421      	asrs	r1, r4, #16
 800d486:	e7e0      	b.n	800d44a <__mdiff+0xca>
 800d488:	3f01      	subs	r7, #1
 800d48a:	e7ea      	b.n	800d462 <__mdiff+0xe2>
 800d48c:	0800ecff 	.word	0x0800ecff
 800d490:	0800ed8c 	.word	0x0800ed8c

0800d494 <__ulp>:
 800d494:	b082      	sub	sp, #8
 800d496:	ed8d 0b00 	vstr	d0, [sp]
 800d49a:	9b01      	ldr	r3, [sp, #4]
 800d49c:	4912      	ldr	r1, [pc, #72]	; (800d4e8 <__ulp+0x54>)
 800d49e:	4019      	ands	r1, r3
 800d4a0:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800d4a4:	2900      	cmp	r1, #0
 800d4a6:	dd05      	ble.n	800d4b4 <__ulp+0x20>
 800d4a8:	2200      	movs	r2, #0
 800d4aa:	460b      	mov	r3, r1
 800d4ac:	ec43 2b10 	vmov	d0, r2, r3
 800d4b0:	b002      	add	sp, #8
 800d4b2:	4770      	bx	lr
 800d4b4:	4249      	negs	r1, r1
 800d4b6:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800d4ba:	ea4f 5021 	mov.w	r0, r1, asr #20
 800d4be:	f04f 0200 	mov.w	r2, #0
 800d4c2:	f04f 0300 	mov.w	r3, #0
 800d4c6:	da04      	bge.n	800d4d2 <__ulp+0x3e>
 800d4c8:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800d4cc:	fa41 f300 	asr.w	r3, r1, r0
 800d4d0:	e7ec      	b.n	800d4ac <__ulp+0x18>
 800d4d2:	f1a0 0114 	sub.w	r1, r0, #20
 800d4d6:	291e      	cmp	r1, #30
 800d4d8:	bfda      	itte	le
 800d4da:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800d4de:	fa20 f101 	lsrle.w	r1, r0, r1
 800d4e2:	2101      	movgt	r1, #1
 800d4e4:	460a      	mov	r2, r1
 800d4e6:	e7e1      	b.n	800d4ac <__ulp+0x18>
 800d4e8:	7ff00000 	.word	0x7ff00000

0800d4ec <__b2d>:
 800d4ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d4ee:	6905      	ldr	r5, [r0, #16]
 800d4f0:	f100 0714 	add.w	r7, r0, #20
 800d4f4:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800d4f8:	1f2e      	subs	r6, r5, #4
 800d4fa:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800d4fe:	4620      	mov	r0, r4
 800d500:	f7ff fd48 	bl	800cf94 <__hi0bits>
 800d504:	f1c0 0320 	rsb	r3, r0, #32
 800d508:	280a      	cmp	r0, #10
 800d50a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800d588 <__b2d+0x9c>
 800d50e:	600b      	str	r3, [r1, #0]
 800d510:	dc14      	bgt.n	800d53c <__b2d+0x50>
 800d512:	f1c0 0e0b 	rsb	lr, r0, #11
 800d516:	fa24 f10e 	lsr.w	r1, r4, lr
 800d51a:	42b7      	cmp	r7, r6
 800d51c:	ea41 030c 	orr.w	r3, r1, ip
 800d520:	bf34      	ite	cc
 800d522:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800d526:	2100      	movcs	r1, #0
 800d528:	3015      	adds	r0, #21
 800d52a:	fa04 f000 	lsl.w	r0, r4, r0
 800d52e:	fa21 f10e 	lsr.w	r1, r1, lr
 800d532:	ea40 0201 	orr.w	r2, r0, r1
 800d536:	ec43 2b10 	vmov	d0, r2, r3
 800d53a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d53c:	42b7      	cmp	r7, r6
 800d53e:	bf3a      	itte	cc
 800d540:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800d544:	f1a5 0608 	subcc.w	r6, r5, #8
 800d548:	2100      	movcs	r1, #0
 800d54a:	380b      	subs	r0, #11
 800d54c:	d017      	beq.n	800d57e <__b2d+0x92>
 800d54e:	f1c0 0c20 	rsb	ip, r0, #32
 800d552:	fa04 f500 	lsl.w	r5, r4, r0
 800d556:	42be      	cmp	r6, r7
 800d558:	fa21 f40c 	lsr.w	r4, r1, ip
 800d55c:	ea45 0504 	orr.w	r5, r5, r4
 800d560:	bf8c      	ite	hi
 800d562:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800d566:	2400      	movls	r4, #0
 800d568:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800d56c:	fa01 f000 	lsl.w	r0, r1, r0
 800d570:	fa24 f40c 	lsr.w	r4, r4, ip
 800d574:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800d578:	ea40 0204 	orr.w	r2, r0, r4
 800d57c:	e7db      	b.n	800d536 <__b2d+0x4a>
 800d57e:	ea44 030c 	orr.w	r3, r4, ip
 800d582:	460a      	mov	r2, r1
 800d584:	e7d7      	b.n	800d536 <__b2d+0x4a>
 800d586:	bf00      	nop
 800d588:	3ff00000 	.word	0x3ff00000

0800d58c <__d2b>:
 800d58c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d590:	4689      	mov	r9, r1
 800d592:	2101      	movs	r1, #1
 800d594:	ec57 6b10 	vmov	r6, r7, d0
 800d598:	4690      	mov	r8, r2
 800d59a:	f7ff fc09 	bl	800cdb0 <_Balloc>
 800d59e:	4604      	mov	r4, r0
 800d5a0:	b930      	cbnz	r0, 800d5b0 <__d2b+0x24>
 800d5a2:	4602      	mov	r2, r0
 800d5a4:	4b25      	ldr	r3, [pc, #148]	; (800d63c <__d2b+0xb0>)
 800d5a6:	4826      	ldr	r0, [pc, #152]	; (800d640 <__d2b+0xb4>)
 800d5a8:	f240 310a 	movw	r1, #778	; 0x30a
 800d5ac:	f000 fbe6 	bl	800dd7c <__assert_func>
 800d5b0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800d5b4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d5b8:	bb35      	cbnz	r5, 800d608 <__d2b+0x7c>
 800d5ba:	2e00      	cmp	r6, #0
 800d5bc:	9301      	str	r3, [sp, #4]
 800d5be:	d028      	beq.n	800d612 <__d2b+0x86>
 800d5c0:	4668      	mov	r0, sp
 800d5c2:	9600      	str	r6, [sp, #0]
 800d5c4:	f7ff fd06 	bl	800cfd4 <__lo0bits>
 800d5c8:	9900      	ldr	r1, [sp, #0]
 800d5ca:	b300      	cbz	r0, 800d60e <__d2b+0x82>
 800d5cc:	9a01      	ldr	r2, [sp, #4]
 800d5ce:	f1c0 0320 	rsb	r3, r0, #32
 800d5d2:	fa02 f303 	lsl.w	r3, r2, r3
 800d5d6:	430b      	orrs	r3, r1
 800d5d8:	40c2      	lsrs	r2, r0
 800d5da:	6163      	str	r3, [r4, #20]
 800d5dc:	9201      	str	r2, [sp, #4]
 800d5de:	9b01      	ldr	r3, [sp, #4]
 800d5e0:	61a3      	str	r3, [r4, #24]
 800d5e2:	2b00      	cmp	r3, #0
 800d5e4:	bf14      	ite	ne
 800d5e6:	2202      	movne	r2, #2
 800d5e8:	2201      	moveq	r2, #1
 800d5ea:	6122      	str	r2, [r4, #16]
 800d5ec:	b1d5      	cbz	r5, 800d624 <__d2b+0x98>
 800d5ee:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d5f2:	4405      	add	r5, r0
 800d5f4:	f8c9 5000 	str.w	r5, [r9]
 800d5f8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d5fc:	f8c8 0000 	str.w	r0, [r8]
 800d600:	4620      	mov	r0, r4
 800d602:	b003      	add	sp, #12
 800d604:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d608:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d60c:	e7d5      	b.n	800d5ba <__d2b+0x2e>
 800d60e:	6161      	str	r1, [r4, #20]
 800d610:	e7e5      	b.n	800d5de <__d2b+0x52>
 800d612:	a801      	add	r0, sp, #4
 800d614:	f7ff fcde 	bl	800cfd4 <__lo0bits>
 800d618:	9b01      	ldr	r3, [sp, #4]
 800d61a:	6163      	str	r3, [r4, #20]
 800d61c:	2201      	movs	r2, #1
 800d61e:	6122      	str	r2, [r4, #16]
 800d620:	3020      	adds	r0, #32
 800d622:	e7e3      	b.n	800d5ec <__d2b+0x60>
 800d624:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d628:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d62c:	f8c9 0000 	str.w	r0, [r9]
 800d630:	6918      	ldr	r0, [r3, #16]
 800d632:	f7ff fcaf 	bl	800cf94 <__hi0bits>
 800d636:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d63a:	e7df      	b.n	800d5fc <__d2b+0x70>
 800d63c:	0800ecff 	.word	0x0800ecff
 800d640:	0800ed8c 	.word	0x0800ed8c

0800d644 <__ratio>:
 800d644:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d648:	4688      	mov	r8, r1
 800d64a:	4669      	mov	r1, sp
 800d64c:	4681      	mov	r9, r0
 800d64e:	f7ff ff4d 	bl	800d4ec <__b2d>
 800d652:	a901      	add	r1, sp, #4
 800d654:	4640      	mov	r0, r8
 800d656:	ec55 4b10 	vmov	r4, r5, d0
 800d65a:	f7ff ff47 	bl	800d4ec <__b2d>
 800d65e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d662:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800d666:	eba3 0c02 	sub.w	ip, r3, r2
 800d66a:	e9dd 3200 	ldrd	r3, r2, [sp]
 800d66e:	1a9b      	subs	r3, r3, r2
 800d670:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800d674:	ec51 0b10 	vmov	r0, r1, d0
 800d678:	2b00      	cmp	r3, #0
 800d67a:	bfd6      	itet	le
 800d67c:	460a      	movle	r2, r1
 800d67e:	462a      	movgt	r2, r5
 800d680:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d684:	468b      	mov	fp, r1
 800d686:	462f      	mov	r7, r5
 800d688:	bfd4      	ite	le
 800d68a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800d68e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800d692:	4620      	mov	r0, r4
 800d694:	ee10 2a10 	vmov	r2, s0
 800d698:	465b      	mov	r3, fp
 800d69a:	4639      	mov	r1, r7
 800d69c:	f7f3 f8ee 	bl	800087c <__aeabi_ddiv>
 800d6a0:	ec41 0b10 	vmov	d0, r0, r1
 800d6a4:	b003      	add	sp, #12
 800d6a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d6aa <__copybits>:
 800d6aa:	3901      	subs	r1, #1
 800d6ac:	b570      	push	{r4, r5, r6, lr}
 800d6ae:	1149      	asrs	r1, r1, #5
 800d6b0:	6914      	ldr	r4, [r2, #16]
 800d6b2:	3101      	adds	r1, #1
 800d6b4:	f102 0314 	add.w	r3, r2, #20
 800d6b8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d6bc:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d6c0:	1f05      	subs	r5, r0, #4
 800d6c2:	42a3      	cmp	r3, r4
 800d6c4:	d30c      	bcc.n	800d6e0 <__copybits+0x36>
 800d6c6:	1aa3      	subs	r3, r4, r2
 800d6c8:	3b11      	subs	r3, #17
 800d6ca:	f023 0303 	bic.w	r3, r3, #3
 800d6ce:	3211      	adds	r2, #17
 800d6d0:	42a2      	cmp	r2, r4
 800d6d2:	bf88      	it	hi
 800d6d4:	2300      	movhi	r3, #0
 800d6d6:	4418      	add	r0, r3
 800d6d8:	2300      	movs	r3, #0
 800d6da:	4288      	cmp	r0, r1
 800d6dc:	d305      	bcc.n	800d6ea <__copybits+0x40>
 800d6de:	bd70      	pop	{r4, r5, r6, pc}
 800d6e0:	f853 6b04 	ldr.w	r6, [r3], #4
 800d6e4:	f845 6f04 	str.w	r6, [r5, #4]!
 800d6e8:	e7eb      	b.n	800d6c2 <__copybits+0x18>
 800d6ea:	f840 3b04 	str.w	r3, [r0], #4
 800d6ee:	e7f4      	b.n	800d6da <__copybits+0x30>

0800d6f0 <__any_on>:
 800d6f0:	f100 0214 	add.w	r2, r0, #20
 800d6f4:	6900      	ldr	r0, [r0, #16]
 800d6f6:	114b      	asrs	r3, r1, #5
 800d6f8:	4298      	cmp	r0, r3
 800d6fa:	b510      	push	{r4, lr}
 800d6fc:	db11      	blt.n	800d722 <__any_on+0x32>
 800d6fe:	dd0a      	ble.n	800d716 <__any_on+0x26>
 800d700:	f011 011f 	ands.w	r1, r1, #31
 800d704:	d007      	beq.n	800d716 <__any_on+0x26>
 800d706:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d70a:	fa24 f001 	lsr.w	r0, r4, r1
 800d70e:	fa00 f101 	lsl.w	r1, r0, r1
 800d712:	428c      	cmp	r4, r1
 800d714:	d10b      	bne.n	800d72e <__any_on+0x3e>
 800d716:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d71a:	4293      	cmp	r3, r2
 800d71c:	d803      	bhi.n	800d726 <__any_on+0x36>
 800d71e:	2000      	movs	r0, #0
 800d720:	bd10      	pop	{r4, pc}
 800d722:	4603      	mov	r3, r0
 800d724:	e7f7      	b.n	800d716 <__any_on+0x26>
 800d726:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d72a:	2900      	cmp	r1, #0
 800d72c:	d0f5      	beq.n	800d71a <__any_on+0x2a>
 800d72e:	2001      	movs	r0, #1
 800d730:	e7f6      	b.n	800d720 <__any_on+0x30>

0800d732 <_calloc_r>:
 800d732:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d734:	fba1 2402 	umull	r2, r4, r1, r2
 800d738:	b94c      	cbnz	r4, 800d74e <_calloc_r+0x1c>
 800d73a:	4611      	mov	r1, r2
 800d73c:	9201      	str	r2, [sp, #4]
 800d73e:	f7fc fb19 	bl	8009d74 <_malloc_r>
 800d742:	9a01      	ldr	r2, [sp, #4]
 800d744:	4605      	mov	r5, r0
 800d746:	b930      	cbnz	r0, 800d756 <_calloc_r+0x24>
 800d748:	4628      	mov	r0, r5
 800d74a:	b003      	add	sp, #12
 800d74c:	bd30      	pop	{r4, r5, pc}
 800d74e:	220c      	movs	r2, #12
 800d750:	6002      	str	r2, [r0, #0]
 800d752:	2500      	movs	r5, #0
 800d754:	e7f8      	b.n	800d748 <_calloc_r+0x16>
 800d756:	4621      	mov	r1, r4
 800d758:	f7fc fa98 	bl	8009c8c <memset>
 800d75c:	e7f4      	b.n	800d748 <_calloc_r+0x16>

0800d75e <_realloc_r>:
 800d75e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d762:	4680      	mov	r8, r0
 800d764:	4614      	mov	r4, r2
 800d766:	460e      	mov	r6, r1
 800d768:	b921      	cbnz	r1, 800d774 <_realloc_r+0x16>
 800d76a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d76e:	4611      	mov	r1, r2
 800d770:	f7fc bb00 	b.w	8009d74 <_malloc_r>
 800d774:	b92a      	cbnz	r2, 800d782 <_realloc_r+0x24>
 800d776:	f7fc fa91 	bl	8009c9c <_free_r>
 800d77a:	4625      	mov	r5, r4
 800d77c:	4628      	mov	r0, r5
 800d77e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d782:	f000 fb67 	bl	800de54 <_malloc_usable_size_r>
 800d786:	4284      	cmp	r4, r0
 800d788:	4607      	mov	r7, r0
 800d78a:	d802      	bhi.n	800d792 <_realloc_r+0x34>
 800d78c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d790:	d812      	bhi.n	800d7b8 <_realloc_r+0x5a>
 800d792:	4621      	mov	r1, r4
 800d794:	4640      	mov	r0, r8
 800d796:	f7fc faed 	bl	8009d74 <_malloc_r>
 800d79a:	4605      	mov	r5, r0
 800d79c:	2800      	cmp	r0, #0
 800d79e:	d0ed      	beq.n	800d77c <_realloc_r+0x1e>
 800d7a0:	42bc      	cmp	r4, r7
 800d7a2:	4622      	mov	r2, r4
 800d7a4:	4631      	mov	r1, r6
 800d7a6:	bf28      	it	cs
 800d7a8:	463a      	movcs	r2, r7
 800d7aa:	f7fc fa61 	bl	8009c70 <memcpy>
 800d7ae:	4631      	mov	r1, r6
 800d7b0:	4640      	mov	r0, r8
 800d7b2:	f7fc fa73 	bl	8009c9c <_free_r>
 800d7b6:	e7e1      	b.n	800d77c <_realloc_r+0x1e>
 800d7b8:	4635      	mov	r5, r6
 800d7ba:	e7df      	b.n	800d77c <_realloc_r+0x1e>

0800d7bc <__ssputs_r>:
 800d7bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d7c0:	688e      	ldr	r6, [r1, #8]
 800d7c2:	429e      	cmp	r6, r3
 800d7c4:	4682      	mov	sl, r0
 800d7c6:	460c      	mov	r4, r1
 800d7c8:	4690      	mov	r8, r2
 800d7ca:	461f      	mov	r7, r3
 800d7cc:	d838      	bhi.n	800d840 <__ssputs_r+0x84>
 800d7ce:	898a      	ldrh	r2, [r1, #12]
 800d7d0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d7d4:	d032      	beq.n	800d83c <__ssputs_r+0x80>
 800d7d6:	6825      	ldr	r5, [r4, #0]
 800d7d8:	6909      	ldr	r1, [r1, #16]
 800d7da:	eba5 0901 	sub.w	r9, r5, r1
 800d7de:	6965      	ldr	r5, [r4, #20]
 800d7e0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d7e4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d7e8:	3301      	adds	r3, #1
 800d7ea:	444b      	add	r3, r9
 800d7ec:	106d      	asrs	r5, r5, #1
 800d7ee:	429d      	cmp	r5, r3
 800d7f0:	bf38      	it	cc
 800d7f2:	461d      	movcc	r5, r3
 800d7f4:	0553      	lsls	r3, r2, #21
 800d7f6:	d531      	bpl.n	800d85c <__ssputs_r+0xa0>
 800d7f8:	4629      	mov	r1, r5
 800d7fa:	f7fc fabb 	bl	8009d74 <_malloc_r>
 800d7fe:	4606      	mov	r6, r0
 800d800:	b950      	cbnz	r0, 800d818 <__ssputs_r+0x5c>
 800d802:	230c      	movs	r3, #12
 800d804:	f8ca 3000 	str.w	r3, [sl]
 800d808:	89a3      	ldrh	r3, [r4, #12]
 800d80a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d80e:	81a3      	strh	r3, [r4, #12]
 800d810:	f04f 30ff 	mov.w	r0, #4294967295
 800d814:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d818:	6921      	ldr	r1, [r4, #16]
 800d81a:	464a      	mov	r2, r9
 800d81c:	f7fc fa28 	bl	8009c70 <memcpy>
 800d820:	89a3      	ldrh	r3, [r4, #12]
 800d822:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d826:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d82a:	81a3      	strh	r3, [r4, #12]
 800d82c:	6126      	str	r6, [r4, #16]
 800d82e:	6165      	str	r5, [r4, #20]
 800d830:	444e      	add	r6, r9
 800d832:	eba5 0509 	sub.w	r5, r5, r9
 800d836:	6026      	str	r6, [r4, #0]
 800d838:	60a5      	str	r5, [r4, #8]
 800d83a:	463e      	mov	r6, r7
 800d83c:	42be      	cmp	r6, r7
 800d83e:	d900      	bls.n	800d842 <__ssputs_r+0x86>
 800d840:	463e      	mov	r6, r7
 800d842:	6820      	ldr	r0, [r4, #0]
 800d844:	4632      	mov	r2, r6
 800d846:	4641      	mov	r1, r8
 800d848:	f000 faea 	bl	800de20 <memmove>
 800d84c:	68a3      	ldr	r3, [r4, #8]
 800d84e:	1b9b      	subs	r3, r3, r6
 800d850:	60a3      	str	r3, [r4, #8]
 800d852:	6823      	ldr	r3, [r4, #0]
 800d854:	4433      	add	r3, r6
 800d856:	6023      	str	r3, [r4, #0]
 800d858:	2000      	movs	r0, #0
 800d85a:	e7db      	b.n	800d814 <__ssputs_r+0x58>
 800d85c:	462a      	mov	r2, r5
 800d85e:	f7ff ff7e 	bl	800d75e <_realloc_r>
 800d862:	4606      	mov	r6, r0
 800d864:	2800      	cmp	r0, #0
 800d866:	d1e1      	bne.n	800d82c <__ssputs_r+0x70>
 800d868:	6921      	ldr	r1, [r4, #16]
 800d86a:	4650      	mov	r0, sl
 800d86c:	f7fc fa16 	bl	8009c9c <_free_r>
 800d870:	e7c7      	b.n	800d802 <__ssputs_r+0x46>
	...

0800d874 <_svfiprintf_r>:
 800d874:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d878:	4698      	mov	r8, r3
 800d87a:	898b      	ldrh	r3, [r1, #12]
 800d87c:	061b      	lsls	r3, r3, #24
 800d87e:	b09d      	sub	sp, #116	; 0x74
 800d880:	4607      	mov	r7, r0
 800d882:	460d      	mov	r5, r1
 800d884:	4614      	mov	r4, r2
 800d886:	d50e      	bpl.n	800d8a6 <_svfiprintf_r+0x32>
 800d888:	690b      	ldr	r3, [r1, #16]
 800d88a:	b963      	cbnz	r3, 800d8a6 <_svfiprintf_r+0x32>
 800d88c:	2140      	movs	r1, #64	; 0x40
 800d88e:	f7fc fa71 	bl	8009d74 <_malloc_r>
 800d892:	6028      	str	r0, [r5, #0]
 800d894:	6128      	str	r0, [r5, #16]
 800d896:	b920      	cbnz	r0, 800d8a2 <_svfiprintf_r+0x2e>
 800d898:	230c      	movs	r3, #12
 800d89a:	603b      	str	r3, [r7, #0]
 800d89c:	f04f 30ff 	mov.w	r0, #4294967295
 800d8a0:	e0d1      	b.n	800da46 <_svfiprintf_r+0x1d2>
 800d8a2:	2340      	movs	r3, #64	; 0x40
 800d8a4:	616b      	str	r3, [r5, #20]
 800d8a6:	2300      	movs	r3, #0
 800d8a8:	9309      	str	r3, [sp, #36]	; 0x24
 800d8aa:	2320      	movs	r3, #32
 800d8ac:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d8b0:	f8cd 800c 	str.w	r8, [sp, #12]
 800d8b4:	2330      	movs	r3, #48	; 0x30
 800d8b6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800da60 <_svfiprintf_r+0x1ec>
 800d8ba:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d8be:	f04f 0901 	mov.w	r9, #1
 800d8c2:	4623      	mov	r3, r4
 800d8c4:	469a      	mov	sl, r3
 800d8c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d8ca:	b10a      	cbz	r2, 800d8d0 <_svfiprintf_r+0x5c>
 800d8cc:	2a25      	cmp	r2, #37	; 0x25
 800d8ce:	d1f9      	bne.n	800d8c4 <_svfiprintf_r+0x50>
 800d8d0:	ebba 0b04 	subs.w	fp, sl, r4
 800d8d4:	d00b      	beq.n	800d8ee <_svfiprintf_r+0x7a>
 800d8d6:	465b      	mov	r3, fp
 800d8d8:	4622      	mov	r2, r4
 800d8da:	4629      	mov	r1, r5
 800d8dc:	4638      	mov	r0, r7
 800d8de:	f7ff ff6d 	bl	800d7bc <__ssputs_r>
 800d8e2:	3001      	adds	r0, #1
 800d8e4:	f000 80aa 	beq.w	800da3c <_svfiprintf_r+0x1c8>
 800d8e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d8ea:	445a      	add	r2, fp
 800d8ec:	9209      	str	r2, [sp, #36]	; 0x24
 800d8ee:	f89a 3000 	ldrb.w	r3, [sl]
 800d8f2:	2b00      	cmp	r3, #0
 800d8f4:	f000 80a2 	beq.w	800da3c <_svfiprintf_r+0x1c8>
 800d8f8:	2300      	movs	r3, #0
 800d8fa:	f04f 32ff 	mov.w	r2, #4294967295
 800d8fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d902:	f10a 0a01 	add.w	sl, sl, #1
 800d906:	9304      	str	r3, [sp, #16]
 800d908:	9307      	str	r3, [sp, #28]
 800d90a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d90e:	931a      	str	r3, [sp, #104]	; 0x68
 800d910:	4654      	mov	r4, sl
 800d912:	2205      	movs	r2, #5
 800d914:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d918:	4851      	ldr	r0, [pc, #324]	; (800da60 <_svfiprintf_r+0x1ec>)
 800d91a:	f7f2 fc79 	bl	8000210 <memchr>
 800d91e:	9a04      	ldr	r2, [sp, #16]
 800d920:	b9d8      	cbnz	r0, 800d95a <_svfiprintf_r+0xe6>
 800d922:	06d0      	lsls	r0, r2, #27
 800d924:	bf44      	itt	mi
 800d926:	2320      	movmi	r3, #32
 800d928:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d92c:	0711      	lsls	r1, r2, #28
 800d92e:	bf44      	itt	mi
 800d930:	232b      	movmi	r3, #43	; 0x2b
 800d932:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d936:	f89a 3000 	ldrb.w	r3, [sl]
 800d93a:	2b2a      	cmp	r3, #42	; 0x2a
 800d93c:	d015      	beq.n	800d96a <_svfiprintf_r+0xf6>
 800d93e:	9a07      	ldr	r2, [sp, #28]
 800d940:	4654      	mov	r4, sl
 800d942:	2000      	movs	r0, #0
 800d944:	f04f 0c0a 	mov.w	ip, #10
 800d948:	4621      	mov	r1, r4
 800d94a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d94e:	3b30      	subs	r3, #48	; 0x30
 800d950:	2b09      	cmp	r3, #9
 800d952:	d94e      	bls.n	800d9f2 <_svfiprintf_r+0x17e>
 800d954:	b1b0      	cbz	r0, 800d984 <_svfiprintf_r+0x110>
 800d956:	9207      	str	r2, [sp, #28]
 800d958:	e014      	b.n	800d984 <_svfiprintf_r+0x110>
 800d95a:	eba0 0308 	sub.w	r3, r0, r8
 800d95e:	fa09 f303 	lsl.w	r3, r9, r3
 800d962:	4313      	orrs	r3, r2
 800d964:	9304      	str	r3, [sp, #16]
 800d966:	46a2      	mov	sl, r4
 800d968:	e7d2      	b.n	800d910 <_svfiprintf_r+0x9c>
 800d96a:	9b03      	ldr	r3, [sp, #12]
 800d96c:	1d19      	adds	r1, r3, #4
 800d96e:	681b      	ldr	r3, [r3, #0]
 800d970:	9103      	str	r1, [sp, #12]
 800d972:	2b00      	cmp	r3, #0
 800d974:	bfbb      	ittet	lt
 800d976:	425b      	neglt	r3, r3
 800d978:	f042 0202 	orrlt.w	r2, r2, #2
 800d97c:	9307      	strge	r3, [sp, #28]
 800d97e:	9307      	strlt	r3, [sp, #28]
 800d980:	bfb8      	it	lt
 800d982:	9204      	strlt	r2, [sp, #16]
 800d984:	7823      	ldrb	r3, [r4, #0]
 800d986:	2b2e      	cmp	r3, #46	; 0x2e
 800d988:	d10c      	bne.n	800d9a4 <_svfiprintf_r+0x130>
 800d98a:	7863      	ldrb	r3, [r4, #1]
 800d98c:	2b2a      	cmp	r3, #42	; 0x2a
 800d98e:	d135      	bne.n	800d9fc <_svfiprintf_r+0x188>
 800d990:	9b03      	ldr	r3, [sp, #12]
 800d992:	1d1a      	adds	r2, r3, #4
 800d994:	681b      	ldr	r3, [r3, #0]
 800d996:	9203      	str	r2, [sp, #12]
 800d998:	2b00      	cmp	r3, #0
 800d99a:	bfb8      	it	lt
 800d99c:	f04f 33ff 	movlt.w	r3, #4294967295
 800d9a0:	3402      	adds	r4, #2
 800d9a2:	9305      	str	r3, [sp, #20]
 800d9a4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800da70 <_svfiprintf_r+0x1fc>
 800d9a8:	7821      	ldrb	r1, [r4, #0]
 800d9aa:	2203      	movs	r2, #3
 800d9ac:	4650      	mov	r0, sl
 800d9ae:	f7f2 fc2f 	bl	8000210 <memchr>
 800d9b2:	b140      	cbz	r0, 800d9c6 <_svfiprintf_r+0x152>
 800d9b4:	2340      	movs	r3, #64	; 0x40
 800d9b6:	eba0 000a 	sub.w	r0, r0, sl
 800d9ba:	fa03 f000 	lsl.w	r0, r3, r0
 800d9be:	9b04      	ldr	r3, [sp, #16]
 800d9c0:	4303      	orrs	r3, r0
 800d9c2:	3401      	adds	r4, #1
 800d9c4:	9304      	str	r3, [sp, #16]
 800d9c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d9ca:	4826      	ldr	r0, [pc, #152]	; (800da64 <_svfiprintf_r+0x1f0>)
 800d9cc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d9d0:	2206      	movs	r2, #6
 800d9d2:	f7f2 fc1d 	bl	8000210 <memchr>
 800d9d6:	2800      	cmp	r0, #0
 800d9d8:	d038      	beq.n	800da4c <_svfiprintf_r+0x1d8>
 800d9da:	4b23      	ldr	r3, [pc, #140]	; (800da68 <_svfiprintf_r+0x1f4>)
 800d9dc:	bb1b      	cbnz	r3, 800da26 <_svfiprintf_r+0x1b2>
 800d9de:	9b03      	ldr	r3, [sp, #12]
 800d9e0:	3307      	adds	r3, #7
 800d9e2:	f023 0307 	bic.w	r3, r3, #7
 800d9e6:	3308      	adds	r3, #8
 800d9e8:	9303      	str	r3, [sp, #12]
 800d9ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d9ec:	4433      	add	r3, r6
 800d9ee:	9309      	str	r3, [sp, #36]	; 0x24
 800d9f0:	e767      	b.n	800d8c2 <_svfiprintf_r+0x4e>
 800d9f2:	fb0c 3202 	mla	r2, ip, r2, r3
 800d9f6:	460c      	mov	r4, r1
 800d9f8:	2001      	movs	r0, #1
 800d9fa:	e7a5      	b.n	800d948 <_svfiprintf_r+0xd4>
 800d9fc:	2300      	movs	r3, #0
 800d9fe:	3401      	adds	r4, #1
 800da00:	9305      	str	r3, [sp, #20]
 800da02:	4619      	mov	r1, r3
 800da04:	f04f 0c0a 	mov.w	ip, #10
 800da08:	4620      	mov	r0, r4
 800da0a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800da0e:	3a30      	subs	r2, #48	; 0x30
 800da10:	2a09      	cmp	r2, #9
 800da12:	d903      	bls.n	800da1c <_svfiprintf_r+0x1a8>
 800da14:	2b00      	cmp	r3, #0
 800da16:	d0c5      	beq.n	800d9a4 <_svfiprintf_r+0x130>
 800da18:	9105      	str	r1, [sp, #20]
 800da1a:	e7c3      	b.n	800d9a4 <_svfiprintf_r+0x130>
 800da1c:	fb0c 2101 	mla	r1, ip, r1, r2
 800da20:	4604      	mov	r4, r0
 800da22:	2301      	movs	r3, #1
 800da24:	e7f0      	b.n	800da08 <_svfiprintf_r+0x194>
 800da26:	ab03      	add	r3, sp, #12
 800da28:	9300      	str	r3, [sp, #0]
 800da2a:	462a      	mov	r2, r5
 800da2c:	4b0f      	ldr	r3, [pc, #60]	; (800da6c <_svfiprintf_r+0x1f8>)
 800da2e:	a904      	add	r1, sp, #16
 800da30:	4638      	mov	r0, r7
 800da32:	f7fc fab3 	bl	8009f9c <_printf_float>
 800da36:	1c42      	adds	r2, r0, #1
 800da38:	4606      	mov	r6, r0
 800da3a:	d1d6      	bne.n	800d9ea <_svfiprintf_r+0x176>
 800da3c:	89ab      	ldrh	r3, [r5, #12]
 800da3e:	065b      	lsls	r3, r3, #25
 800da40:	f53f af2c 	bmi.w	800d89c <_svfiprintf_r+0x28>
 800da44:	9809      	ldr	r0, [sp, #36]	; 0x24
 800da46:	b01d      	add	sp, #116	; 0x74
 800da48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da4c:	ab03      	add	r3, sp, #12
 800da4e:	9300      	str	r3, [sp, #0]
 800da50:	462a      	mov	r2, r5
 800da52:	4b06      	ldr	r3, [pc, #24]	; (800da6c <_svfiprintf_r+0x1f8>)
 800da54:	a904      	add	r1, sp, #16
 800da56:	4638      	mov	r0, r7
 800da58:	f7fc fd44 	bl	800a4e4 <_printf_i>
 800da5c:	e7eb      	b.n	800da36 <_svfiprintf_r+0x1c2>
 800da5e:	bf00      	nop
 800da60:	0800eee4 	.word	0x0800eee4
 800da64:	0800eeee 	.word	0x0800eeee
 800da68:	08009f9d 	.word	0x08009f9d
 800da6c:	0800d7bd 	.word	0x0800d7bd
 800da70:	0800eeea 	.word	0x0800eeea

0800da74 <__sfputc_r>:
 800da74:	6893      	ldr	r3, [r2, #8]
 800da76:	3b01      	subs	r3, #1
 800da78:	2b00      	cmp	r3, #0
 800da7a:	b410      	push	{r4}
 800da7c:	6093      	str	r3, [r2, #8]
 800da7e:	da08      	bge.n	800da92 <__sfputc_r+0x1e>
 800da80:	6994      	ldr	r4, [r2, #24]
 800da82:	42a3      	cmp	r3, r4
 800da84:	db01      	blt.n	800da8a <__sfputc_r+0x16>
 800da86:	290a      	cmp	r1, #10
 800da88:	d103      	bne.n	800da92 <__sfputc_r+0x1e>
 800da8a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800da8e:	f7fd be29 	b.w	800b6e4 <__swbuf_r>
 800da92:	6813      	ldr	r3, [r2, #0]
 800da94:	1c58      	adds	r0, r3, #1
 800da96:	6010      	str	r0, [r2, #0]
 800da98:	7019      	strb	r1, [r3, #0]
 800da9a:	4608      	mov	r0, r1
 800da9c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800daa0:	4770      	bx	lr

0800daa2 <__sfputs_r>:
 800daa2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800daa4:	4606      	mov	r6, r0
 800daa6:	460f      	mov	r7, r1
 800daa8:	4614      	mov	r4, r2
 800daaa:	18d5      	adds	r5, r2, r3
 800daac:	42ac      	cmp	r4, r5
 800daae:	d101      	bne.n	800dab4 <__sfputs_r+0x12>
 800dab0:	2000      	movs	r0, #0
 800dab2:	e007      	b.n	800dac4 <__sfputs_r+0x22>
 800dab4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dab8:	463a      	mov	r2, r7
 800daba:	4630      	mov	r0, r6
 800dabc:	f7ff ffda 	bl	800da74 <__sfputc_r>
 800dac0:	1c43      	adds	r3, r0, #1
 800dac2:	d1f3      	bne.n	800daac <__sfputs_r+0xa>
 800dac4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800dac8 <_vfiprintf_r>:
 800dac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dacc:	460d      	mov	r5, r1
 800dace:	b09d      	sub	sp, #116	; 0x74
 800dad0:	4614      	mov	r4, r2
 800dad2:	4698      	mov	r8, r3
 800dad4:	4606      	mov	r6, r0
 800dad6:	b118      	cbz	r0, 800dae0 <_vfiprintf_r+0x18>
 800dad8:	6983      	ldr	r3, [r0, #24]
 800dada:	b90b      	cbnz	r3, 800dae0 <_vfiprintf_r+0x18>
 800dadc:	f7fb fff2 	bl	8009ac4 <__sinit>
 800dae0:	4b89      	ldr	r3, [pc, #548]	; (800dd08 <_vfiprintf_r+0x240>)
 800dae2:	429d      	cmp	r5, r3
 800dae4:	d11b      	bne.n	800db1e <_vfiprintf_r+0x56>
 800dae6:	6875      	ldr	r5, [r6, #4]
 800dae8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800daea:	07d9      	lsls	r1, r3, #31
 800daec:	d405      	bmi.n	800dafa <_vfiprintf_r+0x32>
 800daee:	89ab      	ldrh	r3, [r5, #12]
 800daf0:	059a      	lsls	r2, r3, #22
 800daf2:	d402      	bmi.n	800dafa <_vfiprintf_r+0x32>
 800daf4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800daf6:	f7fc f8a8 	bl	8009c4a <__retarget_lock_acquire_recursive>
 800dafa:	89ab      	ldrh	r3, [r5, #12]
 800dafc:	071b      	lsls	r3, r3, #28
 800dafe:	d501      	bpl.n	800db04 <_vfiprintf_r+0x3c>
 800db00:	692b      	ldr	r3, [r5, #16]
 800db02:	b9eb      	cbnz	r3, 800db40 <_vfiprintf_r+0x78>
 800db04:	4629      	mov	r1, r5
 800db06:	4630      	mov	r0, r6
 800db08:	f7fd fe50 	bl	800b7ac <__swsetup_r>
 800db0c:	b1c0      	cbz	r0, 800db40 <_vfiprintf_r+0x78>
 800db0e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800db10:	07dc      	lsls	r4, r3, #31
 800db12:	d50e      	bpl.n	800db32 <_vfiprintf_r+0x6a>
 800db14:	f04f 30ff 	mov.w	r0, #4294967295
 800db18:	b01d      	add	sp, #116	; 0x74
 800db1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db1e:	4b7b      	ldr	r3, [pc, #492]	; (800dd0c <_vfiprintf_r+0x244>)
 800db20:	429d      	cmp	r5, r3
 800db22:	d101      	bne.n	800db28 <_vfiprintf_r+0x60>
 800db24:	68b5      	ldr	r5, [r6, #8]
 800db26:	e7df      	b.n	800dae8 <_vfiprintf_r+0x20>
 800db28:	4b79      	ldr	r3, [pc, #484]	; (800dd10 <_vfiprintf_r+0x248>)
 800db2a:	429d      	cmp	r5, r3
 800db2c:	bf08      	it	eq
 800db2e:	68f5      	ldreq	r5, [r6, #12]
 800db30:	e7da      	b.n	800dae8 <_vfiprintf_r+0x20>
 800db32:	89ab      	ldrh	r3, [r5, #12]
 800db34:	0598      	lsls	r0, r3, #22
 800db36:	d4ed      	bmi.n	800db14 <_vfiprintf_r+0x4c>
 800db38:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800db3a:	f7fc f887 	bl	8009c4c <__retarget_lock_release_recursive>
 800db3e:	e7e9      	b.n	800db14 <_vfiprintf_r+0x4c>
 800db40:	2300      	movs	r3, #0
 800db42:	9309      	str	r3, [sp, #36]	; 0x24
 800db44:	2320      	movs	r3, #32
 800db46:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800db4a:	f8cd 800c 	str.w	r8, [sp, #12]
 800db4e:	2330      	movs	r3, #48	; 0x30
 800db50:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800dd14 <_vfiprintf_r+0x24c>
 800db54:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800db58:	f04f 0901 	mov.w	r9, #1
 800db5c:	4623      	mov	r3, r4
 800db5e:	469a      	mov	sl, r3
 800db60:	f813 2b01 	ldrb.w	r2, [r3], #1
 800db64:	b10a      	cbz	r2, 800db6a <_vfiprintf_r+0xa2>
 800db66:	2a25      	cmp	r2, #37	; 0x25
 800db68:	d1f9      	bne.n	800db5e <_vfiprintf_r+0x96>
 800db6a:	ebba 0b04 	subs.w	fp, sl, r4
 800db6e:	d00b      	beq.n	800db88 <_vfiprintf_r+0xc0>
 800db70:	465b      	mov	r3, fp
 800db72:	4622      	mov	r2, r4
 800db74:	4629      	mov	r1, r5
 800db76:	4630      	mov	r0, r6
 800db78:	f7ff ff93 	bl	800daa2 <__sfputs_r>
 800db7c:	3001      	adds	r0, #1
 800db7e:	f000 80aa 	beq.w	800dcd6 <_vfiprintf_r+0x20e>
 800db82:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800db84:	445a      	add	r2, fp
 800db86:	9209      	str	r2, [sp, #36]	; 0x24
 800db88:	f89a 3000 	ldrb.w	r3, [sl]
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	f000 80a2 	beq.w	800dcd6 <_vfiprintf_r+0x20e>
 800db92:	2300      	movs	r3, #0
 800db94:	f04f 32ff 	mov.w	r2, #4294967295
 800db98:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800db9c:	f10a 0a01 	add.w	sl, sl, #1
 800dba0:	9304      	str	r3, [sp, #16]
 800dba2:	9307      	str	r3, [sp, #28]
 800dba4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800dba8:	931a      	str	r3, [sp, #104]	; 0x68
 800dbaa:	4654      	mov	r4, sl
 800dbac:	2205      	movs	r2, #5
 800dbae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dbb2:	4858      	ldr	r0, [pc, #352]	; (800dd14 <_vfiprintf_r+0x24c>)
 800dbb4:	f7f2 fb2c 	bl	8000210 <memchr>
 800dbb8:	9a04      	ldr	r2, [sp, #16]
 800dbba:	b9d8      	cbnz	r0, 800dbf4 <_vfiprintf_r+0x12c>
 800dbbc:	06d1      	lsls	r1, r2, #27
 800dbbe:	bf44      	itt	mi
 800dbc0:	2320      	movmi	r3, #32
 800dbc2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dbc6:	0713      	lsls	r3, r2, #28
 800dbc8:	bf44      	itt	mi
 800dbca:	232b      	movmi	r3, #43	; 0x2b
 800dbcc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dbd0:	f89a 3000 	ldrb.w	r3, [sl]
 800dbd4:	2b2a      	cmp	r3, #42	; 0x2a
 800dbd6:	d015      	beq.n	800dc04 <_vfiprintf_r+0x13c>
 800dbd8:	9a07      	ldr	r2, [sp, #28]
 800dbda:	4654      	mov	r4, sl
 800dbdc:	2000      	movs	r0, #0
 800dbde:	f04f 0c0a 	mov.w	ip, #10
 800dbe2:	4621      	mov	r1, r4
 800dbe4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dbe8:	3b30      	subs	r3, #48	; 0x30
 800dbea:	2b09      	cmp	r3, #9
 800dbec:	d94e      	bls.n	800dc8c <_vfiprintf_r+0x1c4>
 800dbee:	b1b0      	cbz	r0, 800dc1e <_vfiprintf_r+0x156>
 800dbf0:	9207      	str	r2, [sp, #28]
 800dbf2:	e014      	b.n	800dc1e <_vfiprintf_r+0x156>
 800dbf4:	eba0 0308 	sub.w	r3, r0, r8
 800dbf8:	fa09 f303 	lsl.w	r3, r9, r3
 800dbfc:	4313      	orrs	r3, r2
 800dbfe:	9304      	str	r3, [sp, #16]
 800dc00:	46a2      	mov	sl, r4
 800dc02:	e7d2      	b.n	800dbaa <_vfiprintf_r+0xe2>
 800dc04:	9b03      	ldr	r3, [sp, #12]
 800dc06:	1d19      	adds	r1, r3, #4
 800dc08:	681b      	ldr	r3, [r3, #0]
 800dc0a:	9103      	str	r1, [sp, #12]
 800dc0c:	2b00      	cmp	r3, #0
 800dc0e:	bfbb      	ittet	lt
 800dc10:	425b      	neglt	r3, r3
 800dc12:	f042 0202 	orrlt.w	r2, r2, #2
 800dc16:	9307      	strge	r3, [sp, #28]
 800dc18:	9307      	strlt	r3, [sp, #28]
 800dc1a:	bfb8      	it	lt
 800dc1c:	9204      	strlt	r2, [sp, #16]
 800dc1e:	7823      	ldrb	r3, [r4, #0]
 800dc20:	2b2e      	cmp	r3, #46	; 0x2e
 800dc22:	d10c      	bne.n	800dc3e <_vfiprintf_r+0x176>
 800dc24:	7863      	ldrb	r3, [r4, #1]
 800dc26:	2b2a      	cmp	r3, #42	; 0x2a
 800dc28:	d135      	bne.n	800dc96 <_vfiprintf_r+0x1ce>
 800dc2a:	9b03      	ldr	r3, [sp, #12]
 800dc2c:	1d1a      	adds	r2, r3, #4
 800dc2e:	681b      	ldr	r3, [r3, #0]
 800dc30:	9203      	str	r2, [sp, #12]
 800dc32:	2b00      	cmp	r3, #0
 800dc34:	bfb8      	it	lt
 800dc36:	f04f 33ff 	movlt.w	r3, #4294967295
 800dc3a:	3402      	adds	r4, #2
 800dc3c:	9305      	str	r3, [sp, #20]
 800dc3e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800dd24 <_vfiprintf_r+0x25c>
 800dc42:	7821      	ldrb	r1, [r4, #0]
 800dc44:	2203      	movs	r2, #3
 800dc46:	4650      	mov	r0, sl
 800dc48:	f7f2 fae2 	bl	8000210 <memchr>
 800dc4c:	b140      	cbz	r0, 800dc60 <_vfiprintf_r+0x198>
 800dc4e:	2340      	movs	r3, #64	; 0x40
 800dc50:	eba0 000a 	sub.w	r0, r0, sl
 800dc54:	fa03 f000 	lsl.w	r0, r3, r0
 800dc58:	9b04      	ldr	r3, [sp, #16]
 800dc5a:	4303      	orrs	r3, r0
 800dc5c:	3401      	adds	r4, #1
 800dc5e:	9304      	str	r3, [sp, #16]
 800dc60:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dc64:	482c      	ldr	r0, [pc, #176]	; (800dd18 <_vfiprintf_r+0x250>)
 800dc66:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800dc6a:	2206      	movs	r2, #6
 800dc6c:	f7f2 fad0 	bl	8000210 <memchr>
 800dc70:	2800      	cmp	r0, #0
 800dc72:	d03f      	beq.n	800dcf4 <_vfiprintf_r+0x22c>
 800dc74:	4b29      	ldr	r3, [pc, #164]	; (800dd1c <_vfiprintf_r+0x254>)
 800dc76:	bb1b      	cbnz	r3, 800dcc0 <_vfiprintf_r+0x1f8>
 800dc78:	9b03      	ldr	r3, [sp, #12]
 800dc7a:	3307      	adds	r3, #7
 800dc7c:	f023 0307 	bic.w	r3, r3, #7
 800dc80:	3308      	adds	r3, #8
 800dc82:	9303      	str	r3, [sp, #12]
 800dc84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dc86:	443b      	add	r3, r7
 800dc88:	9309      	str	r3, [sp, #36]	; 0x24
 800dc8a:	e767      	b.n	800db5c <_vfiprintf_r+0x94>
 800dc8c:	fb0c 3202 	mla	r2, ip, r2, r3
 800dc90:	460c      	mov	r4, r1
 800dc92:	2001      	movs	r0, #1
 800dc94:	e7a5      	b.n	800dbe2 <_vfiprintf_r+0x11a>
 800dc96:	2300      	movs	r3, #0
 800dc98:	3401      	adds	r4, #1
 800dc9a:	9305      	str	r3, [sp, #20]
 800dc9c:	4619      	mov	r1, r3
 800dc9e:	f04f 0c0a 	mov.w	ip, #10
 800dca2:	4620      	mov	r0, r4
 800dca4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dca8:	3a30      	subs	r2, #48	; 0x30
 800dcaa:	2a09      	cmp	r2, #9
 800dcac:	d903      	bls.n	800dcb6 <_vfiprintf_r+0x1ee>
 800dcae:	2b00      	cmp	r3, #0
 800dcb0:	d0c5      	beq.n	800dc3e <_vfiprintf_r+0x176>
 800dcb2:	9105      	str	r1, [sp, #20]
 800dcb4:	e7c3      	b.n	800dc3e <_vfiprintf_r+0x176>
 800dcb6:	fb0c 2101 	mla	r1, ip, r1, r2
 800dcba:	4604      	mov	r4, r0
 800dcbc:	2301      	movs	r3, #1
 800dcbe:	e7f0      	b.n	800dca2 <_vfiprintf_r+0x1da>
 800dcc0:	ab03      	add	r3, sp, #12
 800dcc2:	9300      	str	r3, [sp, #0]
 800dcc4:	462a      	mov	r2, r5
 800dcc6:	4b16      	ldr	r3, [pc, #88]	; (800dd20 <_vfiprintf_r+0x258>)
 800dcc8:	a904      	add	r1, sp, #16
 800dcca:	4630      	mov	r0, r6
 800dccc:	f7fc f966 	bl	8009f9c <_printf_float>
 800dcd0:	4607      	mov	r7, r0
 800dcd2:	1c78      	adds	r0, r7, #1
 800dcd4:	d1d6      	bne.n	800dc84 <_vfiprintf_r+0x1bc>
 800dcd6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800dcd8:	07d9      	lsls	r1, r3, #31
 800dcda:	d405      	bmi.n	800dce8 <_vfiprintf_r+0x220>
 800dcdc:	89ab      	ldrh	r3, [r5, #12]
 800dcde:	059a      	lsls	r2, r3, #22
 800dce0:	d402      	bmi.n	800dce8 <_vfiprintf_r+0x220>
 800dce2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800dce4:	f7fb ffb2 	bl	8009c4c <__retarget_lock_release_recursive>
 800dce8:	89ab      	ldrh	r3, [r5, #12]
 800dcea:	065b      	lsls	r3, r3, #25
 800dcec:	f53f af12 	bmi.w	800db14 <_vfiprintf_r+0x4c>
 800dcf0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800dcf2:	e711      	b.n	800db18 <_vfiprintf_r+0x50>
 800dcf4:	ab03      	add	r3, sp, #12
 800dcf6:	9300      	str	r3, [sp, #0]
 800dcf8:	462a      	mov	r2, r5
 800dcfa:	4b09      	ldr	r3, [pc, #36]	; (800dd20 <_vfiprintf_r+0x258>)
 800dcfc:	a904      	add	r1, sp, #16
 800dcfe:	4630      	mov	r0, r6
 800dd00:	f7fc fbf0 	bl	800a4e4 <_printf_i>
 800dd04:	e7e4      	b.n	800dcd0 <_vfiprintf_r+0x208>
 800dd06:	bf00      	nop
 800dd08:	0800ebb4 	.word	0x0800ebb4
 800dd0c:	0800ebd4 	.word	0x0800ebd4
 800dd10:	0800eb94 	.word	0x0800eb94
 800dd14:	0800eee4 	.word	0x0800eee4
 800dd18:	0800eeee 	.word	0x0800eeee
 800dd1c:	08009f9d 	.word	0x08009f9d
 800dd20:	0800daa3 	.word	0x0800daa3
 800dd24:	0800eeea 	.word	0x0800eeea

0800dd28 <_read_r>:
 800dd28:	b538      	push	{r3, r4, r5, lr}
 800dd2a:	4d07      	ldr	r5, [pc, #28]	; (800dd48 <_read_r+0x20>)
 800dd2c:	4604      	mov	r4, r0
 800dd2e:	4608      	mov	r0, r1
 800dd30:	4611      	mov	r1, r2
 800dd32:	2200      	movs	r2, #0
 800dd34:	602a      	str	r2, [r5, #0]
 800dd36:	461a      	mov	r2, r3
 800dd38:	f7f5 fcc4 	bl	80036c4 <_read>
 800dd3c:	1c43      	adds	r3, r0, #1
 800dd3e:	d102      	bne.n	800dd46 <_read_r+0x1e>
 800dd40:	682b      	ldr	r3, [r5, #0]
 800dd42:	b103      	cbz	r3, 800dd46 <_read_r+0x1e>
 800dd44:	6023      	str	r3, [r4, #0]
 800dd46:	bd38      	pop	{r3, r4, r5, pc}
 800dd48:	20015ad0 	.word	0x20015ad0
 800dd4c:	00000000 	.word	0x00000000

0800dd50 <nan>:
 800dd50:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800dd58 <nan+0x8>
 800dd54:	4770      	bx	lr
 800dd56:	bf00      	nop
 800dd58:	00000000 	.word	0x00000000
 800dd5c:	7ff80000 	.word	0x7ff80000

0800dd60 <__ascii_wctomb>:
 800dd60:	b149      	cbz	r1, 800dd76 <__ascii_wctomb+0x16>
 800dd62:	2aff      	cmp	r2, #255	; 0xff
 800dd64:	bf85      	ittet	hi
 800dd66:	238a      	movhi	r3, #138	; 0x8a
 800dd68:	6003      	strhi	r3, [r0, #0]
 800dd6a:	700a      	strbls	r2, [r1, #0]
 800dd6c:	f04f 30ff 	movhi.w	r0, #4294967295
 800dd70:	bf98      	it	ls
 800dd72:	2001      	movls	r0, #1
 800dd74:	4770      	bx	lr
 800dd76:	4608      	mov	r0, r1
 800dd78:	4770      	bx	lr
	...

0800dd7c <__assert_func>:
 800dd7c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dd7e:	4614      	mov	r4, r2
 800dd80:	461a      	mov	r2, r3
 800dd82:	4b09      	ldr	r3, [pc, #36]	; (800dda8 <__assert_func+0x2c>)
 800dd84:	681b      	ldr	r3, [r3, #0]
 800dd86:	4605      	mov	r5, r0
 800dd88:	68d8      	ldr	r0, [r3, #12]
 800dd8a:	b14c      	cbz	r4, 800dda0 <__assert_func+0x24>
 800dd8c:	4b07      	ldr	r3, [pc, #28]	; (800ddac <__assert_func+0x30>)
 800dd8e:	9100      	str	r1, [sp, #0]
 800dd90:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dd94:	4906      	ldr	r1, [pc, #24]	; (800ddb0 <__assert_func+0x34>)
 800dd96:	462b      	mov	r3, r5
 800dd98:	f000 f80e 	bl	800ddb8 <fiprintf>
 800dd9c:	f000 f862 	bl	800de64 <abort>
 800dda0:	4b04      	ldr	r3, [pc, #16]	; (800ddb4 <__assert_func+0x38>)
 800dda2:	461c      	mov	r4, r3
 800dda4:	e7f3      	b.n	800dd8e <__assert_func+0x12>
 800dda6:	bf00      	nop
 800dda8:	20000028 	.word	0x20000028
 800ddac:	0800eef5 	.word	0x0800eef5
 800ddb0:	0800ef02 	.word	0x0800ef02
 800ddb4:	0800ef30 	.word	0x0800ef30

0800ddb8 <fiprintf>:
 800ddb8:	b40e      	push	{r1, r2, r3}
 800ddba:	b503      	push	{r0, r1, lr}
 800ddbc:	4601      	mov	r1, r0
 800ddbe:	ab03      	add	r3, sp, #12
 800ddc0:	4805      	ldr	r0, [pc, #20]	; (800ddd8 <fiprintf+0x20>)
 800ddc2:	f853 2b04 	ldr.w	r2, [r3], #4
 800ddc6:	6800      	ldr	r0, [r0, #0]
 800ddc8:	9301      	str	r3, [sp, #4]
 800ddca:	f7ff fe7d 	bl	800dac8 <_vfiprintf_r>
 800ddce:	b002      	add	sp, #8
 800ddd0:	f85d eb04 	ldr.w	lr, [sp], #4
 800ddd4:	b003      	add	sp, #12
 800ddd6:	4770      	bx	lr
 800ddd8:	20000028 	.word	0x20000028

0800dddc <_fstat_r>:
 800dddc:	b538      	push	{r3, r4, r5, lr}
 800ddde:	4d07      	ldr	r5, [pc, #28]	; (800ddfc <_fstat_r+0x20>)
 800dde0:	2300      	movs	r3, #0
 800dde2:	4604      	mov	r4, r0
 800dde4:	4608      	mov	r0, r1
 800dde6:	4611      	mov	r1, r2
 800dde8:	602b      	str	r3, [r5, #0]
 800ddea:	f7f5 fc94 	bl	8003716 <_fstat>
 800ddee:	1c43      	adds	r3, r0, #1
 800ddf0:	d102      	bne.n	800ddf8 <_fstat_r+0x1c>
 800ddf2:	682b      	ldr	r3, [r5, #0]
 800ddf4:	b103      	cbz	r3, 800ddf8 <_fstat_r+0x1c>
 800ddf6:	6023      	str	r3, [r4, #0]
 800ddf8:	bd38      	pop	{r3, r4, r5, pc}
 800ddfa:	bf00      	nop
 800ddfc:	20015ad0 	.word	0x20015ad0

0800de00 <_isatty_r>:
 800de00:	b538      	push	{r3, r4, r5, lr}
 800de02:	4d06      	ldr	r5, [pc, #24]	; (800de1c <_isatty_r+0x1c>)
 800de04:	2300      	movs	r3, #0
 800de06:	4604      	mov	r4, r0
 800de08:	4608      	mov	r0, r1
 800de0a:	602b      	str	r3, [r5, #0]
 800de0c:	f7f5 fc93 	bl	8003736 <_isatty>
 800de10:	1c43      	adds	r3, r0, #1
 800de12:	d102      	bne.n	800de1a <_isatty_r+0x1a>
 800de14:	682b      	ldr	r3, [r5, #0]
 800de16:	b103      	cbz	r3, 800de1a <_isatty_r+0x1a>
 800de18:	6023      	str	r3, [r4, #0]
 800de1a:	bd38      	pop	{r3, r4, r5, pc}
 800de1c:	20015ad0 	.word	0x20015ad0

0800de20 <memmove>:
 800de20:	4288      	cmp	r0, r1
 800de22:	b510      	push	{r4, lr}
 800de24:	eb01 0402 	add.w	r4, r1, r2
 800de28:	d902      	bls.n	800de30 <memmove+0x10>
 800de2a:	4284      	cmp	r4, r0
 800de2c:	4623      	mov	r3, r4
 800de2e:	d807      	bhi.n	800de40 <memmove+0x20>
 800de30:	1e43      	subs	r3, r0, #1
 800de32:	42a1      	cmp	r1, r4
 800de34:	d008      	beq.n	800de48 <memmove+0x28>
 800de36:	f811 2b01 	ldrb.w	r2, [r1], #1
 800de3a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800de3e:	e7f8      	b.n	800de32 <memmove+0x12>
 800de40:	4402      	add	r2, r0
 800de42:	4601      	mov	r1, r0
 800de44:	428a      	cmp	r2, r1
 800de46:	d100      	bne.n	800de4a <memmove+0x2a>
 800de48:	bd10      	pop	{r4, pc}
 800de4a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800de4e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800de52:	e7f7      	b.n	800de44 <memmove+0x24>

0800de54 <_malloc_usable_size_r>:
 800de54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800de58:	1f18      	subs	r0, r3, #4
 800de5a:	2b00      	cmp	r3, #0
 800de5c:	bfbc      	itt	lt
 800de5e:	580b      	ldrlt	r3, [r1, r0]
 800de60:	18c0      	addlt	r0, r0, r3
 800de62:	4770      	bx	lr

0800de64 <abort>:
 800de64:	b508      	push	{r3, lr}
 800de66:	2006      	movs	r0, #6
 800de68:	f000 f82c 	bl	800dec4 <raise>
 800de6c:	2001      	movs	r0, #1
 800de6e:	f7f5 fc1f 	bl	80036b0 <_exit>

0800de72 <_raise_r>:
 800de72:	291f      	cmp	r1, #31
 800de74:	b538      	push	{r3, r4, r5, lr}
 800de76:	4604      	mov	r4, r0
 800de78:	460d      	mov	r5, r1
 800de7a:	d904      	bls.n	800de86 <_raise_r+0x14>
 800de7c:	2316      	movs	r3, #22
 800de7e:	6003      	str	r3, [r0, #0]
 800de80:	f04f 30ff 	mov.w	r0, #4294967295
 800de84:	bd38      	pop	{r3, r4, r5, pc}
 800de86:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800de88:	b112      	cbz	r2, 800de90 <_raise_r+0x1e>
 800de8a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800de8e:	b94b      	cbnz	r3, 800dea4 <_raise_r+0x32>
 800de90:	4620      	mov	r0, r4
 800de92:	f000 f831 	bl	800def8 <_getpid_r>
 800de96:	462a      	mov	r2, r5
 800de98:	4601      	mov	r1, r0
 800de9a:	4620      	mov	r0, r4
 800de9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dea0:	f000 b818 	b.w	800ded4 <_kill_r>
 800dea4:	2b01      	cmp	r3, #1
 800dea6:	d00a      	beq.n	800debe <_raise_r+0x4c>
 800dea8:	1c59      	adds	r1, r3, #1
 800deaa:	d103      	bne.n	800deb4 <_raise_r+0x42>
 800deac:	2316      	movs	r3, #22
 800deae:	6003      	str	r3, [r0, #0]
 800deb0:	2001      	movs	r0, #1
 800deb2:	e7e7      	b.n	800de84 <_raise_r+0x12>
 800deb4:	2400      	movs	r4, #0
 800deb6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800deba:	4628      	mov	r0, r5
 800debc:	4798      	blx	r3
 800debe:	2000      	movs	r0, #0
 800dec0:	e7e0      	b.n	800de84 <_raise_r+0x12>
	...

0800dec4 <raise>:
 800dec4:	4b02      	ldr	r3, [pc, #8]	; (800ded0 <raise+0xc>)
 800dec6:	4601      	mov	r1, r0
 800dec8:	6818      	ldr	r0, [r3, #0]
 800deca:	f7ff bfd2 	b.w	800de72 <_raise_r>
 800dece:	bf00      	nop
 800ded0:	20000028 	.word	0x20000028

0800ded4 <_kill_r>:
 800ded4:	b538      	push	{r3, r4, r5, lr}
 800ded6:	4d07      	ldr	r5, [pc, #28]	; (800def4 <_kill_r+0x20>)
 800ded8:	2300      	movs	r3, #0
 800deda:	4604      	mov	r4, r0
 800dedc:	4608      	mov	r0, r1
 800dede:	4611      	mov	r1, r2
 800dee0:	602b      	str	r3, [r5, #0]
 800dee2:	f7f5 fbd5 	bl	8003690 <_kill>
 800dee6:	1c43      	adds	r3, r0, #1
 800dee8:	d102      	bne.n	800def0 <_kill_r+0x1c>
 800deea:	682b      	ldr	r3, [r5, #0]
 800deec:	b103      	cbz	r3, 800def0 <_kill_r+0x1c>
 800deee:	6023      	str	r3, [r4, #0]
 800def0:	bd38      	pop	{r3, r4, r5, pc}
 800def2:	bf00      	nop
 800def4:	20015ad0 	.word	0x20015ad0

0800def8 <_getpid_r>:
 800def8:	f7f5 bbc2 	b.w	8003680 <_getpid>
 800defc:	0000      	movs	r0, r0
	...

0800df00 <log>:
 800df00:	b538      	push	{r3, r4, r5, lr}
 800df02:	ed2d 8b02 	vpush	{d8}
 800df06:	ec55 4b10 	vmov	r4, r5, d0
 800df0a:	f000 f839 	bl	800df80 <__ieee754_log>
 800df0e:	4622      	mov	r2, r4
 800df10:	462b      	mov	r3, r5
 800df12:	4620      	mov	r0, r4
 800df14:	4629      	mov	r1, r5
 800df16:	eeb0 8a40 	vmov.f32	s16, s0
 800df1a:	eef0 8a60 	vmov.f32	s17, s1
 800df1e:	f7f2 fe1d 	bl	8000b5c <__aeabi_dcmpun>
 800df22:	b998      	cbnz	r0, 800df4c <log+0x4c>
 800df24:	2200      	movs	r2, #0
 800df26:	2300      	movs	r3, #0
 800df28:	4620      	mov	r0, r4
 800df2a:	4629      	mov	r1, r5
 800df2c:	f7f2 fe0c 	bl	8000b48 <__aeabi_dcmpgt>
 800df30:	b960      	cbnz	r0, 800df4c <log+0x4c>
 800df32:	2200      	movs	r2, #0
 800df34:	2300      	movs	r3, #0
 800df36:	4620      	mov	r0, r4
 800df38:	4629      	mov	r1, r5
 800df3a:	f7f2 fddd 	bl	8000af8 <__aeabi_dcmpeq>
 800df3e:	b160      	cbz	r0, 800df5a <log+0x5a>
 800df40:	f7fb fc8e 	bl	8009860 <__errno>
 800df44:	ed9f 8b0a 	vldr	d8, [pc, #40]	; 800df70 <log+0x70>
 800df48:	2322      	movs	r3, #34	; 0x22
 800df4a:	6003      	str	r3, [r0, #0]
 800df4c:	eeb0 0a48 	vmov.f32	s0, s16
 800df50:	eef0 0a68 	vmov.f32	s1, s17
 800df54:	ecbd 8b02 	vpop	{d8}
 800df58:	bd38      	pop	{r3, r4, r5, pc}
 800df5a:	f7fb fc81 	bl	8009860 <__errno>
 800df5e:	ecbd 8b02 	vpop	{d8}
 800df62:	2321      	movs	r3, #33	; 0x21
 800df64:	6003      	str	r3, [r0, #0]
 800df66:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800df6a:	4803      	ldr	r0, [pc, #12]	; (800df78 <log+0x78>)
 800df6c:	f7ff bef0 	b.w	800dd50 <nan>
 800df70:	00000000 	.word	0x00000000
 800df74:	fff00000 	.word	0xfff00000
 800df78:	0800ef30 	.word	0x0800ef30
 800df7c:	00000000 	.word	0x00000000

0800df80 <__ieee754_log>:
 800df80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df84:	ec51 0b10 	vmov	r0, r1, d0
 800df88:	ed2d 8b04 	vpush	{d8-d9}
 800df8c:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800df90:	b083      	sub	sp, #12
 800df92:	460d      	mov	r5, r1
 800df94:	da29      	bge.n	800dfea <__ieee754_log+0x6a>
 800df96:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800df9a:	4303      	orrs	r3, r0
 800df9c:	ee10 2a10 	vmov	r2, s0
 800dfa0:	d10c      	bne.n	800dfbc <__ieee754_log+0x3c>
 800dfa2:	49cf      	ldr	r1, [pc, #828]	; (800e2e0 <__ieee754_log+0x360>)
 800dfa4:	2200      	movs	r2, #0
 800dfa6:	2300      	movs	r3, #0
 800dfa8:	2000      	movs	r0, #0
 800dfaa:	f7f2 fc67 	bl	800087c <__aeabi_ddiv>
 800dfae:	ec41 0b10 	vmov	d0, r0, r1
 800dfb2:	b003      	add	sp, #12
 800dfb4:	ecbd 8b04 	vpop	{d8-d9}
 800dfb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dfbc:	2900      	cmp	r1, #0
 800dfbe:	da05      	bge.n	800dfcc <__ieee754_log+0x4c>
 800dfc0:	460b      	mov	r3, r1
 800dfc2:	f7f2 f979 	bl	80002b8 <__aeabi_dsub>
 800dfc6:	2200      	movs	r2, #0
 800dfc8:	2300      	movs	r3, #0
 800dfca:	e7ee      	b.n	800dfaa <__ieee754_log+0x2a>
 800dfcc:	4bc5      	ldr	r3, [pc, #788]	; (800e2e4 <__ieee754_log+0x364>)
 800dfce:	2200      	movs	r2, #0
 800dfd0:	f7f2 fb2a 	bl	8000628 <__aeabi_dmul>
 800dfd4:	f06f 0335 	mvn.w	r3, #53	; 0x35
 800dfd8:	460d      	mov	r5, r1
 800dfda:	4ac3      	ldr	r2, [pc, #780]	; (800e2e8 <__ieee754_log+0x368>)
 800dfdc:	4295      	cmp	r5, r2
 800dfde:	dd06      	ble.n	800dfee <__ieee754_log+0x6e>
 800dfe0:	4602      	mov	r2, r0
 800dfe2:	460b      	mov	r3, r1
 800dfe4:	f7f2 f96a 	bl	80002bc <__adddf3>
 800dfe8:	e7e1      	b.n	800dfae <__ieee754_log+0x2e>
 800dfea:	2300      	movs	r3, #0
 800dfec:	e7f5      	b.n	800dfda <__ieee754_log+0x5a>
 800dfee:	152c      	asrs	r4, r5, #20
 800dff0:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800dff4:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800dff8:	441c      	add	r4, r3
 800dffa:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 800dffe:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 800e002:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e006:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 800e00a:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 800e00e:	ea42 0105 	orr.w	r1, r2, r5
 800e012:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800e016:	2200      	movs	r2, #0
 800e018:	4bb4      	ldr	r3, [pc, #720]	; (800e2ec <__ieee754_log+0x36c>)
 800e01a:	f7f2 f94d 	bl	80002b8 <__aeabi_dsub>
 800e01e:	1cab      	adds	r3, r5, #2
 800e020:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e024:	2b02      	cmp	r3, #2
 800e026:	4682      	mov	sl, r0
 800e028:	468b      	mov	fp, r1
 800e02a:	f04f 0200 	mov.w	r2, #0
 800e02e:	dc53      	bgt.n	800e0d8 <__ieee754_log+0x158>
 800e030:	2300      	movs	r3, #0
 800e032:	f7f2 fd61 	bl	8000af8 <__aeabi_dcmpeq>
 800e036:	b1d0      	cbz	r0, 800e06e <__ieee754_log+0xee>
 800e038:	2c00      	cmp	r4, #0
 800e03a:	f000 8122 	beq.w	800e282 <__ieee754_log+0x302>
 800e03e:	4620      	mov	r0, r4
 800e040:	f7f2 fa88 	bl	8000554 <__aeabi_i2d>
 800e044:	a390      	add	r3, pc, #576	; (adr r3, 800e288 <__ieee754_log+0x308>)
 800e046:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e04a:	4606      	mov	r6, r0
 800e04c:	460f      	mov	r7, r1
 800e04e:	f7f2 faeb 	bl	8000628 <__aeabi_dmul>
 800e052:	a38f      	add	r3, pc, #572	; (adr r3, 800e290 <__ieee754_log+0x310>)
 800e054:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e058:	4604      	mov	r4, r0
 800e05a:	460d      	mov	r5, r1
 800e05c:	4630      	mov	r0, r6
 800e05e:	4639      	mov	r1, r7
 800e060:	f7f2 fae2 	bl	8000628 <__aeabi_dmul>
 800e064:	4602      	mov	r2, r0
 800e066:	460b      	mov	r3, r1
 800e068:	4620      	mov	r0, r4
 800e06a:	4629      	mov	r1, r5
 800e06c:	e7ba      	b.n	800dfe4 <__ieee754_log+0x64>
 800e06e:	a38a      	add	r3, pc, #552	; (adr r3, 800e298 <__ieee754_log+0x318>)
 800e070:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e074:	4650      	mov	r0, sl
 800e076:	4659      	mov	r1, fp
 800e078:	f7f2 fad6 	bl	8000628 <__aeabi_dmul>
 800e07c:	4602      	mov	r2, r0
 800e07e:	460b      	mov	r3, r1
 800e080:	2000      	movs	r0, #0
 800e082:	499b      	ldr	r1, [pc, #620]	; (800e2f0 <__ieee754_log+0x370>)
 800e084:	f7f2 f918 	bl	80002b8 <__aeabi_dsub>
 800e088:	4652      	mov	r2, sl
 800e08a:	4606      	mov	r6, r0
 800e08c:	460f      	mov	r7, r1
 800e08e:	465b      	mov	r3, fp
 800e090:	4650      	mov	r0, sl
 800e092:	4659      	mov	r1, fp
 800e094:	f7f2 fac8 	bl	8000628 <__aeabi_dmul>
 800e098:	4602      	mov	r2, r0
 800e09a:	460b      	mov	r3, r1
 800e09c:	4630      	mov	r0, r6
 800e09e:	4639      	mov	r1, r7
 800e0a0:	f7f2 fac2 	bl	8000628 <__aeabi_dmul>
 800e0a4:	4606      	mov	r6, r0
 800e0a6:	460f      	mov	r7, r1
 800e0a8:	b914      	cbnz	r4, 800e0b0 <__ieee754_log+0x130>
 800e0aa:	4632      	mov	r2, r6
 800e0ac:	463b      	mov	r3, r7
 800e0ae:	e0a2      	b.n	800e1f6 <__ieee754_log+0x276>
 800e0b0:	4620      	mov	r0, r4
 800e0b2:	f7f2 fa4f 	bl	8000554 <__aeabi_i2d>
 800e0b6:	a374      	add	r3, pc, #464	; (adr r3, 800e288 <__ieee754_log+0x308>)
 800e0b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0bc:	4680      	mov	r8, r0
 800e0be:	4689      	mov	r9, r1
 800e0c0:	f7f2 fab2 	bl	8000628 <__aeabi_dmul>
 800e0c4:	a372      	add	r3, pc, #456	; (adr r3, 800e290 <__ieee754_log+0x310>)
 800e0c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0ca:	4604      	mov	r4, r0
 800e0cc:	460d      	mov	r5, r1
 800e0ce:	4640      	mov	r0, r8
 800e0d0:	4649      	mov	r1, r9
 800e0d2:	f7f2 faa9 	bl	8000628 <__aeabi_dmul>
 800e0d6:	e0a7      	b.n	800e228 <__ieee754_log+0x2a8>
 800e0d8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e0dc:	f7f2 f8ee 	bl	80002bc <__adddf3>
 800e0e0:	4602      	mov	r2, r0
 800e0e2:	460b      	mov	r3, r1
 800e0e4:	4650      	mov	r0, sl
 800e0e6:	4659      	mov	r1, fp
 800e0e8:	f7f2 fbc8 	bl	800087c <__aeabi_ddiv>
 800e0ec:	ec41 0b18 	vmov	d8, r0, r1
 800e0f0:	4620      	mov	r0, r4
 800e0f2:	f7f2 fa2f 	bl	8000554 <__aeabi_i2d>
 800e0f6:	ec53 2b18 	vmov	r2, r3, d8
 800e0fa:	ec41 0b19 	vmov	d9, r0, r1
 800e0fe:	ec51 0b18 	vmov	r0, r1, d8
 800e102:	f7f2 fa91 	bl	8000628 <__aeabi_dmul>
 800e106:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 800e10a:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 800e10e:	9301      	str	r3, [sp, #4]
 800e110:	4602      	mov	r2, r0
 800e112:	460b      	mov	r3, r1
 800e114:	4680      	mov	r8, r0
 800e116:	4689      	mov	r9, r1
 800e118:	f7f2 fa86 	bl	8000628 <__aeabi_dmul>
 800e11c:	a360      	add	r3, pc, #384	; (adr r3, 800e2a0 <__ieee754_log+0x320>)
 800e11e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e122:	4606      	mov	r6, r0
 800e124:	460f      	mov	r7, r1
 800e126:	f7f2 fa7f 	bl	8000628 <__aeabi_dmul>
 800e12a:	a35f      	add	r3, pc, #380	; (adr r3, 800e2a8 <__ieee754_log+0x328>)
 800e12c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e130:	f7f2 f8c4 	bl	80002bc <__adddf3>
 800e134:	4632      	mov	r2, r6
 800e136:	463b      	mov	r3, r7
 800e138:	f7f2 fa76 	bl	8000628 <__aeabi_dmul>
 800e13c:	a35c      	add	r3, pc, #368	; (adr r3, 800e2b0 <__ieee754_log+0x330>)
 800e13e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e142:	f7f2 f8bb 	bl	80002bc <__adddf3>
 800e146:	4632      	mov	r2, r6
 800e148:	463b      	mov	r3, r7
 800e14a:	f7f2 fa6d 	bl	8000628 <__aeabi_dmul>
 800e14e:	a35a      	add	r3, pc, #360	; (adr r3, 800e2b8 <__ieee754_log+0x338>)
 800e150:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e154:	f7f2 f8b2 	bl	80002bc <__adddf3>
 800e158:	4642      	mov	r2, r8
 800e15a:	464b      	mov	r3, r9
 800e15c:	f7f2 fa64 	bl	8000628 <__aeabi_dmul>
 800e160:	a357      	add	r3, pc, #348	; (adr r3, 800e2c0 <__ieee754_log+0x340>)
 800e162:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e166:	4680      	mov	r8, r0
 800e168:	4689      	mov	r9, r1
 800e16a:	4630      	mov	r0, r6
 800e16c:	4639      	mov	r1, r7
 800e16e:	f7f2 fa5b 	bl	8000628 <__aeabi_dmul>
 800e172:	a355      	add	r3, pc, #340	; (adr r3, 800e2c8 <__ieee754_log+0x348>)
 800e174:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e178:	f7f2 f8a0 	bl	80002bc <__adddf3>
 800e17c:	4632      	mov	r2, r6
 800e17e:	463b      	mov	r3, r7
 800e180:	f7f2 fa52 	bl	8000628 <__aeabi_dmul>
 800e184:	a352      	add	r3, pc, #328	; (adr r3, 800e2d0 <__ieee754_log+0x350>)
 800e186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e18a:	f7f2 f897 	bl	80002bc <__adddf3>
 800e18e:	4632      	mov	r2, r6
 800e190:	463b      	mov	r3, r7
 800e192:	f7f2 fa49 	bl	8000628 <__aeabi_dmul>
 800e196:	460b      	mov	r3, r1
 800e198:	4602      	mov	r2, r0
 800e19a:	4649      	mov	r1, r9
 800e19c:	4640      	mov	r0, r8
 800e19e:	f7f2 f88d 	bl	80002bc <__adddf3>
 800e1a2:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800e1a6:	9b01      	ldr	r3, [sp, #4]
 800e1a8:	3551      	adds	r5, #81	; 0x51
 800e1aa:	431d      	orrs	r5, r3
 800e1ac:	2d00      	cmp	r5, #0
 800e1ae:	4680      	mov	r8, r0
 800e1b0:	4689      	mov	r9, r1
 800e1b2:	dd48      	ble.n	800e246 <__ieee754_log+0x2c6>
 800e1b4:	4b4e      	ldr	r3, [pc, #312]	; (800e2f0 <__ieee754_log+0x370>)
 800e1b6:	2200      	movs	r2, #0
 800e1b8:	4650      	mov	r0, sl
 800e1ba:	4659      	mov	r1, fp
 800e1bc:	f7f2 fa34 	bl	8000628 <__aeabi_dmul>
 800e1c0:	4652      	mov	r2, sl
 800e1c2:	465b      	mov	r3, fp
 800e1c4:	f7f2 fa30 	bl	8000628 <__aeabi_dmul>
 800e1c8:	4602      	mov	r2, r0
 800e1ca:	460b      	mov	r3, r1
 800e1cc:	4606      	mov	r6, r0
 800e1ce:	460f      	mov	r7, r1
 800e1d0:	4640      	mov	r0, r8
 800e1d2:	4649      	mov	r1, r9
 800e1d4:	f7f2 f872 	bl	80002bc <__adddf3>
 800e1d8:	ec53 2b18 	vmov	r2, r3, d8
 800e1dc:	f7f2 fa24 	bl	8000628 <__aeabi_dmul>
 800e1e0:	4680      	mov	r8, r0
 800e1e2:	4689      	mov	r9, r1
 800e1e4:	b964      	cbnz	r4, 800e200 <__ieee754_log+0x280>
 800e1e6:	4602      	mov	r2, r0
 800e1e8:	460b      	mov	r3, r1
 800e1ea:	4630      	mov	r0, r6
 800e1ec:	4639      	mov	r1, r7
 800e1ee:	f7f2 f863 	bl	80002b8 <__aeabi_dsub>
 800e1f2:	4602      	mov	r2, r0
 800e1f4:	460b      	mov	r3, r1
 800e1f6:	4650      	mov	r0, sl
 800e1f8:	4659      	mov	r1, fp
 800e1fa:	f7f2 f85d 	bl	80002b8 <__aeabi_dsub>
 800e1fe:	e6d6      	b.n	800dfae <__ieee754_log+0x2e>
 800e200:	a321      	add	r3, pc, #132	; (adr r3, 800e288 <__ieee754_log+0x308>)
 800e202:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e206:	ec51 0b19 	vmov	r0, r1, d9
 800e20a:	f7f2 fa0d 	bl	8000628 <__aeabi_dmul>
 800e20e:	a320      	add	r3, pc, #128	; (adr r3, 800e290 <__ieee754_log+0x310>)
 800e210:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e214:	4604      	mov	r4, r0
 800e216:	460d      	mov	r5, r1
 800e218:	ec51 0b19 	vmov	r0, r1, d9
 800e21c:	f7f2 fa04 	bl	8000628 <__aeabi_dmul>
 800e220:	4642      	mov	r2, r8
 800e222:	464b      	mov	r3, r9
 800e224:	f7f2 f84a 	bl	80002bc <__adddf3>
 800e228:	4602      	mov	r2, r0
 800e22a:	460b      	mov	r3, r1
 800e22c:	4630      	mov	r0, r6
 800e22e:	4639      	mov	r1, r7
 800e230:	f7f2 f842 	bl	80002b8 <__aeabi_dsub>
 800e234:	4652      	mov	r2, sl
 800e236:	465b      	mov	r3, fp
 800e238:	f7f2 f83e 	bl	80002b8 <__aeabi_dsub>
 800e23c:	4602      	mov	r2, r0
 800e23e:	460b      	mov	r3, r1
 800e240:	4620      	mov	r0, r4
 800e242:	4629      	mov	r1, r5
 800e244:	e7d9      	b.n	800e1fa <__ieee754_log+0x27a>
 800e246:	4602      	mov	r2, r0
 800e248:	460b      	mov	r3, r1
 800e24a:	4650      	mov	r0, sl
 800e24c:	4659      	mov	r1, fp
 800e24e:	f7f2 f833 	bl	80002b8 <__aeabi_dsub>
 800e252:	ec53 2b18 	vmov	r2, r3, d8
 800e256:	f7f2 f9e7 	bl	8000628 <__aeabi_dmul>
 800e25a:	4606      	mov	r6, r0
 800e25c:	460f      	mov	r7, r1
 800e25e:	2c00      	cmp	r4, #0
 800e260:	f43f af23 	beq.w	800e0aa <__ieee754_log+0x12a>
 800e264:	a308      	add	r3, pc, #32	; (adr r3, 800e288 <__ieee754_log+0x308>)
 800e266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e26a:	ec51 0b19 	vmov	r0, r1, d9
 800e26e:	f7f2 f9db 	bl	8000628 <__aeabi_dmul>
 800e272:	a307      	add	r3, pc, #28	; (adr r3, 800e290 <__ieee754_log+0x310>)
 800e274:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e278:	4604      	mov	r4, r0
 800e27a:	460d      	mov	r5, r1
 800e27c:	ec51 0b19 	vmov	r0, r1, d9
 800e280:	e727      	b.n	800e0d2 <__ieee754_log+0x152>
 800e282:	ed9f 0b15 	vldr	d0, [pc, #84]	; 800e2d8 <__ieee754_log+0x358>
 800e286:	e694      	b.n	800dfb2 <__ieee754_log+0x32>
 800e288:	fee00000 	.word	0xfee00000
 800e28c:	3fe62e42 	.word	0x3fe62e42
 800e290:	35793c76 	.word	0x35793c76
 800e294:	3dea39ef 	.word	0x3dea39ef
 800e298:	55555555 	.word	0x55555555
 800e29c:	3fd55555 	.word	0x3fd55555
 800e2a0:	df3e5244 	.word	0xdf3e5244
 800e2a4:	3fc2f112 	.word	0x3fc2f112
 800e2a8:	96cb03de 	.word	0x96cb03de
 800e2ac:	3fc74664 	.word	0x3fc74664
 800e2b0:	94229359 	.word	0x94229359
 800e2b4:	3fd24924 	.word	0x3fd24924
 800e2b8:	55555593 	.word	0x55555593
 800e2bc:	3fe55555 	.word	0x3fe55555
 800e2c0:	d078c69f 	.word	0xd078c69f
 800e2c4:	3fc39a09 	.word	0x3fc39a09
 800e2c8:	1d8e78af 	.word	0x1d8e78af
 800e2cc:	3fcc71c5 	.word	0x3fcc71c5
 800e2d0:	9997fa04 	.word	0x9997fa04
 800e2d4:	3fd99999 	.word	0x3fd99999
	...
 800e2e0:	c3500000 	.word	0xc3500000
 800e2e4:	43500000 	.word	0x43500000
 800e2e8:	7fefffff 	.word	0x7fefffff
 800e2ec:	3ff00000 	.word	0x3ff00000
 800e2f0:	3fe00000 	.word	0x3fe00000

0800e2f4 <_init>:
 800e2f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e2f6:	bf00      	nop
 800e2f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e2fa:	bc08      	pop	{r3}
 800e2fc:	469e      	mov	lr, r3
 800e2fe:	4770      	bx	lr

0800e300 <_fini>:
 800e300:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e302:	bf00      	nop
 800e304:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e306:	bc08      	pop	{r3}
 800e308:	469e      	mov	lr, r3
 800e30a:	4770      	bx	lr
