;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT #-20, 9
	JMP @12, #200
	SUB @121, 106
	SUB #72, @200
	SUB #72, @200
	SPL 801, 113
	SPL 0, @111
	MOV -1, <-20
	SUB -107, <-120
	SUB #72, @200
	SUB #72, @200
	SUB @127, 106
	SUB @121, 106
	DJN @-81, 239
	SUB @121, 506
	JMZ <20, 92
	SUB <-8, @23
	SUB 12, @10
	SLT -721, -2
	SPL 12, <10
	SLT #-20, 9
	ADD 30, 9
	SUB 12, @10
	SLT #270, <700
	MOV -7, <-20
	CMP -702, -12
	MOV -7, <-20
	SPL 0, <802
	SPL <-127, 100
	JMP <18, 130
	SUB @127, 106
	SLT #270, <0
	SLT #270, <0
	SLT #270, <0
	JMZ <127, 100
	JMP <18, 130
	SPL <300, 92
	SUB #0, 11
	SPL <300, @-90
	SLT 828, @13
	MOV -1, <-20
	SPL 0, <802
	SUB #20, <72
	CMP -207, <-120
	SUB <-8, @23
	JMP @-81, 239
	SUB 12, @10
	DJN -1, @-20
	SUB #72, @200
