<?xml version="1.0" encoding="UTF-8"?>
<!-- This is derived from revision 15071 of the TivaWare Library. -->
<module id="LCD0" HW_revision="" XML_version="1.0" description="LCD register offsets" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="setup_parser.xsd">
    <register acronym="LCD_PID" width="32" description="LCD PID Register Format" id="LCD_PID" offset="0x00000000" >
        <bitfield range="" begin="5" width="6" end="0" rwaccess="R" description="Minor Release Number" id="LCD_PID_MINOR" resetval="" >
        </bitfield>
        <bitfield range="" begin="10" width="3" end="8" rwaccess="R" description="Major Release Number" id="LCD_PID_MAJOR" resetval="" >
        </bitfield>
    </register>
    <register acronym="LCD_CTL" width="32" description="LCD Control" id="LCD_CTL" offset="0x00000004" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="LCD Mode Select" id="LCD_CTL_LCDMODE" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Underflow Restart" id="LCD_CTL_UFLOWRST" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="8" end="8" rwaccess="RW" description="Clock Divisor" id="LCD_CTL_CLKDIV" resetval="" >
        </bitfield>
    </register>
    <register acronym="LCD_LIDDCTL" width="32" description="LCD LIDD Control" id="LCD_LIDDCTL" offset="0x0000000C" >
        <bitfield range="" begin="2" width="3" end="0" rwaccess="RW" description="LIDD Mode Select" id="LCD_LIDDCTL_MODE" resetval="" >
            <bitenum id="LCD_LIDDCTL_MODE_SYNCM68" value="0x00000000" token="" description="Synchronous Motorola 6800 Mode"/>
            <bitenum id="LCD_LIDDCTL_MODE_ASYNCM68" value="0x00000001" token="" description="Asynchronous Motorola 6800 Mode"/>
            <bitenum id="LCD_LIDDCTL_MODE_SYNCM80" value="0x00000002" token="" description="Synchronous Intel 8080 mode"/>
            <bitenum id="LCD_LIDDCTL_MODE_ASYNCM80" value="0x00000003" token="" description="Asynchronous Intel 8080 mode"/>
            <bitenum id="LCD_LIDDCTL_MODE_ASYNCHIT" value="0x00000004" token="" description="Asynchronous Hitachi mode"/>
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Address Latch Enable (ALE) Polarity Control" id="LCD_LIDDCTL_ALE" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Read Strobe (RD) /Direct Enable (EN) Polarity Control" id="LCD_LIDDCTL_RDEN" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="Write Strobe (WR) /Direction (DIR) Polarity Control" id="LCD_LIDDCTL_WRDIRINV" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Chip Select 0 (CS0)/Enable 0 (E0) Polarity Control" id="LCD_LIDDCTL_CS0E0" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Chip Select 1 (CS1)/Enable 1(E1) Polarity Control" id="LCD_LIDDCTL_CS1E1" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="LIDD DMA Enable" id="LCD_LIDDCTL_DMAEN" resetval="" >
        </bitfield>
        <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="CS0/CS1 Select for LIDD DMA Writes" id="LCD_LIDDCTL_DMACS" resetval="" >
        </bitfield>
    </register>
    <register acronym="LCD_LIDDCS0CFG" width="32" description="LCD LIDD CS0 Configuration" id="LCD_LIDDCS0CFG" offset="0x00000010" >
        <bitfield range="" begin="1" width="2" end="0" rwaccess="RW" description="Field value defines the number of LCDMCLK cycles (GAP +1) between the end of one CS0 (LCDAC) device access and the start of another CS0 (LCDAC) device access unless the two accesses are both reads" id="LCD_LIDDCS0CFG_GAP" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="4" end="2" rwaccess="RW" description="Read Strobe (RD) Hold cycles" id="LCD_LIDDCS0CFG_RDHOLD" resetval="" >
        </bitfield>
        <bitfield range="" begin="11" width="6" end="6" rwaccess="RW" description="Read Strobe (RD) Duration cycles" id="LCD_LIDDCS0CFG_RDDUR" resetval="" >
        </bitfield>
        <bitfield range="" begin="16" width="5" end="12" rwaccess="RW" description="Read Strobe (RD) Set-Up cycles" id="LCD_LIDDCS0CFG_RDSU" resetval="" >
        </bitfield>
        <bitfield range="" begin="20" width="4" end="17" rwaccess="RW" description="Write Strobe (WR) Hold cycles" id="LCD_LIDDCS0CFG_WRHOLD" resetval="" >
        </bitfield>
        <bitfield range="" begin="26" width="6" end="21" rwaccess="RW" description="Write Strobe (WR) Duration Cycles" id="LCD_LIDDCS0CFG_WRDUR" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="5" end="27" rwaccess="RW" description="Write Strobe (WR) Set-Up Cycles" id="LCD_LIDDCS0CFG_WRSU" resetval="" >
        </bitfield>
    </register>
    <register acronym="LCD_LIDDCS0ADDR" width="32" description="LIDD CS0 Read/Write Address" id="LCD_LIDDCS0ADDR" offset="0x00000014" >
        <bitfield range="" begin="15" width="16" end="0" rwaccess="RW" description="LCD Address" id="LCD_LIDDCS0ADDR_CS0ADDR" resetval="" >
        </bitfield>
    </register>
    <register acronym="LCD_LIDDCS0DATA" width="32" description="LIDD CS0 Data Read/Write Initiation" id="LCD_LIDDCS0DATA" offset="0x00000018" >
        <bitfield range="" begin="15" width="16" end="0" rwaccess="RW" description="LCD Data Read/Write" id="LCD_LIDDCS0DATA_CS0DATA" resetval="" >
        </bitfield>
    </register>
    <register acronym="LCD_LIDDCS1CFG" width="32" description="LIDD CS1 Configuration" id="LCD_LIDDCS1CFG" offset="0x0000001C" >
        <bitfield range="" begin="1" width="2" end="0" rwaccess="RW" description="Field value defines the number of LCDMCLK cycles (GAP + 1) between the end of one CS1 (LCDAC) device access and the start of another CS0 (LCDAC) device access unless the two accesses are both reads" id="LCD_LIDDCS1CFG_GAP" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="4" end="2" rwaccess="RW" description="Read Strobe (RD) Hold cycles" id="LCD_LIDDCS1CFG_RDHOLD" resetval="" >
        </bitfield>
        <bitfield range="" begin="11" width="6" end="6" rwaccess="RW" description="Read Strobe (RD) Duration cycles" id="LCD_LIDDCS1CFG_RDDUR" resetval="" >
        </bitfield>
        <bitfield range="" begin="16" width="5" end="12" rwaccess="RW" description="Read Strobe (RD) Set-Up cycles" id="LCD_LIDDCS1CFG_RDSU" resetval="" >
        </bitfield>
        <bitfield range="" begin="20" width="4" end="17" rwaccess="RW" description="Write Strobe (WR) Hold cycles" id="LCD_LIDDCS1CFG_WRHOLD" resetval="" >
        </bitfield>
        <bitfield range="" begin="26" width="6" end="21" rwaccess="RW" description="Write Strobe (WR) Duration Cycles" id="LCD_LIDDCS1CFG_WRDUR" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="5" end="27" rwaccess="RW" description="Write Strobe (WR) Set-Up Cycles" id="LCD_LIDDCS1CFG_WRSU" resetval="" >
        </bitfield>
    </register>
    <register acronym="LCD_LIDDCS1ADDR" width="32" description="LIDD CS1 Address Read/Write Initiation" id="LCD_LIDDCS1ADDR" offset="0x00000020" >
        <bitfield range="" begin="15" width="16" end="0" rwaccess="RW" description="LCD Address Bus" id="LCD_LIDDCS1ADDR_CS1ADDR" resetval="" >
        </bitfield>
    </register>
    <register acronym="LCD_LIDDCS1DATA" width="32" description="LIDD CS1 Data Read/Write Initiation" id="LCD_LIDDCS1DATA" offset="0x00000024" >
        <bitfield range="" begin="15" width="16" end="0" rwaccess="RW" description="LCD Data Read/Write Initiation" id="LCD_LIDDCS1DATA_CS0DATA" resetval="" >
        </bitfield>
    </register>
    <register acronym="LCD_RASTRCTL" width="32" description="LCD Raster Control" id="LCD_RASTRCTL" offset="0x00000028" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="LCD Controller Enable for Raster Operations" id="LCD_RASTRCTL_LCDEN" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="LCD Monochrome" id="LCD_RASTRCTL_LCDBW" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="LCD TFT" id="LCD_RASTRCTL_LCDTFT" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="Raster Data Order Select" id="LCD_RASTRCTL_RDORDER" resetval="" >
        </bitfield>
        <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="Mono 8-Bit" id="LCD_RASTRCTL_MONO8B" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="8" end="12" rwaccess="RW" description="Palette Loading Delay" id="LCD_RASTRCTL_REQDLY" resetval="" >
        </bitfield>
        <bitfield range="" begin="21" width="2" end="20" rwaccess="RW" description="Pallette Loading Mode" id="LCD_RASTRCTL_PALMODE" resetval="" >
            <bitenum id="LCD_RASTRCTL_PALMODE_PALDAT" value="0x00000000" token="" description="Palette and data loading, reset value"/>
            <bitenum id="LCD_RASTRCTL_PALMODE_PAL" value="0x00100000" token="" description="Palette loading only"/>
            <bitenum id="LCD_RASTRCTL_PALMODE_DAT" value="0x00200000" token="" description="Data loading only"/>
        </bitfield>
        <bitfield range="" begin="22" width="1" end="22" rwaccess="RW" description="Nibble Mode" id="LCD_RASTRCTL_NIBMODE" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="TFT Mode Alternate Signal Mapping for Palettized Framebuffer" id="LCD_RASTRCTL_TFTMAP" resetval="" >
        </bitfield>
        <bitfield range="" begin="24" width="1" end="24" rwaccess="RW" description="Frame Buffer Select" id="LCD_RASTRCTL_FRMBUFSZ" resetval="" >
        </bitfield>
        <bitfield range="" begin="25" width="1" end="25" rwaccess="RW" description="24-Bit TFT Mode" id="LCD_RASTRCTL_TFT24" resetval="" >
        </bitfield>
        <bitfield range="" begin="26" width="1" end="26" rwaccess="RW" description="24-bit TFT Mode Packing" id="LCD_RASTRCTL_TFT24UPCK" resetval="" >
        </bitfield>
    </register>
    <register acronym="LCD_RASTRTIM0" width="32" description="LCD Raster Timing 0" id="LCD_RASTRTIM0" offset="0x0000002C" >
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Pixels-per-line MSB[10]" id="LCD_RASTRTIM0_MSBPPL" resetval="" >
        </bitfield>
        <bitfield range="" begin="9" width="6" end="4" rwaccess="RW" description="Pixels-per-line LSB[9:4]" id="LCD_RASTRTIM0_PPL" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="6" end="10" rwaccess="RW" description="Horizontal Sync Pulse Width Lowbits" id="LCD_RASTRTIM0_HSW" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="8" end="16" rwaccess="RW" description="Horizontal Front Porch Lowbits" id="LCD_RASTRTIM0_HFP" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="8" end="24" rwaccess="RW" description="Horizontal Back Porch Lowbits" id="LCD_RASTRTIM0_HBP" resetval="" >
        </bitfield>
    </register>
    <register acronym="LCD_RASTRTIM1" width="32" description="LCD Raster Timing 1" id="LCD_RASTRTIM1" offset="0x00000030" >
        <bitfield range="" begin="9" width="10" end="0" rwaccess="RW" description="Lines Per Panel" id="LCD_RASTRTIM1_LPP" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="6" end="10" rwaccess="RW" description="Vertical Sync Width Pulse" id="LCD_RASTRTIM1_VSW" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="8" end="16" rwaccess="RW" description="Vertical Front Porch" id="LCD_RASTRTIM1_VFP" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="8" end="24" rwaccess="RW" description="Vertical Back Porch" id="LCD_RASTRTIM1_VBP" resetval="" >
        </bitfield>
    </register>
    <register acronym="LCD_RASTRTIM2" width="32" description="LCD Raster Timing 2" id="LCD_RASTRTIM2" offset="0x00000034" >
        <bitfield range="" begin="1" width="2" end="0" rwaccess="RW" description="Bits 9:8 of the horizontal front porch field" id="LCD_RASTRTIM2_MSBHFP" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="2" end="4" rwaccess="RW" description="Bits 9:8 of the horizontal back porch field" id="LCD_RASTRTIM2_MSBHBP" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="8" end="8" rwaccess="RW" description="AC Bias Pin Frequency" id="LCD_RASTRTIM2_ACBF" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="4" end="16" rwaccess="RW" description="AC Bias Pins Transitions per Interrupt" id="LCD_RASTRTIM2_ACBI" resetval="" >
        </bitfield>
        <bitfield range="" begin="20" width="1" end="20" rwaccess="RW" description="Invert Vsync" id="LCD_RASTRTIM2_IVS" resetval="" >
        </bitfield>
        <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="Invert Hysync" id="LCD_RASTRTIM2_IHS" resetval="" >
        </bitfield>
        <bitfield range="" begin="22" width="1" end="22" rwaccess="RW" description="Invert Pixel Clock" id="LCD_RASTRTIM2_INVPXLCLK" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="Invert Output Enable" id="LCD_RASTRTIM2_INVOE" resetval="" >
        </bitfield>
        <bitfield range="" begin="24" width="1" end="24" rwaccess="RW" description="Program HSYNC/VSYNC Rise or Fall" id="LCD_RASTRTIM2_PSYNCRF" resetval="" >
        </bitfield>
        <bitfield range="" begin="25" width="1" end="25" rwaccess="RW" description="Hsync/Vsync Pixel Clock Control On/Off" id="LCD_RASTRTIM2_PXLCLKCTL" resetval="" >
        </bitfield>
        <bitfield range="" begin="26" width="1" end="26" rwaccess="RW" description="MSB of Lines Per Panel" id="LCD_RASTRTIM2_MSBLPP" resetval="" >
        </bitfield>
        <bitfield range="" begin="30" width="4" end="27" rwaccess="RW" description="Bits 9:6 of the horizontal sync width field" id="LCD_RASTRTIM2_HSW" resetval="" >
        </bitfield>
    </register>
    <register acronym="LCD_RASTRSUBP1" width="32" description="LCD Raster Subpanel Display 1" id="LCD_RASTRSUBP1" offset="0x00000038" >
        <bitfield range="" begin="15" width="16" end="0" rwaccess="RW" description="Default Pixel Data LSB[15:0]" id="LCD_RASTRSUBP1_DPDLSB" resetval="" >
        </bitfield>
        <bitfield range="" begin="25" width="10" end="16" rwaccess="RW" description="Line Per Panel Threshold" id="LCD_RASTRSUBP1_LPPT" resetval="" >
        </bitfield>
        <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="High or Low Signal" id="LCD_RASTRSUBP1_HOLS" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="1" end="31" rwaccess="RW" description="Sub Panel Enable" id="LCD_RASTRSUBP1_SPEN" resetval="" >
        </bitfield>
    </register>
    <register acronym="LCD_RASTRSUBP2" width="32" description="LCD Raster Subpanel Display 2" id="LCD_RASTRSUBP2" offset="0x0000003C" >
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="Default Pixel Data MSB [23:16]" id="LCD_RASTRSUBP2_DPDMSB" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="Lines Per Panel Threshold Bit 10" id="LCD_RASTRSUBP2_LPPTMSB" resetval="" >
        </bitfield>
    </register>
    <register acronym="LCD_DMACTL" width="32" description="LCD DMA Control" id="LCD_DMACTL" offset="0x00000040" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Frame Mode" id="LCD_DMACTL_FMODE" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Big Endian Enable" id="LCD_DMACTL_BIGDEND" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="This bit controls the bytelane ordering of the data on the output of the DMA module" id="LCD_DMACTL_BYTESWAP" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="3" end="4" rwaccess="RW" description="Burst Size setting for DMA transfers (all DMA transfers are 32 bits wide):" id="LCD_DMACTL_BURSTSZ" resetval="" >
            <bitenum id="LCD_DMACTL_BURSTSZ_4" value="0x00000020" token="" description="burst size of 4"/>
            <bitenum id="LCD_DMACTL_BURSTSZ_8" value="0x00000030" token="" description="burst size of 8"/>
            <bitenum id="LCD_DMACTL_BURSTSZ_16" value="0x00000040" token="" description="burst size of 16"/>
        </bitfield>
        <bitfield range="" begin="10" width="3" end="8" rwaccess="RW" description="DMA FIFO threshold" id="LCD_DMACTL_FIFORDY" resetval="" >
            <bitenum id="LCD_DMACTL_FIFORDY_8" value="0x00000000" token="" description="8 words"/>
            <bitenum id="LCD_DMACTL_FIFORDY_16" value="0x00000100" token="" description="16 words"/>
            <bitenum id="LCD_DMACTL_FIFORDY_32" value="0x00000200" token="" description="32 words"/>
            <bitenum id="LCD_DMACTL_FIFORDY_64" value="0x00000300" token="" description="64 words"/>
            <bitenum id="LCD_DMACTL_FIFORDY_128" value="0x00000400" token="" description="128 words"/>
            <bitenum id="LCD_DMACTL_FIFORDY_256" value="0x00000500" token="" description="256 words"/>
            <bitenum id="LCD_DMACTL_FIFORDY_512" value="0x00000600" token="" description="512 words"/>
        </bitfield>
    </register>
    <register acronym="LCD_DMABAFB0" width="32" description="LCD DMA Frame Buffer 0 Base Address" id="LCD_DMABAFB0" offset="0x00000044" >
        <bitfield range="" begin="31" width="30" end="2" rwaccess="RW" description="Frame Buffer 0 Base Address pointer" id="LCD_DMABAFB0_FB0BA" resetval="" >
        </bitfield>
    </register>
    <register acronym="LCD_DMACAFB0" width="32" description="LCD DMA Frame Buffer 0 Ceiling Address" id="LCD_DMACAFB0" offset="0x00000048" >
        <bitfield range="" begin="31" width="30" end="2" rwaccess="RW" description="Frame Buffer 0 Ceiling Address pointer" id="LCD_DMACAFB0_FB0CA" resetval="" >
        </bitfield>
    </register>
    <register acronym="LCD_DMABAFB1" width="32" description="LCD DMA Frame Buffer 1 Base Address" id="LCD_DMABAFB1" offset="0x0000004C" >
        <bitfield range="" begin="31" width="30" end="2" rwaccess="RW" description="Frame Buffer 1 Base Address pointer" id="LCD_DMABAFB1_FB1BA" resetval="" >
        </bitfield>
    </register>
    <register acronym="LCD_DMACAFB1" width="32" description="LCD DMA Frame Buffer 1 Ceiling Address" id="LCD_DMACAFB1" offset="0x00000050" >
        <bitfield range="" begin="31" width="30" end="2" rwaccess="RW" description="Frame Buffer 1 Ceiling Address pointer" id="LCD_DMACAFB1_FB1CA" resetval="" >
        </bitfield>
    </register>
    <register acronym="LCD_SYSCFG" width="32" description="LCD System Configuration Register" id="LCD_SYSCFG" offset="0x00000054" >
        <bitfield range="" begin="3" width="2" end="2" rwaccess="RW" description="Idle Mode" id="LCD_SYSCFG_IDLEMODE" resetval="" >
            <bitenum id="LCD_SYSCFG_IDLEMODE_FORCE" value="0x00000000" token="" description="Force-idle mode: local target's idle state follows (acknowledges) the system's idle requests unconditionally, that is, regardless of the IP module's internal requirements. Backup mode, for debug only"/>
            <bitenum id="LCD_SYSCFG_IDLEMODE_NONE" value="0x00000004" token="" description="No-idle mode: local target never enters idle state. Backup mode, for debug only"/>
            <bitenum id="LCD_SYSCFG_IDLEMODE_SMART" value="0x00000008" token="" description="Smart-idle mode: local target's idle state eventually follows (acknowledges) the system's idle requests, depending on the IP module's internal requirements. IP module shall not generate (IRQ- or DMA-requestrelated) wakeup events"/>
        </bitfield>
        <bitfield range="" begin="5" width="2" end="4" rwaccess="RW" description="Standby Mode" id="LCD_SYSCFG_STDBY" resetval="" >
            <bitenum id="LCD_SYSCFG_STDBY_FORCE" value="0x00000000" token="" description="Force-standby mode: local initiator is unconditionally placed in standby state. Backup mode, for debug only"/>
            <bitenum id="LCD_SYSCFG_STDBY_NONE" value="0x00000010" token="" description="No-standby mode: local initiator is unconditionally placed out of standby state. Backup mode, for debug only"/>
            <bitenum id="LCD_SYSCFG_STDBY_SMART" value="0x00000020" token="" description="Smart-standby mode: local initiator standby status depends on local conditions, that is, the module's functional requirement from the initiator. IP module shall not generate (initiator-related) wakeup events"/>
        </bitfield>
    </register>
    <register acronym="LCD_RISSET" width="32" description="LCD Interrupt Raw Status and Set Register" id="LCD_RISSET" offset="0x00000058" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Raster or LIDD Frame Done (shared, depends on whether Raster or LIDD mode enabled) Raw Interrupt Status and Set" id="LCD_RISSET_DONE" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Raster Mode Frame Done interrupt" id="LCD_RISSET_RRASTRDONE" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Frame Synchronization Lost Raw Interrupt Status and Set" id="LCD_RISSET_SYNCS" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="AC Bias Count Raw Interrupt Status and Set" id="LCD_RISSET_ACBS" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="DMA FIFO Underflow Raw Interrupt Status and Set" id="LCD_RISSET_FIFOU" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="DMA Palette Loaded Raw Interrupt Status and Set" id="LCD_RISSET_PALLOAD" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="DMA End-of-Frame 0 Raw Interrupt Status and Set" id="LCD_RISSET_EOF0" resetval="" >
        </bitfield>
        <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="DMA End-of-Frame 1 Raw Interrupt Status and Set" id="LCD_RISSET_EOF1" resetval="" >
        </bitfield>
    </register>
    <register acronym="LCD_MISCLR" width="32" description="LCD Interrupt Status and Clear" id="LCD_MISCLR" offset="0x0000005C" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Raster or LIDD Frame Done (shared, depends on whether Raster or LIDD mode enabled) Enabled Interrupt and Clear" id="LCD_MISCLR_DONE" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Raster Mode Frame Done interrupt" id="LCD_MISCLR_RRASTRDONE" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Frame Synchronization Lost Enabled Interrupt and Clear" id="LCD_MISCLR_SYNCS" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="AC Bias Count Enabled Interrupt and Clear" id="LCD_MISCLR_ACBS" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="DMA FIFO Underflow Enabled Interrupt and Clear" id="LCD_MISCLR_FIFOU" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="DMA Palette Loaded Enabled Interrupt and Clear" id="LCD_MISCLR_PALLOAD" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="DMA End-of-Frame 0 Raw Interrupt and Clear" id="LCD_MISCLR_EOF0" resetval="" >
        </bitfield>
        <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="DMA End-of-Frame 1 Enabled Interrupt and Clear" id="LCD_MISCLR_EOF1" resetval="" >
        </bitfield>
    </register>
    <register acronym="LCD_IM" width="32" description="LCD Interrupt Mask" id="LCD_IM" offset="0x00000060" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Raster or LIDD Frame Done (shared, depends on whether Raster or LIDD mode enabled) Interrupt Enable Set" id="LCD_IM_DONE" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Raster Mode Frame Done Interrupt Enable Set" id="LCD_IM_RRASTRDONE" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Frame Synchronization Lost Interrupt Enable Set" id="LCD_IM_SYNCS" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="AC Bias Count Interrupt Enable Set" id="LCD_IM_ACBS" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="DMA FIFO Underflow Interrupt Enable Set" id="LCD_IM_FIFOU" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="DMA Palette Loaded Interrupt Enable Set" id="LCD_IM_PALLOAD" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="DMA End-of-Frame 0 Interrupt Enable Set" id="LCD_IM_EOF0" resetval="" >
        </bitfield>
        <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="DMA End-of-Frame 1 Interrupt Enable Set" id="LCD_IM_EOF1" resetval="" >
        </bitfield>
    </register>
    <register acronym="LCD_IENC" width="32" description="LCD Interrupt Enable Clear" id="LCD_IENC" offset="0x00000064" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Raster or LIDD Frame Done (shared, depends on whether Raster or LIDD mode enabled) Interrupt Enable Clear" id="LCD_IENC_DONE" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Raster Mode Frame Done Interrupt Enable Clear" id="LCD_IENC_RRASTRDONE" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Frame Synchronization Lost Interrupt Enable Clear" id="LCD_IENC_SYNCS" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="AC Bias Count Interrupt Enable Clear" id="LCD_IENC_ACBS" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="DMA FIFO Underflow Interrupt Enable Clear" id="LCD_IENC_FIFOU" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="DMA Palette Loaded Interrupt Enable Clear" id="LCD_IENC_PALLOAD" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="DMA End-of-Frame 0 Interrupt Enable Clear" id="LCD_IENC_EOF0" resetval="" >
        </bitfield>
        <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="DMA End-of-Frame 1 Interrupt Enable Clear" id="LCD_IENC_EOF1" resetval="" >
        </bitfield>
    </register>
    <register acronym="LCD_CLKEN" width="32" description="LCD Clock Enable" id="LCD_CLKEN" offset="0x0000006C" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="LCD Core Clock Enable" id="LCD_CLKEN_CORE" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="LIDD Submodule Clock Enable" id="LCD_CLKEN_LIDD" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="DMA Clock Enable" id="LCD_CLKEN_DMA" resetval="" >
        </bitfield>
    </register>
    <register acronym="LCD_CLKRESET" width="32" description="LCD Clock Resets" id="LCD_CLKRESET" offset="0x00000070" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Software Reset for the Core, which encompasses the Raster Active Matrix and Passive Matrix logic" id="LCD_CLKRESET_CORE" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Software Reset for the LIDD submodule (character displays)" id="LCD_CLKRESET_LIDD" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Software Reset for the DMA submodule" id="LCD_CLKRESET_DMA" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Software Reset for the entire LCD module" id="LCD_CLKRESET_MAIN" resetval="" >
        </bitfield>
    </register>
</module>
