# SystemVerilog Types

In this lecture we will review the different types available in SystemVerilog and how to use them in RTL design.

<!-- see slides in verilog2001.pptx slides -->

* 4 state types
    * wire, reg, logic
    * integer
    * Differences between nets and variables
* 2 state types
    * bit, byte, short int, int, long int
* Spears chapter 2
    * Typedef
    * Enumerated types
    * structs
    * Arrays, multi-dimensional arrays
* time

**Reading**

* Spears, Chapter 2 
