##########################################################################
#
# Application : compile_simlib (2017.4)
# File name   : compile_simlib.log
#
# #########################################################################
INFO: [Vivado 12-4753] Extracting data from the IP repository...(this may take a while, please wait)...
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
................................................................................
INFO: [setup_ip_static_library-Tcl-23] Data extracted from repository. Inspected 400 IP libraries.

setup_ip_static_library: Time (s): cpu = 00:00:51 ; elapsed = 00:03:32 . Memory (MB): peak = 2035.328 ; gain = 242.469
INFO: [Vivado 12-5496] Finding simulator executables and checking version...
WARNING: [Vivado 12-5495] Detected incompatible modelsim simulator installation version '2020.4'! The supported simulator version for the current Vivado release is '10.6b'.
INFO: [Vivado 12-5498] Processing source library information for the selected device family (default:all) ...

Compiling libraries for 'modelsim' simulator in 'C:\modeltech64_2020.4\vivado2017_4_sim_lib'
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap -c 
Copying C:/modeltech64_2020.4/win64/../modelsim.ini to modelsim.ini

Compiling verilog library 'secureip'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:secureip)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
** Error (suppressible): (vlog-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
Errors: 1, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:secureip)
==============================================================================


compile_simlib: 2 error(s), 1 warning(s), 0.30 % complete

Compiling vhdl library 'unisim'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:unisim)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
** Error (suppressible): (vcom-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
Errors: 1, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:unisim)
==============================================================================

 vhdl library 'unimacro'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:unimacro)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
** Error (suppressible): (vcom-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
Errors: 1, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:unimacro)
==============================================================================

[1 error(s), 1 warning(s)] vhdl library 'unifast'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:unifast)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
** Error (suppressible): (vcom-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
Errors: 1, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:unifast)
==============================================================================

[1 error(s), 1 warning(s)]
compile_simlib: 3 error(s), 3 warning(s), 0.60 % complete

Compiling verilog library 'unisim'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:unisim)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
** Error (suppressible): (vlog-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
Errors: 1, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:unisim)
==============================================================================

 verilog library 'unimacro'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:unimacro)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
** Error (suppressible): (vlog-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
Errors: 1, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:unimacro)
==============================================================================

[1 error(s), 1 warning(s)] verilog library 'unifast'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:unifast)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
** Error (suppressible): (vlog-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
Errors: 1, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:unifast)
==============================================================================

[1 error(s), 1 warning(s)]
compile_simlib: 4 error(s), 3 warning(s), 0.89 % complete

Compiling verilog library 'simprim'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:simprim)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
** Error (suppressible): (vlog-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
Errors: 1, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:simprim)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 1.19 % complete

Compiling vhdl library 'xpm'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xpm)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:23:29 on Apr 01,2024
vcom -64 -work xpm -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/xpm/.cxl.vhdl.xpm.xpm.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package VCOMPONENTS
End time: 22:23:29 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:xpm)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 1.49 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/xpm".
Errors: 0, Warnings: 1

Compiling verilog library 'xpm'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xpm)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:23:32 on Apr 01,2024
vlog -sv -64 -work xpm -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/xpm/.cxl.verilog.xpm.xpm.nt64.cmf 
-- Compiling module xpm_cdc_single
-- Compiling module xpm_cdc_gray
-- Compiling module xpm_cdc_handshake
-- Compiling module xpm_cdc_pulse
-- Compiling module xpm_cdc_array_single
-- Compiling module xpm_cdc_sync_rst
-- Compiling module xpm_cdc_async_rst
-- Compiling module xpm_fifo_base
-- Compiling module xpm_fifo_rst
-- Compiling module xpm_counter_updn
-- Compiling module xpm_fifo_reg_vec
-- Compiling module xpm_fifo_reg_bit
-- Compiling module xpm_reg_pipe_bit
-- Compiling module xpm_fifo_sync
-- Compiling module xpm_fifo_async
-- Compiling module xpm_fifo_axis
-- Compiling module xpm_fifo_tb
-- Compiling module xpm_fifo_ex
-- Compiling module xpm_fifo_gen_dverif
-- Compiling module xpm_fifo_gen_rng
-- Compiling module xpm_fifo_gen_dgen
-- Compiling module xpm_fifo_gen_pctrl
-- Compiling module xpm_memory_base
-- Compiling module asym_bwe_bb
-- Compiling module xpm_memory_dpdistram
-- Compiling module xpm_memory_dprom
-- Compiling module xpm_memory_sdpram
-- Compiling module xpm_memory_spram
-- Compiling module xpm_memory_sprom
-- Compiling module xpm_memory_tdpram

Top level modules:
	xpm_cdc_handshake
	xpm_cdc_pulse
	xpm_cdc_array_single
	xpm_cdc_async_rst
	xpm_fifo_axis
	xpm_fifo_tb
	xpm_memory_dpdistram
	xpm_memory_dprom
	xpm_memory_sdpram
	xpm_memory_spram
	xpm_memory_sprom
	xpm_memory_tdpram
End time: 22:23:33 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:xpm)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 1.79 % complete

Compiling verilog library 'xilinx_vip'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xilinx_vip)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:23:35 on Apr 01,2024
vlog -sv -64 "+incdir+C:\Xilinx\Vivado\2017.4\data/xilinx_vip/include" -work xilinx_vip -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/xilinx_vip/.cxl.systemverilog.xilinx_vip.xilinx_vip.nt64.cmf 
-- Compiling interface axi4stream_vip_axi4streampc
-- Compiling interface axi_vip_axi4pc
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1124): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1145): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1166): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1174): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1205): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1233): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1285): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1318): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1333): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1346): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1359): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1372): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1385): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1398): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1411): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1424): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1437): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1450): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1463): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1661): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1672): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1683): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1694): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1705): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1716): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1727): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1738): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1749): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1760): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1771): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1957): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1972): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1985): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1998): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(2043): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(2054): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(2065): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(2182): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(2280): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(2436): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(2588): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(2679): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(2820): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(2846): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(2891): No trigger event inferred in disable expression.
** Warning: (vlog-13361) C:\Xilinx\Vivado\2017.4\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(2913): No trigger event inferred in disable expression.
-- Compiling package xil_common_vip_pkg
-- Compiling package axi4stream_vip_pkg
-- Importing package xil_common_vip_pkg
-- Compiling package axi_vip_pkg
-- Compiling package axi4stream_vip_if_sv_unit
-- Importing package axi4stream_vip_pkg
-- Compiling interface axi4stream_vip_if
-- Compiling package axi_vip_if_sv_unit
-- Importing package axi_vip_pkg
-- Compiling interface axi_vip_if
-- Compiling interface clk_vip_if
-- Compiling interface rst_vip_if

Top level modules:
	--none--
End time: 22:23:36 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 47

END_COMPILATION_MESSAGES(modelsim:verilog:xilinx_vip)
==============================================================================


compile_simlib: 0 error(s), 47 warning(s), 2.08 % complete

Compiling vhdl library 'ahblite_axi_bridge_v3_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:ahblite_axi_bridge_v3_0_13)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:23:38 on Apr 01,2024
vcom -64 -93 -work ahblite_axi_bridge_v3_0_13 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/ahblite_axi_bridge_v3_0_13/.cxl.vhdl.ahblite_axi_bridge_v3_0_13.ahblite_axi_bridge_v3_0_13.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package ahblite_axi_bridge_pkg
-- Compiling package body ahblite_axi_bridge_pkg
-- Loading package ahblite_axi_bridge_pkg
-- Loading package NUMERIC_STD
-- Compiling entity counter_f
-- Compiling architecture imp of counter_f
-- Compiling entity time_out
-- Compiling architecture RTL of time_out
-- Loading entity counter_f
-- Loading package ahblite_axi_bridge_pkg
-- Compiling entity axi_wchannel
-- Compiling architecture RTL of axi_wchannel
-- Compiling entity axi_rchannel
-- Compiling architecture RTL of axi_rchannel
-- Compiling entity ahb_if
-- Compiling architecture RTL of ahb_if
-- Compiling entity ahb_data_counter
-- Compiling architecture RTL of ahb_data_counter
-- Compiling entity ahblite_axi_control
-- Compiling architecture RTL of ahblite_axi_control
-- Compiling entity ahblite_axi_bridge
-- Compiling architecture RTL of ahblite_axi_bridge
-- Loading entity ahblite_axi_control
-- Loading entity ahb_if
-- Loading entity ahb_data_counter
-- Loading entity axi_wchannel
-- Loading entity axi_rchannel
-- Loading entity time_out
End time: 22:23:39 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:ahblite_axi_bridge_v3_0_13)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 2.38 % complete

Compiling verilog library 'av_pat_gen_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:av_pat_gen_v1_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:23:42 on Apr 01,2024
vlog -64 -L av_pat_gen_v1_0_0 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -sv -work av_pat_gen_v1_0_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/av_pat_gen_v1_0_0/.cxl.systemverilog.av_pat_gen_v1_0_0.av_pat_gen_v1_0_0.nt64.cmf 
-- Compiling module av_pat_gen_v1_0_0_av_axi
-- Compiling module av_pat_gen_v1_0_0_timing
-- Compiling module av_pat_gen_v1_0_0_video_pattern
-- Compiling module av_pat_gen_v1_0_0_dport
-- Compiling module av_pat_gen_v1_0_0
-- Compiling module pulse_clkcross_aud

Top level modules:
	av_pat_gen_v1_0_0
End time: 22:23:42 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:av_pat_gen_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 2.68 % complete

Compiling verilog library 'axis_infrastructure_v1_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_infrastructure_v1_1_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:23:45 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work axis_infrastructure_v1_1_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axis_infrastructure_v1_1_0/.cxl.verilog.axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0.nt64.cmf 
-- Compiling module axis_infrastructure_v1_1_0_mux_enc
-- Compiling module axis_infrastructure_v1_1_0_util_aclken_converter
-- Compiling module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper
-- Compiling module axis_infrastructure_v1_1_0_util_axis2vector
-- Compiling module axis_infrastructure_v1_1_0_util_vector2axis
-- Compiling module axis_infrastructure_v1_1_0_clock_synchronizer
-- Compiling module axis_infrastructure_v1_1_0_cdc_handshake

Top level modules:
	axis_infrastructure_v1_1_0_mux_enc
	axis_infrastructure_v1_1_0_util_aclken_converter_wrapper
	axis_infrastructure_v1_1_0_clock_synchronizer
	axis_infrastructure_v1_1_0_cdc_handshake
End time: 22:23:45 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axis_infrastructure_v1_1_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 2.98 % complete

Compiling verilog library 'axis_protocol_checker_v1_1_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_protocol_checker_v1_1_15)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:23:48 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work axis_protocol_checker_v1_1_15 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axis_protocol_checker_v1_1_15/.cxl.verilog.axis_protocol_checker_v1_1_15.axis_protocol_checker_v1_1_15.nt64.cmf 
-- Compiling module axis_protocol_checker_v1_1_15_asr_inline
-- Compiling module axis_protocol_checker_v1_1_15_reporter
-- Compiling module axis_protocol_checker_v1_1_15_top

Top level modules:
	axis_protocol_checker_v1_1_15_top
End time: 22:23:48 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axis_protocol_checker_v1_1_15)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 3.27 % complete

Compiling verilog library 'axis_protocol_checker_v1_2_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_protocol_checker_v1_2_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:23:51 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work axis_protocol_checker_v1_2_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axis_protocol_checker_v1_2_1/.cxl.verilog.axis_protocol_checker_v1_2_1.axis_protocol_checker_v1_2_1.nt64.cmf 
-- Compiling module axis_protocol_checker_v1_2_1_asr_inline
-- Compiling module axis_protocol_checker_v1_2_1_reporter
-- Compiling module axis_protocol_checker_v1_2_1_top

Top level modules:
	axis_protocol_checker_v1_2_1_top
End time: 22:23:51 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axis_protocol_checker_v1_2_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 3.57 % complete

Compiling vhdl library 'axi_ahblite_bridge_v3_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_ahblite_bridge_v3_0_13)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:23:54 on Apr 01,2024
vcom -64 -93 -work axi_ahblite_bridge_v3_0_13 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_ahblite_bridge_v3_0_13/.cxl.vhdl.axi_ahblite_bridge_v3_0_13.axi_ahblite_bridge_v3_0_13.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity counter_f
-- Compiling architecture imp of counter_f
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity time_out
-- Compiling architecture RTL of time_out
-- Loading entity counter_f
-- Compiling entity ahb_skid_buf
-- Compiling architecture implementation of ahb_skid_buf
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity axi_slv_if
-- Compiling architecture RTL of axi_slv_if
-- Compiling entity ahb_mstr_if
-- Compiling architecture RTL of ahb_mstr_if
-- Compiling entity axi_ahblite_bridge
-- Compiling architecture RTL of axi_ahblite_bridge
-- Loading entity ahb_skid_buf
-- Loading entity axi_slv_if
-- Loading entity ahb_mstr_if
-- Loading entity time_out
End time: 22:23:54 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_ahblite_bridge_v3_0_13)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 3.87 % complete

Compiling verilog library 'axi_amm_bridge_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_amm_bridge_v1_0_5)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:23:57 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work axi_amm_bridge_v1_0_5 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_amm_bridge_v1_0_5/.cxl.verilog.axi_amm_bridge_v1_0_5.axi_amm_bridge_v1_0_5.nt64.cmf 
-- Compiling module axi_amm_bridge_v1_0_5_lite
-- Compiling module axi_amm_bridge_v1_0_5_fifo
-- Compiling module axi_amm_bridge_v1_0_5_full
-- Compiling module axi_amm_bridge_v1_0_5_top

Top level modules:
	axi_amm_bridge_v1_0_5_top
End time: 22:23:57 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_amm_bridge_v1_0_5)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 4.17 % complete

Compiling verilog library 'axi_chip2chip_v5_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_chip2chip_v5_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:24:00 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work axi_chip2chip_v5_0_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_chip2chip_v5_0_1/.cxl.verilog.axi_chip2chip_v5_0_1.axi_chip2chip_v5_0_1.nt64.cmf 

Top level modules:
End time: 22:24:05 on Apr 01,2024, Elapsed time: 0:00:05
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_chip2chip_v5_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 4.46 % complete

Compiling verilog library 'axi_infrastructure_v1_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_infrastructure_v1_1_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:24:07 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work axi_infrastructure_v1_1_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_infrastructure_v1_1_0/.cxl.verilog.axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0.nt64.cmf 
-- Compiling module axi_infrastructure_v1_1_0_axi2vector
-- Compiling module axi_infrastructure_v1_1_0_axic_srl_fifo
-- Compiling module axi_infrastructure_v1_1_0_vector2axi

Top level modules:
	axi_infrastructure_v1_1_0_axi2vector
	axi_infrastructure_v1_1_0_axic_srl_fifo
	axi_infrastructure_v1_1_0_vector2axi
End time: 22:24:07 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_infrastructure_v1_1_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 4.76 % complete

Compiling verilog library 'axi_jtag_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_jtag_v1_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:24:10 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work axi_jtag_v1_0_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_jtag_v1_0_0/.cxl.verilog.axi_jtag_v1_0_0.axi_jtag_v1_0_0.nt64.cmf 

Top level modules:
End time: 22:24:10 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_jtag_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 5.06 % complete

Compiling vhdl library 'axi_lite_ipif_v3_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_lite_ipif_v3_0_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:24:13 on Apr 01,2024
vcom -64 -93 -work axi_lite_ipif_v3_0_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_lite_ipif_v3_0_4/.cxl.vhdl.axi_lite_ipif_v3_0_4.axi_lite_ipif_v3_0_4.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package ipif_pkg
-- Compiling package body ipif_pkg
-- Loading package ipif_pkg
-- Compiling entity pselect_f
-- Compiling architecture imp of pselect_f
-- Loading package NUMERIC_STD
-- Loading package ipif_pkg
-- Compiling entity address_decoder
-- Compiling architecture IMP of address_decoder
-- Loading entity pselect_f
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity slave_attachment
-- Compiling architecture imp of slave_attachment
-- Loading entity address_decoder
-- Compiling entity axi_lite_ipif
-- Compiling architecture imp of axi_lite_ipif
-- Loading entity slave_attachment
End time: 22:24:13 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_lite_ipif_v3_0_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 5.36 % complete

Compiling verilog library 'axi_pcie3_v3_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_pcie3_v3_0_5)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:24:16 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work axi_pcie3_v3_0_5 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_pcie3_v3_0_5/.cxl.verilog.axi_pcie3_v3_0_5.axi_pcie3_v3_0_5.nt64.cmf 
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie3_v3_0\hdl\axi_pcie3_v3_0_vl_rfs.v(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie3_v3_0\hdl\axi_pcie3_v3_0_vl_rfs.v(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
End time: 22:24:17 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 3

END_COMPILATION_MESSAGES(modelsim:verilog:axi_pcie3_v3_0_5)
==============================================================================


compile_simlib: 0 error(s), 3 warning(s), 5.65 % complete

Compiling verilog library 'axi_perf_mon_v5_0_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_perf_mon_v5_0_17)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:24:19 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work axi_perf_mon_v5_0_17 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_perf_mon_v5_0_17/.cxl.verilog.axi_perf_mon_v5_0_17.axi_perf_mon_v5_0_17.nt64.cmf 
-- Compiling module axi_perf_mon_v5_0_17_dff_async_reset
-- Compiling module axi_perf_mon_v5_0_17_async_fifo
-- Compiling module axi_perf_mon_v5_0_17_sync_fifo
-- Compiling module axi_perf_mon_v5_0_17_acc_n_incr
-- Compiling module axi_perf_mon_v5_0_17_async_stream_fifo
-- Compiling module axi_perf_mon_v5_0_17_axi_interface
-- Compiling module axi_perf_mon_v5_0_17_counter
-- Compiling module axi_perf_mon_v5_0_17_counter_ovf
-- Compiling module axi_perf_mon_v5_0_17_cdc_sync
-- Compiling module axi_perf_mon_v5_0_17_flags_gen
-- Compiling module axi_perf_mon_v5_0_17_glbl_clk_cnt
-- Compiling module axi_perf_mon_v5_0_17_interrupt_module
-- Compiling module axi_perf_mon_v5_0_17_intr_sync
-- Compiling module axi_perf_mon_v5_0_17_metric_calc
-- Compiling module axi_perf_mon_v5_0_17_metric_counters
-- Compiling module axi_perf_mon_v5_0_17_metric_sel_n_cnt
-- Compiling module axi_perf_mon_v5_0_17_mon_fifo
-- Compiling module axi_perf_mon_v5_0_17_ext_calc
-- Compiling module axi_perf_mon_v5_0_17_register_module
-- Compiling module axi_perf_mon_v5_0_17_samp_intl_cnt
-- Compiling module axi_perf_mon_v5_0_17_samp_metrics_data
-- Compiling module axi_perf_mon_v5_0_17_strm_fifo_wr_logic
-- Compiling module axi_perf_mon_v5_0_17_throttle
-- Compiling module axi_perf_mon_v5_0_17_postTriggerMarker
-- Compiling module axi_perf_mon_v5_0_17_advanced
-- Compiling module axi_perf_mon_v5_0_17_profile
-- Compiling module axi_perf_mon_v5_0_17_acc_sample_profile
-- Compiling module axi_perf_mon_v5_0_17_register_module_profile
-- Compiling module axi_perf_mon_v5_0_17_metric_calc_profile
-- Compiling module axi_perf_mon_v5_0_17_metric_counters_profile
-- Compiling module axi_perf_mon_v5_0_17_flags_gen_trace
-- Compiling module axi_perf_mon_v5_0_17_top

Top level modules:
	axi_perf_mon_v5_0_17_top
End time: 22:24:19 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_perf_mon_v5_0_17)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 5.95 % complete

Compiling verilog library 'blk_mem_gen_v8_3_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:blk_mem_gen_v8_3_6)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:24:22 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work blk_mem_gen_v8_3_6 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/blk_mem_gen_v8_3_6/.cxl.verilog.blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6.nt64.cmf 
-- Compiling module STATE_LOGIC_v8_3
-- Compiling module beh_vlog_muxf7_v8_3
-- Compiling module beh_vlog_ff_clr_v8_3
-- Compiling module beh_vlog_ff_pre_v8_3
-- Compiling module beh_vlog_ff_ce_clr_v8_3
-- Compiling module write_netlist_v8_3
-- Compiling module read_netlist_v8_3
-- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
-- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
-- Compiling module blk_mem_axi_regs_fwd_v8_3
-- Compiling module blk_mem_gen_v8_3_6_output_stage
-- Compiling module blk_mem_gen_v8_3_6_softecc_output_reg_stage
-- Compiling module blk_mem_gen_v8_3_6_mem_module
-- Compiling module blk_mem_gen_v8_3_6

Top level modules:
	blk_mem_gen_v8_3_6
End time: 22:24:22 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:blk_mem_gen_v8_3_6)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 6.25 % complete

Compiling verilog library 'blk_mem_gen_v8_4_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:blk_mem_gen_v8_4_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:24:25 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work blk_mem_gen_v8_4_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/blk_mem_gen_v8_4_1/.cxl.verilog.blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1.nt64.cmf 
-- Compiling module STATE_LOGIC_v8_4
-- Compiling module beh_vlog_muxf7_v8_4
-- Compiling module beh_vlog_ff_clr_v8_4
-- Compiling module beh_vlog_ff_pre_v8_4
-- Compiling module beh_vlog_ff_ce_clr_v8_4
-- Compiling module write_netlist_v8_4
-- Compiling module read_netlist_v8_4
-- Compiling module blk_mem_axi_write_wrapper_beh_v8_4
-- Compiling module blk_mem_axi_read_wrapper_beh_v8_4
-- Compiling module blk_mem_axi_regs_fwd_v8_4
-- Compiling module blk_mem_gen_v8_4_1_output_stage
-- Compiling module blk_mem_gen_v8_4_1_softecc_output_reg_stage
-- Compiling module blk_mem_gen_v8_4_1_mem_module
-- Compiling module blk_mem_gen_v8_4_1

Top level modules:
	blk_mem_gen_v8_4_1
End time: 22:24:25 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:blk_mem_gen_v8_4_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 6.55 % complete

Compiling vhdl library 'bsip_v1_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:bsip_v1_1_0)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:24:28 on Apr 01,2024
vcom -64 -93 -work bsip_v1_1_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/bsip_v1_1_0/.cxl.vhdl.bsip_v1_1_0.bsip_v1_1_0.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\bsip_v1_1\hdl\bsip_v1_1_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\bsip_v1_1\hdl\bsip_v1_1_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\bsip_v1_1\hdl\bsip_v1_1_rfs.vhd(64): VHDL Compiler exiting
End time: 22:24:28 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:bsip_v1_1_0)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 6.85 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/bsip_v1_1_0".
Errors: 0, Warnings: 1

Compiling verilog library 'bsip_v1_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:bsip_v1_1_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:24:31 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work bsip_v1_1_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/bsip_v1_1_0/.cxl.verilog.bsip_v1_1_0.bsip_v1_1_0.nt64.cmf 

Top level modules:
End time: 22:24:31 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:bsip_v1_1_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 7.14 % complete

Compiling verilog library 'bs_mux_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:bs_mux_v1_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:24:34 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work bs_mux_v1_0_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/bs_mux_v1_0_0/.cxl.verilog.bs_mux_v1_0_0.bs_mux_v1_0_0.nt64.cmf 

Top level modules:
End time: 22:24:35 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:bs_mux_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 7.44 % complete

Compiling verilog library 'bs_switch_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:bs_switch_v1_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:24:37 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work bs_switch_v1_0_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/bs_switch_v1_0_0/.cxl.verilog.bs_switch_v1_0_0.bs_switch_v1_0_0.nt64.cmf 

Top level modules:
End time: 22:24:38 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:bs_switch_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 7.74 % complete

Compiling verilog library 'clk_vip_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:clk_vip_v1_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:24:40 on Apr 01,2024
vlog -64 -L clk_vip_v1_0_0 -L xilinx_vip "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -sv -work clk_vip_v1_0_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/clk_vip_v1_0_0/.cxl.systemverilog.clk_vip_v1_0_0.clk_vip_v1_0_0.nt64.cmf 
-- Compiling module clk_vip_v1_0_0_top

Top level modules:
	clk_vip_v1_0_0_top
End time: 22:24:41 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:clk_vip_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 8.04 % complete

Compiling verilog library 'cmac_usplus_v2_3_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:cmac_usplus_v2_3_2)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:24:44 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work cmac_usplus_v2_3_2 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/cmac_usplus_v2_3_2/.cxl.verilog.cmac_usplus_v2_3_2.cmac_usplus_v2_3_2.nt64.cmf 

Top level modules:
End time: 22:24:45 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:cmac_usplus_v2_3_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 8.33 % complete

Compiling verilog library 'cmac_usplus_v2_4_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:cmac_usplus_v2_4_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:24:47 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work cmac_usplus_v2_4_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/cmac_usplus_v2_4_1/.cxl.verilog.cmac_usplus_v2_4_1.cmac_usplus_v2_4_1.nt64.cmf 

Top level modules:
End time: 22:24:50 on Apr 01,2024, Elapsed time: 0:00:03
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:cmac_usplus_v2_4_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 8.63 % complete

Compiling verilog library 'cmac_v2_3_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:cmac_v2_3_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:24:52 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work cmac_v2_3_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/cmac_v2_3_1/.cxl.verilog.cmac_v2_3_1.cmac_v2_3_1.nt64.cmf 

Top level modules:
End time: 22:24:52 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:cmac_v2_3_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 8.93 % complete

Compiling vhdl library 'compact_gt_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:compact_gt_v1_0_1)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:24:55 on Apr 01,2024
vcom -64 -93 -work compact_gt_v1_0_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/compact_gt_v1_0_1/.cxl.vhdl.compact_gt_v1_0_1.compact_gt_v1_0_1.nt64.cmf 
-- Loading package STANDARD
End time: 22:24:56 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:compact_gt_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 9.23 % complete

Compiling verilog library 'dist_mem_gen_v8_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:dist_mem_gen_v8_0_12)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:24:58 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work dist_mem_gen_v8_0_12 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/dist_mem_gen_v8_0_12/.cxl.verilog.dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12.nt64.cmf 
-- Compiling module dist_mem_gen_v8_0_12

Top level modules:
	dist_mem_gen_v8_0_12
End time: 22:24:58 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:dist_mem_gen_v8_0_12)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 9.52 % complete

Compiling verilog library 'ecc_v2_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ecc_v2_0_12)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:25:01 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work ecc_v2_0_12 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/ecc_v2_0_12/.cxl.verilog.ecc_v2_0_12.ecc_v2_0_12.nt64.cmf 

Top level modules:
End time: 22:25:01 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:ecc_v2_0_12)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 9.82 % complete

Compiling vhdl library 'emc_common_v3_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:emc_common_v3_0_5)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:25:04 on Apr 01,2024
vcom -64 -93 -work emc_common_v3_0_5 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/emc_common_v3_0_5/.cxl.vhdl.emc_common_v3_0_5.emc_common_v3_0_5.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ld_arith_reg
-- Loading package NUMERIC_STD
-- Compiling architecture imp of ld_arith_reg
-- Loading package std_logic_arith
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package STD_LOGIC_UNSIGNED
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\emc_common_v3_0\hdl\emc_common_v3_0_vh_rfs.vhd(489): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\emc_common_v3_0\hdl\emc_common_v3_0_vh_rfs.vhd(489): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\emc_common_v3_0\hdl\emc_common_v3_0_vh_rfs.vhd(522): VHDL Compiler exiting
End time: 22:25:04 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:emc_common_v3_0_5)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 10.12 % complete

Compiling vhdl library 'ethernet_1_10_25g_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:ethernet_1_10_25g_v1_0_1)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:25:07 on Apr 01,2024
vcom -64 -93 -work ethernet_1_10_25g_v1_0_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/ethernet_1_10_25g_v1_0_1/.cxl.vhdl.ethernet_1_10_25g_v1_0_1.ethernet_1_10_25g_v1_0_1.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\ethernet_1_10_25g_v1_0\hdl\ethernet_1_10_25g_v1_0_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.VComponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\ethernet_1_10_25g_v1_0\hdl\ethernet_1_10_25g_v1_0_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\ethernet_1_10_25g_v1_0\hdl\ethernet_1_10_25g_v1_0_rfs.vhd(64): VHDL Compiler exiting
End time: 22:25:07 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:ethernet_1_10_25g_v1_0_1)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 10.42 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/ethernet_1_10_25g_v1_0_1".
Errors: 0, Warnings: 1

Compiling verilog library 'ethernet_1_10_25g_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ethernet_1_10_25g_v1_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:25:10 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work ethernet_1_10_25g_v1_0_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/ethernet_1_10_25g_v1_0_1/.cxl.verilog.ethernet_1_10_25g_v1_0_1.ethernet_1_10_25g_v1_0_1.nt64.cmf 

Top level modules:
End time: 22:25:11 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:ethernet_1_10_25g_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 10.71 % complete

Compiling vhdl library 'fifo_generator_v13_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:fifo_generator_v13_0_6)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:25:13 on Apr 01,2024
vcom -64 -93 -work fifo_generator_v13_0_6 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/fifo_generator_v13_0_6/.cxl.vhdl.fifo_generator_v13_0_6.fifo_generator_v13_0_6.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity fifo_generator_v13_0_6_bhv_as
-- Compiling architecture behavioral of fifo_generator_v13_0_6_bhv_as
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity fifo_generator_v13_0_6_bhv_ss
-- Compiling architecture behavioral of fifo_generator_v13_0_6_bhv_ss
-- Compiling entity fifo_generator_v13_0_6_bhv_preload0
-- Compiling architecture behavioral of fifo_generator_v13_0_6_bhv_preload0
-- Loading entity fifo_generator_v13_0_6_bhv_as
-- Loading entity fifo_generator_v13_0_6_bhv_ss
-- Compiling entity fifo_generator_v13_0_6_conv
-- Compiling architecture behavioral of fifo_generator_v13_0_6_conv
-- Compiling entity fifo_generator_v13_0_6_axic_reg_slice
-- Compiling architecture xilinx of fifo_generator_v13_0_6_axic_reg_slice
-- Loading entity fifo_generator_v13_0_6_conv
-- Compiling entity fifo_generator_vhdl_beh
-- Compiling architecture behavioral of fifo_generator_vhdl_beh
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\fifo_generator_v13_0\hdl\fifo_generator_v13_0_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\fifo_generator_v13_0\hdl\fifo_generator_v13_0_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\fifo_generator_v13_0\hdl\fifo_generator_v13_0_rfs.vhd(64): VHDL Compiler exiting
End time: 22:25:14 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:fifo_generator_v13_0_6)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 11.01 % complete

Compiling vhdl library 'fifo_generator_v13_1_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:fifo_generator_v13_1_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:25:16 on Apr 01,2024
vcom -64 -93 -work fifo_generator_v13_1_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/fifo_generator_v13_1_4/.cxl.vhdl.fifo_generator_v13_1_4.fifo_generator_v13_1_4.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\fifo_generator_v13_1\hdl\fifo_generator_v13_1_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\fifo_generator_v13_1\hdl\fifo_generator_v13_1_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\fifo_generator_v13_1\hdl\fifo_generator_v13_1_rfs.vhd(64): VHDL Compiler exiting
End time: 22:25:17 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:fifo_generator_v13_1_4)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 11.31 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/fifo_generator_v13_1_4".
Errors: 0, Warnings: 1

Compiling verilog library 'fifo_generator_v13_1_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:fifo_generator_v13_1_4)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:25:19 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work fifo_generator_v13_1_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/fifo_generator_v13_1_4/.cxl.verilog.fifo_generator_v13_1_4.fifo_generator_v13_1_4.nt64.cmf 
-- Compiling module fifo_generator_vlog_beh
-- Compiling module fifo_generator_v13_1_4_CONV_VER
-- Compiling module fifo_generator_v13_1_4_sync_stage
-- Compiling module fifo_generator_v13_1_4_bhv_ver_as
-- Compiling module fifo_generator_v13_1_4_beh_ver_ll_afifo
-- Compiling module fifo_generator_v13_1_4_bhv_ver_ss
-- Compiling module fifo_generator_v13_1_4_bhv_ver_preload0
-- Compiling module fifo_generator_v13_1_4_axic_reg_slice

Top level modules:
End time: 22:25:20 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:fifo_generator_v13_1_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 11.61 % complete

Compiling vhdl library 'fifo_generator_v13_2_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:fifo_generator_v13_2_1)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:25:22 on Apr 01,2024
vcom -64 -93 -work fifo_generator_v13_2_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/fifo_generator_v13_2_1/.cxl.vhdl.fifo_generator_v13_2_1.fifo_generator_v13_2_1.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\fifo_generator_v13_2\hdl\fifo_generator_v13_2_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\fifo_generator_v13_2\hdl\fifo_generator_v13_2_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\fifo_generator_v13_2\hdl\fifo_generator_v13_2_rfs.vhd(64): VHDL Compiler exiting
End time: 22:25:23 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:fifo_generator_v13_2_1)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 11.90 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/fifo_generator_v13_2_1".
Errors: 0, Warnings: 1

Compiling verilog library 'fifo_generator_v13_2_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:fifo_generator_v13_2_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:25:26 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work fifo_generator_v13_2_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/fifo_generator_v13_2_1/.cxl.verilog.fifo_generator_v13_2_1.fifo_generator_v13_2_1.nt64.cmf 
-- Compiling module fifo_generator_vlog_beh
-- Compiling module fifo_generator_v13_2_1_CONV_VER
-- Compiling module fifo_generator_v13_2_1_sync_stage
-- Compiling module fifo_generator_v13_2_1_bhv_ver_as
-- Compiling module fifo_generator_v13_2_1_beh_ver_ll_afifo
-- Compiling module fifo_generator_v13_2_1_bhv_ver_ss
-- Compiling module fifo_generator_v13_2_1_bhv_ver_preload0
-- Compiling module fifo_generator_v13_2_1_axic_reg_slice

Top level modules:
End time: 22:25:26 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:fifo_generator_v13_2_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 12.20 % complete

Compiling vhdl library 'fit_timer_v2_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:fit_timer_v2_0_8)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:25:29 on Apr 01,2024
vcom -64 -93 -work fit_timer_v2_0_8 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/fit_timer_v2_0_8/.cxl.vhdl.fit_timer_v2_0_8.fit_timer_v2_0_8.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Divide_part
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\fit_timer_v2_0\hdl\fit_timer_v2_0_vh_rfs.vhd(108): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\fit_timer_v2_0\hdl\fit_timer_v2_0_vh_rfs.vhd(108): Unknown expanded name.
-- Loading package NUMERIC_STD
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\fit_timer_v2_0\hdl\fit_timer_v2_0_vh_rfs.vhd(113): VHDL Compiler exiting
End time: 22:25:29 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:fit_timer_v2_0_8)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 12.50 % complete

Compiling verilog library 'generic_baseblocks_v2_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:generic_baseblocks_v2_1_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:25:32 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work generic_baseblocks_v2_1_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/generic_baseblocks_v2_1_0/.cxl.verilog.generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0.nt64.cmf 
-- Compiling module generic_baseblocks_v2_1_0_carry_and
-- Compiling module generic_baseblocks_v2_1_0_carry_latch_and
-- Compiling module generic_baseblocks_v2_1_0_carry_latch_or
-- Compiling module generic_baseblocks_v2_1_0_carry_or
-- Compiling module generic_baseblocks_v2_1_0_carry
-- Compiling module generic_baseblocks_v2_1_0_command_fifo
-- Compiling module generic_baseblocks_v2_1_0_comparator_mask_static
-- Compiling module generic_baseblocks_v2_1_0_comparator_mask
-- Compiling module generic_baseblocks_v2_1_0_comparator_sel_mask_static
-- Compiling module generic_baseblocks_v2_1_0_comparator_sel_mask
-- Compiling module generic_baseblocks_v2_1_0_comparator_sel_static
-- Compiling module generic_baseblocks_v2_1_0_comparator_sel
-- Compiling module generic_baseblocks_v2_1_0_comparator_static
-- Compiling module generic_baseblocks_v2_1_0_comparator
-- Compiling module generic_baseblocks_v2_1_0_mux_enc
-- Compiling module generic_baseblocks_v2_1_0_mux
-- Compiling module generic_baseblocks_v2_1_0_nto1_mux

Top level modules:
	generic_baseblocks_v2_1_0_carry_latch_and
	generic_baseblocks_v2_1_0_carry_or
	generic_baseblocks_v2_1_0_carry
	generic_baseblocks_v2_1_0_command_fifo
	generic_baseblocks_v2_1_0_comparator_mask_static
	generic_baseblocks_v2_1_0_comparator_mask
	generic_baseblocks_v2_1_0_comparator_sel_mask_static
	generic_baseblocks_v2_1_0_comparator_sel_mask
	generic_baseblocks_v2_1_0_comparator_sel_static
	generic_baseblocks_v2_1_0_comparator_sel
	generic_baseblocks_v2_1_0_comparator_static
	generic_baseblocks_v2_1_0_comparator
	generic_baseblocks_v2_1_0_mux_enc
	generic_baseblocks_v2_1_0_nto1_mux
End time: 22:25:32 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:generic_baseblocks_v2_1_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 12.80 % complete

Compiling verilog library 'gigantic_mux'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:gigantic_mux)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:25:35 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work gigantic_mux -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/gigantic_mux/.cxl.verilog.gigantic_mux.gigantic_mux.nt64.cmf 

Top level modules:
End time: 22:25:35 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:gigantic_mux)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 13.10 % complete

Compiling vhdl library 'gig_ethernet_pcs_pma_v16_1_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:gig_ethernet_pcs_pma_v16_1_2)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:25:38 on Apr 01,2024
vcom -64 -93 -work gig_ethernet_pcs_pma_v16_1_2 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/gig_ethernet_pcs_pma_v16_1_2/.cxl.vhdl.gig_ethernet_pcs_pma_v16_1_2.gig_ethernet_pcs_pma_v16_1_2.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\gig_ethernet_pcs_pma_v16_1\hdl\gig_ethernet_pcs_pma_v16_1_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\gig_ethernet_pcs_pma_v16_1\hdl\gig_ethernet_pcs_pma_v16_1_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\gig_ethernet_pcs_pma_v16_1\hdl\gig_ethernet_pcs_pma_v16_1_rfs.vhd(64): VHDL Compiler exiting
End time: 22:25:38 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:gig_ethernet_pcs_pma_v16_1_2)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 13.39 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/gig_ethernet_pcs_pma_v16_1_2".
Errors: 0, Warnings: 1

Compiling verilog library 'gig_ethernet_pcs_pma_v16_1_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:gig_ethernet_pcs_pma_v16_1_2)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:25:41 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work gig_ethernet_pcs_pma_v16_1_2 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/gig_ethernet_pcs_pma_v16_1_2/.cxl.verilog.gig_ethernet_pcs_pma_v16_1_2.gig_ethernet_pcs_pma_v16_1_2.nt64.cmf 

Top level modules:
End time: 22:25:41 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:gig_ethernet_pcs_pma_v16_1_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 13.69 % complete

Compiling vhdl library 'gmii_to_rgmii_v4_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:gmii_to_rgmii_v4_0_5)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:25:44 on Apr 01,2024
vcom -64 -93 -work gmii_to_rgmii_v4_0_5 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/gmii_to_rgmii_v4_0_5/.cxl.vhdl.gmii_to_rgmii_v4_0_5.gmii_to_rgmii_v4_0_5.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\gmii_to_rgmii_v4_0\hdl\gmii_to_rgmii_v4_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\gmii_to_rgmii_v4_0\hdl\gmii_to_rgmii_v4_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\gmii_to_rgmii_v4_0\hdl\gmii_to_rgmii_v4_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:25:44 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:gmii_to_rgmii_v4_0_5)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 13.99 % complete

Compiling verilog library 'gtwizard_ultrascale_v1_5_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:gtwizard_ultrascale_v1_5_4)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:25:47 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work gtwizard_ultrascale_v1_5_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/gtwizard_ultrascale_v1_5_4/.cxl.verilog.gtwizard_ultrascale_v1_5_4.gtwizard_ultrascale_v1_5_4.nt64.cmf 
-- Compiling module gtwizard_ultrascale_v1_5_4_bit_synchronizer
-- Compiling module gtwizard_ultrascale_v1_5_4_gthe3_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_5_4_gthe3_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_5_4_gtwiz_buffbypass_rx
-- Compiling module gtwizard_ultrascale_v1_5_4_gtwiz_buffbypass_tx
-- Compiling module gtwizard_ultrascale_v1_5_4_gtwiz_reset
-- Compiling module gtwizard_ultrascale_v1_5_4_gtwiz_userclk_rx
-- Compiling module gtwizard_ultrascale_v1_5_4_gtwiz_userclk_tx
-- Compiling module gtwizard_ultrascale_v1_5_4_gtwiz_userdata_rx
-- Compiling module gtwizard_ultrascale_v1_5_4_gtwiz_userdata_tx
-- Compiling module gtwizard_ultrascale_v1_5_4_reset_synchronizer

Top level modules:
	gtwizard_ultrascale_v1_5_4_gthe3_cpll_cal
	gtwizard_ultrascale_v1_5_4_gtwiz_buffbypass_rx
	gtwizard_ultrascale_v1_5_4_gtwiz_buffbypass_tx
	gtwizard_ultrascale_v1_5_4_gtwiz_reset
	gtwizard_ultrascale_v1_5_4_gtwiz_userclk_rx
	gtwizard_ultrascale_v1_5_4_gtwiz_userclk_tx
	gtwizard_ultrascale_v1_5_4_gtwiz_userdata_rx
	gtwizard_ultrascale_v1_5_4_gtwiz_userdata_tx
End time: 22:25:47 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:gtwizard_ultrascale_v1_5_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 14.29 % complete

Compiling verilog library 'gtwizard_ultrascale_v1_6_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:gtwizard_ultrascale_v1_6_8)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:25:50 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work gtwizard_ultrascale_v1_6_8 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/gtwizard_ultrascale_v1_6_8/.cxl.verilog.gtwizard_ultrascale_v1_6_8.gtwizard_ultrascale_v1_6_8.nt64.cmf 
-- Compiling module gtwizard_ultrascale_v1_6_8_bit_synchronizer
-- Compiling module gtwizard_ultrascale_v1_6_8_gte4_drp_arb
-- Compiling module gtwizard_ultrascale_v1_6_8_gthe4_delay_powergood
-- Compiling module gtwizard_ultrascale_v1_6_8_gtye4_delay_powergood
-- Compiling module gtwizard_ultrascale_v1_6_8_gthe3_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_6_8_gthe3_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_6_8_gthe4_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_6_8_gthe4_cpll_cal_rx
-- Compiling module gtwizard_ultrascale_v1_6_8_gthe4_cpll_cal_tx
-- Compiling module gtwizard_ultrascale_v1_6_8_gthe4_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_6_8_gtye4_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_6_8_gtye4_cpll_cal_rx
-- Compiling module gtwizard_ultrascale_v1_6_8_gtye4_cpll_cal_tx
-- Compiling module gtwizard_ultrascale_v1_6_8_gtye4_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_6_8_gtwiz_buffbypass_rx
-- Compiling module gtwizard_ultrascale_v1_6_8_gtwiz_buffbypass_tx
-- Compiling module gtwizard_ultrascale_v1_6_8_gtwiz_reset
-- Compiling module gtwizard_ultrascale_v1_6_8_gtwiz_userclk_rx
-- Compiling module gtwizard_ultrascale_v1_6_8_gtwiz_userclk_tx
-- Compiling module gtwizard_ultrascale_v1_6_8_gtwiz_userdata_rx
-- Compiling module gtwizard_ultrascale_v1_6_8_gtwiz_userdata_tx
-- Compiling module gtwizard_ultrascale_v1_6_8_reset_synchronizer
-- Compiling module gtwizard_ultrascale_v1_6_8_reset_inv_synchronizer

Top level modules:
	gtwizard_ultrascale_v1_6_8_gthe4_delay_powergood
	gtwizard_ultrascale_v1_6_8_gtye4_delay_powergood
	gtwizard_ultrascale_v1_6_8_gthe3_cpll_cal
	gtwizard_ultrascale_v1_6_8_gthe4_cpll_cal
	gtwizard_ultrascale_v1_6_8_gtye4_cpll_cal
	gtwizard_ultrascale_v1_6_8_gtwiz_buffbypass_rx
	gtwizard_ultrascale_v1_6_8_gtwiz_buffbypass_tx
	gtwizard_ultrascale_v1_6_8_gtwiz_reset
	gtwizard_ultrascale_v1_6_8_gtwiz_userclk_rx
	gtwizard_ultrascale_v1_6_8_gtwiz_userclk_tx
	gtwizard_ultrascale_v1_6_8_gtwiz_userdata_rx
	gtwizard_ultrascale_v1_6_8_gtwiz_userdata_tx
End time: 22:25:50 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:gtwizard_ultrascale_v1_6_8)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 14.58 % complete

Compiling verilog library 'gtwizard_ultrascale_v1_7_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:gtwizard_ultrascale_v1_7_2)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:25:53 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work gtwizard_ultrascale_v1_7_2 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/gtwizard_ultrascale_v1_7_2/.cxl.verilog.gtwizard_ultrascale_v1_7_2.gtwizard_ultrascale_v1_7_2.nt64.cmf 
-- Compiling module gtwizard_ultrascale_v1_7_2_bit_synchronizer
-- Compiling module gtwizard_ultrascale_v1_7_2_gte4_drp_arb
-- Compiling module gtwizard_ultrascale_v1_7_2_gthe4_delay_powergood
-- Compiling module gtwizard_ultrascale_v1_7_2_gtye4_delay_powergood
-- Compiling module gtwizard_ultrascale_v1_7_2_gthe3_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_7_2_gthe3_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_7_2_gthe4_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_7_2_gthe4_cpll_cal_rx
-- Compiling module gtwizard_ultrascale_v1_7_2_gthe4_cpll_cal_tx
-- Compiling module gtwizard_ultrascale_v1_7_2_gthe4_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_7_2_gtye4_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_7_2_gtye4_cpll_cal_rx
-- Compiling module gtwizard_ultrascale_v1_7_2_gtye4_cpll_cal_tx
-- Compiling module gtwizard_ultrascale_v1_7_2_gtye4_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_7_2_gtwiz_buffbypass_rx
-- Compiling module gtwizard_ultrascale_v1_7_2_gtwiz_buffbypass_tx
-- Compiling module gtwizard_ultrascale_v1_7_2_gtwiz_reset
-- Compiling module gtwizard_ultrascale_v1_7_2_gtwiz_userclk_rx
-- Compiling module gtwizard_ultrascale_v1_7_2_gtwiz_userclk_tx
-- Compiling module gtwizard_ultrascale_v1_7_2_gtwiz_userdata_rx
-- Compiling module gtwizard_ultrascale_v1_7_2_gtwiz_userdata_tx
-- Compiling module gtwizard_ultrascale_v1_7_2_reset_synchronizer
-- Compiling module gtwizard_ultrascale_v1_7_2_reset_inv_synchronizer

Top level modules:
	gtwizard_ultrascale_v1_7_2_gthe4_delay_powergood
	gtwizard_ultrascale_v1_7_2_gtye4_delay_powergood
	gtwizard_ultrascale_v1_7_2_gthe3_cpll_cal
	gtwizard_ultrascale_v1_7_2_gthe4_cpll_cal
	gtwizard_ultrascale_v1_7_2_gtye4_cpll_cal
	gtwizard_ultrascale_v1_7_2_gtwiz_buffbypass_rx
	gtwizard_ultrascale_v1_7_2_gtwiz_buffbypass_tx
	gtwizard_ultrascale_v1_7_2_gtwiz_reset
	gtwizard_ultrascale_v1_7_2_gtwiz_userclk_rx
	gtwizard_ultrascale_v1_7_2_gtwiz_userclk_tx
	gtwizard_ultrascale_v1_7_2_gtwiz_userdata_rx
	gtwizard_ultrascale_v1_7_2_gtwiz_userdata_tx
End time: 22:25:53 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:gtwizard_ultrascale_v1_7_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 14.88 % complete

Compiling verilog library 'hbm_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:hbm_v1_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:25:56 on Apr 01,2024
vlog -64 -L hbm_v1_0_0 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -sv -work hbm_v1_0_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/hbm_v1_0_0/.cxl.systemverilog.hbm_v1_0_0.hbm_v1_0_0.nt64.cmf 
-- Compiling module hbm_v1_0_0
-- Compiling module hbm_apb_mst
-- Compiling module hbm_data_fetch
-- Compiling module HBM

Top level modules:
	hbm_v1_0_0
	HBM
End time: 22:25:57 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:hbm_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 15.18 % complete

Compiling verilog library 'hdcp22_cipher_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:hdcp22_cipher_v1_0_2)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:25:59 on Apr 01,2024
vlog -64 -L hdcp22_cipher_v1_0_2 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -sv -work hdcp22_cipher_v1_0_2 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/hdcp22_cipher_v1_0_2/.cxl.systemverilog.hdcp22_cipher_v1_0_2.hdcp22_cipher_v1_0_2.nt64.cmf 

Top level modules:
End time: 22:25:59 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:hdcp22_cipher_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 15.48 % complete

Compiling verilog library 'hdcp22_rng_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:hdcp22_rng_v1_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:26:02 on Apr 01,2024
vlog -64 -L hdcp22_rng_v1_0_1 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -sv -work hdcp22_rng_v1_0_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/hdcp22_rng_v1_0_1/.cxl.systemverilog.hdcp22_rng_v1_0_1.hdcp22_rng_v1_0_1.nt64.cmf 

Top level modules:
End time: 22:26:02 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:hdcp22_rng_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 15.77 % complete

Compiling verilog library 'hdcp_keymngmt_blk_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:hdcp_keymngmt_blk_v1_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:26:05 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work hdcp_keymngmt_blk_v1_0_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/hdcp_keymngmt_blk_v1_0_0/.cxl.verilog.hdcp_keymngmt_blk_v1_0_0.hdcp_keymngmt_blk_v1_0_0.nt64.cmf 
-- Compiling module hdcp_keymngmt_blk_v1_0_0_sync_ff
-- Compiling module hdcp_keymngmt_blk_v1_0_0_dpram_2clk
-- Compiling module hdcp_keymngmt_blk_v1_0_0_keystore
-- Compiling module hdcp_keymngmt_blk_v1_0_0

Top level modules:
	hdcp_keymngmt_blk_v1_0_0
End time: 22:26:05 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:hdcp_keymngmt_blk_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 16.07 % complete

Compiling verilog library 'hdcp_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:hdcp_v1_0_3)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:26:08 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work hdcp_v1_0_3 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/hdcp_v1_0_3/.cxl.verilog.hdcp_v1_0_3.hdcp_v1_0_3.nt64.cmf 

Top level modules:
End time: 22:26:09 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:hdcp_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 16.37 % complete

Compiling verilog library 'high_speed_selectio_wiz_v3_2_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:high_speed_selectio_wiz_v3_2_3)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:26:12 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work high_speed_selectio_wiz_v3_2_3 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/high_speed_selectio_wiz_v3_2_3/.cxl.verilog.high_speed_selectio_wiz_v3_2_3.high_speed_selectio_wiz_v3_2_3.nt64.cmf 
-- Compiling module high_speed_selectio_wiz_v3_2_3_sync_cell
-- Compiling module high_speed_selectio_wiz_v3_2_3_rst_scheme
-- Compiling module high_speed_selectio_wiz_v3_2_3_clk_scheme
-- Compiling module high_speed_selectio_wiz_v3_2_3_clk_rst_top
-- Compiling module high_speed_selectio_wiz_v3_2_3_bs_ctrl_top
-- Compiling module high_speed_selectio_wiz_v3_2_3_iobuf_top
-- Compiling module high_speed_selectio_wiz_v3_2_3_C2BCEtc
-- Compiling module high_speed_selectio_wiz_v3_2_3_C2BCEtc_dwnld
-- Compiling module high_speed_selectio_wiz_v3_2_3_C3BCEtc
-- Compiling module high_speed_selectio_wiz_v3_2_3_C3BCEtc_dwnld
-- Compiling module high_speed_selectio_wiz_v3_2_3_Fdcr
-- Compiling module high_speed_selectio_wiz_v3_2_3_GenPulse
-- Compiling module high_speed_selectio_wiz_v3_2_3_BitSlipInLogic_4b
-- Compiling module high_speed_selectio_wiz_v3_2_3_BitSlipInLogic_8b
-- Compiling module high_speed_selectio_wiz_v3_2_3_BitSlipInLogic_FstCmp_4b
-- Compiling module high_speed_selectio_wiz_v3_2_3_BitSlipInLogic_FstCmp_8b
-- Compiling module high_speed_selectio_wiz_v3_2_3_BitSlipInLogic_Toplevel
-- Compiling module high_speed_selectio_wiz_v3_2_3_rxtx_bs
-- Compiling module high_speed_selectio_wiz_v3_2_3_tx_bs_tri
-- Compiling module high_speed_selectio_wiz_v3_2_3_rx_bs
-- Compiling module high_speed_selectio_wiz_v3_2_3_tx_bs
-- Compiling module high_speed_selectio_wiz_v3_2_3_bs_top

Top level modules:
	high_speed_selectio_wiz_v3_2_3_clk_rst_top
	high_speed_selectio_wiz_v3_2_3_bs_ctrl_top
	high_speed_selectio_wiz_v3_2_3_iobuf_top
	high_speed_selectio_wiz_v3_2_3_bs_top
End time: 22:26:12 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:high_speed_selectio_wiz_v3_2_3)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 16.67 % complete

Compiling verilog library 'ibert_lib_v1_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ibert_lib_v1_0_4)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:26:15 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work ibert_lib_v1_0_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/ibert_lib_v1_0_4/.cxl.verilog.ibert_lib_v1_0_4.ibert_lib_v1_0_4.nt64.cmf 
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\ibert_lib_v1_0\hdl\ibert_lib_v1_0_rfs.v(64): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\ibert_lib_v1_0\hdl\ibert_lib_v1_0_rfs.v(64): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\ibert_lib_v1_0\hdl\ibert_lib_v1_0_rfs.v(64): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\ibert_lib_v1_0\hdl\ibert_lib_v1_0_rfs.v(64): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\ibert_lib_v1_0\hdl\ibert_lib_v1_0_rfs.v(64): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\ibert_lib_v1_0\hdl\ibert_lib_v1_0_rfs.v(64): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\ibert_lib_v1_0\hdl\ibert_lib_v1_0_rfs.v(64): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\ibert_lib_v1_0\hdl\ibert_lib_v1_0_rfs.v(64): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\ibert_lib_v1_0\hdl\ibert_lib_v1_0_rfs.v(64): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\ibert_lib_v1_0\hdl\ibert_lib_v1_0_rfs.v(64): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\ibert_lib_v1_0\hdl\ibert_lib_v1_0_rfs.v(64): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\ibert_lib_v1_0\hdl\ibert_lib_v1_0_rfs.v(64): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\ibert_lib_v1_0\hdl\ibert_lib_v1_0_rfs.v(64): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\ibert_lib_v1_0\hdl\ibert_lib_v1_0_rfs.v(64): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\ibert_lib_v1_0\hdl\ibert_lib_v1_0_rfs.v(64): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\ibert_lib_v1_0\hdl\ibert_lib_v1_0_rfs.v(64): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.

Top level modules:
End time: 22:26:15 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 17

END_COMPILATION_MESSAGES(modelsim:verilog:ibert_lib_v1_0_4)
==============================================================================


compile_simlib: 0 error(s), 17 warning(s), 16.96 % complete

Compiling verilog library 'interlaken_v2_3_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:interlaken_v2_3_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:26:18 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work interlaken_v2_3_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/interlaken_v2_3_1/.cxl.verilog.interlaken_v2_3_1.interlaken_v2_3_1.nt64.cmf 

Top level modules:
End time: 22:26:18 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:interlaken_v2_3_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 17.26 % complete

Compiling verilog library 'in_system_ibert_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:in_system_ibert_v1_0_5)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:26:21 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work in_system_ibert_v1_0_5 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/in_system_ibert_v1_0_5/.cxl.verilog.in_system_ibert_v1_0_5.in_system_ibert_v1_0_5.nt64.cmf 

Top level modules:
End time: 22:26:21 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:in_system_ibert_v1_0_5)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 17.56 % complete

Compiling vhdl library 'iomodule_v3_1_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:iomodule_v3_1_3)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:26:24 on Apr 01,2024
vcom -64 -93 -work iomodule_v3_1_3 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/iomodule_v3_1_3/.cxl.vhdl.iomodule_v3_1_3.iomodule_v3_1_3.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package IOModule_Vote_Pkg
-- Compiling package body IOModule_Vote_Pkg
-- Loading package IOModule_Vote_Pkg
-- Compiling package iomodule_funcs
-- Loading package NUMERIC_STD
-- Compiling package body iomodule_funcs
-- Loading package iomodule_funcs
-- Loading package iomodule_funcs
-- Compiling entity XIL_SRL16E
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\iomodule_v3_1\hdl\iomodule_v3_1_vh_rfs.vhd(685): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\iomodule_v3_1\hdl\iomodule_v3_1_vh_rfs.vhd(685): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\iomodule_v3_1\hdl\iomodule_v3_1_vh_rfs.vhd(690): VHDL Compiler exiting
End time: 22:26:24 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:iomodule_v3_1_3)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 17.86 % complete

Compiling verilog library 'jesd204c_v2_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:jesd204c_v2_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:26:27 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work jesd204c_v2_0_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/jesd204c_v2_0_1/.cxl.verilog.jesd204c_v2_0_1.jesd204c_v2_0_1.nt64.cmf 

Top level modules:
End time: 22:26:27 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:jesd204c_v2_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 18.15 % complete

Compiling verilog library 'jesd204_v7_2_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:jesd204_v7_2_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:26:30 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work jesd204_v7_2_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/jesd204_v7_2_1/.cxl.verilog.jesd204_v7_2_1.jesd204_v7_2_1.nt64.cmf 

Top level modules:
End time: 22:26:30 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:jesd204_v7_2_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 18.45 % complete

Compiling verilog library 'jtag_axi'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:jtag_axi)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:26:33 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work jtag_axi -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/jtag_axi/.cxl.verilog.jtag_axi.jtag_axi.nt64.cmf 

Top level modules:
End time: 22:26:33 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:jtag_axi)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 18.75 % complete

Compiling vhdl library 'lib_cdc_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lib_cdc_v1_0_2)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:26:36 on Apr 01,2024
vcom -64 -93 -work lib_cdc_v1_0_2 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/lib_cdc_v1_0_2/.cxl.vhdl.lib_cdc_v1_0_2.lib_cdc_v1_0_2.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lib_cdc_v1_0\hdl\lib_cdc_v1_0_rfs.vhd(60): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lib_cdc_v1_0\hdl\lib_cdc_v1_0_rfs.vhd(60): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lib_cdc_v1_0\hdl\lib_cdc_v1_0_rfs.vhd(64): VHDL Compiler exiting
End time: 22:26:36 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:lib_cdc_v1_0_2)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 19.05 % complete

Compiling vhdl library 'lib_pkg_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lib_pkg_v1_0_2)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:26:39 on Apr 01,2024
vcom -64 -93 -work lib_pkg_v1_0_2 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/lib_pkg_v1_0_2/.cxl.vhdl.lib_pkg_v1_0_2.lib_pkg_v1_0_2.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package lib_pkg
-- Compiling package body lib_pkg
-- Loading package lib_pkg
End time: 22:26:39 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:lib_pkg_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 19.35 % complete

Compiling vhdl library 'lmb_bram_if_cntlr_v4_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lmb_bram_if_cntlr_v4_0_14)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:26:42 on Apr 01,2024
vcom -64 -93 -work lmb_bram_if_cntlr_v4_0_14 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/lmb_bram_if_cntlr_v4_0_14/.cxl.vhdl.lmb_bram_if_cntlr_v4_0_14.lmb_bram_if_cntlr_v4_0_14.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package lmb_bram_if_funcs
-- Loading package NUMERIC_STD
-- Compiling package body lmb_bram_if_funcs
-- Loading package lmb_bram_if_funcs
-- Loading package lmb_bram_if_funcs
-- Compiling entity MB_LUT6
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lmb_bram_if_cntlr_v4_0\hdl\lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(309): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lmb_bram_if_cntlr_v4_0\hdl\lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(309): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lmb_bram_if_cntlr_v4_0\hdl\lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(311): VHDL Compiler exiting
End time: 22:26:42 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:lmb_bram_if_cntlr_v4_0_14)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 19.64 % complete

Compiling vhdl library 'lmb_v10_v3_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lmb_v10_v3_0_9)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:26:45 on Apr 01,2024
vcom -64 -93 -work lmb_v10_v3_0_9 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/lmb_v10_v3_0_9/.cxl.vhdl.lmb_v10_v3_0_9.lmb_v10_v3_0_9.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity lmb_v10
-- Compiling architecture IMP of lmb_v10
End time: 22:26:45 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:lmb_v10_v3_0_9)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 19.94 % complete

Compiling verilog library 'ltlib_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ltlib_v1_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:26:48 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work ltlib_v1_0_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/ltlib_v1_0_0/.cxl.verilog.ltlib_v1_0_0.ltlib_v1_0_0.nt64.cmf 

Top level modules:
End time: 22:26:48 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:ltlib_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 20.24 % complete

Compiling verilog library 'lut_buffer_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:lut_buffer_v1_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:26:51 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work lut_buffer_v1_0_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/lut_buffer_v1_0_0/.cxl.verilog.lut_buffer_v1_0_0.lut_buffer_v1_0_0.nt64.cmf 

Top level modules:
End time: 22:26:51 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:lut_buffer_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 20.54 % complete

Compiling verilog library 'lut_buffer_v2_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:lut_buffer_v2_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:26:54 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work lut_buffer_v2_0_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/lut_buffer_v2_0_0/.cxl.verilog.lut_buffer_v2_0_0.lut_buffer_v2_0_0.nt64.cmf 

Top level modules:
End time: 22:26:54 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:lut_buffer_v2_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 20.83 % complete

Compiling verilog library 'l_ethernet_v2_3_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:l_ethernet_v2_3_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:26:57 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work l_ethernet_v2_3_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/l_ethernet_v2_3_1/.cxl.verilog.l_ethernet_v2_3_1.l_ethernet_v2_3_1.nt64.cmf 

Top level modules:
End time: 22:27:08 on Apr 01,2024, Elapsed time: 0:00:11
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:l_ethernet_v2_3_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 21.13 % complete

Compiling vhdl library 'microblaze_v10_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:microblaze_v10_0_5)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:27:10 on Apr 01,2024
vcom -64 -93 -work microblaze_v10_0_5 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/microblaze_v10_0_5/.cxl.vhdl.microblaze_v10_0_5.microblaze_v10_0_5.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\microblaze_v10_0\hdl\microblaze_v10_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\microblaze_v10_0\hdl\microblaze_v10_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\microblaze_v10_0\hdl\microblaze_v10_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:27:11 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:microblaze_v10_0_5)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 21.43 % complete

Compiling vhdl library 'microblaze_v9_5_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:microblaze_v9_5_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:27:13 on Apr 01,2024
vcom -64 -93 -work microblaze_v9_5_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/microblaze_v9_5_4/.cxl.vhdl.microblaze_v9_5_4.microblaze_v9_5_4.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\microblaze_v9_5\hdl\microblaze_v9_5_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\microblaze_v9_5\hdl\microblaze_v9_5_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\microblaze_v9_5\hdl\microblaze_v9_5_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:27:14 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:microblaze_v9_5_4)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 21.73 % complete

Compiling vhdl library 'mii_to_rmii_v2_0_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:mii_to_rmii_v2_0_17)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:27:16 on Apr 01,2024
vcom -64 -93 -work mii_to_rmii_v2_0_17 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/mii_to_rmii_v2_0_17/.cxl.vhdl.mii_to_rmii_v2_0_17.mii_to_rmii_v2_0_17.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity rx_fifo_loader
-- Compiling architecture simulation of rx_fifo_loader
-- Compiling entity rx_fifo_disposer
-- Compiling architecture simulation of rx_fifo_disposer
-- Compiling entity rx_fifo
-- Compiling architecture simulation of rx_fifo
-- Compiling entity SRL_FIFO
-- Compiling architecture IMP of SRL_FIFO
-- Compiling entity rmii_tx_fixed
-- Compiling architecture simulation of rmii_tx_fixed
-- Compiling entity rmii_tx_agile
-- Compiling architecture simulation of rmii_tx_agile
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity rmii_rx_fixed
-- Compiling architecture simulation of rmii_rx_fixed
-- Loading entity SRL_FIFO
-- Compiling entity rmii_rx_agile
-- Compiling architecture simulation of rmii_rx_agile
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\mii_to_rmii_v2_0\hdl\mii_to_rmii_v2_0_vh_rfs.vhd(4120): (vcom-1195) Cannot find expanded name "unisim.Vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\mii_to_rmii_v2_0\hdl\mii_to_rmii_v2_0_vh_rfs.vhd(4120): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\mii_to_rmii_v2_0\hdl\mii_to_rmii_v2_0_vh_rfs.vhd(4153): VHDL Compiler exiting
End time: 22:27:17 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:mii_to_rmii_v2_0_17)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 22.02 % complete

Compiling verilog library 'mipi_csi2_rx_ctrl_v1_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:mipi_csi2_rx_ctrl_v1_0_7)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:27:20 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work mipi_csi2_rx_ctrl_v1_0_7 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/mipi_csi2_rx_ctrl_v1_0_7/.cxl.verilog.mipi_csi2_rx_ctrl_v1_0_7.mipi_csi2_rx_ctrl_v1_0_7.nt64.cmf 

Top level modules:
End time: 22:27:21 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:mipi_csi2_rx_ctrl_v1_0_7)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 22.32 % complete

Compiling verilog library 'mipi_csi2_tx_ctrl_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:mipi_csi2_tx_ctrl_v1_0_3)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:27:23 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work mipi_csi2_tx_ctrl_v1_0_3 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/mipi_csi2_tx_ctrl_v1_0_3/.cxl.verilog.mipi_csi2_tx_ctrl_v1_0_3.mipi_csi2_tx_ctrl_v1_0_3.nt64.cmf 

Top level modules:
End time: 22:27:26 on Apr 01,2024, Elapsed time: 0:00:03
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:mipi_csi2_tx_ctrl_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 22.62 % complete

Compiling verilog library 'mipi_dphy_v4_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:mipi_dphy_v4_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:27:28 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work mipi_dphy_v4_0_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/mipi_dphy_v4_0_1/.cxl.verilog.mipi_dphy_v4_0_1.mipi_dphy_v4_0_1.nt64.cmf 

Top level modules:
End time: 22:27:29 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:mipi_dphy_v4_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 22.92 % complete

Compiling verilog library 'mipi_dsi_tx_ctrl_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:mipi_dsi_tx_ctrl_v1_0_5)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:27:31 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work mipi_dsi_tx_ctrl_v1_0_5 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/mipi_dsi_tx_ctrl_v1_0_5/.cxl.verilog.mipi_dsi_tx_ctrl_v1_0_5.mipi_dsi_tx_ctrl_v1_0_5.nt64.cmf 

Top level modules:
End time: 22:27:32 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:mipi_dsi_tx_ctrl_v1_0_5)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 23.21 % complete

Compiling vhdl library 'mutex_v2_1_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:mutex_v2_1_8)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:27:34 on Apr 01,2024
vcom -64 -93 -work mutex_v2_1_8 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/mutex_v2_1_8/.cxl.vhdl.mutex_v2_1_8.mutex_v2_1_8.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pselect
-- Compiling architecture imp of pselect
-- Compiling entity Gen_DRAM
-- Compiling architecture syn of Gen_DRAM
-- Loading package NUMERIC_STD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\mutex_v2_1\hdl\mutex_v2_1_vh_rfs.vhd(459): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\mutex_v2_1\hdl\mutex_v2_1_vh_rfs.vhd(459): Unknown expanded name.
-- Loading entity Gen_DRAM
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\mutex_v2_1\hdl\mutex_v2_1_vh_rfs.vhd(465): VHDL Compiler exiting
End time: 22:27:35 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:mutex_v2_1_8)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 23.51 % complete

Compiling verilog library 'oddr_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:oddr_v1_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:27:38 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work oddr_v1_0_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/oddr_v1_0_0/.cxl.verilog.oddr_v1_0_0.oddr_v1_0_0.nt64.cmf 
-- Compiling module oddr_v1_0_0_oddr

Top level modules:
	oddr_v1_0_0_oddr
End time: 22:27:38 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:oddr_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 23.81 % complete

Compiling vhdl library 'pci32_v5_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:pci32_v5_0_9)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:27:41 on Apr 01,2024
vcom -64 -93 -work pci32_v5_0_9 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/pci32_v5_0_9/.cxl.vhdl.pci32_v5_0_9.pci32_v5_0_9.nt64.cmf 
-- Loading package STANDARD
End time: 22:27:41 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:pci32_v5_0_9)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 24.11 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/pci32_v5_0_9".
Errors: 0, Warnings: 1

Compiling verilog library 'pci32_v5_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:pci32_v5_0_9)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:27:44 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work pci32_v5_0_9 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/pci32_v5_0_9/.cxl.verilog.pci32_v5_0_9.pci32_v5_0_9.nt64.cmf 

Top level modules:
End time: 22:27:44 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:pci32_v5_0_9)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 24.40 % complete

Compiling vhdl library 'pci64_v5_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:pci64_v5_0_9)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:27:47 on Apr 01,2024
vcom -64 -93 -work pci64_v5_0_9 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/pci64_v5_0_9/.cxl.vhdl.pci64_v5_0_9.pci64_v5_0_9.nt64.cmf 
-- Loading package STANDARD
End time: 22:27:47 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:pci64_v5_0_9)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 24.70 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/pci64_v5_0_9".
Errors: 0, Warnings: 1

Compiling verilog library 'pci64_v5_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:pci64_v5_0_9)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:27:50 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work pci64_v5_0_9 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/pci64_v5_0_9/.cxl.verilog.pci64_v5_0_9.pci64_v5_0_9.nt64.cmf 

Top level modules:
End time: 22:27:50 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:pci64_v5_0_9)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 25.00 % complete

Compiling verilog library 'pcie_jtag_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:pcie_jtag_v1_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:27:53 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work pcie_jtag_v1_0_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/pcie_jtag_v1_0_0/.cxl.verilog.pcie_jtag_v1_0_0.pcie_jtag_v1_0_0.nt64.cmf 

Top level modules:
End time: 22:27:53 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:pcie_jtag_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 25.30 % complete

Compiling vhdl library 'pc_cfr_v6_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:pc_cfr_v6_0_6)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:27:56 on Apr 01,2024
vcom -64 -93 -work pc_cfr_v6_0_6 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/pc_cfr_v6_0_6/.cxl.vhdl.pc_cfr_v6_0_6.pc_cfr_v6_0_6.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\pc_cfr_v6_0\hdl\pc_cfr_v6_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\pc_cfr_v6_0\hdl\pc_cfr_v6_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\pc_cfr_v6_0\hdl\pc_cfr_v6_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:27:56 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:pc_cfr_v6_0_6)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 25.60 % complete

Compiling vhdl library 'pc_cfr_v6_1_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:pc_cfr_v6_1_2)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:27:59 on Apr 01,2024
vcom -64 -93 -work pc_cfr_v6_1_2 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/pc_cfr_v6_1_2/.cxl.vhdl.pc_cfr_v6_1_2.pc_cfr_v6_1_2.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\pc_cfr_v6_1\hdl\pc_cfr_v6_1_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\pc_cfr_v6_1\hdl\pc_cfr_v6_1_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\pc_cfr_v6_1\hdl\pc_cfr_v6_1_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:27:59 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:pc_cfr_v6_1_2)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 25.89 % complete

Compiling vhdl library 'pl4_v13_0_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:pl4_v13_0_11)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:28:02 on Apr 01,2024
vcom -64 -93 -work pl4_v13_0_11 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/pl4_v13_0_11/.cxl.vhdl.pl4_v13_0_11.pl4_v13_0_11.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\pl4_v13_0\hdl\pl4_v13_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\pl4_v13_0\hdl\pl4_v13_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\pl4_v13_0\hdl\pl4_v13_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:28:02 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:pl4_v13_0_11)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 26.19 % complete

Compiling verilog library 'rst_vip_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:rst_vip_v1_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:28:05 on Apr 01,2024
vlog -64 -L rst_vip_v1_0_0 -L xilinx_vip "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -sv -work rst_vip_v1_0_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/rst_vip_v1_0_0/.cxl.systemverilog.rst_vip_v1_0_0.rst_vip_v1_0_0.nt64.cmf 
-- Compiling module rst_vip_v1_0_0_top

Top level modules:
	rst_vip_v1_0_0_top
End time: 22:28:05 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:rst_vip_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 26.49 % complete

Compiling verilog library 'smartconnect_v1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:smartconnect_v1_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:28:08 on Apr 01,2024
vlog -64 -L smartconnect_v1_0 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -sv -work smartconnect_v1_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/smartconnect_v1_0/.cxl.systemverilog.smartconnect_v1_0.smartconnect_v1_0.nt64.cmf 
-- Compiling package sc_util_v1_0_vl_rfs_sv_unit
-- Compiling package sc_axi2sc_v1_0_vl_rfs_sv_unit
-- Compiling package sc_exit_v1_0_vl_rfs_sv_unit
-- Compiling package sc_mmu_v1_0_vl_rfs_sv_unit
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
-- Compiling package sc_node_v1_0_vl_rfs_sv_unit
-- Compiling package sc_sc2axi_v1_0_vl_rfs_sv_unit
-- Compiling package sc_si_converter_v1_0_vl_rfs_sv_unit
-- Compiling package sc_splitter_v1_0_vl_rfs_sv_unit
-- Compiling package sc_switchboard_v1_0_vl_rfs_sv_unit
-- Compiling package sc_transaction_regulator_v1_0_vl_rfs_sv_unit

Top level modules:
End time: 22:28:10 on Apr 01,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 17

END_COMPILATION_MESSAGES(modelsim:verilog:smartconnect_v1_0)
==============================================================================


compile_simlib: 0 error(s), 17 warning(s), 26.79 % complete

Compiling verilog library 'sem_ultra_v3_1_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:sem_ultra_v3_1_6)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:28:12 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work sem_ultra_v3_1_6 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/sem_ultra_v3_1_6/.cxl.verilog.sem_ultra_v3_1_6.sem_ultra_v3_1_6.nt64.cmf 

Top level modules:
End time: 22:28:13 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:sem_ultra_v3_1_6)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 27.08 % complete

Compiling verilog library 'sem_v4_1_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:sem_v4_1_10)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:28:15 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work sem_v4_1_10 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/sem_v4_1_10/.cxl.verilog.sem_v4_1_10.sem_v4_1_10.nt64.cmf 

Top level modules:
End time: 22:28:15 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:sem_v4_1_10)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 27.38 % complete

Compiling vhdl library 'system_cache_v4_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:system_cache_v4_0_3)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:28:18 on Apr 01,2024
vcom -64 -93 -work system_cache_v4_0_3 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/system_cache_v4_0_3/.cxl.vhdl.system_cache_v4_0_3.system_cache_v4_0_3.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package system_cache_pkg
-- Compiling package body system_cache_pkg
-- Loading package system_cache_pkg
-- Loading package system_cache_pkg
-- Compiling package system_cache_queue_pkg
-- Compiling package body system_cache_queue_pkg
-- Loading package system_cache_queue_pkg
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\system_cache_v4_0\hdl\system_cache_v4_0_vh_rfs.vhd(2407): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\system_cache_v4_0\hdl\system_cache_v4_0_vh_rfs.vhd(2407): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\system_cache_v4_0\hdl\system_cache_v4_0_vh_rfs.vhd(2410): VHDL Compiler exiting
End time: 22:28:18 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:system_cache_v4_0_3)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 27.68 % complete

Compiling vhdl library 'tcc_decoder_3gpplte_v3_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:tcc_decoder_3gpplte_v3_0_6)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:28:21 on Apr 01,2024
vcom -64 -93 -work tcc_decoder_3gpplte_v3_0_6 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/tcc_decoder_3gpplte_v3_0_6/.cxl.vhdl.tcc_decoder_3gpplte_v3_0_6.tcc_decoder_3gpplte_v3_0_6.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_decoder_3gpplte_v3_0\hdl\tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_decoder_3gpplte_v3_0\hdl\tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_decoder_3gpplte_v3_0\hdl\tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:28:22 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:tcc_decoder_3gpplte_v3_0_6)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 27.98 % complete

Compiling verilog library 'ten_gig_eth_mac_v15_1_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ten_gig_eth_mac_v15_1_4)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:28:24 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work ten_gig_eth_mac_v15_1_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/ten_gig_eth_mac_v15_1_4/.cxl.verilog.ten_gig_eth_mac_v15_1_4.ten_gig_eth_mac_v15_1_4.nt64.cmf 

Top level modules:
End time: 22:28:25 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:ten_gig_eth_mac_v15_1_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 28.27 % complete

Compiling verilog library 'ten_gig_eth_pcs_pma_v6_0_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ten_gig_eth_pcs_pma_v6_0_11)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:28:27 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work ten_gig_eth_pcs_pma_v6_0_11 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/ten_gig_eth_pcs_pma_v6_0_11/.cxl.verilog.ten_gig_eth_pcs_pma_v6_0_11.ten_gig_eth_pcs_pma_v6_0_11.nt64.cmf 

Top level modules:
End time: 22:28:28 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:ten_gig_eth_pcs_pma_v6_0_11)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 28.57 % complete

Compiling vhdl library 'timer_sync_1588_v1_2_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:timer_sync_1588_v1_2_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:28:30 on Apr 01,2024
vcom -64 -93 -work timer_sync_1588_v1_2_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/timer_sync_1588_v1_2_4/.cxl.vhdl.timer_sync_1588_v1_2_4.timer_sync_1588_v1_2_4.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\timer_sync_1588_v1_2\hdl\timer_sync_1588_v1_2_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.VComponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\timer_sync_1588_v1_2\hdl\timer_sync_1588_v1_2_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\timer_sync_1588_v1_2\hdl\timer_sync_1588_v1_2_rfs.vhd(64): VHDL Compiler exiting
End time: 22:28:30 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:timer_sync_1588_v1_2_4)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 28.87 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/timer_sync_1588_v1_2_4".
Errors: 0, Warnings: 1

Compiling verilog library 'timer_sync_1588_v1_2_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:timer_sync_1588_v1_2_4)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:28:33 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work timer_sync_1588_v1_2_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/timer_sync_1588_v1_2_4/.cxl.verilog.timer_sync_1588_v1_2_4.timer_sync_1588_v1_2_4.nt64.cmf 

Top level modules:
End time: 22:28:34 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:timer_sync_1588_v1_2_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 29.17 % complete

Compiling vhdl library 'tmr_inject_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:tmr_inject_v1_0_1)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:28:36 on Apr 01,2024
vcom -64 -93 -work tmr_inject_v1_0_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/tmr_inject_v1_0_1/.cxl.vhdl.tmr_inject_v1_0_1.tmr_inject_v1_0_1.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pselect_mask
-- Compiling architecture imp of pselect_mask
-- Loading package NUMERIC_STD
-- Compiling entity tmr_inject
-- Compiling architecture imp of tmr_inject
-- Loading entity pselect_mask
End time: 22:28:36 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:tmr_inject_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 29.46 % complete

Compiling vhdl library 'tmr_manager_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:tmr_manager_v1_0_2)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:28:39 on Apr 01,2024
vcom -64 -93 -work tmr_manager_v1_0_2 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/tmr_manager_v1_0_2/.cxl.vhdl.tmr_manager_v1_0_2.tmr_manager_v1_0_2.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mb_sync_bit
-- Compiling architecture IMP of mb_sync_bit
-- Loading entity mb_sync_bit
-- Compiling entity mb_sync_vec
-- Compiling architecture IMP of mb_sync_vec
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pselect_mask
-- Compiling architecture imp of pselect_mask
-- Loading package NUMERIC_STD
-- Compiling entity tmr_manager
-- Compiling architecture imp of tmr_manager
-- Loading entity pselect_mask
-- Loading entity mb_sync_vec
End time: 22:28:40 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:tmr_manager_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 29.76 % complete

Compiling vhdl library 'tmr_voter_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:tmr_voter_v1_0_1)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:28:42 on Apr 01,2024
vcom -64 -93 -work tmr_voter_v1_0_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/tmr_voter_v1_0_1/.cxl.vhdl.tmr_voter_v1_0_1.tmr_voter_v1_0_1.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Voter
-- Compiling architecture IMP of Voter
-- Loading entity Voter
-- Compiling entity lmb_voter
-- Compiling architecture imp of lmb_voter
-- Compiling entity s_lmb_voter
-- Compiling architecture imp of s_lmb_voter
-- Compiling entity bram_voter
-- Compiling architecture imp of bram_voter
-- Compiling entity m_bram_voter
-- Compiling architecture imp of m_bram_voter
-- Compiling entity axi_voter
-- Compiling architecture imp of axi_voter
-- Compiling entity s_axi_voter
-- Compiling architecture imp of s_axi_voter
-- Compiling entity s_axis_voter
-- Compiling architecture imp of s_axis_voter
-- Compiling entity m_axis_voter
-- Compiling architecture imp of m_axis_voter
-- Compiling entity trace_voter
-- Compiling architecture imp of trace_voter
-- Compiling entity interrupt_voter
-- Compiling architecture imp of interrupt_voter
-- Compiling entity Comparator
-- Compiling architecture IMP of Comparator
-- Compiling entity lmb_comparator
-- Compiling architecture imp of lmb_comparator
-- Loading entity Comparator
-- Compiling entity s_lmb_comparator
-- Compiling architecture imp of s_lmb_comparator
-- Compiling entity bram_comparator
-- Compiling architecture imp of bram_comparator
-- Compiling entity axi_comparator
-- Compiling architecture imp of axi_comparator
-- Compiling entity s_axi_comparator
-- Compiling architecture imp of s_axi_comparator
-- Compiling entity s_axis_comparator
-- Compiling architecture imp of s_axis_comparator
-- Compiling entity m_axis_comparator
-- Compiling architecture imp of m_axis_comparator
-- Compiling entity trace_comparator
-- Compiling architecture imp of trace_comparator
-- Compiling entity interrupt_comparator
-- Compiling architecture imp of interrupt_comparator
-- Compiling entity tmr_test
-- Compiling architecture imp of tmr_test
-- Compiling entity tmr_comparator
-- Compiling architecture imp of tmr_comparator
-- Loading entity lmb_comparator
-- Loading entity lmb_voter
-- Loading entity s_lmb_comparator
-- Loading entity s_lmb_voter
-- Loading entity bram_comparator
-- Loading entity bram_voter
-- Loading entity axi_comparator
-- Loading entity axi_voter
-- Loading entity s_axi_comparator
-- Loading entity s_axi_voter
-- Loading entity m_axis_comparator
-- Loading entity m_axis_voter
-- Loading entity s_axis_comparator
-- Loading entity s_axis_voter
-- Loading entity trace_comparator
-- Loading entity trace_voter
-- Loading entity interrupt_comparator
-- Loading entity interrupt_voter
-- Loading entity tmr_test
-- Compiling entity tmr_voter
-- Compiling architecture imp of tmr_voter
-- Loading entity m_bram_voter
-- Loading entity tmr_comparator
End time: 22:28:43 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:tmr_voter_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 30.06 % complete

Compiling vhdl library 'tsn_endpoint_ethernet_mac_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:tsn_endpoint_ethernet_mac_v1_0_1)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:28:46 on Apr 01,2024
vcom -64 -93 -work tsn_endpoint_ethernet_mac_v1_0_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/tsn_endpoint_ethernet_mac_v1_0_1/.cxl.vhdl.tsn_endpoint_ethernet_mac_v1_0_1.tsn_endpoint_ethernet_mac_v1_0_1.nt64.cmf 
-- Loading package STANDARD
End time: 22:28:46 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:tsn_endpoint_ethernet_mac_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 30.36 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/tsn_endpoint_ethernet_mac_v1_0_1".
Errors: 0, Warnings: 1

Compiling verilog library 'tsn_endpoint_ethernet_mac_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:tsn_endpoint_ethernet_mac_v1_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:28:49 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work tsn_endpoint_ethernet_mac_v1_0_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/tsn_endpoint_ethernet_mac_v1_0_1/.cxl.verilog.tsn_endpoint_ethernet_mac_v1_0_1.tsn_endpoint_ethernet_mac_v1_0_1.nt64.cmf 

Top level modules:
End time: 22:28:49 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:tsn_endpoint_ethernet_mac_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 30.65 % complete

Compiling vhdl library 'uhdsdi_gt_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:uhdsdi_gt_v1_0_0)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:28:52 on Apr 01,2024
vcom -64 -93 -work uhdsdi_gt_v1_0_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/uhdsdi_gt_v1_0_0/.cxl.vhdl.uhdsdi_gt_v1_0_0.uhdsdi_gt_v1_0_0.nt64.cmf 
-- Loading package STANDARD
End time: 22:28:52 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:uhdsdi_gt_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 30.95 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/uhdsdi_gt_v1_0_0".
Errors: 0, Warnings: 1

Compiling verilog library 'uhdsdi_gt_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:uhdsdi_gt_v1_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:28:55 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work uhdsdi_gt_v1_0_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/uhdsdi_gt_v1_0_0/.cxl.verilog.uhdsdi_gt_v1_0_0.uhdsdi_gt_v1_0_0.nt64.cmf 
-- Compiling module uhdsdi_drp_control
-- Compiling module uhdsdi_rate_detect
-- Compiling module uhdsdi_control
-- Compiling module uhdsdi_rx_control
-- Compiling module uhdsdi_tx_control
-- Compiling module uhdsdi_gt_sync_block
-- Compiling module uhdsdi_drp_control_fsm
-- Compiling module gtwizard_ultrascale_v1_7_2_1_bit_synchronizer
-- Compiling module gtwizard_ultrascale_v1_7_2_1_gte4_drp_arb
-- Compiling module gtwizard_ultrascale_v1_7_2_1_gthe3_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_7_2_1_gthe3_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_7_2_1_gthe4_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_7_2_1_gthe4_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_7_2_1_gthe4_cpll_cal_rx
-- Compiling module gtwizard_ultrascale_v1_7_2_1_gthe4_cpll_cal_tx
-- Compiling module gtwizard_ultrascale_v1_7_2_1_gthe4_delay_powergood
-- Compiling module gtwizard_ultrascale_v1_7_2_1_gtwiz_buffbypass_rx
-- Compiling module gtwizard_ultrascale_v1_7_2_1_gtwiz_buffbypass_tx
-- Compiling module gtwizard_ultrascale_v1_7_2_1_gtwiz_reset
-- Compiling module gtwizard_ultrascale_v1_7_2_1_gtwiz_userclk_rx
-- Compiling module gtwizard_ultrascale_v1_7_2_1_gtwiz_userclk_tx
-- Compiling module gtwizard_ultrascale_v1_7_2_1_gtwiz_userdata_rx
-- Compiling module gtwizard_ultrascale_v1_7_2_1_gtwiz_userdata_tx
-- Compiling module gtwizard_ultrascale_v1_7_2_1_gtye4_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_7_2_1_gtye4_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_7_2_1_gtye4_cpll_cal_rx
-- Compiling module gtwizard_ultrascale_v1_7_2_1_gtye4_cpll_cal_tx
-- Compiling module gtwizard_ultrascale_v1_7_2_1_gtye4_delay_powergood
-- Compiling module gtwizard_ultrascale_v1_7_2_1_reset_inv_synchronizer
-- Compiling module gtwizard_ultrascale_v1_7_2_1_reset_synchronizer
-- Compiling module gtwizard_ultrascale_v1_7_2_1_gthe4_channel
-- Compiling module uhdsdi_gtwiz
-- Compiling module uhdsdi_gtwiz_gthe4_channel_wrapper
-- Compiling module uhdsdi_gtwiz_gtwizard_gthe4
-- Compiling module uhdsdi_gtwiz_gtwizard_top
-- Compiling module uhdsdi_gthe4_common
-- Compiling module uhdsdi_gthe4_common_wrapper
-- Compiling module uhdsdi_multigt_wrapper

Top level modules:
	uhdsdi_control
	gtwizard_ultrascale_v1_7_2_1_gtye4_delay_powergood
	uhdsdi_multigt_wrapper
End time: 22:28:55 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:uhdsdi_gt_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 31.25 % complete

Compiling verilog library 'usxgmii_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:usxgmii_v1_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:28:58 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work usxgmii_v1_0_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/usxgmii_v1_0_1/.cxl.verilog.usxgmii_v1_0_1.usxgmii_v1_0_1.nt64.cmf 

Top level modules:
End time: 22:28:58 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:usxgmii_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 31.55 % complete

Compiling verilog library 'util_idelay_ctrl_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:util_idelay_ctrl_v1_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:29:01 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work util_idelay_ctrl_v1_0_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/util_idelay_ctrl_v1_0_1/.cxl.verilog.util_idelay_ctrl_v1_0_1.util_idelay_ctrl_v1_0_1.nt64.cmf 
-- Compiling module util_idelay_ctrl_v1_0_1_util_idelay_ctrl

Top level modules:
	util_idelay_ctrl_v1_0_1_util_idelay_ctrl
End time: 22:29:01 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:util_idelay_ctrl_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 31.85 % complete

Compiling verilog library 'util_reduced_logic_v2_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:util_reduced_logic_v2_0_3)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:29:04 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work util_reduced_logic_v2_0_3 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/util_reduced_logic_v2_0_3/.cxl.verilog.util_reduced_logic_v2_0_3.util_reduced_logic_v2_0_3.nt64.cmf 
-- Compiling module util_reduced_logic_v2_0_3_util_reduced_logic

Top level modules:
	util_reduced_logic_v2_0_3_util_reduced_logic
End time: 22:29:04 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:util_reduced_logic_v2_0_3)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 32.14 % complete

Compiling verilog library 'util_vector_logic_v2_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:util_vector_logic_v2_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:29:07 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work util_vector_logic_v2_0_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/util_vector_logic_v2_0_1/.cxl.verilog.util_vector_logic_v2_0_1.util_vector_logic_v2_0_1.nt64.cmf 
-- Compiling module util_vector_logic_v2_0_1_util_vector_logic

Top level modules:
	util_vector_logic_v2_0_1_util_vector_logic
End time: 22:29:07 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:util_vector_logic_v2_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 32.44 % complete

Compiling verilog library 'vfb_v1_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:vfb_v1_0_9)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:29:10 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work vfb_v1_0_9 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/vfb_v1_0_9/.cxl.verilog.vfb_v1_0_9.vfb_v1_0_9.nt64.cmf 
-- Compiling module vfb_v1_0_9_arst_ff
-- Compiling module vfb_v1_0_9_reorder
-- Compiling module vfb_v1_0_9_op_inf

Top level modules:
	vfb_v1_0_9_arst_ff
	vfb_v1_0_9_reorder
	vfb_v1_0_9_op_inf
End time: 22:29:10 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:vfb_v1_0_9)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 32.74 % complete

Compiling verilog library 'video_frame_crc_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:video_frame_crc_v1_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:29:13 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work video_frame_crc_v1_0_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/video_frame_crc_v1_0_0/.cxl.verilog.video_frame_crc_v1_0_0.video_frame_crc_v1_0_0.nt64.cmf 
-- Compiling module video_frame_crc_v1_0_0_S_AXI
-- Compiling module video_frame_crc_v1_0_0
-- Compiling module crc_16_comp

Top level modules:
	video_frame_crc_v1_0_0
End time: 22:29:13 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:video_frame_crc_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 33.04 % complete

Compiling vhdl library 'vid_edid_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:vid_edid_v1_0_0)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:29:16 on Apr 01,2024
vcom -64 -93 -work vid_edid_v1_0_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/vid_edid_v1_0_0/.cxl.vhdl.vid_edid_v1_0_0.vid_edid_v1_0_0.nt64.cmf 
-- Loading package STANDARD
-- Compiling package vid_edid_v1_0_0_family_support
-- Compiling package body vid_edid_v1_0_0_family_support
-- Loading package vid_edid_v1_0_0_family_support
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package vid_edid_v1_0_0_family_support
-- Compiling entity vid_edid_v1_0_0_pselect_f
-- Compiling architecture imp of vid_edid_v1_0_0_pselect_f
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package vid_edid_v1_0_0_proc_common_pkg
-- Compiling package body vid_edid_v1_0_0_proc_common_pkg
-- Loading package vid_edid_v1_0_0_proc_common_pkg
-- Loading package NUMERIC_STD
-- Compiling entity vid_edid_v1_0_0_counter_f
-- Compiling architecture imp of vid_edid_v1_0_0_counter_f
-- Compiling package vid_edid_v1_0_0_common_pkg
-- Compiling package body vid_edid_v1_0_0_common_pkg
-- Loading package vid_edid_v1_0_0_common_pkg
-- Compiling entity vid_edid_v1_0_0_multiplexor
-- Compiling architecture RTL of vid_edid_v1_0_0_multiplexor
-- Loading package vid_edid_v1_0_0_proc_common_pkg
-- Compiling entity vid_edid_v1_0_0_axilite_sif
-- Compiling architecture RTL of vid_edid_v1_0_0_axilite_sif
-- Compiling entity vid_edid_v1_0_0_apb_mif
-- Compiling architecture RTL of vid_edid_v1_0_0_apb_mif
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity vid_edid_v1_0_0_psel_decoder
-- Compiling architecture RTL of vid_edid_v1_0_0_psel_decoder
-- Loading package vid_edid_v1_0_0_common_pkg
-- Compiling entity vid_edid_v1_0_0_rom
-- Compiling architecture rtl of vid_edid_v1_0_0_rom
-- Compiling entity vid_edid_v1_0_0_axi_apb_bridge
-- Compiling architecture RTL of vid_edid_v1_0_0_axi_apb_bridge
-- Compiling entity vid_edid_v1_0_0_edid_rom
-- Compiling architecture rtl of vid_edid_v1_0_0_edid_rom
-- Loading entity vid_edid_v1_0_0_rom
End time: 22:29:16 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:vid_edid_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 33.33 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/vid_edid_v1_0_0".
Errors: 0, Warnings: 1

Compiling verilog library 'vid_edid_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:vid_edid_v1_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:29:19 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work vid_edid_v1_0_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/vid_edid_v1_0_0/.cxl.verilog.vid_edid_v1_0_0.vid_edid_v1_0_0.nt64.cmf 
-- Compiling module vid_edid_v1_0_0
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\vid_edid_v1_0\hdl\vid_edid_v1_0_rfs.v(37): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\vid_edid_v1_0\hdl\vid_edid_v1_0_rfs.v(48): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
	vid_edid_v1_0_0
End time: 22:29:19 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 3

END_COMPILATION_MESSAGES(modelsim:verilog:vid_edid_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 3 warning(s), 33.63 % complete

Compiling vhdl library 'vid_phy_controller_v2_1_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:vid_phy_controller_v2_1_1)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:29:22 on Apr 01,2024
vcom -64 -93 -work vid_phy_controller_v2_1_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/vid_phy_controller_v2_1_1/.cxl.vhdl.vid_phy_controller_v2_1_1.vid_phy_controller_v2_1_1.nt64.cmf 
-- Loading package STANDARD
-- Compiling entity bs_flex
-- Compiling architecture behavior of bs_flex
-- Compiling entity control
-- Compiling architecture behavior of control
-- Compiling entity rotwdt
-- Compiling architecture behavior of rotwdt
-- Compiling entity nidru_20_wrapper
-- Compiling architecture Behavioral of nidru_20_wrapper
End time: 22:29:22 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:vid_phy_controller_v2_1_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 33.93 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/vid_phy_controller_v2_1_1".
Errors: 0, Warnings: 1

Compiling verilog library 'vid_phy_controller_v2_1_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:vid_phy_controller_v2_1_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:29:26 on Apr 01,2024
vlog -64 -L vid_phy_controller_v2_1_1 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -sv -work vid_phy_controller_v2_1_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/vid_phy_controller_v2_1_1/.cxl.systemverilog.vid_phy_controller_v2_1_1.vid_phy_controller_v2_1_1.nt64.cmf 
-- Compiling module vid_phy_controller_v2_1_1_lib_rst_v1_0
-- Compiling module vid_phy_controller_v2_1_1_lib_sync_v1_0
-- Compiling module vid_phy_controller_v2_1_1_lib_cap_v1_0
-- Compiling module vid_phy_controller_v2_1_1_lib_edge_v1_0
-- Compiling module vid_phy_controller_v2_1_1_lib_cda_gray_v1_0
-- Compiling module vid_phy_controller_v2_1_1_lib_fifo_sc_v1_0
-- Compiling module vid_phy_controller_v2_1_1_lib_fifo_dc_v1_0
-- Compiling module vid_phy_controller_v2_1_1_lib_div_v1_0
-- Compiling module vid_phy_controller_v2_1_1_datawidth_conv
-- Compiling module vid_phy_controller_v2_1_1_dru

Top level modules:
	vid_phy_controller_v2_1_1_lib_sync_v1_0
	vid_phy_controller_v2_1_1_lib_cap_v1_0
	vid_phy_controller_v2_1_1_lib_edge_v1_0
	vid_phy_controller_v2_1_1_lib_fifo_sc_v1_0
	vid_phy_controller_v2_1_1_lib_div_v1_0
	vid_phy_controller_v2_1_1_datawidth_conv
	vid_phy_controller_v2_1_1_dru
End time: 22:29:26 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:vid_phy_controller_v2_1_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 34.23 % complete

Compiling verilog library 'v_csc_v1_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_csc_v1_0_9)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:29:29 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work v_csc_v1_0_9 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_csc_v1_0_9/.cxl.verilog.v_csc_v1_0_9.v_csc_v1_0_9.nt64.cmf 
End time: 22:29:29 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:v_csc_v1_0_9)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 34.52 % complete

Compiling vhdl library 'v_deinterlacer_v4_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:v_deinterlacer_v4_0_12)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:29:32 on Apr 01,2024
vcom -64 -93 -work v_deinterlacer_v4_0_12 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_deinterlacer_v4_0_12/.cxl.vhdl.v_deinterlacer_v4_0_12.v_deinterlacer_v4_0_12.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_deinterlacer_v4_0\hdl\v_deinterlacer_v4_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_deinterlacer_v4_0\hdl\v_deinterlacer_v4_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_deinterlacer_v4_0\hdl\v_deinterlacer_v4_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:29:32 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:v_deinterlacer_v4_0_12)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 34.82 % complete

Compiling verilog library 'v_deinterlacer_v5_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_deinterlacer_v5_0_9)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:29:35 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work v_deinterlacer_v5_0_9 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_deinterlacer_v5_0_9/.cxl.verilog.v_deinterlacer_v5_0_9.v_deinterlacer_v5_0_9.nt64.cmf 
End time: 22:29:35 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:v_deinterlacer_v5_0_9)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 35.12 % complete

Compiling verilog library 'v_demosaic_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_demosaic_v1_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:29:38 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work v_demosaic_v1_0_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_demosaic_v1_0_1/.cxl.verilog.v_demosaic_v1_0_1.v_demosaic_v1_0_1.nt64.cmf 
End time: 22:29:38 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:v_demosaic_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 35.42 % complete

Compiling verilog library 'v_frmbuf_rd_v2_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_frmbuf_rd_v2_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:29:41 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work v_frmbuf_rd_v2_0_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_frmbuf_rd_v2_0_1/.cxl.verilog.v_frmbuf_rd_v2_0_1.v_frmbuf_rd_v2_0_1.nt64.cmf 
End time: 22:29:41 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:v_frmbuf_rd_v2_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 35.71 % complete

Compiling verilog library 'v_frmbuf_wr_v2_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_frmbuf_wr_v2_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:29:44 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work v_frmbuf_wr_v2_0_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_frmbuf_wr_v2_0_1/.cxl.verilog.v_frmbuf_wr_v2_0_1.v_frmbuf_wr_v2_0_1.nt64.cmf 
End time: 22:29:44 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:v_frmbuf_wr_v2_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 36.01 % complete

Compiling verilog library 'v_gamma_lut_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_gamma_lut_v1_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:29:47 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work v_gamma_lut_v1_0_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_gamma_lut_v1_0_1/.cxl.verilog.v_gamma_lut_v1_0_1.v_gamma_lut_v1_0_1.nt64.cmf 
End time: 22:29:47 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:v_gamma_lut_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 36.31 % complete

Compiling verilog library 'v_hcresampler_v1_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_hcresampler_v1_0_9)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:29:50 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work v_hcresampler_v1_0_9 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_hcresampler_v1_0_9/.cxl.verilog.v_hcresampler_v1_0_9.v_hcresampler_v1_0_9.nt64.cmf 
End time: 22:29:50 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:v_hcresampler_v1_0_9)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 36.61 % complete

Compiling verilog library 'v_hdmi_rx_v2_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_hdmi_rx_v2_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:29:53 on Apr 01,2024
vlog -64 -L v_hdmi_rx_v2_0_0 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -sv -work v_hdmi_rx_v2_0_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_hdmi_rx_v2_0_0/.cxl.systemverilog.v_hdmi_rx_v2_0_0.v_hdmi_rx_v2_0_0.nt64.cmf 
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v2_0/hdl/v_hdmi_rx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 22:29:54 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 51

END_COMPILATION_MESSAGES(modelsim:verilog:v_hdmi_rx_v2_0_0)
==============================================================================


compile_simlib: 0 error(s), 51 warning(s), 36.90 % complete

Compiling verilog library 'v_hdmi_rx_v3_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_hdmi_rx_v3_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:29:56 on Apr 01,2024
vlog -64 -L v_hdmi_rx_v3_0_0 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -sv -work v_hdmi_rx_v3_0_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_hdmi_rx_v3_0_0/.cxl.systemverilog.v_hdmi_rx_v3_0_0.v_hdmi_rx_v3_0_0.nt64.cmf 
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 22:29:57 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 428

END_COMPILATION_MESSAGES(modelsim:verilog:v_hdmi_rx_v3_0_0)
==============================================================================


compile_simlib: 0 error(s), 428 warning(s), 37.20 % complete

Compiling verilog library 'v_hdmi_tx_v2_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_hdmi_tx_v2_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:29:59 on Apr 01,2024
vlog -64 -L v_hdmi_tx_v2_0_0 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -sv -work v_hdmi_tx_v2_0_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_hdmi_tx_v2_0_0/.cxl.systemverilog.v_hdmi_tx_v2_0_0.v_hdmi_tx_v2_0_0.nt64.cmf 
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v2_0/hdl/v_hdmi_tx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v2_0/hdl/v_hdmi_tx_v2_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 22:30:00 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 3

END_COMPILATION_MESSAGES(modelsim:verilog:v_hdmi_tx_v2_0_0)
==============================================================================


compile_simlib: 0 error(s), 3 warning(s), 37.50 % complete

Compiling verilog library 'v_hdmi_tx_v3_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_hdmi_tx_v3_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:30:02 on Apr 01,2024
vlog -64 -L v_hdmi_tx_v3_0_0 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -sv -work v_hdmi_tx_v3_0_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_hdmi_tx_v3_0_0/.cxl.systemverilog.v_hdmi_tx_v3_0_0.v_hdmi_tx_v3_0_0.nt64.cmf 
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 22:30:03 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 117

END_COMPILATION_MESSAGES(modelsim:verilog:v_hdmi_tx_v3_0_0)
==============================================================================


compile_simlib: 0 error(s), 117 warning(s), 37.80 % complete

Compiling verilog library 'v_hscaler_v1_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_hscaler_v1_0_9)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:30:06 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work v_hscaler_v1_0_9 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_hscaler_v1_0_9/.cxl.verilog.v_hscaler_v1_0_9.v_hscaler_v1_0_9.nt64.cmf 
End time: 22:30:06 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:v_hscaler_v1_0_9)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 38.10 % complete

Compiling verilog library 'v_letterbox_v1_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_letterbox_v1_0_9)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:30:09 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work v_letterbox_v1_0_9 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_letterbox_v1_0_9/.cxl.verilog.v_letterbox_v1_0_9.v_letterbox_v1_0_9.nt64.cmf 
End time: 22:30:09 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:v_letterbox_v1_0_9)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 38.39 % complete

Compiling verilog library 'v_mix_v2_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_mix_v2_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:30:12 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work v_mix_v2_0_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_mix_v2_0_1/.cxl.verilog.v_mix_v2_0_1.v_mix_v2_0_1.nt64.cmf 
End time: 22:30:12 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:v_mix_v2_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 38.69 % complete

Compiling verilog library 'v_sdi_rx_vid_bridge_v2_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_sdi_rx_vid_bridge_v2_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:30:15 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work v_sdi_rx_vid_bridge_v2_0_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_sdi_rx_vid_bridge_v2_0_0/.cxl.verilog.v_sdi_rx_vid_bridge_v2_0_0.v_sdi_rx_vid_bridge_v2_0_0.nt64.cmf 
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_lib_sync_fifo
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_lib_sync_bus
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_12g_ce_gen
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_12g_converter
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_12g_fifo
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_12g_formatter
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_12g_trs_decode
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_12g
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_3g_ce_gen
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_3g_converter
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_3g_fifo
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_3g_formatter
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_3g_sync_extract
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_3g_trs_decode
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0_3g
-- Compiling module v_sdi_rx_vid_bridge_v2_0_0

Top level modules:
	v_sdi_rx_vid_bridge_v2_0_0_lib_sync_fifo
	v_sdi_rx_vid_bridge_v2_0_0_lib_sync_bus
	v_sdi_rx_vid_bridge_v2_0_0
End time: 22:30:15 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:v_sdi_rx_vid_bridge_v2_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 38.99 % complete

Compiling verilog library 'v_smpte_sdi_v3_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_smpte_sdi_v3_0_8)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:30:18 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work v_smpte_sdi_v3_0_8 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_smpte_sdi_v3_0_8/.cxl.verilog.v_smpte_sdi_v3_0_8.v_smpte_sdi_v3_0_8.nt64.cmf 
-- Compiling module v_smpte_sdi_v3_0_8_anc_rx
-- Compiling module v_smpte_sdi_v3_0_8_autodetect
-- Compiling module v_smpte_sdi_v3_0_8_edh_crc
-- Compiling module v_smpte_sdi_v3_0_8_edh_crc16
-- Compiling module v_smpte_sdi_v3_0_8_edh_errcnt
-- Compiling module v_smpte_sdi_v3_0_8_edh_flags
-- Compiling module v_smpte_sdi_v3_0_8_edh_loc
-- Compiling module v_smpte_sdi_v3_0_8_edh_processor
-- Compiling module v_smpte_sdi_v3_0_8_edh_rx
-- Compiling module v_smpte_sdi_v3_0_8_edh_tx
-- Compiling module v_smpte_sdi_v3_0_8_fly_field
-- Compiling module v_smpte_sdi_v3_0_8_fly_fsm
-- Compiling module v_smpte_sdi_v3_0_8_fly_horz
-- Compiling module v_smpte_sdi_v3_0_8_fly_vert
-- Compiling module v_smpte_sdi_v3_0_8_flywheel
-- Compiling module v_smpte_sdi_v3_0_8_hdsdi_crc2
-- Compiling module v_smpte_sdi_v3_0_8_hdsdi_insert_crc
-- Compiling module v_smpte_sdi_v3_0_8_hdsdi_insert_ln
-- Compiling module v_smpte_sdi_v3_0_8_hdsdi_rx_crc
-- Compiling module v_smpte_sdi_v3_0_8_multi_sdi_decoder
-- Compiling module v_smpte_sdi_v3_0_8_multi_sdi_encoder
-- Compiling module v_smpte_sdi_v3_0_8_multi_sdi_framer
-- Compiling module v_smpte_sdi_v3_0_8_mux12_wide
-- Compiling module v_smpte_sdi_v3_0_8_sdi_bitrep_20b
-- Compiling module v_smpte_sdi_v3_0_8_SMPTE352_vpid_capture
-- Compiling module v_smpte_sdi_v3_0_8_SMPTE352_vpid_insert
-- Compiling module v_smpte_sdi_v3_0_8_SMPTE425_B_demux2
-- Compiling module v_smpte_sdi_v3_0_8_smpte_encoder
-- Compiling module v_smpte_sdi_v3_0_8_triple_sdi_reset
-- Compiling module v_smpte_sdi_v3_0_8_triple_sdi_rx
-- Compiling module v_smpte_sdi_v3_0_8_triple_sdi_rx_autorate
-- Compiling module v_smpte_sdi_v3_0_8_triple_sdi_transport_detect
-- Compiling module v_smpte_sdi_v3_0_8_triple_sdi_tx_output
-- Compiling module v_smpte_sdi_v3_0_8_triple_sdi_vpid_insert
-- Compiling module v_smpte_sdi_v3_0_8_trs_detect
-- Compiling module v_smpte_sdi_v3_0_8_trsgen
-- Compiling module v_smpte_sdi_v3_0_8_video_decode
-- Compiling module v_smpte_sdi_v3_0_8

Top level modules:
	v_smpte_sdi_v3_0_8
End time: 22:30:18 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:v_smpte_sdi_v3_0_8)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 39.29 % complete

Compiling vhdl library 'v_smpte_uhdsdi_rx_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:v_smpte_uhdsdi_rx_v1_0_0)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:30:21 on Apr 01,2024
vcom -64 -93 -work v_smpte_uhdsdi_rx_v1_0_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_smpte_uhdsdi_rx_v1_0_0/.cxl.vhdl.v_smpte_uhdsdi_rx_v1_0_0.v_smpte_uhdsdi_rx_v1_0_0.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_SIGNED
-- Compiling entity cross_clk_reg
-- Compiling architecture rtl of cross_clk_reg
-- Compiling entity cross_clk_bus
-- Compiling architecture rtl of cross_clk_bus
-- Compiling entity map_pulse
-- Compiling architecture struct of map_pulse
End time: 22:30:21 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:v_smpte_uhdsdi_rx_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 39.58 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/v_smpte_uhdsdi_rx_v1_0_0".
Errors: 0, Warnings: 1

Compiling verilog library 'v_smpte_uhdsdi_rx_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_smpte_uhdsdi_rx_v1_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:30:24 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work v_smpte_uhdsdi_rx_v1_0_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_smpte_uhdsdi_rx_v1_0_0/.cxl.verilog.v_smpte_uhdsdi_rx_v1_0_0.v_smpte_uhdsdi_rx_v1_0_0.nt64.cmf 
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_fly_horz
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_decoder
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_framer
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_errcnt
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_st352_pid_capture
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_crc
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_autodetect
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_demux_4
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_flags
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_trs_restore
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_video_decode
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_processor
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_rx
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_tx
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_autorate
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_loc
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_fly_fsm
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_fly_field
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_crc16
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_transport_detect
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_anc_rx
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_flywheel
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_fly_vert
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_to_demux
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_crc
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_crc2
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_edh_trs_detect
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_s00_axi
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0_rx
-- Compiling module v_smpte_uhdsdi_rx_v1_0_0

Top level modules:
	v_smpte_uhdsdi_rx_v1_0_0
End time: 22:30:24 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:v_smpte_uhdsdi_rx_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 39.88 % complete

Compiling vhdl library 'v_smpte_uhdsdi_tx_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:v_smpte_uhdsdi_tx_v1_0_0)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:30:27 on Apr 01,2024
vcom -64 -93 -work v_smpte_uhdsdi_tx_v1_0_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_smpte_uhdsdi_tx_v1_0_0/.cxl.vhdl.v_smpte_uhdsdi_tx_v1_0_0.v_smpte_uhdsdi_tx_v1_0_0.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_SIGNED
-- Compiling entity cross_clk_reg
-- Compiling architecture rtl of cross_clk_reg
-- Compiling entity cross_clk_bus
-- Compiling architecture rtl of cross_clk_bus
-- Compiling entity map_pulse
-- Compiling architecture struct of map_pulse
End time: 22:30:27 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:v_smpte_uhdsdi_tx_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 40.18 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/v_smpte_uhdsdi_tx_v1_0_0".
Errors: 0, Warnings: 1

Compiling verilog library 'v_smpte_uhdsdi_tx_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_smpte_uhdsdi_tx_v1_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:30:30 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work v_smpte_uhdsdi_tx_v1_0_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_smpte_uhdsdi_tx_v1_0_0/.cxl.verilog.v_smpte_uhdsdi_tx_v1_0_0.v_smpte_uhdsdi_tx_v1_0_0.nt64.cmf 
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_anc_rx
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_flags
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_loc
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_processor
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_mux
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_bitrep_20b
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_video_decode
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_autodetect
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_tx
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_rx
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_channel
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_output
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_syncbit_insert
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_trsgen
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_crc2
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_insert_crc
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_scrambler
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_crc16
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_st352_pid_insert
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_trs_detect
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_fly_horz
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_insert_ln
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_fly_fsm
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_s00_axi
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_errcnt
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_crc
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_flywheel
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_encoder
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_fly_vert
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_edh_fly_field
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0_tx
-- Compiling module v_smpte_uhdsdi_tx_v1_0_0

Top level modules:
	v_smpte_uhdsdi_tx_v1_0_0
End time: 22:30:30 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:v_smpte_uhdsdi_tx_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 40.48 % complete

Compiling verilog library 'v_smpte_uhdsdi_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_smpte_uhdsdi_v1_0_5)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:30:33 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work v_smpte_uhdsdi_v1_0_5 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_smpte_uhdsdi_v1_0_5/.cxl.verilog.v_smpte_uhdsdi_v1_0_5.v_smpte_uhdsdi_v1_0_5.nt64.cmf 
-- Compiling module v_smpte_uhdsdi_v1_0_5_crc2
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_anc_rx
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_autodetect
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_crc16
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_crc
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_errcnt
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_flags
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_fly_field
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_fly_fsm
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_fly_horz
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_fly_vert
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_flywheel
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_loc
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_processor
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_rx
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_trs_detect
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_tx
-- Compiling module v_smpte_uhdsdi_v1_0_5_edh_video_decode
-- Compiling module v_smpte_uhdsdi_v1_0_5_rx_autorate
-- Compiling module v_smpte_uhdsdi_v1_0_5_rx_crc
-- Compiling module v_smpte_uhdsdi_v1_0_5_rx_decoder
-- Compiling module v_smpte_uhdsdi_v1_0_5_rx_demux_4
-- Compiling module v_smpte_uhdsdi_v1_0_5_rx_framer
-- Compiling module v_smpte_uhdsdi_v1_0_5_rx_st352_pid_capture
-- Compiling module v_smpte_uhdsdi_v1_0_5_rx_to_demux
** Warning: (vlog-2083) C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_smpte_uhdsdi_v1_0\hdl\v_smpte_uhdsdi_v1_0_vl_rfs.v(8293): Carriage return (0x0D) is not followed by a newline (0x0A).
-- Compiling module v_smpte_uhdsdi_v1_0_5_rx_transport_detect
-- Compiling module v_smpte_uhdsdi_v1_0_5_rx_trs_restore
-- Compiling module v_smpte_uhdsdi_v1_0_5_rx
-- Compiling module v_smpte_uhdsdi_v1_0_5_tx_bitrep_20b
-- Compiling module v_smpte_uhdsdi_v1_0_5_tx_channel
-- Compiling module v_smpte_uhdsdi_v1_0_5_tx_encoder
-- Compiling module v_smpte_uhdsdi_v1_0_5_tx_insert_crc
-- Compiling module v_smpte_uhdsdi_v1_0_5_tx_insert_ln
-- Compiling module v_smpte_uhdsdi_v1_0_5_tx_mux
-- Compiling module v_smpte_uhdsdi_v1_0_5_tx_output
-- Compiling module v_smpte_uhdsdi_v1_0_5_tx_scrambler
-- Compiling module v_smpte_uhdsdi_v1_0_5_tx_st352_pid_insert
-- Compiling module v_smpte_uhdsdi_v1_0_5_tx_syncbit_insert
-- Compiling module v_smpte_uhdsdi_v1_0_5_tx_trsgen
-- Compiling module v_smpte_uhdsdi_v1_0_5_tx
-- Compiling module v_smpte_uhdsdi_v1_0_5

Top level modules:
	v_smpte_uhdsdi_v1_0_5
End time: 22:30:33 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 2

END_COMPILATION_MESSAGES(modelsim:verilog:v_smpte_uhdsdi_v1_0_5)
==============================================================================


compile_simlib: 0 error(s), 2 warning(s), 40.77 % complete

Compiling verilog library 'v_tpg_v7_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_tpg_v7_0_9)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:30:36 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work v_tpg_v7_0_9 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_tpg_v7_0_9/.cxl.verilog.v_tpg_v7_0_9.v_tpg_v7_0_9.nt64.cmf 
End time: 22:30:36 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:v_tpg_v7_0_9)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 41.07 % complete

Compiling verilog library 'v_vcresampler_v1_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_vcresampler_v1_0_9)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:30:39 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work v_vcresampler_v1_0_9 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_vcresampler_v1_0_9/.cxl.verilog.v_vcresampler_v1_0_9.v_vcresampler_v1_0_9.nt64.cmf 
End time: 22:30:39 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:v_vcresampler_v1_0_9)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 41.37 % complete

Compiling verilog library 'v_vid_in_axi4s_v4_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_vid_in_axi4s_v4_0_7)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:30:42 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work v_vid_in_axi4s_v4_0_7 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_vid_in_axi4s_v4_0_7/.cxl.verilog.v_vid_in_axi4s_v4_0_7.v_vid_in_axi4s_v4_0_7.nt64.cmf 
-- Compiling module v_vid_in_axi4s_v4_0_7_fifo_async
-- Compiling module v_vid_in_axi4s_v4_0_7_fifo_sync
-- Compiling module v_vid_in_axi4s_v4_0_7_cdc_single
-- Compiling module v_vid_in_axi4s_v4_0_7_coupler
-- Compiling module v_vid_in_axi4s_v4_0_7_formatter
-- Compiling module v_vid_in_axi4s_v4_0_7_drop
-- Compiling module v_vid_in_axi4s_v4_0_7_remap
-- Compiling module v_vid_in_axi4s_v4_0_7

Top level modules:
	v_vid_in_axi4s_v4_0_7
End time: 22:30:42 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:v_vid_in_axi4s_v4_0_7)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 41.67 % complete

Compiling verilog library 'v_vscaler_v1_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_vscaler_v1_0_9)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:30:45 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work v_vscaler_v1_0_9 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_vscaler_v1_0_9/.cxl.verilog.v_vscaler_v1_0_9.v_vscaler_v1_0_9.nt64.cmf 
End time: 22:30:45 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:v_vscaler_v1_0_9)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 41.96 % complete

Compiling vhdl library 'xaui_v12_3_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xaui_v12_3_2)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:30:48 on Apr 01,2024
vcom -64 -93 -work xaui_v12_3_2 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/xaui_v12_3_2/.cxl.vhdl.xaui_v12_3_2.xaui_v12_3_2.nt64.cmf 
-- Loading package STANDARD
End time: 22:30:48 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:xaui_v12_3_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 42.26 % complete

Compiling vhdl library 'xbip_dsp48_wrapper_v3_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xbip_dsp48_wrapper_v3_0_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:30:51 on Apr 01,2024
vcom -64 -93 -work xbip_dsp48_wrapper_v3_0_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/xbip_dsp48_wrapper_v3_0_4/.cxl.vhdl.xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_wrapper_v3_0\hdl\xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_wrapper_v3_0\hdl\xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_wrapper_v3_0\hdl\xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:30:51 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:xbip_dsp48_wrapper_v3_0_4)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 42.56 % complete

Compiling vhdl library 'xbip_utils_v3_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xbip_utils_v3_0_8)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:30:54 on Apr 01,2024
vcom -64 -93 -work xbip_utils_v3_0_8 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/xbip_utils_v3_0_8/.cxl.vhdl.xbip_utils_v3_0_8.xbip_utils_v3_0_8.nt64.cmf 
-- Loading package STANDARD
End time: 22:30:54 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:xbip_utils_v3_0_8)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 42.86 % complete

Compiling verilog library 'xdma_v4_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xdma_v4_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:30:57 on Apr 01,2024
vlog -64 -L xdma_v4_0_1 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -sv -work xdma_v4_0_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/xdma_v4_0_1/.cxl.systemverilog.xdma_v4_0_1.xdma_v4_0_1.nt64.cmf 
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling package xdma_v4_0_vl_rfs_sv_unit
-- Compiling interface dma_pcie_axis_cc_if
-- Compiling interface dma_pcie_axis_cq_if
-- Compiling interface dma_pcie_axis_rc_if
-- Compiling interface dma_pcie_axis_rq_if
-- Compiling interface dma_pcie_c2h_crdt_if
-- Compiling interface dma_pcie_dsc_in_if
-- Compiling interface dma_pcie_dsc_out_if
-- Compiling interface dma_pcie_fabric_input_if
-- Compiling interface dma_pcie_fabric_output_if
-- Compiling interface dma_pcie_gic_if
-- Compiling interface dma_pcie_h2c_crdt_if
-- Compiling interface dma_pcie_mi_16Bx2048_4Bwe_ram_if
-- Compiling interface dma_pcie_mi_2Bx2048_ram_if
-- Compiling interface dma_pcie_mi_4Bx2048_4Bwe_ram_if
-- Compiling interface dma_pcie_mi_64Bx128_32Bwe_ram_if
-- Compiling interface dma_pcie_mi_64Bx256_32Bwe_ram_if
-- Compiling interface dma_pcie_mi_64Bx512_32Bwe_ram_if
-- Compiling interface dma_pcie_mi_8Bx2048_4Bwe_ram_if
-- Compiling interface dma_pcie_mi_dsc_cpld_if
-- Compiling interface dma_pcie_mi_dsc_cpli_if
-- Compiling interface dma_pcie_misc_input_if
-- Compiling interface dma_pcie_misc_output_if
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling module xdma_v4_0_1_BufferMem
-- Compiling module xdma_v4_0_1_GenericFIFO1R2W
-- Compiling module xdma_v4_0_1_GenericFIFO
-- Compiling module xdma_v4_0_1_GenericFIFOAsyncNoHead
-- Compiling module xdma_v4_0_1_GenericFIFOAsync
-- Compiling module xdma_v4_0_1_GenericFIFOHead
-- Compiling module xdma_v4_0_1_GenericFIFOHead2
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/xdma_v4_0/hdl/xdma_v4_0_vl_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	xdma_v4_0_1_BufferMem
	xdma_v4_0_1_GenericFIFO1R2W
End time: 22:30:59 on Apr 01,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 676

END_COMPILATION_MESSAGES(modelsim:verilog:xdma_v4_0_1)
==============================================================================


compile_simlib: 0 error(s), 676 warning(s), 43.15 % complete

Compiling verilog library 'xhmc_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xhmc_v1_0_5)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:31:01 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work xhmc_v1_0_5 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/xhmc_v1_0_5/.cxl.verilog.xhmc_v1_0_5.xhmc_v1_0_5.nt64.cmf 

Top level modules:
End time: 22:31:07 on Apr 01,2024, Elapsed time: 0:00:06
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:xhmc_v1_0_5)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 43.45 % complete

Compiling verilog library 'xil_common_vip_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xil_common_vip_v1_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:31:09 on Apr 01,2024
vlog -64 -L xil_common_vip_v1_0_0 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -sv -work xil_common_vip_v1_0_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/xil_common_vip_v1_0_0/.cxl.systemverilog.xil_common_vip_v1_0_0.xil_common_vip_v1_0_0.nt64.cmf 
-- Compiling package xil_common_vip_v1_0_0_pkg

Top level modules:
	--none--
End time: 22:31:09 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:xil_common_vip_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 43.75 % complete

Compiling verilog library 'xlconcat_v2_1_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xlconcat_v2_1_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:31:12 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work xlconcat_v2_1_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/xlconcat_v2_1_1/.cxl.verilog.xlconcat_v2_1_1.xlconcat_v2_1_1.nt64.cmf 
-- Compiling module xlconcat_v2_1_1_xlconcat

Top level modules:
	xlconcat_v2_1_1_xlconcat
End time: 22:31:12 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:xlconcat_v2_1_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 44.05 % complete

Compiling verilog library 'xlconstant_v1_1_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xlconstant_v1_1_3)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:31:15 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work xlconstant_v1_1_3 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/xlconstant_v1_1_3/.cxl.verilog.xlconstant_v1_1_3.xlconstant_v1_1_3.nt64.cmf 
-- Compiling module xlconstant_v1_1_3_xlconstant

Top level modules:
	xlconstant_v1_1_3_xlconstant
End time: 22:31:15 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:xlconstant_v1_1_3)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 44.35 % complete

Compiling verilog library 'xlslice_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xlslice_v1_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:31:18 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work xlslice_v1_0_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/xlslice_v1_0_1/.cxl.verilog.xlslice_v1_0_1.xlslice_v1_0_1.nt64.cmf 
-- Compiling module xlslice_v1_0_1_xlslice

Top level modules:
	xlslice_v1_0_1_xlslice
End time: 22:31:18 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:xlslice_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 44.64 % complete

Compiling verilog library 'xsdbm_v2_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xsdbm_v2_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:31:21 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work xsdbm_v2_0_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/xsdbm_v2_0_0/.cxl.verilog.xsdbm_v2_0_0.xsdbm_v2_0_0.nt64.cmf 

Top level modules:
End time: 22:31:21 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:xsdbm_v2_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 44.94 % complete

Compiling verilog library 'xsdbm_v3_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xsdbm_v3_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:31:24 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work xsdbm_v3_0_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/xsdbm_v3_0_0/.cxl.verilog.xsdbm_v3_0_0.xsdbm_v3_0_0.nt64.cmf 

Top level modules:
End time: 22:31:25 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:xsdbm_v3_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 45.24 % complete

Compiling verilog library 'xxv_ethernet_v2_3_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xxv_ethernet_v2_3_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:31:27 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work xxv_ethernet_v2_3_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/xxv_ethernet_v2_3_1/.cxl.verilog.xxv_ethernet_v2_3_1.xxv_ethernet_v2_3_1.nt64.cmf 

Top level modules:
End time: 22:31:31 on Apr 01,2024, Elapsed time: 0:00:04
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:xxv_ethernet_v2_3_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 45.54 % complete

Compiling vhdl library 'lib_srl_fifo_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lib_srl_fifo_v1_0_2)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:31:33 on Apr 01,2024
vcom -64 -93 -work lib_srl_fifo_v1_0_2 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/lib_srl_fifo_v1_0_2/.cxl.vhdl.lib_srl_fifo_v1_0_2.lib_srl_fifo_v1_0_2.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity cntr_incr_decr_addn_f
-- Loading package NUMERIC_STD
-- Compiling architecture imp of cntr_incr_decr_addn_f
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling entity dynshreg_f
-- Compiling architecture behavioral of dynshreg_f
-- Compiling entity srl_fifo_rbu_f
-- Compiling architecture imp of srl_fifo_rbu_f
-- Loading entity cntr_incr_decr_addn_f
-- Loading entity dynshreg_f
-- Compiling entity srl_fifo_f
-- Compiling architecture imp of srl_fifo_f
-- Loading entity srl_fifo_rbu_f
End time: 22:31:33 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:lib_srl_fifo_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 45.83 % complete

Compiling vhdl library 'lib_fifo_v1_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lib_fifo_v1_0_10)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:31:36 on Apr 01,2024
vcom -64 -93 -work lib_fifo_v1_0_10 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/lib_fifo_v1_0_10/.cxl.vhdl.lib_fifo_v1_0_10.lib_fifo_v1_0_10.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package VCOMPONENTS
-- Compiling entity async_fifo_fg
-- Compiling architecture implementation of async_fifo_fg
-- Compiling entity sync_fifo_fg
-- Compiling architecture implementation of sync_fifo_fg
End time: 22:31:37 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:lib_fifo_v1_0_10)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 46.13 % complete

Compiling vhdl library 'axi_datamover_v5_1_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_datamover_v5_1_17)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:31:39 on Apr 01,2024
vcom -64 -93 -work axi_datamover_v5_1_17 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_datamover_v5_1_17/.cxl.vhdl.axi_datamover_v5_1_17.axi_datamover_v5_1_17.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity axi_datamover_reset
-- Compiling architecture implementation of axi_datamover_reset
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_datamover_v5_1\hdl\axi_datamover_v5_1_vh_rfs.vhd(354): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_datamover_v5_1\hdl\axi_datamover_v5_1_vh_rfs.vhd(354): Unknown expanded name.
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_datamover_v5_1\hdl\axi_datamover_v5_1_vh_rfs.vhd(434): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_datamover_v5_1\hdl\axi_datamover_v5_1_vh_rfs.vhd(434): Unknown expanded name.
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_datamover_v5_1\hdl\axi_datamover_v5_1_vh_rfs.vhd(516): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_datamover_v5_1\hdl\axi_datamover_v5_1_vh_rfs.vhd(516): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_datamover_v5_1\hdl\axi_datamover_v5_1_vh_rfs.vhd(744): VHDL Compiler exiting
End time: 22:31:39 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 9, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_datamover_v5_1_17)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 46.43 % complete

Compiling verilog library 'amm_axi_bridge_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:amm_axi_bridge_v1_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:31:42 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work amm_axi_bridge_v1_0_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/amm_axi_bridge_v1_0_1/.cxl.verilog.amm_axi_bridge_v1_0_1.amm_axi_bridge_v1_0_1.nt64.cmf 
-- Compiling module amm_axi_bridge_v1_0_1_read_top
-- Compiling module amm_axi_bridge_v1_0_1_read_multi
-- Compiling module amm_axi_bridge_v1_0_1_read_demux
-- Compiling module amm_axi_bridge_v1_0_1_write_top
-- Compiling module amm_axi_bridge_v1_0_1_write_multi
-- Compiling module amm_axi_bridge_v1_0_1_write_mux
-- Compiling module amm_axi_bridge_v1_0_1_top
-- Compiling module amm_axi_bridge_v1_0_1_fifo
-- Compiling module amm_axi_bridge_v1_0_1_arbitration

Top level modules:
	amm_axi_bridge_v1_0_1_top
End time: 22:31:42 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:amm_axi_bridge_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 46.73 % complete

Compiling verilog library 'axi4stream_vip_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi4stream_vip_v1_0_3)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:31:45 on Apr 01,2024
vlog -64 -L xil_common_vip_v1_0_0 -L axi4stream_vip_v1_0_3 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -sv -work axi4stream_vip_v1_0_3 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi4stream_vip_v1_0_3/.cxl.systemverilog.axi4stream_vip_v1_0_3.axi4stream_vip_v1_0_3.nt64.cmf 
-- Compiling package axi4stream_vip_v1_0_3_pkg
-- Importing package xil_common_vip_v1_0_0.xil_common_vip_v1_0_0_pkg
-- Compiling interface axi4stream_vip_v1_0_3_axi4streampc
-- Compiling package axi4stream_vip_v1_0_vl_rfs_sv_unit
-- Importing package axi4stream_vip_v1_0_3_pkg
-- Compiling interface axi4stream_vip_v1_0_3_if
-- Compiling module axi4stream_vip_v1_0_3_top

Top level modules:
	axi4stream_vip_v1_0_3_top
End time: 22:31:46 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi4stream_vip_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 47.02 % complete

Compiling verilog library 'axi4stream_vip_v1_1_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi4stream_vip_v1_1_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:31:48 on Apr 01,2024
vlog -64 -L axi4stream_vip_v1_1_1 -L xilinx_vip "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -sv -work axi4stream_vip_v1_1_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi4stream_vip_v1_1_1/.cxl.systemverilog.axi4stream_vip_v1_1_1.axi4stream_vip_v1_1_1.nt64.cmf 
-- Compiling module axi4stream_vip_v1_1_1_top

Top level modules:
	axi4stream_vip_v1_1_1_top
End time: 22:31:49 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi4stream_vip_v1_1_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 47.32 % complete

Compiling vhdl library 'v_tc_v6_1_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:v_tc_v6_1_12)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:31:52 on Apr 01,2024
vcom -64 -93 -work v_tc_v6_1_12 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_tc_v6_1_12/.cxl.vhdl.v_tc_v6_1_12.v_tc_v6_1_12.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_tc_v6_1\hdl\v_tc_v6_1_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_tc_v6_1\hdl\v_tc_v6_1_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_tc_v6_1\hdl\v_tc_v6_1_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:31:52 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:v_tc_v6_1_12)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 47.62 % complete

Compiling verilog library 'v_axi4s_vid_out_v4_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_axi4s_vid_out_v4_0_8)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:31:55 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work v_axi4s_vid_out_v4_0_8 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_axi4s_vid_out_v4_0_8/.cxl.verilog.v_axi4s_vid_out_v4_0_8.v_axi4s_vid_out_v4_0_8.nt64.cmf 
-- Compiling module v_axi4s_vid_out_v4_0_8_fifo_async
-- Compiling module v_axi4s_vid_out_v4_0_8_fifo_sync
-- Compiling module v_axi4s_vid_out_v4_0_8_cdc_single
-- Compiling module v_axi4s_vid_out_v4_0_8_coupler
-- Compiling module v_axi4s_vid_out_v4_0_8_sync
-- Compiling module v_axi4s_vid_out_v4_0_8_formatter
-- Compiling module v_axi4s_vid_out_v4_0_8_repeat
-- Compiling module v_axi4s_vid_out_v4_0_8_remap
-- Compiling module v_axi4s_vid_out_v4_0_8

Top level modules:
	v_axi4s_vid_out_v4_0_8
End time: 22:31:55 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:v_axi4s_vid_out_v4_0_8)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 47.92 % complete

Compiling verilog library 'axi4svideo_bridge_v1_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi4svideo_bridge_v1_0_8)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:31:58 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work axi4svideo_bridge_v1_0_8 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi4svideo_bridge_v1_0_8/.cxl.verilog.axi4svideo_bridge_v1_0_8.axi4svideo_bridge_v1_0_8.nt64.cmf 
-- Compiling module axi4svideo_bridge_v1_0_8_sync_cell
-- Compiling module axi4svideo_bridge_v1_0_8

Top level modules:
	axi4svideo_bridge_v1_0_8
End time: 22:31:58 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi4svideo_bridge_v1_0_8)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 48.21 % complete

Compiling vhdl library 'axis_accelerator_adapter_v2_1_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axis_accelerator_adapter_v2_1_12)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:32:01 on Apr 01,2024
vcom -64 -93 -work axis_accelerator_adapter_v2_1_12 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axis_accelerator_adapter_v2_1_12/.cxl.vhdl.axis_accelerator_adapter_v2_1_12.axis_accelerator_adapter_v2_1_12.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package xd_adapter_pkg
-- Compiling package body xd_adapter_pkg
-- Loading package xd_adapter_pkg
-- Loading package xd_adapter_pkg
-- Compiling entity synchronizer_ff
-- Compiling architecture xilinx of synchronizer_ff
-- Compiling entity clk_x_pntrs
-- Compiling architecture xilinx of clk_x_pntrs
-- Loading entity synchronizer_ff
-- Compiling entity axis_acc_adapter_cdc_sync
-- Compiling architecture implementation of axis_acc_adapter_cdc_sync
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(1906): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(1906): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(1911): VHDL Compiler exiting
End time: 22:32:01 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axis_accelerator_adapter_v2_1_12)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 48.51 % complete

Compiling verilog library 'axis_broadcaster_v1_1_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_broadcaster_v1_1_15)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:32:04 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work axis_broadcaster_v1_1_15 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axis_broadcaster_v1_1_15/.cxl.verilog.axis_broadcaster_v1_1_15.axis_broadcaster_v1_1_15.nt64.cmf 
-- Compiling module axis_broadcaster_v1_1_15_core

Top level modules:
	axis_broadcaster_v1_1_15_core
End time: 22:32:04 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axis_broadcaster_v1_1_15)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 48.81 % complete

Compiling verilog library 'axis_data_fifo_v1_1_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_data_fifo_v1_1_16)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:32:07 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work axis_data_fifo_v1_1_16 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axis_data_fifo_v1_1_16/.cxl.verilog.axis_data_fifo_v1_1_16.axis_data_fifo_v1_1_16.nt64.cmf 
-- Compiling module axis_data_fifo_v1_1_16_axis_data_fifo

Top level modules:
	axis_data_fifo_v1_1_16_axis_data_fifo
End time: 22:32:07 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axis_data_fifo_v1_1_16)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 49.11 % complete

Compiling verilog library 'axis_clock_converter_v1_1_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_clock_converter_v1_1_16)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:32:10 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work axis_clock_converter_v1_1_16 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axis_clock_converter_v1_1_16/.cxl.verilog.axis_clock_converter_v1_1_16.axis_clock_converter_v1_1_16.nt64.cmf 
-- Compiling module axis_clock_converter_v1_1_16_axisc_sync_clock_converter
-- Compiling module axis_clock_converter_v1_1_16_axisc_sample_cycle_ratio
-- Compiling module axis_clock_converter_v1_1_16_axis_clock_converter

Top level modules:
	axis_clock_converter_v1_1_16_axis_clock_converter
End time: 22:32:10 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axis_clock_converter_v1_1_16)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 49.40 % complete

Compiling verilog library 'axis_combiner_v1_1_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_combiner_v1_1_14)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:32:13 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work axis_combiner_v1_1_14 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axis_combiner_v1_1_14/.cxl.verilog.axis_combiner_v1_1_14.axis_combiner_v1_1_14.nt64.cmf 
-- Compiling module axis_combiner_v1_1_14_top

Top level modules:
	axis_combiner_v1_1_14_top
End time: 22:32:13 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axis_combiner_v1_1_14)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 49.70 % complete

Compiling verilog library 'axis_register_slice_v1_1_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_register_slice_v1_1_15)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:32:16 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work axis_register_slice_v1_1_15 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axis_register_slice_v1_1_15/.cxl.verilog.axis_register_slice_v1_1_15.axis_register_slice_v1_1_15.nt64.cmf 
-- Compiling module axis_register_slice_v1_1_15_tdm_sample
-- Compiling module axis_register_slice_v1_1_15_source_region_slr
-- Compiling module axis_register_slice_v1_1_15_dest_region_slr
-- Compiling module axis_register_slice_v1_1_15_axisc_register_slice
-- Compiling module axis_register_slice_v1_1_15_axis_register_slice

Top level modules:
	axis_register_slice_v1_1_15_axis_register_slice
End time: 22:32:16 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axis_register_slice_v1_1_15)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 50.00 % complete

Compiling verilog library 'axis_dwidth_converter_v1_1_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_dwidth_converter_v1_1_14)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:32:19 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work axis_dwidth_converter_v1_1_14 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axis_dwidth_converter_v1_1_14/.cxl.verilog.axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14.nt64.cmf 
-- Compiling module axis_dwidth_converter_v1_1_14_axisc_downsizer
-- Compiling module axis_dwidth_converter_v1_1_14_axisc_upsizer
-- Compiling module axis_dwidth_converter_v1_1_14_axis_dwidth_converter

Top level modules:
	axis_dwidth_converter_v1_1_14_axis_dwidth_converter
End time: 22:32:19 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axis_dwidth_converter_v1_1_14)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 50.30 % complete

Compiling verilog library 'axis_interconnect_v1_1_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_interconnect_v1_1_14)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:32:22 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work axis_interconnect_v1_1_14 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axis_interconnect_v1_1_14/.cxl.verilog.axis_interconnect_v1_1_14.axis_interconnect_v1_1_14.nt64.cmf 
-- Compiling module axis_interconnect_v1_1_14_axisc_sync_clock_converter
-- Compiling module axis_interconnect_v1_1_14_axisc_sample_cycle_ratio
-- Compiling module axis_interconnect_v1_1_14_axis_clock_converter
-- Compiling module axis_interconnect_v1_1_14_axis_data_fifo
-- Compiling module axis_interconnect_v1_1_14_arb_rr
-- Compiling module axis_interconnect_v1_1_14_axisc_decoder
-- Compiling module axis_interconnect_v1_1_14_axisc_transfer_mux
-- Compiling module axis_interconnect_v1_1_14_axisc_arb_responder
-- Compiling module axis_interconnect_v1_1_14_axis_switch_arbiter
-- Compiling module axis_interconnect_v1_1_14_dynamic_priority_encoder
-- Compiling module axis_interconnect_v1_1_14_axis_switch
-- Compiling module axis_interconnect_v1_1_14_axis_subset_converter
-- Compiling module axis_interconnect_v1_1_14_mux_enc
-- Compiling module axis_interconnect_v1_1_14_util_aclken_converter
-- Compiling module axis_interconnect_v1_1_14_util_aclken_converter_wrapper
-- Compiling module axis_interconnect_v1_1_14_util_axis2vector
-- Compiling module axis_interconnect_v1_1_14_util_vector2axis
-- Compiling module axis_interconnect_v1_1_14_axisc_register_slice
-- Compiling module axis_interconnect_v1_1_14_axis_register_slice
-- Compiling module axis_interconnect_v1_1_14_axisc_downsizer
-- Compiling module axis_interconnect_v1_1_14_axisc_upsizer
-- Compiling module axis_interconnect_v1_1_14_axis_dwidth_converter
-- Compiling module axis_interconnect_v1_1_14_dynamic_datapath
-- Compiling module axis_interconnect_v1_1_14_axis_interconnect
-- Compiling module axis_interconnect_v1_1_14_axis_interconnect_16x16_top

Top level modules:
	axis_interconnect_v1_1_14_axis_interconnect_16x16_top
End time: 22:32:22 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axis_interconnect_v1_1_14)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 50.60 % complete

Compiling verilog library 'axis_subset_converter_v1_1_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_subset_converter_v1_1_15)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:32:25 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work axis_subset_converter_v1_1_15 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axis_subset_converter_v1_1_15/.cxl.verilog.axis_subset_converter_v1_1_15.axis_subset_converter_v1_1_15.nt64.cmf 
-- Compiling module axis_subset_converter_v1_1_15_core

Top level modules:
	axis_subset_converter_v1_1_15_core
End time: 22:32:25 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axis_subset_converter_v1_1_15)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 50.89 % complete

Compiling verilog library 'axis_switch_v1_1_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_switch_v1_1_15)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:32:28 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work axis_switch_v1_1_15 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axis_switch_v1_1_15/.cxl.verilog.axis_switch_v1_1_15.axis_switch_v1_1_15.nt64.cmf 
-- Compiling module axis_switch_v1_1_15_arb_rr
-- Compiling module axis_switch_v1_1_15_arb_trr
-- Compiling module axis_switch_v1_1_15_axisc_decoder
-- Compiling module axis_switch_v1_1_15_axisc_transfer_mux
-- Compiling module axis_switch_v1_1_15_axisc_arb_responder
-- Compiling module axis_switch_v1_1_15_axis_switch_arbiter
-- Compiling module axis_switch_v1_1_15_dynamic_priority_encoder
-- Compiling module axis_switch_v1_1_15_axi_ctrl_read
-- Compiling module axis_switch_v1_1_15_axi_ctrl_write
-- Compiling module axis_switch_v1_1_15_axi_ctrl_top
-- Compiling module axis_switch_v1_1_15_static_router_config_dp
-- Compiling module axis_switch_v1_1_15_static_router_config
-- Compiling module axis_switch_v1_1_15_static_router
-- Compiling module axis_switch_v1_1_15_reg_bank_16x32
-- Compiling module axis_switch_v1_1_15_axis_switch

Top level modules:
	axis_switch_v1_1_15_axis_switch
End time: 22:32:28 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axis_switch_v1_1_15)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 51.19 % complete

Compiling vhdl library 'axi_apb_bridge_v3_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_apb_bridge_v3_0_13)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:32:31 on Apr 01,2024
vcom -64 -93 -work axi_apb_bridge_v3_0_13 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_apb_bridge_v3_0_13/.cxl.vhdl.axi_apb_bridge_v3_0_13.axi_apb_bridge_v3_0_13.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity pselect_f
-- Compiling architecture imp of pselect_f
-- Loading package NUMERIC_STD
-- Compiling entity counter_f
-- Compiling architecture imp of counter_f
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity pselect_f
-- Compiling entity psel_decoder
-- Compiling architecture RTL of psel_decoder
-- Compiling entity multiplexor
-- Compiling architecture RTL of multiplexor
-- Loading package lib_pkg
-- Loading entity counter_f
-- Compiling entity axilite_sif
-- Compiling architecture RTL of axilite_sif
-- Compiling entity apb_mif
-- Compiling architecture RTL of apb_mif
-- Compiling entity axi_apb_bridge
-- Compiling architecture RTL of axi_apb_bridge
-- Loading entity psel_decoder
-- Loading entity multiplexor
-- Loading entity axilite_sif
-- Loading entity apb_mif
End time: 22:32:31 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_apb_bridge_v3_0_13)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 51.49 % complete

Compiling vhdl library 'axi_bram_ctrl_v4_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_bram_ctrl_v4_0_13)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:32:34 on Apr 01,2024
vcom -64 -93 -work axi_bram_ctrl_v4_0_13 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_bram_ctrl_v4_0_13/.cxl.vhdl.axi_bram_ctrl_v4_0_13.axi_bram_ctrl_v4_0_13.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity SRL_FIFO
-- Compiling architecture IMP of SRL_FIFO
-- Compiling package axi_bram_ctrl_funcs
-- Loading package NUMERIC_STD
-- Compiling package body axi_bram_ctrl_funcs
-- Loading package axi_bram_ctrl_funcs
-- Compiling package coregen_comp_defs
-- Compiling entity axi_lite_if
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_bram_ctrl_v4_0\hdl\axi_bram_ctrl_v4_0_rfs.vhd(1282): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_bram_ctrl_v4_0\hdl\axi_bram_ctrl_v4_0_rfs.vhd(1282): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_bram_ctrl_v4_0\hdl\axi_bram_ctrl_v4_0_rfs.vhd(1284): VHDL Compiler exiting
End time: 22:32:34 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_bram_ctrl_v4_0_13)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 51.79 % complete

Compiling vhdl library 'axi_sg_v4_1_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_sg_v4_1_8)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:32:37 on Apr 01,2024
vcom -64 -93 -work axi_sg_v4_1_8 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_sg_v4_1_8/.cxl.vhdl.axi_sg_v4_1_8.axi_sg_v4_1_8.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package axi_sg_pkg
-- Compiling package body axi_sg_pkg
-- Loading package axi_sg_pkg
-- Compiling entity axi_sg_reset
-- Compiling architecture implementation of axi_sg_reset
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package VCOMPONENTS
-- Loading entity sync_fifo_fg
-- Compiling entity axi_sg_sfifo_autord
-- Compiling architecture imp of axi_sg_sfifo_autord
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity async_fifo_fg
-- Compiling entity axi_sg_afifo_autord
-- Compiling architecture imp of axi_sg_afifo_autord
-- Loading package lib_pkg
-- Loading entity srl_fifo_f
-- Loading entity axi_sg_sfifo_autord
-- Loading entity axi_sg_afifo_autord
-- Compiling entity axi_sg_fifo
-- Compiling architecture imp of axi_sg_fifo
-- Loading entity axi_sg_fifo
-- Compiling entity axi_sg_cmd_status
-- Compiling architecture implementation of axi_sg_cmd_status
-- Compiling entity axi_sg_rdmux
-- Compiling architecture implementation of axi_sg_rdmux
-- Compiling entity axi_sg_addr_cntl
-- Compiling architecture implementation of axi_sg_addr_cntl
-- Loading entity axi_sg_rdmux
-- Compiling entity axi_sg_rddata_cntl
-- Compiling architecture implementation of axi_sg_rddata_cntl
-- Compiling entity axi_sg_rd_status_cntl
-- Compiling architecture implementation of axi_sg_rd_status_cntl
-- Compiling entity axi_sg_scc
-- Compiling architecture implementation of axi_sg_scc
-- Compiling entity axi_sg_wr_demux
-- Compiling architecture implementation of axi_sg_wr_demux
-- Compiling entity axi_sg_scc_wr
-- Compiling architecture implementation of axi_sg_scc_wr
-- Loading entity axi_sg_wr_demux
-- Compiling entity axi_sg_skid2mm_buf
-- Compiling architecture implementation of axi_sg_skid2mm_buf
-- Compiling entity axi_sg_wrdata_cntl
-- Compiling architecture implementation of axi_sg_wrdata_cntl
-- Compiling entity axi_sg_wr_status_cntl
-- Compiling architecture implementation of axi_sg_wr_status_cntl
-- Compiling entity axi_sg_skid_buf
-- Compiling architecture implementation of axi_sg_skid_buf
-- Loading entity axi_sg_reset
-- Loading entity axi_sg_cmd_status
-- Loading entity axi_sg_scc
-- Loading entity axi_sg_addr_cntl
-- Loading entity axi_sg_rddata_cntl
-- Loading entity axi_sg_rd_status_cntl
-- Loading entity axi_sg_skid_buf
-- Compiling entity axi_sg_mm2s_basic_wrap
-- Compiling architecture implementation of axi_sg_mm2s_basic_wrap
-- Loading entity axi_sg_scc_wr
-- Loading entity axi_sg_wrdata_cntl
-- Loading entity axi_sg_wr_status_cntl
-- Loading entity axi_sg_skid2mm_buf
-- Compiling entity axi_sg_s2mm_basic_wrap
-- Compiling architecture implementation of axi_sg_s2mm_basic_wrap
-- Loading entity axi_sg_mm2s_basic_wrap
-- Loading entity axi_sg_s2mm_basic_wrap
-- Compiling entity axi_sg_datamover
-- Compiling architecture implementation of axi_sg_datamover
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_sg_v4_1\hdl\axi_sg_v4_1_rfs.vhd(18428): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_sg_v4_1\hdl\axi_sg_v4_1_rfs.vhd(18428): Unknown expanded name.
-- Loading package axi_sg_pkg
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_sg_v4_1\hdl\axi_sg_v4_1_rfs.vhd(18437): VHDL Compiler exiting
End time: 22:32:38 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_sg_v4_1_8)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 52.08 % complete

Compiling vhdl library 'axi_cdma_v4_1_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_cdma_v4_1_15)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:32:40 on Apr 01,2024
vcom -64 -93 -work axi_cdma_v4_1_15 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_cdma_v4_1_15/.cxl.vhdl.axi_cdma_v4_1_15.axi_cdma_v4_1_15.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling package axi_cdma_pkg
-- Compiling package body axi_cdma_pkg
-- Loading package axi_cdma_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package axi_cdma_pkg
-- Compiling entity axi_cdma_pulse_gen
-- Compiling architecture implementation of axi_cdma_pulse_gen
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_cdma_v4_1\hdl\axi_cdma_v4_1_vh_rfs.vhd(525): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_cdma_v4_1\hdl\axi_cdma_v4_1_vh_rfs.vhd(525): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_cdma_v4_1\hdl\axi_cdma_v4_1_vh_rfs.vhd(811): VHDL Compiler exiting
End time: 22:32:40 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_cdma_v4_1_15)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 52.38 % complete

Compiling verilog library 'axi_clock_converter_v2_1_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_clock_converter_v2_1_14)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:32:43 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work axi_clock_converter_v2_1_14 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_clock_converter_v2_1_14/.cxl.verilog.axi_clock_converter_v2_1_14.axi_clock_converter_v2_1_14.nt64.cmf 
-- Compiling module axi_clock_converter_v2_1_14_axic_sync_clock_converter
-- Compiling module axi_clock_converter_v2_1_14_axic_sample_cycle_ratio
-- Compiling module axi_clock_converter_v2_1_14_lite_async
-- Compiling module axi_clock_converter_v2_1_14_axi_clock_converter

Top level modules:
	axi_clock_converter_v2_1_14_axi_clock_converter
End time: 22:32:43 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_clock_converter_v2_1_14)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 52.68 % complete

Compiling verilog library 'axi_data_fifo_v2_1_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_data_fifo_v2_1_14)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:32:46 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work axi_data_fifo_v2_1_14 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_data_fifo_v2_1_14/.cxl.verilog.axi_data_fifo_v2_1_14.axi_data_fifo_v2_1_14.nt64.cmf 
-- Compiling module axi_data_fifo_v2_1_14_axic_fifo
-- Compiling module axi_data_fifo_v2_1_14_fifo_gen
-- Compiling module axi_data_fifo_v2_1_14_axic_srl_fifo
-- Compiling module axi_data_fifo_v2_1_14_axic_reg_srl_fifo
-- Compiling module axi_data_fifo_v2_1_14_ndeep_srl
-- Compiling module axi_data_fifo_v2_1_14_axi_data_fifo

Top level modules:
	axi_data_fifo_v2_1_14_axic_fifo
	axi_data_fifo_v2_1_14_axic_srl_fifo
	axi_data_fifo_v2_1_14_axic_reg_srl_fifo
	axi_data_fifo_v2_1_14_axi_data_fifo
End time: 22:32:47 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_data_fifo_v2_1_14)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 52.98 % complete

Compiling verilog library 'axi_register_slice_v2_1_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_register_slice_v2_1_15)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:32:49 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work axi_register_slice_v2_1_15 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_register_slice_v2_1_15/.cxl.verilog.axi_register_slice_v2_1_15.axi_register_slice_v2_1_15.nt64.cmf 
-- Compiling module axi_register_slice_v2_1_15_tdm_sample
-- Compiling module axi_register_slice_v2_1_15_srl_rtl
-- Compiling module axi_register_slice_v2_1_15_axic_register_slice
-- Compiling module axi_register_slice_v2_1_15_multi_slr
-- Compiling module axi_register_slice_v2_1_15_middle_region_slr
-- Compiling module axi_register_slice_v2_1_15_source_region_slr
-- Compiling module axi_register_slice_v2_1_15_dest_region_slr
-- Compiling module axi_register_slice_v2_1_15_single_slr
-- Compiling module axi_register_slice_v2_1_15_axic_reg_srl_fifo
-- Compiling module axi_register_slice_v2_1_15_axi_register_slice

Top level modules:
	axi_register_slice_v2_1_15_axi_register_slice
End time: 22:32:50 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_register_slice_v2_1_15)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 53.27 % complete

Compiling verilog library 'axi_crossbar_v2_1_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_crossbar_v2_1_16)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:32:52 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work axi_crossbar_v2_1_16 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_crossbar_v2_1_16/.cxl.verilog.axi_crossbar_v2_1_16.axi_crossbar_v2_1_16.nt64.cmf 
-- Compiling module axi_crossbar_v2_1_16_addr_arbiter_sasd
-- Compiling module axi_crossbar_v2_1_16_addr_arbiter
-- Compiling module axi_crossbar_v2_1_16_addr_decoder
-- Compiling module axi_crossbar_v2_1_16_arbiter_resp
-- Compiling module axi_crossbar_v2_1_16_crossbar_sasd
-- Compiling module axi_crossbar_v2_1_16_crossbar
-- Compiling module axi_crossbar_v2_1_16_decerr_slave
-- Compiling module axi_crossbar_v2_1_16_si_transactor
-- Compiling module axi_crossbar_v2_1_16_splitter
-- Compiling module axi_crossbar_v2_1_16_wdata_mux
-- Compiling module axi_crossbar_v2_1_16_wdata_router
-- Compiling module axi_crossbar_v2_1_16_axi_crossbar

Top level modules:
	axi_crossbar_v2_1_16_axi_crossbar
End time: 22:32:53 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_crossbar_v2_1_16)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 53.57 % complete

Compiling vhdl library 'axi_dma_v7_1_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_dma_v7_1_16)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:32:56 on Apr 01,2024
vcom -64 -93 -work axi_dma_v7_1_16 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_dma_v7_1_16/.cxl.vhdl.axi_dma_v7_1_16.axi_dma_v7_1_16.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling package axi_dma_pkg
-- Compiling package body axi_dma_pkg
-- Loading package axi_dma_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package axi_dma_pkg
-- Compiling entity axi_dma_reset
-- Compiling architecture implementation of axi_dma_reset
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_dma_v7_1\hdl\axi_dma_v7_1_vh_rfs.vhd(901): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_dma_v7_1\hdl\axi_dma_v7_1_vh_rfs.vhd(901): Unknown expanded name.
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_dma_v7_1\hdl\axi_dma_v7_1_vh_rfs.vhd(1003): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_dma_v7_1\hdl\axi_dma_v7_1_vh_rfs.vhd(1003): Unknown expanded name.
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_dma_v7_1\hdl\axi_dma_v7_1_vh_rfs.vhd(1032): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_dma_v7_1\hdl\axi_dma_v7_1_vh_rfs.vhd(1032): Unknown expanded name.
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_dma_v7_1\hdl\axi_dma_v7_1_vh_rfs.vhd(1127): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_dma_v7_1\hdl\axi_dma_v7_1_vh_rfs.vhd(1127): Unknown expanded name.
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_dma_v7_1\hdl\axi_dma_v7_1_vh_rfs.vhd(1202): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_dma_v7_1\hdl\axi_dma_v7_1_vh_rfs.vhd(1202): Unknown expanded name.
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_dma_v7_1\hdl\axi_dma_v7_1_vh_rfs.vhd(1251): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_dma_v7_1\hdl\axi_dma_v7_1_vh_rfs.vhd(1251): Unknown expanded name.
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_dma_v7_1\hdl\axi_dma_v7_1_vh_rfs.vhd(1315): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_dma_v7_1\hdl\axi_dma_v7_1_vh_rfs.vhd(1315): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_dma_v7_1\hdl\axi_dma_v7_1_vh_rfs.vhd(1381): VHDL Compiler exiting
End time: 22:32:56 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 21, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_dma_v7_1_16)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 53.87 % complete

Compiling verilog library 'axi_protocol_converter_v2_1_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_protocol_converter_v2_1_15)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:32:59 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work axi_protocol_converter_v2_1_15 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_protocol_converter_v2_1_15/.cxl.verilog.axi_protocol_converter_v2_1_15.axi_protocol_converter_v2_1_15.nt64.cmf 
-- Compiling module axi_protocol_converter_v2_1_15_a_axi3_conv
-- Compiling module axi_protocol_converter_v2_1_15_axi3_conv
-- Compiling module axi_protocol_converter_v2_1_15_axilite_conv
-- Compiling module axi_protocol_converter_v2_1_15_r_axi3_conv
-- Compiling module axi_protocol_converter_v2_1_15_w_axi3_conv
-- Compiling module axi_protocol_converter_v2_1_15_b_downsizer
-- Compiling module axi_protocol_converter_v2_1_15_decerr_slave
-- Compiling module axi_protocol_converter_v2_1_15_b2s_simple_fifo
-- Compiling module axi_protocol_converter_v2_1_15_b2s_wrap_cmd
-- Compiling module axi_protocol_converter_v2_1_15_b2s_incr_cmd
-- Compiling module axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm
-- Compiling module axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm
-- Compiling module axi_protocol_converter_v2_1_15_b2s_cmd_translator
-- Compiling module axi_protocol_converter_v2_1_15_b2s_b_channel
-- Compiling module axi_protocol_converter_v2_1_15_b2s_r_channel
-- Compiling module axi_protocol_converter_v2_1_15_b2s_aw_channel
-- Compiling module axi_protocol_converter_v2_1_15_b2s_ar_channel
-- Compiling module axi_protocol_converter_v2_1_15_b2s
-- Compiling module axi_protocol_converter_v2_1_15_axi_protocol_converter

Top level modules:
	axi_protocol_converter_v2_1_15_axi_protocol_converter
End time: 22:32:59 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_protocol_converter_v2_1_15)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 54.17 % complete

Compiling verilog library 'axi_dwidth_converter_v2_1_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_dwidth_converter_v2_1_15)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:33:02 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work axi_dwidth_converter_v2_1_15 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_dwidth_converter_v2_1_15/.cxl.verilog.axi_dwidth_converter_v2_1_15.axi_dwidth_converter_v2_1_15.nt64.cmf 
-- Compiling module axi_dwidth_converter_v2_1_15_a_downsizer
-- Compiling module axi_dwidth_converter_v2_1_15_b_downsizer
-- Compiling module axi_dwidth_converter_v2_1_15_r_downsizer
-- Compiling module axi_dwidth_converter_v2_1_15_w_downsizer
-- Compiling module axi_dwidth_converter_v2_1_15_axi_downsizer
-- Compiling module axi_dwidth_converter_v2_1_15_axi4lite_downsizer
-- Compiling module axi_dwidth_converter_v2_1_15_axi4lite_upsizer
-- Compiling module axi_dwidth_converter_v2_1_15_a_upsizer
-- Compiling module axi_dwidth_converter_v2_1_15_r_upsizer
-- Compiling module axi_dwidth_converter_v2_1_15_w_upsizer
-- Compiling module axi_dwidth_converter_v2_1_15_w_upsizer_pktfifo
-- Compiling module axi_dwidth_converter_v2_1_15_r_upsizer_pktfifo
-- Compiling module axi_dwidth_converter_v2_1_15_axi_upsizer
-- Compiling module axi_dwidth_converter_v2_1_15_top

Top level modules:
	axi_dwidth_converter_v2_1_15_top
End time: 22:33:02 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_dwidth_converter_v2_1_15)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 54.46 % complete

Compiling vhdl library 'axi_emc_v3_0_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_emc_v3_0_15)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:33:05 on Apr 01,2024
vcom -64 -93 -work axi_emc_v3_0_15 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_emc_v3_0_15/.cxl.vhdl.axi_emc_v3_0_15.axi_emc_v3_0_15.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package emc_pkg
-- Compiling package body emc_pkg
-- Loading package emc_pkg
-- Loading package NUMERIC_STD
-- Compiling entity counter_f
-- Compiling architecture imp of counter_f
-- Compiling entity pselect_f
-- Compiling architecture imp of pselect_f
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity axi_emc_addr_gen
-- Compiling architecture imp of axi_emc_addr_gen
-- Loading package emc_pkg
-- Compiling entity axi_emc_address_decode
-- Compiling architecture imp of axi_emc_address_decode
-- Loading entity pselect_f
-- Compiling entity axi_emc_native_interface
-- Compiling architecture imp of axi_emc_native_interface
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_emc_v3_0\hdl\axi_emc_v3_0_vh_rfs.vhd(2527): (vcom-1445) Duplicate signal "single_transfer_cmb" found in sensitivity list.
-- Loading entity axi_emc_addr_gen
-- Loading entity axi_emc_address_decode
-- Loading package lib_pkg
-- Loading entity srl_fifo_rbu_f
-- Loading entity counter_f
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_emc_v3_0\hdl\axi_emc_v3_0_vh_rfs.vhd(3102): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_emc_v3_0\hdl\axi_emc_v3_0_vh_rfs.vhd(3102): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_emc_v3_0\hdl\axi_emc_v3_0_vh_rfs.vhd(3104): VHDL Compiler exiting
End time: 22:33:05 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 2

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_emc_v3_0_15)
==============================================================================


compile_simlib: 1 error(s), 2 warning(s), 54.76 % complete

Compiling vhdl library 'axi_epc_v2_0_18'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_epc_v2_0_18)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:33:08 on Apr 01,2024
vcom -64 -93 -work axi_epc_v2_0_18 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_epc_v2_0_18/.cxl.vhdl.axi_epc_v2_0_18.axi_epc_v2_0_18.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ld_arith_reg
-- Loading package NUMERIC_STD
-- Compiling architecture imp of ld_arith_reg
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling entity async_statemachine
-- Compiling architecture imp of async_statemachine
-- Loading entity ld_arith_reg
-- Compiling entity async_counters
-- Compiling architecture imp of async_counters
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_epc_v2_0\hdl\axi_epc_v2_0_vh_rfs.vhd(2022): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_epc_v2_0\hdl\axi_epc_v2_0_vh_rfs.vhd(2022): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_epc_v2_0\hdl\axi_epc_v2_0_vh_rfs.vhd(2101): VHDL Compiler exiting
End time: 22:33:08 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_epc_v2_0_18)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 55.06 % complete

Compiling vhdl library 'lib_bmg_v1_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lib_bmg_v1_0_10)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:33:11 on Apr 01,2024
vcom -64 -93 -work lib_bmg_v1_0_10 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/lib_bmg_v1_0_10/.cxl.vhdl.lib_bmg_v1_0_10.lib_bmg_v1_0_10.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package VCOMPONENTS
-- Compiling entity blk_mem_gen_wrapper
-- Compiling architecture implementation of blk_mem_gen_wrapper
-- Loading package vl_types
-- Loading entity blk_mem_gen_v8_4_1
End time: 22:33:11 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:lib_bmg_v1_0_10)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 55.36 % complete

Compiling vhdl library 'axi_ethernetlite_v3_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_ethernetlite_v3_0_13)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:33:14 on Apr 01,2024
vcom -64 -93 -work axi_ethernetlite_v3_0_13 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_ethernetlite_v3_0_13/.cxl.vhdl.axi_ethernetlite_v3_0_13.axi_ethernetlite_v3_0_13.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ld_arith_reg
-- Loading package NUMERIC_STD
-- Compiling architecture imp of ld_arith_reg
-- Compiling entity mux_onehot_f
-- Compiling architecture imp of mux_onehot_f
-- Compiling package mac_pkg
-- Compiling package body mac_pkg
-- Loading package mac_pkg
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_ethernetlite_v3_0\hdl\axi_ethernetlite_v3_0_vh_rfs.vhd(1339): (vcom-1195) Cannot find expanded name "unisim.Vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_ethernetlite_v3_0\hdl\axi_ethernetlite_v3_0_vh_rfs.vhd(1339): Unknown expanded name.
-- Loading package mac_pkg
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_ethernetlite_v3_0\hdl\axi_ethernetlite_v3_0_vh_rfs.vhd(1365): VHDL Compiler exiting
End time: 22:33:14 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_ethernetlite_v3_0_13)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 55.65 % complete

Compiling vhdl library 'axi_ethernet_buffer_v2_0_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_ethernet_buffer_v2_0_17)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:33:17 on Apr 01,2024
vcom -64 -93 -work axi_ethernet_buffer_v2_0_17 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_ethernet_buffer_v2_0_17/.cxl.vhdl.axi_ethernet_buffer_v2_0_17.axi_ethernet_buffer_v2_0_17.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_ethernet_buffer_v2_0\hdl\axi_ethernet_buffer_v2_0_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_ethernet_buffer_v2_0\hdl\axi_ethernet_buffer_v2_0_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_ethernet_buffer_v2_0\hdl\axi_ethernet_buffer_v2_0_rfs.vhd(64): VHDL Compiler exiting
End time: 22:33:17 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_ethernet_buffer_v2_0_17)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 55.95 % complete

Compiling vhdl library 'axi_fifo_mm_s_v4_1_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_fifo_mm_s_v4_1_12)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:33:20 on Apr 01,2024
vcom -64 -93 -work axi_fifo_mm_s_v4_1_12 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_fifo_mm_s_v4_1_12/.cxl.vhdl.axi_fifo_mm_s_v4_1_12.axi_fifo_mm_s_v4_1_12.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package axi_fifo_mm_s_pkg
-- Compiling package body axi_fifo_mm_s_pkg
-- Loading package axi_fifo_mm_s_pkg
-- Loading package axi_fifo_mm_s_pkg
-- Compiling entity axi_write_fsm
-- Compiling architecture axi_write_fsm_arch of axi_write_fsm
-- Compiling entity axi_write_wrapper
-- Compiling architecture axi_write_wrap_arch of axi_write_wrapper
-- Loading entity axi_write_fsm
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity axi_read_fsm
-- Compiling architecture axi_read_fsm_arch of axi_read_fsm
-- Compiling entity axi_read_wrapper
-- Compiling architecture axi_read_wrapper_arch of axi_read_wrapper
-- Loading entity axi_read_fsm
-- Compiling entity axi_wrapper
-- Compiling architecture xilinx of axi_wrapper
-- Loading entity axi_write_wrapper
-- Loading entity axi_read_wrapper
-- Loading package NUMERIC_STD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_fifo_mm_s_v4_1\hdl\axi_fifo_mm_s_v4_1_rfs.vhd(2685): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_fifo_mm_s_v4_1\hdl\axi_fifo_mm_s_v4_1_rfs.vhd(2685): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_fifo_mm_s_v4_1\hdl\axi_fifo_mm_s_v4_1_rfs.vhd(2689): VHDL Compiler exiting
End time: 22:33:20 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_fifo_mm_s_v4_1_12)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 56.25 % complete

Compiling verilog library 'axi_firewall_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_firewall_v1_0_3)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:33:23 on Apr 01,2024
vlog -64 -L smartconnect_v1_0 -L axi_firewall_v1_0_3 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -sv -work axi_firewall_v1_0_3 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_firewall_v1_0_3/.cxl.systemverilog.axi_firewall_v1_0_3.axi_firewall_v1_0_3.nt64.cmf 
-- Compiling module axi_firewall_v1_0_3_checks
-- Compiling package axi_firewall_v1_0_vl_rfs_sv_unit
-- Compiling module axi_firewall_v1_0_3_threadcam
-- Compiling module axi_firewall_v1_0_3_top

Top level modules:
	axi_firewall_v1_0_3_top
End time: 22:33:23 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_firewall_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 56.55 % complete

Compiling vhdl library 'interrupt_control_v3_1_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:interrupt_control_v3_1_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:33:26 on Apr 01,2024
vcom -64 -93 -work interrupt_control_v3_1_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/interrupt_control_v3_1_4/.cxl.vhdl.interrupt_control_v3_1_4.interrupt_control_v3_1_4.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ipif_pkg
-- Compiling entity interrupt_control
-- Compiling architecture implementation of interrupt_control
End time: 22:33:26 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:interrupt_control_v3_1_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 56.85 % complete

Compiling vhdl library 'axi_gpio_v2_0_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_gpio_v2_0_17)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:33:29 on Apr 01,2024
vcom -64 -93 -work axi_gpio_v2_0_17 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_gpio_v2_0_17/.cxl.vhdl.axi_gpio_v2_0_17.axi_gpio_v2_0_17.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity GPIO_Core
-- Compiling architecture IMP of GPIO_Core
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_gpio_v2_0\hdl\axi_gpio_v2_0_vh_rfs.vhd(454): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_gpio_v2_0\hdl\axi_gpio_v2_0_vh_rfs.vhd(454): Unknown expanded name.
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_gpio_v2_0\hdl\axi_gpio_v2_0_vh_rfs.vhd(853): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_gpio_v2_0\hdl\axi_gpio_v2_0_vh_rfs.vhd(853): Unknown expanded name.
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_gpio_v2_0\hdl\axi_gpio_v2_0_vh_rfs.vhd(887): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_gpio_v2_0\hdl\axi_gpio_v2_0_vh_rfs.vhd(887): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_gpio_v2_0\hdl\axi_gpio_v2_0_vh_rfs.vhd(1074): VHDL Compiler exiting
End time: 22:33:29 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 9, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_gpio_v2_0_17)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 57.14 % complete

Compiling vhdl library 'axi_hwicap_v3_0_19'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_hwicap_v3_0_19)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:33:32 on Apr 01,2024
vcom -64 -93 -work axi_hwicap_v3_0_19 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_hwicap_v3_0_19/.cxl.vhdl.axi_hwicap_v3_0_19.axi_hwicap_v3_0_19.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_hwicap_v3_0\hdl\axi_hwicap_v3_0_vh_rfs.vhd(84): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_hwicap_v3_0\hdl\axi_hwicap_v3_0_vh_rfs.vhd(84): Unknown expanded name.
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package VCOMPONENTS
-- Loading entity async_fifo_fg
-- Loading package lib_pkg
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_hwicap_v3_0\hdl\axi_hwicap_v3_0_vh_rfs.vhd(143): VHDL Compiler exiting
End time: 22:33:32 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_hwicap_v3_0_19)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 57.44 % complete

Compiling vhdl library 'axi_iic_v2_0_18'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_iic_v2_0_18)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:33:35 on Apr 01,2024
vcom -64 -93 -work axi_iic_v2_0_18 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_iic_v2_0_18/.cxl.vhdl.axi_iic_v2_0_18.axi_iic_v2_0_18.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_iic_v2_0\hdl\axi_iic_v2_0_vh_rfs.vhd(105): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_iic_v2_0\hdl\axi_iic_v2_0_vh_rfs.vhd(105): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_iic_v2_0\hdl\axi_iic_v2_0_vh_rfs.vhd(109): VHDL Compiler exiting
End time: 22:33:35 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_iic_v2_0_18)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 57.74 % complete

Compiling vhdl library 'axi_intc_v4_1_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_intc_v4_1_10)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:33:38 on Apr 01,2024
vcom -64 -93 -work axi_intc_v4_1_10 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_intc_v4_1_10/.cxl.vhdl.axi_intc_v4_1_10.axi_intc_v4_1_10.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_intc_v4_1\hdl\axi_intc_v4_1_vh_rfs.vhd(99): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_intc_v4_1\hdl\axi_intc_v4_1_vh_rfs.vhd(99): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_intc_v4_1\hdl\axi_intc_v4_1_vh_rfs.vhd(102): VHDL Compiler exiting
End time: 22:33:38 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_intc_v4_1_10)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 58.04 % complete

Compiling verilog library 'axi_interconnect_v1_7_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_interconnect_v1_7_13)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:33:41 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work axi_interconnect_v1_7_13 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_interconnect_v1_7_13/.cxl.verilog.axi_interconnect_v1_7_13.axi_interconnect_v1_7_13.nt64.cmf 
-- Compiling module axi_interconnect_v1_7_13_a_axi3_conv
-- Compiling module axi_interconnect_v1_7_13_addr_arbiter_sasd
-- Compiling module axi_interconnect_v1_7_13_addr_arbiter
-- Compiling module axi_interconnect_v1_7_13_addr_decoder
-- Compiling module axi_interconnect_v1_7_13_a_downsizer
-- Compiling module axi_interconnect_v1_7_13_arbiter_resp
-- Compiling module axi_interconnect_v1_7_13_a_upsizer
-- Compiling module axi_interconnect_v1_7_13_axi3_conv
-- Compiling module axi_interconnect_v1_7_13_axic_fifo
-- Compiling module axi_interconnect_v1_7_13_axi_clock_converter
-- Compiling module axi_interconnect_v1_7_13_axic_register_slice
-- Compiling module axi_interconnect_v1_7_13_axic_reg_srl_fifo
-- Compiling module axi_interconnect_v1_7_13_axi_crossbar
-- Compiling module axi_interconnect_v1_7_13_axic_srl_fifo
-- Compiling module axi_interconnect_v1_7_13_axi_data_fifo
-- Compiling module axi_interconnect_v1_7_13_axi_downsizer
-- Compiling module axi_interconnect_v1_7_13_axilite_conv
-- Compiling module axi_interconnect_v1_7_13_axi_protocol_converter
-- Compiling module axi_interconnect_v1_7_13_axi_register_slice
-- Compiling module axi_interconnect_v1_7_13_axi_upsizer
-- Compiling module axi_interconnect_v1_7_13_b_downsizer
-- Compiling module axi_interconnect_v1_7_13_carry_and
-- Compiling module axi_interconnect_v1_7_13_carry_latch_and
-- Compiling module axi_interconnect_v1_7_13_carry_latch_or
-- Compiling module axi_interconnect_v1_7_13_carry_or
-- Compiling module axi_interconnect_v1_7_13_carry
-- Compiling module axi_interconnect_v1_7_13_command_fifo
-- Compiling module axi_interconnect_v1_7_13_comparator_mask_static
-- Compiling module axi_interconnect_v1_7_13_comparator_mask
-- Compiling module axi_interconnect_v1_7_13_comparator_sel_mask_static
-- Compiling module axi_interconnect_v1_7_13_comparator_sel_mask
-- Compiling module axi_interconnect_v1_7_13_comparator_sel_static
-- Compiling module axi_interconnect_v1_7_13_comparator_sel
-- Compiling module axi_interconnect_v1_7_13_comparator_static
-- Compiling module axi_interconnect_v1_7_13_comparator
-- Compiling module axi_interconnect_v1_7_13_converter_bank
-- Compiling module axi_interconnect_v1_7_13_crossbar_sasd
-- Compiling module axi_interconnect_v1_7_13_crossbar
-- Compiling module axi_interconnect_v1_7_13_data_fifo_bank
-- Compiling module axi_interconnect_v1_7_13_decerr_slave
-- Compiling module axi_interconnect_v1_7_13_fifo_gen
-- Compiling module axi_interconnect_v1_7_13_mux_enc
-- Compiling module axi_interconnect_v1_7_13_mux
-- Compiling module axi_interconnect_v1_7_13_ndeep_srl
-- Compiling module axi_interconnect_v1_7_13_nto1_mux
-- Compiling module axi_interconnect_v1_7_13_protocol_conv_bank
-- Compiling module axi_interconnect_v1_7_13_r_axi3_conv
-- Compiling module axi_interconnect_v1_7_13_r_downsizer
-- Compiling module axi_interconnect_v1_7_13_register_slice_bank
-- Compiling module axi_interconnect_v1_7_13_r_upsizer
-- Compiling module axi_interconnect_v1_7_13_si_transactor
-- Compiling module axi_interconnect_v1_7_13_splitter
-- Compiling module axi_interconnect_v1_7_13_w_axi3_conv
-- Compiling module axi_interconnect_v1_7_13_wdata_mux
-- Compiling module axi_interconnect_v1_7_13_wdata_router
-- Compiling module axi_interconnect_v1_7_13_w_downsizer
-- Compiling module axi_interconnect_v1_7_13_w_upsizer
-- Compiling module axi_interconnect_v1_7_13_axic_sample_cycle_ratio
-- Compiling module axi_interconnect_v1_7_13_axic_sync_clock_converter
-- Compiling module axi_interconnect_v1_7_13_axi_interconnect
-- Compiling module axi_interconnect_v1_7_13_top

Top level modules:
	axi_interconnect_v1_7_13_carry
	axi_interconnect_v1_7_13_comparator_mask_static
	axi_interconnect_v1_7_13_comparator_mask
	axi_interconnect_v1_7_13_comparator_sel_mask_static
	axi_interconnect_v1_7_13_comparator_sel_mask
	axi_interconnect_v1_7_13_top
End time: 22:33:42 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_interconnect_v1_7_13)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 58.33 % complete

Compiling vhdl library 'axi_master_burst_v2_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_master_burst_v2_0_7)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:33:44 on Apr 01,2024
vcom -64 -93 -work axi_master_burst_v2_0_7 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_master_burst_v2_0_7/.cxl.vhdl.axi_master_burst_v2_0_7.axi_master_burst_v2_0_7.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity axi_master_burst_wr_demux
-- Compiling architecture implementation of axi_master_burst_wr_demux
-- Compiling entity axi_master_burst_strb_gen
-- Compiling architecture implementation of axi_master_burst_strb_gen
-- Compiling entity axi_master_burst_rdmux
-- Compiling architecture implementation of axi_master_burst_rdmux
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Loading entity srl_fifo_f
-- Compiling entity axi_master_burst_fifo
-- Compiling architecture imp of axi_master_burst_fifo
-- Loading entity axi_master_burst_fifo
-- Compiling entity axi_master_burst_wr_status_cntl
-- Compiling architecture implementation of axi_master_burst_wr_status_cntl
-- Loading entity axi_master_burst_strb_gen
-- Compiling entity axi_master_burst_wrdata_cntl
-- Compiling architecture implementation of axi_master_burst_wrdata_cntl
-- Compiling entity axi_master_burst_stbs_set
-- Compiling architecture implementation of axi_master_burst_stbs_set
-- Compiling entity axi_master_burst_skid_buf
-- Compiling architecture implementation of axi_master_burst_skid_buf
-- Loading entity axi_master_burst_wr_demux
-- Compiling entity axi_master_burst_skid2mm_buf
-- Compiling architecture implementation of axi_master_burst_skid2mm_buf
-- Compiling entity axi_master_burst_rd_status_cntl
-- Compiling architecture implementation of axi_master_burst_rd_status_cntl
-- Loading entity axi_master_burst_rdmux
-- Compiling entity axi_master_burst_rddata_cntl
-- Compiling architecture implementation of axi_master_burst_rddata_cntl
-- Compiling entity axi_master_burst_pcc
-- Compiling architecture implementation of axi_master_burst_pcc
-- Compiling entity axi_master_burst_first_stb_offset
-- Compiling architecture implementation of axi_master_burst_first_stb_offset
-- Compiling entity axi_master_burst_addr_cntl
-- Compiling architecture implementation of axi_master_burst_addr_cntl
-- Compiling entity axi_master_burst_wr_llink
-- Compiling architecture implementation of axi_master_burst_wr_llink
-- Compiling entity axi_master_burst_reset
-- Compiling architecture implementation of axi_master_burst_reset
-- Loading entity axi_master_burst_pcc
-- Loading entity axi_master_burst_addr_cntl
-- Loading entity axi_master_burst_rddata_cntl
-- Loading entity axi_master_burst_wrdata_cntl
-- Loading entity axi_master_burst_rd_status_cntl
-- Loading entity axi_master_burst_wr_status_cntl
-- Loading entity axi_master_burst_skid_buf
-- Loading entity axi_master_burst_skid2mm_buf
-- Compiling entity axi_master_burst_rd_wr_cntlr
-- Compiling architecture implementation of axi_master_burst_rd_wr_cntlr
-- Compiling entity axi_master_burst_rd_llink
-- Compiling architecture implementation of axi_master_burst_rd_llink
-- Loading entity axi_master_burst_stbs_set
-- Loading entity axi_master_burst_first_stb_offset
-- Compiling entity axi_master_burst_cmd_status
-- Compiling architecture implementation of axi_master_burst_cmd_status
-- Loading entity axi_master_burst_reset
-- Loading entity axi_master_burst_cmd_status
-- Loading entity axi_master_burst_rd_wr_cntlr
-- Loading entity axi_master_burst_rd_llink
-- Loading entity axi_master_burst_wr_llink
-- Compiling entity axi_master_burst
-- Compiling architecture implementation of axi_master_burst
End time: 22:33:45 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_master_burst_v2_0_7)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 58.63 % complete

Compiling vhdl library 'axi_msg_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_msg_v1_0_1)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:33:47 on Apr 01,2024
vcom -64 -93 -work axi_msg_v1_0_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_msg_v1_0_1/.cxl.vhdl.axi_msg_v1_0_1.axi_msg_v1_0_1.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package axi_msg_pkg
-- Compiling package body axi_msg_pkg
-- Loading package axi_msg_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package axi_msg_pkg
-- Loading package VCOMPONENTS
-- Loading entity sync_fifo_fg
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling entity axi_msg_bmg_ctrl
-- Compiling architecture implementation of axi_msg_bmg_ctrl
-- Compiling entity axi_msg_bmg
-- Compiling architecture blk_mem_gen_0_arch of axi_msg_bmg
-- Compiling entity axi_msg_reset
-- Compiling architecture implementation of axi_msg_reset
-- Compiling entity axi_msg_sfifo_autord
-- Compiling architecture imp of axi_msg_sfifo_autord
-- Loading entity async_fifo_fg
-- Compiling entity axi_msg_afifo_autord
-- Compiling architecture imp of axi_msg_afifo_autord
-- Loading entity srl_fifo_f
-- Loading entity axi_msg_sfifo_autord
-- Loading entity axi_msg_afifo_autord
-- Compiling entity axi_msg_fifo
-- Compiling architecture imp of axi_msg_fifo
-- Loading entity axi_msg_fifo
-- Compiling entity axi_msg_cmd_status
-- Compiling architecture implementation of axi_msg_cmd_status
-- Compiling entity axi_msg_rdmux
-- Compiling architecture implementation of axi_msg_rdmux
-- Compiling entity axi_msg_addr_cntl
-- Compiling architecture implementation of axi_msg_addr_cntl
-- Loading entity axi_msg_rdmux
-- Compiling entity axi_msg_rddata_cntl
-- Compiling architecture implementation of axi_msg_rddata_cntl
-- Compiling entity axi_msg_rd_status_cntl
-- Compiling architecture implementation of axi_msg_rd_status_cntl
-- Compiling entity axi_msg_scc
-- Compiling architecture implementation of axi_msg_scc
-- Compiling entity axi_msg_wr_demux
-- Compiling architecture implementation of axi_msg_wr_demux
-- Compiling entity axi_msg_scc_wr
-- Compiling architecture implementation of axi_msg_scc_wr
-- Loading entity axi_msg_wr_demux
-- Compiling entity axi_msg_skid2mm_buf
-- Compiling architecture implementation of axi_msg_skid2mm_buf
-- Compiling entity axi_msg_wrdata_cntl
-- Compiling architecture implementation of axi_msg_wrdata_cntl
-- Compiling entity axi_msg_wr_status_cntl
-- Compiling architecture implementation of axi_msg_wr_status_cntl
-- Compiling entity axi_msg_skid_buf
-- Compiling architecture implementation of axi_msg_skid_buf
-- Loading entity axi_msg_reset
-- Loading entity axi_msg_cmd_status
-- Loading entity axi_msg_scc
-- Loading entity axi_msg_addr_cntl
-- Loading entity axi_msg_rddata_cntl
-- Loading entity axi_msg_rd_status_cntl
-- Loading entity axi_msg_skid_buf
-- Compiling entity axi_msg_mm2s_basic_wrap
-- Compiling architecture implementation of axi_msg_mm2s_basic_wrap
-- Loading entity axi_msg_scc_wr
-- Loading entity axi_msg_wrdata_cntl
-- Loading entity axi_msg_wr_status_cntl
-- Loading entity axi_msg_skid2mm_buf
-- Compiling entity axi_msg_s2mm_basic_wrap
-- Compiling architecture implementation of axi_msg_s2mm_basic_wrap
-- Loading entity axi_msg_mm2s_basic_wrap
-- Loading entity axi_msg_s2mm_basic_wrap
-- Compiling entity axi_msg_datamover
-- Compiling architecture implementation of axi_msg_datamover
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_msg_v1_0\hdl\axi_msg_v1_0_rfs.vhd(19100): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_msg_v1_0\hdl\axi_msg_v1_0_rfs.vhd(19100): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_msg_v1_0\hdl\axi_msg_v1_0_rfs.vhd(19109): VHDL Compiler exiting
End time: 22:33:48 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_msg_v1_0_1)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 58.93 % complete

Compiling vhdl library 'axi_mcdma_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_mcdma_v1_0_1)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:33:50 on Apr 01,2024
vcom -64 -93 -work axi_mcdma_v1_0_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_mcdma_v1_0_1/.cxl.vhdl.axi_mcdma_v1_0_1.axi_mcdma_v1_0_1.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling package axi_mcdma_pkg
-- Compiling package body axi_mcdma_pkg
-- Loading package axi_mcdma_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package axi_mcdma_pkg
-- Compiling entity axi_mcdma_reset
-- Compiling architecture implementation of axi_mcdma_reset
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_mcdma_v1_0\hdl\axi_mcdma_v1_0_vh_rfs.vhd(931): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_mcdma_v1_0\hdl\axi_mcdma_v1_0_vh_rfs.vhd(931): Unknown expanded name.
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_mcdma_v1_0\hdl\axi_mcdma_v1_0_vh_rfs.vhd(1033): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_mcdma_v1_0\hdl\axi_mcdma_v1_0_vh_rfs.vhd(1033): Unknown expanded name.
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_mcdma_v1_0\hdl\axi_mcdma_v1_0_vh_rfs.vhd(1062): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_mcdma_v1_0\hdl\axi_mcdma_v1_0_vh_rfs.vhd(1062): Unknown expanded name.
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_mcdma_v1_0\hdl\axi_mcdma_v1_0_vh_rfs.vhd(1157): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_mcdma_v1_0\hdl\axi_mcdma_v1_0_vh_rfs.vhd(1157): Unknown expanded name.
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_mcdma_v1_0\hdl\axi_mcdma_v1_0_vh_rfs.vhd(1232): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_mcdma_v1_0\hdl\axi_mcdma_v1_0_vh_rfs.vhd(1232): Unknown expanded name.
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_mcdma_v1_0\hdl\axi_mcdma_v1_0_vh_rfs.vhd(1281): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_mcdma_v1_0\hdl\axi_mcdma_v1_0_vh_rfs.vhd(1281): Unknown expanded name.
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_mcdma_v1_0\hdl\axi_mcdma_v1_0_vh_rfs.vhd(1345): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_mcdma_v1_0\hdl\axi_mcdma_v1_0_vh_rfs.vhd(1345): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_mcdma_v1_0\hdl\axi_mcdma_v1_0_vh_rfs.vhd(1411): VHDL Compiler exiting
End time: 22:33:51 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 21, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_mcdma_v1_0_1)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 59.23 % complete

Compiling verilog library 'axi_mm2s_mapper_v1_1_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_mm2s_mapper_v1_1_14)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:33:53 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work axi_mm2s_mapper_v1_1_14 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_mm2s_mapper_v1_1_14/.cxl.verilog.axi_mm2s_mapper_v1_1_14.axi_mm2s_mapper_v1_1_14.nt64.cmf 
-- Compiling module axi_mm2s_mapper_v1_1_14_stream_expander
-- Compiling module axi_mm2s_mapper_v1_1_14_stream_encapsulator
-- Compiling module axi_mm2s_mapper_v1_1_14_transaction_counter
-- Compiling module axi_mm2s_mapper_v1_1_14_top

Top level modules:
	axi_mm2s_mapper_v1_1_14_top
End time: 22:33:54 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_mm2s_mapper_v1_1_14)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 59.52 % complete

Compiling verilog library 'axi_mmu_v2_1_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_mmu_v2_1_13)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:33:57 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work axi_mmu_v2_1_13 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_mmu_v2_1_13/.cxl.verilog.axi_mmu_v2_1_13.axi_mmu_v2_1_13.nt64.cmf 
-- Compiling module axi_mmu_v2_1_13_addr_decoder
-- Compiling module axi_mmu_v2_1_13_decerr_slave
-- Compiling module axi_mmu_v2_1_13_top

Top level modules:
	axi_mmu_v2_1_13_top
End time: 22:33:57 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_mmu_v2_1_13)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 59.82 % complete

Compiling vhdl library 'axi_pcie_v2_8_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_pcie_v2_8_7)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:34:00 on Apr 01,2024
vcom -64 -93 -work axi_pcie_v2_8_7 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_pcie_v2_8_7/.cxl.vhdl.axi_pcie_v2_8_7.axi_pcie_v2_8_7.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity axi_enhanced_pcie
-- Compiling architecture structure of axi_enhanced_pcie
-- Compiling package axi_pcie_mm_s_pkg
-- Loading package axi_pcie_mm_s_pkg
-- Compiling entity axi_mm_masterbridge_rd
-- Compiling architecture behavioral of axi_mm_masterbridge_rd
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie_v2_8\hdl\axi_pcie_v2_8_rfs.vhd(2731): Nonresolved signal 'rddatasmsig' may have multiple sources.
  Drivers:
    C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie_v2_8\hdl\axi_pcie_v2_8_rfs.vhd(3072):Process axi_wr_master_data
       Driven at:
          C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie_v2_8\hdl\axi_pcie_v2_8_rfs.vhd(3077)
    C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie_v2_8\hdl\axi_pcie_v2_8_rfs.vhd(2995):Process axi_wr_master_data
       Driven at:
          C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie_v2_8\hdl\axi_pcie_v2_8_rfs.vhd(3000)
    C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie_v2_8\hdl\axi_pcie_v2_8_rfs.vhd(2921):Process axi_wr_master_data
       Driven at:
          C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie_v2_8\hdl\axi_pcie_v2_8_rfs.vhd(2926)
-- Compiling entity axi_mm_masterbridge_wr
-- Compiling architecture behavioral of axi_mm_masterbridge_wr
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie_v2_8\hdl\axi_pcie_v2_8_rfs.vhd(3448): Nonresolved signal 'wrdatasmsig' may have multiple sources.
  Drivers:
    C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie_v2_8\hdl\axi_pcie_v2_8_rfs.vhd(3748):Process axi_wr_master_data
       Driven at:
          C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie_v2_8\hdl\axi_pcie_v2_8_rfs.vhd(3755)
    C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie_v2_8\hdl\axi_pcie_v2_8_rfs.vhd(3644):Process axi_wr_master_data
       Driven at:
          C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie_v2_8\hdl\axi_pcie_v2_8_rfs.vhd(3651)
    C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie_v2_8\hdl\axi_pcie_v2_8_rfs.vhd(3585):Process axi_wr_master_data
       Driven at:
          C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie_v2_8\hdl\axi_pcie_v2_8_rfs.vhd(3592)
-- Compiling entity array_arith
-- Compiling architecture rtl of array_arith
-- Compiling entity axi_s_masterbridge_rd
-- Compiling architecture behavioral of axi_s_masterbridge_rd
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie_v2_8\hdl\axi_pcie_v2_8_rfs.vhd(4269): Nonresolved signal 'rdreqsmsig' may have multiple sources.
  Drivers:
    C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie_v2_8\hdl\axi_pcie_v2_8_rfs.vhd(6474):Process rd_master_ingress
       Driven at:
          C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie_v2_8\hdl\axi_pcie_v2_8_rfs.vhd(6487)
    C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie_v2_8\hdl\axi_pcie_v2_8_rfs.vhd(5383):Process rd_master_ingress
       Driven at:
          C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie_v2_8\hdl\axi_pcie_v2_8_rfs.vhd(5396)
    C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie_v2_8\hdl\axi_pcie_v2_8_rfs.vhd(4479):Process rd_master_ingress
       Driven at:
          C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie_v2_8\hdl\axi_pcie_v2_8_rfs.vhd(4492)
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie_v2_8\hdl\axi_pcie_v2_8_rfs.vhd(4279): Nonresolved signal 'cpltlpsmsig' may have multiple sources.
  Drivers:
    C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie_v2_8\hdl\axi_pcie_v2_8_rfs.vhd(7219):Process cpl_master_egress
       Driven at:
          C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie_v2_8\hdl\axi_pcie_v2_8_rfs.vhd(7224)
    C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie_v2_8\hdl\axi_pcie_v2_8_rfs.vhd(6147):Process cpl_master_egress
       Driven at:
          C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie_v2_8\hdl\axi_pcie_v2_8_rfs.vhd(6152)
    C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie_v2_8\hdl\axi_pcie_v2_8_rfs.vhd(5101):Process cpl_master_egress
       Driven at:
          C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie_v2_8\hdl\axi_pcie_v2_8_rfs.vhd(5105)
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie_v2_8\hdl\axi_pcie_v2_8_rfs.vhd(4287): Nonresolved signal 'cplndtlpsmsig' may have multiple sources.
  Drivers:
    C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie_v2_8\hdl\axi_pcie_v2_8_rfs.vhd(7113):Process cplnd_master_egress
       Driven at:
          C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie_v2_8\hdl\axi_pcie_v2_8_rfs.vhd(7117)
    C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie_v2_8\hdl\axi_pcie_v2_8_rfs.vhd(6047):Process cplnd_master_egress
       Driven at:
          C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie_v2_8\hdl\axi_pcie_v2_8_rfs.vhd(6051)
    C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie_v2_8\hdl\axi_pcie_v2_8_rfs.vhd(4974):Process cplnd_master_egress
       Driven at:
          C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie_v2_8\hdl\axi_pcie_v2_8_rfs.vhd(4978)
-- Compiling entity axi_s_masterbridge_wr
-- Compiling architecture behavioral of axi_s_masterbridge_wr
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie_v2_8\hdl\axi_pcie_v2_8_rfs.vhd(8156): Nonresolved signal 'wrreqsmsig' may have multiple sources.
  Drivers:
    C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie_v2_8\hdl\axi_pcie_v2_8_rfs.vhd(8762):Process wr_master_ingress
       Driven at:
          C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie_v2_8\hdl\axi_pcie_v2_8_rfs.vhd(8776)
    C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie_v2_8\hdl\axi_pcie_v2_8_rfs.vhd(8421):Process wr_master_ingress
       Driven at:
          C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie_v2_8\hdl\axi_pcie_v2_8_rfs.vhd(8435)
    C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie_v2_8\hdl\axi_pcie_v2_8_rfs.vhd(8184):Process wr_master_ingress
       Driven at:
          C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_pcie_v2_8\hdl\axi_pcie_v2_8_rfs.vhd(8198)
-- Loading package VCOMPONENTS
-- Loading entity sync_fifo_fg
-- Loading package lib_pkg
-- Compiling entity axi_mm_s_masterbridge_rd
-- Compiling architecture behavioral of axi_mm_s_masterbridge_rd
-- Loading entity axi_s_masterbridge_rd
-- Loading entity axi_mm_masterbridge_rd
-- Compiling entity axi_mm_s_masterbridge_wr
-- Compiling architecture behavioral of axi_mm_s_masterbridge_wr
-- Loading entity axi_s_masterbridge_wr
-- Loading entity axi_mm_masterbridge_wr
-- Compiling entity axi_mm_s_masterbridge
-- Compiling architecture behavioral of axi_mm_s_masterbridge
-- Loading entity axi_mm_s_masterbridge_wr
-- Loading entity axi_mm_s_masterbridge_rd
-- Compiling entity register_block
-- Compiling architecture structure of register_block
-- Loading entity blk_mem_gen_wrapper
-- Compiling entity slave_read_cpl_tlp
-- Compiling architecture structure of slave_read_cpl_tlp
-- Compiling entity slave_read_req_tlp
-- Compiling architecture structure of slave_read_req_tlp
-- Compiling entity slave_write_req_tlp
-- Compiling architecture structure of slave_write_req_tlp
-- Compiling entity axi_slave_read
-- Compiling architecture structure of axi_slave_read
-- Compiling entity axi_slave_write
-- Compiling architecture structure of axi_slave_write
-- Compiling entity slave_bridge
-- Compiling architecture structure of slave_bridge
-- Loading entity axi_slave_write
-- Loading entity axi_slave_read
-- Loading entity slave_write_req_tlp
-- Loading entity slave_read_req_tlp
-- Loading entity slave_read_cpl_tlp
-- Compiling entity axi_pcie_mm_s
-- Compiling architecture structure of axi_pcie_mm_s
-- Loading entity register_block
-- Loading entity axi_mm_s_masterbridge
-- Loading entity slave_bridge
-- Compiling package axi_pcie_msi_irq_pkg
-- Compiling entity axi_pcie_msi_irq
-- Compiling architecture behavior of axi_pcie_msi_irq
-- Compiling entity axi_pcie
-- Compiling architecture structure of axi_pcie
-- Loading entity axi_pcie_mm_s
-- Loading entity axi_enhanced_pcie
End time: 22:34:00 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 7

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_pcie_v2_8_7)
==============================================================================


compile_simlib: 0 error(s), 7 warning(s), 60.12 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/axi_pcie_v2_8_7".
Errors: 0, Warnings: 1

Compiling verilog library 'axi_pcie_v2_8_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_pcie_v2_8_7)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:34:03 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work axi_pcie_v2_8_7 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_pcie_v2_8_7/.cxl.verilog.axi_pcie_v2_8_7.axi_pcie_v2_8_7.nt64.cmf 
-- Compiling module axi_pcie_v2_8_7_a_upsizer
-- Compiling module axi_pcie_v2_8_7_address_decoder
-- Compiling module axi_pcie_v2_8_7_axi_enhanced_cfg
-- Compiling module axi_pcie_v2_8_7_axi_enhanced_cfg_block_bridge
-- Compiling module axi_pcie_v2_8_7_axi_enhanced_cfg_event_handler
-- Compiling module axi_pcie_v2_8_7_axi_enhanced_cfg_gen_sink
-- Compiling module axi_pcie_v2_8_7_axi_enhanced_cfg_slave
-- Compiling module axi_pcie_v2_8_7_axi_enhanced_rx
-- Compiling module axi_pcie_v2_8_7_axi_enhanced_rx_demux
-- Compiling module axi_pcie_v2_8_7_axi_enhanced_rx_destraddler
-- Compiling module axi_pcie_v2_8_7_axi_enhanced_rx_null_gen
-- Compiling module axi_pcie_v2_8_7_axi_enhanced_rx_pipeline
-- Compiling module axi_pcie_v2_8_7_axi_enhanced_top
-- Compiling module axi_pcie_v2_8_7_axi_enhanced_tx
-- Compiling module axi_pcie_v2_8_7_axi_enhanced_tx_arbiter
-- Compiling module axi_pcie_v2_8_7_axi_enhanced_tx_pipeline
-- Compiling module axi_pcie_v2_8_7_axi_enhanced_tx_port_mux
-- Compiling module axi_pcie_v2_8_7_axi_lite_ipif
-- Compiling module axi_pcie_v2_8_7_axi_pcie_enhanced_core_top
-- Compiling module axi_pcie_v2_8_7_axi_register_slice
-- Compiling module axi_pcie_v2_8_7_axi_upsizer
-- Compiling module axi_pcie_v2_8_7_axic_register_slice
-- Compiling module axi_pcie_v2_8_7_carry_and
-- Compiling module axi_pcie_v2_8_7_carry_latch_and
-- Compiling module axi_pcie_v2_8_7_carry_latch_or
-- Compiling module axi_pcie_v2_8_7_carry_or
-- Compiling module axi_pcie_v2_8_7_command_fifo
-- Compiling module axi_pcie_v2_8_7_comparator
-- Compiling module axi_pcie_v2_8_7_comparator_sel
-- Compiling module axi_pcie_v2_8_7_comparator_sel_static
-- Compiling module axi_pcie_v2_8_7_enhanced_core_top_wrap
-- Compiling module axi_pcie_v2_8_7_fifo
-- Compiling module axi_pcie_v2_8_7_GTPA1_DUAL_WRAPPER
-- Compiling module axi_pcie_v2_8_7_GTPA1_DUAL_WRAPPER_TILE
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_gt_rx_valid_filter_7x
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_gt_top
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v1_6_gt_top_ies
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_gt_wrapper
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_gtx_cpllpd_ovrd
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v1_6_gt_wrapper_ies
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_gtp_pipe_rate
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_gtp_pipe_drp
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_gtp_pipe_reset
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_pcie_7x
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_pcie_bram_7x
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_pcie_bram_top_7x
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_pcie_brams_7x
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_pcie_pipe_lane
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_pcie_pipe_misc
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_pcie_pipe_pipeline
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_pcie_top
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v1_6_pipe_clock_ies
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_pipe_drp
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_pipe_eq
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v1_6_pipe_eq_ies
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_pipe_rate
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v1_6_pipe_rate_ies
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_pipe_reset
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_pipe_sync
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v1_6_pipe_sync_ies
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_pipe_user
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v1_6_pipe_user_ies
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_pipe_wrapper
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v1_6_pipe_wrapper_ies
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v1_6_qpll_drp_ies
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_qpll_reset
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v1_6_qpll_wrapper_ies
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_rxeq_scan
-- Compiling module axi_pcie_v2_8_7_pselect_f
-- Compiling module axi_pcie_v2_8_7_r_upsizer
-- Compiling module axi_pcie_v2_8_7_slave_attachment
-- Compiling module axi_pcie_v2_8_7_w_upsizer
-- Compiling module axi_pcie_v2_8_7_pcie_7x_v2_0_2_sys_clk_gen_ps

Top level modules:
	axi_pcie_v2_8_7_axi_upsizer
	axi_pcie_v2_8_7_enhanced_core_top_wrap
	axi_pcie_v2_8_7_fifo
	axi_pcie_v2_8_7_GTPA1_DUAL_WRAPPER
	axi_pcie_v2_8_7_pcie_7x_v2_0_2_gt_top
	axi_pcie_v2_8_7_pcie_7x_v1_6_gt_top_ies
	axi_pcie_v2_8_7_pcie_7x_v2_0_2_pcie_top
	axi_pcie_v2_8_7_pcie_7x_v2_0_2_sys_clk_gen_ps
End time: 22:34:03 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_pcie_v2_8_7)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 60.42 % complete

Compiling verilog library 'axi_protocol_checker_v1_1_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_protocol_checker_v1_1_16)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:34:06 on Apr 01,2024
vlog -64 -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_16 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -sv -work axi_protocol_checker_v1_1_16 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_protocol_checker_v1_1_16/.cxl.systemverilog.axi_protocol_checker_v1_1_16.axi_protocol_checker_v1_1_16.nt64.cmf 
-- Compiling module axi_protocol_checker_v1_1_16_axi4litepc_asr_inline
-- Compiling module axi_protocol_checker_v1_1_16_axi4pc_asr_inline
-- Compiling module axi_protocol_checker_v1_1_16_core
-- Compiling module axi_protocol_checker_v1_1_16_syn_fifo
-- Compiling module axi_protocol_checker_v1_1_16_reporter
-- Compiling package axi_protocol_checker_v1_1_vl_rfs_sv_unit
-- Compiling module axi_protocol_checker_v1_1_16_threadcam
-- Compiling module axi_protocol_checker_v1_1_16_top

Top level modules:
	axi_protocol_checker_v1_1_16_top
End time: 22:34:06 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_protocol_checker_v1_1_16)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 60.71 % complete

Compiling verilog library 'axi_protocol_checker_v2_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_protocol_checker_v2_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:34:09 on Apr 01,2024
vlog -64 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -sv -work axi_protocol_checker_v2_0_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_protocol_checker_v2_0_1/.cxl.systemverilog.axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1.nt64.cmf 
-- Compiling module axi_protocol_checker_v2_0_1_axi4litepc_asr_inline
-- Compiling module axi_protocol_checker_v2_0_1_axi4pc_asr_inline
-- Compiling module axi_protocol_checker_v2_0_1_core
-- Compiling module axi_protocol_checker_v2_0_1_syn_fifo
-- Compiling module axi_protocol_checker_v2_0_1_reporter
-- Compiling package axi_protocol_checker_v2_0_vl_rfs_sv_unit
-- Compiling module axi_protocol_checker_v2_0_1_threadcam
-- Compiling module axi_protocol_checker_v2_0_1_top

Top level modules:
	axi_protocol_checker_v2_0_1_top
End time: 22:34:09 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_protocol_checker_v2_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 61.01 % complete

Compiling vhdl library 'axi_quad_spi_v3_2_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_quad_spi_v3_2_14)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:34:12 on Apr 01,2024
vcom -64 -93 -work axi_quad_spi_v3_2_14 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_quad_spi_v3_2_14/.cxl.vhdl.axi_quad_spi_v3_2_14.axi_quad_spi_v3_2_14.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package comp_defs
-- Compiling entity pselect_f
-- Compiling architecture imp of pselect_f
-- Loading package NUMERIC_STD
-- Compiling entity counter_f
-- Compiling architecture imp of counter_f
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(838): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(838): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(842): VHDL Compiler exiting
End time: 22:34:12 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_quad_spi_v3_2_14)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 61.31 % complete

Compiling vhdl library 'axi_tft_v2_0_19'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_tft_v2_0_19)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:34:15 on Apr 01,2024
vcom -64 -93 -work axi_tft_v2_0_19 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_tft_v2_0_19/.cxl.vhdl.axi_tft_v2_0_19.axi_tft_v2_0_19.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ipif_pkg
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity axi_lite_ipif
-- Loading entity axi_master_burst_reset
-- Loading entity axi_master_burst_stbs_set
-- Loading entity axi_master_burst_first_stb_offset
-- Loading entity axi_master_burst_cmd_status
-- Loading entity axi_master_burst_strb_gen
-- Loading entity axi_master_burst_pcc
-- Loading package lib_pkg
-- Loading entity srl_fifo_f
-- Loading entity axi_master_burst_fifo
-- Loading entity axi_master_burst_addr_cntl
-- Loading entity axi_master_burst_rdmux
-- Loading entity axi_master_burst_rddata_cntl
-- Loading entity axi_master_burst_wrdata_cntl
-- Loading entity axi_master_burst_rd_status_cntl
-- Loading entity axi_master_burst_wr_status_cntl
-- Loading entity axi_master_burst_skid_buf
-- Loading entity axi_master_burst_wr_demux
-- Loading entity axi_master_burst_skid2mm_buf
-- Loading entity axi_master_burst_rd_wr_cntlr
-- Loading entity axi_master_burst_rd_llink
-- Loading entity axi_master_burst_wr_llink
-- Loading entity axi_master_burst
-- Compiling entity axi_tft
-- Compiling architecture imp of axi_tft
End time: 22:34:15 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_tft_v2_0_19)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 61.61 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/axi_tft_v2_0_19".
Errors: 0, Warnings: 1

Compiling verilog library 'axi_tft_v2_0_19'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_tft_v2_0_19)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:34:18 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work axi_tft_v2_0_19 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_tft_v2_0_19/.cxl.verilog.axi_tft_v2_0_19.axi_tft_v2_0_19.nt64.cmf 
-- Compiling module axi_tft_v2_0_19_iic_init
-- Compiling module axi_tft_v2_0_19_v_sync
-- Compiling module axi_tft_v2_0_19_tft_interface
-- Compiling module axi_tft_v2_0_19_slave_register
-- Compiling module axi_tft_v2_0_19_line_buffer
-- Compiling module axi_tft_v2_0_19_h_sync
-- Compiling module axi_tft_v2_0_19_tft_controller

Top level modules:
	axi_tft_v2_0_19_tft_controller
End time: 22:34:18 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_tft_v2_0_19)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 61.90 % complete

Compiling vhdl library 'axi_timebase_wdt_v3_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_timebase_wdt_v3_0_7)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:34:21 on Apr 01,2024
vcom -64 -93 -work axi_timebase_wdt_v3_0_7 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_timebase_wdt_v3_0_7/.cxl.vhdl.axi_timebase_wdt_v3_0_7.axi_timebase_wdt_v3_0_7.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity window_wdt_counter
-- Compiling architecture wc_imp of window_wdt_counter
-- Compiling entity window_wdt_fail_cnt
-- Compiling architecture fc_imp of window_wdt_fail_cnt
-- Compiling entity timebase_wdt_core
-- Compiling architecture imp of timebase_wdt_core
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_timebase_wdt_v3_0\hdl\axi_timebase_wdt_v3_0_vh_rfs.vhd(796): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_timebase_wdt_v3_0\hdl\axi_timebase_wdt_v3_0_vh_rfs.vhd(796): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_timebase_wdt_v3_0\hdl\axi_timebase_wdt_v3_0_vh_rfs.vhd(1090): VHDL Compiler exiting
End time: 22:34:21 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_timebase_wdt_v3_0_7)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 62.20 % complete

Compiling vhdl library 'axi_timer_v2_0_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_timer_v2_0_17)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:34:24 on Apr 01,2024
vcom -64 -93 -work axi_timer_v2_0_17 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_timer_v2_0_17/.cxl.vhdl.axi_timer_v2_0_17.axi_timer_v2_0_17.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity counter_f
-- Compiling architecture imp of counter_f
-- Compiling entity mux_onehot_f
-- Compiling architecture imp of mux_onehot_f
-- Compiling package TC_Types
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ipif_pkg
-- Loading package lib_pkg
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_timer_v2_0\hdl\axi_timer_v2_0_vh_rfs.vhd(766): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_timer_v2_0\hdl\axi_timer_v2_0_vh_rfs.vhd(766): Unknown expanded name.
-- Loading package TC_Types
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_timer_v2_0\hdl\axi_timer_v2_0_vh_rfs.vhd(799): VHDL Compiler exiting
End time: 22:34:24 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_timer_v2_0_17)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 62.50 % complete

Compiling vhdl library 'axi_traffic_gen_v2_0_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_traffic_gen_v2_0_16)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:34:27 on Apr 01,2024
vcom -64 -93 -work axi_traffic_gen_v2_0_16 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_traffic_gen_v2_0_16/.cxl.vhdl.axi_traffic_gen_v2_0_16.axi_traffic_gen_v2_0_16.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity axi_traffic_gen_v2_0_16_bmg_wrap
-- Compiling architecture implementation of axi_traffic_gen_v2_0_16_bmg_wrap
-- Loading package VCOMPONENTS
-- Loading entity blk_mem_gen_wrapper
End time: 22:34:27 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_traffic_gen_v2_0_16)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 62.80 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/axi_traffic_gen_v2_0_16".
Errors: 0, Warnings: 1

Compiling verilog library 'axi_traffic_gen_v2_0_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_traffic_gen_v2_0_16)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:34:30 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work axi_traffic_gen_v2_0_16 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_traffic_gen_v2_0_16/.cxl.verilog.axi_traffic_gen_v2_0_16.axi_traffic_gen_v2_0_16.nt64.cmf 
-- Compiling module axi_traffic_gen_v2_0_16_asynch_rst_ff
-- Compiling module axi_traffic_gen_v2_0_16_slvram_v7
-- Compiling module axi_traffic_gen_v2_0_16_regslice
-- Compiling module axi_traffic_gen_v2_0_16_inferram
-- Compiling module axi_traffic_gen_v2_0_16_randgen
-- Compiling module axi_traffic_gen_v2_0_16_id_track
-- Compiling module axi_traffic_gen_v2_0_16_ex_fifo
-- Compiling module axi_traffic_gen_v2_0_16_cmdram
-- Compiling module axi_traffic_gen_v2_0_16_addrgen
-- Compiling module axi_traffic_gen_v2_0_16_s_w_channel
-- Compiling module axi_traffic_gen_v2_0_16_s_r_channel
-- Compiling module axi_traffic_gen_v2_0_16_sharedram_wrap
-- Compiling module axi_traffic_gen_v2_0_16_registers
-- Compiling module axi_traffic_gen_v2_0_16_paramram_wrap
-- Compiling module axi_traffic_gen_v2_0_16_paramram_64_wrap
-- Compiling module axi_traffic_gen_v2_0_16_addrram_wrap
-- Compiling module axi_traffic_gen_v2_0_16_m_w_channel
-- Compiling module axi_traffic_gen_v2_0_16_m_r_channel
-- Compiling module axi_traffic_gen_v2_0_16_cmdram_wrap
-- Compiling module axi_traffic_gen_v2_0_16_static_regblk
-- Compiling module axi_traffic_gen_v2_0_16_static_cmdgen
-- Compiling module axi_traffic_gen_v2_0_16_static_mrdwr
-- Compiling module axi_traffic_gen_v2_0_16_static_top
-- Compiling module axi_traffic_gen_v2_0_16_slave_only_top
-- Compiling module axi_traffic_gen_v2_0_16_basic_n_full_top
-- Compiling module axi_traffic_gen_v2_0_16_axis_fifo
-- Compiling module axi_traffic_gen_v2_0_16_streaming_top
-- Compiling module axi_traffic_gen_v2_0_16_systeminit_dmg
-- Compiling module axi_traffic_gen_v2_0_16_systeminit_mrdwr
-- Compiling module axi_traffic_gen_v2_0_16_systeminit_top
-- Compiling module axi_traffic_gen_v2_0_16_top

Top level modules:
	axi_traffic_gen_v2_0_16_top
End time: 22:34:30 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_traffic_gen_v2_0_16)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 63.10 % complete

Compiling vhdl library 'axi_traffic_gen_v3_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_traffic_gen_v3_0_1)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:34:33 on Apr 01,2024
vcom -64 -93 -work axi_traffic_gen_v3_0_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_traffic_gen_v3_0_1/.cxl.vhdl.axi_traffic_gen_v3_0_1.axi_traffic_gen_v3_0_1.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity axi_traffic_gen_v3_0_1_bmg_wrap
-- Compiling architecture implementation of axi_traffic_gen_v3_0_1_bmg_wrap
-- Loading package VCOMPONENTS
-- Loading entity blk_mem_gen_wrapper
End time: 22:34:33 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_traffic_gen_v3_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 63.39 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/axi_traffic_gen_v3_0_1".
Errors: 0, Warnings: 1

Compiling verilog library 'axi_traffic_gen_v3_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_traffic_gen_v3_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:34:36 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work axi_traffic_gen_v3_0_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_traffic_gen_v3_0_1/.cxl.verilog.axi_traffic_gen_v3_0_1.axi_traffic_gen_v3_0_1.nt64.cmf 
-- Compiling module axi_traffic_gen_v3_0_1_asynch_rst_ff
-- Compiling module axi_traffic_gen_v3_0_1_slvram_v7
-- Compiling module axi_traffic_gen_v3_0_1_regslice
-- Compiling module axi_traffic_gen_v3_0_1_inferram
-- Compiling module axi_traffic_gen_v3_0_1_randgen
-- Compiling module axi_traffic_gen_v3_0_1_id_track
-- Compiling module axi_traffic_gen_v3_0_1_ex_fifo
-- Compiling module axi_traffic_gen_v3_0_1_cmdram
-- Compiling module axi_traffic_gen_v3_0_1_addrgen
-- Compiling module axi_traffic_gen_v3_0_1_s_w_channel
-- Compiling module axi_traffic_gen_v3_0_1_s_r_channel
-- Compiling module axi_traffic_gen_v3_0_1_sharedram_wrap
-- Compiling module axi_traffic_gen_v3_0_1_registers
-- Compiling module axi_traffic_gen_v3_0_1_paramram_wrap
-- Compiling module axi_traffic_gen_v3_0_1_paramram_64_wrap
-- Compiling module axi_traffic_gen_v3_0_1_addrram_wrap
-- Compiling module axi_traffic_gen_v3_0_1_m_w_channel
-- Compiling module axi_traffic_gen_v3_0_1_m_r_channel
-- Compiling module axi_traffic_gen_v3_0_1_cmdram_wrap
-- Compiling module axi_traffic_gen_v3_0_1_static_regblk
-- Compiling module axi_traffic_gen_v3_0_1_static_cmdgen
-- Compiling module axi_traffic_gen_v3_0_1_static_mrdwr
-- Compiling module axi_traffic_gen_v3_0_1_static_top
-- Compiling module axi_traffic_gen_v3_0_1_slave_only_top
-- Compiling module axi_traffic_gen_v3_0_1_basic_n_full_top
-- Compiling module axi_traffic_gen_v3_0_1_axis_fifo
-- Compiling module axi_traffic_gen_v3_0_1_streaming_top
-- Compiling module axi_traffic_gen_v3_0_1_systeminit_dmg
-- Compiling module axi_traffic_gen_v3_0_1_systeminit_mrdwr
-- Compiling module axi_traffic_gen_v3_0_1_systeminit_top
-- Compiling module axi_traffic_gen_v3_0_1_top

Top level modules:
	axi_traffic_gen_v3_0_1_top
End time: 22:34:36 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_traffic_gen_v3_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 63.69 % complete

Compiling vhdl library 'axi_uart16550_v2_0_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_uart16550_v2_0_17)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:34:39 on Apr 01,2024
vcom -64 -93 -work axi_uart16550_v2_0_17 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_uart16550_v2_0_17/.cxl.vhdl.axi_uart16550_v2_0_17.axi_uart16550_v2_0_17.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity rx_fifo_control
-- Compiling architecture implementation of rx_fifo_control
-- Compiling entity xuart_tx_load_sm
-- Compiling architecture implementation of xuart_tx_load_sm
-- Loading package NUMERIC_STD
-- Loading package lib_pkg
-- Loading entity srl_fifo_rbu_f
-- Compiling entity tx_fifo_block
-- Compiling architecture implementation of tx_fifo_block
-- Compiling entity tx16550
-- Compiling architecture implementation of tx16550
-- Compiling entity rx_fifo_block
-- Compiling architecture implementation of rx_fifo_block
-- Loading entity rx_fifo_control
-- Compiling entity rx16550
-- Compiling architecture implementation of rx16550
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_uart16550_v2_0\hdl\axi_uart16550_v2_0_vh_rfs.vhd(2264): (vcom-1195) Cannot find expanded name "unisim.Vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_uart16550_v2_0\hdl\axi_uart16550_v2_0_vh_rfs.vhd(2264): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_uart16550_v2_0\hdl\axi_uart16550_v2_0_vh_rfs.vhd(2269): VHDL Compiler exiting
End time: 22:34:39 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_uart16550_v2_0_17)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 63.99 % complete

Compiling vhdl library 'axi_uartlite_v2_0_19'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_uartlite_v2_0_19)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:34:42 on Apr 01,2024
vcom -64 -93 -work axi_uartlite_v2_0_19 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_uartlite_v2_0_19/.cxl.vhdl.axi_uartlite_v2_0_19.axi_uartlite_v2_0_19.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling entity dynshreg_i_f
-- Compiling architecture behavioral of dynshreg_i_f
-- Loading entity srl_fifo_f
-- Compiling entity uartlite_tx
-- Compiling architecture RTL of uartlite_tx
-- Loading entity dynshreg_i_f
** Error: (vcom-11) Could not find lib_cdc_v1_0_2.cdc_sync.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_uartlite_v2_0\hdl\axi_uartlite_v2_0_vh_rfs.vhd(832): (vcom-1195) Cannot find expanded name "lib_cdc_v1_0_2.cdc_sync".
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_uartlite_v2_0\hdl\axi_uartlite_v2_0_vh_rfs.vhd(881): VHDL Compiler exiting
End time: 22:34:42 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 2, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_uartlite_v2_0_19)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 64.29 % complete

Compiling vhdl library 'axi_usb2_device_v5_0_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_usb2_device_v5_0_16)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:34:45 on Apr 01,2024
vcom -64 -93 -work axi_usb2_device_v5_0_16 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_usb2_device_v5_0_16/.cxl.vhdl.axi_usb2_device_v5_0_16.axi_usb2_device_v5_0_16.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(64): in protected region
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(64): in protected region
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(64): in protected region
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd(64): VHDL Compiler exiting
End time: 22:34:45 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 12, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_usb2_device_v5_0_16)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 64.58 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/axi_usb2_device_v5_0_16".
Errors: 0, Warnings: 1

Compiling verilog library 'axi_usb2_device_v5_0_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_usb2_device_v5_0_16)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:34:48 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work axi_usb2_device_v5_0_16 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_usb2_device_v5_0_16/.cxl.verilog.axi_usb2_device_v5_0_16.axi_usb2_device_v5_0_16.nt64.cmf 

Top level modules:
End time: 22:34:49 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_usb2_device_v5_0_16)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 64.88 % complete

Compiling vhdl library 'axi_utils_v2_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_utils_v2_0_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:34:51 on Apr 01,2024
vcom -64 -93 -work axi_utils_v2_0_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_utils_v2_0_4/.cxl.vhdl.axi_utils_v2_0_4.axi_utils_v2_0_4.nt64.cmf 
-- Loading package STANDARD
End time: 22:34:52 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_utils_v2_0_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 65.18 % complete

Compiling vhdl library 'axi_vdma_v6_3_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_vdma_v6_3_3)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:34:54 on Apr 01,2024
vcom -64 -93 -work axi_vdma_v6_3_3 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_vdma_v6_3_3/.cxl.vhdl.axi_vdma_v6_3_3.axi_vdma_v6_3_3.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package axi_sg_pkg
-- Compiling package body axi_sg_pkg
-- Loading package axi_sg_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_vdma_v6_3\hdl\axi_vdma_v6_3_rfs.vhd(323): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_vdma_v6_3\hdl\axi_vdma_v6_3_rfs.vhd(323): Unknown expanded name.
-- Loading package axi_sg_pkg
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_vdma_v6_3\hdl\axi_vdma_v6_3_rfs.vhd(332): VHDL Compiler exiting
End time: 22:34:54 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_vdma_v6_3_3)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 65.48 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/axi_vdma_v6_3_3".
Errors: 0, Warnings: 1

Compiling verilog library 'axi_vdma_v6_3_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_vdma_v6_3_3)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:34:57 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work axi_vdma_v6_3_3 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_vdma_v6_3_3/.cxl.verilog.axi_vdma_v6_3_3.axi_vdma_v6_3_3.nt64.cmf 
-- Compiling module axi_vdma_v6_3_3_axis_infrastructure_v1_0_util_axis2vector
-- Compiling module axi_vdma_v6_3_3_axis_infrastructure_v1_0_util_vector2axis
-- Compiling module axi_vdma_v6_3_3_axis_register_slice_v1_0_axisc_register_slice
-- Compiling module axi_vdma_v6_3_3_axis_register_slice_v1_0_axis_register_slice
-- Compiling module axi_vdma_v6_3_3_axis_dwidth_converter_v1_0_axisc_upsizer
-- Compiling module axi_vdma_v6_3_3_axis_dwidth_converter_v1_0_axisc_downsizer
-- Compiling module axi_vdma_v6_3_3_axis_dwidth_converter_v1_0_axis_dwidth_converter

Top level modules:
	axi_vdma_v6_3_3_axis_dwidth_converter_v1_0_axis_dwidth_converter
End time: 22:34:58 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_vdma_v6_3_3)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 65.77 % complete

Compiling vhdl library 'xbip_pipe_v3_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xbip_pipe_v3_0_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:35:00 on Apr 01,2024
vcom -64 -93 -work xbip_pipe_v3_0_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/xbip_pipe_v3_0_4/.cxl.vhdl.xbip_pipe_v3_0_4.xbip_pipe_v3_0_4.nt64.cmf 
-- Loading package STANDARD
End time: 22:35:01 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:xbip_pipe_v3_0_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 66.07 % complete

Compiling vhdl library 'xbip_dsp48_addsub_v3_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xbip_dsp48_addsub_v3_0_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:35:04 on Apr 01,2024
vcom -64 -93 -work xbip_dsp48_addsub_v3_0_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/xbip_dsp48_addsub_v3_0_4/.cxl.vhdl.xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_v3_0_4.nt64.cmf 
-- Loading package STANDARD
End time: 22:35:04 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:xbip_dsp48_addsub_v3_0_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 66.37 % complete

Compiling vhdl library 'xbip_addsub_v3_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xbip_addsub_v3_0_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:35:07 on Apr 01,2024
vcom -64 -93 -work xbip_addsub_v3_0_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/xbip_addsub_v3_0_4/.cxl.vhdl.xbip_addsub_v3_0_4.xbip_addsub_v3_0_4.nt64.cmf 
-- Loading package STANDARD
End time: 22:35:07 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:xbip_addsub_v3_0_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 66.67 % complete

Compiling vhdl library 'c_reg_fd_v12_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:c_reg_fd_v12_0_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:35:10 on Apr 01,2024
vcom -64 -93 -work c_reg_fd_v12_0_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/c_reg_fd_v12_0_4/.cxl.vhdl.c_reg_fd_v12_0_4.c_reg_fd_v12_0_4.nt64.cmf 
-- Loading package STANDARD
End time: 22:35:10 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:c_reg_fd_v12_0_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 66.96 % complete

Compiling vhdl library 'c_addsub_v12_0_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:c_addsub_v12_0_11)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:35:13 on Apr 01,2024
vcom -64 -93 -work c_addsub_v12_0_11 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/c_addsub_v12_0_11/.cxl.vhdl.c_addsub_v12_0_11.c_addsub_v12_0_11.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\c_addsub_v12_0\hdl\c_addsub_v12_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\c_addsub_v12_0\hdl\c_addsub_v12_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\c_addsub_v12_0\hdl\c_addsub_v12_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:35:13 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:c_addsub_v12_0_11)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 67.26 % complete

Compiling vhdl library 'axi_vfifo_ctrl_v2_0_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_vfifo_ctrl_v2_0_17)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:35:16 on Apr 01,2024
vcom -64 -93 -work axi_vfifo_ctrl_v2_0_17 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_vfifo_ctrl_v2_0_17/.cxl.vhdl.axi_vfifo_ctrl_v2_0_17.axi_vfifo_ctrl_v2_0_17.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_vfifo_ctrl_v2_0\hdl\axi_vfifo_ctrl_v2_0_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_vfifo_ctrl_v2_0\hdl\axi_vfifo_ctrl_v2_0_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\axi_vfifo_ctrl_v2_0\hdl\axi_vfifo_ctrl_v2_0_rfs.vhd(64): VHDL Compiler exiting
End time: 22:35:16 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_vfifo_ctrl_v2_0_17)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 67.56 % complete

Compiling verilog library 'axi_vip_v1_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_vip_v1_0_4)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:35:19 on Apr 01,2024
vlog -64 -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_16 -L xil_common_vip_v1_0_0 -L axi_vip_v1_0_4 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -sv -work axi_vip_v1_0_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_vip_v1_0_4/.cxl.systemverilog.axi_vip_v1_0_4.axi_vip_v1_0_4.nt64.cmf 
-- Compiling package axi_vip_v1_0_4_pkg
-- Importing package xil_common_vip_v1_0_0.xil_common_vip_v1_0_0_pkg
-- Compiling package axi_vip_v1_0_vl_rfs_sv_unit
-- Importing package axi_vip_v1_0_4_pkg
-- Compiling interface axi_vip_v1_0_4_axi4pc
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(1112): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(1133): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(1154): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(1162): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(1193): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(1217): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(1265): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(1294): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(1309): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(1322): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(1335): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(1348): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(1361): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(1374): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(1387): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(1400): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(1413): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(1426): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(1439): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(1637): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(1648): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(1659): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(1670): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(1681): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(1692): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(1703): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(1714): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(1725): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(1736): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(1747): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(1933): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(1948): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(1961): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(1974): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(2019): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(2030): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(2041): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(2150): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(2244): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(2400): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(2552): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(2643): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(2784): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(2810): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(2855): No trigger event inferred in disable expression.
** Warning: (vlog-13361) c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl/axi_vip_v1_0_4_axi4pc.sv(2877): No trigger event inferred in disable expression.
-- Compiling interface axi_vip_v1_0_4_if
-- Compiling module axi_vip_v1_0_4_top

Top level modules:
	axi_vip_v1_0_4_top
End time: 22:35:19 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 47

END_COMPILATION_MESSAGES(modelsim:verilog:axi_vip_v1_0_4)
==============================================================================


compile_simlib: 0 error(s), 47 warning(s), 67.86 % complete

Compiling verilog library 'axi_vip_v1_1_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_vip_v1_1_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:35:22 on Apr 01,2024
vlog -64 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L xilinx_vip "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -sv -work axi_vip_v1_1_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_vip_v1_1_1/.cxl.systemverilog.axi_vip_v1_1_1.axi_vip_v1_1_1.nt64.cmf 
-- Compiling module axi_vip_v1_1_1_top

Top level modules:
	axi_vip_v1_1_1_top
End time: 22:35:22 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:axi_vip_v1_1_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 68.15 % complete

Compiling verilog library 'canfd_v1_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:canfd_v1_0_8)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:35:25 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work canfd_v1_0_8 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/canfd_v1_0_8/.cxl.verilog.canfd_v1_0_8.canfd_v1_0_8.nt64.cmf 

Top level modules:
End time: 22:35:25 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:canfd_v1_0_8)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 68.45 % complete

Compiling vhdl library 'can_v5_0_18'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:can_v5_0_18)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:35:28 on Apr 01,2024
vcom -64 -93 -work can_v5_0_18 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/can_v5_0_18/.cxl.vhdl.can_v5_0_18.can_v5_0_18.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\can_v5_0\hdl\can_v5_0_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\can_v5_0\hdl\can_v5_0_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\can_v5_0\hdl\can_v5_0_rfs.vhd(64): VHDL Compiler exiting
End time: 22:35:28 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:can_v5_0_18)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 68.75 % complete

Compiling vhdl library 'cic_compiler_v4_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:cic_compiler_v4_0_12)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:35:31 on Apr 01,2024
vcom -64 -93 -work cic_compiler_v4_0_12 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/cic_compiler_v4_0_12/.cxl.vhdl.cic_compiler_v4_0_12.cic_compiler_v4_0_12.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\cic_compiler_v4_0\hdl\cic_compiler_v4_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\cic_compiler_v4_0\hdl\cic_compiler_v4_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\cic_compiler_v4_0\hdl\cic_compiler_v4_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:35:31 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:cic_compiler_v4_0_12)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 69.05 % complete

Compiling vhdl library 'xbip_bram18k_v3_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xbip_bram18k_v3_0_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:35:34 on Apr 01,2024
vcom -64 -93 -work xbip_bram18k_v3_0_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/xbip_bram18k_v3_0_4/.cxl.vhdl.xbip_bram18k_v3_0_4.xbip_bram18k_v3_0_4.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_bram18k_v3_0\hdl\xbip_bram18k_v3_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_bram18k_v3_0\hdl\xbip_bram18k_v3_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_bram18k_v3_0\hdl\xbip_bram18k_v3_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:35:34 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:xbip_bram18k_v3_0_4)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 69.35 % complete

Compiling vhdl library 'mult_gen_v12_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:mult_gen_v12_0_13)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:35:37 on Apr 01,2024
vcom -64 -93 -work mult_gen_v12_0_13 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/mult_gen_v12_0_13/.cxl.vhdl.mult_gen_v12_0_13.mult_gen_v12_0_13.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\mult_gen_v12_0\hdl\mult_gen_v12_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\mult_gen_v12_0\hdl\mult_gen_v12_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\mult_gen_v12_0\hdl\mult_gen_v12_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:35:37 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:mult_gen_v12_0_13)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 69.64 % complete

Compiling vhdl library 'cmpy_v6_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:cmpy_v6_0_14)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:35:40 on Apr 01,2024
vcom -64 -93 -work cmpy_v6_0_14 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/cmpy_v6_0_14/.cxl.vhdl.cmpy_v6_0_14.cmpy_v6_0_14.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\cmpy_v6_0\hdl\cmpy_v6_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\cmpy_v6_0\hdl\cmpy_v6_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\cmpy_v6_0\hdl\cmpy_v6_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:35:40 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:cmpy_v6_0_14)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 69.94 % complete

Compiling vhdl library 'c_mux_bit_v12_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:c_mux_bit_v12_0_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:35:43 on Apr 01,2024
vcom -64 -93 -work c_mux_bit_v12_0_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/c_mux_bit_v12_0_4/.cxl.vhdl.c_mux_bit_v12_0_4.c_mux_bit_v12_0_4.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\c_mux_bit_v12_0\hdl\c_mux_bit_v12_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\c_mux_bit_v12_0\hdl\c_mux_bit_v12_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\c_mux_bit_v12_0\hdl\c_mux_bit_v12_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:35:43 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:c_mux_bit_v12_0_4)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 70.24 % complete

Compiling vhdl library 'c_shift_ram_v12_0_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:c_shift_ram_v12_0_11)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:35:46 on Apr 01,2024
vcom -64 -93 -work c_shift_ram_v12_0_11 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/c_shift_ram_v12_0_11/.cxl.vhdl.c_shift_ram_v12_0_11.c_shift_ram_v12_0_11.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\c_shift_ram_v12_0\hdl\c_shift_ram_v12_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\c_shift_ram_v12_0\hdl\c_shift_ram_v12_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\c_shift_ram_v12_0\hdl\c_shift_ram_v12_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:35:46 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:c_shift_ram_v12_0_11)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 70.54 % complete

Compiling vhdl library 'c_mux_bus_v12_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:c_mux_bus_v12_0_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:35:49 on Apr 01,2024
vcom -64 -93 -work c_mux_bus_v12_0_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/c_mux_bus_v12_0_4/.cxl.vhdl.c_mux_bus_v12_0_4.c_mux_bus_v12_0_4.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\c_mux_bus_v12_0\hdl\c_mux_bus_v12_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\c_mux_bus_v12_0\hdl\c_mux_bus_v12_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\c_mux_bus_v12_0\hdl\c_mux_bus_v12_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:35:49 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:c_mux_bus_v12_0_4)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 70.83 % complete

Compiling vhdl library 'c_gate_bit_v12_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:c_gate_bit_v12_0_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:35:52 on Apr 01,2024
vcom -64 -93 -work c_gate_bit_v12_0_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/c_gate_bit_v12_0_4/.cxl.vhdl.c_gate_bit_v12_0_4.c_gate_bit_v12_0_4.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\c_gate_bit_v12_0\hdl\c_gate_bit_v12_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\c_gate_bit_v12_0\hdl\c_gate_bit_v12_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\c_gate_bit_v12_0\hdl\c_gate_bit_v12_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:35:52 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:c_gate_bit_v12_0_4)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 71.13 % complete

Compiling vhdl library 'xbip_counter_v3_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xbip_counter_v3_0_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:35:55 on Apr 01,2024
vcom -64 -93 -work xbip_counter_v3_0_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/xbip_counter_v3_0_4/.cxl.vhdl.xbip_counter_v3_0_4.xbip_counter_v3_0_4.nt64.cmf 
-- Loading package STANDARD
End time: 22:35:55 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:xbip_counter_v3_0_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 71.43 % complete

Compiling vhdl library 'c_counter_binary_v12_0_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:c_counter_binary_v12_0_11)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:35:58 on Apr 01,2024
vcom -64 -93 -work c_counter_binary_v12_0_11 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/c_counter_binary_v12_0_11/.cxl.vhdl.c_counter_binary_v12_0_11.c_counter_binary_v12_0_11.nt64.cmf 
-- Loading package STANDARD
End time: 22:35:59 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:c_counter_binary_v12_0_11)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 71.73 % complete

Compiling vhdl library 'c_compare_v12_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:c_compare_v12_0_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:36:01 on Apr 01,2024
vcom -64 -93 -work c_compare_v12_0_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/c_compare_v12_0_4/.cxl.vhdl.c_compare_v12_0_4.c_compare_v12_0_4.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\c_compare_v12_0\hdl\c_compare_v12_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\c_compare_v12_0\hdl\c_compare_v12_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\c_compare_v12_0\hdl\c_compare_v12_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:36:01 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:c_compare_v12_0_4)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 72.02 % complete

Compiling vhdl library 'convolution_v9_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:convolution_v9_0_12)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:36:04 on Apr 01,2024
vcom -64 -93 -work convolution_v9_0_12 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/convolution_v9_0_12/.cxl.vhdl.convolution_v9_0_12.convolution_v9_0_12.nt64.cmf 
-- Loading package STANDARD
End time: 22:36:05 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:convolution_v9_0_12)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 72.32 % complete

Compiling vhdl library 'cordic_v6_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:cordic_v6_0_13)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:36:07 on Apr 01,2024
vcom -64 -93 -work cordic_v6_0_13 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/cordic_v6_0_13/.cxl.vhdl.cordic_v6_0_13.cordic_v6_0_13.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\cordic_v6_0\hdl\cordic_v6_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.VComponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\cordic_v6_0\hdl\cordic_v6_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\cordic_v6_0\hdl\cordic_v6_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:36:08 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:cordic_v6_0_13)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 72.62 % complete

Compiling vhdl library 'cpri_v8_8_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:cpri_v8_8_1)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:36:10 on Apr 01,2024
vcom -64 -93 -work cpri_v8_8_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/cpri_v8_8_1/.cxl.vhdl.cpri_v8_8_1.cpri_v8_8_1.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\cpri_v8_8\hdl\cpri_v8_8_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\cpri_v8_8\hdl\cpri_v8_8_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\cpri_v8_8\hdl\cpri_v8_8_rfs.vhd(64): VHDL Compiler exiting
End time: 22:36:11 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:cpri_v8_8_1)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 72.92 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/cpri_v8_8_1".
Errors: 0, Warnings: 1

Compiling verilog library 'cpri_v8_8_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:cpri_v8_8_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:36:13 on Apr 01,2024
vlog -64 -L cpri_v8_8_1 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -sv -work cpri_v8_8_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/cpri_v8_8_1/.cxl.systemverilog.cpri_v8_8_1.cpri_v8_8_1.nt64.cmf 
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/cpri_v8_8/hdl/cpri_v8_8_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/cpri_v8_8/hdl/cpri_v8_8_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/cpri_v8_8/hdl/cpri_v8_8_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/cpri_v8_8/hdl/cpri_v8_8_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/cpri_v8_8/hdl/cpri_v8_8_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/cpri_v8_8/hdl/cpri_v8_8_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 22:36:14 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 7

END_COMPILATION_MESSAGES(modelsim:verilog:cpri_v8_8_1)
==============================================================================


compile_simlib: 0 error(s), 7 warning(s), 73.21 % complete

Compiling vhdl library 'xbip_dsp48_acc_v3_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xbip_dsp48_acc_v3_0_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:36:16 on Apr 01,2024
vcom -64 -93 -work xbip_dsp48_acc_v3_0_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/xbip_dsp48_acc_v3_0_4/.cxl.vhdl.xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4.nt64.cmf 
-- Loading package STANDARD
End time: 22:36:17 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:xbip_dsp48_acc_v3_0_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 73.51 % complete

Compiling vhdl library 'xbip_accum_v3_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xbip_accum_v3_0_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:36:19 on Apr 01,2024
vcom -64 -93 -work xbip_accum_v3_0_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/xbip_accum_v3_0_4/.cxl.vhdl.xbip_accum_v3_0_4.xbip_accum_v3_0_4.nt64.cmf 
-- Loading package STANDARD
End time: 22:36:20 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:xbip_accum_v3_0_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 73.81 % complete

Compiling vhdl library 'c_accum_v12_0_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:c_accum_v12_0_11)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:36:23 on Apr 01,2024
vcom -64 -93 -work c_accum_v12_0_11 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/c_accum_v12_0_11/.cxl.vhdl.c_accum_v12_0_11.c_accum_v12_0_11.nt64.cmf 
-- Loading package STANDARD
End time: 22:36:23 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:c_accum_v12_0_11)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 74.11 % complete

Compiling vhdl library 'xbip_dsp48_multadd_v3_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xbip_dsp48_multadd_v3_0_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:36:26 on Apr 01,2024
vcom -64 -93 -work xbip_dsp48_multadd_v3_0_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/xbip_dsp48_multadd_v3_0_4/.cxl.vhdl.xbip_dsp48_multadd_v3_0_4.xbip_dsp48_multadd_v3_0_4.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_multadd_v3_0\hdl\xbip_dsp48_multadd_v3_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_multadd_v3_0\hdl\xbip_dsp48_multadd_v3_0_vh_rfs.vhd(64): in protected region
** Error: (vcom-11) Could not find xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_multadd_v3_0\hdl\xbip_dsp48_multadd_v3_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_multadd_v3_0\hdl\xbip_dsp48_multadd_v3_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_multadd_v3_0\hdl\xbip_dsp48_multadd_v3_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:36:26 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 6, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:xbip_dsp48_multadd_v3_0_4)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 74.40 % complete

Compiling vhdl library 'dds_compiler_v6_0_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:dds_compiler_v6_0_15)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:36:29 on Apr 01,2024
vcom -64 -93 -work dds_compiler_v6_0_15 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/dds_compiler_v6_0_15/.cxl.vhdl.dds_compiler_v6_0_15.dds_compiler_v6_0_15.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\dds_compiler_v6_0\hdl\dds_compiler_v6_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\dds_compiler_v6_0\hdl\dds_compiler_v6_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\dds_compiler_v6_0\hdl\dds_compiler_v6_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:36:29 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:dds_compiler_v6_0_15)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 74.70 % complete

Compiling vhdl library 'dft_v4_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:dft_v4_0_14)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:36:32 on Apr 01,2024
vcom -64 -93 -work dft_v4_0_14 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/dft_v4_0_14/.cxl.vhdl.dft_v4_0_14.dft_v4_0_14.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\dft_v4_0\hdl\dft_v4_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\dft_v4_0\hdl\dft_v4_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\dft_v4_0\hdl\dft_v4_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:36:32 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:dft_v4_0_14)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 75.00 % complete

Compiling vhdl library 'displayport_v7_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:displayport_v7_0_7)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:36:35 on Apr 01,2024
vcom -64 -93 -work displayport_v7_0_7 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/displayport_v7_0_7/.cxl.vhdl.displayport_v7_0_7.displayport_v7_0_7.nt64.cmf 
-- Loading package STANDARD
End time: 22:36:35 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:displayport_v7_0_7)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 75.30 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/displayport_v7_0_7".
Errors: 0, Warnings: 1

Compiling verilog library 'displayport_v7_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:displayport_v7_0_7)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:36:38 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work displayport_v7_0_7 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/displayport_v7_0_7/.cxl.verilog.displayport_v7_0_7.displayport_v7_0_7.nt64.cmf 

Top level modules:
End time: 22:36:48 on Apr 01,2024, Elapsed time: 0:00:10
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:displayport_v7_0_7)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 75.60 % complete

Compiling vhdl library 'xbip_dsp48_mult_v3_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xbip_dsp48_mult_v3_0_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:36:51 on Apr 01,2024
vcom -64 -93 -work xbip_dsp48_mult_v3_0_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/xbip_dsp48_mult_v3_0_4/.cxl.vhdl.xbip_dsp48_mult_v3_0_4.xbip_dsp48_mult_v3_0_4.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_mult_v3_0\hdl\xbip_dsp48_mult_v3_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_mult_v3_0\hdl\xbip_dsp48_mult_v3_0_vh_rfs.vhd(64): in protected region
** Error: (vcom-11) Could not find xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_mult_v3_0\hdl\xbip_dsp48_mult_v3_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_mult_v3_0\hdl\xbip_dsp48_mult_v3_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_mult_v3_0\hdl\xbip_dsp48_mult_v3_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:36:51 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 6, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:xbip_dsp48_mult_v3_0_4)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 75.89 % complete

Compiling vhdl library 'floating_point_v7_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:floating_point_v7_0_14)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:36:54 on Apr 01,2024
vcom -64 -93 -work floating_point_v7_0_14 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/floating_point_v7_0_14/.cxl.vhdl.floating_point_v7_0_14.floating_point_v7_0_14.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\floating_point_v7_0\hdl\floating_point_v7_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\floating_point_v7_0\hdl\floating_point_v7_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\floating_point_v7_0\hdl\floating_point_v7_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:36:54 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:floating_point_v7_0_14)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 76.19 % complete

Compiling vhdl library 'div_gen_v5_1_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:div_gen_v5_1_12)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:36:57 on Apr 01,2024
vcom -64 -93 -work div_gen_v5_1_12 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/div_gen_v5_1_12/.cxl.vhdl.div_gen_v5_1_12.div_gen_v5_1_12.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\div_gen_v5_1\hdl\div_gen_v5_1_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\div_gen_v5_1\hdl\div_gen_v5_1_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\div_gen_v5_1\hdl\div_gen_v5_1_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:36:57 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:div_gen_v5_1_12)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 76.49 % complete

Compiling vhdl library 'fir_compiler_v5_2_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:fir_compiler_v5_2_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:37:00 on Apr 01,2024
vcom -64 -93 -work fir_compiler_v5_2_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/fir_compiler_v5_2_4/.cxl.vhdl.fir_compiler_v5_2_4.fir_compiler_v5_2_4.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\fir_compiler_v5_2\hdl\fir_compiler_v5_2_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\fir_compiler_v5_2\hdl\fir_compiler_v5_2_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\fir_compiler_v5_2\hdl\fir_compiler_v5_2_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:37:00 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:fir_compiler_v5_2_4)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 76.79 % complete

Compiling vhdl library 'duc_ddc_compiler_v3_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:duc_ddc_compiler_v3_0_13)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:37:03 on Apr 01,2024
vcom -64 -93 -work duc_ddc_compiler_v3_0_13 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/duc_ddc_compiler_v3_0_13/.cxl.vhdl.duc_ddc_compiler_v3_0_13.duc_ddc_compiler_v3_0_13.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\duc_ddc_compiler_v3_0\hdl\duc_ddc_compiler_v3_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\duc_ddc_compiler_v3_0\hdl\duc_ddc_compiler_v3_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\duc_ddc_compiler_v3_0\hdl\duc_ddc_compiler_v3_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:37:03 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:duc_ddc_compiler_v3_0_13)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 77.08 % complete

Compiling verilog library 'fc32_rs_fec_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:fc32_rs_fec_v1_0_5)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:37:06 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work fc32_rs_fec_v1_0_5 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/fc32_rs_fec_v1_0_5/.cxl.verilog.fc32_rs_fec_v1_0_5.fc32_rs_fec_v1_0_5.nt64.cmf 

Top level modules:
End time: 22:37:07 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:fc32_rs_fec_v1_0_5)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 77.38 % complete

Compiling verilog library 'fec_5g_common_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:fec_5g_common_v1_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:37:09 on Apr 01,2024
vlog -64 -L fec_5g_common_v1_0_0 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -sv -work fec_5g_common_v1_0_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/fec_5g_common_v1_0_0/.cxl.systemverilog.fec_5g_common_v1_0_0.fec_5g_common_v1_0_0.nt64.cmf 
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/fec_5g_common_v1_0/hdl/fec_5g_common_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/fec_5g_common_v1_0/hdl/fec_5g_common_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/fec_5g_common_v1_0/hdl/fec_5g_common_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/fec_5g_common_v1_0/hdl/fec_5g_common_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/fec_5g_common_v1_0/hdl/fec_5g_common_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/fec_5g_common_v1_0/hdl/fec_5g_common_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/fec_5g_common_v1_0/hdl/fec_5g_common_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/fec_5g_common_v1_0/hdl/fec_5g_common_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
End time: 22:37:09 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 9

END_COMPILATION_MESSAGES(modelsim:verilog:fec_5g_common_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 9 warning(s), 77.68 % complete

Compiling vhdl library 'fir_compiler_v7_2_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:fir_compiler_v7_2_10)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:37:12 on Apr 01,2024
vcom -64 -93 -work fir_compiler_v7_2_10 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/fir_compiler_v7_2_10/.cxl.vhdl.fir_compiler_v7_2_10.fir_compiler_v7_2_10.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\fir_compiler_v7_2\hdl\fir_compiler_v7_2_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\fir_compiler_v7_2\hdl\fir_compiler_v7_2_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\fir_compiler_v7_2\hdl\fir_compiler_v7_2_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:37:12 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:fir_compiler_v7_2_10)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 77.98 % complete

Compiling verilog library 'flexo_100g_rs_fec_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:flexo_100g_rs_fec_v1_0_5)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:37:15 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work flexo_100g_rs_fec_v1_0_5 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/flexo_100g_rs_fec_v1_0_5/.cxl.verilog.flexo_100g_rs_fec_v1_0_5.flexo_100g_rs_fec_v1_0_5.nt64.cmf 
** Warning: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\flexo_100g_rs_fec_v1_0\hdl\flexo_100g_rs_fec_v1_0_vl_rfs.v(64): (vlog-2263) Redefinition of macro: <protected>.

Top level modules:
End time: 22:37:17 on Apr 01,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 2

END_COMPILATION_MESSAGES(modelsim:verilog:flexo_100g_rs_fec_v1_0_5)
==============================================================================


compile_simlib: 0 error(s), 2 warning(s), 78.27 % complete

Compiling vhdl library 'floating_point_v7_1_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:floating_point_v7_1_5)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:37:19 on Apr 01,2024
vcom -64 -93 -work floating_point_v7_1_5 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/floating_point_v7_1_5/.cxl.vhdl.floating_point_v7_1_5.floating_point_v7_1_5.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\floating_point_v7_1\hdl\floating_point_v7_1_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\floating_point_v7_1\hdl\floating_point_v7_1_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\floating_point_v7_1\hdl\floating_point_v7_1_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:37:20 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:floating_point_v7_1_5)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 78.57 % complete

Compiling vhdl library 'g709_rs_encoder_v2_2_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:g709_rs_encoder_v2_2_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:37:22 on Apr 01,2024
vcom -64 -93 -work g709_rs_encoder_v2_2_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/g709_rs_encoder_v2_2_4/.cxl.vhdl.g709_rs_encoder_v2_2_4.g709_rs_encoder_v2_2_4.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\g709_rs_encoder_v2_2\hdl\g709_rs_encoder_v2_2_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\g709_rs_encoder_v2_2\hdl\g709_rs_encoder_v2_2_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\g709_rs_encoder_v2_2\hdl\g709_rs_encoder_v2_2_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:37:22 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:g709_rs_encoder_v2_2_4)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 78.87 % complete

Compiling vhdl library 'rs_toolbox_v9_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:rs_toolbox_v9_0_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:37:25 on Apr 01,2024
vcom -64 -93 -work rs_toolbox_v9_0_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/rs_toolbox_v9_0_4/.cxl.vhdl.rs_toolbox_v9_0_4.rs_toolbox_v9_0_4.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\rs_toolbox_v9_0\hdl\rs_toolbox_v9_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\rs_toolbox_v9_0\hdl\rs_toolbox_v9_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\rs_toolbox_v9_0\hdl\rs_toolbox_v9_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:37:25 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:rs_toolbox_v9_0_4)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 79.17 % complete

Compiling vhdl library 'g709_rs_decoder_v2_2_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:g709_rs_decoder_v2_2_5)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:37:28 on Apr 01,2024
vcom -64 -93 -work g709_rs_decoder_v2_2_5 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/g709_rs_decoder_v2_2_5/.cxl.vhdl.g709_rs_decoder_v2_2_5.g709_rs_decoder_v2_2_5.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find rs_toolbox_v9_0_4.gf_pkg.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\g709_rs_decoder_v2_2\hdl\g709_rs_decoder_v2_2_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "rs_toolbox_v9_0_4.gf_pkg".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\g709_rs_decoder_v2_2\hdl\g709_rs_decoder_v2_2_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\g709_rs_decoder_v2_2\hdl\g709_rs_decoder_v2_2_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:37:28 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:g709_rs_decoder_v2_2_5)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 79.46 % complete

Compiling vhdl library 'g709_fec_v2_3_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:g709_fec_v2_3_1)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:37:31 on Apr 01,2024
vcom -64 -93 -work g709_fec_v2_3_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/g709_fec_v2_3_1/.cxl.vhdl.g709_fec_v2_3_1.g709_fec_v2_3_1.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find g709_rs_encoder_v2_2_4.rs_encoder_pkg.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\g709_fec_v2_3\hdl\g709_fec_v2_3_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "g709_rs_encoder_v2_2_4.rs_encoder_pkg".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\g709_fec_v2_3\hdl\g709_fec_v2_3_vh_rfs.vhd(64): in protected region
** Error: (vcom-11) Could not find g709_rs_decoder_v2_2_5.dec_pkg.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\g709_fec_v2_3\hdl\g709_fec_v2_3_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "g709_rs_decoder_v2_2_5.dec_pkg".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\g709_fec_v2_3\hdl\g709_fec_v2_3_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\g709_fec_v2_3\hdl\g709_fec_v2_3_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:37:31 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 6, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:g709_fec_v2_3_1)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 79.76 % complete

Compiling vhdl library 'g975_efec_i4_v1_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:g975_efec_i4_v1_0_14)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:37:34 on Apr 01,2024
vcom -64 -93 -work g975_efec_i4_v1_0_14 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/g975_efec_i4_v1_0_14/.cxl.vhdl.g975_efec_i4_v1_0_14.g975_efec_i4_v1_0_14.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\g975_efec_i4_v1_0\hdl\g975_efec_i4_v1_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\g975_efec_i4_v1_0\hdl\g975_efec_i4_v1_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\g975_efec_i4_v1_0\hdl\g975_efec_i4_v1_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:37:35 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:g975_efec_i4_v1_0_14)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 80.06 % complete

Compiling vhdl library 'g975_efec_i7_v2_0_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:g975_efec_i7_v2_0_16)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:37:37 on Apr 01,2024
vcom -64 -93 -work g975_efec_i7_v2_0_16 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/g975_efec_i7_v2_0_16/.cxl.vhdl.g975_efec_i7_v2_0_16.g975_efec_i7_v2_0_16.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\g975_efec_i7_v2_0\hdl\g975_efec_i7_v2_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\g975_efec_i7_v2_0\hdl\g975_efec_i7_v2_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\g975_efec_i7_v2_0\hdl\g975_efec_i7_v2_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:37:38 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:g975_efec_i7_v2_0_16)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 80.36 % complete

Compiling verilog library 'ieee802d3_200g_rs_fec_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ieee802d3_200g_rs_fec_v1_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:37:40 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work ieee802d3_200g_rs_fec_v1_0_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/ieee802d3_200g_rs_fec_v1_0_1/.cxl.verilog.ieee802d3_200g_rs_fec_v1_0_1.ieee802d3_200g_rs_fec_v1_0_1.nt64.cmf 

Top level modules:
End time: 22:37:43 on Apr 01,2024, Elapsed time: 0:00:03
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:ieee802d3_200g_rs_fec_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 80.65 % complete

Compiling verilog library 'ieee802d3_25g_rs_fec_v1_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ieee802d3_25g_rs_fec_v1_0_7)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:37:45 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work ieee802d3_25g_rs_fec_v1_0_7 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/ieee802d3_25g_rs_fec_v1_0_7/.cxl.verilog.ieee802d3_25g_rs_fec_v1_0_7.ieee802d3_25g_rs_fec_v1_0_7.nt64.cmf 

Top level modules:
End time: 22:37:46 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:ieee802d3_25g_rs_fec_v1_0_7)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 80.95 % complete

Compiling verilog library 'ieee802d3_400g_rs_fec_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ieee802d3_400g_rs_fec_v1_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:37:48 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work ieee802d3_400g_rs_fec_v1_0_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/ieee802d3_400g_rs_fec_v1_0_1/.cxl.verilog.ieee802d3_400g_rs_fec_v1_0_1.ieee802d3_400g_rs_fec_v1_0_1.nt64.cmf 

Top level modules:
End time: 22:37:51 on Apr 01,2024, Elapsed time: 0:00:03
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:ieee802d3_400g_rs_fec_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 81.25 % complete

Compiling verilog library 'ieee802d3_50g_rs_fec_v1_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ieee802d3_50g_rs_fec_v1_0_7)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:37:53 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work ieee802d3_50g_rs_fec_v1_0_7 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/ieee802d3_50g_rs_fec_v1_0_7/.cxl.verilog.ieee802d3_50g_rs_fec_v1_0_7.ieee802d3_50g_rs_fec_v1_0_7.nt64.cmf 

Top level modules:
End time: 22:37:55 on Apr 01,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:ieee802d3_50g_rs_fec_v1_0_7)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 81.55 % complete

Compiling verilog library 'ieee802d3_rs_fec_v1_0_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ieee802d3_rs_fec_v1_0_11)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:37:57 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work ieee802d3_rs_fec_v1_0_11 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/ieee802d3_rs_fec_v1_0_11/.cxl.verilog.ieee802d3_rs_fec_v1_0_11.ieee802d3_rs_fec_v1_0_11.nt64.cmf 

Top level modules:
End time: 22:38:00 on Apr 01,2024, Elapsed time: 0:00:03
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:ieee802d3_rs_fec_v1_0_11)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 81.85 % complete

Compiling verilog library 'ldpc_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ldpc_v1_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:38:02 on Apr 01,2024
vlog -64 -L fec_5g_common_v1_0_0 -L ldpc_v1_0_1 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -sv -work ldpc_v1_0_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/ldpc_v1_0_1/.cxl.systemverilog.ldpc_v1_0_1.ldpc_v1_0_1.nt64.cmf 
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/ldpc_v1_0/hdl/ldpc_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
End time: 22:38:03 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 252

END_COMPILATION_MESSAGES(modelsim:verilog:ldpc_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 252 warning(s), 82.14 % complete

Compiling vhdl library 'lte_3gpp_channel_estimator_v2_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lte_3gpp_channel_estimator_v2_0_14)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:38:05 on Apr 01,2024
vcom -64 -93 -work lte_3gpp_channel_estimator_v2_0_14 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/lte_3gpp_channel_estimator_v2_0_14/.cxl.vhdl.lte_3gpp_channel_estimator_v2_0_14.lte_3gpp_channel_estimator_v2_0_14.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_3gpp_channel_estimator_v2_0\hdl\lte_3gpp_channel_estimator_v2_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_3gpp_channel_estimator_v2_0\hdl\lte_3gpp_channel_estimator_v2_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_3gpp_channel_estimator_v2_0\hdl\lte_3gpp_channel_estimator_v2_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:38:05 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:lte_3gpp_channel_estimator_v2_0_14)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 82.44 % complete

Compiling vhdl library 'lte_3gpp_mimo_decoder_v3_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lte_3gpp_mimo_decoder_v3_0_13)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:38:08 on Apr 01,2024
vcom -64 -93 -work lte_3gpp_mimo_decoder_v3_0_13 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/lte_3gpp_mimo_decoder_v3_0_13/.cxl.vhdl.lte_3gpp_mimo_decoder_v3_0_13.lte_3gpp_mimo_decoder_v3_0_13.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_3gpp_mimo_decoder_v3_0\hdl\lte_3gpp_mimo_decoder_v3_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.Vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_3gpp_mimo_decoder_v3_0\hdl\lte_3gpp_mimo_decoder_v3_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_3gpp_mimo_decoder_v3_0\hdl\lte_3gpp_mimo_decoder_v3_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:38:08 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:lte_3gpp_mimo_decoder_v3_0_13)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 82.74 % complete

Compiling vhdl library 'lte_3gpp_mimo_encoder_v4_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lte_3gpp_mimo_encoder_v4_0_12)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:38:11 on Apr 01,2024
vcom -64 -93 -work lte_3gpp_mimo_encoder_v4_0_12 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/lte_3gpp_mimo_encoder_v4_0_12/.cxl.vhdl.lte_3gpp_mimo_encoder_v4_0_12.lte_3gpp_mimo_encoder_v4_0_12.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_3gpp_mimo_encoder_v4_0\hdl\lte_3gpp_mimo_encoder_v4_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_3gpp_mimo_encoder_v4_0\hdl\lte_3gpp_mimo_encoder_v4_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_3gpp_mimo_encoder_v4_0\hdl\lte_3gpp_mimo_encoder_v4_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:38:11 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:lte_3gpp_mimo_encoder_v4_0_12)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 83.04 % complete

Compiling vhdl library 'tcc_encoder_3gpplte_v4_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:tcc_encoder_3gpplte_v4_0_13)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:38:14 on Apr 01,2024
vcom -64 -93 -work tcc_encoder_3gpplte_v4_0_13 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/tcc_encoder_3gpplte_v4_0_13/.cxl.vhdl.tcc_encoder_3gpplte_v4_0_13.tcc_encoder_3gpplte_v4_0_13.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_encoder_3gpplte_v4_0\hdl\tcc_encoder_3gpplte_v4_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_encoder_3gpplte_v4_0\hdl\tcc_encoder_3gpplte_v4_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_encoder_3gpplte_v4_0\hdl\tcc_encoder_3gpplte_v4_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:38:14 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:tcc_encoder_3gpplte_v4_0_13)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 83.33 % complete

Compiling vhdl library 'lte_dl_channel_encoder_v3_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lte_dl_channel_encoder_v3_0_13)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:38:17 on Apr 01,2024
vcom -64 -93 -work lte_dl_channel_encoder_v3_0_13 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/lte_dl_channel_encoder_v3_0_13/.cxl.vhdl.lte_dl_channel_encoder_v3_0_13.lte_dl_channel_encoder_v3_0_13.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find tcc_encoder_3gpplte_v4_0_13.tcc_encoder_3gpplte_v4_0_13_viv.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_dl_channel_encoder_v3_0\hdl\lte_dl_channel_encoder_v3_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "tcc_encoder_3gpplte_v4_0_13.tcc_encoder_3gpplte_v4_0_13_viv".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_dl_channel_encoder_v3_0\hdl\lte_dl_channel_encoder_v3_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_dl_channel_encoder_v3_0\hdl\lte_dl_channel_encoder_v3_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:38:17 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:lte_dl_channel_encoder_v3_0_13)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 83.63 % complete

Compiling vhdl library 'xfft_v7_2_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xfft_v7_2_6)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:38:20 on Apr 01,2024
vcom -64 -93 -work xfft_v7_2_6 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/xfft_v7_2_6/.cxl.vhdl.xfft_v7_2_6.xfft_v7_2_6.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find c_addsub_v12_0_11.c_addsub_v12_0_11_viv.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xfft_v7_2\hdl\xfft_v7_2_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "c_addsub_v12_0_11.c_addsub_v12_0_11_viv".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xfft_v7_2\hdl\xfft_v7_2_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xfft_v7_2\hdl\xfft_v7_2_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:38:21 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:xfft_v7_2_6)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 83.93 % complete

Compiling vhdl library 'lte_fft_v2_0_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lte_fft_v2_0_15)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:38:23 on Apr 01,2024
vcom -64 -93 -work lte_fft_v2_0_15 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/lte_fft_v2_0_15/.cxl.vhdl.lte_fft_v2_0_15.lte_fft_v2_0_15.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find xfft_v7_2_6.adder_bypass.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_fft_v2_0\hdl\lte_fft_v2_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "xfft_v7_2_6.adder_bypass".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_fft_v2_0\hdl\lte_fft_v2_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_fft_v2_0\hdl\lte_fft_v2_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:38:23 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:lte_fft_v2_0_15)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 84.23 % complete

Compiling vhdl library 'xbip_dsp48_multacc_v3_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xbip_dsp48_multacc_v3_0_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:38:26 on Apr 01,2024
vcom -64 -93 -work xbip_dsp48_multacc_v3_0_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/xbip_dsp48_multacc_v3_0_4/.cxl.vhdl.xbip_dsp48_multacc_v3_0_4.xbip_dsp48_multacc_v3_0_4.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_multacc_v3_0\hdl\xbip_dsp48_multacc_v3_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_multacc_v3_0\hdl\xbip_dsp48_multacc_v3_0_vh_rfs.vhd(64): in protected region
** Error: (vcom-11) Could not find xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_multacc_v3_0\hdl\xbip_dsp48_multacc_v3_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_multacc_v3_0\hdl\xbip_dsp48_multacc_v3_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_multacc_v3_0\hdl\xbip_dsp48_multacc_v3_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:38:26 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 6, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:xbip_dsp48_multacc_v3_0_4)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 84.52 % complete

Compiling vhdl library 'lte_pucch_receiver_v2_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lte_pucch_receiver_v2_0_13)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:38:29 on Apr 01,2024
vcom -64 -93 -work lte_pucch_receiver_v2_0_13 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/lte_pucch_receiver_v2_0_13/.cxl.vhdl.lte_pucch_receiver_v2_0_13.lte_pucch_receiver_v2_0_13.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find cmpy_v6_0_14.cmpy_v6_0_14_synth.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_pucch_receiver_v2_0\hdl\lte_pucch_receiver_v2_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "cmpy_v6_0_14.cmpy_v6_0_14_synth".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_pucch_receiver_v2_0\hdl\lte_pucch_receiver_v2_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_pucch_receiver_v2_0\hdl\lte_pucch_receiver_v2_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:38:29 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:lte_pucch_receiver_v2_0_13)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 84.82 % complete

Compiling vhdl library 'xbip_multadd_v3_0_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xbip_multadd_v3_0_11)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:38:32 on Apr 01,2024
vcom -64 -93 -work xbip_multadd_v3_0_11 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/xbip_multadd_v3_0_11/.cxl.vhdl.xbip_multadd_v3_0_11.xbip_multadd_v3_0_11.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find mult_gen_v12_0_13.dsp.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_multadd_v3_0\hdl\xbip_multadd_v3_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "mult_gen_v12_0_13.dsp".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_multadd_v3_0\hdl\xbip_multadd_v3_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_multadd_v3_0\hdl\xbip_multadd_v3_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:38:32 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:xbip_multadd_v3_0_11)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 85.12 % complete

Compiling vhdl library 'lte_rach_detector_v3_1_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lte_rach_detector_v3_1_1)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:38:35 on Apr 01,2024
vcom -64 -93 -work lte_rach_detector_v3_1_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/lte_rach_detector_v3_1_1/.cxl.vhdl.lte_rach_detector_v3_1_1.lte_rach_detector_v3_1_1.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find xbip_multadd_v3_0_11.xbip_multadd_v3_0_11_viv.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_rach_detector_v3_1\hdl\lte_rach_detector_v3_1_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "xbip_multadd_v3_0_11.xbip_multadd_v3_0_11_viv".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_rach_detector_v3_1\hdl\lte_rach_detector_v3_1_vh_rfs.vhd(64): in protected region
** Error: (vcom-11) Could not find mult_gen_v12_0_13.mult_gen_v12_0_13_viv.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_rach_detector_v3_1\hdl\lte_rach_detector_v3_1_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "mult_gen_v12_0_13.mult_gen_v12_0_13_viv".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_rach_detector_v3_1\hdl\lte_rach_detector_v3_1_vh_rfs.vhd(64): in protected region
** Error: (vcom-11) Could not find xbip_multadd_v3_0_11.xbip_multadd_v3_0_11_viv.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_rach_detector_v3_1\hdl\lte_rach_detector_v3_1_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "xbip_multadd_v3_0_11.xbip_multadd_v3_0_11_viv".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_rach_detector_v3_1\hdl\lte_rach_detector_v3_1_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_rach_detector_v3_1\hdl\lte_rach_detector_v3_1_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:38:36 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 9, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:lte_rach_detector_v3_1_1)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 85.42 % complete

Compiling vhdl library 'lte_ul_channel_decoder_v4_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lte_ul_channel_decoder_v4_0_13)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:38:38 on Apr 01,2024
vcom -64 -93 -work lte_ul_channel_decoder_v4_0_13 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/lte_ul_channel_decoder_v4_0_13/.cxl.vhdl.lte_ul_channel_decoder_v4_0_13.lte_ul_channel_decoder_v4_0_13.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_ul_channel_decoder_v4_0\hdl\lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_ul_channel_decoder_v4_0\hdl\lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): in protected region
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_ul_channel_decoder_v4_0\hdl\lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): (vcom-1141) Identifier "DSP48E" does not identify a component declaration.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\lte_ul_channel_decoder_v4_0\hdl\lte_ul_channel_decoder_v4_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:38:39 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 4, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:lte_ul_channel_decoder_v4_0_13)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 85.71 % complete

Compiling vhdl library 'mailbox_v2_1_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:mailbox_v2_1_8)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:38:41 on Apr 01,2024
vcom -64 -93 -work mailbox_v2_1_8 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/mailbox_v2_1_8/.cxl.vhdl.mailbox_v2_1_8.mailbox_v2_1_8.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity SRL_FIFO
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\mailbox_v2_1\hdl\mailbox_v2_1_vh_rfs.vhd(120): (vcom-1195) Cannot find expanded name "unisim.VCOMPONENTS".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\mailbox_v2_1\hdl\mailbox_v2_1_vh_rfs.vhd(120): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\mailbox_v2_1\hdl\mailbox_v2_1_vh_rfs.vhd(122): VHDL Compiler exiting
End time: 22:38:41 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:mailbox_v2_1_8)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 86.01 % complete

Compiling vhdl library 'mdm_v3_2_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:mdm_v3_2_12)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:38:44 on Apr 01,2024
vcom -64 -93 -work mdm_v3_2_12 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/mdm_v3_2_12/.cxl.vhdl.mdm_v3_2_12.mdm_v3_2_12.nt64.cmf 
-- Loading package STANDARD
-- Compiling package mdm_funcs
-- Compiling package body mdm_funcs
-- Loading package mdm_funcs
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package mdm_funcs
-- Compiling entity MB_BSCANE2
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\mdm_v3_2\hdl\mdm_v3_2_vh_rfs.vhd(275): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\mdm_v3_2\hdl\mdm_v3_2_vh_rfs.vhd(275): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\mdm_v3_2\hdl\mdm_v3_2_vh_rfs.vhd(277): VHDL Compiler exiting
End time: 22:38:44 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:mdm_v3_2_12)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 86.31 % complete

Compiling vhdl library 'iomodule_v3_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:iomodule_v3_0)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:38:47 on Apr 01,2024
vcom -64 -93 -work iomodule_v3_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/iomodule_v3_0/.cxl.vhdl.iomodule_v3_0.iomodule_v3_0.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity XIL_SRL16E
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\microblaze_mcs_v2_3\pcores\iomodule_v3_0\hdl\vhdl\xilinx_primitives.vhd(107): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\microblaze_mcs_v2_3\pcores\iomodule_v3_0\hdl\vhdl\xilinx_primitives.vhd(107): Unknown expanded name.
-- Loading package NUMERIC_STD
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\microblaze_mcs_v2_3\pcores\iomodule_v3_0\hdl\vhdl\xilinx_primitives.vhd(112): VHDL Compiler exiting
End time: 22:38:47 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:iomodule_v3_0)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 86.61 % complete

Compiling vhdl library 'lmb_bram_if_cntlr_v4_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lmb_bram_if_cntlr_v4_0)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:38:50 on Apr 01,2024
vcom -64 -93 -work lmb_bram_if_cntlr_v4_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/lmb_bram_if_cntlr_v4_0/.cxl.vhdl.lmb_bram_if_cntlr_v4_0.lmb_bram_if_cntlr_v4_0.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package lmb_bram_if_funcs
-- Loading package NUMERIC_STD
-- Compiling package body lmb_bram_if_funcs
-- Loading package lmb_bram_if_funcs
-- Loading package lmb_bram_if_funcs
-- Compiling entity MB_LUT6
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\microblaze_mcs_v2_3\pcores\lmb_bram_if_cntlr_v4_0\hdl\vhdl\lmb_bram_if_primitives.vhd(112): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\microblaze_mcs_v2_3\pcores\lmb_bram_if_cntlr_v4_0\hdl\vhdl\lmb_bram_if_primitives.vhd(112): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\microblaze_mcs_v2_3\pcores\lmb_bram_if_cntlr_v4_0\hdl\vhdl\lmb_bram_if_primitives.vhd(114): VHDL Compiler exiting
End time: 22:38:50 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:lmb_bram_if_cntlr_v4_0)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 86.90 % complete

Compiling vhdl library 'lmb_v10_v3_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lmb_v10_v3_0)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:38:53 on Apr 01,2024
vcom -64 -93 -work lmb_v10_v3_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/lmb_v10_v3_0/.cxl.vhdl.lmb_v10_v3_0.lmb_v10_v3_0.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity lmb_v10
-- Compiling architecture IMP of lmb_v10
End time: 22:38:54 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:lmb_v10_v3_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 87.20 % complete

Compiling vhdl library 'axi_lite_ipif_v3_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_lite_ipif_v3_0)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:38:56 on Apr 01,2024
vcom -64 -93 -work axi_lite_ipif_v3_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/axi_lite_ipif_v3_0/.cxl.vhdl.axi_lite_ipif_v3_0.axi_lite_ipif_v3_0.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package ipif_pkg
-- Compiling package body ipif_pkg
-- Loading package ipif_pkg
-- Compiling entity pselect_f
-- Compiling architecture imp of pselect_f
-- Loading package NUMERIC_STD
-- Loading package ipif_pkg
-- Compiling entity address_decoder
-- Compiling architecture IMP of address_decoder
-- Loading entity pselect_f
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity slave_attachment
-- Compiling architecture imp of slave_attachment
-- Loading entity address_decoder
-- Compiling entity axi_lite_ipif
-- Compiling architecture imp of axi_lite_ipif
-- Loading entity slave_attachment
End time: 22:38:57 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_lite_ipif_v3_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 87.50 % complete

Compiling vhdl library 'mdm_v3_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:mdm_v3_2)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:39:00 on Apr 01,2024
vcom -64 -93 -work mdm_v3_2 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/mdm_v3_2/.cxl.vhdl.mdm_v3_2.mdm_v3_2.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\microblaze_mcs_v2_3\pcores\mdm_v3_2\hdl\vhdl\mdm_primitives.vhd(90): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\microblaze_mcs_v2_3\pcores\mdm_v3_2\hdl\vhdl\mdm_primitives.vhd(90): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\microblaze_mcs_v2_3\pcores\mdm_v3_2\hdl\vhdl\mdm_primitives.vhd(92): VHDL Compiler exiting
End time: 22:39:00 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:mdm_v3_2)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 87.80 % complete

Compiling vhdl library 'microblaze_mcs_v2_3_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:microblaze_mcs_v2_3_6)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:39:03 on Apr 01,2024
vcom -64 -93 -work microblaze_mcs_v2_3_6 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/microblaze_mcs_v2_3_6/.cxl.vhdl.microblaze_mcs_v2_3_6.microblaze_mcs_v2_3_6.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\microblaze_mcs_v2_3\hdl\ram_module_top.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\microblaze_mcs_v2_3\hdl\ram_module_top.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\microblaze_mcs_v2_3\hdl\ram_module_top.vhd(64): VHDL Compiler exiting
End time: 22:39:03 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:microblaze_mcs_v2_3_6)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 88.10 % complete

Compiling vhdl library 'prc_v1_2_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:prc_v1_2_1)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:39:06 on Apr 01,2024
vcom -64 -93 -work prc_v1_2_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/prc_v1_2_1/.cxl.vhdl.prc_v1_2_1.prc_v1_2_1.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\prc_v1_2\hdl\prc_v1_2_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\prc_v1_2\hdl\prc_v1_2_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\prc_v1_2\hdl\prc_v1_2_rfs.vhd(64): VHDL Compiler exiting
End time: 22:39:06 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:prc_v1_2_1)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 88.39 % complete

Compiling verilog library 'processing_system7_vip_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:processing_system7_vip_v1_0_3)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:39:09 on Apr 01,2024
vlog -64 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L processing_system7_vip_v1_0_3 -L xilinx_vip "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -sv -work processing_system7_vip_v1_0_3 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/processing_system7_vip_v1_0_3/.cxl.systemverilog.processing_system7_vip_v1_0_3.processing_system7_vip_v1_0_3.nt64.cmf 
-- Compiling module processing_system7_vip_v1_0_3_arb_wr
-- Compiling module processing_system7_vip_v1_0_3_arb_rd
-- Compiling module processing_system7_vip_v1_0_3_arb_wr_4
-- Compiling module processing_system7_vip_v1_0_3_arb_rd_4
-- Compiling module processing_system7_vip_v1_0_3_arb_hp2_3
-- Compiling module processing_system7_vip_v1_0_3_arb_hp0_1
-- Compiling module processing_system7_vip_v1_0_3_ssw_hp
-- Compiling module processing_system7_vip_v1_0_3_sparse_mem
-- Compiling module processing_system7_vip_v1_0_3_reg_map
-- Compiling module processing_system7_vip_v1_0_3_ocm_mem
-- Compiling module processing_system7_vip_v1_0_3_intr_wr_mem
-- Compiling module processing_system7_vip_v1_0_3_intr_rd_mem
-- Compiling module processing_system7_vip_v1_0_3_fmsw_gp
-- Compiling module processing_system7_vip_v1_0_3_regc
-- Compiling module processing_system7_vip_v1_0_3_ocmc
-- Compiling module processing_system7_vip_v1_0_3_interconnect_model
-- Compiling module processing_system7_vip_v1_0_3_gen_reset
-- Compiling module processing_system7_vip_v1_0_3_gen_clock
-- Compiling module processing_system7_vip_v1_0_3_ddrc
-- Compiling package processing_system7_vip_v1_0_vl_rfs_sv_unit
-- Importing package xilinx_vip.axi_vip_pkg
-- Importing package xilinx_vip.xil_common_vip_pkg
-- Compiling module processing_system7_vip_v1_0_3_axi_slave
-- Compiling module processing_system7_vip_v1_0_3_axi_master
-- Compiling module processing_system7_vip_v1_0_3_afi_slave
-- Compiling module processing_system7_vip_v1_0_3

Top level modules:
	processing_system7_vip_v1_0_3
End time: 22:39:09 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:processing_system7_vip_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 88.69 % complete

Compiling vhdl library 'proc_sys_reset_v5_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:proc_sys_reset_v5_0_12)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:39:12 on Apr 01,2024
vcom -64 -93 -work proc_sys_reset_v5_0_12 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/proc_sys_reset_v5_0_12/.cxl.vhdl.proc_sys_reset_v5_0_12.proc_sys_reset_v5_0_12.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity upcnt_n
-- Compiling architecture imp of upcnt_n
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\proc_sys_reset_v5_0\hdl\proc_sys_reset_v5_0_vh_rfs.vhd(265): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\proc_sys_reset_v5_0\hdl\proc_sys_reset_v5_0_vh_rfs.vhd(265): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\proc_sys_reset_v5_0\hdl\proc_sys_reset_v5_0_vh_rfs.vhd(286): VHDL Compiler exiting
End time: 22:39:12 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:proc_sys_reset_v5_0_12)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 88.99 % complete

Compiling vhdl library 'pr_decoupler_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:pr_decoupler_v1_0_5)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:39:15 on Apr 01,2024
vcom -64 -93 -work pr_decoupler_v1_0_5 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/pr_decoupler_v1_0_5/.cxl.vhdl.pr_decoupler_v1_0_5.pr_decoupler_v1_0_5.nt64.cmf 
-- Loading package STANDARD
End time: 22:39:15 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:pr_decoupler_v1_0_5)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 89.29 % complete

Compiling vhdl library 'quadsgmii_v3_4_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:quadsgmii_v3_4_2)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:39:18 on Apr 01,2024
vcom -64 -93 -work quadsgmii_v3_4_2 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/quadsgmii_v3_4_2/.cxl.vhdl.quadsgmii_v3_4_2.quadsgmii_v3_4_2.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\quadsgmii_v3_4\hdl\quadsgmii_v3_4_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.VCOMPONENTS".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\quadsgmii_v3_4\hdl\quadsgmii_v3_4_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\quadsgmii_v3_4\hdl\quadsgmii_v3_4_rfs.vhd(64): VHDL Compiler exiting
End time: 22:39:18 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:quadsgmii_v3_4_2)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 89.58 % complete

Compiling vhdl library 'rs_decoder_v9_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:rs_decoder_v9_0_13)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:39:21 on Apr 01,2024
vcom -64 -93 -work rs_decoder_v9_0_13 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/rs_decoder_v9_0_13/.cxl.vhdl.rs_decoder_v9_0_13.rs_decoder_v9_0_13.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find rs_toolbox_v9_0_4.gf_pkg.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\rs_decoder_v9_0\hdl\rs_decoder_v9_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "rs_toolbox_v9_0_4.gf_pkg".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\rs_decoder_v9_0\hdl\rs_decoder_v9_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\rs_decoder_v9_0\hdl\rs_decoder_v9_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:39:21 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:rs_decoder_v9_0_13)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 89.88 % complete

Compiling vhdl library 'rs_encoder_v9_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:rs_encoder_v9_0_12)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:39:24 on Apr 01,2024
vcom -64 -93 -work rs_encoder_v9_0_12 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/rs_encoder_v9_0_12/.cxl.vhdl.rs_encoder_v9_0_12.rs_encoder_v9_0_12.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find rs_toolbox_v9_0_4.gf_pkg.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\rs_encoder_v9_0\hdl\rs_encoder_v9_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "rs_toolbox_v9_0_4.gf_pkg".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\rs_encoder_v9_0\hdl\rs_encoder_v9_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\rs_encoder_v9_0\hdl\rs_encoder_v9_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:39:24 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:rs_encoder_v9_0_12)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 90.18 % complete

Compiling vhdl library 'rxaui_v4_4_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:rxaui_v4_4_2)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:39:27 on Apr 01,2024
vcom -64 -93 -work rxaui_v4_4_2 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/rxaui_v4_4_2/.cxl.vhdl.rxaui_v4_4_2.rxaui_v4_4_2.nt64.cmf 
-- Loading package STANDARD
End time: 22:39:27 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:rxaui_v4_4_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 90.48 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/rxaui_v4_4_2".
Errors: 0, Warnings: 1

Compiling verilog library 'rxaui_v4_4_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:rxaui_v4_4_2)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:39:30 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work rxaui_v4_4_2 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/rxaui_v4_4_2/.cxl.verilog.rxaui_v4_4_2.rxaui_v4_4_2.nt64.cmf 

Top level modules:
End time: 22:39:30 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:rxaui_v4_4_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 90.77 % complete

Compiling vhdl library 'sid_v8_0_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:sid_v8_0_11)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:39:33 on Apr 01,2024
vcom -64 -93 -work sid_v8_0_11 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/sid_v8_0_11/.cxl.vhdl.sid_v8_0_11.sid_v8_0_11.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\sid_v8_0\hdl\sid_v8_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\sid_v8_0\hdl\sid_v8_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\sid_v8_0\hdl\sid_v8_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:39:34 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:sid_v8_0_11)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 91.07 % complete

Compiling vhdl library 'spdif_v2_0_18'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:spdif_v2_0_18)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:39:36 on Apr 01,2024
vcom -64 -93 -work spdif_v2_0_18 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/spdif_v2_0_18/.cxl.vhdl.spdif_v2_0_18.spdif_v2_0_18.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\spdif_v2_0\hdl\spdif_v2_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\spdif_v2_0\hdl\spdif_v2_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\spdif_v2_0\hdl\spdif_v2_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:39:36 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:spdif_v2_0_18)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 91.37 % complete

Compiling vhdl library 'srio_gen2_v4_1_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:srio_gen2_v4_1_2)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:39:39 on Apr 01,2024
vcom -64 -93 -work srio_gen2_v4_1_2 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/srio_gen2_v4_1_2/.cxl.vhdl.srio_gen2_v4_1_2.srio_gen2_v4_1_2.nt64.cmf 
-- Loading package STANDARD
End time: 22:39:39 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:srio_gen2_v4_1_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 91.67 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/srio_gen2_v4_1_2".
Errors: 0, Warnings: 1

Compiling verilog library 'srio_gen2_v4_1_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:srio_gen2_v4_1_2)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:39:42 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work srio_gen2_v4_1_2 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/srio_gen2_v4_1_2/.cxl.verilog.srio_gen2_v4_1_2.srio_gen2_v4_1_2.nt64.cmf 

Top level modules:
End time: 22:39:43 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:srio_gen2_v4_1_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 91.96 % complete

Compiling vhdl library 'switch_core_top_v1_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:switch_core_top_v1_0_4)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:39:45 on Apr 01,2024
vcom -64 -93 -work switch_core_top_v1_0_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/switch_core_top_v1_0_4/.cxl.vhdl.switch_core_top_v1_0_4.switch_core_top_v1_0_4.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\switch_core_top_v1_0\hdl\switch_core_top_v1_0_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.VCOMPONENTS".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\switch_core_top_v1_0\hdl\switch_core_top_v1_0_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\switch_core_top_v1_0\hdl\switch_core_top_v1_0_rfs.vhd(64): VHDL Compiler exiting
End time: 22:39:45 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:switch_core_top_v1_0_4)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 92.26 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/switch_core_top_v1_0_4".
Errors: 0, Warnings: 1

Compiling verilog library 'switch_core_top_v1_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:switch_core_top_v1_0_4)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:39:48 on Apr 01,2024
vlog -64 -L switch_core_top_v1_0_4 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -sv -work switch_core_top_v1_0_4 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/switch_core_top_v1_0_4/.cxl.systemverilog.switch_core_top_v1_0_4.switch_core_top_v1_0_4.nt64.cmf 
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: C:/Xilinx/Vivado/2017.4/data/ip/xilinx/switch_core_top_v1_0/hdl/switch_core_top_v1_0_rfs.sv(64): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
End time: 22:39:49 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 25

END_COMPILATION_MESSAGES(modelsim:verilog:switch_core_top_v1_0_4)
==============================================================================


compile_simlib: 0 error(s), 25 warning(s), 92.56 % complete

Compiling vhdl library 'tcc_decoder_3gppmm_v2_0_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:tcc_decoder_3gppmm_v2_0_15)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:39:51 on Apr 01,2024
vcom -64 -93 -work tcc_decoder_3gppmm_v2_0_15 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/tcc_decoder_3gppmm_v2_0_15/.cxl.vhdl.tcc_decoder_3gppmm_v2_0_15.tcc_decoder_3gppmm_v2_0_15.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_decoder_3gppmm_v2_0\hdl\tcc_decoder_3gppmm_v2_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_decoder_3gppmm_v2_0\hdl\tcc_decoder_3gppmm_v2_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_decoder_3gppmm_v2_0\hdl\tcc_decoder_3gppmm_v2_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:39:52 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:tcc_decoder_3gppmm_v2_0_15)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 92.86 % complete

Compiling vhdl library 'tcc_encoder_3gpp_v5_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:tcc_encoder_3gpp_v5_0_12)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:39:54 on Apr 01,2024
vcom -64 -93 -work tcc_encoder_3gpp_v5_0_12 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/tcc_encoder_3gpp_v5_0_12/.cxl.vhdl.tcc_encoder_3gpp_v5_0_12.tcc_encoder_3gpp_v5_0_12.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_encoder_3gpp_v5_0\hdl\tcc_encoder_3gpp_v5_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_encoder_3gpp_v5_0\hdl\tcc_encoder_3gpp_v5_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tcc_encoder_3gpp_v5_0\hdl\tcc_encoder_3gpp_v5_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:39:54 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:tcc_encoder_3gpp_v5_0_12)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 93.15 % complete

Compiling vhdl library 'tmr_comparator_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:tmr_comparator_v1_0_1)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:39:57 on Apr 01,2024
vcom -64 -93 -work tmr_comparator_v1_0_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/tmr_comparator_v1_0_1/.cxl.vhdl.tmr_comparator_v1_0_1.tmr_comparator_v1_0_1.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Comparator
-- Compiling architecture IMP of Comparator
-- Compiling entity lmb_comparator
-- Compiling architecture imp of lmb_comparator
-- Loading entity Comparator
-- Compiling entity s_lmb_comparator
-- Compiling architecture imp of s_lmb_comparator
-- Compiling entity bram_comparator
-- Compiling architecture imp of bram_comparator
-- Compiling entity axi_comparator
-- Compiling architecture imp of axi_comparator
-- Compiling entity s_axi_comparator
-- Compiling architecture imp of s_axi_comparator
-- Compiling entity s_axis_comparator
-- Compiling architecture imp of s_axis_comparator
-- Compiling entity m_axis_comparator
-- Compiling architecture imp of m_axis_comparator
-- Compiling entity trace_comparator
-- Compiling architecture imp of trace_comparator
-- Compiling entity interrupt_comparator
-- Compiling architecture imp of interrupt_comparator
-- Compiling entity tmr_test
-- Compiling architecture imp of tmr_test
-- Compiling entity tmr_comparator
-- Compiling architecture imp of tmr_comparator
-- Loading entity Voter
-- Loading entity lmb_comparator
-- Loading entity lmb_voter
-- Loading entity s_lmb_comparator
-- Loading entity s_lmb_voter
-- Loading entity bram_comparator
-- Loading entity bram_voter
-- Loading entity axi_comparator
-- Loading entity axi_voter
-- Loading entity s_axi_comparator
-- Loading entity s_axi_voter
-- Loading entity m_axis_comparator
-- Loading entity m_axis_voter
-- Loading entity s_axis_comparator
-- Loading entity s_axis_voter
-- Loading entity trace_comparator
-- Loading entity trace_voter
-- Loading entity interrupt_comparator
-- Loading entity interrupt_voter
-- Loading entity tmr_test
End time: 22:39:58 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:tmr_comparator_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 93.45 % complete

Compiling vhdl library 'tmr_sem_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:tmr_sem_v1_0_3)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:40:00 on Apr 01,2024
vcom -64 -93 -work tmr_sem_v1_0_3 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/tmr_sem_v1_0_3/.cxl.vhdl.tmr_sem_v1_0_3.tmr_sem_v1_0_3.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity SRL_FIFO
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tmr_sem_v1_0\hdl\tmr_sem_v1_0_rfs.vhd(107): (vcom-1195) Cannot find expanded name "unisim.VCOMPONENTS".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tmr_sem_v1_0\hdl\tmr_sem_v1_0_rfs.vhd(107): Unknown expanded name.
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tmr_sem_v1_0\hdl\tmr_sem_v1_0_rfs.vhd(109): VHDL Compiler exiting
End time: 22:40:00 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:tmr_sem_v1_0_3)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 93.75 % complete

Compiling vhdl library 'tri_mode_ethernet_mac_v9_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:tri_mode_ethernet_mac_v9_0_10)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:40:03 on Apr 01,2024
vcom -64 -93 -work tri_mode_ethernet_mac_v9_0_10 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/tri_mode_ethernet_mac_v9_0_10/.cxl.vhdl.tri_mode_ethernet_mac_v9_0_10.tri_mode_ethernet_mac_v9_0_10.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tri_mode_ethernet_mac_v9_0\hdl\tri_mode_ethernet_mac_v9_0_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tri_mode_ethernet_mac_v9_0\hdl\tri_mode_ethernet_mac_v9_0_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tri_mode_ethernet_mac_v9_0\hdl\tri_mode_ethernet_mac_v9_0_rfs.vhd(64): VHDL Compiler exiting
End time: 22:40:04 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:tri_mode_ethernet_mac_v9_0_10)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 94.05 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/tri_mode_ethernet_mac_v9_0_10".
Errors: 0, Warnings: 1

Compiling verilog library 'tri_mode_ethernet_mac_v9_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:tri_mode_ethernet_mac_v9_0_10)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:40:06 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work tri_mode_ethernet_mac_v9_0_10 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/tri_mode_ethernet_mac_v9_0_10/.cxl.verilog.tri_mode_ethernet_mac_v9_0_10.tri_mode_ethernet_mac_v9_0_10.nt64.cmf 

Top level modules:
End time: 22:40:07 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:tri_mode_ethernet_mac_v9_0_10)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 94.35 % complete

Compiling vhdl library 'tsn_temac_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:tsn_temac_v1_0_2)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:40:09 on Apr 01,2024
vcom -64 -93 -work tsn_temac_v1_0_2 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/tsn_temac_v1_0_2/.cxl.vhdl.tsn_temac_v1_0_2.tsn_temac_v1_0_2.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tsn_temac_v1_0\hdl\tsn_temac_v1_0_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tsn_temac_v1_0\hdl\tsn_temac_v1_0_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\tsn_temac_v1_0\hdl\tsn_temac_v1_0_rfs.vhd(64): VHDL Compiler exiting
End time: 22:40:10 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:tsn_temac_v1_0_2)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 94.64 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/tsn_temac_v1_0_2".
Errors: 0, Warnings: 1

Compiling verilog library 'tsn_temac_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:tsn_temac_v1_0_2)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:40:12 on Apr 01,2024
vlog -64 -L tsn_temac_v1_0_2 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -sv -work tsn_temac_v1_0_2 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/tsn_temac_v1_0_2/.cxl.systemverilog.tsn_temac_v1_0_2.tsn_temac_v1_0_2.nt64.cmf 

Top level modules:
End time: 22:40:13 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:tsn_temac_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 94.94 % complete

Compiling verilog library 'videoaxi4s_bridge_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:videoaxi4s_bridge_v1_0_5)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:40:16 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work videoaxi4s_bridge_v1_0_5 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/videoaxi4s_bridge_v1_0_5/.cxl.verilog.videoaxi4s_bridge_v1_0_5.videoaxi4s_bridge_v1_0_5.nt64.cmf 
-- Compiling module videoaxi4s_bridge_v1_0_5
-- Compiling module videoaxi4s_bridge_v1_0_5_axis
-- Compiling module videoaxi4s_bridge_v1_0_5_sub

Top level modules:
	videoaxi4s_bridge_v1_0_5
End time: 22:40:16 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:videoaxi4s_bridge_v1_0_5)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 95.24 % complete

Compiling vhdl library 'viterbi_v9_1_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:viterbi_v9_1_8)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:40:19 on Apr 01,2024
vcom -64 -93 -work viterbi_v9_1_8 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/viterbi_v9_1_8/.cxl.vhdl.viterbi_v9_1_8.viterbi_v9_1_8.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find c_compare_v12_0_4.c_compare_v12_0_4_viv.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\viterbi_v9_1\hdl\viterbi_v9_1_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "c_compare_v12_0_4.c_compare_v12_0_4_viv".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\viterbi_v9_1\hdl\viterbi_v9_1_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\viterbi_v9_1\hdl\viterbi_v9_1_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:40:19 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:viterbi_v9_1_8)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 95.54 % complete

Compiling vhdl library 'v_ccm_v6_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:v_ccm_v6_0_14)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:40:22 on Apr 01,2024
vcom -64 -93 -work v_ccm_v6_0_14 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_ccm_v6_0_14/.cxl.vhdl.v_ccm_v6_0_14.v_ccm_v6_0_14.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_ccm_v6_0\hdl\v_ccm_v6_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.VCOMPONENTS".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_ccm_v6_0\hdl\v_ccm_v6_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_ccm_v6_0\hdl\v_ccm_v6_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:40:22 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:v_ccm_v6_0_14)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 95.83 % complete

Compiling vhdl library 'v_cfa_v7_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:v_cfa_v7_0_13)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:40:25 on Apr 01,2024
vcom -64 -93 -work v_cfa_v7_0_13 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_cfa_v7_0_13/.cxl.vhdl.v_cfa_v7_0_13.v_cfa_v7_0_13.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_cfa_v7_0\hdl\v_cfa_v7_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.VCOMPONENTS".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_cfa_v7_0\hdl\v_cfa_v7_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_cfa_v7_0\hdl\v_cfa_v7_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:40:25 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:v_cfa_v7_0_13)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 96.13 % complete

Compiling vhdl library 'v_cresample_v4_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:v_cresample_v4_0_13)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:40:28 on Apr 01,2024
vcom -64 -93 -work v_cresample_v4_0_13 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_cresample_v4_0_13/.cxl.vhdl.v_cresample_v4_0_13.v_cresample_v4_0_13.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_cresample_v4_0\hdl\v_cresample_v4_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.VCOMPONENTS".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_cresample_v4_0\hdl\v_cresample_v4_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_cresample_v4_0\hdl\v_cresample_v4_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:40:28 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:v_cresample_v4_0_13)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 96.43 % complete

Compiling vhdl library 'v_dual_splitter_v1_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:v_dual_splitter_v1_0_8)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:40:31 on Apr 01,2024
vcom -64 -93 -work v_dual_splitter_v1_0_8 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_dual_splitter_v1_0_8/.cxl.vhdl.v_dual_splitter_v1_0_8.v_dual_splitter_v1_0_8.nt64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
** Error: (vcom-11) Could not find fifo_generator_v13_0_6.fifo_generator_v13_0_6.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_dual_splitter_v1_0\hdl\v_dual_splitter_v1_0_rfs.vhd(57): (vcom-1195) Cannot find expanded name "fifo_generator_v13_0_6.fifo_generator_v13_0_6".
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_dual_splitter_v1_0\hdl\v_dual_splitter_v1_0_rfs.vhd(59): VHDL Compiler exiting
End time: 22:40:31 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 2, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:v_dual_splitter_v1_0_8)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 96.73 % complete
** Warning: (vlib-34) Library already exists at "C:/modeltech64_2020.4/vivado2017_4_sim_lib/v_dual_splitter_v1_0_8".
Errors: 0, Warnings: 1

Compiling verilog library 'v_dual_splitter_v1_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_dual_splitter_v1_0_8)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:40:34 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work v_dual_splitter_v1_0_8 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_dual_splitter_v1_0_8/.cxl.verilog.v_dual_splitter_v1_0_8.v_dual_splitter_v1_0_8.nt64.cmf 
-- Compiling module v_dual_splitter_v1_0_8_core
-- Compiling module v_dual_splitter_v1_0_8

Top level modules:
	v_dual_splitter_v1_0_8
End time: 22:40:34 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:v_dual_splitter_v1_0_8)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 97.02 % complete

Compiling vhdl library 'v_enhance_v8_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:v_enhance_v8_0_14)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:40:37 on Apr 01,2024
vcom -64 -93 -work v_enhance_v8_0_14 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_enhance_v8_0_14/.cxl.vhdl.v_enhance_v8_0_14.v_enhance_v8_0_14.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_enhance_v8_0\hdl\v_enhance_v8_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.vcomponents".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_enhance_v8_0\hdl\v_enhance_v8_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_enhance_v8_0\hdl\v_enhance_v8_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:40:38 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:v_enhance_v8_0_14)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 97.32 % complete

Compiling vhdl library 'v_gamma_v7_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:v_gamma_v7_0_14)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:40:40 on Apr 01,2024
vcom -64 -93 -work v_gamma_v7_0_14 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_gamma_v7_0_14/.cxl.vhdl.v_gamma_v7_0_14.v_gamma_v7_0_14.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_gamma_v7_0\hdl\v_gamma_v7_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.VCOMPONENTS".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_gamma_v7_0\hdl\v_gamma_v7_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_gamma_v7_0\hdl\v_gamma_v7_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:40:40 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:v_gamma_v7_0_14)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 97.62 % complete

Compiling vhdl library 'v_osd_v6_0_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:v_osd_v6_0_15)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:40:43 on Apr 01,2024
vcom -64 -93 -work v_osd_v6_0_15 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_osd_v6_0_15/.cxl.vhdl.v_osd_v6_0_15.v_osd_v6_0_15.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find v_tc_v6_1_12.video_ctrl.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_osd_v6_0\hdl\v_osd_v6_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "v_tc_v6_1_12.video_ctrl".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_osd_v6_0\hdl\v_osd_v6_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_osd_v6_0\hdl\v_osd_v6_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:40:44 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:v_osd_v6_0_15)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 97.92 % complete

Compiling vhdl library 'v_rgb2ycrcb_v7_1_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:v_rgb2ycrcb_v7_1_12)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:40:46 on Apr 01,2024
vcom -64 -93 -work v_rgb2ycrcb_v7_1_12 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_rgb2ycrcb_v7_1_12/.cxl.vhdl.v_rgb2ycrcb_v7_1_12.v_rgb2ycrcb_v7_1_12.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_rgb2ycrcb_v7_1\hdl\v_rgb2ycrcb_v7_1_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.VCOMPONENTS".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_rgb2ycrcb_v7_1\hdl\v_rgb2ycrcb_v7_1_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_rgb2ycrcb_v7_1\hdl\v_rgb2ycrcb_v7_1_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:40:46 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:v_rgb2ycrcb_v7_1_12)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 98.21 % complete

Compiling verilog library 'v_vid_sdi_tx_bridge_v2_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_vid_sdi_tx_bridge_v2_0_0)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:40:49 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work v_vid_sdi_tx_bridge_v2_0_0 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_vid_sdi_tx_bridge_v2_0_0/.cxl.verilog.v_vid_sdi_tx_bridge_v2_0_0.v_vid_sdi_tx_bridge_v2_0_0.nt64.cmf 
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_lib_sync_fifo
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_lib_sync_bus
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_12g_ce_gen
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_12g_clamp
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_12g_converter
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_12g_embedder
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_12g_fifo
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_12g_formatter
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_12g
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_3g_ce_gen
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_3g_converter
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_3g_embeddder
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_3g_fifo
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_3g_formatter
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_3g
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0

Top level modules:
	v_vid_sdi_tx_bridge_v2_0_0_lib_sync_fifo
	v_vid_sdi_tx_bridge_v2_0_0_lib_sync_bus
	v_vid_sdi_tx_bridge_v2_0_0
End time: 22:40:49 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:v_vid_sdi_tx_bridge_v2_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 98.51 % complete

Compiling vhdl library 'v_ycrcb2rgb_v7_1_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:v_ycrcb2rgb_v7_1_12)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:40:52 on Apr 01,2024
vcom -64 -93 -work v_ycrcb2rgb_v7_1_12 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/v_ycrcb2rgb_v7_1_12/.cxl.vhdl.v_ycrcb2rgb_v7_1_12.v_ycrcb2rgb_v7_1_12.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find unisim.vcomponents.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_ycrcb2rgb_v7_1\hdl\v_ycrcb2rgb_v7_1_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "unisim.VCOMPONENTS".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_ycrcb2rgb_v7_1\hdl\v_ycrcb2rgb_v7_1_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\v_ycrcb2rgb_v7_1\hdl\v_ycrcb2rgb_v7_1_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:40:53 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:v_ycrcb2rgb_v7_1_12)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 98.81 % complete

Compiling vhdl library 'xbip_dsp48_macro_v3_0_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xbip_dsp48_macro_v3_0_15)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:40:55 on Apr 01,2024
vcom -64 -93 -work xbip_dsp48_macro_v3_0_15 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/xbip_dsp48_macro_v3_0_15/.cxl.vhdl.xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_macro_v3_0\hdl\xbip_dsp48_macro_v3_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_macro_v3_0\hdl\xbip_dsp48_macro_v3_0_vh_rfs.vhd(64): in protected region
** Error: (vcom-11) Could not find xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_macro_v3_0\hdl\xbip_dsp48_macro_v3_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e2_wrapper_v3_0".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_macro_v3_0\hdl\xbip_dsp48_macro_v3_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xbip_dsp48_macro_v3_0\hdl\xbip_dsp48_macro_v3_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:40:56 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 6, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:xbip_dsp48_macro_v3_0_15)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 99.11 % complete

Compiling vhdl library 'xfft_v9_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xfft_v9_0_14)
** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:40:58 on Apr 01,2024
vcom -64 -93 -work xfft_v9_0_14 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/xfft_v9_0_14/.cxl.vhdl.xfft_v9_0_14.xfft_v9_0_14.nt64.cmf 
-- Loading package STANDARD
** Error: (vcom-11) Could not find c_addsub_v12_0_11.c_addsub_v12_0_11_viv.
** Error (suppressible): C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xfft_v9_0\hdl\xfft_v9_0_vh_rfs.vhd(64): (vcom-1195) Cannot find expanded name "c_addsub_v12_0_11.c_addsub_v12_0_11_viv".
** Error: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xfft_v9_0\hdl\xfft_v9_0_vh_rfs.vhd(64): in protected region
** Note: C:\Xilinx\Vivado\2017.4\data\ip\xilinx\xfft_v9_0\hdl\xfft_v9_0_vh_rfs.vhd(64): VHDL Compiler exiting
End time: 22:40:59 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 3, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:xfft_v9_0_14)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 99.40 % complete

Compiling verilog library 'xsdbs_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xsdbs_v1_0_2)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:41:01 on Apr 01,2024
vlog -64 "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -work xsdbs_v1_0_2 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/xsdbs_v1_0_2/.cxl.verilog.xsdbs_v1_0_2.xsdbs_v1_0_2.nt64.cmf 

Top level modules:
End time: 22:41:02 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:xsdbs_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 99.70 % complete

Compiling verilog library 'zynq_ultra_ps_e_vip_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:zynq_ultra_ps_e_vip_v1_0_1)
** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 22:41:04 on Apr 01,2024
vlog -64 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L zynq_ultra_ps_e_vip_v1_0_1 -L xilinx_vip "+incdir+c:\code\zynq_pri\zynq_study\ip_2port_ram\rtl\syn\.cxl.ip/incl" -sv -work zynq_ultra_ps_e_vip_v1_0_1 -f C:\modeltech64_2020.4\vivado2017_4_sim_lib/zynq_ultra_ps_e_vip_v1_0_1/.cxl.systemverilog.zynq_ultra_ps_e_vip_v1_0_1.zynq_ultra_ps_e_vip_v1_0_1.nt64.cmf 
-- Compiling module zynq_ultra_ps_e_vip_v1_0_1_arb_wr
-- Compiling module zynq_ultra_ps_e_vip_v1_0_1_arb_rd
-- Compiling module zynq_ultra_ps_e_vip_v1_0_1_arb_wr_6
-- Compiling module zynq_ultra_ps_e_vip_v1_0_1_arb_rd_6
-- Compiling module zynq_ultra_ps_e_vip_v1_0_1_arb_rd_wr
-- Compiling module zynq_ultra_ps_e_vip_v1_0_1_sparse_mem
-- Compiling module zynq_ultra_ps_e_vip_v1_0_1_reg_map
-- Compiling module zynq_ultra_ps_e_vip_v1_0_1_ocm_mem
-- Compiling module zynq_ultra_ps_e_vip_v1_0_1_regc
-- Compiling module zynq_ultra_ps_e_vip_v1_0_1_ocmc
-- Compiling module zynq_ultra_ps_e_vip_v1_0_1_interconnect_model
-- Compiling module zynq_ultra_ps_e_vip_v1_0_1_ddr_interconnect_model
-- Compiling module zynq_ultra_ps_e_vip_v1_0_1_gen_reset
-- Compiling module zynq_ultra_ps_e_vip_v1_0_1_gen_clock
-- Compiling module zynq_ultra_ps_e_vip_v1_0_1_ddrc
-- Compiling package zynq_ultra_ps_e_vip_v1_0_vl_rfs_sv_unit
-- Importing package xilinx_vip.axi_vip_pkg
-- Importing package xilinx_vip.xil_common_vip_pkg
-- Compiling module zynq_ultra_ps_e_vip_v1_0_1_axi_slave
-- Compiling module zynq_ultra_ps_e_vip_v1_0_1_axi_master
-- Compiling module zynq_ultra_ps_e_vip_v1_0_1

Top level modules:
	zynq_ultra_ps_e_vip_v1_0_1
End time: 22:41:05 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:zynq_ultra_ps_e_vip_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 100.00 % complete

***********************************************************************************************************************
*                                                 COMPILATION SUMMARY                                                 *
*                                                                                                                     *
*  Simulator used: modelsim                                                                                           *
*  Compiled on: Mon Apr  1 22:19:25 2024                                                                              *
*                                                                                                                     *
***********************************************************************************************************************
*  Library                                | Language |          Mapped Library Name           | Error(s) | Warning(s) *
*---------------------------------------------------------------------------------------------------------------------*
*  secureip                               | verilog  | secureip                               | 2        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  unisim                                 | vhdl     | unisim                                 | 3        | 3          *
*---------------------------------------------------------------------------------------------------------------------*
*  unimacro                               | vhdl     | unimacro                               | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  unifast                                | vhdl     | unifast                                | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  unisim                                 | verilog  | unisims_ver                            | 4        | 3          *
*---------------------------------------------------------------------------------------------------------------------*
*  unimacro                               | verilog  | unimacro_ver                           | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  unifast                                | verilog  | unifast_ver                            | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  simprim                                | verilog  | simprims_ver                           | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xpm                                    | vhdl     | xpm                                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xpm                                    | verilog  | xpm                                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xilinx_vip                             | verilog  | xilinx_vip                             | 0        | 47         *
*---------------------------------------------------------------------------------------------------------------------*
*  ahblite_axi_bridge_v3_0_13             | vhdl     | ahblite_axi_bridge_v3_0_13             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  av_pat_gen_v1_0_0                      | verilog  | av_pat_gen_v1_0_0                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_infrastructure_v1_1_0             | verilog  | axis_infrastructure_v1_1_0             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_protocol_checker_v1_1_15          | verilog  | axis_protocol_checker_v1_1_15          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_protocol_checker_v1_2_1           | verilog  | axis_protocol_checker_v1_2_1           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_ahblite_bridge_v3_0_13             | vhdl     | axi_ahblite_bridge_v3_0_13             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_amm_bridge_v1_0_5                  | verilog  | axi_amm_bridge_v1_0_5                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_chip2chip_v5_0_1                   | verilog  | axi_chip2chip_v5_0_1                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_infrastructure_v1_1_0              | verilog  | axi_infrastructure_v1_1_0              | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_jtag_v1_0_0                        | verilog  | axi_jtag_v1_0_0                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_lite_ipif_v3_0_4                   | vhdl     | axi_lite_ipif_v3_0_4                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_pcie3_v3_0_5                       | verilog  | axi_pcie3_v3_0_5                       | 0        | 3          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_perf_mon_v5_0_17                   | verilog  | axi_perf_mon_v5_0_17                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  blk_mem_gen_v8_3_6                     | verilog  | blk_mem_gen_v8_3_6                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  blk_mem_gen_v8_4_1                     | verilog  | blk_mem_gen_v8_4_1                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  bsip_v1_1_0                            | vhdl     | bsip_v1_1_0                            | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  bsip_v1_1_0                            | verilog  | bsip_v1_1_0                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  bs_mux_v1_0_0                          | verilog  | bs_mux_v1_0_0                          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  bs_switch_v1_0_0                       | verilog  | bs_switch_v1_0_0                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  clk_vip_v1_0_0                         | verilog  | clk_vip_v1_0_0                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  cmac_usplus_v2_3_2                     | verilog  | cmac_usplus_v2_3_2                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  cmac_usplus_v2_4_1                     | verilog  | cmac_usplus_v2_4_1                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  cmac_v2_3_1                            | verilog  | cmac_v2_3_1                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  compact_gt_v1_0_1                      | vhdl     | compact_gt_v1_0_1                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  dist_mem_gen_v8_0_12                   | verilog  | dist_mem_gen_v8_0_12                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ecc_v2_0_12                            | verilog  | ecc_v2_0_12                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  emc_common_v3_0_5                      | vhdl     | emc_common_v3_0_5                      | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ethernet_1_10_25g_v1_0_1               | vhdl     | ethernet_1_10_25g_v1_0_1               | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ethernet_1_10_25g_v1_0_1               | verilog  | ethernet_1_10_25g_v1_0_1               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_0_6                 | vhdl     | fifo_generator_v13_0_6                 | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_1_4                 | vhdl     | fifo_generator_v13_1_4                 | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_1_4                 | verilog  | fifo_generator_v13_1_4                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_2_1                 | vhdl     | fifo_generator_v13_2_1                 | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_2_1                 | verilog  | fifo_generator_v13_2_1                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  fit_timer_v2_0_8                       | vhdl     | fit_timer_v2_0_8                       | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  generic_baseblocks_v2_1_0              | verilog  | generic_baseblocks_v2_1_0              | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  gigantic_mux                           | verilog  | gigantic_mux                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  gig_ethernet_pcs_pma_v16_1_2           | vhdl     | gig_ethernet_pcs_pma_v16_1_2           | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  gig_ethernet_pcs_pma_v16_1_2           | verilog  | gig_ethernet_pcs_pma_v16_1_2           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  gmii_to_rgmii_v4_0_5                   | vhdl     | gmii_to_rgmii_v4_0_5                   | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  gtwizard_ultrascale_v1_5_4             | verilog  | gtwizard_ultrascale_v1_5_4             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  gtwizard_ultrascale_v1_6_8             | verilog  | gtwizard_ultrascale_v1_6_8             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  gtwizard_ultrascale_v1_7_2             | verilog  | gtwizard_ultrascale_v1_7_2             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  hbm_v1_0_0                             | verilog  | hbm_v1_0_0                             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdcp22_cipher_v1_0_2                   | verilog  | hdcp22_cipher_v1_0_2                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdcp22_rng_v1_0_1                      | verilog  | hdcp22_rng_v1_0_1                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdcp_keymngmt_blk_v1_0_0               | verilog  | hdcp_keymngmt_blk_v1_0_0               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdcp_v1_0_3                            | verilog  | hdcp_v1_0_3                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  high_speed_selectio_wiz_v3_2_3         | verilog  | high_speed_selectio_wiz_v3_2_3         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ibert_lib_v1_0_4                       | verilog  | ibert_lib_v1_0_4                       | 0        | 17         *
*---------------------------------------------------------------------------------------------------------------------*
*  interlaken_v2_3_1                      | verilog  | interlaken_v2_3_1                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  in_system_ibert_v1_0_5                 | verilog  | in_system_ibert_v1_0_5                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  iomodule_v3_1_3                        | vhdl     | iomodule_v3_1_3                        | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  jesd204c_v2_0_1                        | verilog  | jesd204c_v2_0_1                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  jesd204_v7_2_1                         | verilog  | jesd204_v7_2_1                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  jtag_axi                               | verilog  | jtag_axi                               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_cdc_v1_0_2                         | vhdl     | lib_cdc_v1_0_2                         | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_pkg_v1_0_2                         | vhdl     | lib_pkg_v1_0_2                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lmb_bram_if_cntlr_v4_0_14              | vhdl     | lmb_bram_if_cntlr_v4_0_14              | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lmb_v10_v3_0_9                         | vhdl     | lmb_v10_v3_0_9                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ltlib_v1_0_0                           | verilog  | ltlib_v1_0_0                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lut_buffer_v1_0_0                      | verilog  | lut_buffer_v1_0_0                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lut_buffer_v2_0_0                      | verilog  | lut_buffer_v2_0_0                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  l_ethernet_v2_3_1                      | verilog  | l_ethernet_v2_3_1                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  microblaze_v10_0_5                     | vhdl     | microblaze_v10_0_5                     | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  microblaze_v9_5_4                      | vhdl     | microblaze_v9_5_4                      | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  mii_to_rmii_v2_0_17                    | vhdl     | mii_to_rmii_v2_0_17                    | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  mipi_csi2_rx_ctrl_v1_0_7               | verilog  | mipi_csi2_rx_ctrl_v1_0_7               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  mipi_csi2_tx_ctrl_v1_0_3               | verilog  | mipi_csi2_tx_ctrl_v1_0_3               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  mipi_dphy_v4_0_1                       | verilog  | mipi_dphy_v4_0_1                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  mipi_dsi_tx_ctrl_v1_0_5                | verilog  | mipi_dsi_tx_ctrl_v1_0_5                | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  mutex_v2_1_8                           | vhdl     | mutex_v2_1_8                           | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  oddr_v1_0_0                            | verilog  | oddr_v1_0_0                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  pci32_v5_0_9                           | vhdl     | pci32_v5_0_9                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  pci32_v5_0_9                           | verilog  | pci32_v5_0_9                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  pci64_v5_0_9                           | vhdl     | pci64_v5_0_9                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  pci64_v5_0_9                           | verilog  | pci64_v5_0_9                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  pcie_jtag_v1_0_0                       | verilog  | pcie_jtag_v1_0_0                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  pc_cfr_v6_0_6                          | vhdl     | pc_cfr_v6_0_6                          | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  pc_cfr_v6_1_2                          | vhdl     | pc_cfr_v6_1_2                          | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  pl4_v13_0_11                           | vhdl     | pl4_v13_0_11                           | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  rst_vip_v1_0_0                         | verilog  | rst_vip_v1_0_0                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  smartconnect_v1_0                      | verilog  | smartconnect_v1_0                      | 0        | 17         *
*---------------------------------------------------------------------------------------------------------------------*
*  sem_ultra_v3_1_6                       | verilog  | sem_ultra_v3_1_6                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  sem_v4_1_10                            | verilog  | sem_v4_1_10                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  system_cache_v4_0_3                    | vhdl     | system_cache_v4_0_3                    | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tcc_decoder_3gpplte_v3_0_6             | vhdl     | tcc_decoder_3gpplte_v3_0_6             | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ten_gig_eth_mac_v15_1_4                | verilog  | ten_gig_eth_mac_v15_1_4                | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ten_gig_eth_pcs_pma_v6_0_11            | verilog  | ten_gig_eth_pcs_pma_v6_0_11            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  timer_sync_1588_v1_2_4                 | vhdl     | timer_sync_1588_v1_2_4                 | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  timer_sync_1588_v1_2_4                 | verilog  | timer_sync_1588_v1_2_4                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_inject_v1_0_1                      | vhdl     | tmr_inject_v1_0_1                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_manager_v1_0_2                     | vhdl     | tmr_manager_v1_0_2                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_voter_v1_0_1                       | vhdl     | tmr_voter_v1_0_1                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tsn_endpoint_ethernet_mac_v1_0_1       | vhdl     | tsn_endpoint_ethernet_mac_v1_0_1       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tsn_endpoint_ethernet_mac_v1_0_1       | verilog  | tsn_endpoint_ethernet_mac_v1_0_1       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  uhdsdi_gt_v1_0_0                       | vhdl     | uhdsdi_gt_v1_0_0                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  uhdsdi_gt_v1_0_0                       | verilog  | uhdsdi_gt_v1_0_0                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  usxgmii_v1_0_1                         | verilog  | usxgmii_v1_0_1                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  util_idelay_ctrl_v1_0_1                | verilog  | util_idelay_ctrl_v1_0_1                | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  util_reduced_logic_v2_0_3              | verilog  | util_reduced_logic_v2_0_3              | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  util_vector_logic_v2_0_1               | verilog  | util_vector_logic_v2_0_1               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  vfb_v1_0_9                             | verilog  | vfb_v1_0_9                             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  video_frame_crc_v1_0_0                 | verilog  | video_frame_crc_v1_0_0                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_edid_v1_0_0                        | vhdl     | vid_edid_v1_0_0                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_edid_v1_0_0                        | verilog  | vid_edid_v1_0_0                        | 0        | 3          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_phy_controller_v2_1_1              | vhdl     | vid_phy_controller_v2_1_1              | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_phy_controller_v2_1_1              | verilog  | vid_phy_controller_v2_1_1              | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_csc_v1_0_9                           | verilog  | v_csc_v1_0_9                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_deinterlacer_v4_0_12                 | vhdl     | v_deinterlacer_v4_0_12                 | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_deinterlacer_v5_0_9                  | verilog  | v_deinterlacer_v5_0_9                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_demosaic_v1_0_1                      | verilog  | v_demosaic_v1_0_1                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_frmbuf_rd_v2_0_1                     | verilog  | v_frmbuf_rd_v2_0_1                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_frmbuf_wr_v2_0_1                     | verilog  | v_frmbuf_wr_v2_0_1                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_gamma_lut_v1_0_1                     | verilog  | v_gamma_lut_v1_0_1                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hcresampler_v1_0_9                   | verilog  | v_hcresampler_v1_0_9                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hdmi_rx_v2_0_0                       | verilog  | v_hdmi_rx_v2_0_0                       | 0        | 51         *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hdmi_rx_v3_0_0                       | verilog  | v_hdmi_rx_v3_0_0                       | 0        | 428        *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hdmi_tx_v2_0_0                       | verilog  | v_hdmi_tx_v2_0_0                       | 0        | 3          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hdmi_tx_v3_0_0                       | verilog  | v_hdmi_tx_v3_0_0                       | 0        | 117        *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hscaler_v1_0_9                       | verilog  | v_hscaler_v1_0_9                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_letterbox_v1_0_9                     | verilog  | v_letterbox_v1_0_9                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_mix_v2_0_1                           | verilog  | v_mix_v2_0_1                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_sdi_rx_vid_bridge_v2_0_0             | verilog  | v_sdi_rx_vid_bridge_v2_0_0             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_sdi_v3_0_8                     | verilog  | v_smpte_sdi_v3_0_8                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_rx_v1_0_0               | vhdl     | v_smpte_uhdsdi_rx_v1_0_0               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_rx_v1_0_0               | verilog  | v_smpte_uhdsdi_rx_v1_0_0               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_tx_v1_0_0               | vhdl     | v_smpte_uhdsdi_tx_v1_0_0               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_tx_v1_0_0               | verilog  | v_smpte_uhdsdi_tx_v1_0_0               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_v1_0_5                  | verilog  | v_smpte_uhdsdi_v1_0_5                  | 0        | 2          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_tpg_v7_0_9                           | verilog  | v_tpg_v7_0_9                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vcresampler_v1_0_9                   | verilog  | v_vcresampler_v1_0_9                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vid_in_axi4s_v4_0_7                  | verilog  | v_vid_in_axi4s_v4_0_7                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vscaler_v1_0_9                       | verilog  | v_vscaler_v1_0_9                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xaui_v12_3_2                           | vhdl     | xaui_v12_3_2                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_wrapper_v3_0_4              | vhdl     | xbip_dsp48_wrapper_v3_0_4              | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_utils_v3_0_8                      | vhdl     | xbip_utils_v3_0_8                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xdma_v4_0_1                            | verilog  | xdma_v4_0_1                            | 0        | 676        *
*---------------------------------------------------------------------------------------------------------------------*
*  xhmc_v1_0_5                            | verilog  | xhmc_v1_0_5                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xil_common_vip_v1_0_0                  | verilog  | xil_common_vip_v1_0_0                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xlconcat_v2_1_1                        | verilog  | xlconcat_v2_1_1                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xlconstant_v1_1_3                      | verilog  | xlconstant_v1_1_3                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xlslice_v1_0_1                         | verilog  | xlslice_v1_0_1                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xsdbm_v2_0_0                           | verilog  | xsdbm_v2_0_0                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xsdbm_v3_0_0                           | verilog  | xsdbm_v3_0_0                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xxv_ethernet_v2_3_1                    | verilog  | xxv_ethernet_v2_3_1                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_srl_fifo_v1_0_2                    | vhdl     | lib_srl_fifo_v1_0_2                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_fifo_v1_0_10                       | vhdl     | lib_fifo_v1_0_10                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_datamover_v5_1_17                  | vhdl     | axi_datamover_v5_1_17                  | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  amm_axi_bridge_v1_0_1                  | verilog  | amm_axi_bridge_v1_0_1                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi4stream_vip_v1_0_3                  | verilog  | axi4stream_vip_v1_0_3                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi4stream_vip_v1_1_1                  | verilog  | axi4stream_vip_v1_1_1                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_tc_v6_1_12                           | vhdl     | v_tc_v6_1_12                           | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_axi4s_vid_out_v4_0_8                 | verilog  | v_axi4s_vid_out_v4_0_8                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi4svideo_bridge_v1_0_8               | verilog  | axi4svideo_bridge_v1_0_8               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_accelerator_adapter_v2_1_12       | vhdl     | axis_accelerator_adapter_v2_1_12       | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_broadcaster_v1_1_15               | verilog  | axis_broadcaster_v1_1_15               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_data_fifo_v1_1_16                 | verilog  | axis_data_fifo_v1_1_16                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_clock_converter_v1_1_16           | verilog  | axis_clock_converter_v1_1_16           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_combiner_v1_1_14                  | verilog  | axis_combiner_v1_1_14                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_register_slice_v1_1_15            | verilog  | axis_register_slice_v1_1_15            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_dwidth_converter_v1_1_14          | verilog  | axis_dwidth_converter_v1_1_14          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_interconnect_v1_1_14              | verilog  | axis_interconnect_v1_1_14              | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_subset_converter_v1_1_15          | verilog  | axis_subset_converter_v1_1_15          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_switch_v1_1_15                    | verilog  | axis_switch_v1_1_15                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_apb_bridge_v3_0_13                 | vhdl     | axi_apb_bridge_v3_0_13                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_bram_ctrl_v4_0_13                  | vhdl     | axi_bram_ctrl_v4_0_13                  | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_sg_v4_1_8                          | vhdl     | axi_sg_v4_1_8                          | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_cdma_v4_1_15                       | vhdl     | axi_cdma_v4_1_15                       | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_clock_converter_v2_1_14            | verilog  | axi_clock_converter_v2_1_14            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_data_fifo_v2_1_14                  | verilog  | axi_data_fifo_v2_1_14                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_register_slice_v2_1_15             | verilog  | axi_register_slice_v2_1_15             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_crossbar_v2_1_16                   | verilog  | axi_crossbar_v2_1_16                   | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_dma_v7_1_16                        | vhdl     | axi_dma_v7_1_16                        | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_protocol_converter_v2_1_15         | verilog  | axi_protocol_converter_v2_1_15         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_dwidth_converter_v2_1_15           | verilog  | axi_dwidth_converter_v2_1_15           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_emc_v3_0_15                        | vhdl     | axi_emc_v3_0_15                        | 1        | 2          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_epc_v2_0_18                        | vhdl     | axi_epc_v2_0_18                        | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_bmg_v1_0_10                        | vhdl     | lib_bmg_v1_0_10                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_ethernetlite_v3_0_13               | vhdl     | axi_ethernetlite_v3_0_13               | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_ethernet_buffer_v2_0_17            | vhdl     | axi_ethernet_buffer_v2_0_17            | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_fifo_mm_s_v4_1_12                  | vhdl     | axi_fifo_mm_s_v4_1_12                  | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_firewall_v1_0_3                    | verilog  | axi_firewall_v1_0_3                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  interrupt_control_v3_1_4               | vhdl     | interrupt_control_v3_1_4               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_gpio_v2_0_17                       | vhdl     | axi_gpio_v2_0_17                       | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_hwicap_v3_0_19                     | vhdl     | axi_hwicap_v3_0_19                     | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_iic_v2_0_18                        | vhdl     | axi_iic_v2_0_18                        | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_intc_v4_1_10                       | vhdl     | axi_intc_v4_1_10                       | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_interconnect_v1_7_13               | verilog  | axi_interconnect_v1_7_13               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_master_burst_v2_0_7                | vhdl     | axi_master_burst_v2_0_7                | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_msg_v1_0_1                         | vhdl     | axi_msg_v1_0_1                         | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_mcdma_v1_0_1                       | vhdl     | axi_mcdma_v1_0_1                       | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_mm2s_mapper_v1_1_14                | verilog  | axi_mm2s_mapper_v1_1_14                | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_mmu_v2_1_13                        | verilog  | axi_mmu_v2_1_13                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_pcie_v2_8_7                        | vhdl     | axi_pcie_v2_8_7                        | 0        | 7          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_pcie_v2_8_7                        | verilog  | axi_pcie_v2_8_7                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_protocol_checker_v1_1_16           | verilog  | axi_protocol_checker_v1_1_16           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_protocol_checker_v2_0_1            | verilog  | axi_protocol_checker_v2_0_1            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_quad_spi_v3_2_14                   | vhdl     | axi_quad_spi_v3_2_14                   | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_tft_v2_0_19                        | vhdl     | axi_tft_v2_0_19                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_tft_v2_0_19                        | verilog  | axi_tft_v2_0_19                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_timebase_wdt_v3_0_7                | vhdl     | axi_timebase_wdt_v3_0_7                | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_timer_v2_0_17                      | vhdl     | axi_timer_v2_0_17                      | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_traffic_gen_v2_0_16                | vhdl     | axi_traffic_gen_v2_0_16                | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_traffic_gen_v2_0_16                | verilog  | axi_traffic_gen_v2_0_16                | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_traffic_gen_v3_0_1                 | vhdl     | axi_traffic_gen_v3_0_1                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_traffic_gen_v3_0_1                 | verilog  | axi_traffic_gen_v3_0_1                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_uart16550_v2_0_17                  | vhdl     | axi_uart16550_v2_0_17                  | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_uartlite_v2_0_19                   | vhdl     | axi_uartlite_v2_0_19                   | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_usb2_device_v5_0_16                | vhdl     | axi_usb2_device_v5_0_16                | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_usb2_device_v5_0_16                | verilog  | axi_usb2_device_v5_0_16                | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_utils_v2_0_4                       | vhdl     | axi_utils_v2_0_4                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_vdma_v6_3_3                        | vhdl     | axi_vdma_v6_3_3                        | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_vdma_v6_3_3                        | verilog  | axi_vdma_v6_3_3                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_pipe_v3_0_4                       | vhdl     | xbip_pipe_v3_0_4                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_addsub_v3_0_4               | vhdl     | xbip_dsp48_addsub_v3_0_4               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_addsub_v3_0_4                     | vhdl     | xbip_addsub_v3_0_4                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_reg_fd_v12_0_4                       | vhdl     | c_reg_fd_v12_0_4                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_addsub_v12_0_11                      | vhdl     | c_addsub_v12_0_11                      | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_vfifo_ctrl_v2_0_17                 | vhdl     | axi_vfifo_ctrl_v2_0_17                 | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_vip_v1_0_4                         | verilog  | axi_vip_v1_0_4                         | 0        | 47         *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_vip_v1_1_1                         | verilog  | axi_vip_v1_1_1                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  canfd_v1_0_8                           | verilog  | canfd_v1_0_8                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  can_v5_0_18                            | vhdl     | can_v5_0_18                            | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  cic_compiler_v4_0_12                   | vhdl     | cic_compiler_v4_0_12                   | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_bram18k_v3_0_4                    | vhdl     | xbip_bram18k_v3_0_4                    | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  mult_gen_v12_0_13                      | vhdl     | mult_gen_v12_0_13                      | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  cmpy_v6_0_14                           | vhdl     | cmpy_v6_0_14                           | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_mux_bit_v12_0_4                      | vhdl     | c_mux_bit_v12_0_4                      | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_shift_ram_v12_0_11                   | vhdl     | c_shift_ram_v12_0_11                   | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_mux_bus_v12_0_4                      | vhdl     | c_mux_bus_v12_0_4                      | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_gate_bit_v12_0_4                     | vhdl     | c_gate_bit_v12_0_4                     | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_counter_v3_0_4                    | vhdl     | xbip_counter_v3_0_4                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_counter_binary_v12_0_11              | vhdl     | c_counter_binary_v12_0_11              | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_compare_v12_0_4                      | vhdl     | c_compare_v12_0_4                      | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  convolution_v9_0_12                    | vhdl     | convolution_v9_0_12                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  cordic_v6_0_13                         | vhdl     | cordic_v6_0_13                         | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  cpri_v8_8_1                            | vhdl     | cpri_v8_8_1                            | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  cpri_v8_8_1                            | verilog  | cpri_v8_8_1                            | 0        | 7          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_acc_v3_0_4                  | vhdl     | xbip_dsp48_acc_v3_0_4                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_accum_v3_0_4                      | vhdl     | xbip_accum_v3_0_4                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_accum_v12_0_11                       | vhdl     | c_accum_v12_0_11                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_multadd_v3_0_4              | vhdl     | xbip_dsp48_multadd_v3_0_4              | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  dds_compiler_v6_0_15                   | vhdl     | dds_compiler_v6_0_15                   | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  dft_v4_0_14                            | vhdl     | dft_v4_0_14                            | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  displayport_v7_0_7                     | vhdl     | displayport_v7_0_7                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  displayport_v7_0_7                     | verilog  | displayport_v7_0_7                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_mult_v3_0_4                 | vhdl     | xbip_dsp48_mult_v3_0_4                 | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  floating_point_v7_0_14                 | vhdl     | floating_point_v7_0_14                 | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  div_gen_v5_1_12                        | vhdl     | div_gen_v5_1_12                        | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  fir_compiler_v5_2_4                    | vhdl     | fir_compiler_v5_2_4                    | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  duc_ddc_compiler_v3_0_13               | vhdl     | duc_ddc_compiler_v3_0_13               | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  fc32_rs_fec_v1_0_5                     | verilog  | fc32_rs_fec_v1_0_5                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  fec_5g_common_v1_0_0                   | verilog  | fec_5g_common_v1_0_0                   | 0        | 9          *
*---------------------------------------------------------------------------------------------------------------------*
*  fir_compiler_v7_2_10                   | vhdl     | fir_compiler_v7_2_10                   | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  flexo_100g_rs_fec_v1_0_5               | verilog  | flexo_100g_rs_fec_v1_0_5               | 0        | 2          *
*---------------------------------------------------------------------------------------------------------------------*
*  floating_point_v7_1_5                  | vhdl     | floating_point_v7_1_5                  | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  g709_rs_encoder_v2_2_4                 | vhdl     | g709_rs_encoder_v2_2_4                 | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  rs_toolbox_v9_0_4                      | vhdl     | rs_toolbox_v9_0_4                      | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  g709_rs_decoder_v2_2_5                 | vhdl     | g709_rs_decoder_v2_2_5                 | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  g709_fec_v2_3_1                        | vhdl     | g709_fec_v2_3_1                        | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  g975_efec_i4_v1_0_14                   | vhdl     | g975_efec_i4_v1_0_14                   | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  g975_efec_i7_v2_0_16                   | vhdl     | g975_efec_i7_v2_0_16                   | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_200g_rs_fec_v1_0_1           | verilog  | ieee802d3_200g_rs_fec_v1_0_1           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_25g_rs_fec_v1_0_7            | verilog  | ieee802d3_25g_rs_fec_v1_0_7            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_400g_rs_fec_v1_0_1           | verilog  | ieee802d3_400g_rs_fec_v1_0_1           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_50g_rs_fec_v1_0_7            | verilog  | ieee802d3_50g_rs_fec_v1_0_7            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_rs_fec_v1_0_11               | verilog  | ieee802d3_rs_fec_v1_0_11               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  ldpc_v1_0_1                            | verilog  | ldpc_v1_0_1                            | 0        | 252        *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_3gpp_channel_estimator_v2_0_14     | vhdl     | lte_3gpp_channel_estimator_v2_0_14     | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_3gpp_mimo_decoder_v3_0_13          | vhdl     | lte_3gpp_mimo_decoder_v3_0_13          | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_3gpp_mimo_encoder_v4_0_12          | vhdl     | lte_3gpp_mimo_encoder_v4_0_12          | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tcc_encoder_3gpplte_v4_0_13            | vhdl     | tcc_encoder_3gpplte_v4_0_13            | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_dl_channel_encoder_v3_0_13         | vhdl     | lte_dl_channel_encoder_v3_0_13         | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xfft_v7_2_6                            | vhdl     | xfft_v7_2_6                            | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_fft_v2_0_15                        | vhdl     | lte_fft_v2_0_15                        | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_multacc_v3_0_4              | vhdl     | xbip_dsp48_multacc_v3_0_4              | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_pucch_receiver_v2_0_13             | vhdl     | lte_pucch_receiver_v2_0_13             | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_multadd_v3_0_11                   | vhdl     | xbip_multadd_v3_0_11                   | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_rach_detector_v3_1_1               | vhdl     | lte_rach_detector_v3_1_1               | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_ul_channel_decoder_v4_0_13         | vhdl     | lte_ul_channel_decoder_v4_0_13         | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  mailbox_v2_1_8                         | vhdl     | mailbox_v2_1_8                         | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  mdm_v3_2_12                            | vhdl     | mdm_v3_2_12                            | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  iomodule_v3_0                          | vhdl     | iomodule_v3_0                          | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lmb_bram_if_cntlr_v4_0                 | vhdl     | lmb_bram_if_cntlr_v4_0                 | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  lmb_v10_v3_0                           | vhdl     | lmb_v10_v3_0                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_lite_ipif_v3_0                     | vhdl     | axi_lite_ipif_v3_0                     | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  mdm_v3_2                               | vhdl     | mdm_v3_2                               | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  microblaze_mcs_v2_3_6                  | vhdl     | microblaze_mcs_v2_3_6                  | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  prc_v1_2_1                             | vhdl     | prc_v1_2_1                             | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  processing_system7_vip_v1_0_3          | verilog  | processing_system7_vip_v1_0_3          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  proc_sys_reset_v5_0_12                 | vhdl     | proc_sys_reset_v5_0_12                 | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  pr_decoupler_v1_0_5                    | vhdl     | pr_decoupler_v1_0_5                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  quadsgmii_v3_4_2                       | vhdl     | quadsgmii_v3_4_2                       | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  rs_decoder_v9_0_13                     | vhdl     | rs_decoder_v9_0_13                     | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  rs_encoder_v9_0_12                     | vhdl     | rs_encoder_v9_0_12                     | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  rxaui_v4_4_2                           | vhdl     | rxaui_v4_4_2                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  rxaui_v4_4_2                           | verilog  | rxaui_v4_4_2                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  sid_v8_0_11                            | vhdl     | sid_v8_0_11                            | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  spdif_v2_0_18                          | vhdl     | spdif_v2_0_18                          | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  srio_gen2_v4_1_2                       | vhdl     | srio_gen2_v4_1_2                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  srio_gen2_v4_1_2                       | verilog  | srio_gen2_v4_1_2                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  switch_core_top_v1_0_4                 | vhdl     | switch_core_top_v1_0_4                 | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  switch_core_top_v1_0_4                 | verilog  | switch_core_top_v1_0_4                 | 0        | 25         *
*---------------------------------------------------------------------------------------------------------------------*
*  tcc_decoder_3gppmm_v2_0_15             | vhdl     | tcc_decoder_3gppmm_v2_0_15             | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tcc_encoder_3gpp_v5_0_12               | vhdl     | tcc_encoder_3gpp_v5_0_12               | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_comparator_v1_0_1                  | vhdl     | tmr_comparator_v1_0_1                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_sem_v1_0_3                         | vhdl     | tmr_sem_v1_0_3                         | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tri_mode_ethernet_mac_v9_0_10          | vhdl     | tri_mode_ethernet_mac_v9_0_10          | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tri_mode_ethernet_mac_v9_0_10          | verilog  | tri_mode_ethernet_mac_v9_0_10          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tsn_temac_v1_0_2                       | vhdl     | tsn_temac_v1_0_2                       | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tsn_temac_v1_0_2                       | verilog  | tsn_temac_v1_0_2                       | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  videoaxi4s_bridge_v1_0_5               | verilog  | videoaxi4s_bridge_v1_0_5               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  viterbi_v9_1_8                         | vhdl     | viterbi_v9_1_8                         | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_ccm_v6_0_14                          | vhdl     | v_ccm_v6_0_14                          | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_cfa_v7_0_13                          | vhdl     | v_cfa_v7_0_13                          | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_cresample_v4_0_13                    | vhdl     | v_cresample_v4_0_13                    | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_dual_splitter_v1_0_8                 | vhdl     | v_dual_splitter_v1_0_8                 | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_dual_splitter_v1_0_8                 | verilog  | v_dual_splitter_v1_0_8                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_enhance_v8_0_14                      | vhdl     | v_enhance_v8_0_14                      | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_gamma_v7_0_14                        | vhdl     | v_gamma_v7_0_14                        | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_osd_v6_0_15                          | vhdl     | v_osd_v6_0_15                          | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_rgb2ycrcb_v7_1_12                    | vhdl     | v_rgb2ycrcb_v7_1_12                    | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vid_sdi_tx_bridge_v2_0_0             | verilog  | v_vid_sdi_tx_bridge_v2_0_0             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_ycrcb2rgb_v7_1_12                    | vhdl     | v_ycrcb2rgb_v7_1_12                    | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_macro_v3_0_15               | vhdl     | xbip_dsp48_macro_v3_0_15               | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xfft_v9_0_14                           | vhdl     | xfft_v9_0_14                           | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  xsdbs_v1_0_2                           | verilog  | xsdbs_v1_0_2                           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  zynq_ultra_ps_e_vip_v1_0_1             | verilog  | zynq_ultra_ps_e_vip_v1_0_1             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*

ERROR: [Vivado 12-5602] compile_simlib failed to compile for modelsim with error in 136 libraries (cxl_error.log)
