ncverilog(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on Apr 20, 2022 at 08:14:18 CST
ncverilog
	-f filelist.f
		../rtl/testfixture.sv
		../rtl/core.sv
		../rtl/u_ifu.sv
		../rtl/u_dec.sv
		../rtl/u_rf.sv
		../rtl/u_hz.sv
		../rtl/u_exe.sv
		../rtl/u_br_adr.sv
		../rtl/u_lsu.sv
		../rtl/u_alu.sv
	+nc64bit
	+access+r
Recompiling... reason: file '../rtl/testfixture.sv' is newer than expected.
	expected: Wed Apr 20 08:09:55 2022
	actual:   Wed Apr 20 08:14:04 2022
file: ../rtl/testfixture.sv
	module worklib.testfixture:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.core:sv <0x456d5e44>
			streams: 102, words: 22305
		worklib.testfixture:sv <0x2ed10aa9>
			streams:  52, words: 116566
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 10      10
		Registers:              238     238
		Scalar wires:            86       -
		Vectored wires:          86       -
		Always blocks:           27      27
		Initial blocks:           8       8
		Parallel blocks:          3       3
		Cont. assignments:        1       1
		Pseudo assignments:     110     110
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.testfixture:sv
Loading snapshot worklib.testfixture:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
sram1 adr0 cnt:15122
dump_sram break
Simulation complete via $finish(1) at time 152996 NS + 0
../rtl/testfixture.sv:128   $finish; 
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on Apr 20, 2022 at 08:14:19 CST  (total: 00:00:01)
