MIG: 11:44:50 : Running customizer.xit
MIG: 11:44:51 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 11:44:51 : Writing IN file for 'mb_ethernet_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.3/data/ip/xilinx/mig_7series_v2_2... instDirPath: c:/Users/kattad/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-11896-XHDKATTAD30/coregen/mb_ethernet_mig_7series_0_0
MIG: 11:44:51 : synp_flow:  -- synthesis_mode: Other
MIG: 11:44:51 : outputDirectory: c:/Users/kattad/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-11896-XHDKATTAD30/coregen/mb_ethernet_mig_7series_0_0/_tmp/
MIG: 11:44:51 : vivado_mode: xpg_bd
MIG: 11:44:51 :  locked false  
MIG: 11:44:51 : HDL Language: Verilog
MIG: 11:44:51 : compInfo: false
MIG: 11:44:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe
MIG: 11:44:51 : xilinx_path: C:/Xilinx/Vivado/2014.3/ids_lite/ISE
MIG: 11:44:51 : I am in catch area
MIG: 11:44:51 : Running C:/Xilinx/Vivado/2014.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe -cg_exc_inp c:/Users/kattad/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-11896-XHDKATTAD30/coregen/mb_ethernet_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/kattad/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-11896-XHDKATTAD30/coregen/mb_ethernet_mig_7series_0_0/xil_txt.out ... 
MIG: 12:04:38 : Prasad before: xmlPropertyPrj -- .prj
MIG: 12:04:38 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 12:04:38 : XML_INPUT_FILE: c:/Users/kattad/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-11896-XHDKATTAD30/coregen/mb_ethernet_mig_7series_0_0/mig_a.prj
MIG: 12:04:38 : Component_Name: mb_ethernet_mig_7series_0_0
MIG: 12:04:38 : Moving mb_ethernet_mig_7series_0_0 ...
MIG: 12:04:38 : Moving mb_ethernet_mig_7series_0_0.veo ...
MIG: 12:04:38 : Moving mb_ethernet_mig_7series_0_0_xmdf.tcl ...
MIG: 12:04:38 : Sending back 0
MIG: 12:04:40 : xml_input_file: mig_a.prj
MIG: 12:04:41 : Absolute path of xml_input_file: c:/Design/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/mig_a.prj
MIG: 12:04:41 : xml_input_file: mig_a.prj
MIG: 12:04:41 : Absolute path of xml_input_file: c:/Design/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/mig_a.prj
MIG: 12:04:41 : In updateAllModelParams
MIG: 12:04:41 : IGN:     <ModuleName>mb_ethernet_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_ethernet_mig_7series_0_0</ModuleName> 
MIG: 12:04:41 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 12:04:41 : XGUI hdlLanguage: Verilog
MIG: 12:04:41 : xgui vivado_mode: xpg_bd
MIG: 12:04:41 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:04:41 : Reading C:/Design/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/mb_ethernet_mig_7series_0_0/user_design/rtl/mb_ethernet_mig_7series_0_0_mig.v ...
MIG: 12:04:42 : 1
MIG: 12:04:42 : Inside fn mem: DDR3
MIG: 12:04:42 : QDRII+ Inside fn ui: 100000000
MIG: 12:04:42 : 
MIG: 12:04:42 : 1
MIG: 12:04:42 : 100000000
MIG: 12:04:42 : 
MIG: 12:04:42 :  polarity_value: 0
MIG: 12:04:42 : ACTIVE_HIGH
MIG: 12:04:42 : 
MIG: 12:04:42 : isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 12:04:42 :  paramValTrimmed: TRUE 
MIG: 12:04:42 : TRUE
MIG: 12:04:42 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 12:04:42 : isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 12:04:42 :  paramValTrimmed: TRUE 
MIG: 12:04:42 : TRUE
MIG: 12:04:42 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 12:04:42 : isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 12:04:42 :  paramValTrimmed: FALSE 
MIG: 12:04:42 : 
MIG: 12:04:42 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 12:04:43 : isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 12:04:43 :  paramValTrimmed: FALSE 
MIG: 12:04:43 : 
MIG: 12:04:43 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 12:04:43 : isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 12:04:43 :  paramValTrimmed: FALSE 
MIG: 12:04:43 : 
MIG: 12:04:43 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 12:04:43 : isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 12:04:43 :  paramValTrimmed: 4.000 
MIG: 12:04:43 : 200000000
MIG: 12:04:43 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 12:04:43 : isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 6
MIG: 12:04:43 :  paramValTrimmed: 6 
MIG: 12:04:43 : 133000000
MIG: 12:04:43 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 133000000
MIG: 12:04:43 : isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 12:04:43 :  paramValTrimmed: 1 
MIG: 12:04:43 : 800000000
MIG: 12:04:43 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 12:04:43 : isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 12:04:43 :  paramValTrimmed: 1 
MIG: 12:04:43 : 800000000
MIG: 12:04:43 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 12:04:43 : isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 12:04:43 :  paramValTrimmed: 1 
MIG: 12:04:43 : 800000000
MIG: 12:04:43 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 12:04:43 : 
MIG: 12:04:43 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 12:04:43 : 
MIG: 12:04:43 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 12:04:43 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 12:04:43 : 
MIG: 12:04:43 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 12:04:43 : 
MIG: 12:04:43 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 12:04:43 : 
MIG: 12:04:43 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 12:04:43 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 12:04:43 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 12:04:43 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 12:04:43 : 8
MIG: 12:04:43 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 12:04:43 : 64
MIG: 12:04:43 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 12:04:43 : 8
MIG: 12:04:43 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 12:04:43 : 3
MIG: 12:04:43 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 12:04:43 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 12:04:43 : 
MIG: 12:04:43 :  Valid Param: ECC ==> OFF
MIG: 12:04:43 : 64
MIG: 12:04:43 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 12:04:43 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:04:43 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 12:04:43 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 12:04:43 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 12:04:43 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 12:04:43 : 
MIG: 12:04:43 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 12:04:43 : 
MIG: 12:04:43 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 12:04:43 : 28
MIG: 12:04:43 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 12:04:43 : 
MIG: 12:04:43 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 12:04:43 : 
MIG: 12:04:43 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 12:04:43 : 
MIG: 12:04:43 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 12:04:43 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 12:04:43 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 12:04:43 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 12:04:43 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 12:04:43 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 12:04:43 :  Invalid Param: DDR3_AL ==> "0"
MIG: 12:04:43 :  Invalid Param: DDR3_nAL ==> 0
MIG: 12:04:43 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 12:04:43 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 12:04:43 :  Invalid Param: DDR3_CL ==> 6
MIG: 12:04:43 :  Invalid Param: DDR3_CWL ==> 5
MIG: 12:04:43 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 12:04:43 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 12:04:43 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 12:04:43 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 12:04:43 : 
MIG: 12:04:43 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 12:04:43 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 12:04:43 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 12:04:43 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 12:04:43 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 12:04:43 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 12:04:43 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 12:04:43 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 12:04:43 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 12:04:43 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 12:04:43 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 12:04:43 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 12:04:43 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 12:04:43 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 12:04:43 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 12:04:43 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 12:04:43 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 12:04:43 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 6
MIG: 12:04:43 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 12:04:43 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 12:04:43 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 12:04:43 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 12:04:43 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 12:04:43 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 12:04:43 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 12:04:43 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 12:04:43 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 12:04:43 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 12:04:43 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 12:04:43 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 12:04:43 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 12:04:43 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 12:04:43 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 12:04:43 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 12:04:43 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:04:43 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 12:04:43 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 12:04:43 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 12:04:43 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 12:04:43 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 12:04:43 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 12:04:43 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 12:04:43 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 12:04:43 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 12:04:43 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 12:04:43 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 12:04:43 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 12:04:43 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 12:04:43 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 12:04:43 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 12:04:43 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 12:04:43 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 12:04:43 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 12:04:43 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 12:04:43 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 12:04:43 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 12:04:43 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 12:04:43 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 12:04:43 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 12:04:43 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 12:04:43 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 12:04:43 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 12:04:43 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 12:04:43 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 12:04:43 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 12:04:43 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 12:04:43 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 12:04:43 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 12:04:43 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 12:04:43 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:04:43 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:04:43 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:04:43 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:04:43 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:04:43 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:04:43 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:04:43 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:04:43 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:04:43 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:04:43 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 12:04:43 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 12:04:43 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 12:04:43 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 12:04:43 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:04:43 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 12:04:43 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 12:04:43 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 12:04:43 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 12:04:43 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 12:04:43 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 12:04:43 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 12:04:43 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 12:04:43 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 12:04:43 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 12:04:43 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 12:04:43 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 12:04:43 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 12:04:43 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 12:04:43 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 12:04:43 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MB_ETHERNET_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 12:04:43 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MB_ETHERNET_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 12:04:43 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 12:04:43 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 12:04:43 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 12:04:43 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 12:04:43 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:04:43 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 12:04:43 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 12:04:43 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 12:04:43 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 12:04:43 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 12:04:43 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:04:43 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 12:04:43 : 4
MIG: 12:04:43 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 12:04:43 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 12:04:43 : TRUE
MIG: 12:04:43 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 12:04:43 : 
MIG: 12:04:43 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 12:04:43 : 1073741824
MIG: 12:04:43 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 12:04:43 : 30
MIG: 12:04:43 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 12:04:43 : 
MIG: 12:04:43 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 12:04:43 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 12:04:43 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 12:04:43 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 12:04:43 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 12:04:43 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 12:04:43 : 
MIG: 12:04:43 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 12:04:43 : 
MIG: 12:04:43 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 12:04:43 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 12:04:43 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 12:04:43 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 12:04:43 : 
MIG: 12:04:43 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 12:04:43 : 
MIG: 12:04:43 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 12:04:43 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 12:04:43 : 
MIG: 12:04:43 : NONE
MIG: 12:04:43 : 
MIG: 12:04:43 : Same Interface
MIG: 12:04:48 : xml_input_file: mig_a.prj
MIG: 12:04:48 : Absolute path of xml_input_file: c:/Design/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/mig_a.prj
MIG: 12:04:48 : In updateAllModelParams
MIG: 12:04:48 : IGN:     <ModuleName>mb_ethernet_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_ethernet_mig_7series_0_0</ModuleName> 
MIG: 12:04:48 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 12:04:48 : XGUI hdlLanguage: Verilog
MIG: 12:04:48 : xgui vivado_mode: xpg_bd
MIG: 12:04:48 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:04:48 : Reading C:/Design/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/mb_ethernet_mig_7series_0_0/user_design/rtl/mb_ethernet_mig_7series_0_0_mig.v ...
MIG: 12:04:50 : 
MIG: 12:04:50 : Inside fn mem: DDR3
MIG: 12:04:50 : QDRII+ Inside fn ui: 100000000
MIG: 12:04:50 : 
MIG: 12:04:50 : 
MIG: 12:04:50 : 
MIG: 12:04:50 : 
MIG: 12:04:50 :  polarity_value: 0
MIG: 12:04:50 : 
MIG: 12:04:50 : 
MIG: 12:04:50 : isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 12:04:50 :  paramValTrimmed: TRUE 
MIG: 12:04:50 : 
MIG: 12:04:50 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 12:04:50 : isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 12:04:50 :  paramValTrimmed: TRUE 
MIG: 12:04:50 : 
MIG: 12:04:50 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 12:04:50 : isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 12:04:50 :  paramValTrimmed: FALSE 
MIG: 12:04:50 : 
MIG: 12:04:50 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 12:04:50 : isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 12:04:50 :  paramValTrimmed: FALSE 
MIG: 12:04:50 : 
MIG: 12:04:50 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 12:04:50 : isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 12:04:50 :  paramValTrimmed: FALSE 
MIG: 12:04:50 : 
MIG: 12:04:50 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 12:04:50 : isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 12:04:50 :  paramValTrimmed: 4.000 
MIG: 12:04:50 : 
MIG: 12:04:50 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 12:04:50 : isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 6
MIG: 12:04:50 :  paramValTrimmed: 6 
MIG: 12:04:50 : 
MIG: 12:04:50 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 133000000
MIG: 12:04:50 : isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 12:04:50 :  paramValTrimmed: 1 
MIG: 12:04:50 : 
MIG: 12:04:50 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 12:04:50 : isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 12:04:50 :  paramValTrimmed: 1 
MIG: 12:04:50 : 
MIG: 12:04:50 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 12:04:50 : isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 12:04:50 :  paramValTrimmed: 1 
MIG: 12:04:50 : 
MIG: 12:04:50 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 12:04:50 : 
MIG: 12:04:50 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 12:04:50 : 
MIG: 12:04:50 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 12:04:50 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 12:04:50 : 
MIG: 12:04:50 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 12:04:50 : 
MIG: 12:04:50 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 12:04:50 : 
MIG: 12:04:50 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 12:04:50 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 12:04:50 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 12:04:50 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 12:04:50 : 
MIG: 12:04:50 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 12:04:50 : 
MIG: 12:04:50 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 12:04:50 : 
MIG: 12:04:50 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 12:04:50 : 
MIG: 12:04:50 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 12:04:50 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 12:04:50 : 
MIG: 12:04:50 :  Valid Param: ECC ==> OFF
MIG: 12:04:50 : 
MIG: 12:04:50 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 12:04:50 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:04:50 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 12:04:50 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 12:04:50 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 12:04:50 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 12:04:50 : 
MIG: 12:04:50 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 12:04:50 : 
MIG: 12:04:50 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 12:04:50 : 
MIG: 12:04:50 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 12:04:50 : 
MIG: 12:04:50 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 12:04:50 : 
MIG: 12:04:50 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 12:04:50 : 
MIG: 12:04:50 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 12:04:50 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 12:04:50 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 12:04:50 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 12:04:50 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 12:04:50 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 12:04:50 :  Invalid Param: DDR3_AL ==> "0"
MIG: 12:04:50 :  Invalid Param: DDR3_nAL ==> 0
MIG: 12:04:50 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 12:04:50 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 12:04:50 :  Invalid Param: DDR3_CL ==> 6
MIG: 12:04:50 :  Invalid Param: DDR3_CWL ==> 5
MIG: 12:04:50 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 12:04:50 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 12:04:50 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 12:04:50 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 12:04:50 : 
MIG: 12:04:50 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 12:04:50 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 12:04:50 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 12:04:50 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 12:04:50 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 12:04:50 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 12:04:50 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 12:04:50 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 12:04:50 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 12:04:50 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 12:04:50 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 12:04:50 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 12:04:50 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 12:04:50 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 12:04:50 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 12:04:50 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 12:04:50 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 12:04:50 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 6
MIG: 12:04:50 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 12:04:50 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 12:04:50 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 12:04:50 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 12:04:50 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 12:04:50 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 12:04:50 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 12:04:50 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 12:04:50 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 12:04:50 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 12:04:50 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 12:04:50 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 12:04:50 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 12:04:50 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 12:04:50 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 12:04:50 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 12:04:50 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:04:50 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 12:04:50 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 12:04:50 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 12:04:50 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 12:04:50 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 12:04:50 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 12:04:50 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 12:04:50 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 12:04:50 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 12:04:50 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 12:04:50 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 12:04:50 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 12:04:50 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 12:04:50 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 12:04:50 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 12:04:50 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 12:04:50 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 12:04:50 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 12:04:50 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 12:04:50 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 12:04:50 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 12:04:50 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 12:04:50 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 12:04:50 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 12:04:50 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 12:04:50 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 12:04:50 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 12:04:50 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 12:04:50 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 12:04:50 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 12:04:50 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 12:04:50 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 12:04:50 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 12:04:50 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 12:04:50 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:04:50 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:04:50 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:04:50 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:04:50 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:04:50 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:04:50 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:04:50 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:04:50 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:04:50 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:04:50 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 12:04:50 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 12:04:50 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 12:04:50 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 12:04:50 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:04:50 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 12:04:50 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 12:04:50 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 12:04:50 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 12:04:50 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 12:04:50 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 12:04:50 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 12:04:50 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 12:04:50 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 12:04:50 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 12:04:50 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 12:04:50 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 12:04:50 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 12:04:50 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 12:04:50 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 12:04:50 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MB_ETHERNET_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 12:04:50 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MB_ETHERNET_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 12:04:50 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 12:04:50 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 12:04:50 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 12:04:50 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 12:04:50 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:04:50 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 12:04:50 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 12:04:50 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 12:04:50 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 12:04:50 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 12:04:50 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:04:50 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 12:04:50 : 
MIG: 12:04:50 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 12:04:50 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 12:04:50 : 
MIG: 12:04:50 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 12:04:50 : 
MIG: 12:04:50 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 12:04:50 : 
MIG: 12:04:50 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 12:04:50 : 
MIG: 12:04:50 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 12:04:50 : 
MIG: 12:04:50 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 12:04:50 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 12:04:50 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 12:04:50 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 12:04:50 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 12:04:50 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 12:04:50 : 
MIG: 12:04:50 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 12:04:50 : 
MIG: 12:04:50 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 12:04:50 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 12:04:50 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 12:04:50 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 12:04:50 : 
MIG: 12:04:50 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 12:04:50 : 
MIG: 12:04:50 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 12:04:50 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 12:04:50 : 
MIG: 12:04:50 : 
MIG: 12:04:50 : 
MIG: 12:04:50 : Same Interface
MIG: 12:04:55 : xml_input_file: mig_a.prj
MIG: 12:04:55 : Absolute path of xml_input_file: c:/Design/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/mig_a.prj
MIG: 12:04:55 : In updateAllModelParams
MIG: 12:04:55 : IGN:     <ModuleName>mb_ethernet_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_ethernet_mig_7series_0_0</ModuleName> 
MIG: 12:04:55 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 12:04:55 : XGUI hdlLanguage: Verilog
MIG: 12:04:55 : xgui vivado_mode: xpg_bd
MIG: 12:04:55 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:04:55 : Reading C:/Design/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/mb_ethernet_mig_7series_0_0/user_design/rtl/mb_ethernet_mig_7series_0_0_mig.v ...
MIG: 12:04:57 : 
MIG: 12:04:57 : Inside fn mem: DDR3
MIG: 12:04:57 : QDRII+ Inside fn ui: 100000000
MIG: 12:04:57 : 
MIG: 12:04:57 : 
MIG: 12:04:57 : 
MIG: 12:04:57 : 
MIG: 12:04:57 :  polarity_value: 0
MIG: 12:04:57 : 
MIG: 12:04:57 : 
MIG: 12:04:57 : isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 12:04:57 :  paramValTrimmed: TRUE 
MIG: 12:04:57 : 
MIG: 12:04:57 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 12:04:57 : isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 12:04:57 :  paramValTrimmed: TRUE 
MIG: 12:04:57 : 
MIG: 12:04:57 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 12:04:57 : isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 12:04:57 :  paramValTrimmed: FALSE 
MIG: 12:04:57 : 
MIG: 12:04:57 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 12:04:57 : isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 12:04:57 :  paramValTrimmed: FALSE 
MIG: 12:04:57 : 
MIG: 12:04:57 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 12:04:57 : isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 12:04:57 :  paramValTrimmed: FALSE 
MIG: 12:04:57 : 
MIG: 12:04:57 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 12:04:57 : isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 12:04:57 :  paramValTrimmed: 4.000 
MIG: 12:04:57 : 
MIG: 12:04:57 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 12:04:57 : isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 6
MIG: 12:04:57 :  paramValTrimmed: 6 
MIG: 12:04:57 : 
MIG: 12:04:57 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 133000000
MIG: 12:04:57 : isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 12:04:57 :  paramValTrimmed: 1 
MIG: 12:04:57 : 
MIG: 12:04:57 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 12:04:57 : isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 12:04:57 :  paramValTrimmed: 1 
MIG: 12:04:57 : 
MIG: 12:04:57 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 12:04:57 : isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 12:04:57 :  paramValTrimmed: 1 
MIG: 12:04:57 : 
MIG: 12:04:57 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 12:04:57 : 
MIG: 12:04:57 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 12:04:57 : 
MIG: 12:04:57 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 12:04:57 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 12:04:57 : 
MIG: 12:04:57 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 12:04:57 : 
MIG: 12:04:57 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 12:04:57 : 
MIG: 12:04:57 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 12:04:57 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 12:04:57 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 12:04:57 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 12:04:57 : 
MIG: 12:04:57 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 12:04:57 : 
MIG: 12:04:57 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 12:04:57 : 
MIG: 12:04:57 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 12:04:57 : 
MIG: 12:04:57 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 12:04:57 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 12:04:57 : 
MIG: 12:04:57 :  Valid Param: ECC ==> OFF
MIG: 12:04:57 : 
MIG: 12:04:57 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 12:04:57 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:04:57 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 12:04:57 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 12:04:57 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 12:04:57 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 12:04:57 : 
MIG: 12:04:57 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 12:04:57 : 
MIG: 12:04:57 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 12:04:57 : 
MIG: 12:04:57 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 12:04:57 : 
MIG: 12:04:57 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 12:04:57 : 
MIG: 12:04:57 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 12:04:57 : 
MIG: 12:04:57 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 12:04:57 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 12:04:57 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 12:04:57 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 12:04:57 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 12:04:57 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 12:04:57 :  Invalid Param: DDR3_AL ==> "0"
MIG: 12:04:57 :  Invalid Param: DDR3_nAL ==> 0
MIG: 12:04:57 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 12:04:57 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 12:04:57 :  Invalid Param: DDR3_CL ==> 6
MIG: 12:04:57 :  Invalid Param: DDR3_CWL ==> 5
MIG: 12:04:57 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 12:04:57 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 12:04:57 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 12:04:57 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 12:04:57 : 
MIG: 12:04:57 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 12:04:57 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 12:04:57 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 12:04:57 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 12:04:57 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 12:04:57 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 12:04:57 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 12:04:57 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 12:04:57 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 12:04:57 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 12:04:57 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 12:04:57 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 12:04:57 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 12:04:57 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 12:04:57 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 12:04:57 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 12:04:57 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 12:04:57 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 6
MIG: 12:04:57 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 12:04:57 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 12:04:57 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 12:04:57 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 12:04:57 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 12:04:57 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 12:04:57 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 12:04:57 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 12:04:57 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 12:04:57 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 12:04:57 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 12:04:57 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 12:04:57 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 12:04:57 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 12:04:57 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 12:04:57 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 12:04:57 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:04:57 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 12:04:57 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 12:04:57 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 12:04:57 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 12:04:57 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 12:04:57 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 12:04:57 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 12:04:57 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 12:04:57 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 12:04:57 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 12:04:57 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 12:04:57 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 12:04:57 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 12:04:57 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 12:04:57 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 12:04:57 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 12:04:57 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 12:04:57 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 12:04:57 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 12:04:57 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 12:04:57 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 12:04:57 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 12:04:57 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 12:04:57 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 12:04:57 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 12:04:57 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 12:04:57 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 12:04:57 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 12:04:57 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 12:04:57 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 12:04:57 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 12:04:57 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 12:04:57 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 12:04:57 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 12:04:57 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:04:57 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:04:57 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:04:57 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:04:57 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:04:57 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:04:57 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:04:57 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:04:57 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:04:57 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:04:57 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 12:04:57 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 12:04:57 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 12:04:57 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 12:04:57 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:04:57 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 12:04:57 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 12:04:57 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 12:04:57 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 12:04:57 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 12:04:57 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 12:04:57 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 12:04:57 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 12:04:57 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 12:04:57 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 12:04:57 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 12:04:57 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 12:04:57 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 12:04:57 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 12:04:57 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 12:04:57 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MB_ETHERNET_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 12:04:57 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MB_ETHERNET_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 12:04:57 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 12:04:57 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 12:04:57 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 12:04:57 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 12:04:57 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:04:57 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 12:04:57 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 12:04:57 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 12:04:57 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 12:04:57 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 12:04:57 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:04:57 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 12:04:57 : 
MIG: 12:04:57 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 12:04:57 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 12:04:57 : 
MIG: 12:04:57 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 12:04:57 : 
MIG: 12:04:57 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 12:04:57 : 
MIG: 12:04:57 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 12:04:57 : 
MIG: 12:04:57 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 12:04:58 : 
MIG: 12:04:58 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 12:04:58 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 12:04:58 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 12:04:58 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 12:04:58 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 12:04:58 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 12:04:58 : 
MIG: 12:04:58 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 12:04:58 : 
MIG: 12:04:58 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 12:04:58 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 12:04:58 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 12:04:58 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 12:04:58 : 
MIG: 12:04:58 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 12:04:58 : 
MIG: 12:04:58 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 12:04:58 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 12:04:58 : 
MIG: 12:04:58 : 
MIG: 12:04:58 : 
MIG: 12:04:58 : Same Interface
MIG: 12:05:02 : xml_input_file: mig_a.prj
MIG: 12:05:02 : Absolute path of xml_input_file: c:/Design/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/mig_a.prj
MIG: 12:05:02 : In updateAllModelParams
MIG: 12:05:02 : IGN:     <ModuleName>mb_ethernet_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_ethernet_mig_7series_0_0</ModuleName> 
MIG: 12:05:02 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 12:05:02 : XGUI hdlLanguage: Verilog
MIG: 12:05:02 : xgui vivado_mode: xpg_bd
MIG: 12:05:02 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:05:02 : Reading C:/Design/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/mb_ethernet_mig_7series_0_0/user_design/rtl/mb_ethernet_mig_7series_0_0_mig.v ...
MIG: 12:05:04 : 
MIG: 12:05:04 : Inside fn mem: DDR3
MIG: 12:05:04 : QDRII+ Inside fn ui: 100000000
MIG: 12:05:04 : 
MIG: 12:05:04 : 
MIG: 12:05:04 : 
MIG: 12:05:04 : 
MIG: 12:05:04 :  polarity_value: 0
MIG: 12:05:04 : 
MIG: 12:05:04 : 
MIG: 12:05:04 : isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 12:05:04 :  paramValTrimmed: TRUE 
MIG: 12:05:04 : 
MIG: 12:05:04 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 12:05:04 : isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 12:05:04 :  paramValTrimmed: TRUE 
MIG: 12:05:04 : 
MIG: 12:05:04 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 12:05:04 : isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 12:05:04 :  paramValTrimmed: FALSE 
MIG: 12:05:04 : 
MIG: 12:05:04 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 12:05:04 : isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 12:05:04 :  paramValTrimmed: FALSE 
MIG: 12:05:04 : 
MIG: 12:05:04 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 12:05:04 : isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 12:05:04 :  paramValTrimmed: FALSE 
MIG: 12:05:04 : 
MIG: 12:05:04 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 12:05:04 : isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 12:05:04 :  paramValTrimmed: 4.000 
MIG: 12:05:04 : 
MIG: 12:05:04 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 12:05:04 : isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 6
MIG: 12:05:04 :  paramValTrimmed: 6 
MIG: 12:05:04 : 
MIG: 12:05:04 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 133000000
MIG: 12:05:04 : isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 12:05:04 :  paramValTrimmed: 1 
MIG: 12:05:04 : 
MIG: 12:05:04 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 12:05:04 : isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 12:05:04 :  paramValTrimmed: 1 
MIG: 12:05:04 : 
MIG: 12:05:04 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 12:05:04 : isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 12:05:04 :  paramValTrimmed: 1 
MIG: 12:05:04 : 
MIG: 12:05:04 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 12:05:04 : 
MIG: 12:05:04 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 12:05:04 : 
MIG: 12:05:04 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 12:05:04 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 12:05:04 : 
MIG: 12:05:04 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 12:05:04 : 
MIG: 12:05:04 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 12:05:04 : 
MIG: 12:05:04 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 12:05:04 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 12:05:04 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 12:05:04 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 12:05:04 : 
MIG: 12:05:04 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 12:05:04 : 
MIG: 12:05:04 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 12:05:04 : 
MIG: 12:05:04 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 12:05:04 : 
MIG: 12:05:04 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 12:05:04 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 12:05:04 : 
MIG: 12:05:04 :  Valid Param: ECC ==> OFF
MIG: 12:05:04 : 
MIG: 12:05:04 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 12:05:04 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:05:04 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 12:05:04 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 12:05:04 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 12:05:04 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 12:05:04 : 
MIG: 12:05:04 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 12:05:04 : 
MIG: 12:05:04 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 12:05:04 : 
MIG: 12:05:04 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 12:05:04 : 
MIG: 12:05:04 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 12:05:04 : 
MIG: 12:05:04 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 12:05:04 : 
MIG: 12:05:04 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 12:05:04 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 12:05:04 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 12:05:04 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 12:05:04 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 12:05:04 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 12:05:04 :  Invalid Param: DDR3_AL ==> "0"
MIG: 12:05:04 :  Invalid Param: DDR3_nAL ==> 0
MIG: 12:05:04 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 12:05:04 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 12:05:04 :  Invalid Param: DDR3_CL ==> 6
MIG: 12:05:04 :  Invalid Param: DDR3_CWL ==> 5
MIG: 12:05:04 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 12:05:04 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 12:05:04 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 12:05:04 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 12:05:04 : 
MIG: 12:05:04 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 12:05:04 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 12:05:04 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 12:05:04 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 12:05:04 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 12:05:04 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 12:05:04 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 12:05:04 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 12:05:04 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 12:05:04 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 12:05:04 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 12:05:04 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 12:05:04 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 12:05:04 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 12:05:04 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 12:05:04 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 12:05:04 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 12:05:04 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 6
MIG: 12:05:04 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 12:05:04 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 12:05:04 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 12:05:04 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 12:05:04 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 12:05:04 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 12:05:04 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 12:05:04 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 12:05:04 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 12:05:04 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 12:05:04 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 12:05:04 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 12:05:04 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 12:05:04 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 12:05:04 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 12:05:04 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 12:05:04 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:05:04 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 12:05:04 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 12:05:04 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 12:05:04 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 12:05:04 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 12:05:04 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 12:05:04 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 12:05:04 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 12:05:04 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 12:05:04 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 12:05:04 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 12:05:04 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 12:05:04 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 12:05:04 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 12:05:04 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 12:05:04 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 12:05:04 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 12:05:04 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 12:05:04 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 12:05:04 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 12:05:04 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 12:05:04 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 12:05:04 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 12:05:04 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 12:05:04 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 12:05:04 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 12:05:04 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 12:05:04 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 12:05:04 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 12:05:04 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 12:05:04 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 12:05:04 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 12:05:04 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 12:05:04 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 12:05:04 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:05:04 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:05:04 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:05:04 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:05:04 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:05:04 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:05:04 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:05:04 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:05:04 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:05:04 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:05:04 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 12:05:04 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 12:05:04 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 12:05:04 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 12:05:04 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:05:04 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 12:05:04 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 12:05:04 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 12:05:04 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 12:05:04 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 12:05:04 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 12:05:04 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 12:05:04 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 12:05:04 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 12:05:04 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 12:05:04 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 12:05:04 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 12:05:04 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 12:05:04 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 12:05:05 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 12:05:05 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MB_ETHERNET_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 12:05:05 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MB_ETHERNET_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 12:05:05 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 12:05:05 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 12:05:05 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 12:05:05 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 12:05:05 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:05:05 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 12:05:05 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 12:05:05 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 12:05:05 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 12:05:05 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 12:05:05 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:05:05 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 12:05:05 : 
MIG: 12:05:05 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 12:05:05 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 12:05:05 : 
MIG: 12:05:05 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 12:05:05 : 
MIG: 12:05:05 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 12:05:05 : 
MIG: 12:05:05 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 12:05:05 : 
MIG: 12:05:05 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 12:05:05 : 
MIG: 12:05:05 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 12:05:05 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 12:05:05 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 12:05:05 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 12:05:05 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 12:05:05 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 12:05:05 : 
MIG: 12:05:05 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 12:05:05 : 
MIG: 12:05:05 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 12:05:05 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 12:05:05 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 12:05:05 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 12:05:05 : 
MIG: 12:05:05 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 12:05:05 : 
MIG: 12:05:05 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 12:05:05 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 12:05:05 : 
MIG: 12:05:05 : 
MIG: 12:05:05 : 
MIG: 12:05:05 : Same Interface
MIG: 13:34:01 : xml_input_file: mig_a.prj
MIG: 13:34:01 : Absolute path of xml_input_file: c:/Design/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/mig_a.prj
MIG: 13:34:01 : In updateAllModelParams
MIG: 13:34:01 : IGN:     <ModuleName>mb_ethernet_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_ethernet_mig_7series_0_0</ModuleName> 
MIG: 13:34:01 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 13:34:01 : XGUI hdlLanguage: Verilog
MIG: 13:34:01 : xgui vivado_mode: xpg_bd
MIG: 13:34:01 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:34:01 : Reading C:/Design/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/mb_ethernet_mig_7series_0_0/user_design/rtl/mb_ethernet_mig_7series_0_0_mig.v ...
MIG: 13:34:03 : 
MIG: 13:34:03 : Inside fn mem: DDR3
MIG: 13:34:03 : QDRII+ Inside fn ui: 100000000
MIG: 13:34:03 : 
MIG: 13:34:03 : 
MIG: 13:34:03 : 
MIG: 13:34:03 : 
MIG: 13:34:03 :  polarity_value: 0
MIG: 13:34:03 : 
MIG: 13:34:03 : 
MIG: 13:34:03 : isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 13:34:03 :  paramValTrimmed: TRUE 
MIG: 13:34:03 : 
MIG: 13:34:03 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 13:34:03 : isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 13:34:03 :  paramValTrimmed: TRUE 
MIG: 13:34:03 : 
MIG: 13:34:03 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 13:34:03 : isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 13:34:03 :  paramValTrimmed: FALSE 
MIG: 13:34:03 : 
MIG: 13:34:03 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 13:34:03 : isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 13:34:03 :  paramValTrimmed: FALSE 
MIG: 13:34:03 : 
MIG: 13:34:03 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 13:34:03 : isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 13:34:03 :  paramValTrimmed: FALSE 
MIG: 13:34:03 : 
MIG: 13:34:03 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 13:34:03 : isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 13:34:03 :  paramValTrimmed: 4.000 
MIG: 13:34:03 : 
MIG: 13:34:03 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 13:34:03 : isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 6
MIG: 13:34:03 :  paramValTrimmed: 6 
MIG: 13:34:03 : 
MIG: 13:34:03 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 133000000
MIG: 13:34:03 : isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 13:34:03 :  paramValTrimmed: 1 
MIG: 13:34:03 : 
MIG: 13:34:03 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 13:34:03 : isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 13:34:03 :  paramValTrimmed: 1 
MIG: 13:34:03 : 
MIG: 13:34:03 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 13:34:03 : isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 13:34:03 :  paramValTrimmed: 1 
MIG: 13:34:03 : 
MIG: 13:34:03 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 13:34:03 : 
MIG: 13:34:03 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 13:34:03 : 
MIG: 13:34:03 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 13:34:03 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 13:34:03 : 
MIG: 13:34:03 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 13:34:03 : 
MIG: 13:34:03 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 13:34:03 : 
MIG: 13:34:03 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 13:34:03 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:34:03 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 13:34:03 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 13:34:03 : 
MIG: 13:34:03 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 13:34:03 : 
MIG: 13:34:03 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 13:34:03 : 
MIG: 13:34:03 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 13:34:03 : 
MIG: 13:34:03 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 13:34:03 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 13:34:03 : 
MIG: 13:34:03 :  Valid Param: ECC ==> OFF
MIG: 13:34:03 : 
MIG: 13:34:03 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 13:34:03 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:34:03 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:34:03 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 13:34:03 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 13:34:03 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 13:34:03 : 
MIG: 13:34:03 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 13:34:03 : 
MIG: 13:34:03 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 13:34:03 : 
MIG: 13:34:03 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 13:34:03 : 
MIG: 13:34:03 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 13:34:03 : 
MIG: 13:34:03 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 13:34:03 : 
MIG: 13:34:03 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 13:34:03 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 13:34:03 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 13:34:03 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 13:34:03 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 13:34:03 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 13:34:03 :  Invalid Param: DDR3_AL ==> "0"
MIG: 13:34:03 :  Invalid Param: DDR3_nAL ==> 0
MIG: 13:34:03 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 13:34:03 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 13:34:03 :  Invalid Param: DDR3_CL ==> 6
MIG: 13:34:03 :  Invalid Param: DDR3_CWL ==> 5
MIG: 13:34:03 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 13:34:03 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 13:34:03 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 13:34:03 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 13:34:03 : 
MIG: 13:34:03 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 13:34:03 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 13:34:03 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 13:34:03 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 13:34:03 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 13:34:03 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 13:34:03 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 13:34:03 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 13:34:03 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 13:34:03 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 13:34:03 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 13:34:03 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 13:34:03 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 13:34:03 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 13:34:03 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 13:34:03 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 13:34:03 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 13:34:03 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 6
MIG: 13:34:03 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 13:34:03 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 13:34:03 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 13:34:03 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 13:34:03 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 13:34:03 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 13:34:03 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 13:34:03 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 13:34:03 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 13:34:03 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 13:34:03 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 13:34:03 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 13:34:03 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 13:34:03 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 13:34:03 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 13:34:04 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 13:34:04 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:34:04 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 13:34:04 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:34:04 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 13:34:04 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 13:34:04 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:34:04 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:34:04 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 13:34:04 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 13:34:04 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 13:34:04 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 13:34:04 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 13:34:04 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 13:34:04 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 13:34:04 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 13:34:04 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 13:34:04 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 13:34:04 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 13:34:04 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 13:34:04 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:34:04 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 13:34:04 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 13:34:04 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 13:34:04 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 13:34:04 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 13:34:04 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 13:34:04 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 13:34:04 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 13:34:04 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 13:34:04 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 13:34:04 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 13:34:04 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 13:34:04 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 13:34:04 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 13:34:04 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 13:34:04 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:04 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:04 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:04 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:04 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:04 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:04 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:04 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:04 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:04 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:04 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 13:34:04 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:34:04 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:34:04 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:34:04 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:34:04 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:34:04 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 13:34:04 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 13:34:04 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 13:34:04 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 13:34:04 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 13:34:04 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 13:34:04 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:34:04 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 13:34:04 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 13:34:04 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 13:34:04 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 13:34:04 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 13:34:04 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 13:34:04 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 13:34:04 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MB_ETHERNET_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:34:04 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MB_ETHERNET_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 13:34:04 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 13:34:04 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:34:04 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 13:34:04 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 13:34:04 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:34:04 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 13:34:04 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 13:34:04 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 13:34:04 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 13:34:04 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 13:34:04 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:34:04 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 13:34:04 : 
MIG: 13:34:04 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 13:34:04 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 13:34:04 : 
MIG: 13:34:04 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 13:34:04 : 
MIG: 13:34:04 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 13:34:04 : 
MIG: 13:34:04 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 13:34:04 : 
MIG: 13:34:04 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 13:34:04 : 
MIG: 13:34:04 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 13:34:04 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 13:34:04 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 13:34:04 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:34:04 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:34:04 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:34:04 : 
MIG: 13:34:04 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:34:04 : 
MIG: 13:34:04 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:34:04 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:34:04 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:34:04 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:34:04 : 
MIG: 13:34:04 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 13:34:04 : 
MIG: 13:34:04 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:34:04 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 13:34:04 : 
MIG: 13:34:04 : 
MIG: 13:34:04 : 
MIG: 13:34:04 : Same Interface
MIG: 14:09:28 : xml_input_file: mig_a.prj
MIG: 14:09:28 : Absolute path of xml_input_file: c:/Design/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/mig_a.prj
MIG: 14:09:28 : In updateAllModelParams
MIG: 14:09:28 : XGUI hdlLanguage: Verilog
MIG: 14:09:28 : xgui vivado_mode: xpg_bd
MIG: 14:09:28 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:09:28 : Reading C:/Design/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/mb_ethernet_mig_7series_0_0/user_design/rtl/mb_ethernet_mig_7series_0_0_mig.v ...
MIG: 14:09:30 : 
MIG: 14:09:30 : Inside fn mem: DDR3
MIG: 14:09:30 : QDRII+ Inside fn ui: 100000000
MIG: 14:09:30 : 
MIG: 14:09:30 : 
MIG: 14:09:30 : 
MIG: 14:09:30 : 
MIG: 14:09:30 :  polarity_value: 0
MIG: 14:09:30 : 
MIG: 14:09:30 : 
MIG: 14:09:30 : isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 14:09:30 :  paramValTrimmed: TRUE 
MIG: 14:09:30 : 
MIG: 14:09:30 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 14:09:30 : isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 14:09:30 :  paramValTrimmed: TRUE 
MIG: 14:09:30 : 
MIG: 14:09:30 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 14:09:30 : isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 14:09:30 :  paramValTrimmed: FALSE 
MIG: 14:09:30 : 
MIG: 14:09:30 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 14:09:30 : isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 14:09:30 :  paramValTrimmed: FALSE 
MIG: 14:09:30 : 
MIG: 14:09:30 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 14:09:30 : isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 14:09:30 :  paramValTrimmed: FALSE 
MIG: 14:09:30 : 
MIG: 14:09:30 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 14:09:30 : isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 14:09:30 :  paramValTrimmed: 4.000 
MIG: 14:09:30 : 
MIG: 14:09:30 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 14:09:30 : isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 6
MIG: 14:09:30 :  paramValTrimmed: 6 
MIG: 14:09:30 : 
MIG: 14:09:30 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 133000000
MIG: 14:09:30 : isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 14:09:30 :  paramValTrimmed: 1 
MIG: 14:09:30 : 
MIG: 14:09:30 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 14:09:30 : isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 14:09:30 :  paramValTrimmed: 1 
MIG: 14:09:30 : 
MIG: 14:09:30 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 14:09:30 : isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 14:09:30 :  paramValTrimmed: 1 
MIG: 14:09:30 : 
MIG: 14:09:30 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 14:09:30 : 
MIG: 14:09:30 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 14:09:30 : 
MIG: 14:09:30 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 14:09:30 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 14:09:30 : 
MIG: 14:09:30 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 14:09:30 : 
MIG: 14:09:30 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 14:09:30 : 
MIG: 14:09:30 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 14:09:30 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:09:30 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 14:09:30 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 14:09:30 : 
MIG: 14:09:30 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 14:09:30 : 
MIG: 14:09:30 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 14:09:30 : 
MIG: 14:09:30 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 14:09:30 : 
MIG: 14:09:30 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 14:09:30 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 14:09:30 : 
MIG: 14:09:30 :  Valid Param: ECC ==> OFF
MIG: 14:09:30 : 
MIG: 14:09:30 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 14:09:30 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:09:30 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:09:30 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 14:09:30 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 14:09:30 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 14:09:30 : 
MIG: 14:09:30 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 14:09:30 : 
MIG: 14:09:30 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 14:09:30 : 
MIG: 14:09:30 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 14:09:30 : 
MIG: 14:09:30 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 14:09:30 : 
MIG: 14:09:30 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 14:09:30 : 
MIG: 14:09:30 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 14:09:30 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 14:09:30 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 14:09:30 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 14:09:30 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 14:09:30 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 14:09:30 :  Invalid Param: DDR3_AL ==> "0"
MIG: 14:09:30 :  Invalid Param: DDR3_nAL ==> 0
MIG: 14:09:30 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 14:09:30 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 14:09:30 :  Invalid Param: DDR3_CL ==> 6
MIG: 14:09:30 :  Invalid Param: DDR3_CWL ==> 5
MIG: 14:09:30 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 14:09:30 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 14:09:30 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 14:09:30 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 14:09:30 : 
MIG: 14:09:30 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 14:09:30 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 14:09:30 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 14:09:30 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 14:09:30 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 14:09:30 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 14:09:30 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 14:09:30 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 14:09:30 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 14:09:30 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 14:09:30 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 14:09:30 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 14:09:30 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 14:09:30 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 14:09:30 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 14:09:30 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 14:09:30 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 14:09:30 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 6
MIG: 14:09:30 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 14:09:31 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 14:09:31 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 14:09:31 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 14:09:31 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 14:09:31 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 14:09:31 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 14:09:31 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 14:09:31 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 14:09:31 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 14:09:31 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 14:09:31 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 14:09:31 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 14:09:31 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 14:09:31 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 14:09:31 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 14:09:31 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:09:31 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 14:09:31 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:09:31 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 14:09:31 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 14:09:31 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:09:31 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:09:31 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 14:09:31 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 14:09:31 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 14:09:31 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 14:09:31 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 14:09:31 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 14:09:31 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 14:09:31 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 14:09:31 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 14:09:31 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 14:09:31 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 14:09:31 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 14:09:31 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:09:31 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 14:09:31 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 14:09:31 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 14:09:31 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 14:09:31 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 14:09:31 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 14:09:31 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 14:09:31 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 14:09:31 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 14:09:31 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 14:09:31 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 14:09:31 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 14:09:31 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 14:09:31 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 14:09:31 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 14:09:31 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:09:31 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:09:31 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:09:31 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:09:31 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:09:31 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:09:31 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:09:31 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:09:31 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:09:31 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:09:31 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 14:09:31 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:09:31 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:09:31 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:09:31 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:09:31 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:09:31 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 14:09:31 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 14:09:31 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 14:09:31 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 14:09:31 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 14:09:31 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 14:09:31 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:09:31 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 14:09:31 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 14:09:31 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 14:09:31 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 14:09:31 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 14:09:31 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 14:09:31 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 14:09:31 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MB_ETHERNET_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:09:31 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MB_ETHERNET_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 14:09:31 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 14:09:31 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:09:31 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 14:09:31 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 14:09:31 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:09:31 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 14:09:31 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 14:09:31 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 14:09:31 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 14:09:31 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 14:09:31 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:09:31 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 14:09:31 : 
MIG: 14:09:31 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 14:09:31 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 14:09:31 : 
MIG: 14:09:31 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 14:09:31 : 1
MIG: 14:09:31 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 14:09:31 : 
MIG: 14:09:31 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 14:09:31 : 
MIG: 14:09:31 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 14:09:31 : 
MIG: 14:09:31 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 14:09:31 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 14:09:31 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 14:09:31 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:09:31 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:09:31 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:09:31 : 
MIG: 14:09:31 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:09:31 : 
MIG: 14:09:31 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:09:31 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:09:31 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:09:31 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:09:31 : 
MIG: 14:09:31 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 14:09:31 : 
MIG: 14:09:31 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:09:31 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 14:09:31 : 
MIG: 14:09:31 : 
MIG: 14:09:31 : 
MIG: 14:09:31 : Same Interface
MIG: 14:09:35 : xml_input_file: mig_a.prj
MIG: 14:09:35 : Absolute path of xml_input_file: c:/Design/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/mig_a.prj
MIG: 14:12:38 : Running synthesis.xit
MIG: 14:12:38 : IGN:     <ModuleName>mb_ethernet_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_ethernet_mig_7series_0_0</ModuleName> 
MIG: 14:12:38 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:12:38 : ERR:             <C0_S_AXI_ID_WIDTH>1</C0_S_AXI_ID_WIDTH> <==>             <C0_S_AXI_ID_WIDTH>4</C0_S_AXI_ID_WIDTH> 
MIG: 14:12:38 : ################# RUNNING MIG BATCH ###################
MIG: 14:12:38 : Writing IN file for 'mb_ethernet_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.3/data/ip/xilinx/mig_7series_v2_2... instDirPath: c:/Design/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0
MIG: 14:12:38 : synp_flow:  -- synthesis_mode: Other
MIG: 14:12:38 : outputDirectory: c:/Design/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/_tmp/
MIG: 14:12:38 : vivado_mode: xpg_bd
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 1
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:38 : isPortInterface: 0
MIG: 14:12:39 : isPortInterface: 0
MIG: 14:12:39 : isPortInterface: 0
MIG: 14:12:39 : isPortInterface: 0
MIG: 14:12:39 :  locked false  
MIG: 14:12:39 : HDL Language: Verilog
MIG: 14:12:39 : compInfo: false
MIG: 14:12:39 : Vivado Options xc7k325t ffg900 -2
MIG: 14:12:39 : 1: xc7k325t 2: ffg900 3: -2
MIG: 14:12:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe
MIG: 14:12:39 : xilinx_path: C:/Xilinx/Vivado/2014.3/ids_lite/ISE
MIG: 14:12:39 : I am in catch area
MIG: 14:12:39 : Running C:/Xilinx/Vivado/2014.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe -cg_exc_inp c:/Design/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Design/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/xil_txt.out ... 
MIG: 14:13:11 : XML_INPUT_FILE: c:/Design/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/mig_a.prj
MIG: 14:13:11 : Component_Name: mb_ethernet_mig_7series_0_0
MIG: 14:13:11 : Moving mb_ethernet_mig_7series_0_0 ...
MIG: 14:13:11 : Moving mb_ethernet_mig_7series_0_0.veo ...
MIG: 14:13:11 : Moving mb_ethernet_mig_7series_0_0_xmdf.tcl ...
MIG: 14:13:13 : Running vlog_synth_rpr.xit
MIG: 14:13:13 : IGN:     <ModuleName>mb_ethernet_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_ethernet_mig_7series_0_0</ModuleName> 
MIG: 14:13:13 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 14:13:15 : Running implementation.xit
MIG: 14:13:15 : IGN:     <ModuleName>mb_ethernet_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_ethernet_mig_7series_0_0</ModuleName> 
MIG: 14:13:15 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 10:26:13 : Running synthesis.xit
MIG: 10:26:13 : ################# RUNNING MIG BATCH ###################
MIG: 10:26:13 : Writing IN file for 'mb_ethernet_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.3/data/ip/xilinx/mig_7series_v2_2... instDirPath: c:/Design/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0
MIG: 10:26:13 : synp_flow:  -- synthesis_mode: Other
MIG: 10:26:13 : outputDirectory: c:/Design/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/_tmp/
MIG: 10:26:13 : vivado_mode: xpg_bd
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:13 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 1
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 : isPortInterface: 0
MIG: 10:26:14 :  locked false  
MIG: 10:26:14 : HDL Language: Verilog
MIG: 10:26:14 : compInfo: false
MIG: 10:26:14 : Vivado Options xc7k325t ffg900 -2
MIG: 10:26:14 : 1: xc7k325t 2: ffg900 3: -2
MIG: 10:26:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe
MIG: 10:26:14 : xilinx_path: C:/Xilinx/Vivado/2014.3/ids_lite/ISE
MIG: 10:26:14 : I am in catch area
MIG: 10:26:14 : Running C:/Xilinx/Vivado/2014.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe -cg_exc_inp c:/Design/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Design/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/xil_txt.out ... 
MIG: 10:26:42 : XML_INPUT_FILE: c:/Design/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/mig_a.prj
MIG: 10:26:42 : Component_Name: mb_ethernet_mig_7series_0_0
MIG: 10:26:42 : Moving mb_ethernet_mig_7series_0_0 ...
MIG: 10:26:42 : Moving mb_ethernet_mig_7series_0_0.veo ...
MIG: 10:26:42 : Moving mb_ethernet_mig_7series_0_0_xmdf.tcl ...
MIG: 10:26:44 : Running vlog_synth_rpr.xit
MIG: 10:26:44 : IGN:     <ModuleName>mb_ethernet_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_ethernet_mig_7series_0_0</ModuleName> 
MIG: 10:26:44 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 10:26:46 : Running implementation.xit
MIG: 10:26:46 : IGN:     <ModuleName>mb_ethernet_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_ethernet_mig_7series_0_0</ModuleName> 
MIG: 10:26:46 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:07:04 : xml_input_file: mig_a.prj
MIG: 11:07:04 : Absolute path of xml_input_file: c:/Design/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/mig_a.prj
MIG: 11:07:04 : xml_input_file: mig_a.prj
MIG: 11:07:04 : Absolute path of xml_input_file: c:/Design/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/mig_a.prj
MIG: 11:07:09 : xml_input_file: mig_a.prj
MIG: 11:07:09 : Absolute path of xml_input_file: mig_a.prj
MIG: 11:07:09 : xml_input_file: mig_a.prj
MIG: 11:07:09 : Absolute path of xml_input_file: mig_a.prj
MIG: 11:07:09 : xml_input_file: ..\..\..\..\project_1.srcs\sources_1\bd\mb_ethernet\ip\mb_ethernet_mig_7series_0_0\mig_a.prj
MIG: 11:07:09 : Absolute path of xml_input_file: c:/Design/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/mig_a.prj
MIG: 11:07:09 : xml_input_file: ..\..\..\..\project_1.srcs\sources_1\bd\mb_ethernet\ip\mb_ethernet_mig_7series_0_0\mig_a.prj
MIG: 11:07:09 : Absolute path of xml_input_file: c:/Design/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/mig_a.prj
MIG: 11:07:09 : In updateAllModelParams
MIG: 11:07:09 : IGN:     <ModuleName>mb_ethernet_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_ethernet_mig_7series_0_0</ModuleName> 
MIG: 11:07:09 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:07:09 : XGUI hdlLanguage: Verilog
MIG: 11:07:09 : xgui vivado_mode: xpg_bd
MIG: 11:07:09 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:07:09 : Reading C:/Design/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/mb_ethernet_mig_7series_0_0/user_design/rtl/mb_ethernet_mig_7series_0_0_mig.v ...
MIG: 11:07:11 : 
MIG: 11:07:11 : Inside fn mem: DDR3
MIG: 11:07:11 : QDRII+ Inside fn ui: 100000000
MIG: 11:07:11 : 
MIG: 11:07:11 : 
MIG: 11:07:11 : 
MIG: 11:07:11 : 
MIG: 11:07:11 :  polarity_value: 0
MIG: 11:07:11 : 
MIG: 11:07:11 : 
MIG: 11:07:11 : isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 11:07:11 :  paramValTrimmed: TRUE 
MIG: 11:07:11 : 
MIG: 11:07:11 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 11:07:11 : isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 11:07:11 :  paramValTrimmed: TRUE 
MIG: 11:07:11 : 
MIG: 11:07:11 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 11:07:11 : isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 11:07:11 :  paramValTrimmed: FALSE 
MIG: 11:07:11 : 
MIG: 11:07:11 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 11:07:11 : isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 11:07:11 :  paramValTrimmed: FALSE 
MIG: 11:07:11 : 
MIG: 11:07:11 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 11:07:11 : isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 11:07:11 :  paramValTrimmed: FALSE 
MIG: 11:07:11 : 
MIG: 11:07:11 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 11:07:11 : isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 11:07:11 :  paramValTrimmed: 4.000 
MIG: 11:07:11 : 
MIG: 11:07:11 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 11:07:11 : isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 6
MIG: 11:07:11 :  paramValTrimmed: 6 
MIG: 11:07:11 : 
MIG: 11:07:11 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 133000000
MIG: 11:07:11 : isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 11:07:11 :  paramValTrimmed: 1 
MIG: 11:07:11 : 
MIG: 11:07:11 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 11:07:11 : isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 11:07:11 :  paramValTrimmed: 1 
MIG: 11:07:11 : 
MIG: 11:07:11 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 11:07:11 : isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 11:07:11 :  paramValTrimmed: 1 
MIG: 11:07:11 : 
MIG: 11:07:11 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 11:07:11 : 
MIG: 11:07:11 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:07:11 : 
MIG: 11:07:11 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:07:11 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:07:11 : 
MIG: 11:07:11 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:07:11 : 
MIG: 11:07:11 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:07:11 : 
MIG: 11:07:11 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:07:11 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:07:11 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 11:07:11 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:07:11 : 
MIG: 11:07:11 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 11:07:11 : 
MIG: 11:07:11 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 11:07:11 : 
MIG: 11:07:11 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 11:07:11 : 
MIG: 11:07:11 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 11:07:11 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:07:11 : 
MIG: 11:07:11 :  Valid Param: ECC ==> OFF
MIG: 11:07:11 : 
MIG: 11:07:11 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 11:07:11 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:07:11 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:07:11 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 11:07:11 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:07:11 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:07:11 : 
MIG: 11:07:11 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:07:11 : 
MIG: 11:07:11 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 11:07:11 : 
MIG: 11:07:11 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 11:07:11 : 
MIG: 11:07:11 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:07:11 : 
MIG: 11:07:11 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:07:11 : 
MIG: 11:07:11 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:07:11 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:07:11 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:07:11 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 11:07:11 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 11:07:11 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 11:07:11 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:07:11 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:07:11 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:07:11 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:07:11 :  Invalid Param: DDR3_CL ==> 6
MIG: 11:07:11 :  Invalid Param: DDR3_CWL ==> 5
MIG: 11:07:11 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:07:11 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 11:07:11 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:07:11 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:07:11 : 
MIG: 11:07:11 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:07:11 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:07:11 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:07:11 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:07:11 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 11:07:11 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:07:11 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 11:07:11 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 11:07:11 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:07:11 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:07:11 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:07:11 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 11:07:11 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 11:07:11 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 11:07:11 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 11:07:11 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 11:07:11 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 11:07:11 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 6
MIG: 11:07:11 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 11:07:11 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 11:07:11 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 11:07:11 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:07:11 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 11:07:11 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:07:11 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 11:07:11 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 11:07:11 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:07:11 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 11:07:11 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 11:07:11 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 11:07:11 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:07:11 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:07:11 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:07:11 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:07:11 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:07:11 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:07:11 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:07:11 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 11:07:11 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 11:07:11 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:07:11 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:07:11 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:07:11 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:07:11 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 11:07:11 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:07:11 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:07:11 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 11:07:11 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 11:07:11 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 11:07:12 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 11:07:12 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 11:07:12 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 11:07:12 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 11:07:12 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:07:12 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 11:07:12 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 11:07:12 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 11:07:12 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:07:12 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 11:07:12 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 11:07:12 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 11:07:12 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 11:07:12 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 11:07:12 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 11:07:12 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 11:07:12 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 11:07:12 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 11:07:12 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 11:07:12 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 11:07:12 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:07:12 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:07:12 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:07:12 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:07:12 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:07:12 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:07:12 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:07:12 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:07:12 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:07:12 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:07:12 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 11:07:12 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:07:12 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:07:12 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:07:12 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:07:12 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:07:12 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 11:07:12 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 11:07:12 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:07:12 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:07:12 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:07:12 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:07:12 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:07:12 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:07:12 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:07:12 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:07:12 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 11:07:12 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 11:07:12 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 11:07:12 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 11:07:12 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MB_ETHERNET_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:07:12 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MB_ETHERNET_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 11:07:12 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 11:07:12 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:07:12 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 11:07:12 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 11:07:12 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:07:12 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:07:12 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:07:12 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:07:12 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 11:07:12 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:07:12 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:07:12 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 11:07:12 : 
MIG: 11:07:12 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:07:12 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 11:07:12 : 
MIG: 11:07:12 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 11:07:12 : 
MIG: 11:07:12 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 11:07:12 : 
MIG: 11:07:12 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 11:07:12 : 
MIG: 11:07:12 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 11:07:12 : 
MIG: 11:07:12 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 11:07:12 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:07:12 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 11:07:12 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:07:12 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:07:12 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:07:12 : 
MIG: 11:07:12 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:07:12 : 
MIG: 11:07:12 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:07:12 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:07:12 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:07:12 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:07:12 : 
MIG: 11:07:12 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:07:12 : 
MIG: 11:07:12 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:07:12 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 11:07:12 : 
MIG: 11:07:12 : 
MIG: 11:07:12 : 
MIG: 11:07:12 : Same Interface
MIG: 12:27:22 : xml_input_file: mig_a.prj
MIG: 12:27:23 : Absolute path of xml_input_file: mig_a.prj
MIG: 12:27:23 : xml_input_file: mig_a.prj
MIG: 12:27:23 : Absolute path of xml_input_file: mig_a.prj
MIG: 12:27:23 : xml_input_file: ..\..\..\..\project_1.srcs\sources_1\bd\mb_ethernet\ip\mb_ethernet_mig_7series_0_0\mig_a.prj
MIG: 12:27:23 : Absolute path of xml_input_file: c:/Design/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/mig_a.prj
MIG: 12:27:23 : xml_input_file: ..\..\..\..\project_1.srcs\sources_1\bd\mb_ethernet\ip\mb_ethernet_mig_7series_0_0\mig_a.prj
MIG: 12:27:23 : Absolute path of xml_input_file: c:/Design/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/mig_a.prj
MIG: 12:27:23 : In updateAllModelParams
MIG: 12:27:23 : IGN:     <ModuleName>mb_ethernet_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_ethernet_mig_7series_0_0</ModuleName> 
MIG: 12:27:23 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 12:27:23 : XGUI hdlLanguage: Verilog
MIG: 12:27:23 : xgui vivado_mode: xpg_bd
MIG: 12:27:23 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:27:23 : Reading C:/Design/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/mb_ethernet_mig_7series_0_0/user_design/rtl/mb_ethernet_mig_7series_0_0_mig.v ...
MIG: 12:27:24 : 
MIG: 12:27:24 : Inside fn mem: DDR3
MIG: 12:27:24 : QDRII+ Inside fn ui: 100000000
MIG: 12:27:24 : 
MIG: 12:27:24 : 
MIG: 12:27:24 : 
MIG: 12:27:24 : 
MIG: 12:27:24 :  polarity_value: 0
MIG: 12:27:24 : 
MIG: 12:27:24 : 
MIG: 12:27:24 : isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 12:27:24 :  paramValTrimmed: TRUE 
MIG: 12:27:24 : 
MIG: 12:27:24 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 12:27:24 : isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 12:27:24 :  paramValTrimmed: TRUE 
MIG: 12:27:25 : 
MIG: 12:27:25 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 12:27:25 : isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 12:27:25 :  paramValTrimmed: FALSE 
MIG: 12:27:25 : 
MIG: 12:27:25 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 12:27:25 : isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 12:27:25 :  paramValTrimmed: FALSE 
MIG: 12:27:25 : 
MIG: 12:27:25 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 12:27:25 : isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 12:27:25 :  paramValTrimmed: FALSE 
MIG: 12:27:25 : 
MIG: 12:27:25 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 12:27:25 : isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 12:27:25 :  paramValTrimmed: 4.000 
MIG: 12:27:25 : 
MIG: 12:27:25 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 12:27:25 : isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 6
MIG: 12:27:25 :  paramValTrimmed: 6 
MIG: 12:27:25 : 
MIG: 12:27:25 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 133000000
MIG: 12:27:25 : isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 12:27:25 :  paramValTrimmed: 1 
MIG: 12:27:25 : 
MIG: 12:27:25 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 12:27:25 : isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 12:27:25 :  paramValTrimmed: 1 
MIG: 12:27:25 : 
MIG: 12:27:25 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 12:27:25 : isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 12:27:25 :  paramValTrimmed: 1 
MIG: 12:27:25 : 
MIG: 12:27:25 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 12:27:25 : 
MIG: 12:27:25 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 12:27:25 : 
MIG: 12:27:25 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 12:27:25 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 12:27:25 : 
MIG: 12:27:25 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 12:27:25 : 
MIG: 12:27:25 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 12:27:25 : 
MIG: 12:27:25 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 12:27:25 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 12:27:25 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 12:27:25 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 12:27:25 : 
MIG: 12:27:25 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 12:27:25 : 
MIG: 12:27:25 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 12:27:25 : 
MIG: 12:27:25 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 12:27:25 : 
MIG: 12:27:25 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 12:27:25 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 12:27:25 : 
MIG: 12:27:25 :  Valid Param: ECC ==> OFF
MIG: 12:27:25 : 
MIG: 12:27:25 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 12:27:25 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:27:25 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 12:27:25 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 12:27:25 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 12:27:25 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 12:27:25 : 
MIG: 12:27:25 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 12:27:25 : 
MIG: 12:27:25 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 12:27:25 : 
MIG: 12:27:25 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 12:27:25 : 
MIG: 12:27:25 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 12:27:25 : 
MIG: 12:27:25 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 12:27:25 : 
MIG: 12:27:25 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 12:27:25 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 12:27:25 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 12:27:25 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 12:27:25 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 12:27:25 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 12:27:25 :  Invalid Param: DDR3_AL ==> "0"
MIG: 12:27:25 :  Invalid Param: DDR3_nAL ==> 0
MIG: 12:27:25 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 12:27:25 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 12:27:25 :  Invalid Param: DDR3_CL ==> 6
MIG: 12:27:25 :  Invalid Param: DDR3_CWL ==> 5
MIG: 12:27:25 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 12:27:25 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 12:27:25 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 12:27:25 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 12:27:25 : 
MIG: 12:27:25 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 12:27:25 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 12:27:25 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 12:27:25 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 12:27:25 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 12:27:25 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 12:27:25 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 12:27:25 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 12:27:25 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 12:27:25 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 12:27:25 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 12:27:25 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 12:27:25 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 12:27:25 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 12:27:25 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 12:27:25 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 12:27:25 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 12:27:25 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 6
MIG: 12:27:25 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 12:27:25 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 12:27:25 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 12:27:25 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 12:27:25 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 12:27:25 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 12:27:25 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 12:27:25 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 12:27:25 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 12:27:25 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 12:27:25 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 12:27:25 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 12:27:25 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 12:27:25 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 12:27:25 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 12:27:25 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 12:27:25 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:27:25 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 12:27:25 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 12:27:25 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 12:27:25 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 12:27:25 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 12:27:25 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 12:27:25 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 12:27:25 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 12:27:25 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 12:27:25 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 12:27:25 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 12:27:25 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 12:27:25 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 12:27:25 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 12:27:25 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 12:27:25 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 12:27:25 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 12:27:25 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 12:27:25 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 12:27:25 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 12:27:25 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 12:27:25 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 12:27:25 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 12:27:25 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 12:27:25 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 12:27:25 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 12:27:25 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 12:27:25 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 12:27:25 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 12:27:25 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 12:27:25 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 12:27:25 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 12:27:25 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 12:27:25 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 12:27:25 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:27:25 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:27:25 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:27:25 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:27:25 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:27:25 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:27:25 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:27:25 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:27:25 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:27:25 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:27:25 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 12:27:25 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 12:27:25 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 12:27:25 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 12:27:25 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:27:25 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 12:27:25 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 12:27:25 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 12:27:25 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 12:27:25 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 12:27:25 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 12:27:25 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 12:27:25 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 12:27:25 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 12:27:25 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 12:27:25 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 12:27:25 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 12:27:25 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 12:27:25 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 12:27:25 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 12:27:25 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MB_ETHERNET_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 12:27:25 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MB_ETHERNET_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 12:27:25 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 12:27:25 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 12:27:25 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 12:27:25 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 12:27:25 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:27:25 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 12:27:25 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 12:27:25 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 12:27:25 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 12:27:25 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 12:27:25 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:27:25 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 12:27:25 : 
MIG: 12:27:25 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 12:27:25 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 12:27:25 : 
MIG: 12:27:25 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 12:27:25 : 
MIG: 12:27:25 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 12:27:25 : 
MIG: 12:27:25 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 12:27:25 : 
MIG: 12:27:25 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 12:27:25 : 
MIG: 12:27:25 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 12:27:25 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 12:27:25 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 12:27:25 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 12:27:25 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 12:27:25 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 12:27:25 : 
MIG: 12:27:25 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 12:27:25 : 
MIG: 12:27:25 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 12:27:25 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 12:27:25 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 12:27:25 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 12:27:25 : 
MIG: 12:27:25 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 12:27:25 : 
MIG: 12:27:25 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 12:27:25 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 12:27:25 : 
MIG: 12:27:25 : 
MIG: 12:27:25 : 
MIG: 12:27:25 : Same Interface
MIG: 12:27:37 : Running customizer.xit
MIG: 12:27:37 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 12:27:37 : Writing IN file for 'mb_ethernet_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.3/data/ip/xilinx/mig_7series_v2_2... instDirPath: c:/Design/project_1/.Xil/Vivado-11112-XHDKATTAD30/coregen/mb_ethernet_mig_7series_0_0
MIG: 12:27:37 : synp_flow:  -- synthesis_mode: Other
MIG: 12:27:37 : outputDirectory: c:/Design/project_1/.Xil/Vivado-11112-XHDKATTAD30/coregen/mb_ethernet_mig_7series_0_0/_tmp/
MIG: 12:27:37 : vivado_mode: xpg_bd
MIG: 12:27:37 :  locked false  
MIG: 12:27:37 : HDL Language: Verilog
MIG: 12:27:37 : compInfo: false
MIG: 12:27:37 : Vivado Options xc7k325t ffg900 -2
MIG: 12:27:37 : 1: xc7k325t 2: ffg900 3: -2
MIG: 12:27:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe
MIG: 12:27:37 : xilinx_path: C:/Xilinx/Vivado/2014.3/ids_lite/ISE
MIG: 12:27:37 : I am in catch area
MIG: 12:27:37 : Running C:/Xilinx/Vivado/2014.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe -cg_exc_inp c:/Design/project_1/.Xil/Vivado-11112-XHDKATTAD30/coregen/mb_ethernet_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Design/project_1/.Xil/Vivado-11112-XHDKATTAD30/coregen/mb_ethernet_mig_7series_0_0/xil_txt.out ... 
MIG: 13:22:07 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 13:22:07 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 13:22:08 : XML_INPUT_FILE: c:/Design/project_1/.Xil/Vivado-11112-XHDKATTAD30/coregen/mb_ethernet_mig_7series_0_0/mig_b.prj
MIG: 13:22:08 : Component_Name: mb_ethernet_mig_7series_0_0
MIG: 13:22:08 : Moving mb_ethernet_mig_7series_0_0 ...
MIG: 13:22:08 : Moving mb_ethernet_mig_7series_0_0.veo ...
MIG: 13:22:08 : Moving mb_ethernet_mig_7series_0_0_xmdf.tcl ...
MIG: 13:22:08 : Sending back 0
MIG: 13:22:12 : xml_input_file: mig_b.prj
MIG: 13:22:13 : Absolute path of xml_input_file: c:/Design/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/mig_b.prj
MIG: 13:22:13 : xml_input_file: mig_b.prj
MIG: 13:22:13 : Absolute path of xml_input_file: c:/Design/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/mig_b.prj
MIG: 13:22:13 : In updateAllModelParams
MIG: 13:22:13 : IGN:     <ModuleName>mb_ethernet_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_ethernet_mig_7series_0_0</ModuleName> 
MIG: 13:22:13 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 13:22:13 : XGUI hdlLanguage: Verilog
MIG: 13:22:13 : xgui vivado_mode: xpg_bd
MIG: 13:22:13 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:22:13 : Reading C:/Design/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/mb_ethernet_mig_7series_0_0/user_design/rtl/mb_ethernet_mig_7series_0_0_mig.v ...
MIG: 13:22:15 : 
MIG: 13:22:15 : Inside fn mem: DDR3
MIG: 13:22:15 : QDRII+ Inside fn ui: 100000000
MIG: 13:22:15 : 
MIG: 13:22:15 : 
MIG: 13:22:15 : 
MIG: 13:22:15 : 
MIG: 13:22:15 :  polarity_value: 0
MIG: 13:22:15 : 
MIG: 13:22:15 : 
MIG: 13:22:15 : isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 13:22:15 :  paramValTrimmed: TRUE 
MIG: 13:22:15 : 
MIG: 13:22:15 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 13:22:15 : isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 13:22:15 :  paramValTrimmed: TRUE 
MIG: 13:22:15 : 
MIG: 13:22:15 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 13:22:15 : isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 13:22:15 :  paramValTrimmed: FALSE 
MIG: 13:22:15 : 
MIG: 13:22:15 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 13:22:15 : isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 13:22:15 :  paramValTrimmed: FALSE 
MIG: 13:22:15 : 
MIG: 13:22:15 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 13:22:15 : isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 13:22:15 :  paramValTrimmed: FALSE 
MIG: 13:22:15 : 
MIG: 13:22:15 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 13:22:15 : isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 13:22:15 :  paramValTrimmed: 4.000 
MIG: 13:22:15 : 
MIG: 13:22:15 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 13:22:15 : isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 6
MIG: 13:22:15 :  paramValTrimmed: 6 
MIG: 13:22:15 : 
MIG: 13:22:15 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 133000000
MIG: 13:22:16 : isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 13:22:16 :  paramValTrimmed: 1 
MIG: 13:22:16 : 
MIG: 13:22:16 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 13:22:16 : isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 13:22:16 :  paramValTrimmed: 1 
MIG: 13:22:16 : 
MIG: 13:22:16 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 13:22:16 : isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 13:22:16 :  paramValTrimmed: 1 
MIG: 13:22:16 : 
MIG: 13:22:16 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 13:22:16 : 
MIG: 13:22:16 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 13:22:16 : 
MIG: 13:22:16 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 13:22:16 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 13:22:16 : 
MIG: 13:22:16 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 13:22:16 : 
MIG: 13:22:16 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 13:22:16 : 
MIG: 13:22:16 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 13:22:16 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:22:16 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 13:22:16 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 13:22:16 : 
MIG: 13:22:16 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 13:22:16 : 
MIG: 13:22:16 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 13:22:16 : 
MIG: 13:22:16 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 13:22:16 : 
MIG: 13:22:16 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 13:22:16 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 13:22:16 : 
MIG: 13:22:16 :  Valid Param: ECC ==> OFF
MIG: 13:22:16 : 
MIG: 13:22:16 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 13:22:16 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:22:16 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:22:16 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 13:22:16 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 13:22:16 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 13:22:16 : 
MIG: 13:22:16 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 13:22:16 : 
MIG: 13:22:16 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 13:22:16 : 
MIG: 13:22:16 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 13:22:16 : 
MIG: 13:22:16 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 13:22:16 : 
MIG: 13:22:16 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 13:22:16 : 
MIG: 13:22:16 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 13:22:16 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 13:22:16 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 13:22:16 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 13:22:16 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 13:22:16 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 13:22:16 :  Invalid Param: DDR3_AL ==> "0"
MIG: 13:22:16 :  Invalid Param: DDR3_nAL ==> 0
MIG: 13:22:16 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 13:22:16 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 13:22:16 :  Invalid Param: DDR3_CL ==> 6
MIG: 13:22:16 :  Invalid Param: DDR3_CWL ==> 5
MIG: 13:22:16 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 13:22:16 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 13:22:16 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 13:22:16 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 13:22:16 : 
MIG: 13:22:16 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 13:22:16 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 13:22:16 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 13:22:16 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 13:22:16 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 13:22:16 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 13:22:16 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 13:22:16 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 13:22:16 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 13:22:16 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 13:22:16 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 13:22:16 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 13:22:16 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 13:22:16 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 13:22:16 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 13:22:16 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 13:22:16 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 13:22:16 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 6
MIG: 13:22:16 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 13:22:16 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 13:22:16 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 13:22:16 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 13:22:16 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 13:22:16 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 13:22:16 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 13:22:16 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 13:22:16 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 13:22:16 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 13:22:16 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 13:22:16 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 13:22:16 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 13:22:16 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 13:22:16 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 13:22:16 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 13:22:16 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:22:16 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 13:22:16 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:22:16 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 13:22:16 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 13:22:16 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:22:16 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:22:16 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 13:22:16 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 13:22:16 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 13:22:16 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 13:22:16 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 13:22:16 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 13:22:16 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 13:22:16 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 13:22:16 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 13:22:16 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 13:22:16 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 13:22:16 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 13:22:16 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:22:16 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 13:22:16 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 13:22:16 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 13:22:16 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 13:22:16 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 13:22:16 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 13:22:16 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 13:22:16 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 13:22:16 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 13:22:16 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 13:22:16 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 13:22:16 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 13:22:16 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 13:22:16 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 13:22:16 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 13:22:16 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:16 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:16 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:16 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:16 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:16 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:16 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:16 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:16 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:16 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:16 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 13:22:16 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:22:16 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:22:16 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:22:16 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:22:16 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:22:16 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 13:22:16 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 13:22:16 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 13:22:16 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 13:22:16 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 13:22:16 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 13:22:16 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:22:16 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 13:22:16 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 13:22:16 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 13:22:16 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 13:22:16 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 13:22:16 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 13:22:16 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 13:22:16 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MB_ETHERNET_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:22:16 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MB_ETHERNET_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 13:22:16 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 13:22:16 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:22:16 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 13:22:16 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 13:22:16 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:22:16 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 13:22:16 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 13:22:16 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 13:22:16 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 13:22:16 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 13:22:16 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:22:16 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 13:22:16 : 
MIG: 13:22:16 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 13:22:16 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 13:22:16 : 
MIG: 13:22:16 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 13:22:16 : 
MIG: 13:22:16 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 13:22:16 : 
MIG: 13:22:16 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 13:22:16 : 
MIG: 13:22:16 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 13:22:16 : 64
MIG: 13:22:16 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 13:22:16 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 13:22:16 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 13:22:16 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:22:16 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:22:16 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:22:16 : 
MIG: 13:22:16 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:22:16 : 
MIG: 13:22:16 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:22:16 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:22:16 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:22:16 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:22:16 : 
MIG: 13:22:16 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 13:22:16 : 
MIG: 13:22:16 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:22:16 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 13:22:16 : 
MIG: 13:22:16 : 
MIG: 13:22:16 : 
MIG: 13:22:16 : Same Interface
MIG: 13:22:26 : xml_input_file: mig_b.prj
MIG: 13:22:26 : Absolute path of xml_input_file: c:/Design/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/mig_b.prj
MIG: 13:22:27 : In updateAllModelParams
MIG: 13:22:27 : IGN:     <ModuleName>mb_ethernet_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_ethernet_mig_7series_0_0</ModuleName> 
MIG: 13:22:27 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 13:22:27 : XGUI hdlLanguage: Verilog
MIG: 13:22:27 : xgui vivado_mode: xpg_bd
MIG: 13:22:27 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:22:27 : Reading C:/Design/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/mb_ethernet_mig_7series_0_0/user_design/rtl/mb_ethernet_mig_7series_0_0_mig.v ...
MIG: 13:22:29 : 
MIG: 13:22:29 : Inside fn mem: DDR3
MIG: 13:22:29 : QDRII+ Inside fn ui: 100000000
MIG: 13:22:29 : 
MIG: 13:22:29 : 
MIG: 13:22:29 : 
MIG: 13:22:29 : 
MIG: 13:22:29 :  polarity_value: 0
MIG: 13:22:29 : 
MIG: 13:22:29 : 
MIG: 13:22:29 : isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 13:22:29 :  paramValTrimmed: TRUE 
MIG: 13:22:29 : 
MIG: 13:22:29 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 13:22:29 : isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 13:22:29 :  paramValTrimmed: TRUE 
MIG: 13:22:29 : 
MIG: 13:22:29 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 13:22:29 : isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 13:22:29 :  paramValTrimmed: FALSE 
MIG: 13:22:29 : 
MIG: 13:22:29 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 13:22:29 : isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 13:22:29 :  paramValTrimmed: FALSE 
MIG: 13:22:29 : 
MIG: 13:22:29 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 13:22:29 : isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 13:22:29 :  paramValTrimmed: FALSE 
MIG: 13:22:29 : 
MIG: 13:22:29 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 13:22:29 : isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 13:22:29 :  paramValTrimmed: 4.000 
MIG: 13:22:29 : 
MIG: 13:22:29 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 13:22:29 : isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 6
MIG: 13:22:29 :  paramValTrimmed: 6 
MIG: 13:22:29 : 
MIG: 13:22:29 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 133000000
MIG: 13:22:29 : isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 13:22:29 :  paramValTrimmed: 1 
MIG: 13:22:29 : 
MIG: 13:22:29 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 13:22:29 : isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 13:22:29 :  paramValTrimmed: 1 
MIG: 13:22:29 : 
MIG: 13:22:29 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 13:22:29 : isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 13:22:29 :  paramValTrimmed: 1 
MIG: 13:22:29 : 
MIG: 13:22:29 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 13:22:29 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 13:22:29 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:22:29 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 13:22:29 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 13:22:29 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: ECC ==> OFF
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 13:22:29 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:22:29 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:22:29 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 13:22:29 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 13:22:29 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 13:22:29 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 13:22:29 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 13:22:29 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 13:22:29 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 13:22:29 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 13:22:29 :  Invalid Param: DDR3_AL ==> "0"
MIG: 13:22:29 :  Invalid Param: DDR3_nAL ==> 0
MIG: 13:22:29 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 13:22:29 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 13:22:29 :  Invalid Param: DDR3_CL ==> 6
MIG: 13:22:29 :  Invalid Param: DDR3_CWL ==> 5
MIG: 13:22:29 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 13:22:29 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 13:22:29 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 13:22:29 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 13:22:29 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 13:22:29 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 13:22:29 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 13:22:29 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 13:22:29 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 13:22:29 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 13:22:29 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 13:22:29 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 13:22:29 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 13:22:29 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 13:22:29 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 13:22:29 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 13:22:29 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 13:22:29 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 13:22:29 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 13:22:29 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 13:22:29 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 6
MIG: 13:22:29 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 13:22:29 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 13:22:29 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 13:22:29 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 13:22:29 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 13:22:29 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 13:22:29 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 13:22:29 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 13:22:29 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 13:22:29 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 13:22:29 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 13:22:29 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 13:22:29 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 13:22:29 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 13:22:29 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 13:22:29 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 13:22:29 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:22:29 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 13:22:29 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:22:29 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 13:22:29 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 13:22:29 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:22:29 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:22:29 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 13:22:29 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 13:22:29 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 13:22:29 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 13:22:29 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 13:22:29 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 13:22:29 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 13:22:29 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 13:22:29 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 13:22:29 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 13:22:29 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 13:22:29 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 13:22:29 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:22:29 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 13:22:29 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 13:22:29 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 13:22:29 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 13:22:29 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 13:22:29 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 13:22:29 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 13:22:29 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 13:22:29 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 13:22:29 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 13:22:29 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 13:22:29 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 13:22:29 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 13:22:29 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 13:22:29 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 13:22:29 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:29 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:29 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:29 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:29 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:29 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:29 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:29 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:29 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:29 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:29 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 13:22:29 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:22:29 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:22:29 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:22:29 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:22:29 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:22:29 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 13:22:29 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 13:22:29 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 13:22:29 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 13:22:29 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 13:22:29 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 13:22:29 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:22:29 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 13:22:29 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 13:22:29 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 13:22:29 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 13:22:29 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 13:22:29 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 13:22:29 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 13:22:29 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MB_ETHERNET_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:22:29 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MB_ETHERNET_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 13:22:29 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 13:22:29 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:22:29 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 13:22:29 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 13:22:29 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:22:29 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 13:22:29 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 13:22:29 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 13:22:29 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 13:22:29 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 13:22:29 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:22:29 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 13:22:29 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 13:22:29 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 13:22:29 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 13:22:29 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:22:29 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:22:29 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:22:29 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:22:29 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:22:29 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 13:22:29 : 
MIG: 13:22:29 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:22:29 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 13:22:29 : 
MIG: 13:22:29 : 
MIG: 13:22:29 : 
MIG: 13:22:29 : Same Interface
MIG: 11:25:43 : Running synthesis.xit
MIG: 11:25:43 : ################# RUNNING MIG BATCH ###################
MIG: 11:25:43 : Writing IN file for 'mb_ethernet_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.3/data/ip/xilinx/mig_7series_v2_2... instDirPath: c:/Design_checkkc705/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0
MIG: 11:25:43 : synp_flow:  -- synthesis_mode: Other
MIG: 11:25:43 : outputDirectory: c:/Design_checkkc705/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/_tmp/
MIG: 11:25:43 : vivado_mode: xpg_bd
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:43 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 1
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 : isPortInterface: 0
MIG: 11:25:44 :  locked false  
MIG: 11:25:44 : HDL Language: Verilog
MIG: 11:25:44 : compInfo: false
MIG: 11:25:44 : Vivado Options xc7k325t ffg900 -2
MIG: 11:25:44 : 1: xc7k325t 2: ffg900 3: -2
MIG: 11:25:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe
MIG: 11:25:44 : xilinx_path: C:/Xilinx/Vivado/2014.3/ids_lite/ISE
MIG: 11:25:44 : I am in catch area
MIG: 11:25:44 : Running C:/Xilinx/Vivado/2014.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe -cg_exc_inp c:/Design_checkkc705/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Design_checkkc705/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/xil_txt.out ... 
MIG: 11:26:10 : XML_INPUT_FILE: c:/Design_checkkc705/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/mig_b.prj
MIG: 11:26:10 : Component_Name: mb_ethernet_mig_7series_0_0
MIG: 11:26:10 : Moving mb_ethernet_mig_7series_0_0 ...
MIG: 11:26:10 : Moving mb_ethernet_mig_7series_0_0.veo ...
MIG: 11:26:10 : Moving mb_ethernet_mig_7series_0_0_xmdf.tcl ...
MIG: 11:26:12 : Running vlog_synth_rpr.xit
MIG: 11:26:12 : IGN:     <ModuleName>mb_ethernet_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_ethernet_mig_7series_0_0</ModuleName> 
MIG: 11:26:12 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:26:14 : Running implementation.xit
MIG: 11:26:14 : IGN:     <ModuleName>mb_ethernet_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_ethernet_mig_7series_0_0</ModuleName> 
MIG: 11:26:14 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 13:37:08 : xml_input_file: mig_b.prj
MIG: 13:37:09 : Absolute path of xml_input_file: c:/Design_checkkc705/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/mig_b.prj
MIG: 13:37:09 : xml_input_file: mig_b.prj
MIG: 13:37:09 : Absolute path of xml_input_file: c:/Design_checkkc705/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/mig_b.prj
MIG: 13:37:14 : xml_input_file: mig_b.prj
MIG: 13:37:14 : Absolute path of xml_input_file: mig_b.prj
MIG: 13:37:15 : xml_input_file: mig_b.prj
MIG: 13:37:15 : Absolute path of xml_input_file: mig_b.prj
MIG: 13:37:15 : xml_input_file: ..\..\..\..\project_1.srcs\sources_1\bd\mb_ethernet\ip\mb_ethernet_mig_7series_0_0\mig_b.prj
MIG: 13:37:15 : Absolute path of xml_input_file: c:/Design_checkkc705/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/mig_b.prj
MIG: 13:37:15 : xml_input_file: ..\..\..\..\project_1.srcs\sources_1\bd\mb_ethernet\ip\mb_ethernet_mig_7series_0_0\mig_b.prj
MIG: 13:37:15 : Absolute path of xml_input_file: c:/Design_checkkc705/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/mig_b.prj
MIG: 13:37:15 : In updateAllModelParams
MIG: 13:37:15 : IGN:     <ModuleName>mb_ethernet_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_ethernet_mig_7series_0_0</ModuleName> 
MIG: 13:37:15 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 13:37:15 : XGUI hdlLanguage: Verilog
MIG: 13:37:15 : xgui vivado_mode: xpg_bd
MIG: 13:37:15 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:37:15 : Reading C:/Design_checkkc705/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/mb_ethernet_mig_7series_0_0/user_design/rtl/mb_ethernet_mig_7series_0_0_mig.v ...
MIG: 13:37:16 : 
MIG: 13:37:16 : Inside fn mem: DDR3
MIG: 13:37:16 : QDRII+ Inside fn ui: 100000000
MIG: 13:37:16 : 
MIG: 13:37:16 : 
MIG: 13:37:16 : 
MIG: 13:37:16 : 
MIG: 13:37:16 :  polarity_value: 0
MIG: 13:37:16 : 
MIG: 13:37:16 : 
MIG: 13:37:16 : isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 13:37:16 :  paramValTrimmed: TRUE 
MIG: 13:37:16 : 
MIG: 13:37:16 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 13:37:16 : isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 13:37:16 :  paramValTrimmed: TRUE 
MIG: 13:37:16 : 
MIG: 13:37:16 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 13:37:16 : isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 13:37:16 :  paramValTrimmed: FALSE 
MIG: 13:37:16 : 
MIG: 13:37:17 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 13:37:17 : isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 13:37:17 :  paramValTrimmed: FALSE 
MIG: 13:37:17 : 
MIG: 13:37:17 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 13:37:17 : isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 13:37:17 :  paramValTrimmed: FALSE 
MIG: 13:37:17 : 
MIG: 13:37:17 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 13:37:17 : isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 13:37:17 :  paramValTrimmed: 4.000 
MIG: 13:37:17 : 
MIG: 13:37:17 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 13:37:17 : isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 6
MIG: 13:37:17 :  paramValTrimmed: 6 
MIG: 13:37:17 : 
MIG: 13:37:17 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 133000000
MIG: 13:37:17 : isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 13:37:17 :  paramValTrimmed: 1 
MIG: 13:37:17 : 
MIG: 13:37:17 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 13:37:17 : isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 13:37:17 :  paramValTrimmed: 1 
MIG: 13:37:17 : 
MIG: 13:37:17 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 13:37:17 : isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 13:37:17 :  paramValTrimmed: 1 
MIG: 13:37:17 : 
MIG: 13:37:17 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 13:37:17 : 
MIG: 13:37:17 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 13:37:17 : 
MIG: 13:37:17 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 13:37:17 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 13:37:17 : 
MIG: 13:37:17 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 13:37:17 : 
MIG: 13:37:17 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 13:37:17 : 
MIG: 13:37:17 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 13:37:17 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:37:17 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 13:37:17 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 13:37:17 : 
MIG: 13:37:17 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 13:37:17 : 
MIG: 13:37:17 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 13:37:17 : 
MIG: 13:37:17 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 13:37:17 : 
MIG: 13:37:17 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 13:37:17 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 13:37:17 : 
MIG: 13:37:17 :  Valid Param: ECC ==> OFF
MIG: 13:37:17 : 
MIG: 13:37:17 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 13:37:17 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:37:17 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:37:17 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 13:37:17 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 13:37:17 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 13:37:17 : 
MIG: 13:37:17 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 13:37:17 : 
MIG: 13:37:17 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 13:37:17 : 
MIG: 13:37:17 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 13:37:17 : 
MIG: 13:37:17 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 13:37:17 : 
MIG: 13:37:17 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 13:37:17 : 
MIG: 13:37:17 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 13:37:17 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 13:37:17 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 13:37:17 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 13:37:17 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 13:37:17 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 13:37:17 :  Invalid Param: DDR3_AL ==> "0"
MIG: 13:37:17 :  Invalid Param: DDR3_nAL ==> 0
MIG: 13:37:17 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 13:37:17 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 13:37:17 :  Invalid Param: DDR3_CL ==> 6
MIG: 13:37:17 :  Invalid Param: DDR3_CWL ==> 5
MIG: 13:37:17 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 13:37:17 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 13:37:17 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 13:37:17 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 13:37:17 : 
MIG: 13:37:17 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 13:37:17 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 13:37:17 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 13:37:17 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 13:37:17 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 13:37:17 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 13:37:17 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 13:37:17 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 13:37:17 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 13:37:17 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 13:37:17 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 13:37:17 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 13:37:17 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 13:37:17 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 13:37:17 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 13:37:17 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 13:37:17 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 13:37:17 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 6
MIG: 13:37:17 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 13:37:17 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 13:37:17 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 13:37:17 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 13:37:17 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 13:37:17 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 13:37:17 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 13:37:17 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 13:37:17 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 13:37:17 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 13:37:17 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 13:37:17 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 13:37:17 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 13:37:17 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 13:37:17 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 13:37:17 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 13:37:17 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:37:17 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 13:37:17 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:37:17 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 13:37:17 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 13:37:17 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:37:17 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:37:17 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 13:37:17 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 13:37:17 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 13:37:17 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 13:37:17 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 13:37:17 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 13:37:17 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 13:37:17 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 13:37:17 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 13:37:17 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 13:37:17 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 13:37:17 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 13:37:17 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:37:17 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 13:37:17 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 13:37:17 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 13:37:17 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 13:37:17 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 13:37:17 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 13:37:17 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 13:37:17 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 13:37:17 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 13:37:17 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 13:37:17 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 13:37:17 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 13:37:17 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 13:37:17 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 13:37:17 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 13:37:17 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:37:17 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:37:17 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:37:17 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:37:17 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:37:17 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:37:17 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:37:17 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:37:17 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:37:17 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:37:17 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 13:37:17 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:37:17 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:37:17 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:37:17 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:37:17 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:37:17 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 13:37:17 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 13:37:17 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 13:37:17 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 13:37:17 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 13:37:17 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 13:37:17 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:37:17 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 13:37:17 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 13:37:17 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 13:37:17 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 13:37:17 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 13:37:17 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 13:37:17 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 13:37:17 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MB_ETHERNET_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:37:17 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MB_ETHERNET_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 13:37:17 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 13:37:17 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:37:17 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 13:37:17 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 13:37:17 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:37:17 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 13:37:17 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 13:37:17 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 13:37:17 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 13:37:17 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 13:37:17 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:37:17 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 13:37:17 : 
MIG: 13:37:17 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 13:37:17 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 13:37:17 : 
MIG: 13:37:17 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 13:37:17 : 
MIG: 13:37:17 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 13:37:17 : 
MIG: 13:37:17 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 13:37:17 : 
MIG: 13:37:17 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 13:37:17 : 
MIG: 13:37:17 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 13:37:17 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 13:37:17 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 13:37:17 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:37:17 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:37:17 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:37:17 : 
MIG: 13:37:17 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:37:17 : 
MIG: 13:37:17 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:37:17 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:37:17 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:37:17 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:37:17 : 
MIG: 13:37:17 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 13:37:17 : 
MIG: 13:37:17 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:37:17 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 13:37:17 : 
MIG: 13:37:17 : 
MIG: 13:37:17 : 
MIG: 13:37:17 : Same Interface
MIG: 13:37:28 : Running customizer.xit
MIG: 13:37:29 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 13:37:29 : Writing IN file for 'mb_ethernet_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.3/data/ip/xilinx/mig_7series_v2_2... instDirPath: c:/Design_checkkc705/project_1/.Xil/Vivado-45260-XHDKATTAD30/coregen/mb_ethernet_mig_7series_0_0
MIG: 13:37:29 : synp_flow:  -- synthesis_mode: Other
MIG: 13:37:29 : outputDirectory: c:/Design_checkkc705/project_1/.Xil/Vivado-45260-XHDKATTAD30/coregen/mb_ethernet_mig_7series_0_0/_tmp/
MIG: 13:37:29 : vivado_mode: xpg_bd
MIG: 13:37:29 :  locked false  
MIG: 13:37:29 : HDL Language: Verilog
MIG: 13:37:29 : compInfo: false
MIG: 13:37:29 : Vivado Options xc7k325t ffg900 -2
MIG: 13:37:29 : 1: xc7k325t 2: ffg900 3: -2
MIG: 13:37:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe
MIG: 13:37:29 : xilinx_path: C:/Xilinx/Vivado/2014.3/ids_lite/ISE
MIG: 13:37:29 : I am in catch area
MIG: 13:37:29 : Running C:/Xilinx/Vivado/2014.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe -cg_exc_inp c:/Design_checkkc705/project_1/.Xil/Vivado-45260-XHDKATTAD30/coregen/mb_ethernet_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Design_checkkc705/project_1/.Xil/Vivado-45260-XHDKATTAD30/coregen/mb_ethernet_mig_7series_0_0/xil_txt.out ... 
MIG: 13:40:01 : Prasad before: xmlPropertyPrj -- mig_b.prj
MIG: 13:40:01 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 13:40:01 : XML_INPUT_FILE: c:/Design_checkkc705/project_1/.Xil/Vivado-45260-XHDKATTAD30/coregen/mb_ethernet_mig_7series_0_0/mig_a.prj
MIG: 13:40:01 : Component_Name: mb_ethernet_mig_7series_0_0
MIG: 13:40:01 : Moving mb_ethernet_mig_7series_0_0 ...
MIG: 13:40:01 : Moving mb_ethernet_mig_7series_0_0.veo ...
MIG: 13:40:01 : Moving mb_ethernet_mig_7series_0_0_xmdf.tcl ...
MIG: 13:40:01 : Sending back 0
MIG: 13:40:03 : xml_input_file: mig_a.prj
MIG: 13:40:03 : Absolute path of xml_input_file: c:/Design_checkkc705/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/mig_a.prj
MIG: 13:40:03 : xml_input_file: mig_a.prj
MIG: 13:40:03 : Absolute path of xml_input_file: c:/Design_checkkc705/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/mig_a.prj
MIG: 13:40:03 : In updateAllModelParams
MIG: 13:40:03 : IGN:     <ModuleName>mb_ethernet_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_ethernet_mig_7series_0_0</ModuleName> 
MIG: 13:40:03 : IGN:         <InputClkFreq>200.08</InputClkFreq> <==>         <InputClkFreq>200.08</InputClkFreq> 
MIG: 13:40:03 : XGUI hdlLanguage: Verilog
MIG: 13:40:03 : xgui vivado_mode: xpg_bd
MIG: 13:40:03 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:40:03 : Reading C:/Design_checkkc705/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/mb_ethernet_mig_7series_0_0/user_design/rtl/mb_ethernet_mig_7series_0_0_mig.v ...
MIG: 13:40:05 : 
MIG: 13:40:05 : Inside fn mem: DDR3
MIG: 13:40:05 : QDRII+ Inside fn ui: 150000000
MIG: 13:40:05 : 
MIG: 13:40:05 : 
MIG: 13:40:05 : 150000000
MIG: 13:40:05 : 
MIG: 13:40:05 :  polarity_value: 0
MIG: 13:40:05 : 
MIG: 13:40:05 : 
MIG: 13:40:05 : isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 13:40:05 :  paramValTrimmed: TRUE 
MIG: 13:40:05 : 
MIG: 13:40:05 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 13:40:05 : isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 13:40:05 :  paramValTrimmed: TRUE 
MIG: 13:40:05 : 
MIG: 13:40:05 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 13:40:05 : isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 13:40:05 :  paramValTrimmed: FALSE 
MIG: 13:40:05 : 
MIG: 13:40:05 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 13:40:05 : isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 13:40:05 :  paramValTrimmed: FALSE 
MIG: 13:40:05 : 
MIG: 13:40:05 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 13:40:05 : isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 13:40:05 :  paramValTrimmed: FALSE 
MIG: 13:40:05 : 
MIG: 13:40:05 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 13:40:05 : isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 13:40:05 :  paramValTrimmed: 4.000 
MIG: 13:40:05 : 
MIG: 13:40:05 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 13:40:05 : isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 6
MIG: 13:40:05 :  paramValTrimmed: 6 
MIG: 13:40:05 : 
MIG: 13:40:05 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 133000000
MIG: 13:40:05 : isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 13:40:05 :  paramValTrimmed: 1 
MIG: 13:40:05 : 
MIG: 13:40:05 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 13:40:05 : isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 13:40:05 :  paramValTrimmed: 1 
MIG: 13:40:05 : 
MIG: 13:40:05 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 13:40:05 : isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 13:40:05 :  paramValTrimmed: 1 
MIG: 13:40:05 : 
MIG: 13:40:05 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 13:40:05 : 
MIG: 13:40:05 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 13:40:05 : 
MIG: 13:40:05 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 13:40:05 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 13:40:05 : 
MIG: 13:40:05 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 13:40:05 : 
MIG: 13:40:05 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 13:40:05 : 
MIG: 13:40:05 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 13:40:05 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:40:05 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 13:40:05 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 13:40:05 : 
MIG: 13:40:05 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 13:40:05 : 
MIG: 13:40:05 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 13:40:05 : 
MIG: 13:40:05 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 13:40:05 : 
MIG: 13:40:05 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 13:40:05 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 13:40:05 : 
MIG: 13:40:05 :  Valid Param: ECC ==> OFF
MIG: 13:40:05 : 
MIG: 13:40:05 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 13:40:05 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:40:05 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:40:05 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 13:40:05 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 13:40:05 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 13:40:05 : 
MIG: 13:40:05 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 13:40:05 : 
MIG: 13:40:05 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 13:40:05 : 
MIG: 13:40:05 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 13:40:05 : 
MIG: 13:40:05 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 13:40:05 : 
MIG: 13:40:05 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 13:40:05 : 
MIG: 13:40:05 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 13:40:05 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 13:40:05 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 13:40:05 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 13:40:05 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 13:40:05 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 13:40:05 :  Invalid Param: DDR3_AL ==> "0"
MIG: 13:40:05 :  Invalid Param: DDR3_nAL ==> 0
MIG: 13:40:05 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 13:40:05 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 13:40:05 :  Invalid Param: DDR3_CL ==> 9
MIG: 13:40:05 :  Invalid Param: DDR3_CWL ==> 7
MIG: 13:40:05 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 13:40:05 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 13:40:05 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 13:40:05 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 13:40:05 : 
MIG: 13:40:05 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 13:40:05 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 13:40:05 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 13:40:05 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 4998
MIG: 13:40:05 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 6
MIG: 13:40:05 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 13:40:05 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 13:40:05 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 13:40:05 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 13:40:05 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 13:40:05 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 13:40:05 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 13:40:05 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 13:40:05 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 13:40:05 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 13:40:05 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 13:40:05 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 13:40:05 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 6
MIG: 13:40:05 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 13:40:05 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 13:40:05 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 13:40:05 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 13:40:05 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 13:40:05 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 13:40:05 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 13:40:06 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 13:40:06 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 13:40:06 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 13:40:06 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 13:40:06 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 13:40:06 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 13:40:06 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 13:40:06 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 13:40:06 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 13:40:06 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:40:06 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 13:40:06 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:40:06 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 13:40:06 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 13:40:06 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:40:06 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:40:06 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 13:40:06 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 13:40:06 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 13:40:06 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 13:40:06 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 13:40:06 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 13:40:06 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 13:40:06 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 13:40:06 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 13:40:06 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 13:40:06 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 13:40:06 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 13:40:06 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:40:06 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 13:40:06 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 13:40:06 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 13:40:06 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 13:40:06 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 13:40:06 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 13:40:06 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 13:40:06 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 13:40:06 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 13:40:06 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 13:40:06 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 13:40:06 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 13:40:06 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 13:40:06 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 13:40:06 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 13:40:06 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:40:06 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:40:06 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:40:06 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:40:06 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:40:06 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:40:06 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:40:06 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:40:06 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:40:06 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:40:06 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 13:40:06 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:40:06 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:40:06 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:40:06 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:40:06 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:40:06 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 13:40:06 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 13:40:06 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 13:40:06 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 13:40:06 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 13:40:06 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 13:40:06 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:40:06 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 13:40:06 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 13:40:06 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 13:40:06 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 13:40:06 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 13:40:06 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 13:40:06 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 13:40:06 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MB_ETHERNET_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:40:06 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MB_ETHERNET_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 13:40:06 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 13:40:06 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:40:06 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 13:40:06 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 13:40:06 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:40:06 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 13:40:06 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 13:40:06 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 13:40:06 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 13:40:06 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 13:40:06 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:40:06 :  Invalid Param: DDR3_tCK ==> 1666
MIG: 13:40:06 : 
MIG: 13:40:06 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 13:40:06 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 13:40:06 : 
MIG: 13:40:06 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 13:40:06 : 
MIG: 13:40:06 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 13:40:06 : 
MIG: 13:40:06 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 13:40:06 : 
MIG: 13:40:06 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 13:40:06 : 
MIG: 13:40:06 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 13:40:06 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 13:40:06 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 13:40:06 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:40:06 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:40:06 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:40:06 : 
MIG: 13:40:06 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:40:06 : 
MIG: 13:40:06 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:40:06 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:40:06 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:40:06 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:40:06 : 
MIG: 13:40:06 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 13:40:06 : 
MIG: 13:40:06 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:40:06 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 13:40:06 : 
MIG: 13:40:06 : 
MIG: 13:40:06 : 
MIG: 13:40:06 : Same Interface
MIG: 13:43:19 : Running synthesis.xit
MIG: 13:43:20 : ################# RUNNING MIG BATCH ###################
MIG: 13:43:20 : Writing IN file for 'mb_ethernet_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2014.3/data/ip/xilinx/mig_7series_v2_2... instDirPath: c:/Design_checkkc705/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0
MIG: 13:43:20 : synp_flow:  -- synthesis_mode: Other
MIG: 13:43:20 : outputDirectory: c:/Design_checkkc705/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/_tmp/
MIG: 13:43:20 : vivado_mode: xpg_bd
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 1
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 : isPortInterface: 0
MIG: 13:43:20 :  locked false  
MIG: 13:43:20 : HDL Language: Verilog
MIG: 13:43:20 : compInfo: false
MIG: 13:43:20 : Vivado Options xc7k325t ffg900 -2
MIG: 13:43:20 : 1: xc7k325t 2: ffg900 3: -2
MIG: 13:43:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe
MIG: 13:43:20 : xilinx_path: C:/Xilinx/Vivado/2014.3/ids_lite/ISE
MIG: 13:43:20 : I am in catch area
MIG: 13:43:20 : Running C:/Xilinx/Vivado/2014.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_2/bin/nt64/mig.exe -cg_exc_inp c:/Design_checkkc705/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Design_checkkc705/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/xil_txt.out ... 
MIG: 13:43:47 : XML_INPUT_FILE: c:/Design_checkkc705/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/mig_a.prj
MIG: 13:43:47 : Component_Name: mb_ethernet_mig_7series_0_0
MIG: 13:43:47 : Moving mb_ethernet_mig_7series_0_0 ...
MIG: 13:43:47 : Moving mb_ethernet_mig_7series_0_0.veo ...
MIG: 13:43:47 : Moving mb_ethernet_mig_7series_0_0_xmdf.tcl ...
MIG: 13:43:49 : Running vlog_synth_rpr.xit
MIG: 13:43:49 : IGN:     <ModuleName>mb_ethernet_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_ethernet_mig_7series_0_0</ModuleName> 
MIG: 13:43:49 : IGN:         <InputClkFreq>200.08</InputClkFreq> <==>         <InputClkFreq>200.08</InputClkFreq> 
MIG: 13:43:51 : Running implementation.xit
MIG: 13:43:51 : IGN:     <ModuleName>mb_ethernet_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_ethernet_mig_7series_0_0</ModuleName> 
MIG: 13:43:51 : IGN:         <InputClkFreq>200.08</InputClkFreq> <==>         <InputClkFreq>200.08</InputClkFreq> 
MIG: 16:49:49 : xml_input_file: mig_a.prj
MIG: 16:49:49 : Absolute path of xml_input_file: mig_a.prj
MIG: 16:49:49 : xml_input_file: mig_a.prj
MIG: 16:49:49 : Absolute path of xml_input_file: mig_a.prj
MIG: 16:49:49 : xml_input_file: ..\..\..\..\project_1.srcs\sources_1\bd\mb_ethernet\ip\mb_ethernet_mig_7series_0_0\mig_a.prj
MIG: 16:49:49 : Absolute path of xml_input_file: c:/Design_checkkc705/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/mig_a.prj
MIG: 16:49:49 : xml_input_file: ..\..\..\..\project_1.srcs\sources_1\bd\mb_ethernet\ip\mb_ethernet_mig_7series_0_0\mig_a.prj
MIG: 16:49:49 : Absolute path of xml_input_file: c:/Design_checkkc705/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/mig_a.prj
MIG: 16:49:49 : In updateAllModelParams
MIG: 16:49:49 : IGN:     <ModuleName>mb_ethernet_mig_7series_0_0</ModuleName> <==>     <ModuleName>mb_ethernet_mig_7series_0_0</ModuleName> 
MIG: 16:49:49 : IGN:         <InputClkFreq>200.08</InputClkFreq> <==>         <InputClkFreq>200.08</InputClkFreq> 
MIG: 16:49:49 : XGUI hdlLanguage: Verilog
MIG: 16:49:49 : xgui vivado_mode: xpg_bd
MIG: 16:49:49 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:49:49 : Reading C:/Design_checkkc705/project_1/project_1.srcs/sources_1/bd/mb_ethernet/ip/mb_ethernet_mig_7series_0_0/mb_ethernet_mig_7series_0_0/user_design/rtl/mb_ethernet_mig_7series_0_0_mig.v ...
MIG: 16:49:51 : 
MIG: 16:49:51 : Inside fn mem: DDR3
MIG: 16:49:51 : QDRII+ Inside fn ui: 150000000
MIG: 16:49:51 : 
MIG: 16:49:51 : 
MIG: 16:49:51 : 
MIG: 16:49:51 : 
MIG: 16:49:51 :  polarity_value: 0
MIG: 16:49:51 : 
MIG: 16:49:51 : 
MIG: 16:49:51 : isMMCMExtraClkParam:: MMCM_CLKOUT0_EN --- "TRUE"
MIG: 16:49:51 :  paramValTrimmed: TRUE 
MIG: 16:49:51 : 
MIG: 16:49:51 :  MMCM Enable Param: MMCM_CLKOUT0_EN ==> TRUE
MIG: 16:49:51 : isMMCMExtraClkParam:: MMCM_CLKOUT1_EN --- "TRUE"
MIG: 16:49:51 :  paramValTrimmed: TRUE 
MIG: 16:49:51 : 
MIG: 16:49:51 :  MMCM Enable Param: MMCM_CLKOUT1_EN ==> TRUE
MIG: 16:49:51 : isMMCMExtraClkParam:: MMCM_CLKOUT2_EN --- "FALSE"
MIG: 16:49:51 :  paramValTrimmed: FALSE 
MIG: 16:49:51 : 
MIG: 16:49:51 :  MMCM Enable Param: MMCM_CLKOUT2_EN ==> FALSE
MIG: 16:49:51 : isMMCMExtraClkParam:: MMCM_CLKOUT3_EN --- "FALSE"
MIG: 16:49:51 :  paramValTrimmed: FALSE 
MIG: 16:49:51 : 
MIG: 16:49:51 :  MMCM Enable Param: MMCM_CLKOUT3_EN ==> FALSE
MIG: 16:49:51 : isMMCMExtraClkParam:: MMCM_CLKOUT4_EN --- "FALSE"
MIG: 16:49:51 :  paramValTrimmed: FALSE 
MIG: 16:49:51 : 
MIG: 16:49:51 :  MMCM Enable Param: MMCM_CLKOUT4_EN ==> FALSE
MIG: 16:49:51 : isMMCMExtraClkParam:: MMCM_CLKOUT0_DIVIDE --- 4.000
MIG: 16:49:51 :  paramValTrimmed: 4.000 
MIG: 16:49:51 : 
MIG: 16:49:51 :  MMCM Extra Param: MMCM_CLKOUT0_FREQ ==> 200000000
MIG: 16:49:51 : isMMCMExtraClkParam:: MMCM_CLKOUT1_DIVIDE --- 6
MIG: 16:49:51 :  paramValTrimmed: 6 
MIG: 16:49:51 : 
MIG: 16:49:51 :  MMCM Extra Param: MMCM_CLKOUT1_FREQ ==> 133000000
MIG: 16:49:51 : isMMCMExtraClkParam:: MMCM_CLKOUT2_DIVIDE --- 1
MIG: 16:49:51 :  paramValTrimmed: 1 
MIG: 16:49:51 : 
MIG: 16:49:51 :  MMCM Extra Param: MMCM_CLKOUT2_FREQ ==> 800000000
MIG: 16:49:51 : isMMCMExtraClkParam:: MMCM_CLKOUT3_DIVIDE --- 1
MIG: 16:49:51 :  paramValTrimmed: 1 
MIG: 16:49:51 : 
MIG: 16:49:51 :  MMCM Extra Param: MMCM_CLKOUT3_FREQ ==> 800000000
MIG: 16:49:51 : isMMCMExtraClkParam:: MMCM_CLKOUT4_DIVIDE --- 1
MIG: 16:49:51 :  paramValTrimmed: 1 
MIG: 16:49:51 : 
MIG: 16:49:51 :  MMCM Extra Param: MMCM_CLKOUT4_FREQ ==> 800000000
MIG: 16:49:51 : 
MIG: 16:49:51 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 16:49:51 : 
MIG: 16:49:51 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 16:49:51 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 16:49:51 : 
MIG: 16:49:51 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 16:49:51 : 
MIG: 16:49:51 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 16:49:51 : 
MIG: 16:49:51 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 16:49:51 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:49:51 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 16:49:51 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 16:49:51 : 
MIG: 16:49:51 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 16:49:51 : 
MIG: 16:49:51 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 16:49:51 : 
MIG: 16:49:51 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 16:49:51 : 
MIG: 16:49:51 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 16:49:51 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 16:49:51 : 
MIG: 16:49:51 :  Valid Param: ECC ==> OFF
MIG: 16:49:51 : 
MIG: 16:49:51 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 16:49:51 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:49:51 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:49:51 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 16:49:51 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 16:49:51 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 16:49:51 : 
MIG: 16:49:51 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 16:49:51 : 
MIG: 16:49:51 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 16:49:51 : 
MIG: 16:49:51 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 16:49:51 : 
MIG: 16:49:51 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 16:49:51 : 
MIG: 16:49:51 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 16:49:51 : 
MIG: 16:49:51 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 16:49:51 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 16:49:51 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 16:49:51 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 16:49:51 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 16:49:51 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 16:49:51 :  Invalid Param: DDR3_AL ==> "0"
MIG: 16:49:51 :  Invalid Param: DDR3_nAL ==> 0
MIG: 16:49:51 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 16:49:51 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 16:49:51 :  Invalid Param: DDR3_CL ==> 9
MIG: 16:49:51 :  Invalid Param: DDR3_CWL ==> 7
MIG: 16:49:51 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 16:49:51 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 16:49:51 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 16:49:51 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 16:49:51 : 
MIG: 16:49:51 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 16:49:51 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 16:49:51 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 16:49:51 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 4998
MIG: 16:49:51 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 6
MIG: 16:49:51 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 16:49:51 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 16:49:51 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 16:49:51 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 16:49:51 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 16:49:51 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 16:49:51 :  Invalid Param: DDR3_MMCM_CLKOUT0_EN ==> "TRUE"
MIG: 16:49:51 :  Invalid Param: DDR3_MMCM_CLKOUT1_EN ==> "TRUE"
MIG: 16:49:51 :  Invalid Param: DDR3_MMCM_CLKOUT2_EN ==> "FALSE"
MIG: 16:49:51 :  Invalid Param: DDR3_MMCM_CLKOUT3_EN ==> "FALSE"
MIG: 16:49:51 :  Invalid Param: DDR3_MMCM_CLKOUT4_EN ==> "FALSE"
MIG: 16:49:51 :  Invalid Param: DDR3_MMCM_CLKOUT0_DIVIDE ==> 4.000
MIG: 16:49:51 :  Invalid Param: DDR3_MMCM_CLKOUT1_DIVIDE ==> 6
MIG: 16:49:51 :  Invalid Param: DDR3_MMCM_CLKOUT2_DIVIDE ==> 1
MIG: 16:49:51 :  Invalid Param: DDR3_MMCM_CLKOUT3_DIVIDE ==> 1
MIG: 16:49:51 :  Invalid Param: DDR3_MMCM_CLKOUT4_DIVIDE ==> 1
MIG: 16:49:51 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 16:49:51 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 16:49:51 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 16:49:51 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 16:49:51 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 16:49:51 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 16:49:51 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 16:49:51 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 16:49:51 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 16:49:51 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 16:49:51 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 16:49:51 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 16:49:51 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 16:49:51 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:49:51 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 16:49:51 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:49:51 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 16:49:51 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 16:49:51 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:49:51 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:49:51 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 16:49:51 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 16:49:51 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 16:49:51 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 16:49:51 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 16:49:51 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 16:49:51 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_CB0_473_FFF
MIG: 16:49:51 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 16:49:51 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 16:49:51 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_111_110_109_108_107_106_10B_10A_105_104_103_102_101_100
MIG: 16:49:51 :  Invalid Param: DDR3_BANK_MAP ==> 36'h11A_115_114
MIG: 16:49:51 :  Invalid Param: DDR3_CAS_MAP ==> 12'h12A
MIG: 16:49:51 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:49:51 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_116
MIG: 16:49:51 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_127
MIG: 16:49:51 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_12B
MIG: 16:49:51 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 16:49:51 :  Invalid Param: DDR3_RAS_MAP ==> 12'h125
MIG: 16:49:51 :  Invalid Param: DDR3_WE_MAP ==> 12'h124
MIG: 16:49:51 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 16:49:51 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h200_209_206_203_204_205_202_207
MIG: 16:49:51 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_214_215_217_212_216_213
MIG: 16:49:51 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h225_224_229_226_223_222_228_227
MIG: 16:49:51 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h238_236_234_233_235_237_232_239
MIG: 16:49:51 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h005_003_000_009_007_006_004_002
MIG: 16:49:51 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h013_012_018_019_015_014_017_016
MIG: 16:49:51 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h023_027_022_029_024_025_028_026
MIG: 16:49:51 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_037_033_032_035_034_038_036
MIG: 16:49:51 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:49:51 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:49:51 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:49:51 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:49:51 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:49:51 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:49:51 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:49:51 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:49:51 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:49:51 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:49:51 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_001_231_221_211_201
MIG: 16:49:51 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:49:51 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:49:51 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:49:51 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:49:51 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:49:51 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 16:49:51 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 16:49:51 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 16:49:51 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 16:49:51 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 16:49:51 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 16:49:51 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:49:51 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 16:49:51 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 16:49:51 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 16:49:51 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 16:49:51 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 16:49:51 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 16:49:51 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 16:49:51 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MB_ETHERNET_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 16:49:51 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MB_ETHERNET_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 16:49:51 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 16:49:51 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 16:49:51 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 16:49:51 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 16:49:51 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:49:51 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 16:49:51 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 16:49:51 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 16:49:51 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 16:49:51 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 16:49:51 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:49:51 :  Invalid Param: DDR3_tCK ==> 1666
MIG: 16:49:51 : 
MIG: 16:49:51 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 16:49:51 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 16:49:51 : 
MIG: 16:49:51 :  Valid Param: UI_EXTRA_CLOCKS ==> TRUE
MIG: 16:49:51 : 
MIG: 16:49:51 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 16:49:51 : 
MIG: 16:49:51 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 16:49:51 : 
MIG: 16:49:51 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 16:49:51 : 
MIG: 16:49:51 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 16:49:51 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 16:49:51 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 16:49:51 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:49:51 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:49:51 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:49:51 : 
MIG: 16:49:51 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:49:51 : 
MIG: 16:49:51 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:49:51 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:49:52 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:49:52 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:49:52 : 
MIG: 16:49:52 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 16:49:52 : 
MIG: 16:49:52 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:49:52 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 16:49:52 : 
MIG: 16:49:52 : 
MIG: 16:49:52 : 
MIG: 16:49:52 : Same Interface
