0.6
2018.3
Dec  7 2018
00:33:28
C:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.srcs/sim_1/new/alu_tb.vhd,1715867889,vhdl,,,,alu_tb,,,,,,,,
C:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.srcs/sources_1/imports/new/PrefixAdder.v,1715937470,verilog,,C:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/top.v,,PrefixAdder;pgblackblock;pgblock;sumblock,,,../../../../ALU_stu_18.srcs/sources_1/ip/sys_clk,,,,,
C:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/ila_0/sim/ila_0.v,1715867598,verilog,,C:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/test_flags_and_result_rom/sim/test_flags_and_result_rom.v,,ila_0,,,../../../../ALU_stu_18.srcs/sources_1/ip/sys_clk,,,,,
C:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.v,1716543768,verilog,,C:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.srcs/sources_1/imports/new/ALU.v,,sys_clk,,,../../../../ALU_stu_18.srcs/sources_1/ip/sys_clk,,,,,
C:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk_clk_wiz.v,1716543768,verilog,,C:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.v,,sys_clk_clk_wiz,,,../../../../ALU_stu_18.srcs/sources_1/ip/sys_clk,,,,,
C:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/test_flags_and_result_rom/sim/test_flags_and_result_rom.v,1715867533,verilog,,C:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/test_vector_rom/sim/test_vector_rom.v,,test_flags_and_result_rom,,,../../../../ALU_stu_18.srcs/sources_1/ip/sys_clk,,,,,
C:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/test_vector_rom/sim/test_vector_rom.v,1715867451,verilog,,C:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk_clk_wiz.v,,test_vector_rom,,,../../../../ALU_stu_18.srcs/sources_1/ip/sys_clk,,,,,
C:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/top.v,1715866875,verilog,,C:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/zero.v,,top,,,../../../../ALU_stu_18.srcs/sources_1/ip/sys_clk,,,,,
