verilog xil_defaultlib --include "../../../../pinpon3.srcs/sources_1/bd/design_1/ipshared/b65a" --include "../../../../pinpon3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../pinpon3.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../pinpon3.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" --include "../../../../pinpon3.srcs/sources_1/bd/design_1/ipshared/f90c/hdl/verilog" --include "../../../../pinpon3.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" --include "../../../../pinpon3.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" --include "../../../../pinpon3.srcs/sources_1/bd/design_1/ipshared/0a8d/hdl/verilog" --include "../../../../pinpon3.srcs/sources_1/bd/design_1/ipshared/0000/hdl/verilog" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_rgb2tmds_0_0/design_1_rgb2tmds_0_0_sim_netlist.v" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/sim/bd_48ac.v" \

sv xil_defaultlib --include "../../../../pinpon3.srcs/sources_1/bd/design_1/ipshared/b65a" --include "../../../../pinpon3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../pinpon3.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../pinpon3.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" --include "../../../../pinpon3.srcs/sources_1/bd/design_1/ipshared/f90c/hdl/verilog" --include "../../../../pinpon3.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" --include "../../../../pinpon3.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" --include "../../../../pinpon3.srcs/sources_1/bd/design_1/ipshared/0a8d/hdl/verilog" --include "../../../../pinpon3.srcs/sources_1/bd/design_1/ipshared/0000/hdl/verilog" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_48ac_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_48ac_m01s2a_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_48ac_m02s2a_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_48ac_m02e_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_48ac_m02arn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_48ac_m02rn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_48ac_m02awn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_48ac_m02wn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_48ac_m02bn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_48ac_m01e_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_48ac_m01arn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_48ac_m01rn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_48ac_m01awn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_48ac_m01wn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_48ac_m01bn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_48ac_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_48ac_srn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_48ac_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_48ac_swn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_48ac_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_48ac_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_48ac_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_48ac_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_48ac_arinsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_48ac_rinsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_48ac_awinsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_48ac_winsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_48ac_binsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_48ac_aroutsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_48ac_routsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_48ac_awoutsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_48ac_woutsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_48ac_boutsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_48ac_arni_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_48ac_rni_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_48ac_awni_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_48ac_wni_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_48ac_bni_0.sv" \

verilog xil_defaultlib --include "../../../../pinpon3.srcs/sources_1/bd/design_1/ipshared/b65a" --include "../../../../pinpon3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../pinpon3.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../pinpon3.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" --include "../../../../pinpon3.srcs/sources_1/bd/design_1/ipshared/f90c/hdl/verilog" --include "../../../../pinpon3.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" --include "../../../../pinpon3.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" --include "../../../../pinpon3.srcs/sources_1/bd/design_1/ipshared/0a8d/hdl/verilog" --include "../../../../pinpon3.srcs/sources_1/bd/design_1/ipshared/0000/hdl/verilog" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_48ac_one_0.v" \
"../../../bd/design_1/ip/design_1_vtg_0_0/design_1_vtg_0_0_sim_netlist.v" \
"../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/sim/design_1_axi_bram_ctrl_0_bram_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
