verilog  work  ../../XEM7350/MIG/clocking/mig_7series_v2_0_clk_ibuf.v
verilog  work  ../../XEM7350/MIG/clocking/mig_7series_v2_0_infrastructure.v
verilog  work  ../../XEM7350/MIG/clocking/mig_7series_v2_0_iodelay_ctrl.v
verilog  work  ../../XEM7350/MIG/clocking/mig_7series_v2_0_tempmon.v
verilog  work  ../../XEM7350/MIG/controller/mig_7series_v2_0_arb_mux.v
verilog  work  ../../XEM7350/MIG/controller/mig_7series_v2_0_arb_row_col.v
verilog  work  ../../XEM7350/MIG/controller/mig_7series_v2_0_arb_select.v
verilog  work  ../../XEM7350/MIG/controller/mig_7series_v2_0_bank_cntrl.v
verilog  work  ../../XEM7350/MIG/controller/mig_7series_v2_0_bank_common.v
verilog  work  ../../XEM7350/MIG/controller/mig_7series_v2_0_bank_compare.v
verilog  work  ../../XEM7350/MIG/controller/mig_7series_v2_0_bank_mach.v
verilog  work  ../../XEM7350/MIG/controller/mig_7series_v2_0_bank_queue.v
verilog  work  ../../XEM7350/MIG/controller/mig_7series_v2_0_bank_state.v
verilog  work  ../../XEM7350/MIG/controller/mig_7series_v2_0_col_mach.v
verilog  work  ../../XEM7350/MIG/controller/mig_7series_v2_0_mc.v
verilog  work  ../../XEM7350/MIG/controller/mig_7series_v2_0_rank_cntrl.v
verilog  work  ../../XEM7350/MIG/controller/mig_7series_v2_0_rank_common.v
verilog  work  ../../XEM7350/MIG/controller/mig_7series_v2_0_rank_mach.v
verilog  work  ../../XEM7350/MIG/controller/mig_7series_v2_0_round_robin_arb.v
verilog  work  ../../XEM7350/MIG/ecc/mig_7series_v2_0_ecc_buf.v
verilog  work  ../../XEM7350/MIG/ecc/mig_7series_v2_0_ecc_dec_fix.v
verilog  work  ../../XEM7350/MIG/ecc/mig_7series_v2_0_ecc_gen.v
verilog  work  ../../XEM7350/MIG/ecc/mig_7series_v2_0_ecc_merge_enc.v
verilog  work  ../../XEM7350/MIG/ip_top/mig_7series_v2_0_mem_intfc.v
verilog  work  ../../XEM7350/MIG/ip_top/mig_7series_v2_0_memc_ui_top_std.v
verilog  work  ../../XEM7350/MIG/phy/mig_7series_v2_0_ddr_byte_group_io.v
verilog  work  ../../XEM7350/MIG/phy/mig_7series_v2_0_ddr_byte_lane.v
verilog  work  ../../XEM7350/MIG/phy/mig_7series_v2_0_ddr_calib_top.v
verilog  work  ../../XEM7350/MIG/phy/mig_7series_v2_0_ddr_if_post_fifo.v
verilog  work  ../../XEM7350/MIG/phy/mig_7series_v2_0_ddr_mc_phy.v
verilog  work  ../../XEM7350/MIG/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v
verilog  work  ../../XEM7350/MIG/phy/mig_7series_v2_0_ddr_of_pre_fifo.v
verilog  work  ../../XEM7350/MIG/phy/mig_7series_v2_0_ddr_phy_4lanes.v
verilog  work  ../../XEM7350/MIG/phy/mig_7series_v2_0_ddr_phy_ck_addr_cmd_delay.v
verilog  work  ../../XEM7350/MIG/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal.v
verilog  work  ../../XEM7350/MIG/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal_hr.v
verilog  work  ../../XEM7350/MIG/phy/mig_7series_v2_0_ddr_phy_init.v
verilog  work  ../../XEM7350/MIG/phy/mig_7series_v2_0_ddr_phy_oclkdelay_cal.v
verilog  work  ../../XEM7350/MIG/phy/mig_7series_v2_0_ddr_phy_prbs_rdlvl.v
verilog  work  ../../XEM7350/MIG/phy/mig_7series_v2_0_ddr_phy_rdlvl.v
verilog  work  ../../XEM7350/MIG/phy/mig_7series_v2_0_ddr_phy_tempmon.v
verilog  work  ../../XEM7350/MIG/phy/mig_7series_v2_0_ddr_phy_top.v
verilog  work  ../../XEM7350/MIG/phy/mig_7series_v2_0_ddr_phy_wrcal.v
verilog  work  ../../XEM7350/MIG/phy/mig_7series_v2_0_ddr_phy_wrlvl.v
verilog  work  ../../XEM7350/MIG/phy/mig_7series_v2_0_ddr_prbs_gen.v
verilog  work  ../../XEM7350/MIG/ui/mig_7series_v2_0_ui_cmd.v
verilog  work  ../../XEM7350/MIG/ui/mig_7series_v2_0_ui_rd_data.v
verilog  work  ../../XEM7350/MIG/ui/mig_7series_v2_0_ui_top.v
verilog  work  ../../XEM7350/MIG/ui/mig_7series_v2_0_ui_wr_data.v
verilog work $XILINX/verilog/src/glbl.v
verilog work ../../XEM7350/Core/fifo_w64_r128/simulation/fifo_generator_vlog_beh.v
verilog work ../../XEM7350/Core/fifo_w64_r128/hdl/fifo_generator_v13_1_rfs.v
verilog work ../../XEM7350/Core/fifo_w64_r128/sim/fifo_w64_1024_r128_512.v
verilog work ../../XEM7350/Core/fifo_w128_r32/sim/fifo_w128_512_r32_2048.v
verilog work ../../XEM7350/Core/buff_addr_fifo/sim/buff_addr_fifo.v
verilog work ../../XEM7350/okcamera.v
verilog work ../../XEM7350/clocks.v
verilog work ../../XEM7350/host_if.v
verilog work ../../XEM7350/image_if.v
verilog work ../../XEM7350/mem_arbiter.v
verilog work ../../XEM7350/coordinator.v
verilog work ../../XEM7350/memif.v
verilog work ../../XEM7350/sync_bus.v
verilog work ../../XEM7350/sync_reset.v
verilog work ../../XEM7350/sync_trig.v
verilog work ../sensor_sim.v
verilog work ../ddr3_model.v -d x4Gb -d sg125 -d x16 -i ./
verilog work ./oksim/okWireOR.v
verilog work ./oksim/okWireOut.v
verilog work ./oksim/okWireIn.v
verilog work ./oksim/okTriggerOut.v
verilog work ./oksim/okTriggerIn.v
verilog work ./oksim/okRegisterBridge.v
verilog work ./oksim/okPipeOut.v
verilog work ./oksim/okPipeIn.v
verilog work ./oksim/okHost.v
verilog work ./test_tf.v
