
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl

!! WARNING !!
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
!! WARNING !!

WARNING: C:/Xilinx/Vivado/2024.2/tps/win64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu May  8 14:52:06 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 64891
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 622.480 ; gain = 194.008
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xc7z010clg400-1 -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1724
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1307.809 ; gain = 468.414
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [c:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axil_mat_prod1' [c:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1e71/hdl/verilog/axil_mat_prod1.v:9]
INFO: [Synth 8-6157] synthesizing module 'axil_mat_prod1_BUS1_s_axi' [c:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1e71/hdl/verilog/axil_mat_prod1_BUS1_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'axil_mat_prod1_BUS1_s_axi_ram' [c:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1e71/hdl/verilog/axil_mat_prod1_BUS1_s_axi.v:651]
INFO: [Synth 8-6155] done synthesizing module 'axil_mat_prod1_BUS1_s_axi_ram' (0#1) [c:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1e71/hdl/verilog/axil_mat_prod1_BUS1_s_axi.v:651]
INFO: [Synth 8-6157] synthesizing module 'axil_mat_prod1_BUS1_s_axi_ram__parameterized0' [c:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1e71/hdl/verilog/axil_mat_prod1_BUS1_s_axi.v:651]
INFO: [Synth 8-6155] done synthesizing module 'axil_mat_prod1_BUS1_s_axi_ram__parameterized0' (0#1) [c:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1e71/hdl/verilog/axil_mat_prod1_BUS1_s_axi.v:651]
INFO: [Synth 8-155] case statement is not full and has no default [c:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1e71/hdl/verilog/axil_mat_prod1_BUS1_s_axi.v:335]
INFO: [Synth 8-6155] done synthesizing module 'axil_mat_prod1_BUS1_s_axi' (0#1) [c:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1e71/hdl/verilog/axil_mat_prod1_BUS1_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'axil_mat_prod1_mul_32s_32s_32_2_1' [c:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1e71/hdl/verilog/axil_mat_prod1_mul_32s_32s_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'axil_mat_prod1_mul_32s_32s_32_2_1' (0#1) [c:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1e71/hdl/verilog/axil_mat_prod1_mul_32s_32s_32_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'axil_mat_prod1_mac_muladd_10s_10s_10s_10_4_1' [c:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1e71/hdl/verilog/axil_mat_prod1_mac_muladd_10s_10s_10s_10_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'axil_mat_prod1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0' [c:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1e71/hdl/verilog/axil_mat_prod1_mac_muladd_10s_10s_10s_10_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'axil_mat_prod1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0' (0#1) [c:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1e71/hdl/verilog/axil_mat_prod1_mac_muladd_10s_10s_10s_10_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'axil_mat_prod1_mac_muladd_10s_10s_10s_10_4_1' (0#1) [c:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1e71/hdl/verilog/axil_mat_prod1_mac_muladd_10s_10s_10s_10_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1' [c:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1e71/hdl/verilog/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0' [c:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1e71/hdl/verilog/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0' (0#1) [c:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1e71/hdl/verilog/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1' (0#1) [c:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1e71/hdl/verilog/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'axil_mat_prod1_flow_control_loop_pipe' [c:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1e71/hdl/verilog/axil_mat_prod1_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'axil_mat_prod1_flow_control_loop_pipe' (0#1) [c:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1e71/hdl/verilog/axil_mat_prod1_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'axil_mat_prod1' (0#1) [c:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1e71/hdl/verilog/axil_mat_prod1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [c:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-3848] Net q0 in module/entity axil_mat_prod1_BUS1_s_axi_ram__parameterized0 does not have driver. [c:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1e71/hdl/verilog/axil_mat_prod1_BUS1_s_axi.v:664]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1e71/hdl/verilog/axil_mat_prod1_BUS1_s_axi.v:413]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port ap_done_int in module axil_mat_prod1_flow_control_loop_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module axil_mat_prod1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module axil_mat_prod1_mul_32s_32s_32_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[31] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[30] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[29] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[28] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[27] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[26] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[25] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[24] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[23] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[22] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[21] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[20] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[19] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[18] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[17] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[16] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[15] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[14] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[13] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[12] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[11] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[10] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[9] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[8] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[7] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[6] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[5] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[4] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[3] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[2] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[1] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[0] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we1[3] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we1[2] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we1[1] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we1[0] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[31] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[30] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[29] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[28] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[27] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[26] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[25] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[24] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[23] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[22] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[21] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[20] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[19] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[18] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[17] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[16] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[15] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[14] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[13] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[12] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[11] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[10] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[9] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[8] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[7] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[6] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[5] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[4] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[3] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[2] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[1] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[0] in module axil_mat_prod1_BUS1_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[3] in module axil_mat_prod1_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[2] in module axil_mat_prod1_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[1] in module axil_mat_prod1_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[0] in module axil_mat_prod1_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[31] in module axil_mat_prod1_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[30] in module axil_mat_prod1_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[29] in module axil_mat_prod1_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[28] in module axil_mat_prod1_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[27] in module axil_mat_prod1_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[26] in module axil_mat_prod1_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[25] in module axil_mat_prod1_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[24] in module axil_mat_prod1_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[23] in module axil_mat_prod1_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[22] in module axil_mat_prod1_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[21] in module axil_mat_prod1_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[20] in module axil_mat_prod1_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[19] in module axil_mat_prod1_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[18] in module axil_mat_prod1_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[17] in module axil_mat_prod1_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[16] in module axil_mat_prod1_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[15] in module axil_mat_prod1_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[14] in module axil_mat_prod1_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[13] in module axil_mat_prod1_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[12] in module axil_mat_prod1_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[11] in module axil_mat_prod1_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[10] in module axil_mat_prod1_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[9] in module axil_mat_prod1_BUS1_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[8] in module axil_mat_prod1_BUS1_s_axi_ram is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1424.117 ; gain = 584.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1424.117 ; gain = 584.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1424.117 ; gain = 584.723
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1424.117 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/axil_mat_prod1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/axil_mat_prod1_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1522.637 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.176 . Memory (MB): peak = 1522.648 ; gain = 0.012
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 1522.648 ; gain = 683.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 1522.648 ; gain = 683.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 1522.648 ; gain = 683.254
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'axil_mat_prod1_BUS1_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'axil_mat_prod1_BUS1_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'axil_mat_prod1_BUS1_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'axil_mat_prod1_BUS1_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 1522.648 ; gain = 683.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 19    
	               18 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 7     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 37    
+---Multipliers : 
	              32x32  Multipliers := 1     
+---RAMs : 
	              32K Bit	(1024 X 32 bit)          RAMs := 3     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 23    
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_10s_10s_10_4_1_U2/axil_mat_prod1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '10' bits. [c:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1e71/hdl/verilog/axil_mat_prod1_mac_muladd_10s_10s_10s_10_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_10s_10s_10_4_1_U2/axil_mat_prod1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '10' bits. [c:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1e71/hdl/verilog/axil_mat_prod1_mac_muladd_10s_10s_10s_10_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_10s_10s_10_4_1_U2/axil_mat_prod1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '10' bits. [c:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1e71/hdl/verilog/axil_mat_prod1_mac_muladd_10s_10s_10s_10_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_10s_10ns_10_4_1_U3/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '10' bits. [c:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1e71/hdl/verilog/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_10s_10ns_10_4_1_U3/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '10' bits. [c:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1e71/hdl/verilog/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_10s_10ns_10_4_1_U3/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '10' bits. [c:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1e71/hdl/verilog/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_10s_10ns_10_4_1_U4/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '10' bits. [c:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1e71/hdl/verilog/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_10s_10ns_10_4_1_U4/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '10' bits. [c:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1e71/hdl/verilog/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_10s_10ns_10_4_1_U4/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '10' bits. [c:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1e71/hdl/verilog/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_10s_10s_10_4_1_U2/axil_mat_prod1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '10' bits. [c:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1e71/hdl/verilog/axil_mat_prod1_mac_muladd_10s_10s_10s_10_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_10s_10ns_10_4_1_U4/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '10' bits. [c:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1e71/hdl/verilog/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_10s_10ns_10_4_1_U3/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '10' bits. [c:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1e71/hdl/verilog/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1.v:34]
DSP Report: Generating DSP mul_32s_32s_32_2_1_U1/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U1/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U1/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U1/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U1/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U1/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_2_1_U1/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U1/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U1/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U1/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U1/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/buff0_reg.
DSP Report: Generating DSP mac_muladd_10s_10s_10s_10_4_1_U2/axil_mat_prod1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register mac_muladd_10s_10s_10s_10_4_1_U2/axil_mat_prod1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_10s_10s_10s_10_4_1_U2/axil_mat_prod1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_10s_10s_10s_10_4_1_U2/axil_mat_prod1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_10s_10s_10s_10_4_1_U2/axil_mat_prod1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register trunc_ln14_1_reg_369_reg is absorbed into DSP mac_muladd_10s_10s_10s_10_4_1_U2/axil_mat_prod1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_10s_10s_10s_10_4_1_U2/axil_mat_prod1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_10s_10s_10s_10_4_1_U2/axil_mat_prod1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_10s_10s_10s_10_4_1_U2/axil_mat_prod1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_10s_10s_10s_10_4_1_U2/axil_mat_prod1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_10s_10s_10s_10_4_1_U2/axil_mat_prod1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_10s_10_4_1_U2/axil_mat_prod1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_10s_10s_10s_10_4_1_U2/axil_mat_prod1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_10s_10_4_1_U2/axil_mat_prod1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_10s_10s_10ns_10_4_1_U3/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register mac_muladd_10s_10s_10ns_10_4_1_U3/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_10s_10s_10ns_10_4_1_U3/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_10s_10s_10ns_10_4_1_U3/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_10s_10s_10ns_10_4_1_U3/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register trunc_ln14_reg_363_reg is absorbed into DSP mac_muladd_10s_10s_10ns_10_4_1_U3/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_10s_10s_10ns_10_4_1_U3/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_10s_10s_10ns_10_4_1_U3/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_10s_10s_10ns_10_4_1_U3/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_10s_10s_10ns_10_4_1_U3/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_10s_10s_10ns_10_4_1_U3/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_10ns_10_4_1_U3/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_10s_10s_10ns_10_4_1_U3/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_10ns_10_4_1_U3/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_10s_10s_10ns_10_4_1_U4/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register trunc_ln3_reg_342_reg is absorbed into DSP mac_muladd_10s_10s_10ns_10_4_1_U4/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_10s_10s_10ns_10_4_1_U4/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_10s_10s_10ns_10_4_1_U4/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register trunc_ln14_2_reg_375_reg is absorbed into DSP mac_muladd_10s_10s_10ns_10_4_1_U4/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_10s_10s_10ns_10_4_1_U4/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_10s_10s_10ns_10_4_1_U4/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register trunc_ln14_reg_363_pp0_iter1_reg_reg is absorbed into DSP mac_muladd_10s_10s_10ns_10_4_1_U4/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_10s_10s_10ns_10_4_1_U4/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_10s_10s_10ns_10_4_1_U4/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_10s_10s_10ns_10_4_1_U4/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_10s_10s_10ns_10_4_1_U4/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_10s_10s_10ns_10_4_1_U4/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_10ns_10_4_1_U4/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_10s_10s_10ns_10_4_1_U4/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_10ns_10_4_1_U4/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-3332] Sequential element (BUS1_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (BUS1_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[47]) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[46]) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[45]) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[44]) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[43]) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[42]) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[41]) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[40]) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[39]) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[38]) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[37]) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[36]) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[35]) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[34]) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[33]) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[32]) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[31]) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[30]) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[29]) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[28]) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[27]) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[26]) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[25]) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[24]) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[23]) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[22]) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[21]) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[20]) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[19]) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[18]) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[17]) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[16]) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[15]) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[47]__0) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[46]__0) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[45]__0) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[44]__0) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[43]__0) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[42]__0) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[41]__0) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[40]__0) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[39]__0) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[38]__0) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[37]__0) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[36]__0) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[35]__0) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[34]__0) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[33]__0) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[32]__0) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[31]__0) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[30]__0) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[29]__0) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[28]__0) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[27]__0) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[26]__0) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[25]__0) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[24]__0) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[23]__0) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[22]__0) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[21]__0) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[20]__0) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[19]__0) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[18]__0) is unused and will be removed from module axil_mat_prod1.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U1/buff0_reg[17]__0) is unused and will be removed from module axil_mat_prod1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:08 . Memory (MB): peak = 1522.648 ; gain = 683.254
---------------------------------------------------------------------------------
 Sort Area is  mul_32s_32s_32_2_1_U1/tmp_product_0 : 0 0 : 3137 5856 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U1/tmp_product_0 : 0 1 : 2719 5856 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U1/tmp_product_3 : 0 0 : 2652 5185 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U1/tmp_product_3 : 0 1 : 2533 5185 : Used 1 time 0
 Sort Area is  mac_muladd_10s_10s_10ns_10_4_1_U4/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/p_reg_reg_9 : 0 0 : 812 812 : Used 1 time 0
 Sort Area is  mac_muladd_10s_10s_10ns_10_4_1_U3/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0_U/p_reg_reg_8 : 0 0 : 792 792 : Used 1 time 0
 Sort Area is  mac_muladd_10s_10s_10s_10_4_1_U2/axil_mat_prod1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U/p_reg_reg_6 : 0 0 : 792 792 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | BUS1_s_axi_U/int_m1/mem_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | BUS1_s_axi_U/int_m2/mem_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | BUS1_s_axi_U/int_m3/mem_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                           | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|axil_mat_prod1                                        | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|axil_mat_prod1                                        | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|axil_mat_prod1                                        | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|axil_mat_prod1                                        | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|axil_mat_prod1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0  | (C'+(A2*B2)')'   | 10     | 10     | 10     | -      | 10     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0 | (C'+(A2*B2)')'   | 10     | 10     | 10     | -      | 10     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|axil_mat_prod1                                        | (C'+(A''*B'')')' | 10     | 10     | 10     | -      | 10     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
+------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:30 ; elapsed = 00:01:41 . Memory (MB): peak = 1680.715 ; gain = 841.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:01:42 . Memory (MB): peak = 1682.949 ; gain = 843.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | BUS1_s_axi_U/int_m1/mem_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | BUS1_s_axi_U/int_m2/mem_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst        | BUS1_s_axi_U/int_m3/mem_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/BUS1_s_axi_U/int_m1/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/BUS1_s_axi_U/int_m1/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/BUS1_s_axi_U/int_m2/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/BUS1_s_axi_U/int_m2/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/BUS1_s_axi_U/int_m3/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:32 ; elapsed = 00:01:43 . Memory (MB): peak = 1711.586 ; gain = 872.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:46 ; elapsed = 00:01:58 . Memory (MB): peak = 1908.289 ; gain = 1068.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:46 ; elapsed = 00:01:58 . Memory (MB): peak = 1908.289 ; gain = 1068.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:46 ; elapsed = 00:01:58 . Memory (MB): peak = 1908.289 ; gain = 1068.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:46 ; elapsed = 00:01:58 . Memory (MB): peak = 1908.289 ; gain = 1068.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:46 ; elapsed = 00:01:58 . Memory (MB): peak = 1909.273 ; gain = 1069.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:46 ; elapsed = 00:01:58 . Memory (MB): peak = 1909.273 ; gain = 1069.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|axil_mat_prod1 | icmp_ln20_reg_381_pp0_iter3_reg_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axil_mat_prod1 | icmp_ln23_reg_391_pp0_iter3_reg_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+---------------+----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                           | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0 | (C'+(A'*B')')'   | 30     | 18     | 10     | -      | 10     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|axil_mat_prod1                                        | (C'+(A''*B'')')' | 30     | 18     | 10     | -      | 10     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|axil_mat_prod1_mac_muladd_10s_10s_10s_10_4_1_DSP48_0  | (C'+(A'*B')')'   | 30     | 18     | 48     | -      | 10     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|axil_mat_prod1                                        | (A'*B')'         | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|axil_mat_prod1                                        | A'*B'            | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|axil_mat_prod1                                        | (PCIN>>17+A*B')' | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    54|
|2     |DSP48E1  |     6|
|6     |LUT1     |     1|
|7     |LUT2     |    52|
|8     |LUT3     |   190|
|9     |LUT4     |   153|
|10    |LUT5     |    42|
|11    |LUT6     |   145|
|12    |RAMB36E1 |     3|
|13    |SRL16E   |     2|
|14    |FDRE     |   483|
|15    |FDSE     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:46 ; elapsed = 00:01:58 . Memory (MB): peak = 1909.273 ; gain = 1069.879
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 79 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:20 ; elapsed = 00:01:52 . Memory (MB): peak = 1909.273 ; gain = 971.348
Synthesis Optimization Complete : Time (s): cpu = 00:01:47 ; elapsed = 00:01:59 . Memory (MB): peak = 1909.273 ; gain = 1069.879
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1918.422 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 63 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1922.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: cffc6a2a
INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 182 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:59 ; elapsed = 00:02:18 . Memory (MB): peak = 1922.105 ; gain = 1280.922
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1922.105 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 5cd0113cc4987823
INFO: [Coretcl 2-1174] Renamed 13 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1922.105 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May  8 14:54:56 2025...
