#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Apr 18 22:13:35 2024
# Process ID: 22352
# Current directory: D:/UNI/GIKI-Tapeout/reciver
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21496 D:\UNI\GIKI-Tapeout\reciver\reciver.xpr
# Log file: D:/UNI/GIKI-Tapeout/reciver/vivado.log
# Journal file: D:/UNI/GIKI-Tapeout/reciver\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/UNI/GIKI-Tapeout/reciver/reciver.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 966.727 ; gain = 203.160
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tt_um_UART' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_tt_um_UART_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/reciver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tt_um_UART
INFO: [VRFC 10-311] analyzing module receiver
WARNING: [VRFC 10-756] identifier PAYLOAD_BITS is used before its declaration [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/reciver.v:86]
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sim_1/new/rec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tt_um_UART
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 744f76ac665b44f59beeec025afd175b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_tt_um_UART_behav xil_defaultlib.tb_tt_um_UART xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.receiver_default
Compiling module xil_defaultlib.tt_um_UART
Compiling module xil_defaultlib.tb_tt_um_UART
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tt_um_UART_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/UNI/GIKI-Tapeout/reciver/reciver.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tt_um_UART_behav -key {Behavioral:sim_1:Functional:tb_tt_um_UART} -tclbatch {tb_tt_um_UART.tcl} -view {D:/UNI/GIKI-Tapeout/reciver/tb_tt_um_UART_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/UNI/GIKI-Tapeout/reciver/tb_tt_um_UART_behav.wcfg
source tb_tt_um_UART.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Starting simulation...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tt_um_UART_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 982.414 ; gain = 2.047
close [ open D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/transmitter.v w ]
add_files D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/transmitter.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: tt_um_UART
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1142.250 ; gain = 104.793
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tt_um_UART' [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/reciver.v:21]
	Parameter CLK_HZ bound to: 50000000 - type: integer 
	Parameter BIT_RATE bound to: 9600 - type: integer 
	Parameter PAYLOAD_BITS bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/UNI/GIKI-Tapeout/reciver/.Xil/Vivado-22352-Lucifer-Morning-Star/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/UNI/GIKI-Tapeout/reciver/.Xil/Vivado-22352-Lucifer-Morning-Star/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Transmitter' [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/transmitter.v:23]
INFO: [Synth 8-226] default block is never used [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/transmitter.v:80]
INFO: [Synth 8-6155] done synthesizing module 'Transmitter' (2#1) [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/transmitter.v:23]
WARNING: [Synth 8-350] instance 'T1' of module 'Transmitter' requires 6 connections, but only 5 given [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/reciver.v:48]
INFO: [Synth 8-6157] synthesizing module 'receiver' [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/reciver.v:105]
	Parameter BIT_RATE bound to: 9600 - type: integer 
	Parameter BIT_P bound to: 104166 - type: integer 
	Parameter CLK_HZ bound to: 50000000 - type: integer 
	Parameter CLK_P bound to: 20 - type: integer 
	Parameter PAYLOAD_BITS bound to: 8 - type: integer 
	Parameter STOP_BITS bound to: 1 - type: integer 
	Parameter CYCLES_PER_BIT bound to: 5208 - type: integer 
	Parameter COUNT_REG_LEN bound to: 14 - type: integer 
	Parameter FSM_IDLE bound to: 0 - type: integer 
	Parameter FSM_START bound to: 1 - type: integer 
	Parameter FSM_RECV bound to: 2 - type: integer 
	Parameter FSM_STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'receiver' (3#1) [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/reciver.v:105]
WARNING: [Synth 8-3848] Net Transmit_out in module/entity tt_um_UART does not have driver. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/reciver.v:47]
INFO: [Synth 8-6155] done synthesizing module 'tt_um_UART' (4#1) [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/reciver.v:21]
WARNING: [Synth 8-3331] design Transmitter has unconnected port baud_rate
WARNING: [Synth 8-3331] design tt_um_UART has unconnected port Transmit_btn
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1185.625 ; gain = 148.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1185.625 ; gain = 148.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1185.625 ; gain = 148.168
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'inst'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst/inst'
Finished Parsing XDC File [d:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst/inst'
Parsing XDC File [d:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst/inst'
Finished Parsing XDC File [d:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/tt_um_UART_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/tt_um_UART_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_in' already exists, overwriting the previous clock with the same name. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:1]
Finished Parsing XDC File [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1551.949 ; gain = 514.492
20 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1551.949 ; gain = 514.492
set_property IOSTANDARD LVCMOS33 [get_ports [list {data[7]} {data[6]} {data[5]} {data[4]} {data[3]} {data[2]} {data[1]} {data[0]}]]
set_property package_pin "" [get_ports [list  {data[6]}]]
place_ports {data[7]} V10
place_ports {data[6]} U11
place_ports {data[5]} U12
place_ports {data[4]} H6
place_ports {data[3]} T13
place_ports {data[2]} R16
place_ports {data[1]} U8
place_ports {data[0]} T8
save_constraints
set_property IOSTANDARD LVCMOS33 [get_ports [list Tansmit_switch]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Transmit_btn]]
set_property IOSTANDARD LVCMOS33 [get_ports [list TxD]]
place_ports Tansmit_switch L16
place_ports Transmit_btn P18
place_ports TxD D4
save_constraints
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Apr 18 22:20:51 2024] Launched synth_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1/runme.log
[Thu Apr 18 22:20:51 2024] Launched impl_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/runme.log
close [ open D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/debouncer.v w ]
add_files D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/debouncer.v
update_compile_order -fileset sources_1
close [ open D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/Top.v w ]
add_files D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/Top.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Apr 18 22:24:40 2024] Launched synth_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1/runme.log
[Thu Apr 18 22:24:40 2024] Launched impl_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Apr 18 22:25:17 2024] Launched synth_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1/runme.log
[Thu Apr 18 22:25:17 2024] Launched impl_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6EBF2A
set_property PROGRAM.FILE {D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/tt_um_UART.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/tt_um_UART.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6EBF2A
set_property PROGRAM.FILE {D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/tt_um_UART.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/tt_um_UART.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6EBF2A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6EBF2A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/tt_um_UART.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Apr 18 22:52:00 2024] Launched synth_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1/runme.log
[Thu Apr 18 22:52:00 2024] Launched impl_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6EBF2A
set_property PROGRAM.FILE {D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/tt_um_UART.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/tt_um_UART.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Apr 18 23:21:27 2024] Launched synth_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1/runme.log
[Thu Apr 18 23:21:27 2024] Launched impl_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/tt_um_UART.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Apr 18 23:24:12 2024] Launched synth_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1/runme.log
[Thu Apr 18 23:24:13 2024] Launched impl_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/runme.log
close [ open D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/Uart_Transciver.v w ]
add_files D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/Uart_Transciver.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/tt_um_UART.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Apr 18 23:27:50 2024] Launched synth_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1/runme.log
[Thu Apr 18 23:27:50 2024] Launched impl_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/UART.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Apr 18 23:34:15 2024] Launched synth_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1/runme.log
[Thu Apr 18 23:34:15 2024] Launched impl_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/UART.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Apr 18 23:42:59 2024] Launched synth_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1/runme.log
[Thu Apr 18 23:42:59 2024] Launched impl_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/UART.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Apr 18 23:53:52 2024] Launched synth_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1/runme.log
[Thu Apr 18 23:53:52 2024] Launched impl_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/UART.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Thu Apr 18 23:59:31 2024] Launched impl_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/UART.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/UART.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Apr 19 00:03:11 2024] Launched synth_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1/runme.log
[Fri Apr 19 00:03:11 2024] Launched impl_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/UART.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Apr 19 00:07:14 2024] Launched synth_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1/runme.log
[Fri Apr 19 00:07:14 2024] Launched impl_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/UART.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1

launch_runs impl_1 -jobs 12
[Fri Apr 19 00:20:26 2024] Launched synth_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1/runme.log
[Fri Apr 19 00:20:26 2024] Launched impl_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Apr 19 00:24:05 2024] Launched synth_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1/runme.log
[Fri Apr 19 00:24:05 2024] Launched impl_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Apr 19 00:24:40 2024] Launched synth_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1/runme.log
[Fri Apr 19 00:24:40 2024] Launched impl_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Apr 19 00:27:28 2024] Launched synth_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1/runme.log
[Fri Apr 19 00:27:28 2024] Launched impl_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/runme.log
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Transmitter
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2279.293 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Transmitter' [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/transmitter.v:23]
INFO: [Synth 8-226] default block is never used [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/transmitter.v:78]
INFO: [Synth 8-6155] done synthesizing module 'Transmitter' (1#1) [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/transmitter.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2279.293 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2279.293 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2279.293 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_in'. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk_in]'. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'uart_rxd'. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rxd'. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_leds[7]'. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_leds[6]'. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_leds[5]'. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_leds[4]'. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_leds[3]'. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_leds[2]'. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_leds[1]'. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_leds[0]'. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_leds[7]'. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_leds[6]'. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_leds[5]'. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_leds[4]'. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_leds[3]'. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_leds[2]'. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_leds[1]'. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_leds[0]'. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_in'. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_in'. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Tansmit_switch'. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Transmit_btn'. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Tansmit_switch'. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Transmit_btn'. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2358.527 ; gain = 79.234
6 Infos, 25 Warnings, 25 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2358.527 ; gain = 79.234
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Transmit]]
place_ports clk E3
update_compile_order -fileset sources_1
refresh_design
WARNING: [Synth 8-2611] redeclaration of ansi port uart_rx_valid is not allowed [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/Top.v:76]
WARNING: [Synth 8-2611] redeclaration of ansi port uart_rx_break is not allowed [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/Top.v:77]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2358.527 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'UART' [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/Top.v:22]
	Parameter CLK_HZ bound to: 50000000 - type: integer 
	Parameter BIT_RATE bound to: 9600 - type: integer 
	Parameter PAYLOAD_BITS bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/UNI/GIKI-Tapeout/reciver/.Xil/Vivado-22352-Lucifer-Morning-Star/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/UNI/GIKI-Tapeout/reciver/.Xil/Vivado-22352-Lucifer-Morning-Star/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'debouncer_clock' [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/debouncer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncer_clock' (2#1) [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/debouncer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Transmitter' [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/transmitter.v:23]
INFO: [Synth 8-226] default block is never used [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/transmitter.v:78]
INFO: [Synth 8-6155] done synthesizing module 'Transmitter' (3#1) [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/transmitter.v:23]
INFO: [Synth 8-6157] synthesizing module 'receiver' [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/reciver.v:22]
	Parameter BIT_RATE bound to: 9600 - type: integer 
	Parameter BIT_P bound to: 104166 - type: integer 
	Parameter CLK_HZ bound to: 50000000 - type: integer 
	Parameter CLK_P bound to: 10 - type: integer 
	Parameter PAYLOAD_BITS bound to: 8 - type: integer 
	Parameter STOP_BITS bound to: 1 - type: integer 
	Parameter CYCLES_PER_BIT bound to: 10416 - type: integer 
	Parameter COUNT_REG_LEN bound to: 15 - type: integer 
	Parameter FSM_IDLE bound to: 0 - type: integer 
	Parameter FSM_START bound to: 1 - type: integer 
	Parameter FSM_RECV bound to: 2 - type: integer 
	Parameter FSM_STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'receiver' (4#1) [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/reciver.v:22]
INFO: [Synth 8-6155] done synthesizing module 'UART' (5#1) [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/Top.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2365.105 ; gain = 6.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2365.105 ; gain = 6.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2365.105 ; gain = 6.578
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'inst'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst/inst'
Finished Parsing XDC File [d:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst/inst'
Parsing XDC File [d:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst/inst'
Finished Parsing XDC File [d:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UART_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UART_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_in' already exists, overwriting the previous clock with the same name. [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc:1]
Finished Parsing XDC File [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2446.285 ; gain = 87.758
set_property IOSTANDARD LVCMOS33 [get_ports [list uart_rx_break]]
set_property IOSTANDARD LVCMOS33 [get_ports [list uart_rx_valid]]
place_ports uart_rx_break H17
place_ports uart_rx_valid K15
save_constraints
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Apr 19 00:32:05 2024] Launched synth_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1/runme.log
[Fri Apr 19 00:32:05 2024] Launched impl_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/runme.log
close [ open D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/clock_divider.v w ]
add_files D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/clock_divider.v
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Apr 19 00:35:29 2024] Launched synth_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1/runme.log
[Fri Apr 19 00:35:29 2024] Launched impl_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified
2. Failed to delete one or more files in run directory D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Apr 19 00:36:04 2024] Launched synth_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1/runme.log
[Fri Apr 19 00:36:04 2024] Launched impl_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/runme.log
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: UART
WARNING: [Synth 8-2611] redeclaration of ansi port uart_rx_valid is not allowed [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/Top.v:68]
WARNING: [Synth 8-2611] redeclaration of ansi port uart_rx_break is not allowed [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/Top.v:69]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2446.285 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'UART' [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/Top.v:22]
	Parameter CLK_HZ bound to: 50000000 - type: integer 
	Parameter BIT_RATE bound to: 9600 - type: integer 
	Parameter PAYLOAD_BITS bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'debouncer_clock' [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/debouncer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncer_clock' (1#1) [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/debouncer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Transmitter' [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/transmitter.v:23]
INFO: [Synth 8-226] default block is never used [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/transmitter.v:78]
INFO: [Synth 8-6155] done synthesizing module 'Transmitter' (2#1) [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/transmitter.v:23]
INFO: [Synth 8-6157] synthesizing module 'receiver' [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/reciver.v:22]
	Parameter BIT_RATE bound to: 9600 - type: integer 
	Parameter BIT_P bound to: 104166 - type: integer 
	Parameter CLK_HZ bound to: 50000000 - type: integer 
	Parameter CLK_P bound to: 10 - type: integer 
	Parameter PAYLOAD_BITS bound to: 8 - type: integer 
	Parameter STOP_BITS bound to: 1 - type: integer 
	Parameter CYCLES_PER_BIT bound to: 10416 - type: integer 
	Parameter COUNT_REG_LEN bound to: 15 - type: integer 
	Parameter FSM_IDLE bound to: 0 - type: integer 
	Parameter FSM_START bound to: 1 - type: integer 
	Parameter FSM_RECV bound to: 2 - type: integer 
	Parameter FSM_STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'receiver' (3#1) [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/reciver.v:22]
INFO: [Synth 8-6155] done synthesizing module 'UART' (4#1) [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/sources_1/new/Top.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2446.285 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2446.285 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2446.285 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc]
Finished Parsing XDC File [D:/UNI/GIKI-Tapeout/reciver/reciver.srcs/constrs_1/new/keys.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2465.160 ; gain = 18.875
12 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Apr 19 00:38:20 2024] Launched impl_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Apr 19 00:39:35 2024] Launched synth_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1/runme.log
[Fri Apr 19 00:39:35 2024] Launched impl_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6EBF2A
set_property PROGRAM.FILE {D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/UART.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/UART.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1

update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Apr 19 00:42:35 2024] Launched synth_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1/runme.log
[Fri Apr 19 00:42:35 2024] Launched impl_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/UART.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Apr 19 00:46:43 2024] Launched synth_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1/runme.log
[Fri Apr 19 00:46:43 2024] Launched impl_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/UART.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Apr 19 00:51:00 2024] Launched synth_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1/runme.log
[Fri Apr 19 00:51:00 2024] Launched impl_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/UART.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1

update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Apr 19 00:54:09 2024] Launched synth_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/synth_1/runme.log
[Fri Apr 19 00:54:09 2024] Launched impl_1...
Run output will be captured here: D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/UNI/GIKI-Tapeout/reciver/reciver.runs/impl_1/UART.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 19 00:57:04 2024...
