{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761646169745 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761646169746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 28 13:09:29 2025 " "Processing started: Tue Oct 28 13:09:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761646169746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761646169746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off elevator_system -c elevator_system " "Command: quartus_map --read_settings_files=on --write_settings_files=off elevator_system -c elevator_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761646169746 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761646170035 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761646170035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-rtl " "Found design unit 1: timer-rtl" {  } { { "timer.vhd" "" { Text "C:/Users/youss/Downloads/ComputerArchitectureLearningJourney/lab4/src/timer.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761646175435 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.vhd" "" { Text "C:/Users/youss/Downloads/ComputerArchitectureLearningJourney/lab4/src/timer.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761646175435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761646175435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ssd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ssd-behavior " "Found design unit 1: ssd-behavior" {  } { { "ssd.vhd" "" { Text "C:/Users/youss/Downloads/ComputerArchitectureLearningJourney/lab4/src/ssd.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761646175437 ""} { "Info" "ISGN_ENTITY_NAME" "1 ssd " "Found entity 1: ssd" {  } { { "ssd.vhd" "" { Text "C:/Users/youss/Downloads/ComputerArchitectureLearningJourney/lab4/src/ssd.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761646175437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761646175437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "request_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file request_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Request_handler-behavior " "Found design unit 1: Request_handler-behavior" {  } { { "request_handler.vhd" "" { Text "C:/Users/youss/Downloads/ComputerArchitectureLearningJourney/lab4/src/request_handler.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761646175438 ""} { "Info" "ISGN_ENTITY_NAME" "1 Request_handler " "Found entity 1: Request_handler" {  } { { "request_handler.vhd" "" { Text "C:/Users/youss/Downloads/ComputerArchitectureLearningJourney/lab4/src/request_handler.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761646175438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761646175438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevator_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file elevator_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Elevator_system-structural " "Found design unit 1: Elevator_system-structural" {  } { { "elevator_system.vhd" "" { Text "C:/Users/youss/Downloads/ComputerArchitectureLearningJourney/lab4/src/elevator_system.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761646175440 ""} { "Info" "ISGN_ENTITY_NAME" "1 Elevator_system " "Found entity 1: Elevator_system" {  } { { "elevator_system.vhd" "" { Text "C:/Users/youss/Downloads/ComputerArchitectureLearningJourney/lab4/src/elevator_system.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761646175440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761646175440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevator_controller.vhd 3 1 " "Found 3 design units, including 1 entities, in source file elevator_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 elevator_types " "Found design unit 1: elevator_types" {  } { { "elevator_controller.vhd" "" { Text "C:/Users/youss/Downloads/ComputerArchitectureLearningJourney/lab4/src/elevator_controller.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761646175441 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Elevator_controller-behavior " "Found design unit 2: Elevator_controller-behavior" {  } { { "elevator_controller.vhd" "" { Text "C:/Users/youss/Downloads/ComputerArchitectureLearningJourney/lab4/src/elevator_controller.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761646175441 ""} { "Info" "ISGN_ENTITY_NAME" "1 Elevator_controller " "Found entity 1: Elevator_controller" {  } { { "elevator_controller.vhd" "" { Text "C:/Users/youss/Downloads/ComputerArchitectureLearningJourney/lab4/src/elevator_controller.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761646175441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761646175441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevator_system_hw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file elevator_system_hw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 elevator_system_hw-wrapper " "Found design unit 1: elevator_system_hw-wrapper" {  } { { "elevator_system_hw.vhd" "" { Text "C:/Users/youss/Downloads/ComputerArchitectureLearningJourney/lab4/src/elevator_system_hw.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761646175442 ""} { "Info" "ISGN_ENTITY_NAME" "1 elevator_system_hw " "Found entity 1: elevator_system_hw" {  } { { "elevator_system_hw.vhd" "" { Text "C:/Users/youss/Downloads/ComputerArchitectureLearningJourney/lab4/src/elevator_system_hw.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761646175442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761646175442 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "elevator_system_hw " "Elaborating entity \"elevator_system_hw\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761646175462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Elevator_system Elevator_system:elevator_inst " "Elaborating entity \"Elevator_system\" for hierarchy \"Elevator_system:elevator_inst\"" {  } { { "elevator_system_hw.vhd" "elevator_inst" { Text "C:/Users/youss/Downloads/ComputerArchitectureLearningJourney/lab4/src/elevator_system_hw.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761646175464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Request_handler Elevator_system:elevator_inst\|Request_handler:request_handler_inst " "Elaborating entity \"Request_handler\" for hierarchy \"Elevator_system:elevator_inst\|Request_handler:request_handler_inst\"" {  } { { "elevator_system.vhd" "request_handler_inst" { Text "C:/Users/youss/Downloads/ComputerArchitectureLearningJourney/lab4/src/elevator_system.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761646175464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Elevator_controller Elevator_system:elevator_inst\|Elevator_controller:elevator_controller_inst " "Elaborating entity \"Elevator_controller\" for hierarchy \"Elevator_system:elevator_inst\|Elevator_controller:elevator_controller_inst\"" {  } { { "elevator_system.vhd" "elevator_controller_inst" { Text "C:/Users/youss/Downloads/ComputerArchitectureLearningJourney/lab4/src/elevator_system.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761646175466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer Elevator_system:elevator_inst\|Elevator_controller:elevator_controller_inst\|timer:movement_timer " "Elaborating entity \"timer\" for hierarchy \"Elevator_system:elevator_inst\|Elevator_controller:elevator_controller_inst\|timer:movement_timer\"" {  } { { "elevator_controller.vhd" "movement_timer" { Text "C:/Users/youss/Downloads/ComputerArchitectureLearningJourney/lab4/src/elevator_controller.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761646175467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ssd Elevator_system:elevator_inst\|ssd:ssd_inst " "Elaborating entity \"ssd\" for hierarchy \"Elevator_system:elevator_inst\|ssd:ssd_inst\"" {  } { { "elevator_system.vhd" "ssd_inst" { Text "C:/Users/youss/Downloads/ComputerArchitectureLearningJourney/lab4/src/elevator_system.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761646175468 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1761646176079 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1761646176392 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761646176392 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "163 " "Implemented 163 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1761646176419 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1761646176419 ""} { "Info" "ICUT_CUT_TM_LCELLS" "144 " "Implemented 144 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1761646176419 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1761646176419 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4932 " "Peak virtual memory: 4932 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761646176436 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 28 13:09:36 2025 " "Processing ended: Tue Oct 28 13:09:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761646176436 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761646176436 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761646176436 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761646176436 ""}
