In mode: Internal_scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  ...checking vector rules...
  ...checking clock rules...
  ...checking scan chain rules...
  ...checking scan compression rules...
  ...checking X-state rules...
  ...checking tristate rules...
  ...extracting scan details...

-----------------------------------------------------------------
Begin Other violations...

Warning: Cell U0_CLK_GATE/U0_TLATNCAX12M has constant 1 value. (TEST-505)

Other violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 1

-----------------------------------------------------------------

1 OTHER VIOLATION
     1 Cell is constant 1 violation (TEST-505)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  1 out of 279 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   1 cell has constant 1 value
         U0_CLK_GATE/U0_TLATNCAX12M
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 278 cells are valid scan cells
         U0_REF_RST_SYNC/SYNC_FF2_reg
         U0_REF_RST_SYNC/SYNC_FF1_reg
         U1_UART_RST_SYNC/SYNC_FF1_reg
         U1_UART_RST_SYNC/SYNC_FF2_reg
         U0_RX_DATA_SYNC/Enable_FF_reg
         U0_RX_DATA_SYNC/Sync_Bus_reg[7]
         U0_RX_DATA_SYNC/Sync_Bus_reg[3]
         U0_RX_DATA_SYNC/Sync_Bus_reg[6]
         U0_RX_DATA_SYNC/Sync_Bus_reg[5]
         U0_RX_DATA_SYNC/Sync_Bus_reg[4]
         U0_RX_DATA_SYNC/Sync_Bus_reg[2]
         U0_RX_DATA_SYNC/Sync_Bus_reg[1]
         U0_RX_DATA_SYNC/Sync_Bus_reg[0]
         U0_RX_DATA_SYNC/Enable_Pulse_reg
         U0_RX_DATA_SYNC/SYNC_FE1_reg
         U0_RX_DATA_SYNC/SYNC_FE2_reg
         U0_PULSE_GEN/rcv_flop_reg
         U0_PULSE_GEN/pls_flop_reg
         U0_TX_ClkDiv/div_clk_reg
         U0_TX_ClkDiv/count_reg[6]
         U0_TX_ClkDiv/count_reg[0]
         U0_TX_ClkDiv/count_reg[5]
         U0_TX_ClkDiv/count_reg[4]
         U0_TX_ClkDiv/count_reg[3]
         U0_TX_ClkDiv/count_reg[2]
         U0_TX_ClkDiv/count_reg[1]
         U0_TX_ClkDiv/odd_edge_tog_reg
         U1_RX_ClkDiv/div_clk_reg
         U1_RX_ClkDiv/count_reg[6]
         U1_RX_ClkDiv/count_reg[0]
         U1_RX_ClkDiv/count_reg[5]
         U1_RX_ClkDiv/count_reg[4]
         U1_RX_ClkDiv/count_reg[3]
         U1_RX_ClkDiv/count_reg[2]
         U1_RX_ClkDiv/count_reg[1]
         U1_RX_ClkDiv/odd_edge_tog_reg
         U0_SYS_CTRL/Func_Reg_reg[3]
         U0_SYS_CTRL/Func_Reg_reg[2]
         U0_SYS_CTRL/Func_Reg_reg[1]
         U0_SYS_CTRL/Func_Reg_reg[0]
         U0_SYS_CTRL/Addr_Reg_reg[0]
         U0_SYS_CTRL/Addr_Reg_reg[1]
         U0_SYS_CTRL/Current_State_reg[0]
         U0_SYS_CTRL/Current_State_reg[3]
         U0_SYS_CTRL/Current_State_reg[2]
         U0_SYS_CTRL/Current_State_reg[1]
         U0_SYS_CTRL/Addr_Reg_reg[2]
         U0_RegFile/RegMem_reg[5][7]
         U0_RegFile/RegMem_reg[5][6]
         U0_RegFile/RegMem_reg[5][5]
         U0_RegFile/RegMem_reg[5][4]
         U0_RegFile/RegMem_reg[5][3]
         U0_RegFile/RegMem_reg[5][2]
         U0_RegFile/RegMem_reg[5][1]
         U0_RegFile/RegMem_reg[5][0]
         U0_RegFile/RegMem_reg[7][7]
         U0_RegFile/RegMem_reg[7][6]
         U0_RegFile/RegMem_reg[7][5]
         U0_RegFile/RegMem_reg[7][4]
         U0_RegFile/RegMem_reg[7][3]
         U0_RegFile/RegMem_reg[7][2]
         U0_RegFile/RegMem_reg[7][1]
         U0_RegFile/RegMem_reg[7][0]
         U0_RegFile/RegMem_reg[6][7]
         U0_RegFile/RegMem_reg[6][6]
         U0_RegFile/RegMem_reg[6][5]
         U0_RegFile/RegMem_reg[6][4]
         U0_RegFile/RegMem_reg[6][3]
         U0_RegFile/RegMem_reg[6][2]
         U0_RegFile/RegMem_reg[6][1]
         U0_RegFile/RegMem_reg[6][0]
         U0_RegFile/RegMem_reg[4][7]
         U0_RegFile/RegMem_reg[4][6]
         U0_RegFile/RegMem_reg[4][5]
         U0_RegFile/RegMem_reg[4][4]
         U0_RegFile/RegMem_reg[4][3]
         U0_RegFile/RegMem_reg[4][2]
         U0_RegFile/RegMem_reg[4][1]
         U0_RegFile/RegMem_reg[4][0]
         U0_RegFile/RdData_reg[7]
         U0_RegFile/RdData_reg[6]
         U0_RegFile/RdData_reg[5]
         U0_RegFile/RdData_reg[4]
         U0_RegFile/RdData_reg[3]
         U0_RegFile/RdData_reg[2]
         U0_RegFile/RdData_reg[1]
         U0_RegFile/RdData_reg[0]
         U0_RegFile/RegMem_reg[3][0]
         U0_RegFile/RegMem_reg[1][6]
         U0_RegFile/RegMem_reg[0][7]
         U0_RegFile/RegMem_reg[0][6]
         U0_RegFile/RegMem_reg[0][5]
         U0_RegFile/RegMem_reg[0][4]
         U0_RegFile/RegMem_reg[0][3]
         U0_RegFile/RegMem_reg[0][2]
         U0_RegFile/RegMem_reg[0][1]
         U0_RegFile/RegMem_reg[0][0]
         U0_RegFile/RegMem_reg[2][1]
         U0_RegFile/RegMem_reg[2][0]
         U0_RegFile/RegMem_reg[1][1]
         U0_RegFile/RegMem_reg[1][5]
         U0_RegFile/RegMem_reg[1][4]
         U0_RegFile/RegMem_reg[1][7]
         U0_RegFile/RegMem_reg[1][3]
         U0_RegFile/RegMem_reg[1][2]
         U0_RegFile/RegMem_reg[1][0]
         U0_RegFile/RegMem_reg[3][6]
         U0_RegFile/RegMem_reg[3][7]
         U0_RegFile/RegMem_reg[3][5]
         U0_RegFile/RegMem_reg[3][4]
         U0_RegFile/RegMem_reg[3][2]
         U0_RegFile/RegMem_reg[3][3]
         U0_RegFile/RdData_Valid_reg
         U0_RegFile/RegMem_reg[3][1]
         U0_RegFile/RegMem_reg[2][3]
         U0_RegFile/RegMem_reg[2][2]
         U0_RegFile/RegMem_reg[2][4]
         U0_RegFile/RegMem_reg[2][7]
         U0_RegFile/RegMem_reg[2][6]
         U0_RegFile/RegMem_reg[2][5]
         U0_ALU/ALU_OUT_reg[15]
         U0_ALU/ALU_OUT_reg[14]
         U0_ALU/ALU_OUT_reg[13]
         U0_ALU/ALU_OUT_reg[12]
         U0_ALU/ALU_OUT_reg[11]
         U0_ALU/ALU_OUT_reg[10]
         U0_ALU/ALU_OUT_reg[9]
         U0_ALU/ALU_OUT_reg[8]
         U0_ALU/ALU_OUT_reg[7]
         U0_ALU/ALU_OUT_reg[6]
         U0_ALU/ALU_OUT_reg[5]
         U0_ALU/ALU_OUT_reg[4]
         U0_ALU/ALU_OUT_reg[3]
         U0_ALU/ALU_OUT_reg[2]
         U0_ALU/ALU_OUT_reg[1]
         U0_ALU/ALU_OUT_reg[0]
         U0_ALU/OUT_VALID_reg
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[5][7]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[5][6]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[5][5]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[5][4]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[5][3]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[5][2]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[5][1]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[5][0]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[1][7]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[1][6]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[1][5]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[1][4]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[1][3]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[1][2]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[1][1]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[1][0]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[7][7]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[7][6]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[7][5]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[7][4]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[7][3]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[7][2]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[7][1]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[7][0]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[3][7]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[3][6]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[3][5]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[3][4]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[3][3]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[3][2]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[3][1]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[3][0]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[6][7]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[6][6]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[6][5]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[6][4]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[6][3]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[6][2]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[6][1]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[6][0]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[2][7]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[2][6]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[2][5]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[2][4]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[2][3]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[2][2]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[2][1]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[2][0]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[4][7]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[4][6]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[4][5]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[4][4]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[4][3]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[4][2]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[4][1]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[4][0]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[0][7]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[0][6]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[0][5]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[0][4]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[0][3]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[0][2]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[0][1]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[0][0]
         U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[3]
         U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[2]
         U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[0]
         U0_ASYNC_FIFO/U_FIFO_WR/W_PTR_reg[1]
         U0_ASYNC_FIFO/U_SYNC_W2R/sync_ff_reg[3]
         U0_ASYNC_FIFO/U_SYNC_W2R/sync_ff_reg[2]
         U0_ASYNC_FIFO/U_SYNC_W2R/sync_ff_reg[1]
         U0_ASYNC_FIFO/U_SYNC_W2R/sync_ff_reg[0]
         U0_ASYNC_FIFO/U_SYNC_W2R/meta_ff_reg[3]
         U0_ASYNC_FIFO/U_SYNC_W2R/meta_ff_reg[2]
         U0_ASYNC_FIFO/U_SYNC_W2R/meta_ff_reg[1]
         U0_ASYNC_FIFO/U_SYNC_W2R/meta_ff_reg[0]
         U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[3]
         U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[2]
         U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[1]
         U0_ASYNC_FIFO/U_FIFO_RD/R_PTR_reg[0]
         U0_ASYNC_FIFO/U_SYNC_R2W/sync_ff_reg[3]
         U0_ASYNC_FIFO/U_SYNC_R2W/sync_ff_reg[2]
         U0_ASYNC_FIFO/U_SYNC_R2W/sync_ff_reg[1]
         U0_ASYNC_FIFO/U_SYNC_R2W/sync_ff_reg[0]
         U0_ASYNC_FIFO/U_SYNC_R2W/meta_ff_reg[3]
         U0_ASYNC_FIFO/U_SYNC_R2W/meta_ff_reg[2]
         U0_ASYNC_FIFO/U_SYNC_R2W/meta_ff_reg[1]
         U0_ASYNC_FIFO/U_SYNC_R2W/meta_ff_reg[0]
         U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[0]
         U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[6]
         U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[5]
         U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[4]
         U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[3]
         U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[2]
         U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[1]
         U0_UART/U0_UART_TX/U_Serializer/Store_Data_reg[7]
         U0_UART/U0_UART_TX/U_Serializer/Ser_Counter_reg[2]
         U0_UART/U0_UART_TX/U_Serializer/Ser_Counter_reg[0]
         U0_UART/U0_UART_TX/U_Serializer/Ser_Counter_reg[1]
         U0_UART/U0_UART_TX/U_TX_FSM/Current_State_reg[2]
         U0_UART/U0_UART_TX/U_TX_FSM/Current_State_reg[1]
         U0_UART/U0_UART_TX/U_TX_FSM/Current_State_reg[0]
         U0_UART/U0_UART_TX/U_TX_FSM/Busy_reg
         U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[2]
         U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[5]
         U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[1]
         U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[4]
         U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[0]
         U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[3]
         U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[6]
         U0_UART/U0_UART_TX/U_Parity/Store_Data_reg[7]
         U0_UART/U0_UART_TX/U_Parity/Par_bit_reg
         U0_UART/U0_UART_TX/U_MUX/TX_Out_reg
         U0_UART/U0_UART_RX/U_RX_FSM/Current_State_reg[0]
         U0_UART/U0_UART_RX/U_RX_FSM/Current_State_reg[2]
         U0_UART/U0_UART_RX/U_RX_FSM/Current_State_reg[1]
         U0_UART/U0_UART_RX/U_Parity_Check/Par_Err_reg
         U0_UART/U0_UART_RX/U_Sampler/Sampled_Bit_reg
         U0_UART/U0_UART_RX/U_Sampler/Sample2_reg
         U0_UART/U0_UART_RX/U_Sampler/Sample1_reg
         U0_UART/U0_UART_RX/U_Sampler/Sample3_reg
         U0_UART/U0_UART_RX/U_Counter/Bit_Cnt_reg[1]
         U0_UART/U0_UART_RX/U_Counter/Bit_Cnt_reg[0]
         U0_UART/U0_UART_RX/U_Counter/Bit_Cnt_reg[2]
         U0_UART/U0_UART_RX/U_Counter/Bit_Cnt_reg[3]
         U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[5]
         U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[0]
         U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[3]
         U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[2]
         U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[1]
         U0_UART/U0_UART_RX/U_Counter/Edge_Cnt_reg[4]
         U0_UART/U0_UART_RX/U_Deserializer/P_Data_reg[0]
         U0_UART/U0_UART_RX/U_Deserializer/P_Data_reg[5]
         U0_UART/U0_UART_RX/U_Deserializer/P_Data_reg[1]
         U0_UART/U0_UART_RX/U_Deserializer/P_Data_reg[4]
         U0_UART/U0_UART_RX/U_Deserializer/P_Data_reg[7]
         U0_UART/U0_UART_RX/U_Deserializer/P_Data_reg[3]
         U0_UART/U0_UART_RX/U_Deserializer/P_Data_reg[6]
         U0_UART/U0_UART_RX/U_Deserializer/P_Data_reg[2]
         U0_UART/U0_UART_RX/U_Start/strt_glitch_reg
         U0_UART/U0_UART_RX/U_Stop/stp_err_reg

....Inferring feed-through connections....
Information: Test design rule checking completed. (TEST-123)
  Running test coverage estimation...
 13612 faults were added to fault list.
 0            6925   4160         1/0/0    68.96%      0.00
 0            1395   2760         5/0/0    79.26%      0.01
 0             830   1928         6/0/1    85.39%      0.01
 0             443   1482         9/0/1    88.67%      0.01
 0             358   1120        13/0/1    91.34%      0.01
 0             236    876        19/0/1    93.13%      0.01
 0             197    672        25/0/2    94.64%      0.01
 0             111    552        32/0/3    95.52%      0.01
 0             113    420        41/0/3    96.49%      0.02
 0              89    305        48/0/3    97.33%      0.02
 0              77    206        61/0/3    98.06%      0.02
 0              51    132        80/0/5    98.61%      0.02
 0              54     47       100/0/5    99.24%      0.02
 0              37      9       101/0/5    99.52%      0.02
 
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                           0
 -----------------------------------------------
 

     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT      13357
 Possibly detected                PT          0
 Undetectable                     UD        191
 ATPG untestable                  AU         55
 Not detected                     ND          9
 -----------------------------------------------
 total faults                             13612
 test coverage                            99.52%
 -----------------------------------------------
  Information: The test coverage above may be inferior
               than the real test coverage with customized
               protocol and test simulation library.
1
