<snippet>
  <tabTrigger>spro</tabTrigger>
  <scope>source.vhdl</scope>
  <content>
------------------------------------------------------
-- ${1:identifier}
------------------------------------------------------
${1:identifier} : process( ${2:all} )
begin
	if( rising_edge(${3:clk_i}) ) then
		$0
	end if ;
end process ; -- ${1:identifier}</content>
  <description>synchronous process</description>
</snippet>