
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035228                       # Number of seconds simulated
sim_ticks                                 35227611228                       # Number of ticks simulated
final_tick                               564791991165                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 325023                       # Simulator instruction rate (inst/s)
host_op_rate                                   410384                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2593519                       # Simulator tick rate (ticks/s)
host_mem_usage                               16939716                       # Number of bytes of host memory used
host_seconds                                 13582.94                       # Real time elapsed on the host
sim_insts                                  4414763438                       # Number of instructions simulated
sim_ops                                    5574216149                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       560896                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       279680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       262912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       358272                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1468544                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1248384                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1248384                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4382                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2185                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2054                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2799                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 11473                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9753                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9753                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36335                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     15922056                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50869                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      7939227                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        58136                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      7463237                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        47236                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     10170204                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                41687300                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36335                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50869                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        58136                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        47236                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             192576                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          35437657                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               35437657                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          35437657                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36335                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     15922056                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50869                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      7939227                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        58136                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      7463237                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        47236                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     10170204                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               77124957                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84478685                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30978326                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25408740                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2013939                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13221758                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12099555                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3163251                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87356                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32018893                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170117519                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30978326                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15262806                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36577552                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10800758                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6263030                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15666265                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       806293                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83613835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.500725                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.336802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47036283     56.25%     56.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3646955      4.36%     60.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3199809      3.83%     64.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3437358      4.11%     68.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3026780      3.62%     72.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1581446      1.89%     74.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1029105      1.23%     75.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2701212      3.23%     78.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17954887     21.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83613835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.366700                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.013733                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33681557                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5846562                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34795449                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       542344                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8747914                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5075998                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6894                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201796795                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        50995                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8747914                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35344456                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2409268                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       755618                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33645466                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2711105                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194979068                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        12338                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1689596                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       750306                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           99                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270727603                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909253162                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909253162                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102468339                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33843                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17821                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7219465                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19249318                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10028853                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       242809                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2978107                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183886531                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33830                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147809032                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       283053                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60972345                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186226028                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1786                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83613835                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.767758                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.911852                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29443145     35.21%     35.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17874601     21.38%     56.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11855223     14.18%     70.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7622274      9.12%     79.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7598402      9.09%     88.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4424504      5.29%     94.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3386955      4.05%     98.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       750543      0.90%     99.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       658188      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83613835                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084177     69.98%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            43      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203431     13.13%     83.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       261675     16.89%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121577287     82.25%     82.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2014633      1.36%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15745556     10.65%     94.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8455534      5.72%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147809032                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.749661                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1549326                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010482                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381064274                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244893766                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143650411                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149358358                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263563                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7037189                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          521                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1086                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2287180                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          570                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8747914                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1675087                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       162342                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183920361                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       317676                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19249318                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10028853                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17808                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        118330                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         8025                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1086                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1232520                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1125908                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2358428                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145219216                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14801324                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2589812                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            23009796                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20583814                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8208472                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.719004                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143798005                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143650411                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93713956                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261714908                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.700434                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358076                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61501293                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2039203                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74865921                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.635216                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.175143                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29559525     39.48%     39.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20450599     27.32%     66.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8381844     11.20%     78.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4294544      5.74%     83.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3678998      4.91%     88.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1805349      2.41%     91.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1986733      2.65%     93.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1005766      1.34%     95.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3702563      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74865921                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3702563                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255086571                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376602496                       # The number of ROB writes
system.switch_cpus0.timesIdled                  39296                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 864850                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.844787                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.844787                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.183731                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.183731                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655698750                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197008358                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189259020                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84478685                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31356680                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25563495                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2093956                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13286546                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12264378                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3380848                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        92854                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31373313                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172232941                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31356680                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15645226                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38270798                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11126722                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5123404                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15487493                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1014869                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83774478                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.548011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        45503680     54.32%     54.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2532749      3.02%     57.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4740292      5.66%     63.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4712624      5.63%     68.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2928237      3.50%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2327210      2.78%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1456046      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1367345      1.63%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18206295     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83774478                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.371179                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.038774                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32713921                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5065002                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36764191                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       224653                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9006704                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5304808                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          258                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     206655058                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1356                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9006704                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35088590                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         997872                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       821193                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34569012                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3291101                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     199262826                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1367397                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1008375                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    279764666                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    929631687                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    929631687                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173084407                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       106680251                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35509                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17044                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9165745                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18445363                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9412250                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       118074                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3326784                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         187868813                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34088                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149667821                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       292523                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63512986                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    194270637                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     83774478                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.786556                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896988                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28514431     34.04%     34.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18244529     21.78%     55.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12122947     14.47%     70.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7902631      9.43%     79.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8323496      9.94%     89.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4025926      4.81%     94.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3177131      3.79%     98.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       723991      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       739396      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83774478                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         931611     72.49%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        177640     13.82%     86.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       175887     13.69%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125190676     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2010663      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17043      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14483046      9.68%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7966393      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149667821                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.771664                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1285138                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008587                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    384687778                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    251416233                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146243043                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150952959                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       467183                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7161875                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1991                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          347                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2264189                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9006704                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         518535                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        90844                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    187902904                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       375373                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18445363                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9412250                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17044                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71483                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          347                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1309770                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1162855                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2472625                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147687446                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13819324                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1980372                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21598775                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20940635                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7779451                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.748221                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146289468                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146243043                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93217422                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        267512904                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.731124                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348460                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100804077                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124119386                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63783985                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34088                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2119283                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74767774                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.660065                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150382                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28183206     37.69%     37.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21028126     28.12%     65.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8738285     11.69%     77.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4356474      5.83%     83.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4348625      5.82%     89.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1758687      2.35%     91.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1766597      2.36%     93.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       944441      1.26%     95.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3643333      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74767774                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100804077                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124119386                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18431546                       # Number of memory references committed
system.switch_cpus1.commit.loads             11283487                       # Number of loads committed
system.switch_cpus1.commit.membars              17044                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17915275                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111822077                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2559959                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3643333                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           259027812                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          384819282                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32280                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 704207                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100804077                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124119386                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100804077                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.838048                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.838048                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.193249                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.193249                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       663438676                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203145978                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      189830657                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34088                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84478685                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31929233                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26052123                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2131323                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13560189                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12581621                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3303161                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93570                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33090268                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             173471007                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31929233                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15884782                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37606274                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11119737                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4492844                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16112075                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       824194                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84160190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.548911                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.341689                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46553916     55.32%     55.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3089529      3.67%     58.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4607401      5.47%     64.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3206347      3.81%     68.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2239523      2.66%     70.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2190260      2.60%     73.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1332853      1.58%     75.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2835959      3.37%     78.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18104402     21.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84160190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.377956                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.053429                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34020924                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4730733                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35913276                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       524740                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8970511                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5377215                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          321                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     207796738                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1655                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8970511                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35927828                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         511905                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1467298                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34492049                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2790594                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     201628516                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1163514                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       949200                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    282821798                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    938589989                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    938589989                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    174109131                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       108712664                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36326                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17363                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8286525                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18489111                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9464566                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       111933                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3078230                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         187896522                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34656                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150109183                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       298673                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     62637703                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    191678850                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           64                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84160190                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.783613                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.916254                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29800361     35.41%     35.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16834103     20.00%     55.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12378700     14.71%     70.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8128714      9.66%     79.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8144948      9.68%     89.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3932793      4.67%     94.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3492211      4.15%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       652365      0.78%     99.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       795995      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84160190                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         818582     71.24%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        162083     14.11%     85.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       168348     14.65%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    125568291     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1894877      1.26%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17296      0.01%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14756989      9.83%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7871730      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150109183                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.776888                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1149013                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007655                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    385826242                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    250569266                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    145953626                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151258196                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       468506                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7175660                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6195                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          387                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2270240                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8970511                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         271707                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        50080                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    187931180                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       647570                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18489111                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9464566                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17360                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         42064                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          387                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1299436                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1157855                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2457291                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147348158                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13788001                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2761025                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21470359                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20938666                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7682358                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.744205                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146016338                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            145953626                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         94571092                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        268715213                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.727698                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351938                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101231819                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124782611                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63148787                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34592                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2148407                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75189679                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.659571                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.177150                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28486224     37.89%     37.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21657226     28.80%     66.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8181550     10.88%     77.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4580343      6.09%     83.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3892672      5.18%     88.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1740098      2.31%     91.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1664078      2.21%     93.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1134294      1.51%     94.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3853194      5.12%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75189679                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101231819                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124782611                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18507777                       # Number of memory references committed
system.switch_cpus2.commit.loads             11313451                       # Number of loads committed
system.switch_cpus2.commit.membars              17296                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18104616                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112336502                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2580875                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3853194                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           259267883                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          384838923                       # The number of ROB writes
system.switch_cpus2.timesIdled                  18389                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 318495                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101231819                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124782611                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101231819                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.834507                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.834507                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.198312                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.198312                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       661773764                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      203049248                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      190959108                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34592                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                84478685                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31112434                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25320168                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2078726                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13295343                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12276409                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3206883                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        91815                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34395470                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             169923517                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31112434                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15483292                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             35718200                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10662506                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5013411                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16813474                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       834915                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     83675567                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.501297                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.301879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        47957367     57.31%     57.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1927353      2.30%     59.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2520939      3.01%     62.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3786739      4.53%     67.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3678932      4.40%     71.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2793582      3.34%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1658689      1.98%     76.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2483512      2.97%     79.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        16868454     20.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     83675567                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.368287                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.011437                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        35530542                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4894251                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         34434747                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       267813                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8548213                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5268984                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          262                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     203318072                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1363                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8548213                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        37414106                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1001821                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1151850                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         32775206                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2784365                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     197412513                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          688                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1202363                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       874441                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    275064999                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    919421586                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    919421586                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    171120855                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       103944094                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        41835                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23617                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7850540                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18297493                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9701080                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       188518                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3262840                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         183485591                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        39815                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        147814644                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       271639                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     59609870                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    181377970                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6407                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     83675567                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.766521                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.897354                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     28752100     34.36%     34.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18506645     22.12%     56.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11971198     14.31%     70.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8135232      9.72%     80.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7612206      9.10%     89.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4065789      4.86%     94.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2989735      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       897568      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       745094      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     83675567                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         724996     69.25%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             7      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        149066     14.24%     83.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       172913     16.52%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    123003733     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2088741      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16705      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14588730      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8116735      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     147814644                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.749727                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1046982                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007083                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    380623475                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    243136105                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    143674616                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     148861626                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       501545                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7005454                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2272                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          866                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2463310                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          191                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8548213                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         580488                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        97910                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    183525411                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1262195                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18297493                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9701080                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23111                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         73834                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          866                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1274101                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1168656                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2442757                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    144994091                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13735907                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2820552                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21674812                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20308149                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7938905                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.716339                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             143712365                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            143674616                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         92315404                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        259256189                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.700720                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356078                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    100216596                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    123170524                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     60355059                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33408                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2113033                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     75127354                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.639490                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.154898                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     28659902     38.15%     38.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21731296     28.93%     67.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7999489     10.65%     77.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4583341      6.10%     83.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3826733      5.09%     88.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1900482      2.53%     91.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1863515      2.48%     93.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       800973      1.07%     94.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3761623      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     75127354                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    100216596                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     123170524                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18529806                       # Number of memory references committed
system.switch_cpus3.commit.loads             11292036                       # Number of loads committed
system.switch_cpus3.commit.membars              16704                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17665561                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        111021508                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2513210                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3761623                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           254891314                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          375603875                       # The number of ROB writes
system.switch_cpus3.timesIdled                  32029                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 803118                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          100216596                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            123170524                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    100216596                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.842961                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.842961                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.186294                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.186294                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       652489542                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      198447600                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      187765047                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33408                       # number of misc regfile writes
system.l2.replacements                          11473                       # number of replacements
system.l2.tagsinuse                      131071.989157                       # Cycle average of tags in use
system.l2.total_refs                          2672874                       # Total number of references to valid blocks.
system.l2.sampled_refs                         142545                       # Sample count of references to valid blocks.
system.l2.avg_refs                          18.751089                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         35216.506712                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.997527                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2280.686930                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.997705                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1101.642048                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     15.007470                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1038.327498                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.997049                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1416.448681                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst             40.918044                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          25829.845002                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                     2                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          23890.124430                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.inst             84.670631                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data          16237.698857                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.inst              1.945301                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data          23879.175271                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.268681                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000076                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.017400                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000107                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.008405                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000114                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.007922                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.010807                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000312                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.197066                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000015                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.182267                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.inst             0.000646                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.123884                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.inst             0.000015                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.182184                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        90861                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        37067                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        31325                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        49481                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  208735                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            84893                       # number of Writeback hits
system.l2.Writeback_hits::total                 84893                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        90861                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        37067                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        31325                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        49481                       # number of demand (read+write) hits
system.l2.demand_hits::total                   208735                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        90861                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        37067                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        31325                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        49481                       # number of overall hits
system.l2.overall_hits::total                  208735                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4382                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2185                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         2054                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         2797                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 11471                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4382                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2185                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         2054                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         2799                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11473                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4382                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2185                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         2054                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         2799                       # number of overall misses
system.l2.overall_misses::total                 11473                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       442699                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    234228689                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       618988                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    124236862                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       719292                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    114121167                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       530646                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    151496145                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       626394488                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       130505                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        130505                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       442699                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    234228689                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       618988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    124236862                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       719292                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    114121167                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       530646                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    151626650                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        626524993                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       442699                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    234228689                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       618988                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    124236862                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       719292                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    114121167                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       530646                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    151626650                       # number of overall miss cycles
system.l2.overall_miss_latency::total       626524993                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95243                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39252                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33379                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        52278                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              220206                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        84893                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             84893                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 2                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95243                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39252                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33379                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        52280                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               220208                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95243                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39252                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33379                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        52280                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              220208                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.046009                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.055666                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.941176                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.061536                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.053502                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.052092                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.046009                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.055666                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.941176                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.061536                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.053539                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.052101                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.046009                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.055666                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.941176                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.061536                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.053539                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.052101                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44269.900000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 53452.462118                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44213.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 56858.975744                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 44955.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 55560.451315                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 40818.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 54163.798713                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54606.789992                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 65252.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 65252.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44269.900000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 53452.462118                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44213.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 56858.975744                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 44955.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 55560.451315                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 40818.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 54171.722044                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54608.645777                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44269.900000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 53452.462118                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44213.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 56858.975744                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 44955.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 55560.451315                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 40818.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 54171.722044                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54608.645777                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9753                       # number of writebacks
system.l2.writebacks::total                      9753                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4382                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2185                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         2054                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         2797                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            11471                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4382                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2185                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         2054                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         2799                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11473                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4382                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2185                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         2054                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         2799                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11473                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       384792                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    208749009                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       537421                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    111638506                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       627854                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    102230803                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       456158                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    135215332                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    559839875                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       119515                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       119515                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       384792                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    208749009                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       537421                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    111638506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       627854                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    102230803                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       456158                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    135334847                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    559959390                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       384792                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    208749009                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       537421                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    111638506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       627854                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    102230803                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       456158                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    135334847                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    559959390                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.046009                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.055666                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.941176                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.061536                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.053502                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.052092                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.046009                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.055666                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.941176                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.061536                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.053539                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.052101                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.046009                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.055666                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.941176                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.061536                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.053539                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.052101                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38479.200000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 47637.838658                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 38387.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 51093.137757                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 39240.875000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 49771.569133                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 35089.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 48342.986056                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48804.801238                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 59757.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59757.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38479.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 47637.838658                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 38387.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 51093.137757                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 39240.875000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 49771.569133                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 35089.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 48351.142194                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48806.710538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38479.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 47637.838658                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 38387.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 51093.137757                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 39240.875000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 49771.569133                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 35089.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 48351.142194                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48806.710538                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997526                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015673915                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846679.845455                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997526                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15666254                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15666254                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15666254                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15666254                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15666254                       # number of overall hits
system.cpu0.icache.overall_hits::total       15666254                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       531097                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       531097                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       531097                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       531097                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       531097                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       531097                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15666265                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15666265                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15666265                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15666265                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15666265                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15666265                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 48281.545455                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 48281.545455                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 48281.545455                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 48281.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 48281.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 48281.545455                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       452699                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       452699                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       452699                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       452699                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       452699                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       452699                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45269.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 45269.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 45269.900000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 45269.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 45269.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 45269.900000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95243                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191905305                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95499                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2009.500675                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.487290                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.512710                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915966                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084034                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11640949                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11640949                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709465                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709465                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17047                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17047                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19350414                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19350414                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19350414                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19350414                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       352519                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       352519                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           60                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           60                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       352579                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        352579                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       352579                       # number of overall misses
system.cpu0.dcache.overall_misses::total       352579                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8823240423                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8823240423                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2028762                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2028762                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8825269185                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8825269185                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8825269185                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8825269185                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11993468                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11993468                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17047                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17047                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19702993                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19702993                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19702993                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19702993                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029393                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029393                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017895                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017895                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017895                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017895                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 25029.120198                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25029.120198                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 33812.700000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33812.700000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 25030.614940                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25030.614940                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 25030.614940                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25030.614940                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        35996                       # number of writebacks
system.cpu0.dcache.writebacks::total            35996                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       257276                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       257276                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           60                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       257336                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       257336                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       257336                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       257336                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95243                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95243                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95243                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95243                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95243                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95243                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1192909934                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1192909934                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1192909934                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1192909934                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1192909934                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1192909934                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007941                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007941                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004834                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004834                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004834                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004834                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 12524.909274                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12524.909274                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 12524.909274                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 12524.909274                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 12524.909274                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 12524.909274                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997702                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018447350                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2199670.302376                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997702                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15487476                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15487476                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15487476                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15487476                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15487476                       # number of overall hits
system.cpu1.icache.overall_hits::total       15487476                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       811721                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       811721                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       811721                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       811721                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       811721                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       811721                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15487493                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15487493                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15487493                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15487493                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15487493                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15487493                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 47748.294118                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 47748.294118                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 47748.294118                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 47748.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 47748.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 47748.294118                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       657757                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       657757                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       657757                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       657757                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       657757                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       657757                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46982.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 46982.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 46982.642857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 46982.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 46982.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 46982.642857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39252                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169792736                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39508                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4297.679862                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.822906                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.177094                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905558                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094442                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10544356                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10544356                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7114528                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7114528                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17044                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17044                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17044                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17044                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17658884                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17658884                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17658884                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17658884                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       102987                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       102987                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       102987                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        102987                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       102987                       # number of overall misses
system.cpu1.dcache.overall_misses::total       102987                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2826570508                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2826570508                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2826570508                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2826570508                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2826570508                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2826570508                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10647343                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10647343                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7114528                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7114528                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17044                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17044                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17044                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17044                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17761871                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17761871                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17761871                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17761871                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009673                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009673                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005798                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005798                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005798                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005798                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27445.896162                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27445.896162                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 27445.896162                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 27445.896162                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 27445.896162                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27445.896162                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10815                       # number of writebacks
system.cpu1.dcache.writebacks::total            10815                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        63735                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        63735                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        63735                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        63735                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        63735                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        63735                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39252                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39252                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39252                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39252                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39252                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39252                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    426776026                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    426776026                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    426776026                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    426776026                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    426776026                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    426776026                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003687                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003687                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002210                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002210                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002210                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002210                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 10872.720524                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10872.720524                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 10872.720524                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10872.720524                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 10872.720524                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10872.720524                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.007387                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1022462621                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2208342.593952                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.007387                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025653                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740396                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16112056                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16112056                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16112056                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16112056                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16112056                       # number of overall hits
system.cpu2.icache.overall_hits::total       16112056                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       920262                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       920262                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       920262                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       920262                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       920262                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       920262                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16112075                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16112075                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16112075                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16112075                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16112075                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16112075                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 48434.842105                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 48434.842105                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 48434.842105                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 48434.842105                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 48434.842105                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 48434.842105                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       764614                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       764614                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       764614                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       764614                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       764614                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       764614                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 44977.294118                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 44977.294118                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 44977.294118                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 44977.294118                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 44977.294118                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 44977.294118                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33379                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164831626                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33635                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4900.598365                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.000492                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.999508                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902346                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097654                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10496564                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10496564                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7159734                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7159734                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17330                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17330                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17296                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17296                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17656298                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17656298                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17656298                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17656298                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        68671                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        68671                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        68671                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         68671                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        68671                       # number of overall misses
system.cpu2.dcache.overall_misses::total        68671                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1646425740                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1646425740                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1646425740                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1646425740                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1646425740                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1646425740                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10565235                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10565235                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7159734                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7159734                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17330                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17330                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17296                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17296                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17724969                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17724969                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17724969                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17724969                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006500                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006500                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003874                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003874                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003874                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003874                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 23975.560863                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 23975.560863                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 23975.560863                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 23975.560863                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 23975.560863                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 23975.560863                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11373                       # number of writebacks
system.cpu2.dcache.writebacks::total            11373                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        35292                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        35292                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        35292                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        35292                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        35292                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        35292                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33379                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33379                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33379                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33379                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33379                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33379                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    413001564                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    413001564                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    413001564                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    413001564                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    413001564                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    413001564                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003159                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003159                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001883                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001883                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001883                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001883                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 12373.095779                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 12373.095779                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 12373.095779                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 12373.095779                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 12373.095779                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 12373.095779                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.997046                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020036879                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2056525.965726                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.997046                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16813458                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16813458                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16813458                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16813458                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16813458                       # number of overall hits
system.cpu3.icache.overall_hits::total       16813458                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       692979                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       692979                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       692979                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       692979                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       692979                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       692979                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16813474                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16813474                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16813474                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16813474                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16813474                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16813474                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 43311.187500                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 43311.187500                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 43311.187500                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 43311.187500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 43311.187500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 43311.187500                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       545462                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       545462                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       545462                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       545462                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       545462                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       545462                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 41958.615385                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 41958.615385                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 41958.615385                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 41958.615385                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 41958.615385                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 41958.615385                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 52280                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174152361                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 52536                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3314.914744                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.214400                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.785600                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.910994                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.089006                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10448614                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10448614                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7200228                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7200228                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17654                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17654                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16704                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16704                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17648842                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17648842                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17648842                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17648842                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       133376                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       133376                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3121                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3121                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       136497                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        136497                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       136497                       # number of overall misses
system.cpu3.dcache.overall_misses::total       136497                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   3421898872                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   3421898872                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    168616373                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    168616373                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   3590515245                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   3590515245                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   3590515245                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   3590515245                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10581990                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10581990                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7203349                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7203349                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17654                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17654                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16704                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16704                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17785339                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17785339                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17785339                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17785339                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012604                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012604                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000433                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000433                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007675                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007675                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007675                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007675                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 25656.031610                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 25656.031610                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 54026.393143                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 54026.393143                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 26304.719115                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 26304.719115                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 26304.719115                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 26304.719115                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       712025                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             22                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 32364.772727                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        26709                       # number of writebacks
system.cpu3.dcache.writebacks::total            26709                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        81098                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        81098                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3119                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3119                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        84217                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        84217                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        84217                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        84217                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        52278                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        52278                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        52280                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        52280                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        52280                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        52280                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    621732715                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    621732715                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       132505                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       132505                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    621865220                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    621865220                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    621865220                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    621865220                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004940                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004940                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002939                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002939                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002939                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002939                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 11892.817533                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 11892.817533                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 66252.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 66252.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 11894.897093                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 11894.897093                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 11894.897093                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 11894.897093                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
