top	$memrd$\\ram$../../common/memory.v:19$6	$memrd	ADDR	in	\\addr_a
top	$memrd$\\ram$../../common/memory.v:19$6	$memrd	CLK	in	1'x
top	$memrd$\\ram$../../common/memory.v:19$6	$memrd	DATA	out	$memrd$\\ram$../../common/memory.v:19$6_DATA
top	$memrd$\\ram$../../common/memory.v:19$6	$memrd	EN	in	1'x
top	$memwr$\\ram$../../common/memory.v:16$7	$memwr	ADDR	in	$memwr$\\ram$../../common/memory.v:16$1_ADDR
top	$memwr$\\ram$../../common/memory.v:16$7	$memwr	CLK	in	1'x
top	$memwr$\\ram$../../common/memory.v:16$7	$memwr	DATA	in	$memwr$\\ram$../../common/memory.v:16$1_DATA
top	$memwr$\\ram$../../common/memory.v:16$7	$memwr	EN	in	$memwr$\\ram$../../common/memory.v:16$1_EN
