{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 25 23:00:43 2023 " "Info: Processing started: Thu May 25 23:00:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Mino_Machine -c Mino_Machine " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Mino_Machine -c Mino_Machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_50MHZ " "Info: Assuming node \"Clk_50MHZ\" is an undefined clock" {  } { { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 200 32 200 216 "Clk_50MHZ" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_50MHZ" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 274 8 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk_50MHZ register Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[0\] register Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\] 229.73 MHz 4.353 ns Internal " "Info: Clock \"Clk_50MHZ\" has Internal fmax of 229.73 MHz between source register \"Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[0\]\" and destination register \"Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\]\" (period= 4.353 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.644 ns + Longest register register " "Info: + Longest register to register delay is 3.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[0\] 1 REG LC_X2_Y3_N0 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y3_N0; Fanout = 3; REG Node = 'Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 274 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.747 ns) 1.647 ns Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|counter_cella0~COUT 2 COMB LC_X2_Y3_N0 2 " "Info: 2: + IC(0.900 ns) + CELL(0.747 ns) = 1.647 ns; Loc. = LC_X2_Y3_N0; Fanout = 2; COMB Node = 'Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|counter_cella0~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[0] Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella0~COUT } "NODE_NAME" } } { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 1.770 ns Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|counter_cella1~COUT 3 COMB LC_X2_Y3_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 1.770 ns; Loc. = LC_X2_Y3_N1; Fanout = 2; COMB Node = 'Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|counter_cella1~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella0~COUT Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella1~COUT } "NODE_NAME" } } { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 1.893 ns Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|counter_cella2~COUT 4 COMB LC_X2_Y3_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 1.893 ns; Loc. = LC_X2_Y3_N2; Fanout = 2; COMB Node = 'Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|counter_cella2~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella1~COUT Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella2~COUT } "NODE_NAME" } } { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.016 ns Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|counter_cella3~COUT 5 COMB LC_X2_Y3_N3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 2.016 ns; Loc. = LC_X2_Y3_N3; Fanout = 2; COMB Node = 'Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|counter_cella3~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella2~COUT Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella3~COUT } "NODE_NAME" } } { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 2.277 ns Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|counter_cella4~COUT 6 COMB LC_X2_Y3_N4 3 " "Info: 6: + IC(0.000 ns) + CELL(0.261 ns) = 2.277 ns; Loc. = LC_X2_Y3_N4; Fanout = 3; COMB Node = 'Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|counter_cella4~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella3~COUT Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella4~COUT } "NODE_NAME" } } { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 62 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.367 ns) 3.644 ns Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\] 7 REG LC_X2_Y3_N7 4 " "Info: 7: + IC(0.000 ns) + CELL(1.367 ns) = 3.644 ns; Loc. = LC_X2_Y3_N7; Fanout = 4; REG Node = 'Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella4~COUT Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 274 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.744 ns ( 75.30 % ) " "Info: Total cell delay = 2.744 ns ( 75.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.900 ns ( 24.70 % ) " "Info: Total interconnect delay = 0.900 ns ( 24.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.644 ns" { Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[0] Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella0~COUT Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella1~COUT Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella2~COUT Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella3~COUT Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella4~COUT Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.644 ns" { Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[0] {} Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella0~COUT {} Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella1~COUT {} Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella2~COUT {} Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella3~COUT {} Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella4~COUT {} Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] {} } { 0.000ns 0.900ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.747ns 0.123ns 0.123ns 0.123ns 0.261ns 1.367ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50MHZ destination 3.458 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk_50MHZ\" to destination register is 3.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Clk_50MHZ 1 CLK PIN_64 8 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 8; CLK Node = 'Clk_50MHZ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50MHZ } "NODE_NAME" } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 200 32 200 216 "Clk_50MHZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.918 ns) 3.458 ns Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\] 2 REG LC_X2_Y3_N7 4 " "Info: 2: + IC(1.377 ns) + CELL(0.918 ns) = 3.458 ns; Loc. = LC_X2_Y3_N7; Fanout = 4; REG Node = 'Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.295 ns" { Clk_50MHZ Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 274 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 60.18 % ) " "Info: Total cell delay = 2.081 ns ( 60.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.377 ns ( 39.82 % ) " "Info: Total interconnect delay = 1.377 ns ( 39.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { Clk_50MHZ Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50MHZ source 3.458 ns - Longest register " "Info: - Longest clock path from clock \"Clk_50MHZ\" to source register is 3.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Clk_50MHZ 1 CLK PIN_64 8 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 8; CLK Node = 'Clk_50MHZ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50MHZ } "NODE_NAME" } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 200 32 200 216 "Clk_50MHZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.918 ns) 3.458 ns Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[0\] 2 REG LC_X2_Y3_N0 3 " "Info: 2: + IC(1.377 ns) + CELL(0.918 ns) = 3.458 ns; Loc. = LC_X2_Y3_N0; Fanout = 3; REG Node = 'Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.295 ns" { Clk_50MHZ Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 274 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 60.18 % ) " "Info: Total cell delay = 2.081 ns ( 60.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.377 ns ( 39.82 % ) " "Info: Total interconnect delay = 1.377 ns ( 39.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { Clk_50MHZ Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { Clk_50MHZ Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { Clk_50MHZ Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 274 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 274 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.644 ns" { Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[0] Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella0~COUT Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella1~COUT Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella2~COUT Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella3~COUT Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella4~COUT Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.644 ns" { Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[0] {} Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella0~COUT {} Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella1~COUT {} Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella2~COUT {} Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella3~COUT {} Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|counter_cella4~COUT {} Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] {} } { 0.000ns 0.900ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.747ns 0.123ns 0.123ns 0.123ns 0.261ns 1.367ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { Clk_50MHZ Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { Clk_50MHZ Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst3 Button_2 Clk_50MHZ 0.874 ns register " "Info: tsu for register \"inst3\" (data pin = \"Button_2\", clock pin = \"Clk_50MHZ\") is 0.874 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.024 ns + Longest pin register " "Info: + Longest pin to register delay is 8.024 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.667 ns) 1.667 ns Button_2 1 PIN PIN_28 1 " "Info: 1: + IC(0.000 ns) + CELL(1.667 ns) = 1.667 ns; Loc. = PIN_28; Fanout = 1; PIN Node = 'Button_2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Button_2 } "NODE_NAME" } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 352 32 200 368 "Button_2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.296 ns) + CELL(1.061 ns) 8.024 ns inst3 2 REG LC_X7_Y4_N5 2 " "Info: 2: + IC(5.296 ns) + CELL(1.061 ns) = 8.024 ns; Loc. = LC_X7_Y4_N5; Fanout = 2; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.357 ns" { Button_2 inst3 } "NODE_NAME" } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 304 368 432 384 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.728 ns ( 34.00 % ) " "Info: Total cell delay = 2.728 ns ( 34.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.296 ns ( 66.00 % ) " "Info: Total interconnect delay = 5.296 ns ( 66.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.024 ns" { Button_2 inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.024 ns" { Button_2 {} Button_2~combout {} inst3 {} } { 0.000ns 0.000ns 5.296ns } { 0.000ns 1.667ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 304 368 432 384 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50MHZ destination 7.483 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk_50MHZ\" to destination register is 7.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Clk_50MHZ 1 CLK PIN_64 8 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 8; CLK Node = 'Clk_50MHZ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50MHZ } "NODE_NAME" } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 200 32 200 216 "Clk_50MHZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(1.294 ns) 3.834 ns Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\] 2 REG LC_X2_Y3_N7 4 " "Info: 2: + IC(1.377 ns) + CELL(1.294 ns) = 3.834 ns; Loc. = LC_X2_Y3_N7; Fanout = 4; REG Node = 'Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { Clk_50MHZ Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 274 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.731 ns) + CELL(0.918 ns) 7.483 ns inst3 3 REG LC_X7_Y4_N5 2 " "Info: 3: + IC(2.731 ns) + CELL(0.918 ns) = 7.483 ns; Loc. = LC_X7_Y4_N5; Fanout = 2; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.649 ns" { Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] inst3 } "NODE_NAME" } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 304 368 432 384 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 45.10 % ) " "Info: Total cell delay = 3.375 ns ( 45.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.108 ns ( 54.90 % ) " "Info: Total interconnect delay = 4.108 ns ( 54.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.483 ns" { Clk_50MHZ Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.483 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] {} inst3 {} } { 0.000ns 0.000ns 1.377ns 2.731ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.024 ns" { Button_2 inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.024 ns" { Button_2 {} Button_2~combout {} inst3 {} } { 0.000ns 0.000ns 5.296ns } { 0.000ns 1.667ns 1.061ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.483 ns" { Clk_50MHZ Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.483 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] {} inst3 {} } { 0.000ns 0.000ns 1.377ns 2.731ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk_50MHZ Seg_E Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[0\] 17.645 ns register " "Info: tco from clock \"Clk_50MHZ\" to destination pin \"Seg_E\" through register \"Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[0\]\" is 17.645 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50MHZ source 7.483 ns + Longest register " "Info: + Longest clock path from clock \"Clk_50MHZ\" to source register is 7.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Clk_50MHZ 1 CLK PIN_64 8 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 8; CLK Node = 'Clk_50MHZ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50MHZ } "NODE_NAME" } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 200 32 200 216 "Clk_50MHZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(1.294 ns) 3.834 ns Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\] 2 REG LC_X2_Y3_N7 4 " "Info: 2: + IC(1.377 ns) + CELL(1.294 ns) = 3.834 ns; Loc. = LC_X2_Y3_N7; Fanout = 4; REG Node = 'Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { Clk_50MHZ Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 274 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.731 ns) + CELL(0.918 ns) 7.483 ns Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[0\] 3 REG LC_X6_Y1_N7 14 " "Info: 3: + IC(2.731 ns) + CELL(0.918 ns) = 7.483 ns; Loc. = LC_X6_Y1_N7; Fanout = 14; REG Node = 'Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.649 ns" { Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_f7h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_f7h.tdf" 50 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 45.10 % ) " "Info: Total cell delay = 3.375 ns ( 45.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.108 ns ( 54.90 % ) " "Info: Total interconnect delay = 4.108 ns ( 54.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.483 ns" { Clk_50MHZ Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.483 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] {} Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.377ns 2.731ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "db/cntr_f7h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_f7h.tdf" 50 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.786 ns + Longest register pin " "Info: + Longest register to pin delay is 9.786 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[0\] 1 REG LC_X6_Y1_N7 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y1_N7; Fanout = 14; REG Node = 'Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_f7h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_f7h.tdf" 50 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.511 ns) 1.545 ns Display_mux:inst16\|lpm_mux:lpm_mux_component\|mux_vld:auto_generated\|result_node\[0\]~156 2 COMB LC_X6_Y1_N0 1 " "Info: 2: + IC(1.034 ns) + CELL(0.511 ns) = 1.545 ns; Loc. = LC_X6_Y1_N0; Fanout = 1; COMB Node = 'Display_mux:inst16\|lpm_mux:lpm_mux_component\|mux_vld:auto_generated\|result_node\[0\]~156'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] Display_mux:inst16|lpm_mux:lpm_mux_component|mux_vld:auto_generated|result_node[0]~156 } "NODE_NAME" } } { "db/mux_vld.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/mux_vld.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.200 ns) 2.909 ns Display_mux:inst16\|lpm_mux:lpm_mux_component\|mux_vld:auto_generated\|result_node\[0\]~157 3 COMB LC_X6_Y1_N3 7 " "Info: 3: + IC(1.164 ns) + CELL(0.200 ns) = 2.909 ns; Loc. = LC_X6_Y1_N3; Fanout = 7; COMB Node = 'Display_mux:inst16\|lpm_mux:lpm_mux_component\|mux_vld:auto_generated\|result_node\[0\]~157'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { Display_mux:inst16|lpm_mux:lpm_mux_component|mux_vld:auto_generated|result_node[0]~156 Display_mux:inst16|lpm_mux:lpm_mux_component|mux_vld:auto_generated|result_node[0]~157 } "NODE_NAME" } } { "db/mux_vld.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/mux_vld.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.914 ns) 5.065 ns Seven_Seg_Driver:inst18\|Mux4~25 4 COMB LC_X5_Y1_N1 1 " "Info: 4: + IC(1.242 ns) + CELL(0.914 ns) = 5.065 ns; Loc. = LC_X5_Y1_N1; Fanout = 1; COMB Node = 'Seven_Seg_Driver:inst18\|Mux4~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.156 ns" { Display_mux:inst16|lpm_mux:lpm_mux_component|mux_vld:auto_generated|result_node[0]~157 Seven_Seg_Driver:inst18|Mux4~25 } "NODE_NAME" } } { "Seven_Seg_Driver.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Seven_Seg_Driver.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.399 ns) + CELL(2.322 ns) 9.786 ns Seg_E 5 PIN PIN_34 0 " "Info: 5: + IC(2.399 ns) + CELL(2.322 ns) = 9.786 ns; Loc. = PIN_34; Fanout = 0; PIN Node = 'Seg_E'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.721 ns" { Seven_Seg_Driver:inst18|Mux4~25 Seg_E } "NODE_NAME" } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 368 1400 1576 384 "Seg_E" "" } { 304 1080 1357 320 "Seg_A, Seg_B, Seg_C, Seg_D, Seg_E, Seg_F, Seg_G" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.947 ns ( 40.33 % ) " "Info: Total cell delay = 3.947 ns ( 40.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.839 ns ( 59.67 % ) " "Info: Total interconnect delay = 5.839 ns ( 59.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.786 ns" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] Display_mux:inst16|lpm_mux:lpm_mux_component|mux_vld:auto_generated|result_node[0]~156 Display_mux:inst16|lpm_mux:lpm_mux_component|mux_vld:auto_generated|result_node[0]~157 Seven_Seg_Driver:inst18|Mux4~25 Seg_E } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.786 ns" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] {} Display_mux:inst16|lpm_mux:lpm_mux_component|mux_vld:auto_generated|result_node[0]~156 {} Display_mux:inst16|lpm_mux:lpm_mux_component|mux_vld:auto_generated|result_node[0]~157 {} Seven_Seg_Driver:inst18|Mux4~25 {} Seg_E {} } { 0.000ns 1.034ns 1.164ns 1.242ns 2.399ns } { 0.000ns 0.511ns 0.200ns 0.914ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.483 ns" { Clk_50MHZ Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.483 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] {} Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.377ns 2.731ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.786 ns" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] Display_mux:inst16|lpm_mux:lpm_mux_component|mux_vld:auto_generated|result_node[0]~156 Display_mux:inst16|lpm_mux:lpm_mux_component|mux_vld:auto_generated|result_node[0]~157 Seven_Seg_Driver:inst18|Mux4~25 Seg_E } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.786 ns" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] {} Display_mux:inst16|lpm_mux:lpm_mux_component|mux_vld:auto_generated|result_node[0]~156 {} Display_mux:inst16|lpm_mux:lpm_mux_component|mux_vld:auto_generated|result_node[0]~157 {} Seven_Seg_Driver:inst18|Mux4~25 {} Seg_E {} } { 0.000ns 1.034ns 1.164ns 1.242ns 2.399ns } { 0.000ns 0.511ns 0.200ns 0.914ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "a\[0\] c\[7\] 62.304 ns Longest " "Info: Longest tpd from source pin \"a\[0\]\" to destination pin \"c\[7\]\" is 62.304 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns a\[0\] 1 PIN PIN_53 5 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_53; Fanout = 5; PIN Node = 'a\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[0] } "NODE_NAME" } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 864 96 264 880 "a\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.850 ns) + CELL(0.747 ns) 3.729 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder1\|add_sub_cella\[0\]~COUT 2 COMB LC_X4_Y1_N8 1 " "Info: 2: + IC(1.850 ns) + CELL(0.747 ns) = 3.729 ns; Loc. = LC_X4_Y1_N8; Fanout = 1; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder1\|add_sub_cella\[0\]~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { a[0] divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[0]~COUT } "NODE_NAME" } } { "db/add_sub_cve.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_cve.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 4.544 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder1\|add_sub_cella\[1\]~229 3 COMB LC_X4_Y1_N9 3 " "Info: 3: + IC(0.000 ns) + CELL(0.815 ns) = 4.544 ns; Loc. = LC_X4_Y1_N9; Fanout = 3; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder1\|add_sub_cella\[1\]~229'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[0]~COUT divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~229 } "NODE_NAME" } } { "db/add_sub_cve.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_cve.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.747 ns) 6.001 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder1\|add_sub_cella\[1\]~225 4 COMB LC_X4_Y1_N1 2 " "Info: 4: + IC(0.710 ns) + CELL(0.747 ns) = 6.001 ns; Loc. = LC_X4_Y1_N1; Fanout = 2; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder1\|add_sub_cella\[1\]~225'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~229 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~225 } "NODE_NAME" } } { "db/add_sub_cve.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_cve.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 6.124 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder1\|add_sub_cella\[1\]~222 5 COMB LC_X4_Y1_N2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 6.124 ns; Loc. = LC_X4_Y1_N2; Fanout = 2; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder1\|add_sub_cella\[1\]~222'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~225 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~222 } "NODE_NAME" } } { "db/add_sub_cve.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_cve.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 6.247 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder1\|add_sub_cella\[1\]~219 6 COMB LC_X4_Y1_N3 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 6.247 ns; Loc. = LC_X4_Y1_N3; Fanout = 2; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder1\|add_sub_cella\[1\]~219'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~222 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~219 } "NODE_NAME" } } { "db/add_sub_cve.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_cve.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 6.508 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder1\|add_sub_cella\[1\]~207 7 COMB LC_X4_Y1_N4 3 " "Info: 7: + IC(0.000 ns) + CELL(0.261 ns) = 6.508 ns; Loc. = LC_X4_Y1_N4; Fanout = 3; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder1\|add_sub_cella\[1\]~207'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~219 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~207 } "NODE_NAME" } } { "db/add_sub_cve.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_cve.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 7.483 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder1\|add_sub_cella\[1\]~215 8 COMB LC_X4_Y1_N6 1 " "Info: 8: + IC(0.000 ns) + CELL(0.975 ns) = 7.483 ns; Loc. = LC_X4_Y1_N6; Fanout = 1; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder1\|add_sub_cella\[1\]~215'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~207 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~215 } "NODE_NAME" } } { "db/add_sub_cve.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_cve.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.511 ns) 8.755 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder1\|add_sub_cella\[1\]~217 9 COMB LC_X4_Y1_N0 8 " "Info: 9: + IC(0.761 ns) + CELL(0.511 ns) = 8.755 ns; Loc. = LC_X4_Y1_N0; Fanout = 8; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder1\|add_sub_cella\[1\]~217'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~215 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~217 } "NODE_NAME" } } { "db/add_sub_cve.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_cve.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.525 ns) + CELL(0.914 ns) 12.194 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|selnose\[27\]~556 10 COMB LC_X2_Y2_N9 3 " "Info: 10: + IC(2.525 ns) + CELL(0.914 ns) = 12.194 ns; Loc. = LC_X2_Y2_N9; Fanout = 3; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|selnose\[27\]~556'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.439 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~217 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[27]~556 } "NODE_NAME" } } { "db/alt_u_div_qie.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_qie.tdf" 63 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.200 ns) 13.135 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|selnose\[9\]~557 11 COMB LC_X2_Y2_N5 2 " "Info: 11: + IC(0.741 ns) + CELL(0.200 ns) = 13.135 ns; Loc. = LC_X2_Y2_N5; Fanout = 2; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|selnose\[9\]~557'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.941 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[27]~556 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[9]~557 } "NODE_NAME" } } { "db/alt_u_div_qie.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_qie.tdf" 63 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 13.640 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|selnose\[9\] 12 COMB LC_X2_Y2_N6 5 " "Info: 12: + IC(0.305 ns) + CELL(0.200 ns) = 13.640 ns; Loc. = LC_X2_Y2_N6; Fanout = 5; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|selnose\[9\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[9]~557 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[9] } "NODE_NAME" } } { "db/alt_u_div_qie.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_qie.tdf" 63 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 14.145 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|StageOut\[8\]~1937 13 COMB LC_X2_Y2_N7 4 " "Info: 13: + IC(0.305 ns) + CELL(0.200 ns) = 14.145 ns; Loc. = LC_X2_Y2_N7; Fanout = 4; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|StageOut\[8\]~1937'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[9] divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[8]~1937 } "NODE_NAME" } } { "db/alt_u_div_qie.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_qie.tdf" 66 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.747 ns) 15.624 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[0\]~95 14 COMB LC_X2_Y2_N2 2 " "Info: 14: + IC(0.732 ns) + CELL(0.747 ns) = 15.624 ns; Loc. = LC_X2_Y2_N2; Fanout = 2; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[0\]~95'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[8]~1937 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~95 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 15.747 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[0\]~93 15 COMB LC_X2_Y2_N3 1 " "Info: 15: + IC(0.000 ns) + CELL(0.123 ns) = 15.747 ns; Loc. = LC_X2_Y2_N3; Fanout = 1; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[0\]~93'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~95 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~93 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 16.562 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[0\]~90 16 COMB LC_X2_Y2_N4 1 " "Info: 16: + IC(0.000 ns) + CELL(0.815 ns) = 16.562 ns; Loc. = LC_X2_Y2_N4; Fanout = 1; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[0\]~90'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~93 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~90 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.511 ns) 17.830 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|selnose\[18\] 17 COMB LC_X2_Y2_N8 8 " "Info: 17: + IC(0.757 ns) + CELL(0.511 ns) = 17.830 ns; Loc. = LC_X2_Y2_N8; Fanout = 8; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|selnose\[18\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~90 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[18] } "NODE_NAME" } } { "db/alt_u_div_qie.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_qie.tdf" 63 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.200 ns) 18.744 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|StageOut\[16\]~1943 18 COMB LC_X2_Y2_N0 4 " "Info: 18: + IC(0.714 ns) + CELL(0.200 ns) = 18.744 ns; Loc. = LC_X2_Y2_N0; Fanout = 4; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|StageOut\[16\]~1943'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[18] divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[16]~1943 } "NODE_NAME" } } { "db/alt_u_div_qie.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_qie.tdf" 66 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.465 ns) + CELL(0.978 ns) 22.187 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[0\]~119 19 COMB LC_X6_Y4_N1 2 " "Info: 19: + IC(2.465 ns) + CELL(0.978 ns) = 22.187 ns; Loc. = LC_X6_Y4_N1; Fanout = 2; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[0\]~119'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.443 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[16]~1943 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~119 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 22.310 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[0\]~117 20 COMB LC_X6_Y4_N2 2 " "Info: 20: + IC(0.000 ns) + CELL(0.123 ns) = 22.310 ns; Loc. = LC_X6_Y4_N2; Fanout = 2; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[0\]~117'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~119 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~117 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 22.433 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[0\]~115 21 COMB LC_X6_Y4_N3 1 " "Info: 21: + IC(0.000 ns) + CELL(0.123 ns) = 22.433 ns; Loc. = LC_X6_Y4_N3; Fanout = 1; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[0\]~115'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~117 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~115 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 23.248 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[0\]~112 22 COMB LC_X6_Y4_N4 1 " "Info: 22: + IC(0.000 ns) + CELL(0.815 ns) = 23.248 ns; Loc. = LC_X6_Y4_N4; Fanout = 1; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[0\]~112'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~115 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~112 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.511 ns) 24.528 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|selnose\[27\] 23 COMB LC_X6_Y4_N6 7 " "Info: 23: + IC(0.769 ns) + CELL(0.511 ns) = 24.528 ns; Loc. = LC_X6_Y4_N6; Fanout = 7; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|selnose\[27\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~112 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[27] } "NODE_NAME" } } { "db/alt_u_div_qie.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_qie.tdf" 63 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.511 ns) 25.804 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|StageOut\[24\]~1948 24 COMB LC_X6_Y4_N5 4 " "Info: 24: + IC(0.765 ns) + CELL(0.511 ns) = 25.804 ns; Loc. = LC_X6_Y4_N5; Fanout = 4; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|StageOut\[24\]~1948'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[27] divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[24]~1948 } "NODE_NAME" } } { "db/alt_u_div_qie.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_qie.tdf" 66 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.977 ns) + CELL(0.747 ns) 28.528 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[0\]~143 25 COMB LC_X7_Y2_N2 2 " "Info: 25: + IC(1.977 ns) + CELL(0.747 ns) = 28.528 ns; Loc. = LC_X7_Y2_N2; Fanout = 2; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[0\]~143'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.724 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[24]~1948 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_i7c:add_sub_4|add_sub_cella[0]~143 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 28.651 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[0\]~141 26 COMB LC_X7_Y2_N3 2 " "Info: 26: + IC(0.000 ns) + CELL(0.123 ns) = 28.651 ns; Loc. = LC_X7_Y2_N3; Fanout = 2; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[0\]~141'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_i7c:add_sub_4|add_sub_cella[0]~143 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_i7c:add_sub_4|add_sub_cella[0]~141 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 28.912 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[0\]~139 27 COMB LC_X7_Y2_N4 2 " "Info: 27: + IC(0.000 ns) + CELL(0.261 ns) = 28.912 ns; Loc. = LC_X7_Y2_N4; Fanout = 2; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[0\]~139'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_i7c:add_sub_4|add_sub_cella[0]~141 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_i7c:add_sub_4|add_sub_cella[0]~139 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 29.887 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[0\]~134 28 COMB LC_X7_Y2_N6 1 " "Info: 28: + IC(0.000 ns) + CELL(0.975 ns) = 29.887 ns; Loc. = LC_X7_Y2_N6; Fanout = 1; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[0\]~134'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_i7c:add_sub_4|add_sub_cella[0]~139 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_i7c:add_sub_4|add_sub_cella[0]~134 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 30.392 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|selnose\[36\] 29 COMB LC_X7_Y2_N7 9 " "Info: 29: + IC(0.305 ns) + CELL(0.200 ns) = 30.392 ns; Loc. = LC_X7_Y2_N7; Fanout = 9; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|selnose\[36\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_i7c:add_sub_4|add_sub_cella[0]~134 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[36] } "NODE_NAME" } } { "db/alt_u_div_qie.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_qie.tdf" 63 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.369 ns) + CELL(0.200 ns) 32.961 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|StageOut\[32\]~1952 30 COMB LC_X3_Y1_N7 4 " "Info: 30: + IC(2.369 ns) + CELL(0.200 ns) = 32.961 ns; Loc. = LC_X3_Y1_N7; Fanout = 4; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|StageOut\[32\]~1952'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.569 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[36] divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[32]~1952 } "NODE_NAME" } } { "db/alt_u_div_qie.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_qie.tdf" 66 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.001 ns) + CELL(0.747 ns) 35.709 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[0\]~167 31 COMB LC_X4_Y3_N2 2 " "Info: 31: + IC(2.001 ns) + CELL(0.747 ns) = 35.709 ns; Loc. = LC_X4_Y3_N2; Fanout = 2; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[0\]~167'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[32]~1952 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_j7c:add_sub_5|add_sub_cella[0]~167 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 35.832 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[0\]~165 32 COMB LC_X4_Y3_N3 2 " "Info: 32: + IC(0.000 ns) + CELL(0.123 ns) = 35.832 ns; Loc. = LC_X4_Y3_N3; Fanout = 2; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[0\]~165'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_j7c:add_sub_5|add_sub_cella[0]~167 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_j7c:add_sub_5|add_sub_cella[0]~165 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 36.093 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[0\]~163 33 COMB LC_X4_Y3_N4 3 " "Info: 33: + IC(0.000 ns) + CELL(0.261 ns) = 36.093 ns; Loc. = LC_X4_Y3_N4; Fanout = 3; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[0\]~163'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_j7c:add_sub_5|add_sub_cella[0]~165 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_j7c:add_sub_5|add_sub_cella[0]~163 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 37.068 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[0\]~156 34 COMB LC_X4_Y3_N7 1 " "Info: 34: + IC(0.000 ns) + CELL(0.975 ns) = 37.068 ns; Loc. = LC_X4_Y3_N7; Fanout = 1; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[0\]~156'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_j7c:add_sub_5|add_sub_cella[0]~163 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_j7c:add_sub_5|add_sub_cella[0]~156 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.511 ns) 38.356 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|selnose\[45\] 35 COMB LC_X4_Y3_N9 10 " "Info: 35: + IC(0.777 ns) + CELL(0.511 ns) = 38.356 ns; Loc. = LC_X4_Y3_N9; Fanout = 10; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|selnose\[45\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_j7c:add_sub_5|add_sub_cella[0]~156 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[45] } "NODE_NAME" } } { "db/alt_u_div_qie.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_qie.tdf" 63 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.345 ns) + CELL(0.200 ns) 40.901 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|StageOut\[40\]~1955 36 COMB LC_X6_Y2_N0 4 " "Info: 36: + IC(2.345 ns) + CELL(0.200 ns) = 40.901 ns; Loc. = LC_X6_Y2_N0; Fanout = 4; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|StageOut\[40\]~1955'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.545 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[45] divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[40]~1955 } "NODE_NAME" } } { "db/alt_u_div_qie.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_qie.tdf" 66 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.751 ns) + CELL(0.747 ns) 43.399 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[0\]~191 37 COMB LC_X6_Y3_N1 2 " "Info: 37: + IC(1.751 ns) + CELL(0.747 ns) = 43.399 ns; Loc. = LC_X6_Y3_N1; Fanout = 2; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[0\]~191'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[40]~1955 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_k7c:add_sub_6|add_sub_cella[0]~191 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 43.522 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[0\]~189 38 COMB LC_X6_Y3_N2 2 " "Info: 38: + IC(0.000 ns) + CELL(0.123 ns) = 43.522 ns; Loc. = LC_X6_Y3_N2; Fanout = 2; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[0\]~189'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_k7c:add_sub_6|add_sub_cella[0]~191 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_k7c:add_sub_6|add_sub_cella[0]~189 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 43.645 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[0\]~187 39 COMB LC_X6_Y3_N3 2 " "Info: 39: + IC(0.000 ns) + CELL(0.123 ns) = 43.645 ns; Loc. = LC_X6_Y3_N3; Fanout = 2; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[0\]~187'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_k7c:add_sub_6|add_sub_cella[0]~189 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_k7c:add_sub_6|add_sub_cella[0]~187 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 43.906 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[0\]~185 40 COMB LC_X6_Y3_N4 3 " "Info: 40: + IC(0.000 ns) + CELL(0.261 ns) = 43.906 ns; Loc. = LC_X6_Y3_N4; Fanout = 3; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[0\]~185'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_k7c:add_sub_6|add_sub_cella[0]~187 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_k7c:add_sub_6|add_sub_cella[0]~185 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 44.881 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[0\]~178 41 COMB LC_X6_Y3_N7 1 " "Info: 41: + IC(0.000 ns) + CELL(0.975 ns) = 44.881 ns; Loc. = LC_X6_Y3_N7; Fanout = 1; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[0\]~178'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_k7c:add_sub_6|add_sub_cella[0]~185 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_k7c:add_sub_6|add_sub_cella[0]~178 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 45.386 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|selnose\[54\] 42 COMB LC_X6_Y3_N8 11 " "Info: 42: + IC(0.305 ns) + CELL(0.200 ns) = 45.386 ns; Loc. = LC_X6_Y3_N8; Fanout = 11; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|selnose\[54\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_k7c:add_sub_6|add_sub_cella[0]~178 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[54] } "NODE_NAME" } } { "db/alt_u_div_qie.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_qie.tdf" 63 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.037 ns) + CELL(0.200 ns) 47.623 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|StageOut\[48\]~1957 43 COMB LC_X6_Y2_N8 2 " "Info: 43: + IC(2.037 ns) + CELL(0.200 ns) = 47.623 ns; Loc. = LC_X6_Y2_N8; Fanout = 2; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|StageOut\[48\]~1957'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.237 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[54] divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[48]~1957 } "NODE_NAME" } } { "db/alt_u_div_qie.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_qie.tdf" 66 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.135 ns) + CELL(0.747 ns) 49.505 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_l7c:add_sub_7\|add_sub_cella\[0\]~217 44 COMB LC_X5_Y2_N1 1 " "Info: 44: + IC(1.135 ns) + CELL(0.747 ns) = 49.505 ns; Loc. = LC_X5_Y2_N1; Fanout = 1; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_l7c:add_sub_7\|add_sub_cella\[0\]~217'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[48]~1957 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_l7c:add_sub_7|add_sub_cella[0]~217 } "NODE_NAME" } } { "db/add_sub_l7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_l7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 49.628 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_l7c:add_sub_7\|add_sub_cella\[0\]~215 45 COMB LC_X5_Y2_N2 1 " "Info: 45: + IC(0.000 ns) + CELL(0.123 ns) = 49.628 ns; Loc. = LC_X5_Y2_N2; Fanout = 1; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_l7c:add_sub_7\|add_sub_cella\[0\]~215'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_l7c:add_sub_7|add_sub_cella[0]~217 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_l7c:add_sub_7|add_sub_cella[0]~215 } "NODE_NAME" } } { "db/add_sub_l7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_l7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 49.751 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_l7c:add_sub_7\|add_sub_cella\[0\]~213 46 COMB LC_X5_Y2_N3 1 " "Info: 46: + IC(0.000 ns) + CELL(0.123 ns) = 49.751 ns; Loc. = LC_X5_Y2_N3; Fanout = 1; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_l7c:add_sub_7\|add_sub_cella\[0\]~213'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_l7c:add_sub_7|add_sub_cella[0]~215 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_l7c:add_sub_7|add_sub_cella[0]~213 } "NODE_NAME" } } { "db/add_sub_l7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_l7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 50.012 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_l7c:add_sub_7\|add_sub_cella\[0\]~211 47 COMB LC_X5_Y2_N4 1 " "Info: 47: + IC(0.000 ns) + CELL(0.261 ns) = 50.012 ns; Loc. = LC_X5_Y2_N4; Fanout = 1; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_l7c:add_sub_7\|add_sub_cella\[0\]~211'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_l7c:add_sub_7|add_sub_cella[0]~213 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_l7c:add_sub_7|add_sub_cella[0]~211 } "NODE_NAME" } } { "db/add_sub_l7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_l7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 50.987 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_l7c:add_sub_7\|add_sub_cella\[0\]~202 48 COMB LC_X5_Y2_N8 4 " "Info: 48: + IC(0.000 ns) + CELL(0.975 ns) = 50.987 ns; Loc. = LC_X5_Y2_N8; Fanout = 4; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_l7c:add_sub_7\|add_sub_cella\[0\]~202'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_l7c:add_sub_7|add_sub_cella[0]~211 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_l7c:add_sub_7|add_sub_cella[0]~202 } "NODE_NAME" } } { "db/add_sub_l7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_l7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.131 ns) + CELL(0.747 ns) 53.865 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder_4\|add_sub_cella\[0\]~COUT 49 COMB LC_X7_Y1_N0 2 " "Info: 49: + IC(2.131 ns) + CELL(0.747 ns) = 53.865 ns; Loc. = LC_X7_Y1_N0; Fanout = 2; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder_4\|add_sub_cella\[0\]~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.878 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_l7c:add_sub_7|add_sub_cella[0]~202 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[0]~COUT } "NODE_NAME" } } { "db/add_sub_cve.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_cve.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 53.988 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder_4\|add_sub_cella\[1\]~COUT 50 COMB LC_X7_Y1_N1 2 " "Info: 50: + IC(0.000 ns) + CELL(0.123 ns) = 53.988 ns; Loc. = LC_X7_Y1_N1; Fanout = 2; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder_4\|add_sub_cella\[1\]~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[0]~COUT divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_cve.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_cve.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 54.111 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder_4\|add_sub_cella\[2\]~COUT 51 COMB LC_X7_Y1_N2 2 " "Info: 51: + IC(0.000 ns) + CELL(0.123 ns) = 54.111 ns; Loc. = LC_X7_Y1_N2; Fanout = 2; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder_4\|add_sub_cella\[2\]~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[1]~COUT divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[2]~COUT } "NODE_NAME" } } { "db/add_sub_cve.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_cve.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 54.234 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder_4\|add_sub_cella\[3\]~COUT 52 COMB LC_X7_Y1_N3 2 " "Info: 52: + IC(0.000 ns) + CELL(0.123 ns) = 54.234 ns; Loc. = LC_X7_Y1_N3; Fanout = 2; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder_4\|add_sub_cella\[3\]~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[2]~COUT divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[3]~COUT } "NODE_NAME" } } { "db/add_sub_cve.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_cve.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 54.495 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder_4\|add_sub_cella\[4\]~COUT 53 COMB LC_X7_Y1_N4 3 " "Info: 53: + IC(0.000 ns) + CELL(0.261 ns) = 54.495 ns; Loc. = LC_X7_Y1_N4; Fanout = 3; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder_4\|add_sub_cella\[4\]~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[3]~COUT divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[4]~COUT } "NODE_NAME" } } { "db/add_sub_cve.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_cve.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 55.470 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder_4\|add_sub_cella\[7\] 54 COMB LC_X7_Y1_N7 1 " "Info: 54: + IC(0.000 ns) + CELL(0.975 ns) = 55.470 ns; Loc. = LC_X7_Y1_N7; Fanout = 1; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder_4\|add_sub_cella\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[4]~COUT divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[7] } "NODE_NAME" } } { "db/add_sub_cve.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_cve.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.762 ns) + CELL(0.200 ns) 57.432 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|quotient\[7\]~470 55 COMB LC_X3_Y1_N2 1 " "Info: 55: + IC(1.762 ns) + CELL(0.200 ns) = 57.432 ns; Loc. = LC_X3_Y1_N2; Fanout = 1; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|quotient\[7\]~470'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.962 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[7] divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|quotient[7]~470 } "NODE_NAME" } } { "db/sign_div_unsign_a6h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/sign_div_unsign_a6h.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.550 ns) + CELL(2.322 ns) 62.304 ns c\[7\] 56 PIN PIN_5 0 " "Info: 56: + IC(2.550 ns) + CELL(2.322 ns) = 62.304 ns; Loc. = PIN_5; Fanout = 0; PIN Node = 'c\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.872 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|quotient[7]~470 c[7] } "NODE_NAME" } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 848 560 736 864 "c\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "27.460 ns ( 44.07 % ) " "Info: Total cell delay = 27.460 ns ( 44.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "34.844 ns ( 55.93 % ) " "Info: Total interconnect delay = 34.844 ns ( 55.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "62.304 ns" { a[0] divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[0]~COUT divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~229 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~225 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~222 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~219 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~207 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~215 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~217 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[27]~556 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[9]~557 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[9] divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[8]~1937 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~95 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~93 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~90 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[18] divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[16]~1943 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~119 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~117 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~115 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~112 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[27] divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[24]~1948 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_i7c:add_sub_4|add_sub_cella[0]~143 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_i7c:add_sub_4|add_sub_cella[0]~141 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_i7c:add_sub_4|add_sub_cella[0]~139 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_i7c:add_sub_4|add_sub_cella[0]~134 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[36] divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[32]~1952 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_j7c:add_sub_5|add_sub_cella[0]~167 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_j7c:add_sub_5|add_sub_cella[0]~165 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_j7c:add_sub_5|add_sub_cella[0]~163 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_j7c:add_sub_5|add_sub_cella[0]~156 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[45] divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[40]~1955 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_k7c:add_sub_6|add_sub_cella[0]~191 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_k7c:add_sub_6|add_sub_cella[0]~189 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_k7c:add_sub_6|add_sub_cella[0]~187 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_k7c:add_sub_6|add_sub_cella[0]~185 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_k7c:add_sub_6|add_sub_cella[0]~178 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[54] divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[48]~1957 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_l7c:add_sub_7|add_sub_cella[0]~217 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_l7c:add_sub_7|add_sub_cella[0]~215 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_l7c:add_sub_7|add_sub_cella[0]~213 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_l7c:add_sub_7|add_sub_cella[0]~211 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_l7c:add_sub_7|add_sub_cella[0]~202 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[0]~COUT divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[1]~COUT divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[2]~COUT divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[3]~COUT divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[4]~COUT divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[7] divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|quotient[7]~470 c[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "62.304 ns" { a[0] {} a[0]~combout {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[0]~COUT {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~229 {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~225 {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~222 {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~219 {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~207 {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~215 {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~217 {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[27]~556 {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[9]~557 {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[9] {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[8]~1937 {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~95 {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~93 {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~90 {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[18] {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[16]~1943 {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~119 {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~117 {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~115 {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~112 {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[27] {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[24]~1948 {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_i7c:add_sub_4|add_sub_cella[0]~143 {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_i7c:add_sub_4|add_sub_cella[0]~141 {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_i7c:add_sub_4|add_sub_cella[0]~139 {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_i7c:add_sub_4|add_sub_cella[0]~134 {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[36] {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[32]~1952 {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_j7c:add_sub_5|add_sub_cella[0]~167 {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_j7c:add_sub_5|add_sub_cella[0]~165 {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_j7c:add_sub_5|add_sub_cella[0]~163 {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_j7c:add_sub_5|add_sub_cella[0]~156 {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[45] {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[40]~1955 {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_k7c:add_sub_6|add_sub_cella[0]~191 {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_k7c:add_sub_6|add_sub_cella[0]~189 {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_k7c:add_sub_6|add_sub_cella[0]~187 {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_k7c:add_sub_6|add_sub_cella[0]~185 {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_k7c:add_sub_6|add_sub_cella[0]~178 {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[54] {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[48]~1957 {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_l7c:add_sub_7|add_sub_cella[0]~217 {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_l7c:add_sub_7|add_sub_cella[0]~215 {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_l7c:add_sub_7|add_sub_cella[0]~213 {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_l7c:add_sub_7|add_sub_cella[0]~211 {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_l7c:add_sub_7|add_sub_cella[0]~202 {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[0]~COUT {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[1]~COUT {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[2]~COUT {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[3]~COUT {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[4]~COUT {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[7] {} divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|quotient[7]~470 {} c[7] {} } { 0.000ns 0.000ns 1.850ns 0.000ns 0.710ns 0.000ns 0.000ns 0.000ns 0.000ns 0.761ns 2.525ns 0.741ns 0.305ns 0.305ns 0.732ns 0.000ns 0.000ns 0.757ns 0.714ns 2.465ns 0.000ns 0.000ns 0.000ns 0.769ns 0.765ns 1.977ns 0.000ns 0.000ns 0.000ns 0.305ns 2.369ns 2.001ns 0.000ns 0.000ns 0.000ns 0.777ns 2.345ns 1.751ns 0.000ns 0.000ns 0.000ns 0.000ns 0.305ns 2.037ns 1.135ns 0.000ns 0.000ns 0.000ns 0.000ns 2.131ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.762ns 2.550ns } { 0.000ns 1.132ns 0.747ns 0.815ns 0.747ns 0.123ns 0.123ns 0.261ns 0.975ns 0.511ns 0.914ns 0.200ns 0.200ns 0.200ns 0.747ns 0.123ns 0.815ns 0.511ns 0.200ns 0.978ns 0.123ns 0.123ns 0.815ns 0.511ns 0.511ns 0.747ns 0.123ns 0.261ns 0.975ns 0.200ns 0.200ns 0.747ns 0.123ns 0.261ns 0.975ns 0.511ns 0.200ns 0.747ns 0.123ns 0.123ns 0.261ns 0.975ns 0.200ns 0.200ns 0.747ns 0.123ns 0.123ns 0.261ns 0.975ns 0.747ns 0.123ns 0.123ns 0.123ns 0.261ns 0.975ns 0.200ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst3 Button_1 Clk_50MHZ 0.060 ns register " "Info: th for register \"inst3\" (data pin = \"Button_1\", clock pin = \"Clk_50MHZ\") is 0.060 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50MHZ destination 7.483 ns + Longest register " "Info: + Longest clock path from clock \"Clk_50MHZ\" to destination register is 7.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Clk_50MHZ 1 CLK PIN_64 8 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 8; CLK Node = 'Clk_50MHZ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50MHZ } "NODE_NAME" } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 200 32 200 216 "Clk_50MHZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(1.294 ns) 3.834 ns Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\] 2 REG LC_X2_Y3_N7 4 " "Info: 2: + IC(1.377 ns) + CELL(1.294 ns) = 3.834 ns; Loc. = LC_X2_Y3_N7; Fanout = 4; REG Node = 'Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { Clk_50MHZ Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 274 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.731 ns) + CELL(0.918 ns) 7.483 ns inst3 3 REG LC_X7_Y4_N5 2 " "Info: 3: + IC(2.731 ns) + CELL(0.918 ns) = 7.483 ns; Loc. = LC_X7_Y4_N5; Fanout = 2; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.649 ns" { Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] inst3 } "NODE_NAME" } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 304 368 432 384 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 45.10 % ) " "Info: Total cell delay = 3.375 ns ( 45.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.108 ns ( 54.90 % ) " "Info: Total interconnect delay = 4.108 ns ( 54.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.483 ns" { Clk_50MHZ Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.483 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] {} inst3 {} } { 0.000ns 0.000ns 1.377ns 2.731ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 304 368 432 384 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.644 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.667 ns) 1.667 ns Button_1 1 PIN PIN_27 1 " "Info: 1: + IC(0.000 ns) + CELL(1.667 ns) = 1.667 ns; Loc. = PIN_27; Fanout = 1; PIN Node = 'Button_1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Button_1 } "NODE_NAME" } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 320 32 200 336 "Button_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.386 ns) + CELL(0.591 ns) 7.644 ns inst3 2 REG LC_X7_Y4_N5 2 " "Info: 2: + IC(5.386 ns) + CELL(0.591 ns) = 7.644 ns; Loc. = LC_X7_Y4_N5; Fanout = 2; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.977 ns" { Button_1 inst3 } "NODE_NAME" } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 304 368 432 384 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.258 ns ( 29.54 % ) " "Info: Total cell delay = 2.258 ns ( 29.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.386 ns ( 70.46 % ) " "Info: Total interconnect delay = 5.386 ns ( 70.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.644 ns" { Button_1 inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.644 ns" { Button_1 {} Button_1~combout {} inst3 {} } { 0.000ns 0.000ns 5.386ns } { 0.000ns 1.667ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.483 ns" { Clk_50MHZ Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.483 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Clock_Divider:inst26|lpm_counter:lpm_counter_component|cntr_09h:auto_generated|safe_q[7] {} inst3 {} } { 0.000ns 0.000ns 1.377ns 2.731ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.644 ns" { Button_1 inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.644 ns" { Button_1 {} Button_1~combout {} inst3 {} } { 0.000ns 0.000ns 5.386ns } { 0.000ns 1.667ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 25 23:00:43 2023 " "Info: Processing ended: Thu May 25 23:00:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
