[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/InterfImport/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/InterfImport/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<264> s<263> l<1:1> el<1:0>
n<> u<2> t<Package> p<18> s<3> l<1:1> el<1:8>
n<tnoc_pkg> u<3> t<StringConst> p<18> s<16> l<1:9> el<1:17>
n<> u<4> t<Data_type_or_implicit> p<14> s<13> l<2:15> el<2:15>
n<TNOC_DEFAULT_PACKET_CONFIG> u<5> t<StringConst> p<12> s<11> l<2:15> el<2:41>
n<1> u<6> t<IntConst> p<7> l<2:45> el<2:46>
n<> u<7> t<Primary_literal> p<8> c<6> l<2:45> el<2:46>
n<> u<8> t<Constant_primary> p<9> c<7> l<2:45> el<2:46>
n<> u<9> t<Constant_expression> p<10> c<8> l<2:45> el<2:46>
n<> u<10> t<Constant_mintypmax_expression> p<11> c<9> l<2:45> el<2:46>
n<> u<11> t<Constant_param_expression> p<12> c<10> l<2:45> el<2:46>
n<> u<12> t<Param_assignment> p<13> c<5> l<2:15> el<2:46>
n<> u<13> t<List_of_param_assignments> p<14> c<12> l<2:15> el<2:46>
n<> u<14> t<Local_parameter_declaration> p<15> c<4> l<2:4> el<2:46>
n<> u<15> t<Package_or_generate_item_declaration> p<16> c<14> l<2:4> el<2:47>
n<> u<16> t<Package_item> p<18> c<15> s<17> l<2:4> el<2:47>
n<> u<17> t<Endpackage> p<18> l<4:1> el<4:11>
n<> u<18> t<Package_declaration> p<19> c<2> l<1:1> el<4:11>
n<> u<19> t<Description> p<263> c<18> s<262> l<1:1> el<4:11>
n<> u<20> t<Interface> p<41> s<22> l<6:1> el<6:10>
n<tnoc_port_control_if> u<21> t<StringConst> p<22> l<6:11> el<6:31>
n<> u<22> t<Interface_identifier> p<41> c<21> s<25> l<6:11> el<6:31>
n<tnoc_pkg> u<23> t<StringConst> p<24> l<7:11> el<7:19>
n<> u<24> t<Package_import_item> p<25> c<23> l<7:11> el<7:22>
n<> u<25> t<Package_import_declaration> p<41> c<24> s<40> l<7:3> el<7:23>
n<tnoc_packet_config> u<26> t<StringConst> p<27> l<9:13> el<9:31>
n<> u<27> t<Data_type> p<28> c<26> l<9:13> el<9:31>
n<> u<28> t<Data_type_or_implicit> p<38> c<27> s<37> l<9:13> el<9:31>
n<PACKET_CONFIG> u<29> t<StringConst> p<36> s<35> l<9:33> el<9:46>
n<TNOC_DEFAULT_PACKET_CONFIG> u<30> t<StringConst> p<31> l<9:50> el<9:76>
n<> u<31> t<Primary_literal> p<32> c<30> l<9:50> el<9:76>
n<> u<32> t<Constant_primary> p<33> c<31> l<9:50> el<9:76>
n<> u<33> t<Constant_expression> p<34> c<32> l<9:50> el<9:76>
n<> u<34> t<Constant_mintypmax_expression> p<35> c<33> l<9:50> el<9:76>
n<> u<35> t<Constant_param_expression> p<36> c<34> l<9:50> el<9:76>
n<> u<36> t<Param_assignment> p<37> c<29> l<9:33> el<9:76>
n<> u<37> t<List_of_param_assignments> p<38> c<36> l<9:33> el<9:76>
n<> u<38> t<Parameter_declaration> p<39> c<28> l<9:3> el<9:76>
n<> u<39> t<Parameter_port_declaration> p<40> c<38> l<9:3> el<9:76>
n<> u<40> t<Parameter_port_list> p<41> c<39> l<8:1> el<10:2>
n<> u<41> t<Interface_ansi_header> p<261> c<20> s<61> l<6:1> el<10:3>
n<> u<42> t<IntegerAtomType_Int> p<43> l<11:15> el<11:18>
n<> u<43> t<Data_type> p<44> c<42> l<11:15> el<11:18>
n<> u<44> t<Data_type_or_implicit> p<56> c<43> s<55> l<11:15> el<11:18>
n<CHANNELS> u<45> t<StringConst> p<54> s<53> l<11:19> el<11:27>
n<PACKET_CONFIG> u<46> t<StringConst> p<50> s<49> l<11:31> el<11:44>
n<virtual_channels> u<47> t<StringConst> p<49> s<48> l<11:45> el<11:61>
n<> u<48> t<Constant_bit_select> p<49> l<11:61> el<11:61>
n<> u<49> t<Constant_select> p<50> c<47> l<11:44> el<11:61>
n<> u<50> t<Constant_primary> p<51> c<46> l<11:31> el<11:61>
n<> u<51> t<Constant_expression> p<52> c<50> l<11:31> el<11:61>
n<> u<52> t<Constant_mintypmax_expression> p<53> c<51> l<11:31> el<11:61>
n<> u<53> t<Constant_param_expression> p<54> c<52> l<11:31> el<11:61>
n<> u<54> t<Param_assignment> p<55> c<45> l<11:19> el<11:61>
n<> u<55> t<List_of_param_assignments> p<56> c<54> l<11:19> el<11:61>
n<> u<56> t<Local_parameter_declaration> p<57> c<44> l<11:3> el<11:61>
n<> u<57> t<Package_or_generate_item_declaration> p<58> c<56> l<11:3> el<11:62>
n<> u<58> t<Module_or_generate_item_declaration> p<59> c<57> l<11:3> el<11:62>
n<> u<59> t<Module_common_item> p<60> c<58> l<11:3> el<11:62>
n<> u<60> t<Interface_or_generate_item> p<61> c<59> l<11:3> el<11:62>
n<> u<61> t<Non_port_interface_item> p<261> c<60> s<89> l<11:3> el<11:62>
n<> u<62> t<IntVec_TypeLogic> p<79> s<78> l<13:3> el<13:8>
n<CHANNELS> u<63> t<StringConst> p<64> l<13:10> el<13:18>
n<> u<64> t<Primary_literal> p<65> c<63> l<13:10> el<13:18>
n<> u<65> t<Constant_primary> p<66> c<64> l<13:10> el<13:18>
n<> u<66> t<Constant_expression> p<72> c<65> s<71> l<13:10> el<13:18>
n<1> u<67> t<IntConst> p<68> l<13:19> el<13:20>
n<> u<68> t<Primary_literal> p<69> c<67> l<13:19> el<13:20>
n<> u<69> t<Constant_primary> p<70> c<68> l<13:19> el<13:20>
n<> u<70> t<Constant_expression> p<72> c<69> l<13:19> el<13:20>
n<> u<71> t<BinOp_Minus> p<72> s<70> l<13:18> el<13:19>
n<> u<72> t<Constant_expression> p<77> c<66> s<76> l<13:10> el<13:20>
n<0> u<73> t<IntConst> p<74> l<13:21> el<13:22>
n<> u<74> t<Primary_literal> p<75> c<73> l<13:21> el<13:22>
n<> u<75> t<Constant_primary> p<76> c<74> l<13:21> el<13:22>
n<> u<76> t<Constant_expression> p<77> c<75> l<13:21> el<13:22>
n<> u<77> t<Constant_range> p<78> c<72> l<13:10> el<13:22>
n<> u<78> t<Packed_dimension> p<79> c<77> l<13:9> el<13:23>
n<> u<79> t<Data_type> p<83> c<62> s<82> l<13:3> el<13:23>
n<request> u<80> t<StringConst> p<81> l<13:25> el<13:32>
n<> u<81> t<Variable_decl_assignment> p<82> c<80> l<13:25> el<13:32>
n<> u<82> t<List_of_variable_decl_assignments> p<83> c<81> l<13:25> el<13:32>
n<> u<83> t<Variable_declaration> p<84> c<79> l<13:3> el<13:33>
n<> u<84> t<Data_declaration> p<85> c<83> l<13:3> el<13:33>
n<> u<85> t<Package_or_generate_item_declaration> p<86> c<84> l<13:3> el<13:33>
n<> u<86> t<Module_or_generate_item_declaration> p<87> c<85> l<13:3> el<13:33>
n<> u<87> t<Module_common_item> p<88> c<86> l<13:3> el<13:33>
n<> u<88> t<Interface_or_generate_item> p<89> c<87> l<13:3> el<13:33>
n<> u<89> t<Non_port_interface_item> p<261> c<88> s<117> l<13:3> el<13:33>
n<> u<90> t<IntVec_TypeLogic> p<107> s<106> l<14:3> el<14:8>
n<CHANNELS> u<91> t<StringConst> p<92> l<14:10> el<14:18>
n<> u<92> t<Primary_literal> p<93> c<91> l<14:10> el<14:18>
n<> u<93> t<Constant_primary> p<94> c<92> l<14:10> el<14:18>
n<> u<94> t<Constant_expression> p<100> c<93> s<99> l<14:10> el<14:18>
n<1> u<95> t<IntConst> p<96> l<14:19> el<14:20>
n<> u<96> t<Primary_literal> p<97> c<95> l<14:19> el<14:20>
n<> u<97> t<Constant_primary> p<98> c<96> l<14:19> el<14:20>
n<> u<98> t<Constant_expression> p<100> c<97> l<14:19> el<14:20>
n<> u<99> t<BinOp_Minus> p<100> s<98> l<14:18> el<14:19>
n<> u<100> t<Constant_expression> p<105> c<94> s<104> l<14:10> el<14:20>
n<0> u<101> t<IntConst> p<102> l<14:21> el<14:22>
n<> u<102> t<Primary_literal> p<103> c<101> l<14:21> el<14:22>
n<> u<103> t<Constant_primary> p<104> c<102> l<14:21> el<14:22>
n<> u<104> t<Constant_expression> p<105> c<103> l<14:21> el<14:22>
n<> u<105> t<Constant_range> p<106> c<100> l<14:10> el<14:22>
n<> u<106> t<Packed_dimension> p<107> c<105> l<14:9> el<14:23>
n<> u<107> t<Data_type> p<111> c<90> s<110> l<14:3> el<14:23>
n<grant> u<108> t<StringConst> p<109> l<14:25> el<14:30>
n<> u<109> t<Variable_decl_assignment> p<110> c<108> l<14:25> el<14:30>
n<> u<110> t<List_of_variable_decl_assignments> p<111> c<109> l<14:25> el<14:30>
n<> u<111> t<Variable_declaration> p<112> c<107> l<14:3> el<14:31>
n<> u<112> t<Data_declaration> p<113> c<111> l<14:3> el<14:31>
n<> u<113> t<Package_or_generate_item_declaration> p<114> c<112> l<14:3> el<14:31>
n<> u<114> t<Module_or_generate_item_declaration> p<115> c<113> l<14:3> el<14:31>
n<> u<115> t<Module_common_item> p<116> c<114> l<14:3> el<14:31>
n<> u<116> t<Interface_or_generate_item> p<117> c<115> l<14:3> el<14:31>
n<> u<117> t<Non_port_interface_item> p<261> c<116> s<145> l<14:3> el<14:31>
n<> u<118> t<IntVec_TypeLogic> p<135> s<134> l<15:3> el<15:8>
n<CHANNELS> u<119> t<StringConst> p<120> l<15:10> el<15:18>
n<> u<120> t<Primary_literal> p<121> c<119> l<15:10> el<15:18>
n<> u<121> t<Constant_primary> p<122> c<120> l<15:10> el<15:18>
n<> u<122> t<Constant_expression> p<128> c<121> s<127> l<15:10> el<15:18>
n<1> u<123> t<IntConst> p<124> l<15:19> el<15:20>
n<> u<124> t<Primary_literal> p<125> c<123> l<15:19> el<15:20>
n<> u<125> t<Constant_primary> p<126> c<124> l<15:19> el<15:20>
n<> u<126> t<Constant_expression> p<128> c<125> l<15:19> el<15:20>
n<> u<127> t<BinOp_Minus> p<128> s<126> l<15:18> el<15:19>
n<> u<128> t<Constant_expression> p<133> c<122> s<132> l<15:10> el<15:20>
n<0> u<129> t<IntConst> p<130> l<15:21> el<15:22>
n<> u<130> t<Primary_literal> p<131> c<129> l<15:21> el<15:22>
n<> u<131> t<Constant_primary> p<132> c<130> l<15:21> el<15:22>
n<> u<132> t<Constant_expression> p<133> c<131> l<15:21> el<15:22>
n<> u<133> t<Constant_range> p<134> c<128> l<15:10> el<15:22>
n<> u<134> t<Packed_dimension> p<135> c<133> l<15:9> el<15:23>
n<> u<135> t<Data_type> p<139> c<118> s<138> l<15:3> el<15:23>
n<free> u<136> t<StringConst> p<137> l<15:25> el<15:29>
n<> u<137> t<Variable_decl_assignment> p<138> c<136> l<15:25> el<15:29>
n<> u<138> t<List_of_variable_decl_assignments> p<139> c<137> l<15:25> el<15:29>
n<> u<139> t<Variable_declaration> p<140> c<135> l<15:3> el<15:30>
n<> u<140> t<Data_declaration> p<141> c<139> l<15:3> el<15:30>
n<> u<141> t<Package_or_generate_item_declaration> p<142> c<140> l<15:3> el<15:30>
n<> u<142> t<Module_or_generate_item_declaration> p<143> c<141> l<15:3> el<15:30>
n<> u<143> t<Module_common_item> p<144> c<142> l<15:3> el<15:30>
n<> u<144> t<Interface_or_generate_item> p<145> c<143> l<15:3> el<15:30>
n<> u<145> t<Non_port_interface_item> p<261> c<144> s<173> l<15:3> el<15:30>
n<> u<146> t<IntVec_TypeLogic> p<163> s<162> l<16:3> el<16:8>
n<CHANNELS> u<147> t<StringConst> p<148> l<16:10> el<16:18>
n<> u<148> t<Primary_literal> p<149> c<147> l<16:10> el<16:18>
n<> u<149> t<Constant_primary> p<150> c<148> l<16:10> el<16:18>
n<> u<150> t<Constant_expression> p<156> c<149> s<155> l<16:10> el<16:18>
n<1> u<151> t<IntConst> p<152> l<16:19> el<16:20>
n<> u<152> t<Primary_literal> p<153> c<151> l<16:19> el<16:20>
n<> u<153> t<Constant_primary> p<154> c<152> l<16:19> el<16:20>
n<> u<154> t<Constant_expression> p<156> c<153> l<16:19> el<16:20>
n<> u<155> t<BinOp_Minus> p<156> s<154> l<16:18> el<16:19>
n<> u<156> t<Constant_expression> p<161> c<150> s<160> l<16:10> el<16:20>
n<0> u<157> t<IntConst> p<158> l<16:21> el<16:22>
n<> u<158> t<Primary_literal> p<159> c<157> l<16:21> el<16:22>
n<> u<159> t<Constant_primary> p<160> c<158> l<16:21> el<16:22>
n<> u<160> t<Constant_expression> p<161> c<159> l<16:21> el<16:22>
n<> u<161> t<Constant_range> p<162> c<156> l<16:10> el<16:22>
n<> u<162> t<Packed_dimension> p<163> c<161> l<16:9> el<16:23>
n<> u<163> t<Data_type> p<167> c<146> s<166> l<16:3> el<16:23>
n<start_of_packet> u<164> t<StringConst> p<165> l<16:25> el<16:40>
n<> u<165> t<Variable_decl_assignment> p<166> c<164> l<16:25> el<16:40>
n<> u<166> t<List_of_variable_decl_assignments> p<167> c<165> l<16:25> el<16:40>
n<> u<167> t<Variable_declaration> p<168> c<163> l<16:3> el<16:41>
n<> u<168> t<Data_declaration> p<169> c<167> l<16:3> el<16:41>
n<> u<169> t<Package_or_generate_item_declaration> p<170> c<168> l<16:3> el<16:41>
n<> u<170> t<Module_or_generate_item_declaration> p<171> c<169> l<16:3> el<16:41>
n<> u<171> t<Module_common_item> p<172> c<170> l<16:3> el<16:41>
n<> u<172> t<Interface_or_generate_item> p<173> c<171> l<16:3> el<16:41>
n<> u<173> t<Non_port_interface_item> p<261> c<172> s<201> l<16:3> el<16:41>
n<> u<174> t<IntVec_TypeLogic> p<191> s<190> l<17:3> el<17:8>
n<CHANNELS> u<175> t<StringConst> p<176> l<17:10> el<17:18>
n<> u<176> t<Primary_literal> p<177> c<175> l<17:10> el<17:18>
n<> u<177> t<Constant_primary> p<178> c<176> l<17:10> el<17:18>
n<> u<178> t<Constant_expression> p<184> c<177> s<183> l<17:10> el<17:18>
n<1> u<179> t<IntConst> p<180> l<17:19> el<17:20>
n<> u<180> t<Primary_literal> p<181> c<179> l<17:19> el<17:20>
n<> u<181> t<Constant_primary> p<182> c<180> l<17:19> el<17:20>
n<> u<182> t<Constant_expression> p<184> c<181> l<17:19> el<17:20>
n<> u<183> t<BinOp_Minus> p<184> s<182> l<17:18> el<17:19>
n<> u<184> t<Constant_expression> p<189> c<178> s<188> l<17:10> el<17:20>
n<0> u<185> t<IntConst> p<186> l<17:21> el<17:22>
n<> u<186> t<Primary_literal> p<187> c<185> l<17:21> el<17:22>
n<> u<187> t<Constant_primary> p<188> c<186> l<17:21> el<17:22>
n<> u<188> t<Constant_expression> p<189> c<187> l<17:21> el<17:22>
n<> u<189> t<Constant_range> p<190> c<184> l<17:10> el<17:22>
n<> u<190> t<Packed_dimension> p<191> c<189> l<17:9> el<17:23>
n<> u<191> t<Data_type> p<195> c<174> s<194> l<17:3> el<17:23>
n<end_of_packet> u<192> t<StringConst> p<193> l<17:25> el<17:38>
n<> u<193> t<Variable_decl_assignment> p<194> c<192> l<17:25> el<17:38>
n<> u<194> t<List_of_variable_decl_assignments> p<195> c<193> l<17:25> el<17:38>
n<> u<195> t<Variable_declaration> p<196> c<191> l<17:3> el<17:39>
n<> u<196> t<Data_declaration> p<197> c<195> l<17:3> el<17:39>
n<> u<197> t<Package_or_generate_item_declaration> p<198> c<196> l<17:3> el<17:39>
n<> u<198> t<Module_or_generate_item_declaration> p<199> c<197> l<17:3> el<17:39>
n<> u<199> t<Module_common_item> p<200> c<198> l<17:3> el<17:39>
n<> u<200> t<Interface_or_generate_item> p<201> c<199> l<17:3> el<17:39>
n<> u<201> t<Non_port_interface_item> p<261> c<200> s<230> l<17:3> el<17:39>
n<requester> u<202> t<StringConst> p<228> s<207> l<19:11> el<19:20>
n<> u<203> t<PortDir_Out> p<206> s<205> l<20:5> el<20:11>
n<request> u<204> t<StringConst> p<205> l<20:13> el<20:20>
n<> u<205> t<Modport_simple_port> p<206> c<204> l<20:13> el<20:20>
n<> u<206> t<Modport_simple_ports_declaration> p<207> c<203> l<20:5> el<20:20>
n<> u<207> t<Modport_ports_declaration> p<228> c<206> s<212> l<20:5> el<20:20>
n<> u<208> t<PortDir_Inp> p<211> s<210> l<21:5> el<21:10>
n<grant> u<209> t<StringConst> p<210> l<21:13> el<21:18>
n<> u<210> t<Modport_simple_port> p<211> c<209> l<21:13> el<21:18>
n<> u<211> t<Modport_simple_ports_declaration> p<212> c<208> l<21:5> el<21:18>
n<> u<212> t<Modport_ports_declaration> p<228> c<211> s<217> l<21:5> el<21:18>
n<> u<213> t<PortDir_Out> p<216> s<215> l<22:5> el<22:11>
n<free> u<214> t<StringConst> p<215> l<22:13> el<22:17>
n<> u<215> t<Modport_simple_port> p<216> c<214> l<22:13> el<22:17>
n<> u<216> t<Modport_simple_ports_declaration> p<217> c<213> l<22:5> el<22:17>
n<> u<217> t<Modport_ports_declaration> p<228> c<216> s<222> l<22:5> el<22:17>
n<> u<218> t<PortDir_Out> p<221> s<220> l<23:5> el<23:11>
n<start_of_packet> u<219> t<StringConst> p<220> l<23:13> el<23:28>
n<> u<220> t<Modport_simple_port> p<221> c<219> l<23:13> el<23:28>
n<> u<221> t<Modport_simple_ports_declaration> p<222> c<218> l<23:5> el<23:28>
n<> u<222> t<Modport_ports_declaration> p<228> c<221> s<227> l<23:5> el<23:28>
n<> u<223> t<PortDir_Out> p<226> s<225> l<24:5> el<24:11>
n<end_of_packet> u<224> t<StringConst> p<225> l<24:13> el<24:26>
n<> u<225> t<Modport_simple_port> p<226> c<224> l<24:13> el<24:26>
n<> u<226> t<Modport_simple_ports_declaration> p<227> c<223> l<24:5> el<24:26>
n<> u<227> t<Modport_ports_declaration> p<228> c<226> l<24:5> el<24:26>
n<> u<228> t<Modport_item> p<229> c<202> l<19:11> el<25:4>
n<> u<229> t<Interface_or_generate_item> p<230> c<228> l<19:3> el<25:5>
n<> u<230> t<Non_port_interface_item> p<261> c<229> s<259> l<19:3> el<25:5>
n<controller> u<231> t<StringConst> p<257> s<236> l<27:11> el<27:21>
n<> u<232> t<PortDir_Inp> p<235> s<234> l<28:5> el<28:10>
n<request> u<233> t<StringConst> p<234> l<28:13> el<28:20>
n<> u<234> t<Modport_simple_port> p<235> c<233> l<28:13> el<28:20>
n<> u<235> t<Modport_simple_ports_declaration> p<236> c<232> l<28:5> el<28:20>
n<> u<236> t<Modport_ports_declaration> p<257> c<235> s<241> l<28:5> el<28:20>
n<> u<237> t<PortDir_Out> p<240> s<239> l<29:5> el<29:11>
n<grant> u<238> t<StringConst> p<239> l<29:13> el<29:18>
n<> u<239> t<Modport_simple_port> p<240> c<238> l<29:13> el<29:18>
n<> u<240> t<Modport_simple_ports_declaration> p<241> c<237> l<29:5> el<29:18>
n<> u<241> t<Modport_ports_declaration> p<257> c<240> s<246> l<29:5> el<29:18>
n<> u<242> t<PortDir_Inp> p<245> s<244> l<30:5> el<30:10>
n<free> u<243> t<StringConst> p<244> l<30:13> el<30:17>
n<> u<244> t<Modport_simple_port> p<245> c<243> l<30:13> el<30:17>
n<> u<245> t<Modport_simple_ports_declaration> p<246> c<242> l<30:5> el<30:17>
n<> u<246> t<Modport_ports_declaration> p<257> c<245> s<251> l<30:5> el<30:17>
n<> u<247> t<PortDir_Inp> p<250> s<249> l<31:5> el<31:10>
n<start_of_packet> u<248> t<StringConst> p<249> l<31:13> el<31:28>
n<> u<249> t<Modport_simple_port> p<250> c<248> l<31:13> el<31:28>
n<> u<250> t<Modport_simple_ports_declaration> p<251> c<247> l<31:5> el<31:28>
n<> u<251> t<Modport_ports_declaration> p<257> c<250> s<256> l<31:5> el<31:28>
n<> u<252> t<PortDir_Inp> p<255> s<254> l<32:5> el<32:10>
n<end_of_packet> u<253> t<StringConst> p<254> l<32:13> el<32:26>
n<> u<254> t<Modport_simple_port> p<255> c<253> l<32:13> el<32:26>
n<> u<255> t<Modport_simple_ports_declaration> p<256> c<252> l<32:5> el<32:26>
n<> u<256> t<Modport_ports_declaration> p<257> c<255> l<32:5> el<32:26>
n<> u<257> t<Modport_item> p<258> c<231> l<27:11> el<33:4>
n<> u<258> t<Interface_or_generate_item> p<259> c<257> l<27:3> el<33:5>
n<> u<259> t<Non_port_interface_item> p<261> c<258> s<260> l<27:3> el<33:5>
n<> u<260> t<Endinterface> p<261> l<34:1> el<34:13>
n<> u<261> t<Interface_declaration> p<262> c<41> l<6:1> el<34:13>
n<> u<262> t<Description> p<263> c<261> l<6:1> el<34:13>
n<> u<263> t<Source_text> p<264> c<19> l<1:1> el<34:13>
n<> u<264> t<Top_level_rule> c<1> l<1:1> el<35:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfImport/dut.sv:1:1: No timescale set for "tnoc_pkg".

[WRN:PA0205] ${SURELOG_DIR}/tests/InterfImport/dut.sv:6:1: No timescale set for "tnoc_port_control_if".

[INF:CP0300] Compilation...

[INF:CP0301] ${SURELOG_DIR}/tests/InterfImport/dut.sv:1:1: Compile package "tnoc_pkg".

[INF:CP0304] ${SURELOG_DIR}/tests/InterfImport/dut.sv:6:1: Compile interface "work@tnoc_port_control_if".

[INF:EL0526] Design Elaboration...

[NTE:EL0508] Nb Top level modules: 0.

[NTE:EL0509] Max instance depth: 0.

[NTE:EL0510] Nb instances: 0.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                              19
design                                                 1
hier_path                                              1
import_typespec                                        1
int_typespec                                           3
interface_inst                                         1
io_decl                                               10
logic_net                                              5
logic_typespec                                         5
modport                                                2
module_inst                                            3
operation                                              5
package                                                2
param_assign                                           7
parameter                                              8
range                                                  5
ref_obj                                                7
ref_typespec                                          18
unsupported_typespec                                   1
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                              19
design                                                 1
hier_path                                              1
import_typespec                                        1
int_typespec                                           3
interface_inst                                         1
io_decl                                               10
logic_net                                              5
logic_typespec                                         5
modport                                                2
module_inst                                            3
operation                                              5
package                                                2
param_assign                                           7
parameter                                              8
range                                                  5
ref_obj                                                7
ref_typespec                                          18
unsupported_typespec                                   1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/InterfImport/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/InterfImport/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/InterfImport/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (unnamed)
|vpiElaborated:1
|vpiName:unnamed
|uhdmallPackages:
\_package: tnoc_pkg (tnoc_pkg::), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:1:1, endln:4:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:tnoc_pkg
  |vpiFullName:tnoc_pkg::
  |vpiParameter:
  \_parameter: (tnoc_pkg::TNOC_DEFAULT_PACKET_CONFIG), line:2:15, endln:2:41
    |vpiParent:
    \_package: tnoc_pkg (tnoc_pkg::), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:1:1, endln:4:11
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (tnoc_pkg::TNOC_DEFAULT_PACKET_CONFIG)
      |vpiParent:
      \_parameter: (tnoc_pkg::TNOC_DEFAULT_PACKET_CONFIG), line:2:15, endln:2:41
      |vpiFullName:tnoc_pkg::TNOC_DEFAULT_PACKET_CONFIG
      |vpiActual:
      \_int_typespec: , line:2:4, endln:2:46
    |vpiLocalParam:1
    |vpiName:TNOC_DEFAULT_PACKET_CONFIG
    |vpiFullName:tnoc_pkg::TNOC_DEFAULT_PACKET_CONFIG
  |vpiParamAssign:
  \_param_assign: , line:2:15, endln:2:46
    |vpiParent:
    \_package: tnoc_pkg (tnoc_pkg::), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:1:1, endln:4:11
    |vpiRhs:
    \_constant: , line:2:45, endln:2:46
      |vpiParent:
      \_param_assign: , line:2:15, endln:2:46
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (tnoc_pkg)
        |vpiParent:
        \_constant: , line:2:45, endln:2:46
        |vpiFullName:tnoc_pkg
        |vpiActual:
        \_int_typespec: , line:2:4, endln:2:46
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (tnoc_pkg::TNOC_DEFAULT_PACKET_CONFIG), line:2:15, endln:2:41
  |vpiDefName:tnoc_pkg
|uhdmtopPackages:
\_package: tnoc_pkg (tnoc_pkg::), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:1:1, endln:4:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:tnoc_pkg
  |vpiFullName:tnoc_pkg::
  |vpiParameter:
  \_parameter: (tnoc_pkg::TNOC_DEFAULT_PACKET_CONFIG), line:2:15, endln:2:41
    |vpiParent:
    \_package: tnoc_pkg (tnoc_pkg::), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:1:1, endln:4:11
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (tnoc_pkg::TNOC_DEFAULT_PACKET_CONFIG)
      |vpiParent:
      \_parameter: (tnoc_pkg::TNOC_DEFAULT_PACKET_CONFIG), line:2:15, endln:2:41
      |vpiFullName:tnoc_pkg::TNOC_DEFAULT_PACKET_CONFIG
      |vpiActual:
      \_int_typespec: , line:2:4, endln:2:46
    |vpiLocalParam:1
    |vpiName:TNOC_DEFAULT_PACKET_CONFIG
    |vpiFullName:tnoc_pkg::TNOC_DEFAULT_PACKET_CONFIG
  |vpiParamAssign:
  \_param_assign: , line:2:15, endln:2:46
    |vpiParent:
    \_package: tnoc_pkg (tnoc_pkg::), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:1:1, endln:4:11
    |vpiRhs:
    \_constant: , line:2:45, endln:2:46
      |vpiParent:
      \_param_assign: , line:2:15, endln:2:46
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (tnoc_pkg)
        |vpiParent:
        \_constant: , line:2:45, endln:2:46
        |vpiFullName:tnoc_pkg
        |vpiActual:
        \_int_typespec: , line:2:4, endln:2:46
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (tnoc_pkg::TNOC_DEFAULT_PACKET_CONFIG), line:2:15, endln:2:41
  |vpiDefName:tnoc_pkg
  |vpiTop:1
|uhdmallInterfaces:
\_interface_inst: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@tnoc_port_control_if
  |vpiParameter:
  \_parameter: (work@tnoc_port_control_if.TNOC_DEFAULT_PACKET_CONFIG), line:2:15, endln:2:41
    |vpiParent:
    \_interface_inst: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@tnoc_port_control_if.TNOC_DEFAULT_PACKET_CONFIG)
      |vpiParent:
      \_parameter: (work@tnoc_port_control_if.TNOC_DEFAULT_PACKET_CONFIG), line:2:15, endln:2:41
      |vpiFullName:work@tnoc_port_control_if.TNOC_DEFAULT_PACKET_CONFIG
      |vpiActual:
      \_int_typespec: , line:2:4, endln:2:46
    |vpiLocalParam:1
    |vpiName:TNOC_DEFAULT_PACKET_CONFIG
    |vpiFullName:work@tnoc_port_control_if.TNOC_DEFAULT_PACKET_CONFIG
    |vpiImported:tnoc_pkg
  |vpiParameter:
  \_parameter: (work@tnoc_port_control_if.PACKET_CONFIG), line:9:33, endln:9:46
    |vpiParent:
    \_interface_inst: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@tnoc_port_control_if.PACKET_CONFIG)
      |vpiParent:
      \_parameter: (work@tnoc_port_control_if.PACKET_CONFIG), line:9:33, endln:9:46
      |vpiFullName:work@tnoc_port_control_if.PACKET_CONFIG
      |vpiActual:
      \_unsupported_typespec: (tnoc_packet_config), line:9:13, endln:9:31
    |vpiName:PACKET_CONFIG
    |vpiFullName:work@tnoc_port_control_if.PACKET_CONFIG
  |vpiParameter:
  \_parameter: (work@tnoc_port_control_if.CHANNELS), line:11:19, endln:11:27
    |vpiParent:
    \_interface_inst: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
    |vpiTypespec:
    \_ref_typespec: (work@tnoc_port_control_if.CHANNELS)
      |vpiParent:
      \_parameter: (work@tnoc_port_control_if.CHANNELS), line:11:19, endln:11:27
      |vpiFullName:work@tnoc_port_control_if.CHANNELS
      |vpiActual:
      \_int_typespec: , line:11:15, endln:11:18
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:CHANNELS
    |vpiFullName:work@tnoc_port_control_if.CHANNELS
  |vpiParamAssign:
  \_param_assign: , line:2:15, endln:2:46
    |vpiParent:
    \_interface_inst: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
    |vpiRhs:
    \_constant: , line:2:45, endln:2:46
      |vpiParent:
      \_param_assign: , line:2:15, endln:2:46
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@tnoc_port_control_if)
        |vpiParent:
        \_constant: , line:2:45, endln:2:46
        |vpiFullName:work@tnoc_port_control_if
        |vpiActual:
        \_int_typespec: , line:2:4, endln:2:46
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@tnoc_port_control_if.TNOC_DEFAULT_PACKET_CONFIG), line:2:15, endln:2:41
      |vpiParent:
      \_param_assign: , line:2:15, endln:2:46
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@tnoc_port_control_if.TNOC_DEFAULT_PACKET_CONFIG)
        |vpiParent:
        \_parameter: (work@tnoc_port_control_if.TNOC_DEFAULT_PACKET_CONFIG), line:2:15, endln:2:41
        |vpiFullName:work@tnoc_port_control_if.TNOC_DEFAULT_PACKET_CONFIG
        |vpiActual:
        \_int_typespec: , line:2:4, endln:2:46
      |vpiLocalParam:1
      |vpiName:TNOC_DEFAULT_PACKET_CONFIG
      |vpiFullName:work@tnoc_port_control_if.TNOC_DEFAULT_PACKET_CONFIG
      |vpiImported:tnoc_pkg
  |vpiParamAssign:
  \_param_assign: , line:9:33, endln:9:76
    |vpiParent:
    \_interface_inst: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
    |vpiRhs:
    \_constant: , line:9:50, endln:9:76
      |vpiParent:
      \_param_assign: , line:9:33, endln:9:76
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@tnoc_port_control_if)
        |vpiParent:
        \_constant: , line:9:50, endln:9:76
        |vpiFullName:work@tnoc_port_control_if
        |vpiActual:
        \_unsupported_typespec: (tnoc_packet_config), line:9:13, endln:9:31
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@tnoc_port_control_if.PACKET_CONFIG), line:9:33, endln:9:46
  |vpiParamAssign:
  \_param_assign: , line:11:19, endln:11:61
    |vpiParent:
    \_interface_inst: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
    |vpiRhs:
    \_hier_path: (PACKET_CONFIG.virtual_channels), line:11:31, endln:11:61
      |vpiParent:
      \_param_assign: , line:11:19, endln:11:61
      |vpiName:PACKET_CONFIG.virtual_channels
      |vpiActual:
      \_ref_obj: (PACKET_CONFIG), line:11:45, endln:11:61
        |vpiParent:
        \_hier_path: (PACKET_CONFIG.virtual_channels), line:11:31, endln:11:61
        |vpiName:PACKET_CONFIG
      |vpiActual:
      \_ref_obj: (virtual_channels), line:11:45, endln:11:61
        |vpiParent:
        \_hier_path: (PACKET_CONFIG.virtual_channels), line:11:31, endln:11:61
        |vpiName:virtual_channels
    |vpiLhs:
    \_parameter: (work@tnoc_port_control_if.CHANNELS), line:11:19, endln:11:27
  |vpiTypedef:
  \_import_typespec: (tnoc_pkg), line:7:11, endln:7:22
  |vpiDefName:work@tnoc_port_control_if
  |vpiNet:
  \_logic_net: (work@tnoc_port_control_if.request), line:13:25, endln:13:32
    |vpiParent:
    \_interface_inst: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
    |vpiTypespec:
    \_ref_typespec: (work@tnoc_port_control_if.request)
      |vpiParent:
      \_logic_net: (work@tnoc_port_control_if.request), line:13:25, endln:13:32
      |vpiFullName:work@tnoc_port_control_if.request
      |vpiActual:
      \_logic_typespec: , line:13:3, endln:13:23
    |vpiName:request
    |vpiFullName:work@tnoc_port_control_if.request
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@tnoc_port_control_if.grant), line:14:25, endln:14:30
    |vpiParent:
    \_interface_inst: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
    |vpiTypespec:
    \_ref_typespec: (work@tnoc_port_control_if.grant)
      |vpiParent:
      \_logic_net: (work@tnoc_port_control_if.grant), line:14:25, endln:14:30
      |vpiFullName:work@tnoc_port_control_if.grant
      |vpiActual:
      \_logic_typespec: , line:14:3, endln:14:23
    |vpiName:grant
    |vpiFullName:work@tnoc_port_control_if.grant
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@tnoc_port_control_if.free), line:15:25, endln:15:29
    |vpiParent:
    \_interface_inst: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
    |vpiTypespec:
    \_ref_typespec: (work@tnoc_port_control_if.free)
      |vpiParent:
      \_logic_net: (work@tnoc_port_control_if.free), line:15:25, endln:15:29
      |vpiFullName:work@tnoc_port_control_if.free
      |vpiActual:
      \_logic_typespec: , line:15:3, endln:15:23
    |vpiName:free
    |vpiFullName:work@tnoc_port_control_if.free
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@tnoc_port_control_if.start_of_packet), line:16:25, endln:16:40
    |vpiParent:
    \_interface_inst: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
    |vpiTypespec:
    \_ref_typespec: (work@tnoc_port_control_if.start_of_packet)
      |vpiParent:
      \_logic_net: (work@tnoc_port_control_if.start_of_packet), line:16:25, endln:16:40
      |vpiFullName:work@tnoc_port_control_if.start_of_packet
      |vpiActual:
      \_logic_typespec: , line:16:3, endln:16:23
    |vpiName:start_of_packet
    |vpiFullName:work@tnoc_port_control_if.start_of_packet
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@tnoc_port_control_if.end_of_packet), line:17:25, endln:17:38
    |vpiParent:
    \_interface_inst: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
    |vpiTypespec:
    \_ref_typespec: (work@tnoc_port_control_if.end_of_packet)
      |vpiParent:
      \_logic_net: (work@tnoc_port_control_if.end_of_packet), line:17:25, endln:17:38
      |vpiFullName:work@tnoc_port_control_if.end_of_packet
      |vpiActual:
      \_logic_typespec: , line:17:3, endln:17:23
    |vpiName:end_of_packet
    |vpiFullName:work@tnoc_port_control_if.end_of_packet
    |vpiNetType:36
  |vpiModport:
  \_modport: (controller), line:27:11, endln:27:21
    |vpiParent:
    \_interface_inst: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
    |vpiName:controller
    |vpiIODecl:
    \_io_decl: (request), line:28:13, endln:28:20
      |vpiParent:
      \_modport: (controller), line:27:11, endln:27:21
      |vpiDirection:1
      |vpiName:request
    |vpiIODecl:
    \_io_decl: (grant), line:29:13, endln:29:18
      |vpiParent:
      \_modport: (controller), line:27:11, endln:27:21
      |vpiDirection:2
      |vpiName:grant
    |vpiIODecl:
    \_io_decl: (free), line:30:13, endln:30:17
      |vpiParent:
      \_modport: (controller), line:27:11, endln:27:21
      |vpiDirection:1
      |vpiName:free
    |vpiIODecl:
    \_io_decl: (start_of_packet), line:31:13, endln:31:28
      |vpiParent:
      \_modport: (controller), line:27:11, endln:27:21
      |vpiDirection:1
      |vpiName:start_of_packet
    |vpiIODecl:
    \_io_decl: (end_of_packet), line:32:13, endln:32:26
      |vpiParent:
      \_modport: (controller), line:27:11, endln:27:21
      |vpiDirection:1
      |vpiName:end_of_packet
  |vpiModport:
  \_modport: (requester), line:19:11, endln:19:20
    |vpiParent:
    \_interface_inst: work@tnoc_port_control_if (work@tnoc_port_control_if), file:${SURELOG_DIR}/tests/InterfImport/dut.sv, line:6:1, endln:34:13
    |vpiName:requester
    |vpiIODecl:
    \_io_decl: (request), line:20:13, endln:20:20
      |vpiParent:
      \_modport: (requester), line:19:11, endln:19:20
      |vpiDirection:2
      |vpiName:request
    |vpiIODecl:
    \_io_decl: (grant), line:21:13, endln:21:18
      |vpiParent:
      \_modport: (requester), line:19:11, endln:19:20
      |vpiDirection:1
      |vpiName:grant
    |vpiIODecl:
    \_io_decl: (free), line:22:13, endln:22:17
      |vpiParent:
      \_modport: (requester), line:19:11, endln:19:20
      |vpiDirection:2
      |vpiName:free
    |vpiIODecl:
    \_io_decl: (start_of_packet), line:23:13, endln:23:28
      |vpiParent:
      \_modport: (requester), line:19:11, endln:19:20
      |vpiDirection:2
      |vpiName:start_of_packet
    |vpiIODecl:
    \_io_decl: (end_of_packet), line:24:13, endln:24:26
      |vpiParent:
      \_modport: (requester), line:19:11, endln:19:20
      |vpiDirection:2
      |vpiName:end_of_packet
\_weaklyReferenced:
\_int_typespec: , line:2:4, endln:2:46
\_int_typespec: , line:2:4, endln:2:46
\_unsupported_typespec: (tnoc_packet_config), line:9:13, endln:9:31
  |vpiParent:
  \_parameter: (work@tnoc_port_control_if.PACKET_CONFIG), line:9:33, endln:9:46
  |vpiName:tnoc_packet_config
\_int_typespec: , line:11:15, endln:11:18
  |vpiParent:
  \_parameter: (work@tnoc_port_control_if.CHANNELS), line:11:19, endln:11:27
  |vpiSigned:1
\_logic_typespec: , line:13:3, endln:13:23
  |vpiRange:
  \_range: , line:13:9, endln:13:23
    |vpiParent:
    \_logic_typespec: , line:13:3, endln:13:23
    |vpiLeftRange:
    \_operation: , line:13:10, endln:13:20
      |vpiParent:
      \_range: , line:13:9, endln:13:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (CHANNELS), line:13:10, endln:13:18
        |vpiParent:
        \_operation: , line:13:10, endln:13:20
        |vpiName:CHANNELS
      |vpiOperand:
      \_constant: , line:13:19, endln:13:20
        |vpiParent:
        \_operation: , line:13:10, endln:13:20
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:13:21, endln:13:22
      |vpiParent:
      \_range: , line:13:9, endln:13:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:14:3, endln:14:23
  |vpiRange:
  \_range: , line:14:9, endln:14:23
    |vpiParent:
    \_logic_typespec: , line:14:3, endln:14:23
    |vpiLeftRange:
    \_operation: , line:14:10, endln:14:20
      |vpiParent:
      \_range: , line:14:9, endln:14:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (CHANNELS), line:14:10, endln:14:18
        |vpiParent:
        \_operation: , line:14:10, endln:14:20
        |vpiName:CHANNELS
      |vpiOperand:
      \_constant: , line:14:19, endln:14:20
        |vpiParent:
        \_operation: , line:14:10, endln:14:20
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:14:21, endln:14:22
      |vpiParent:
      \_range: , line:14:9, endln:14:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:15:3, endln:15:23
  |vpiRange:
  \_range: , line:15:9, endln:15:23
    |vpiParent:
    \_logic_typespec: , line:15:3, endln:15:23
    |vpiLeftRange:
    \_operation: , line:15:10, endln:15:20
      |vpiParent:
      \_range: , line:15:9, endln:15:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (CHANNELS), line:15:10, endln:15:18
        |vpiParent:
        \_operation: , line:15:10, endln:15:20
        |vpiName:CHANNELS
      |vpiOperand:
      \_constant: , line:15:19, endln:15:20
        |vpiParent:
        \_operation: , line:15:10, endln:15:20
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:15:21, endln:15:22
      |vpiParent:
      \_range: , line:15:9, endln:15:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:16:3, endln:16:23
  |vpiRange:
  \_range: , line:16:9, endln:16:23
    |vpiParent:
    \_logic_typespec: , line:16:3, endln:16:23
    |vpiLeftRange:
    \_operation: , line:16:10, endln:16:20
      |vpiParent:
      \_range: , line:16:9, endln:16:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (CHANNELS), line:16:10, endln:16:18
        |vpiParent:
        \_operation: , line:16:10, endln:16:20
        |vpiName:CHANNELS
      |vpiOperand:
      \_constant: , line:16:19, endln:16:20
        |vpiParent:
        \_operation: , line:16:10, endln:16:20
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:16:21, endln:16:22
      |vpiParent:
      \_range: , line:16:9, endln:16:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:17:3, endln:17:23
  |vpiRange:
  \_range: , line:17:9, endln:17:23
    |vpiParent:
    \_logic_typespec: , line:17:3, endln:17:23
    |vpiLeftRange:
    \_operation: , line:17:10, endln:17:20
      |vpiParent:
      \_range: , line:17:9, endln:17:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (CHANNELS), line:17:10, endln:17:18
        |vpiParent:
        \_operation: , line:17:10, endln:17:20
        |vpiName:CHANNELS
      |vpiOperand:
      \_constant: , line:17:19, endln:17:20
        |vpiParent:
        \_operation: , line:17:10, endln:17:20
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:17:21, endln:17:22
      |vpiParent:
      \_range: , line:17:9, endln:17:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 4
