Release 14.7 - par P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Wed Oct 31 02:20:47 2018

All signals are completely routed.

WARNING:ParHelpers:361 - There are 5 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   io_button(0)_IBUF
   io_button(1)_IBUF
   io_button(3)_IBUF
   io_button(4)_IBUF
   io_dip(1)_IBUF


