// Seed: 2948089352
module module_0 (
    output tri0 id_0,
    output supply1 id_1,
    input wor module_0,
    output supply0 id_3
);
  assign id_0 = -1;
  assign id_3 = -1'b0;
  assign module_1.id_9 = 0;
  wire id_5;
endmodule
module module_1 (
    output logic id_0,
    input wand id_1,
    output supply0 id_2,
    input wire id_3,
    input wire id_4,
    output supply0 id_5,
    output logic id_6,
    input wire id_7,
    output supply0 id_8,
    input tri1 id_9,
    output tri1 id_10,
    output supply1 id_11
);
  tri id_13 = id_7;
  always @(posedge id_4) begin : LABEL_0
    if (1) begin : LABEL_1
      id_6 <= id_4;
      id_0 = id_7;
      if (1) begin : LABEL_2
        $signed(81);
        ;
      end
    end
  end
  logic id_14;
  assign id_13 = 1'd0;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_1,
      id_11
  );
  wire  id_15 = id_14;
  logic id_16;
  ;
endmodule
