//******************** (C) COPYRIGHT 2019 SmartLogic*******************************
// FileName           : dw_axi_dmac.h
// Author             : lijian, jian.li@smartlogictech.com
// Date First Issued  : 2019-03-29 03:09:44 PM
// Last Modified      : 2019-05-15 02:59:32 PM
// Description        :
// ------------------------------------------------------------
// Modification History:
// Version    Date       Author    Modification Description
//
//**********************************************************************************

#ifndef __DMAS0_H__
#define __DMAS0_H__

#define DMAS0_BASE_ADDR                                0x020b0000
#define DMAS1_BASE_ADDR                                0x049c0000
#define DMAC0_BASE_ADDR                                0x020a0000

#define DMAS0_IDREG_L                                  (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x0)))
#define DMAS0_COMPVERREG_L                             (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x8)))
#define DMAS0_CFGREG_L                                 (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x10)))
#define DMAS0_CHENREG_L                                (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x18)))
#define DMAS0_INTSTATUSREG_L                           (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x30)))
#define DMAS0_COMMONREG_INTCLEARREG_L                  (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x38)))
#define DMAS0_COMMONREG_INTSTATUS_ENA_L                (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x40)))
#define DMAS0_COMMONREG_INTSIGNAL_ENA_L                (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x48)))
#define DMAS0_COMMONREG_INTSTATUSREG_L                 (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x50)))
#define DMAS0_RESETREG_L                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x58)))
#define DMAS0_IDREG_H                                  (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x4)))
#define DMAS0_COMPVERREG_H                             (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0xc)))
#define DMAS0_CFGREG_H                                 (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x14)))
#define DMAS0_CHENREG_H                                (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x1c)))
#define DMAS0_INTSTATUSREG_H                           (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x34)))
#define DMAS0_COMMONREG_INTCLEARREG_H                  (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x3c)))
#define DMAS0_COMMONREG_INTSTATUS_ENA_H                (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x44)))
#define DMAS0_COMMONREG_INTSIGNAL_ENA_H                (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x4c)))
#define DMAS0_COMMONREG_INTSTATUSREG_H                 (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x54)))
#define DMAS0_RESETREG_H                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x5c)))
#define DMAS0_CH0_SAR_L                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x100+0*0x100)))
#define DMAS0_CH0_DAR_L                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x108+0*0x100)))
#define DMAS0_CH0_BLOCK_TS_L                                (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x110+0*0x100)))
#define DMAS0_CH0_CTL_L                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x118+0*0x100)))
#define DMAS0_CH0_CFG_L                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x120+0*0x100)))
#define DMAS0_CH0_LLP_L                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x128+0*0x100)))
#define DMAS0_CH0_STATUSREG_L                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x130+0*0x100)))
#define DMAS0_CH0_SWHSSRCREG_L                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x138+0*0x100)))
#define DMAS0_CH0_SWHSDSTREG_L                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x140+0*0x100)))
#define DMAS0_CH0_BLK_TFR_RESUMEREQREG_L                    (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x148+0*0x100)))
#define DMAS0_CH0_AXI_IDREG_L                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x150+0*0x100)))
#define DMAS0_CH0_AXI_QOSREG_L                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x158+0*0x100)))
#define DMAS0_CH0_SSTAT_L                                   (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x160+0*0x100)))
#define DMAS0_CH0_DSTAT_L                                   (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x168+0*0x100)))
#define DMAS0_CH0_SSTATAR_L                                 (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x170+0*0x100)))
#define DMAS0_CH0_DSTATAR_L                                 (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x178+0*0x100)))
#define DMAS0_CH0_INTSTATUS_ENABLEREG_L                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x180+0*0x100)))
#define DMAS0_CH0_INTSTATUS_L                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x188+0*0x100)))
#define DMAS0_CH0_INTSIGNAL_ENABLEREG_L                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x190+0*0x100)))
#define DMAS0_CH0_INTCLEARREG_L                             (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x198+0*0x100)))
#define DMAS0_CH0_SAR_H                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x104+0*0x100)))
#define DMAS0_CH0_DAR_H                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x10C+0*0x100)))
#define DMAS0_CH0_BLOCK_TS_H                                (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x114+0*0x100)))
#define DMAS0_CH0_CTL_H                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x11C+0*0x100)))
#define DMAS0_CH0_CFG_H                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x124+0*0x100)))
#define DMAS0_CH0_LLP_H                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x12C+0*0x100)))
#define DMAS0_CH0_STATUSREG_H                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x134+0*0x100)))
#define DMAS0_CH0_SWHSSRCREG_H                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x13C+0*0x100)))
#define DMAS0_CH0_SWHSDSTREG_H                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x144+0*0x100)))
#define DMAS0_CH0_BLK_TFR_RESUMEREQREG_H                    (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x14C+0*0x100)))
#define DMAS0_CH0_AXI_IDREG_H                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x154+0*0x100)))
#define DMAS0_CH0_AXI_QOSREG_H                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x15C+0*0x100)))
#define DMAS0_CH0_SSTAT_H                                   (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x164+0*0x100)))
#define DMAS0_CH0_DSTAT_H                                   (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x16C+0*0x100)))
#define DMAS0_CH0_SSTATAR_H                                 (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x174+0*0x100)))
#define DMAS0_CH0_DSTATAR_H                                 (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x17C+0*0x100)))
#define DMAS0_CH0_INTSTATUS_ENABLEREG_H                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x184+0*0x100)))
#define DMAS0_CH0_INTSTATUS_H                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x18C+0*0x100)))
#define DMAS0_CH0_INTSIGNAL_ENABLEREG_H                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x194+0*0x100)))
#define DMAS0_CH0_INTCLEARREG_H                             (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x19C+0*0x100)))

#define DMAS0_CH1_SAR_L                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x100+1*0x100)))
#define DMAS0_CH1_DAR_L                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x108+1*0x100)))
#define DMAS0_CH1_BLOCK_TS_L                                (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x110+1*0x100)))
#define DMAS0_CH1_CTL_L                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x118+1*0x100)))
#define DMAS0_CH1_CFG_L                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x120+1*0x100)))
#define DMAS0_CH1_LLP_L                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x128+1*0x100)))
#define DMAS0_CH1_STATUSREG_L                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x130+1*0x100)))
#define DMAS0_CH1_SWHSSRCREG_L                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x138+1*0x100)))
#define DMAS0_CH1_SWHSDSTREG_L                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x140+1*0x100)))
#define DMAS0_CH1_BLK_TFR_RESUMEREQREG_L                    (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x148+1*0x100)))
#define DMAS0_CH1_AXI_IDREG_L                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x150+1*0x100)))
#define DMAS0_CH1_AXI_QOSREG_L                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x158+1*0x100)))
#define DMAS0_CH1_SSTAT_L                                   (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x160+1*0x100)))
#define DMAS0_CH1_DSTAT_L                                   (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x168+1*0x100)))
#define DMAS0_CH1_SSTATAR_L                                 (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x170+1*0x100)))
#define DMAS0_CH1_DSTATAR_L                                 (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x178+1*0x100)))
#define DMAS0_CH1_INTSTATUS_ENABLEREG_L                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x180+1*0x100)))
#define DMAS0_CH1_INTSTATUS_L                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x188+1*0x100)))
#define DMAS0_CH1_INTSIGNAL_ENABLEREG_L                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x190+1*0x100)))
#define DMAS0_CH1_INTCLEARREG_L                             (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x198+1*0x100)))
#define DMAS0_CH1_SAR_H                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x104+1*0x100)))
#define DMAS0_CH1_DAR_H                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x10C+1*0x100)))
#define DMAS0_CH1_BLOCK_TS_H                                (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x114+1*0x100)))
#define DMAS0_CH1_CTL_H                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x11C+1*0x100)))
#define DMAS0_CH1_CFG_H                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x124+1*0x100)))
#define DMAS0_CH1_LLP_H                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x12C+1*0x100)))
#define DMAS0_CH1_STATUSREG_H                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x134+1*0x100)))
#define DMAS0_CH1_SWHSSRCREG_H                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x13C+1*0x100)))
#define DMAS0_CH1_SWHSDSTREG_H                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x144+1*0x100)))
#define DMAS0_CH1_BLK_TFR_RESUMEREQREG_H                    (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x14C+1*0x100)))
#define DMAS0_CH1_AXI_IDREG_H                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x154+1*0x100)))
#define DMAS0_CH1_AXI_QOSREG_H                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x15C+1*0x100)))
#define DMAS0_CH1_SSTAT_H                                   (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x164+1*0x100)))
#define DMAS0_CH1_DSTAT_H                                   (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x16C+1*0x100)))
#define DMAS0_CH1_SSTATAR_H                                 (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x174+1*0x100)))
#define DMAS0_CH1_DSTATAR_H                                 (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x17C+1*0x100)))
#define DMAS0_CH1_INTSTATUS_ENABLEREG_H                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x184+1*0x100)))
#define DMAS0_CH1_INTSTATUS_H                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x18C+1*0x100)))
#define DMAS0_CH1_INTSIGNAL_ENABLEREG_H                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x194+1*0x100)))
#define DMAS0_CH1_INTCLEARREG_H                             (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x19C+1*0x100)))

#define DMAS0_CH2_SAR_L                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x100+2*0x100)))
#define DMAS0_CH2_DAR_L                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x108+2*0x100)))
#define DMAS0_CH2_BLOCK_TS_L                                (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x110+2*0x100)))
#define DMAS0_CH2_CTL_L                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x118+2*0x100)))
#define DMAS0_CH2_CFG_L                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x120+2*0x100)))
#define DMAS0_CH2_LLP_L                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x128+2*0x100)))
#define DMAS0_CH2_STATUSREG_L                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x130+2*0x100)))
#define DMAS0_CH2_SWHSSRCREG_L                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x138+2*0x100)))
#define DMAS0_CH2_SWHSDSTREG_L                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x140+2*0x100)))
#define DMAS0_CH2_BLK_TFR_RESUMEREQREG_L                    (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x148+2*0x100)))
#define DMAS0_CH2_AXI_IDREG_L                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x150+2*0x100)))
#define DMAS0_CH2_AXI_QOSREG_L                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x158+2*0x100)))
#define DMAS0_CH2_SSTAT_L                                   (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x160+2*0x100)))
#define DMAS0_CH2_DSTAT_L                                   (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x168+2*0x100)))
#define DMAS0_CH2_SSTATAR_L                                 (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x170+2*0x100)))
#define DMAS0_CH2_DSTATAR_L                                 (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x178+2*0x100)))
#define DMAS0_CH2_INTSTATUS_ENABLEREG_L                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x180+2*0x100)))
#define DMAS0_CH2_INTSTATUS_L                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x188+2*0x100)))
#define DMAS0_CH2_INTSIGNAL_ENABLEREG_L                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x190+2*0x100)))
#define DMAS0_CH2_INTCLEARREG_L                             (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x198+2*0x100)))
#define DMAS0_CH2_SAR_H                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x104+2*0x100)))
#define DMAS0_CH2_DAR_H                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x10C+2*0x100)))
#define DMAS0_CH2_BLOCK_TS_H                                (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x114+2*0x100)))
#define DMAS0_CH2_CTL_H                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x11C+2*0x100)))
#define DMAS0_CH2_CFG_H                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x124+2*0x100)))
#define DMAS0_CH2_LLP_H                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x12C+2*0x100)))
#define DMAS0_CH2_STATUSREG_H                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x134+2*0x100)))
#define DMAS0_CH2_SWHSSRCREG_H                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x13C+2*0x100)))
#define DMAS0_CH2_SWHSDSTREG_H                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x144+2*0x100)))
#define DMAS0_CH2_BLK_TFR_RESUMEREQREG_H                    (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x14C+2*0x100)))
#define DMAS0_CH2_AXI_IDREG_H                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x154+2*0x100)))
#define DMAS0_CH2_AXI_QOSREG_H                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x15C+2*0x100)))
#define DMAS0_CH2_SSTAT_H                                   (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x164+2*0x100)))
#define DMAS0_CH2_DSTAT_H                                   (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x16C+2*0x100)))
#define DMAS0_CH2_SSTATAR_H                                 (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x174+2*0x100)))
#define DMAS0_CH2_DSTATAR_H                                 (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x17C+2*0x100)))
#define DMAS0_CH2_INTSTATUS_ENABLEREG_H                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x184+2*0x100)))
#define DMAS0_CH2_INTSTATUS_H                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x18C+2*0x100)))
#define DMAS0_CH2_INTSIGNAL_ENABLEREG_H                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x194+2*0x100)))
#define DMAS0_CH2_INTCLEARREG_H                             (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x19C+2*0x100)))

#define DMAS0_CH3_SAR_L                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x100+3*0x100)))
#define DMAS0_CH3_DAR_L                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x108+3*0x100)))
#define DMAS0_CH3_BLOCK_TS_L                                (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x110+3*0x100)))
#define DMAS0_CH3_CTL_L                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x118+3*0x100)))
#define DMAS0_CH3_CFG_L                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x120+3*0x100)))
#define DMAS0_CH3_LLP_L                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x128+3*0x100)))
#define DMAS0_CH3_STATUSREG_L                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x130+3*0x100)))
#define DMAS0_CH3_SWHSSRCREG_L                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x138+3*0x100)))
#define DMAS0_CH3_SWHSDSTREG_L                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x140+3*0x100)))
#define DMAS0_CH3_BLK_TFR_RESUMEREQREG_L                    (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x148+3*0x100)))
#define DMAS0_CH3_AXI_IDREG_L                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x150+3*0x100)))
#define DMAS0_CH3_AXI_QOSREG_L                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x158+3*0x100)))
#define DMAS0_CH3_SSTAT_L                                   (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x160+3*0x100)))
#define DMAS0_CH3_DSTAT_L                                   (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x168+3*0x100)))
#define DMAS0_CH3_SSTATAR_L                                 (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x170+3*0x100)))
#define DMAS0_CH3_DSTATAR_L                                 (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x178+3*0x100)))
#define DMAS0_CH3_INTSTATUS_ENABLEREG_L                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x180+3*0x100)))
#define DMAS0_CH3_INTSTATUS_L                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x188+3*0x100)))
#define DMAS0_CH3_INTSIGNAL_ENABLEREG_L                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x190+3*0x100)))
#define DMAS0_CH3_INTCLEARREG_L                             (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x198+3*0x100)))
#define DMAS0_CH3_SAR_H                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x104+3*0x100)))
#define DMAS0_CH3_DAR_H                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x10C+3*0x100)))
#define DMAS0_CH3_BLOCK_TS_H                                (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x114+3*0x100)))
#define DMAS0_CH3_CTL_H                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x11C+3*0x100)))
#define DMAS0_CH3_CFG_H                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x124+3*0x100)))
#define DMAS0_CH3_LLP_H                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x12C+3*0x100)))
#define DMAS0_CH3_STATUSREG_H                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x134+3*0x100)))
#define DMAS0_CH3_SWHSSRCREG_H                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x13C+3*0x100)))
#define DMAS0_CH3_SWHSDSTREG_H                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x144+3*0x100)))
#define DMAS0_CH3_BLK_TFR_RESUMEREQREG_H                    (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x14C+3*0x100)))
#define DMAS0_CH3_AXI_IDREG_H                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x154+3*0x100)))
#define DMAS0_CH3_AXI_QOSREG_H                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x15C+3*0x100)))
#define DMAS0_CH3_SSTAT_H                                   (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x164+3*0x100)))
#define DMAS0_CH3_DSTAT_H                                   (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x16C+3*0x100)))
#define DMAS0_CH3_SSTATAR_H                                 (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x174+3*0x100)))
#define DMAS0_CH3_DSTATAR_H                                 (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x17C+3*0x100)))
#define DMAS0_CH3_INTSTATUS_ENABLEREG_H                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x184+3*0x100)))
#define DMAS0_CH3_INTSTATUS_H                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x18C+3*0x100)))
#define DMAS0_CH3_INTSIGNAL_ENABLEREG_H                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x194+3*0x100)))
#define DMAS0_CH3_INTCLEARREG_H                             (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x19C+3*0x100)))
#define DMAS0_CH4_SAR_L                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x100+4*0x100)))
#define DMAS0_CH4_DAR_L                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x108+4*0x100)))
#define DMAS0_CH4_BLOCK_TS_L                                (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x110+4*0x100)))
#define DMAS0_CH4_CTL_L                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x118+4*0x100)))
#define DMAS0_CH4_CFG_L                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x120+4*0x100)))
#define DMAS0_CH4_LLP_L                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x128+4*0x100)))
#define DMAS0_CH4_STATUSREG_L                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x130+4*0x100)))
#define DMAS0_CH4_SWHSSRCREG_L                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x138+4*0x100)))
#define DMAS0_CH4_SWHSDSTREG_L                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x140+4*0x100)))
#define DMAS0_CH4_BLK_TFR_RESUMEREQREG_L                    (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x148+4*0x100)))
#define DMAS0_CH4_AXI_IDREG_L                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x150+4*0x100)))
#define DMAS0_CH4_AXI_QOSREG_L                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x158+4*0x100)))
#define DMAS0_CH4_SSTAT_L                                   (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x160+4*0x100)))
#define DMAS0_CH4_DSTAT_L                                   (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x168+4*0x100)))
#define DMAS0_CH4_SSTATAR_L                                 (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x170+4*0x100)))
#define DMAS0_CH4_DSTATAR_L                                 (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x178+4*0x100)))
#define DMAS0_CH4_INTSTATUS_ENABLEREG_L                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x180+4*0x100)))
#define DMAS0_CH4_INTSTATUS_L                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x188+4*0x100)))
#define DMAS0_CH4_INTSIGNAL_ENABLEREG_L                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x190+4*0x100)))
#define DMAS0_CH4_INTCLEARREG_L                             (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x198+4*0x100)))
#define DMAS0_CH4_SAR_H                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x104+4*0x100)))
#define DMAS0_CH4_DAR_H                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x10C+4*0x100)))
#define DMAS0_CH4_BLOCK_TS_H                                (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x114+4*0x100)))
#define DMAS0_CH4_CTL_H                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x11C+4*0x100)))
#define DMAS0_CH4_CFG_H                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x124+4*0x100)))
#define DMAS0_CH4_LLP_H                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x12C+4*0x100)))
#define DMAS0_CH4_STATUSREG_H                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x134+4*0x100)))
#define DMAS0_CH4_SWHSSRCREG_H                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x13C+4*0x100)))
#define DMAS0_CH4_SWHSDSTREG_H                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x144+4*0x100)))
#define DMAS0_CH4_BLK_TFR_RESUMEREQREG_H                    (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x14C+4*0x100)))
#define DMAS0_CH4_AXI_IDREG_H                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x154+4*0x100)))
#define DMAS0_CH4_AXI_QOSREG_H                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x15C+4*0x100)))
#define DMAS0_CH4_SSTAT_H                                   (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x164+4*0x100)))
#define DMAS0_CH4_DSTAT_H                                   (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x16C+4*0x100)))
#define DMAS0_CH4_SSTATAR_H                                 (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x174+4*0x100)))
#define DMAS0_CH4_DSTATAR_H                                 (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x17C+4*0x100)))
#define DMAS0_CH4_INTSTATUS_ENABLEREG_H                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x184+4*0x100)))
#define DMAS0_CH4_INTSTATUS_H                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x18C+4*0x100)))
#define DMAS0_CH4_INTSIGNAL_ENABLEREG_H                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x194+4*0x100)))
#define DMAS0_CH4_INTCLEARREG_H                             (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x19C+4*0x100)))
#define DMAS0_CH5_SAR_L                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x100+5*0x100)))
#define DMAS0_CH5_DAR_L                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x108+5*0x100)))
#define DMAS0_CH5_BLOCK_TS_L                                (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x110+5*0x100)))
#define DMAS0_CH5_CTL_L                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x118+5*0x100)))
#define DMAS0_CH5_CFG_L                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x120+5*0x100)))
#define DMAS0_CH5_LLP_L                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x128+5*0x100)))
#define DMAS0_CH5_STATUSREG_L                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x130+5*0x100)))
#define DMAS0_CH5_SWHSSRCREG_L                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x138+5*0x100)))
#define DMAS0_CH5_SWHSDSTREG_L                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x140+5*0x100)))
#define DMAS0_CH5_BLK_TFR_RESUMEREQREG_L                    (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x148+5*0x100)))
#define DMAS0_CH5_AXI_IDREG_L                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x150+5*0x100)))
#define DMAS0_CH5_AXI_QOSREG_L                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x158+5*0x100)))
#define DMAS0_CH5_SSTAT_L                                   (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x160+5*0x100)))
#define DMAS0_CH5_DSTAT_L                                   (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x168+5*0x100)))
#define DMAS0_CH5_SSTATAR_L                                 (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x170+5*0x100)))
#define DMAS0_CH5_DSTATAR_L                                 (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x178+5*0x100)))
#define DMAS0_CH5_INTSTATUS_ENABLEREG_L                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x180+5*0x100)))
#define DMAS0_CH5_INTSTATUS_L                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x188+5*0x100)))
#define DMAS0_CH5_INTSIGNAL_ENABLEREG_L                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x190+5*0x100)))
#define DMAS0_CH5_INTCLEARREG_L                             (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x198+5*0x100)))
#define DMAS0_CH5_SAR_H                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x104+5*0x100)))
#define DMAS0_CH5_DAR_H                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x10C+5*0x100)))
#define DMAS0_CH5_BLOCK_TS_H                                (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x114+5*0x100)))
#define DMAS0_CH5_CTL_H                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x11C+5*0x100)))
#define DMAS0_CH5_CFG_H                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x124+5*0x100)))
#define DMAS0_CH5_LLP_H                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x12C+5*0x100)))
#define DMAS0_CH5_STATUSREG_H                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x134+5*0x100)))
#define DMAS0_CH5_SWHSSRCREG_H                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x13C+5*0x100)))
#define DMAS0_CH5_SWHSDSTREG_H                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x144+5*0x100)))
#define DMAS0_CH5_BLK_TFR_RESUMEREQREG_H                    (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x14C+5*0x100)))
#define DMAS0_CH5_AXI_IDREG_H                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x154+5*0x100)))
#define DMAS0_CH5_AXI_QOSREG_H                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x15C+5*0x100)))
#define DMAS0_CH5_SSTAT_H                                   (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x164+5*0x100)))
#define DMAS0_CH5_DSTAT_H                                   (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x16C+5*0x100)))
#define DMAS0_CH5_SSTATAR_H                                 (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x174+5*0x100)))
#define DMAS0_CH5_DSTATAR_H                                 (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x17C+5*0x100)))
#define DMAS0_CH5_INTSTATUS_ENABLEREG_H                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x184+5*0x100)))
#define DMAS0_CH5_INTSTATUS_H                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x18C+5*0x100)))
#define DMAS0_CH5_INTSIGNAL_ENABLEREG_H                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x194+5*0x100)))
#define DMAS0_CH5_INTCLEARREG_H                             (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x19C+5*0x100)))
#define DMAS0_CH6_SAR_L                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x100+6*0x100)))
#define DMAS0_CH6_DAR_L                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x108+6*0x100)))
#define DMAS0_CH6_BLOCK_TS_L                                (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x110+6*0x100)))
#define DMAS0_CH6_CTL_L                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x118+6*0x100)))
#define DMAS0_CH6_CFG_L                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x120+6*0x100)))
#define DMAS0_CH6_LLP_L                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x128+6*0x100)))
#define DMAS0_CH6_STATUSREG_L                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x130+6*0x100)))
#define DMAS0_CH6_SWHSSRCREG_L                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x138+6*0x100)))
#define DMAS0_CH6_SWHSDSTREG_L                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x140+6*0x100)))
#define DMAS0_CH6_BLK_TFR_RESUMEREQREG_L                    (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x148+6*0x100)))
#define DMAS0_CH6_AXI_IDREG_L                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x150+6*0x100)))
#define DMAS0_CH6_AXI_QOSREG_L                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x158+6*0x100)))
#define DMAS0_CH6_SSTAT_L                                   (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x160+6*0x100)))
#define DMAS0_CH6_DSTAT_L                                   (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x168+6*0x100)))
#define DMAS0_CH6_SSTATAR_L                                 (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x170+6*0x100)))
#define DMAS0_CH6_DSTATAR_L                                 (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x178+6*0x100)))
#define DMAS0_CH6_INTSTATUS_ENABLEREG_L                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x180+6*0x100)))
#define DMAS0_CH6_INTSTATUS_L                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x188+6*0x100)))
#define DMAS0_CH6_INTSIGNAL_ENABLEREG_L                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x190+6*0x100)))
#define DMAS0_CH6_INTCLEARREG_L                             (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x198+6*0x100)))
#define DMAS0_CH6_SAR_H                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x104+6*0x100)))
#define DMAS0_CH6_DAR_H                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x10C+6*0x100)))
#define DMAS0_CH6_BLOCK_TS_H                                (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x114+6*0x100)))
#define DMAS0_CH6_CTL_H                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x11C+6*0x100)))
#define DMAS0_CH6_CFG_H                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x124+6*0x100)))
#define DMAS0_CH6_LLP_H                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x12C+6*0x100)))
#define DMAS0_CH6_STATUSREG_H                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x134+6*0x100)))
#define DMAS0_CH6_SWHSSRCREG_H                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x13C+6*0x100)))
#define DMAS0_CH6_SWHSDSTREG_H                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x144+6*0x100)))
#define DMAS0_CH6_BLK_TFR_RESUMEREQREG_H                    (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x14C+6*0x100)))
#define DMAS0_CH6_AXI_IDREG_H                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x154+6*0x100)))
#define DMAS0_CH6_AXI_QOSREG_H                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x15C+6*0x100)))
#define DMAS0_CH6_SSTAT_H                                   (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x164+6*0x100)))
#define DMAS0_CH6_DSTAT_H                                   (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x16C+6*0x100)))
#define DMAS0_CH6_SSTATAR_H                                 (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x174+6*0x100)))
#define DMAS0_CH6_DSTATAR_H                                 (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x17C+6*0x100)))
#define DMAS0_CH6_INTSTATUS_ENABLEREG_H                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x184+6*0x100)))
#define DMAS0_CH6_INTSTATUS_H                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x18C+6*0x100)))
#define DMAS0_CH6_INTSIGNAL_ENABLEREG_H                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x194+6*0x100)))
#define DMAS0_CH6_INTCLEARREG_H                             (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x19C+6*0x100)))
#define DMAS0_CH7_SAR_L                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x100+7*0x100)))
#define DMAS0_CH7_DAR_L                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x108+7*0x100)))
#define DMAS0_CH7_BLOCK_TS_L                                (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x110+7*0x100)))
#define DMAS0_CH7_CTL_L                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x118+7*0x100)))
#define DMAS0_CH7_CFG_L                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x120+7*0x100)))
#define DMAS0_CH7_LLP_L                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x128+7*0x100)))
#define DMAS0_CH7_STATUSREG_L                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x130+7*0x100)))
#define DMAS0_CH7_SWHSSRCREG_L                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x138+7*0x100)))
#define DMAS0_CH7_SWHSDSTREG_L                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x140+7*0x100)))
#define DMAS0_CH7_BLK_TFR_RESUMEREQREG_L                    (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x148+7*0x100)))
#define DMAS0_CH7_AXI_IDREG_L                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x150+7*0x100)))
#define DMAS0_CH7_AXI_QOSREG_L                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x158+7*0x100)))
#define DMAS0_CH7_SSTAT_L                                   (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x160+7*0x100)))
#define DMAS0_CH7_DSTAT_L                                   (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x168+7*0x100)))
#define DMAS0_CH7_SSTATAR_L                                 (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x170+7*0x100)))
#define DMAS0_CH7_DSTATAR_L                                 (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x178+7*0x100)))
#define DMAS0_CH7_INTSTATUS_ENABLEREG_L                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x180+7*0x100)))
#define DMAS0_CH7_INTSTATUS_L                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x188+7*0x100)))
#define DMAS0_CH7_INTSIGNAL_ENABLEREG_L                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x190+7*0x100)))
#define DMAS0_CH7_INTCLEARREG_L                             (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x198+7*0x100)))
#define DMAS0_CH7_SAR_H                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x104+7*0x100)))
#define DMAS0_CH7_DAR_H                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x10C+7*0x100)))
#define DMAS0_CH7_BLOCK_TS_H                                (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x114+7*0x100)))
#define DMAS0_CH7_CTL_H                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x11C+7*0x100)))
#define DMAS0_CH7_CFG_H                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x124+7*0x100)))
#define DMAS0_CH7_LLP_H                                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x12C+7*0x100)))
#define DMAS0_CH7_STATUSREG_H                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x134+7*0x100)))
#define DMAS0_CH7_SWHSSRCREG_H                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x13C+7*0x100)))
#define DMAS0_CH7_SWHSDSTREG_H                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x144+7*0x100)))
#define DMAS0_CH7_BLK_TFR_RESUMEREQREG_H                    (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x14C+7*0x100)))
#define DMAS0_CH7_AXI_IDREG_H                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x154+7*0x100)))
#define DMAS0_CH7_AXI_QOSREG_H                              (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x15C+7*0x100)))
#define DMAS0_CH7_SSTAT_H                                   (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x164+7*0x100)))
#define DMAS0_CH7_DSTAT_H                                   (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x16C+7*0x100)))
#define DMAS0_CH7_SSTATAR_H                                 (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x174+7*0x100)))
#define DMAS0_CH7_DSTATAR_H                                 (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x17C+7*0x100)))
#define DMAS0_CH7_INTSTATUS_ENABLEREG_H                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x184+7*0x100)))
#define DMAS0_CH7_INTSTATUS_H                               (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x18C+7*0x100)))
#define DMAS0_CH7_INTSIGNAL_ENABLEREG_H                     (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x194+7*0x100)))
#define DMAS0_CH7_INTCLEARREG_H                             (*((volatile UINT32 *)( DMAS0_BASE_ADDR + 0x19C+7*0x100)))

#define DMAS1_IDREG_L                                  (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x0)))
#define DMAS1_COMPVERREG_L                             (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x8)))
#define DMAS1_CFGREG_L                                 (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x10)))
#define DMAS1_CHENREG_L                                (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x18)))
#define DMAS1_INTSTATUSREG_L                           (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x30)))
#define DMAS1_COMMONREG_INTCLEARREG_L                  (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x38)))
#define DMAS1_COMMONREG_INTSTATUS_ENA_L                (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x40)))
#define DMAS1_COMMONREG_INTSIGNAL_ENA_L                (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x48)))
#define DMAS1_COMMONREG_INTSTATUSREG_L                 (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x50)))
#define DMAS1_RESETREG_L                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x58)))
#define DMAS1_IDREG_H                                  (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x4)))
#define DMAS1_COMPVERREG_H                             (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0xc)))
#define DMAS1_CFGREG_H                                 (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x14)))
#define DMAS1_CHENREG_H                                (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x1c)))
#define DMAS1_INTSTATUSREG_H                           (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x34)))
#define DMAS1_COMMONREG_INTCLEARREG_H                  (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x3c)))
#define DMAS1_COMMONREG_INTSTATUS_ENA_H                (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x44)))
#define DMAS1_COMMONREG_INTSIGNAL_ENA_H                (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x4c)))
#define DMAS1_COMMONREG_INTSTATUSREG_H                 (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x54)))
#define DMAS1_RESETREG_H                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x5c)))
#define DMAS1_CH0_SAR_L                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x100+0*0x100)))
#define DMAS1_CH0_DAR_L                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x108+0*0x100)))
#define DMAS1_CH0_BLOCK_TS_L                                (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x110+0*0x100)))
#define DMAS1_CH0_CTL_L                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x118+0*0x100)))
#define DMAS1_CH0_CFG_L                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x120+0*0x100)))
#define DMAS1_CH0_LLP_L                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x128+0*0x100)))
#define DMAS1_CH0_STATUSREG_L                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x130+0*0x100)))
#define DMAS1_CH0_SWHSSRCREG_L                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x138+0*0x100)))
#define DMAS1_CH0_SWHSDSTREG_L                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x140+0*0x100)))
#define DMAS1_CH0_BLK_TFR_RESUMEREQREG_L                    (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x148+0*0x100)))
#define DMAS1_CH0_AXI_IDREG_L                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x150+0*0x100)))
#define DMAS1_CH0_AXI_QOSREG_L                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x158+0*0x100)))
#define DMAS1_CH0_SSTAT_L                                   (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x160+0*0x100)))
#define DMAS1_CH0_DSTAT_L                                   (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x168+0*0x100)))
#define DMAS1_CH0_SSTATAR_L                                 (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x170+0*0x100)))
#define DMAS1_CH0_DSTATAR_L                                 (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x178+0*0x100)))
#define DMAS1_CH0_INTSTATUS_ENABLEREG_L                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x180+0*0x100)))
#define DMAS1_CH0_INTSTATUS_L                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x188+0*0x100)))
#define DMAS1_CH0_INTSIGNAL_ENABLEREG_L                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x190+0*0x100)))
#define DMAS1_CH0_INTCLEARREG_L                             (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x198+0*0x100)))
#define DMAS1_CH0_SAR_H                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x104+0*0x100)))
#define DMAS1_CH0_DAR_H                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x10C+0*0x100)))
#define DMAS1_CH0_BLOCK_TS_H                                (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x114+0*0x100)))
#define DMAS1_CH0_CTL_H                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x11C+0*0x100)))
#define DMAS1_CH0_CFG_H                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x124+0*0x100)))
#define DMAS1_CH0_LLP_H                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x12C+0*0x100)))
#define DMAS1_CH0_STATUSREG_H                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x134+0*0x100)))
#define DMAS1_CH0_SWHSSRCREG_H                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x13C+0*0x100)))
#define DMAS1_CH0_SWHSDSTREG_H                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x144+0*0x100)))
#define DMAS1_CH0_BLK_TFR_RESUMEREQREG_H                    (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x14C+0*0x100)))
#define DMAS1_CH0_AXI_IDREG_H                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x154+0*0x100)))
#define DMAS1_CH0_AXI_QOSREG_H                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x15C+0*0x100)))
#define DMAS1_CH0_SSTAT_H                                   (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x164+0*0x100)))
#define DMAS1_CH0_DSTAT_H                                   (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x16C+0*0x100)))
#define DMAS1_CH0_SSTATAR_H                                 (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x174+0*0x100)))
#define DMAS1_CH0_DSTATAR_H                                 (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x17C+0*0x100)))
#define DMAS1_CH0_INTSTATUS_ENABLEREG_H                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x184+0*0x100)))
#define DMAS1_CH0_INTSTATUS_H                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x18C+0*0x100)))
#define DMAS1_CH0_INTSIGNAL_ENABLEREG_H                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x194+0*0x100)))
#define DMAS1_CH0_INTCLEARREG_H                             (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x19C+0*0x100)))

#define DMAS1_CH1_SAR_L                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x100+1*0x100)))
#define DMAS1_CH1_DAR_L                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x108+1*0x100)))
#define DMAS1_CH1_BLOCK_TS_L                                (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x110+1*0x100)))
#define DMAS1_CH1_CTL_L                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x118+1*0x100)))
#define DMAS1_CH1_CFG_L                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x120+1*0x100)))
#define DMAS1_CH1_LLP_L                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x128+1*0x100)))
#define DMAS1_CH1_STATUSREG_L                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x130+1*0x100)))
#define DMAS1_CH1_SWHSSRCREG_L                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x138+1*0x100)))
#define DMAS1_CH1_SWHSDSTREG_L                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x140+1*0x100)))
#define DMAS1_CH1_BLK_TFR_RESUMEREQREG_L                    (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x148+1*0x100)))
#define DMAS1_CH1_AXI_IDREG_L                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x150+1*0x100)))
#define DMAS1_CH1_AXI_QOSREG_L                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x158+1*0x100)))
#define DMAS1_CH1_SSTAT_L                                   (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x160+1*0x100)))
#define DMAS1_CH1_DSTAT_L                                   (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x168+1*0x100)))
#define DMAS1_CH1_SSTATAR_L                                 (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x170+1*0x100)))
#define DMAS1_CH1_DSTATAR_L                                 (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x178+1*0x100)))
#define DMAS1_CH1_INTSTATUS_ENABLEREG_L                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x180+1*0x100)))
#define DMAS1_CH1_INTSTATUS_L                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x188+1*0x100)))
#define DMAS1_CH1_INTSIGNAL_ENABLEREG_L                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x190+1*0x100)))
#define DMAS1_CH1_INTCLEARREG_L                             (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x198+1*0x100)))
#define DMAS1_CH1_SAR_H                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x104+1*0x100)))
#define DMAS1_CH1_DAR_H                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x10C+1*0x100)))
#define DMAS1_CH1_BLOCK_TS_H                                (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x114+1*0x100)))
#define DMAS1_CH1_CTL_H                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x11C+1*0x100)))
#define DMAS1_CH1_CFG_H                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x124+1*0x100)))
#define DMAS1_CH1_LLP_H                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x12C+1*0x100)))
#define DMAS1_CH1_STATUSREG_H                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x134+1*0x100)))
#define DMAS1_CH1_SWHSSRCREG_H                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x13C+1*0x100)))
#define DMAS1_CH1_SWHSDSTREG_H                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x144+1*0x100)))
#define DMAS1_CH1_BLK_TFR_RESUMEREQREG_H                    (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x14C+1*0x100)))
#define DMAS1_CH1_AXI_IDREG_H                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x154+1*0x100)))
#define DMAS1_CH1_AXI_QOSREG_H                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x15C+1*0x100)))
#define DMAS1_CH1_SSTAT_H                                   (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x164+1*0x100)))
#define DMAS1_CH1_DSTAT_H                                   (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x16C+1*0x100)))
#define DMAS1_CH1_SSTATAR_H                                 (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x174+1*0x100)))
#define DMAS1_CH1_DSTATAR_H                                 (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x17C+1*0x100)))
#define DMAS1_CH1_INTSTATUS_ENABLEREG_H                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x184+1*0x100)))
#define DMAS1_CH1_INTSTATUS_H                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x18C+1*0x100)))
#define DMAS1_CH1_INTSIGNAL_ENABLEREG_H                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x194+1*0x100)))
#define DMAS1_CH1_INTCLEARREG_H                             (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x19C+1*0x100)))

#define DMAS1_CH2_SAR_L                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x100+2*0x100)))
#define DMAS1_CH2_DAR_L                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x108+2*0x100)))
#define DMAS1_CH2_BLOCK_TS_L                                (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x110+2*0x100)))
#define DMAS1_CH2_CTL_L                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x118+2*0x100)))
#define DMAS1_CH2_CFG_L                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x120+2*0x100)))
#define DMAS1_CH2_LLP_L                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x128+2*0x100)))
#define DMAS1_CH2_STATUSREG_L                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x130+2*0x100)))
#define DMAS1_CH2_SWHSSRCREG_L                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x138+2*0x100)))
#define DMAS1_CH2_SWHSDSTREG_L                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x140+2*0x100)))
#define DMAS1_CH2_BLK_TFR_RESUMEREQREG_L                    (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x148+2*0x100)))
#define DMAS1_CH2_AXI_IDREG_L                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x150+2*0x100)))
#define DMAS1_CH2_AXI_QOSREG_L                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x158+2*0x100)))
#define DMAS1_CH2_SSTAT_L                                   (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x160+2*0x100)))
#define DMAS1_CH2_DSTAT_L                                   (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x168+2*0x100)))
#define DMAS1_CH2_SSTATAR_L                                 (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x170+2*0x100)))
#define DMAS1_CH2_DSTATAR_L                                 (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x178+2*0x100)))
#define DMAS1_CH2_INTSTATUS_ENABLEREG_L                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x180+2*0x100)))
#define DMAS1_CH2_INTSTATUS_L                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x188+2*0x100)))
#define DMAS1_CH2_INTSIGNAL_ENABLEREG_L                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x190+2*0x100)))
#define DMAS1_CH2_INTCLEARREG_L                             (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x198+2*0x100)))
#define DMAS1_CH2_SAR_H                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x104+2*0x100)))
#define DMAS1_CH2_DAR_H                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x10C+2*0x100)))
#define DMAS1_CH2_BLOCK_TS_H                                (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x114+2*0x100)))
#define DMAS1_CH2_CTL_H                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x11C+2*0x100)))
#define DMAS1_CH2_CFG_H                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x124+2*0x100)))
#define DMAS1_CH2_LLP_H                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x12C+2*0x100)))
#define DMAS1_CH2_STATUSREG_H                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x134+2*0x100)))
#define DMAS1_CH2_SWHSSRCREG_H                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x13C+2*0x100)))
#define DMAS1_CH2_SWHSDSTREG_H                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x144+2*0x100)))
#define DMAS1_CH2_BLK_TFR_RESUMEREQREG_H                    (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x14C+2*0x100)))
#define DMAS1_CH2_AXI_IDREG_H                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x154+2*0x100)))
#define DMAS1_CH2_AXI_QOSREG_H                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x15C+2*0x100)))
#define DMAS1_CH2_SSTAT_H                                   (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x164+2*0x100)))
#define DMAS1_CH2_DSTAT_H                                   (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x16C+2*0x100)))
#define DMAS1_CH2_SSTATAR_H                                 (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x174+2*0x100)))
#define DMAS1_CH2_DSTATAR_H                                 (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x17C+2*0x100)))
#define DMAS1_CH2_INTSTATUS_ENABLEREG_H                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x184+2*0x100)))
#define DMAS1_CH2_INTSTATUS_H                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x18C+2*0x100)))
#define DMAS1_CH2_INTSIGNAL_ENABLEREG_H                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x194+2*0x100)))
#define DMAS1_CH2_INTCLEARREG_H                             (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x19C+2*0x100)))

#define DMAS1_CH3_SAR_L                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x100+3*0x100)))
#define DMAS1_CH3_DAR_L                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x108+3*0x100)))
#define DMAS1_CH3_BLOCK_TS_L                                (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x110+3*0x100)))
#define DMAS1_CH3_CTL_L                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x118+3*0x100)))
#define DMAS1_CH3_CFG_L                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x120+3*0x100)))
#define DMAS1_CH3_LLP_L                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x128+3*0x100)))
#define DMAS1_CH3_STATUSREG_L                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x130+3*0x100)))
#define DMAS1_CH3_SWHSSRCREG_L                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x138+3*0x100)))
#define DMAS1_CH3_SWHSDSTREG_L                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x140+3*0x100)))
#define DMAS1_CH3_BLK_TFR_RESUMEREQREG_L                    (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x148+3*0x100)))
#define DMAS1_CH3_AXI_IDREG_L                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x150+3*0x100)))
#define DMAS1_CH3_AXI_QOSREG_L                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x158+3*0x100)))
#define DMAS1_CH3_SSTAT_L                                   (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x160+3*0x100)))
#define DMAS1_CH3_DSTAT_L                                   (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x168+3*0x100)))
#define DMAS1_CH3_SSTATAR_L                                 (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x170+3*0x100)))
#define DMAS1_CH3_DSTATAR_L                                 (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x178+3*0x100)))
#define DMAS1_CH3_INTSTATUS_ENABLEREG_L                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x180+3*0x100)))
#define DMAS1_CH3_INTSTATUS_L                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x188+3*0x100)))
#define DMAS1_CH3_INTSIGNAL_ENABLEREG_L                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x190+3*0x100)))
#define DMAS1_CH3_INTCLEARREG_L                             (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x198+3*0x100)))
#define DMAS1_CH3_SAR_H                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x104+3*0x100)))
#define DMAS1_CH3_DAR_H                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x10C+3*0x100)))
#define DMAS1_CH3_BLOCK_TS_H                                (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x114+3*0x100)))
#define DMAS1_CH3_CTL_H                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x11C+3*0x100)))
#define DMAS1_CH3_CFG_H                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x124+3*0x100)))
#define DMAS1_CH3_LLP_H                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x12C+3*0x100)))
#define DMAS1_CH3_STATUSREG_H                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x134+3*0x100)))
#define DMAS1_CH3_SWHSSRCREG_H                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x13C+3*0x100)))
#define DMAS1_CH3_SWHSDSTREG_H                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x144+3*0x100)))
#define DMAS1_CH3_BLK_TFR_RESUMEREQREG_H                    (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x14C+3*0x100)))
#define DMAS1_CH3_AXI_IDREG_H                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x154+3*0x100)))
#define DMAS1_CH3_AXI_QOSREG_H                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x15C+3*0x100)))
#define DMAS1_CH3_SSTAT_H                                   (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x164+3*0x100)))
#define DMAS1_CH3_DSTAT_H                                   (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x16C+3*0x100)))
#define DMAS1_CH3_SSTATAR_H                                 (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x174+3*0x100)))
#define DMAS1_CH3_DSTATAR_H                                 (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x17C+3*0x100)))
#define DMAS1_CH3_INTSTATUS_ENABLEREG_H                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x184+3*0x100)))
#define DMAS1_CH3_INTSTATUS_H                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x18C+3*0x100)))
#define DMAS1_CH3_INTSIGNAL_ENABLEREG_H                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x194+3*0x100)))
#define DMAS1_CH3_INTCLEARREG_H                             (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x19C+3*0x100)))
#define DMAS1_CH4_SAR_L                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x100+4*0x100)))
#define DMAS1_CH4_DAR_L                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x108+4*0x100)))
#define DMAS1_CH4_BLOCK_TS_L                                (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x110+4*0x100)))
#define DMAS1_CH4_CTL_L                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x118+4*0x100)))
#define DMAS1_CH4_CFG_L                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x120+4*0x100)))
#define DMAS1_CH4_LLP_L                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x128+4*0x100)))
#define DMAS1_CH4_STATUSREG_L                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x130+4*0x100)))
#define DMAS1_CH4_SWHSSRCREG_L                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x138+4*0x100)))
#define DMAS1_CH4_SWHSDSTREG_L                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x140+4*0x100)))
#define DMAS1_CH4_BLK_TFR_RESUMEREQREG_L                    (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x148+4*0x100)))
#define DMAS1_CH4_AXI_IDREG_L                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x150+4*0x100)))
#define DMAS1_CH4_AXI_QOSREG_L                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x158+4*0x100)))
#define DMAS1_CH4_SSTAT_L                                   (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x160+4*0x100)))
#define DMAS1_CH4_DSTAT_L                                   (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x168+4*0x100)))
#define DMAS1_CH4_SSTATAR_L                                 (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x170+4*0x100)))
#define DMAS1_CH4_DSTATAR_L                                 (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x178+4*0x100)))
#define DMAS1_CH4_INTSTATUS_ENABLEREG_L                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x180+4*0x100)))
#define DMAS1_CH4_INTSTATUS_L                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x188+4*0x100)))
#define DMAS1_CH4_INTSIGNAL_ENABLEREG_L                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x190+4*0x100)))
#define DMAS1_CH4_INTCLEARREG_L                             (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x198+4*0x100)))
#define DMAS1_CH4_SAR_H                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x104+4*0x100)))
#define DMAS1_CH4_DAR_H                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x10C+4*0x100)))
#define DMAS1_CH4_BLOCK_TS_H                                (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x114+4*0x100)))
#define DMAS1_CH4_CTL_H                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x11C+4*0x100)))
#define DMAS1_CH4_CFG_H                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x124+4*0x100)))
#define DMAS1_CH4_LLP_H                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x12C+4*0x100)))
#define DMAS1_CH4_STATUSREG_H                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x134+4*0x100)))
#define DMAS1_CH4_SWHSSRCREG_H                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x13C+4*0x100)))
#define DMAS1_CH4_SWHSDSTREG_H                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x144+4*0x100)))
#define DMAS1_CH4_BLK_TFR_RESUMEREQREG_H                    (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x14C+4*0x100)))
#define DMAS1_CH4_AXI_IDREG_H                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x154+4*0x100)))
#define DMAS1_CH4_AXI_QOSREG_H                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x15C+4*0x100)))
#define DMAS1_CH4_SSTAT_H                                   (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x164+4*0x100)))
#define DMAS1_CH4_DSTAT_H                                   (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x16C+4*0x100)))
#define DMAS1_CH4_SSTATAR_H                                 (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x174+4*0x100)))
#define DMAS1_CH4_DSTATAR_H                                 (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x17C+4*0x100)))
#define DMAS1_CH4_INTSTATUS_ENABLEREG_H                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x184+4*0x100)))
#define DMAS1_CH4_INTSTATUS_H                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x18C+4*0x100)))
#define DMAS1_CH4_INTSIGNAL_ENABLEREG_H                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x194+4*0x100)))
#define DMAS1_CH4_INTCLEARREG_H                             (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x19C+4*0x100)))
#define DMAS1_CH5_SAR_L                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x100+5*0x100)))
#define DMAS1_CH5_DAR_L                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x108+5*0x100)))
#define DMAS1_CH5_BLOCK_TS_L                                (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x110+5*0x100)))
#define DMAS1_CH5_CTL_L                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x118+5*0x100)))
#define DMAS1_CH5_CFG_L                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x120+5*0x100)))
#define DMAS1_CH5_LLP_L                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x128+5*0x100)))
#define DMAS1_CH5_STATUSREG_L                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x130+5*0x100)))
#define DMAS1_CH5_SWHSSRCREG_L                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x138+5*0x100)))
#define DMAS1_CH5_SWHSDSTREG_L                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x140+5*0x100)))
#define DMAS1_CH5_BLK_TFR_RESUMEREQREG_L                    (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x148+5*0x100)))
#define DMAS1_CH5_AXI_IDREG_L                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x150+5*0x100)))
#define DMAS1_CH5_AXI_QOSREG_L                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x158+5*0x100)))
#define DMAS1_CH5_SSTAT_L                                   (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x160+5*0x100)))
#define DMAS1_CH5_DSTAT_L                                   (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x168+5*0x100)))
#define DMAS1_CH5_SSTATAR_L                                 (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x170+5*0x100)))
#define DMAS1_CH5_DSTATAR_L                                 (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x178+5*0x100)))
#define DMAS1_CH5_INTSTATUS_ENABLEREG_L                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x180+5*0x100)))
#define DMAS1_CH5_INTSTATUS_L                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x188+5*0x100)))
#define DMAS1_CH5_INTSIGNAL_ENABLEREG_L                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x190+5*0x100)))
#define DMAS1_CH5_INTCLEARREG_L                             (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x198+5*0x100)))
#define DMAS1_CH5_SAR_H                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x104+5*0x100)))
#define DMAS1_CH5_DAR_H                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x10C+5*0x100)))
#define DMAS1_CH5_BLOCK_TS_H                                (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x114+5*0x100)))
#define DMAS1_CH5_CTL_H                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x11C+5*0x100)))
#define DMAS1_CH5_CFG_H                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x124+5*0x100)))
#define DMAS1_CH5_LLP_H                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x12C+5*0x100)))
#define DMAS1_CH5_STATUSREG_H                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x134+5*0x100)))
#define DMAS1_CH5_SWHSSRCREG_H                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x13C+5*0x100)))
#define DMAS1_CH5_SWHSDSTREG_H                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x144+5*0x100)))
#define DMAS1_CH5_BLK_TFR_RESUMEREQREG_H                    (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x14C+5*0x100)))
#define DMAS1_CH5_AXI_IDREG_H                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x154+5*0x100)))
#define DMAS1_CH5_AXI_QOSREG_H                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x15C+5*0x100)))
#define DMAS1_CH5_SSTAT_H                                   (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x164+5*0x100)))
#define DMAS1_CH5_DSTAT_H                                   (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x16C+5*0x100)))
#define DMAS1_CH5_SSTATAR_H                                 (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x174+5*0x100)))
#define DMAS1_CH5_DSTATAR_H                                 (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x17C+5*0x100)))
#define DMAS1_CH5_INTSTATUS_ENABLEREG_H                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x184+5*0x100)))
#define DMAS1_CH5_INTSTATUS_H                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x18C+5*0x100)))
#define DMAS1_CH5_INTSIGNAL_ENABLEREG_H                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x194+5*0x100)))
#define DMAS1_CH5_INTCLEARREG_H                             (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x19C+5*0x100)))
#define DMAS1_CH6_SAR_L                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x100+6*0x100)))
#define DMAS1_CH6_DAR_L                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x108+6*0x100)))
#define DMAS1_CH6_BLOCK_TS_L                                (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x110+6*0x100)))
#define DMAS1_CH6_CTL_L                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x118+6*0x100)))
#define DMAS1_CH6_CFG_L                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x120+6*0x100)))
#define DMAS1_CH6_LLP_L                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x128+6*0x100)))
#define DMAS1_CH6_STATUSREG_L                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x130+6*0x100)))
#define DMAS1_CH6_SWHSSRCREG_L                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x138+6*0x100)))
#define DMAS1_CH6_SWHSDSTREG_L                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x140+6*0x100)))
#define DMAS1_CH6_BLK_TFR_RESUMEREQREG_L                    (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x148+6*0x100)))
#define DMAS1_CH6_AXI_IDREG_L                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x150+6*0x100)))
#define DMAS1_CH6_AXI_QOSREG_L                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x158+6*0x100)))
#define DMAS1_CH6_SSTAT_L                                   (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x160+6*0x100)))
#define DMAS1_CH6_DSTAT_L                                   (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x168+6*0x100)))
#define DMAS1_CH6_SSTATAR_L                                 (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x170+6*0x100)))
#define DMAS1_CH6_DSTATAR_L                                 (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x178+6*0x100)))
#define DMAS1_CH6_INTSTATUS_ENABLEREG_L                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x180+6*0x100)))
#define DMAS1_CH6_INTSTATUS_L                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x188+6*0x100)))
#define DMAS1_CH6_INTSIGNAL_ENABLEREG_L                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x190+6*0x100)))
#define DMAS1_CH6_INTCLEARREG_L                             (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x198+6*0x100)))
#define DMAS1_CH6_SAR_H                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x104+6*0x100)))
#define DMAS1_CH6_DAR_H                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x10C+6*0x100)))
#define DMAS1_CH6_BLOCK_TS_H                                (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x114+6*0x100)))
#define DMAS1_CH6_CTL_H                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x11C+6*0x100)))
#define DMAS1_CH6_CFG_H                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x124+6*0x100)))
#define DMAS1_CH6_LLP_H                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x12C+6*0x100)))
#define DMAS1_CH6_STATUSREG_H                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x134+6*0x100)))
#define DMAS1_CH6_SWHSSRCREG_H                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x13C+6*0x100)))
#define DMAS1_CH6_SWHSDSTREG_H                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x144+6*0x100)))
#define DMAS1_CH6_BLK_TFR_RESUMEREQREG_H                    (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x14C+6*0x100)))
#define DMAS1_CH6_AXI_IDREG_H                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x154+6*0x100)))
#define DMAS1_CH6_AXI_QOSREG_H                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x15C+6*0x100)))
#define DMAS1_CH6_SSTAT_H                                   (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x164+6*0x100)))
#define DMAS1_CH6_DSTAT_H                                   (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x16C+6*0x100)))
#define DMAS1_CH6_SSTATAR_H                                 (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x174+6*0x100)))
#define DMAS1_CH6_DSTATAR_H                                 (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x17C+6*0x100)))
#define DMAS1_CH6_INTSTATUS_ENABLEREG_H                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x184+6*0x100)))
#define DMAS1_CH6_INTSTATUS_H                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x18C+6*0x100)))
#define DMAS1_CH6_INTSIGNAL_ENABLEREG_H                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x194+6*0x100)))
#define DMAS1_CH6_INTCLEARREG_H                             (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x19C+6*0x100)))
#define DMAS1_CH7_SAR_L                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x100+7*0x100)))
#define DMAS1_CH7_DAR_L                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x108+7*0x100)))
#define DMAS1_CH7_BLOCK_TS_L                                (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x110+7*0x100)))
#define DMAS1_CH7_CTL_L                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x118+7*0x100)))
#define DMAS1_CH7_CFG_L                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x120+7*0x100)))
#define DMAS1_CH7_LLP_L                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x128+7*0x100)))
#define DMAS1_CH7_STATUSREG_L                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x130+7*0x100)))
#define DMAS1_CH7_SWHSSRCREG_L                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x138+7*0x100)))
#define DMAS1_CH7_SWHSDSTREG_L                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x140+7*0x100)))
#define DMAS1_CH7_BLK_TFR_RESUMEREQREG_L                    (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x148+7*0x100)))
#define DMAS1_CH7_AXI_IDREG_L                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x150+7*0x100)))
#define DMAS1_CH7_AXI_QOSREG_L                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x158+7*0x100)))
#define DMAS1_CH7_SSTAT_L                                   (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x160+7*0x100)))
#define DMAS1_CH7_DSTAT_L                                   (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x168+7*0x100)))
#define DMAS1_CH7_SSTATAR_L                                 (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x170+7*0x100)))
#define DMAS1_CH7_DSTATAR_L                                 (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x178+7*0x100)))
#define DMAS1_CH7_INTSTATUS_ENABLEREG_L                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x180+7*0x100)))
#define DMAS1_CH7_INTSTATUS_L                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x188+7*0x100)))
#define DMAS1_CH7_INTSIGNAL_ENABLEREG_L                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x190+7*0x100)))
#define DMAS1_CH7_INTCLEARREG_L                             (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x198+7*0x100)))
#define DMAS1_CH7_SAR_H                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x104+7*0x100)))
#define DMAS1_CH7_DAR_H                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x10C+7*0x100)))
#define DMAS1_CH7_BLOCK_TS_H                                (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x114+7*0x100)))
#define DMAS1_CH7_CTL_H                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x11C+7*0x100)))
#define DMAS1_CH7_CFG_H                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x124+7*0x100)))
#define DMAS1_CH7_LLP_H                                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x12C+7*0x100)))
#define DMAS1_CH7_STATUSREG_H                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x134+7*0x100)))
#define DMAS1_CH7_SWHSSRCREG_H                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x13C+7*0x100)))
#define DMAS1_CH7_SWHSDSTREG_H                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x144+7*0x100)))
#define DMAS1_CH7_BLK_TFR_RESUMEREQREG_H                    (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x14C+7*0x100)))
#define DMAS1_CH7_AXI_IDREG_H                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x154+7*0x100)))
#define DMAS1_CH7_AXI_QOSREG_H                              (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x15C+7*0x100)))
#define DMAS1_CH7_SSTAT_H                                   (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x164+7*0x100)))
#define DMAS1_CH7_DSTAT_H                                   (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x16C+7*0x100)))
#define DMAS1_CH7_SSTATAR_H                                 (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x174+7*0x100)))
#define DMAS1_CH7_DSTATAR_H                                 (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x17C+7*0x100)))
#define DMAS1_CH7_INTSTATUS_ENABLEREG_H                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x184+7*0x100)))
#define DMAS1_CH7_INTSTATUS_H                               (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x18C+7*0x100)))
#define DMAS1_CH7_INTSIGNAL_ENABLEREG_H                     (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x194+7*0x100)))
#define DMAS1_CH7_INTCLEARREG_H                             (*((volatile UINT32 *)( DMAS1_BASE_ADDR + 0x19C+7*0x100)))

#define DMAC0_IDREG_L                                  (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x0)))
#define DMAC0_COMPVERREG_L                             (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x8)))
#define DMAC0_CFGREG_L                                 (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x10)))
#define DMAC0_CHENREG_L                                (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x18)))
#define DMAC0_INTSTATUSREG_L                           (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x30)))
#define DMAC0_COMMONREG_INTCLEARREG_L                  (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x38)))
#define DMAC0_COMMONREG_INTSTATUS_ENA_L                (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x40)))
#define DMAC0_COMMONREG_INTSIGNAL_ENA_L                (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x48)))
#define DMAC0_COMMONREG_INTSTATUSREG_L                 (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x50)))
#define DMAC0_RESETREG_L                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x58)))
#define DMAC0_IDREG_H                                  (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x4)))
#define DMAC0_COMPVERREG_H                             (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0xc)))
#define DMAC0_CFGREG_H                                 (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x14)))
#define DMAC0_CHENREG_H                                (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x1c)))
#define DMAC0_INTSTATUSREG_H                           (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x34)))
#define DMAC0_COMMONREG_INTCLEARREG_H                  (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x3c)))
#define DMAC0_COMMONREG_INTSTATUS_ENA_H                (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x44)))
#define DMAC0_COMMONREG_INTSIGNAL_ENA_H                (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x4c)))
#define DMAC0_COMMONREG_INTSTATUSREG_H                 (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x54)))
#define DMAC0_RESETREG_H                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x5c)))
#define DMAC0_CH0_SAR_L                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x100+0*0x100)))
#define DMAC0_CH0_DAR_L                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x108+0*0x100)))
#define DMAC0_CH0_BLOCK_TS_L                                (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x110+0*0x100)))
#define DMAC0_CH0_CTL_L                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x118+0*0x100)))
#define DMAC0_CH0_CFG_L                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x120+0*0x100)))
#define DMAC0_CH0_LLP_L                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x128+0*0x100)))
#define DMAC0_CH0_STATUSREG_L                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x130+0*0x100)))
#define DMAC0_CH0_SWHSSRCREG_L                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x138+0*0x100)))
#define DMAC0_CH0_SWHSDSTREG_L                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x140+0*0x100)))
#define DMAC0_CH0_BLK_TFR_RESUMEREQREG_L                    (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x148+0*0x100)))
#define DMAC0_CH0_AXI_IDREG_L                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x150+0*0x100)))
#define DMAC0_CH0_AXI_QOSREG_L                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x158+0*0x100)))
#define DMAC0_CH0_SSTAT_L                                   (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x160+0*0x100)))
#define DMAC0_CH0_DSTAT_L                                   (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x168+0*0x100)))
#define DMAC0_CH0_SSTATAR_L                                 (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x170+0*0x100)))
#define DMAC0_CH0_DSTATAR_L                                 (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x178+0*0x100)))
#define DMAC0_CH0_INTSTATUS_ENABLEREG_L                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x180+0*0x100)))
#define DMAC0_CH0_INTSTATUS_L                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x188+0*0x100)))
#define DMAC0_CH0_INTSIGNAL_ENABLEREG_L                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x190+0*0x100)))
#define DMAC0_CH0_INTCLEARREG_L                             (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x198+0*0x100)))
#define DMAC0_CH0_SAR_H                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x104+0*0x100)))
#define DMAC0_CH0_DAR_H                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x10C+0*0x100)))
#define DMAC0_CH0_BLOCK_TS_H                                (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x114+0*0x100)))
#define DMAC0_CH0_CTL_H                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x11C+0*0x100)))
#define DMAC0_CH0_CFG_H                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x124+0*0x100)))
#define DMAC0_CH0_LLP_H                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x12C+0*0x100)))
#define DMAC0_CH0_STATUSREG_H                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x134+0*0x100)))
#define DMAC0_CH0_SWHSSRCREG_H                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x13C+0*0x100)))
#define DMAC0_CH0_SWHSDSTREG_H                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x144+0*0x100)))
#define DMAC0_CH0_BLK_TFR_RESUMEREQREG_H                    (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x14C+0*0x100)))
#define DMAC0_CH0_AXI_IDREG_H                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x154+0*0x100)))
#define DMAC0_CH0_AXI_QOSREG_H                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x15C+0*0x100)))
#define DMAC0_CH0_SSTAT_H                                   (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x164+0*0x100)))
#define DMAC0_CH0_DSTAT_H                                   (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x16C+0*0x100)))
#define DMAC0_CH0_SSTATAR_H                                 (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x174+0*0x100)))
#define DMAC0_CH0_DSTATAR_H                                 (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x17C+0*0x100)))
#define DMAC0_CH0_INTSTATUS_ENABLEREG_H                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x184+0*0x100)))
#define DMAC0_CH0_INTSTATUS_H                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x18C+0*0x100)))
#define DMAC0_CH0_INTSIGNAL_ENABLEREG_H                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x194+0*0x100)))
#define DMAC0_CH0_INTCLEARREG_H                             (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x19C+0*0x100)))

#define DMAC0_CH1_SAR_L                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x100+1*0x100)))
#define DMAC0_CH1_DAR_L                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x108+1*0x100)))
#define DMAC0_CH1_BLOCK_TS_L                                (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x110+1*0x100)))
#define DMAC0_CH1_CTL_L                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x118+1*0x100)))
#define DMAC0_CH1_CFG_L                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x120+1*0x100)))
#define DMAC0_CH1_LLP_L                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x128+1*0x100)))
#define DMAC0_CH1_STATUSREG_L                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x130+1*0x100)))
#define DMAC0_CH1_SWHSSRCREG_L                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x138+1*0x100)))
#define DMAC0_CH1_SWHSDSTREG_L                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x140+1*0x100)))
#define DMAC0_CH1_BLK_TFR_RESUMEREQREG_L                    (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x148+1*0x100)))
#define DMAC0_CH1_AXI_IDREG_L                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x150+1*0x100)))
#define DMAC0_CH1_AXI_QOSREG_L                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x158+1*0x100)))
#define DMAC0_CH1_SSTAT_L                                   (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x160+1*0x100)))
#define DMAC0_CH1_DSTAT_L                                   (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x168+1*0x100)))
#define DMAC0_CH1_SSTATAR_L                                 (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x170+1*0x100)))
#define DMAC0_CH1_DSTATAR_L                                 (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x178+1*0x100)))
#define DMAC0_CH1_INTSTATUS_ENABLEREG_L                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x180+1*0x100)))
#define DMAC0_CH1_INTSTATUS_L                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x188+1*0x100)))
#define DMAC0_CH1_INTSIGNAL_ENABLEREG_L                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x190+1*0x100)))
#define DMAC0_CH1_INTCLEARREG_L                             (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x198+1*0x100)))
#define DMAC0_CH1_SAR_H                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x104+1*0x100)))
#define DMAC0_CH1_DAR_H                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x10C+1*0x100)))
#define DMAC0_CH1_BLOCK_TS_H                                (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x114+1*0x100)))
#define DMAC0_CH1_CTL_H                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x11C+1*0x100)))
#define DMAC0_CH1_CFG_H                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x124+1*0x100)))
#define DMAC0_CH1_LLP_H                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x12C+1*0x100)))
#define DMAC0_CH1_STATUSREG_H                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x134+1*0x100)))
#define DMAC0_CH1_SWHSSRCREG_H                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x13C+1*0x100)))
#define DMAC0_CH1_SWHSDSTREG_H                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x144+1*0x100)))
#define DMAC0_CH1_BLK_TFR_RESUMEREQREG_H                    (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x14C+1*0x100)))
#define DMAC0_CH1_AXI_IDREG_H                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x154+1*0x100)))
#define DMAC0_CH1_AXI_QOSREG_H                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x15C+1*0x100)))
#define DMAC0_CH1_SSTAT_H                                   (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x164+1*0x100)))
#define DMAC0_CH1_DSTAT_H                                   (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x16C+1*0x100)))
#define DMAC0_CH1_SSTATAR_H                                 (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x174+1*0x100)))
#define DMAC0_CH1_DSTATAR_H                                 (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x17C+1*0x100)))
#define DMAC0_CH1_INTSTATUS_ENABLEREG_H                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x184+1*0x100)))
#define DMAC0_CH1_INTSTATUS_H                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x18C+1*0x100)))
#define DMAC0_CH1_INTSIGNAL_ENABLEREG_H                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x194+1*0x100)))
#define DMAC0_CH1_INTCLEARREG_H                             (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x19C+1*0x100)))

#define DMAC0_CH2_SAR_L                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x100+2*0x100)))
#define DMAC0_CH2_DAR_L                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x108+2*0x100)))
#define DMAC0_CH2_BLOCK_TS_L                                (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x110+2*0x100)))
#define DMAC0_CH2_CTL_L                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x118+2*0x100)))
#define DMAC0_CH2_CFG_L                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x120+2*0x100)))
#define DMAC0_CH2_LLP_L                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x128+2*0x100)))
#define DMAC0_CH2_STATUSREG_L                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x130+2*0x100)))
#define DMAC0_CH2_SWHSSRCREG_L                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x138+2*0x100)))
#define DMAC0_CH2_SWHSDSTREG_L                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x140+2*0x100)))
#define DMAC0_CH2_BLK_TFR_RESUMEREQREG_L                    (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x148+2*0x100)))
#define DMAC0_CH2_AXI_IDREG_L                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x150+2*0x100)))
#define DMAC0_CH2_AXI_QOSREG_L                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x158+2*0x100)))
#define DMAC0_CH2_SSTAT_L                                   (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x160+2*0x100)))
#define DMAC0_CH2_DSTAT_L                                   (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x168+2*0x100)))
#define DMAC0_CH2_SSTATAR_L                                 (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x170+2*0x100)))
#define DMAC0_CH2_DSTATAR_L                                 (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x178+2*0x100)))
#define DMAC0_CH2_INTSTATUS_ENABLEREG_L                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x180+2*0x100)))
#define DMAC0_CH2_INTSTATUS_L                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x188+2*0x100)))
#define DMAC0_CH2_INTSIGNAL_ENABLEREG_L                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x190+2*0x100)))
#define DMAC0_CH2_INTCLEARREG_L                             (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x198+2*0x100)))
#define DMAC0_CH2_SAR_H                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x104+2*0x100)))
#define DMAC0_CH2_DAR_H                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x10C+2*0x100)))
#define DMAC0_CH2_BLOCK_TS_H                                (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x114+2*0x100)))
#define DMAC0_CH2_CTL_H                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x11C+2*0x100)))
#define DMAC0_CH2_CFG_H                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x124+2*0x100)))
#define DMAC0_CH2_LLP_H                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x12C+2*0x100)))
#define DMAC0_CH2_STATUSREG_H                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x134+2*0x100)))
#define DMAC0_CH2_SWHSSRCREG_H                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x13C+2*0x100)))
#define DMAC0_CH2_SWHSDSTREG_H                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x144+2*0x100)))
#define DMAC0_CH2_BLK_TFR_RESUMEREQREG_H                    (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x14C+2*0x100)))
#define DMAC0_CH2_AXI_IDREG_H                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x154+2*0x100)))
#define DMAC0_CH2_AXI_QOSREG_H                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x15C+2*0x100)))
#define DMAC0_CH2_SSTAT_H                                   (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x164+2*0x100)))
#define DMAC0_CH2_DSTAT_H                                   (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x16C+2*0x100)))
#define DMAC0_CH2_SSTATAR_H                                 (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x174+2*0x100)))
#define DMAC0_CH2_DSTATAR_H                                 (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x17C+2*0x100)))
#define DMAC0_CH2_INTSTATUS_ENABLEREG_H                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x184+2*0x100)))
#define DMAC0_CH2_INTSTATUS_H                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x18C+2*0x100)))
#define DMAC0_CH2_INTSIGNAL_ENABLEREG_H                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x194+2*0x100)))
#define DMAC0_CH2_INTCLEARREG_H                             (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x19C+2*0x100)))

#define DMAC0_CH3_SAR_L                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x100+3*0x100)))
#define DMAC0_CH3_DAR_L                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x108+3*0x100)))
#define DMAC0_CH3_BLOCK_TS_L                                (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x110+3*0x100)))
#define DMAC0_CH3_CTL_L                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x118+3*0x100)))
#define DMAC0_CH3_CFG_L                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x120+3*0x100)))
#define DMAC0_CH3_LLP_L                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x128+3*0x100)))
#define DMAC0_CH3_STATUSREG_L                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x130+3*0x100)))
#define DMAC0_CH3_SWHSSRCREG_L                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x138+3*0x100)))
#define DMAC0_CH3_SWHSDSTREG_L                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x140+3*0x100)))
#define DMAC0_CH3_BLK_TFR_RESUMEREQREG_L                    (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x148+3*0x100)))
#define DMAC0_CH3_AXI_IDREG_L                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x150+3*0x100)))
#define DMAC0_CH3_AXI_QOSREG_L                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x158+3*0x100)))
#define DMAC0_CH3_SSTAT_L                                   (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x160+3*0x100)))
#define DMAC0_CH3_DSTAT_L                                   (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x168+3*0x100)))
#define DMAC0_CH3_SSTATAR_L                                 (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x170+3*0x100)))
#define DMAC0_CH3_DSTATAR_L                                 (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x178+3*0x100)))
#define DMAC0_CH3_INTSTATUS_ENABLEREG_L                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x180+3*0x100)))
#define DMAC0_CH3_INTSTATUS_L                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x188+3*0x100)))
#define DMAC0_CH3_INTSIGNAL_ENABLEREG_L                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x190+3*0x100)))
#define DMAC0_CH3_INTCLEARREG_L                             (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x198+3*0x100)))
#define DMAC0_CH3_SAR_H                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x104+3*0x100)))
#define DMAC0_CH3_DAR_H                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x10C+3*0x100)))
#define DMAC0_CH3_BLOCK_TS_H                                (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x114+3*0x100)))
#define DMAC0_CH3_CTL_H                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x11C+3*0x100)))
#define DMAC0_CH3_CFG_H                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x124+3*0x100)))
#define DMAC0_CH3_LLP_H                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x12C+3*0x100)))
#define DMAC0_CH3_STATUSREG_H                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x134+3*0x100)))
#define DMAC0_CH3_SWHSSRCREG_H                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x13C+3*0x100)))
#define DMAC0_CH3_SWHSDSTREG_H                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x144+3*0x100)))
#define DMAC0_CH3_BLK_TFR_RESUMEREQREG_H                    (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x14C+3*0x100)))
#define DMAC0_CH3_AXI_IDREG_H                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x154+3*0x100)))
#define DMAC0_CH3_AXI_QOSREG_H                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x15C+3*0x100)))
#define DMAC0_CH3_SSTAT_H                                   (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x164+3*0x100)))
#define DMAC0_CH3_DSTAT_H                                   (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x16C+3*0x100)))
#define DMAC0_CH3_SSTATAR_H                                 (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x174+3*0x100)))
#define DMAC0_CH3_DSTATAR_H                                 (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x17C+3*0x100)))
#define DMAC0_CH3_INTSTATUS_ENABLEREG_H                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x184+3*0x100)))
#define DMAC0_CH3_INTSTATUS_H                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x18C+3*0x100)))
#define DMAC0_CH3_INTSIGNAL_ENABLEREG_H                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x194+3*0x100)))
#define DMAC0_CH3_INTCLEARREG_H                             (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x19C+3*0x100)))
#define DMAC0_CH4_SAR_L                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x100+4*0x100)))
#define DMAC0_CH4_DAR_L                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x108+4*0x100)))
#define DMAC0_CH4_BLOCK_TS_L                                (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x110+4*0x100)))
#define DMAC0_CH4_CTL_L                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x118+4*0x100)))
#define DMAC0_CH4_CFG_L                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x120+4*0x100)))
#define DMAC0_CH4_LLP_L                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x128+4*0x100)))
#define DMAC0_CH4_STATUSREG_L                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x130+4*0x100)))
#define DMAC0_CH4_SWHSSRCREG_L                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x138+4*0x100)))
#define DMAC0_CH4_SWHSDSTREG_L                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x140+4*0x100)))
#define DMAC0_CH4_BLK_TFR_RESUMEREQREG_L                    (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x148+4*0x100)))
#define DMAC0_CH4_AXI_IDREG_L                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x150+4*0x100)))
#define DMAC0_CH4_AXI_QOSREG_L                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x158+4*0x100)))
#define DMAC0_CH4_SSTAT_L                                   (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x160+4*0x100)))
#define DMAC0_CH4_DSTAT_L                                   (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x168+4*0x100)))
#define DMAC0_CH4_SSTATAR_L                                 (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x170+4*0x100)))
#define DMAC0_CH4_DSTATAR_L                                 (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x178+4*0x100)))
#define DMAC0_CH4_INTSTATUS_ENABLEREG_L                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x180+4*0x100)))
#define DMAC0_CH4_INTSTATUS_L                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x188+4*0x100)))
#define DMAC0_CH4_INTSIGNAL_ENABLEREG_L                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x190+4*0x100)))
#define DMAC0_CH4_INTCLEARREG_L                             (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x198+4*0x100)))
#define DMAC0_CH4_SAR_H                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x104+4*0x100)))
#define DMAC0_CH4_DAR_H                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x10C+4*0x100)))
#define DMAC0_CH4_BLOCK_TS_H                                (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x114+4*0x100)))
#define DMAC0_CH4_CTL_H                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x11C+4*0x100)))
#define DMAC0_CH4_CFG_H                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x124+4*0x100)))
#define DMAC0_CH4_LLP_H                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x12C+4*0x100)))
#define DMAC0_CH4_STATUSREG_H                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x134+4*0x100)))
#define DMAC0_CH4_SWHSSRCREG_H                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x13C+4*0x100)))
#define DMAC0_CH4_SWHSDSTREG_H                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x144+4*0x100)))
#define DMAC0_CH4_BLK_TFR_RESUMEREQREG_H                    (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x14C+4*0x100)))
#define DMAC0_CH4_AXI_IDREG_H                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x154+4*0x100)))
#define DMAC0_CH4_AXI_QOSREG_H                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x15C+4*0x100)))
#define DMAC0_CH4_SSTAT_H                                   (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x164+4*0x100)))
#define DMAC0_CH4_DSTAT_H                                   (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x16C+4*0x100)))
#define DMAC0_CH4_SSTATAR_H                                 (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x174+4*0x100)))
#define DMAC0_CH4_DSTATAR_H                                 (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x17C+4*0x100)))
#define DMAC0_CH4_INTSTATUS_ENABLEREG_H                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x184+4*0x100)))
#define DMAC0_CH4_INTSTATUS_H                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x18C+4*0x100)))
#define DMAC0_CH4_INTSIGNAL_ENABLEREG_H                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x194+4*0x100)))
#define DMAC0_CH4_INTCLEARREG_H                             (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x19C+4*0x100)))
#define DMAC0_CH5_SAR_L                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x100+5*0x100)))
#define DMAC0_CH5_DAR_L                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x108+5*0x100)))
#define DMAC0_CH5_BLOCK_TS_L                                (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x110+5*0x100)))
#define DMAC0_CH5_CTL_L                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x118+5*0x100)))
#define DMAC0_CH5_CFG_L                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x120+5*0x100)))
#define DMAC0_CH5_LLP_L                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x128+5*0x100)))
#define DMAC0_CH5_STATUSREG_L                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x130+5*0x100)))
#define DMAC0_CH5_SWHSSRCREG_L                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x138+5*0x100)))
#define DMAC0_CH5_SWHSDSTREG_L                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x140+5*0x100)))
#define DMAC0_CH5_BLK_TFR_RESUMEREQREG_L                    (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x148+5*0x100)))
#define DMAC0_CH5_AXI_IDREG_L                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x150+5*0x100)))
#define DMAC0_CH5_AXI_QOSREG_L                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x158+5*0x100)))
#define DMAC0_CH5_SSTAT_L                                   (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x160+5*0x100)))
#define DMAC0_CH5_DSTAT_L                                   (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x168+5*0x100)))
#define DMAC0_CH5_SSTATAR_L                                 (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x170+5*0x100)))
#define DMAC0_CH5_DSTATAR_L                                 (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x178+5*0x100)))
#define DMAC0_CH5_INTSTATUS_ENABLEREG_L                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x180+5*0x100)))
#define DMAC0_CH5_INTSTATUS_L                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x188+5*0x100)))
#define DMAC0_CH5_INTSIGNAL_ENABLEREG_L                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x190+5*0x100)))
#define DMAC0_CH5_INTCLEARREG_L                             (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x198+5*0x100)))
#define DMAC0_CH5_SAR_H                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x104+5*0x100)))
#define DMAC0_CH5_DAR_H                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x10C+5*0x100)))
#define DMAC0_CH5_BLOCK_TS_H                                (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x114+5*0x100)))
#define DMAC0_CH5_CTL_H                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x11C+5*0x100)))
#define DMAC0_CH5_CFG_H                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x124+5*0x100)))
#define DMAC0_CH5_LLP_H                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x12C+5*0x100)))
#define DMAC0_CH5_STATUSREG_H                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x134+5*0x100)))
#define DMAC0_CH5_SWHSSRCREG_H                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x13C+5*0x100)))
#define DMAC0_CH5_SWHSDSTREG_H                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x144+5*0x100)))
#define DMAC0_CH5_BLK_TFR_RESUMEREQREG_H                    (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x14C+5*0x100)))
#define DMAC0_CH5_AXI_IDREG_H                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x154+5*0x100)))
#define DMAC0_CH5_AXI_QOSREG_H                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x15C+5*0x100)))
#define DMAC0_CH5_SSTAT_H                                   (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x164+5*0x100)))
#define DMAC0_CH5_DSTAT_H                                   (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x16C+5*0x100)))
#define DMAC0_CH5_SSTATAR_H                                 (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x174+5*0x100)))
#define DMAC0_CH5_DSTATAR_H                                 (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x17C+5*0x100)))
#define DMAC0_CH5_INTSTATUS_ENABLEREG_H                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x184+5*0x100)))
#define DMAC0_CH5_INTSTATUS_H                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x18C+5*0x100)))
#define DMAC0_CH5_INTSIGNAL_ENABLEREG_H                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x194+5*0x100)))
#define DMAC0_CH5_INTCLEARREG_H                             (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x19C+5*0x100)))
#define DMAC0_CH6_SAR_L                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x100+6*0x100)))
#define DMAC0_CH6_DAR_L                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x108+6*0x100)))
#define DMAC0_CH6_BLOCK_TS_L                                (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x110+6*0x100)))
#define DMAC0_CH6_CTL_L                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x118+6*0x100)))
#define DMAC0_CH6_CFG_L                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x120+6*0x100)))
#define DMAC0_CH6_LLP_L                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x128+6*0x100)))
#define DMAC0_CH6_STATUSREG_L                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x130+6*0x100)))
#define DMAC0_CH6_SWHSSRCREG_L                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x138+6*0x100)))
#define DMAC0_CH6_SWHSDSTREG_L                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x140+6*0x100)))
#define DMAC0_CH6_BLK_TFR_RESUMEREQREG_L                    (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x148+6*0x100)))
#define DMAC0_CH6_AXI_IDREG_L                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x150+6*0x100)))
#define DMAC0_CH6_AXI_QOSREG_L                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x158+6*0x100)))
#define DMAC0_CH6_SSTAT_L                                   (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x160+6*0x100)))
#define DMAC0_CH6_DSTAT_L                                   (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x168+6*0x100)))
#define DMAC0_CH6_SSTATAR_L                                 (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x170+6*0x100)))
#define DMAC0_CH6_DSTATAR_L                                 (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x178+6*0x100)))
#define DMAC0_CH6_INTSTATUS_ENABLEREG_L                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x180+6*0x100)))
#define DMAC0_CH6_INTSTATUS_L                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x188+6*0x100)))
#define DMAC0_CH6_INTSIGNAL_ENABLEREG_L                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x190+6*0x100)))
#define DMAC0_CH6_INTCLEARREG_L                             (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x198+6*0x100)))
#define DMAC0_CH6_SAR_H                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x104+6*0x100)))
#define DMAC0_CH6_DAR_H                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x10C+6*0x100)))
#define DMAC0_CH6_BLOCK_TS_H                                (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x114+6*0x100)))
#define DMAC0_CH6_CTL_H                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x11C+6*0x100)))
#define DMAC0_CH6_CFG_H                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x124+6*0x100)))
#define DMAC0_CH6_LLP_H                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x12C+6*0x100)))
#define DMAC0_CH6_STATUSREG_H                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x134+6*0x100)))
#define DMAC0_CH6_SWHSSRCREG_H                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x13C+6*0x100)))
#define DMAC0_CH6_SWHSDSTREG_H                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x144+6*0x100)))
#define DMAC0_CH6_BLK_TFR_RESUMEREQREG_H                    (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x14C+6*0x100)))
#define DMAC0_CH6_AXI_IDREG_H                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x154+6*0x100)))
#define DMAC0_CH6_AXI_QOSREG_H                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x15C+6*0x100)))
#define DMAC0_CH6_SSTAT_H                                   (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x164+6*0x100)))
#define DMAC0_CH6_DSTAT_H                                   (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x16C+6*0x100)))
#define DMAC0_CH6_SSTATAR_H                                 (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x174+6*0x100)))
#define DMAC0_CH6_DSTATAR_H                                 (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x17C+6*0x100)))
#define DMAC0_CH6_INTSTATUS_ENABLEREG_H                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x184+6*0x100)))
#define DMAC0_CH6_INTSTATUS_H                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x18C+6*0x100)))
#define DMAC0_CH6_INTSIGNAL_ENABLEREG_H                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x194+6*0x100)))
#define DMAC0_CH6_INTCLEARREG_H                             (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x19C+6*0x100)))
#define DMAC0_CH7_SAR_L                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x100+7*0x100)))
#define DMAC0_CH7_DAR_L                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x108+7*0x100)))
#define DMAC0_CH7_BLOCK_TS_L                                (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x110+7*0x100)))
#define DMAC0_CH7_CTL_L                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x118+7*0x100)))
#define DMAC0_CH7_CFG_L                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x120+7*0x100)))
#define DMAC0_CH7_LLP_L                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x128+7*0x100)))
#define DMAC0_CH7_STATUSREG_L                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x130+7*0x100)))
#define DMAC0_CH7_SWHSSRCREG_L                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x138+7*0x100)))
#define DMAC0_CH7_SWHSDSTREG_L                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x140+7*0x100)))
#define DMAC0_CH7_BLK_TFR_RESUMEREQREG_L                    (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x148+7*0x100)))
#define DMAC0_CH7_AXI_IDREG_L                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x150+7*0x100)))
#define DMAC0_CH7_AXI_QOSREG_L                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x158+7*0x100)))
#define DMAC0_CH7_SSTAT_L                                   (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x160+7*0x100)))
#define DMAC0_CH7_DSTAT_L                                   (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x168+7*0x100)))
#define DMAC0_CH7_SSTATAR_L                                 (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x170+7*0x100)))
#define DMAC0_CH7_DSTATAR_L                                 (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x178+7*0x100)))
#define DMAC0_CH7_INTSTATUS_ENABLEREG_L                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x180+7*0x100)))
#define DMAC0_CH7_INTSTATUS_L                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x188+7*0x100)))
#define DMAC0_CH7_INTSIGNAL_ENABLEREG_L                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x190+7*0x100)))
#define DMAC0_CH7_INTCLEARREG_L                             (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x198+7*0x100)))
#define DMAC0_CH7_SAR_H                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x104+7*0x100)))
#define DMAC0_CH7_DAR_H                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x10C+7*0x100)))
#define DMAC0_CH7_BLOCK_TS_H                                (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x114+7*0x100)))
#define DMAC0_CH7_CTL_H                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x11C+7*0x100)))
#define DMAC0_CH7_CFG_H                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x124+7*0x100)))
#define DMAC0_CH7_LLP_H                                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x12C+7*0x100)))
#define DMAC0_CH7_STATUSREG_H                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x134+7*0x100)))
#define DMAC0_CH7_SWHSSRCREG_H                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x13C+7*0x100)))
#define DMAC0_CH7_SWHSDSTREG_H                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x144+7*0x100)))
#define DMAC0_CH7_BLK_TFR_RESUMEREQREG_H                    (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x14C+7*0x100)))
#define DMAC0_CH7_AXI_IDREG_H                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x154+7*0x100)))
#define DMAC0_CH7_AXI_QOSREG_H                              (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x15C+7*0x100)))
#define DMAC0_CH7_SSTAT_H                                   (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x164+7*0x100)))
#define DMAC0_CH7_DSTAT_H                                   (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x16C+7*0x100)))
#define DMAC0_CH7_SSTATAR_H                                 (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x174+7*0x100)))
#define DMAC0_CH7_DSTATAR_H                                 (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x17C+7*0x100)))
#define DMAC0_CH7_INTSTATUS_ENABLEREG_H                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x184+7*0x100)))
#define DMAC0_CH7_INTSTATUS_H                               (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x18C+7*0x100)))
#define DMAC0_CH7_INTSIGNAL_ENABLEREG_H                     (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x194+7*0x100)))
#define DMAC0_CH7_INTCLEARREG_H                             (*((volatile UINT32 *)( DMAC0_BASE_ADDR + 0x19C+7*0x100)))

#endif
