// Seed: 3387212124
module module_0 (
    output tri  id_0,
    input  tri1 id_1,
    input  wire id_2,
    output tri0 id_3
);
  always begin : LABEL_0
    id_3 = 1;
  end
endmodule
module module_1 (
    output wor id_0,
    output wire id_1,
    input supply1 id_2,
    input tri id_3,
    output wand id_4,
    output wire id_5
);
  logic [7:0] id_7;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_3,
      id_0
  );
  assign modCall_1.type_6 = 0;
  assign id_7[1] = 1;
  assign id_0 = id_3;
  for (id_8 = ~1; id_2; id_8 = 1) begin : LABEL_0
    wire id_9;
  end
endmodule
