// Seed: 601948138
module module_0 (
    output uwire id_0,
    output supply0 id_1,
    output wor id_2,
    output supply0 id_3,
    output tri id_4,
    input supply1 id_5
);
  assign id_4 = id_5;
  assign id_1 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    input wire id_2,
    output tri0 id_3,
    output wor id_4,
    output supply0 id_5
    , id_21,
    input wire id_6
    , id_22,
    input wor id_7,
    output supply0 id_8,
    input tri1 id_9,
    input wand id_10,
    output supply1 id_11,
    input tri1 id_12,
    input wor id_13,
    input supply1 id_14,
    output supply0 id_15,
    input tri0 id_16,
    input supply1 id_17,
    input supply0 id_18,
    input supply1 id_19
);
  module_0(
      id_3, id_4, id_1, id_4, id_11, id_19
  );
endmodule
