# ⚡ 16-bit High-Speed Multiplier — Project Outputs

This document captures the outputs of the **16-bit High-Speed Multiplier** project: RTL → Simulation → Synthesis → Floorplanning → Area Reports.

---

## **1. Multiplier RTL Code (Verilog)**
*Verilog HDL for the 16-bit multiplier (shift-and-add/array-style logic).*
<br>
<img width="800" alt="Multiplier Verilog Code" src="https://github.com/user-attachments/assets/71519fa8-1457-40e1-93cc-c9c6a0f0fab5" />
<br><br>

---

## **2. Multiplier Simulation — NCLaunch**
*Simulation waveform showing input operands and 32-bit product.*
<br>
<img width="800" alt="Multiplier Simulation Output" src="https://github.com/user-attachments/assets/c588c6be-42c4-4336-a0ea-3b4d46ea80e2" />
<br><br>

---

## **3. RTL Synthesis — Cadence Genus**
*Synthesis view of the multiplier in Cadence Genus (design hierarchy/reports).*
<br>
<img width="800" alt="Multiplier Synthesis Genus" src="https://github.com/user-attachments/assets/7d9fb471-4a00-47e6-8ce8-96a58a26c1fd" />
<br><br>

---

## **4. Floorplanning & Placement — Cadence Innovus**
*Floorplan snapshot of the multiplier after placement in Innovus.*
<br>
<img width="800" alt="Multiplier Floorplan Innovus" src="https://github.com/user-attachments/assets/c24594da-9a76-45e2-9575-7408da5812a6" />
<br><br>

---

## **5. Area Report — Before Filler Cells**
*Area utilization before filler insertion.*
<br>
<img width="800" alt="Multiplier Area Before Filler" src="https://github.com/user-attachments/assets/6f551b27-1bfa-42b7-8ad2-b970724257f9" />
<br><br>

---

## **6. Area Report — After Filler Cells**
*Area utilization after filler insertion.*
<br>
<img width="800" alt="Multiplier Area After Filler" src="https://github.com/user-attachments/assets/7b3ea106-a486-4a2e-bba6-081766c10c96" />
<br><br>
