 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fpu
Version: L-2016.03-SP5-1
Date   : Mon Mar 13 14:03:32 2017
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 25/25/25

Information: Percent of Arnoldi-based delays = 25.47%

  Startpoint: fpu_in/fpu_in_ctl/i_fp_type_in/q_reg[1]
              (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/clken_reg
            (positive level-sensitive latch clocked by gclk')
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (propagated)                        0.53       0.53
  fpu_in/fpu_in_ctl/i_fp_type_in/q_reg[1]/CLK (DFFX1)     0.00       0.53 r
  fpu_in/fpu_in_ctl/i_fp_type_in/q_reg[1]/Q (DFFX1)       0.21       0.74 f
  U1564/ZN (INVX4)                                        0.02 &     0.77 r
  U1575/ZN (INVX4)                                        0.02 @     0.79 f
  U1594/QN (NAND2X4)                                      0.03 @     0.82 r
  U1595/QN (NOR3X0)                                       0.06 @     0.88 f
  U2842/QN (NAND2X2)                                      0.05 &     0.93 r
  U1592/ZN (INVX4)                                        0.03 @     0.95 f
  U1596/ZN (INVX4)                                        0.03 @     0.98 r
  U1540/QN (NOR2X1)                                       0.06 @     1.04 f
  U1597/QN (NAND2X2)                                      0.05 &     1.09 r
  U2848/ZN (INVX0)                                        0.03 &     1.13 f
  U2847/QN (NAND4X0)                                      0.04 &     1.17 r
  U1609/Q (OA21X1)                                        0.11 &     1.28 r
  U1773/Q (MUX21X1)                                       0.11 &     1.39 f
  U1774/QN (NOR4X0)                                       0.25 &     1.64 r
  fpu_mul/fmul_clken_l_buf1 (fpu_mul)                     0.00       1.64 r
  fpu_mul/U209/QN (NAND2X0)                               0.08 &     1.72 f
  fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/clken_reg/D (LATCHX1)
                                                          0.00 &     1.72 f
  data arrival time                                                  1.72

  clock gclk' (rise edge)                                 1.00       1.00
  clock network delay (propagated)                        0.53       1.53
  fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/clken_reg/CLK (LATCHX1)
                                                          0.00       1.53 r
  time borrowed from endpoint                             0.20       1.72
  data required time                                                 1.72
  --------------------------------------------------------------------------
  data required time                                                 1.72
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  gclk' nominal pulse width                               1.00   
  clock latency difference                                0.00   
  library setup time                                     -0.09   
  --------------------------------------------------------------
  max time borrow                                         0.91   
  actual time borrow                                      0.20   
  --------------------------------------------------------------


1
