Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Oct 20 16:25:52 2018
| Host         : DESKTOP-3VDLSPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CLA_wrapper_timing_summary_routed.rpt -pb CLA_wrapper_timing_summary_routed.pb -rpx CLA_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : CLA_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: SVD/o_Out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.685        0.000                      0                   40        0.227        0.000                      0                   40        3.500        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      23.000          43.478          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        18.685        0.000                      0                   40        0.227        0.000                      0                   40        3.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       18.685ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.685ns  (required time - arrival time)
  Source:                 SVD/r_Count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD/r_Count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.828ns (20.114%)  route 3.288ns (79.886%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 27.922 - 23.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.758     5.392    SVD/i_CLK
    SLICE_X40Y49         FDCE                                         r  SVD/r_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDCE (Prop_fdce_C_Q)         0.456     5.848 r  SVD/r_Count_reg[5]/Q
                         net (fo=2, routed)           0.830     6.678    SVD/r_Count[5]
    SLICE_X40Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.802 r  SVD/r_Count[31]_i_9/O
                         net (fo=1, routed)           0.159     6.961    SVD/r_Count[31]_i_9_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.085 r  SVD/r_Count[31]_i_4/O
                         net (fo=32, routed)          2.300     9.385    SVD/r_Count[31]_i_4_n_0
    SLICE_X40Y52         LUT5 (Prop_lut5_I2_O)        0.124     9.509 r  SVD/r_Count[19]_i_1/O
                         net (fo=1, routed)           0.000     9.509    SVD/r_Count_0[19]
    SLICE_X40Y52         FDCE                                         r  SVD/r_Count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.564    27.922    SVD/i_CLK
    SLICE_X40Y52         FDCE                                         r  SVD/r_Count_reg[19]/C
                         clock pessimism              0.276    28.198    
                         clock uncertainty           -0.035    28.163    
    SLICE_X40Y52         FDCE (Setup_fdce_C_D)        0.031    28.194    SVD/r_Count_reg[19]
  -------------------------------------------------------------------
                         required time                         28.194    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                 18.685    

Slack (MET) :             18.748ns  (required time - arrival time)
  Source:                 SVD/r_Count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD/r_Count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 0.828ns (20.440%)  route 3.223ns (79.560%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 27.922 - 23.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.758     5.392    SVD/i_CLK
    SLICE_X40Y49         FDCE                                         r  SVD/r_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDCE (Prop_fdce_C_Q)         0.456     5.848 r  SVD/r_Count_reg[5]/Q
                         net (fo=2, routed)           0.830     6.678    SVD/r_Count[5]
    SLICE_X40Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.802 r  SVD/r_Count[31]_i_9/O
                         net (fo=1, routed)           0.159     6.961    SVD/r_Count[31]_i_9_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.085 r  SVD/r_Count[31]_i_4/O
                         net (fo=32, routed)          2.234     9.319    SVD/r_Count[31]_i_4_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I2_O)        0.124     9.443 r  SVD/r_Count[13]_i_1/O
                         net (fo=1, routed)           0.000     9.443    SVD/r_Count_0[13]
    SLICE_X40Y51         FDCE                                         r  SVD/r_Count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.564    27.922    SVD/i_CLK
    SLICE_X40Y51         FDCE                                         r  SVD/r_Count_reg[13]/C
                         clock pessimism              0.276    28.198    
                         clock uncertainty           -0.035    28.163    
    SLICE_X40Y51         FDCE (Setup_fdce_C_D)        0.029    28.192    SVD/r_Count_reg[13]
  -------------------------------------------------------------------
                         required time                         28.192    
                         arrival time                          -9.443    
  -------------------------------------------------------------------
                         slack                                 18.748    

Slack (MET) :             18.762ns  (required time - arrival time)
  Source:                 SVD/r_Count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD/r_Count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.828ns (20.497%)  route 3.212ns (79.503%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 27.922 - 23.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.758     5.392    SVD/i_CLK
    SLICE_X40Y49         FDCE                                         r  SVD/r_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDCE (Prop_fdce_C_Q)         0.456     5.848 r  SVD/r_Count_reg[5]/Q
                         net (fo=2, routed)           0.830     6.678    SVD/r_Count[5]
    SLICE_X40Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.802 r  SVD/r_Count[31]_i_9/O
                         net (fo=1, routed)           0.159     6.961    SVD/r_Count[31]_i_9_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.085 r  SVD/r_Count[31]_i_4/O
                         net (fo=32, routed)          2.223     9.308    SVD/r_Count[31]_i_4_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I2_O)        0.124     9.432 r  SVD/r_Count[14]_i_1/O
                         net (fo=1, routed)           0.000     9.432    SVD/r_Count_0[14]
    SLICE_X40Y51         FDCE                                         r  SVD/r_Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.564    27.922    SVD/i_CLK
    SLICE_X40Y51         FDCE                                         r  SVD/r_Count_reg[14]/C
                         clock pessimism              0.276    28.198    
                         clock uncertainty           -0.035    28.163    
    SLICE_X40Y51         FDCE (Setup_fdce_C_D)        0.031    28.194    SVD/r_Count_reg[14]
  -------------------------------------------------------------------
                         required time                         28.194    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                 18.762    

Slack (MET) :             18.855ns  (required time - arrival time)
  Source:                 SVD/r_Count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD/r_Count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.944ns  (logic 0.828ns (20.993%)  route 3.116ns (79.007%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 27.920 - 23.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.758     5.392    SVD/i_CLK
    SLICE_X40Y49         FDCE                                         r  SVD/r_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDCE (Prop_fdce_C_Q)         0.456     5.848 r  SVD/r_Count_reg[5]/Q
                         net (fo=2, routed)           0.830     6.678    SVD/r_Count[5]
    SLICE_X40Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.802 r  SVD/r_Count[31]_i_9/O
                         net (fo=1, routed)           0.159     6.961    SVD/r_Count[31]_i_9_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.085 r  SVD/r_Count[31]_i_4/O
                         net (fo=32, routed)          2.128     9.212    SVD/r_Count[31]_i_4_n_0
    SLICE_X39Y54         LUT5 (Prop_lut5_I2_O)        0.124     9.336 r  SVD/r_Count[29]_i_1/O
                         net (fo=1, routed)           0.000     9.336    SVD/r_Count_0[29]
    SLICE_X39Y54         FDCE                                         r  SVD/r_Count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.562    27.920    SVD/i_CLK
    SLICE_X39Y54         FDCE                                         r  SVD/r_Count_reg[29]/C
                         clock pessimism              0.276    28.196    
                         clock uncertainty           -0.035    28.161    
    SLICE_X39Y54         FDCE (Setup_fdce_C_D)        0.031    28.192    SVD/r_Count_reg[29]
  -------------------------------------------------------------------
                         required time                         28.192    
                         arrival time                          -9.336    
  -------------------------------------------------------------------
                         slack                                 18.855    

Slack (MET) :             18.898ns  (required time - arrival time)
  Source:                 SVD/r_Count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD/r_Count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 0.828ns (21.221%)  route 3.074ns (78.779%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 27.922 - 23.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.758     5.392    SVD/i_CLK
    SLICE_X40Y49         FDCE                                         r  SVD/r_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDCE (Prop_fdce_C_Q)         0.456     5.848 r  SVD/r_Count_reg[5]/Q
                         net (fo=2, routed)           0.830     6.678    SVD/r_Count[5]
    SLICE_X40Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.802 r  SVD/r_Count[31]_i_9/O
                         net (fo=1, routed)           0.159     6.961    SVD/r_Count[31]_i_9_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.085 r  SVD/r_Count[31]_i_4/O
                         net (fo=32, routed)          2.085     9.170    SVD/r_Count[31]_i_4_n_0
    SLICE_X40Y52         LUT5 (Prop_lut5_I2_O)        0.124     9.294 r  SVD/r_Count[18]_i_1/O
                         net (fo=1, routed)           0.000     9.294    SVD/r_Count_0[18]
    SLICE_X40Y52         FDCE                                         r  SVD/r_Count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.564    27.922    SVD/i_CLK
    SLICE_X40Y52         FDCE                                         r  SVD/r_Count_reg[18]/C
                         clock pessimism              0.276    28.198    
                         clock uncertainty           -0.035    28.163    
    SLICE_X40Y52         FDCE (Setup_fdce_C_D)        0.029    28.192    SVD/r_Count_reg[18]
  -------------------------------------------------------------------
                         required time                         28.192    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                 18.898    

Slack (MET) :             19.021ns  (required time - arrival time)
  Source:                 SVD/r_Count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD/r_Count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.828ns (21.908%)  route 2.951ns (78.092%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 27.921 - 23.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.758     5.392    SVD/i_CLK
    SLICE_X40Y49         FDCE                                         r  SVD/r_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDCE (Prop_fdce_C_Q)         0.456     5.848 r  SVD/r_Count_reg[5]/Q
                         net (fo=2, routed)           0.830     6.678    SVD/r_Count[5]
    SLICE_X40Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.802 r  SVD/r_Count[31]_i_9/O
                         net (fo=1, routed)           0.159     6.961    SVD/r_Count[31]_i_9_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.085 r  SVD/r_Count[31]_i_4/O
                         net (fo=32, routed)          1.963     9.048    SVD/r_Count[31]_i_4_n_0
    SLICE_X40Y54         LUT5 (Prop_lut5_I2_O)        0.124     9.172 r  SVD/r_Count[27]_i_1/O
                         net (fo=1, routed)           0.000     9.172    SVD/r_Count_0[27]
    SLICE_X40Y54         FDCE                                         r  SVD/r_Count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.563    27.921    SVD/i_CLK
    SLICE_X40Y54         FDCE                                         r  SVD/r_Count_reg[27]/C
                         clock pessimism              0.276    28.197    
                         clock uncertainty           -0.035    28.162    
    SLICE_X40Y54         FDCE (Setup_fdce_C_D)        0.031    28.193    SVD/r_Count_reg[27]
  -------------------------------------------------------------------
                         required time                         28.193    
                         arrival time                          -9.172    
  -------------------------------------------------------------------
                         slack                                 19.021    

Slack (MET) :             19.022ns  (required time - arrival time)
  Source:                 SVD/r_Count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD/r_Count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 0.828ns (21.924%)  route 2.949ns (78.076%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 27.921 - 23.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.758     5.392    SVD/i_CLK
    SLICE_X40Y49         FDCE                                         r  SVD/r_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDCE (Prop_fdce_C_Q)         0.456     5.848 r  SVD/r_Count_reg[5]/Q
                         net (fo=2, routed)           0.830     6.678    SVD/r_Count[5]
    SLICE_X40Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.802 r  SVD/r_Count[31]_i_9/O
                         net (fo=1, routed)           0.159     6.961    SVD/r_Count[31]_i_9_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.085 r  SVD/r_Count[31]_i_4/O
                         net (fo=32, routed)          1.960     9.045    SVD/r_Count[31]_i_4_n_0
    SLICE_X40Y54         LUT5 (Prop_lut5_I2_O)        0.124     9.169 r  SVD/r_Count[26]_i_1/O
                         net (fo=1, routed)           0.000     9.169    SVD/r_Count_0[26]
    SLICE_X40Y54         FDCE                                         r  SVD/r_Count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.563    27.921    SVD/i_CLK
    SLICE_X40Y54         FDCE                                         r  SVD/r_Count_reg[26]/C
                         clock pessimism              0.276    28.197    
                         clock uncertainty           -0.035    28.162    
    SLICE_X40Y54         FDCE (Setup_fdce_C_D)        0.029    28.191    SVD/r_Count_reg[26]
  -------------------------------------------------------------------
                         required time                         28.191    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                 19.022    

Slack (MET) :             19.065ns  (required time - arrival time)
  Source:                 SVD/r_Count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD/r_Count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 0.828ns (22.176%)  route 2.906ns (77.824%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 27.921 - 23.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.758     5.392    SVD/i_CLK
    SLICE_X40Y49         FDCE                                         r  SVD/r_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDCE (Prop_fdce_C_Q)         0.456     5.848 r  SVD/r_Count_reg[5]/Q
                         net (fo=2, routed)           0.830     6.678    SVD/r_Count[5]
    SLICE_X40Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.802 r  SVD/r_Count[31]_i_9/O
                         net (fo=1, routed)           0.159     6.961    SVD/r_Count[31]_i_9_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.085 r  SVD/r_Count[31]_i_4/O
                         net (fo=32, routed)          1.917     9.002    SVD/r_Count[31]_i_4_n_0
    SLICE_X40Y53         LUT5 (Prop_lut5_I2_O)        0.124     9.126 r  SVD/r_Count[22]_i_1/O
                         net (fo=1, routed)           0.000     9.126    SVD/r_Count_0[22]
    SLICE_X40Y53         FDCE                                         r  SVD/r_Count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.563    27.921    SVD/i_CLK
    SLICE_X40Y53         FDCE                                         r  SVD/r_Count_reg[22]/C
                         clock pessimism              0.276    28.197    
                         clock uncertainty           -0.035    28.162    
    SLICE_X40Y53         FDCE (Setup_fdce_C_D)        0.029    28.191    SVD/r_Count_reg[22]
  -------------------------------------------------------------------
                         required time                         28.191    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                 19.065    

Slack (MET) :             19.078ns  (required time - arrival time)
  Source:                 SVD/r_Count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD/r_Count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 0.828ns (22.243%)  route 2.895ns (77.757%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 27.921 - 23.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.758     5.392    SVD/i_CLK
    SLICE_X40Y49         FDCE                                         r  SVD/r_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDCE (Prop_fdce_C_Q)         0.456     5.848 r  SVD/r_Count_reg[5]/Q
                         net (fo=2, routed)           0.830     6.678    SVD/r_Count[5]
    SLICE_X40Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.802 r  SVD/r_Count[31]_i_9/O
                         net (fo=1, routed)           0.159     6.961    SVD/r_Count[31]_i_9_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.085 r  SVD/r_Count[31]_i_4/O
                         net (fo=32, routed)          1.906     8.991    SVD/r_Count[31]_i_4_n_0
    SLICE_X40Y53         LUT5 (Prop_lut5_I2_O)        0.124     9.115 r  SVD/r_Count[23]_i_1/O
                         net (fo=1, routed)           0.000     9.115    SVD/r_Count_0[23]
    SLICE_X40Y53         FDCE                                         r  SVD/r_Count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.563    27.921    SVD/i_CLK
    SLICE_X40Y53         FDCE                                         r  SVD/r_Count_reg[23]/C
                         clock pessimism              0.276    28.197    
                         clock uncertainty           -0.035    28.162    
    SLICE_X40Y53         FDCE (Setup_fdce_C_D)        0.031    28.193    SVD/r_Count_reg[23]
  -------------------------------------------------------------------
                         required time                         28.193    
                         arrival time                          -9.115    
  -------------------------------------------------------------------
                         slack                                 19.078    

Slack (MET) :             19.080ns  (required time - arrival time)
  Source:                 SVD/r_Count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD/r_Count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 2.337ns (61.976%)  route 1.434ns (38.024%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 27.921 - 23.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.758     5.392    SVD/i_CLK
    SLICE_X40Y49         FDCE                                         r  SVD/r_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDCE (Prop_fdce_C_Q)         0.456     5.848 r  SVD/r_Count_reg[6]/Q
                         net (fo=2, routed)           0.611     6.459    SVD/r_Count[6]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.133 r  SVD/r_Count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.134    SVD/r_Count_reg[8]_i_2_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.248 r  SVD/r_Count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.248    SVD/r_Count_reg[12]_i_2_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.362 r  SVD/r_Count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.362    SVD/r_Count_reg[16]_i_2_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.476 r  SVD/r_Count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.476    SVD/r_Count_reg[20]_i_2_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  SVD/r_Count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.590    SVD/r_Count_reg[24]_i_2_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.704 r  SVD/r_Count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.704    SVD/r_Count_reg[28]_i_2_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.038 r  SVD/r_Count_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.822     8.860    SVD/data0[30]
    SLICE_X42Y54         LUT5 (Prop_lut5_I4_O)        0.303     9.163 r  SVD/r_Count[30]_i_1/O
                         net (fo=1, routed)           0.000     9.163    SVD/r_Count_0[30]
    SLICE_X42Y54         FDCE                                         r  SVD/r_Count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.563    27.921    SVD/i_CLK
    SLICE_X42Y54         FDCE                                         r  SVD/r_Count_reg[30]/C
                         clock pessimism              0.276    28.197    
                         clock uncertainty           -0.035    28.162    
    SLICE_X42Y54         FDCE (Setup_fdce_C_D)        0.081    28.243    SVD/r_Count_reg[30]
  -------------------------------------------------------------------
                         required time                         28.243    
                         arrival time                          -9.163    
  -------------------------------------------------------------------
                         slack                                 19.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 r_SSD_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            digit/cathode_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.312%)  route 0.126ns (37.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.592     1.470    i_CLK_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  r_SSD_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164     1.634 f  r_SSD_0_reg[3]/Q
                         net (fo=7, routed)           0.126     1.760    sw1/Q[3]
    SLICE_X43Y39         LUT6 (Prop_lut6_I0_O)        0.045     1.805 r  sw1/cathode[4]_i_1/O
                         net (fo=1, routed)           0.000     1.805    digit/D[4]
    SLICE_X43Y39         FDRE                                         r  digit/cathode_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.861     1.986    digit/CLK
    SLICE_X43Y39         FDRE                                         r  digit/cathode_reg[4]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X43Y39         FDRE (Hold_fdre_C_D)         0.092     1.578    digit/cathode_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 r_SSD_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            digit/cathode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.760%)  route 0.129ns (38.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.592     1.470    i_CLK_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  r_SSD_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  r_SSD_0_reg[3]/Q
                         net (fo=7, routed)           0.129     1.763    sw1/Q[3]
    SLICE_X43Y39         LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  sw1/cathode[5]_i_1/O
                         net (fo=1, routed)           0.000     1.808    digit/D[5]
    SLICE_X43Y39         FDRE                                         r  digit/cathode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.861     1.986    digit/CLK
    SLICE_X43Y39         FDRE                                         r  digit/cathode_reg[5]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X43Y39         FDRE (Hold_fdre_C_D)         0.092     1.578    digit/cathode_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 r_SSD_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            digit/cathode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.884%)  route 0.158ns (43.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.592     1.470    i_CLK_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  r_SSD_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  r_SSD_0_reg[3]/Q
                         net (fo=7, routed)           0.158     1.792    sw1/Q[3]
    SLICE_X43Y40         LUT6 (Prop_lut6_I0_O)        0.045     1.837 r  sw1/cathode[3]_i_1/O
                         net (fo=1, routed)           0.000     1.837    digit/D[3]
    SLICE_X43Y40         FDRE                                         r  digit/cathode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     1.987    digit/CLK
    SLICE_X43Y40         FDRE                                         r  digit/cathode_reg[3]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X43Y40         FDRE (Hold_fdre_C_D)         0.092     1.579    digit/cathode_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 r_SSD_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            digit/cathode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.424%)  route 0.161ns (43.576%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.592     1.470    i_CLK_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  r_SSD_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  r_SSD_0_reg[3]/Q
                         net (fo=7, routed)           0.161     1.795    sw1/Q[3]
    SLICE_X43Y40         LUT6 (Prop_lut6_I0_O)        0.045     1.840 r  sw1/cathode[6]_i_1/O
                         net (fo=1, routed)           0.000     1.840    digit/D[6]
    SLICE_X43Y40         FDRE                                         r  digit/cathode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     1.987    digit/CLK
    SLICE_X43Y40         FDRE                                         r  digit/cathode_reg[6]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X43Y40         FDRE (Hold_fdre_C_D)         0.092     1.579    digit/cathode_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 SVD/o_Out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD/o_Out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.588     1.466    SVD/i_CLK
    SLICE_X42Y54         FDCE                                         r  SVD/o_Out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  SVD/o_Out_reg/Q
                         net (fo=3, routed)           0.175     1.805    SVD/CLK
    SLICE_X42Y54         LUT5 (Prop_lut5_I4_O)        0.045     1.850 r  SVD/o_Out_i_1/O
                         net (fo=1, routed)           0.000     1.850    SVD/o_Out_i_1_n_0
    SLICE_X42Y54         FDCE                                         r  SVD/o_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.858     1.983    SVD/i_CLK
    SLICE_X42Y54         FDCE                                         r  SVD/o_Out_reg/C
                         clock pessimism             -0.517     1.466    
    SLICE_X42Y54         FDCE (Hold_fdce_C_D)         0.120     1.586    SVD/o_Out_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 r_SSD_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            digit/cathode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.209ns (48.915%)  route 0.218ns (51.085%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.592     1.470    i_CLK_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  r_SSD_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  r_SSD_0_reg[1]/Q
                         net (fo=7, routed)           0.218     1.852    sw1/Q[1]
    SLICE_X42Y40         LUT6 (Prop_lut6_I5_O)        0.045     1.897 r  sw1/cathode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.897    digit/D[0]
    SLICE_X42Y40         FDRE                                         r  digit/cathode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     1.987    digit/CLK
    SLICE_X42Y40         FDRE                                         r  digit/cathode_reg[0]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X42Y40         FDRE (Hold_fdre_C_D)         0.120     1.607    digit/cathode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 SVD/r_Count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD/r_Count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.595     1.473    SVD/i_CLK
    SLICE_X40Y47         FDCE                                         r  SVD/r_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDCE (Prop_fdce_C_Q)         0.141     1.614 f  SVD/r_Count_reg[0]/Q
                         net (fo=3, routed)           0.196     1.810    SVD/r_Count[0]
    SLICE_X40Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.855 r  SVD/r_Count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.855    SVD/r_Count_0[0]
    SLICE_X40Y47         FDCE                                         r  SVD/r_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.864     1.989    SVD/i_CLK
    SLICE_X40Y47         FDCE                                         r  SVD/r_Count_reg[0]/C
                         clock pessimism             -0.516     1.473    
    SLICE_X40Y47         FDCE (Hold_fdce_C_D)         0.091     1.564    SVD/r_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 SVD/r_Count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD/r_Count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.231ns (34.605%)  route 0.437ns (65.395%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.589     1.467    SVD/i_CLK
    SLICE_X40Y50         FDCE                                         r  SVD/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  SVD/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.134     1.743    SVD/r_Count[11]
    SLICE_X40Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.788 r  SVD/r_Count[31]_i_5/O
                         net (fo=32, routed)          0.302     2.090    SVD/r_Count[31]_i_5_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I3_O)        0.045     2.135 r  SVD/r_Count[8]_i_1/O
                         net (fo=1, routed)           0.000     2.135    SVD/r_Count_0[8]
    SLICE_X40Y49         FDCE                                         r  SVD/r_Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.864     1.989    SVD/i_CLK
    SLICE_X40Y49         FDCE                                         r  SVD/r_Count_reg[8]/C
                         clock pessimism             -0.247     1.742    
    SLICE_X40Y49         FDCE (Hold_fdce_C_D)         0.092     1.834    SVD/r_Count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 SVD/r_Count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD/r_Count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.231ns (33.066%)  route 0.468ns (66.934%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.595     1.473    SVD/i_CLK
    SLICE_X40Y49         FDCE                                         r  SVD/r_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDCE (Prop_fdce_C_Q)         0.141     1.614 f  SVD/r_Count_reg[8]/Q
                         net (fo=2, routed)           0.300     1.914    SVD/r_Count[8]
    SLICE_X40Y50         LUT5 (Prop_lut5_I2_O)        0.045     1.959 r  SVD/r_Count[31]_i_5/O
                         net (fo=32, routed)          0.168     2.127    SVD/r_Count[31]_i_5_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I3_O)        0.045     2.172 r  SVD/r_Count[10]_i_1/O
                         net (fo=1, routed)           0.000     2.172    SVD/r_Count_0[10]
    SLICE_X42Y50         FDCE                                         r  SVD/r_Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.859     1.984    SVD/i_CLK
    SLICE_X42Y50         FDCE                                         r  SVD/r_Count_reg[10]/C
                         clock pessimism             -0.247     1.737    
    SLICE_X42Y50         FDCE (Hold_fdce_C_D)         0.120     1.857    SVD/r_Count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 SVD/r_Count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            SVD/r_Count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.231ns (33.412%)  route 0.460ns (66.589%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.589     1.467    SVD/i_CLK
    SLICE_X40Y50         FDCE                                         r  SVD/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  SVD/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.134     1.743    SVD/r_Count[11]
    SLICE_X40Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.788 r  SVD/r_Count[31]_i_5/O
                         net (fo=32, routed)          0.326     2.113    SVD/r_Count[31]_i_5_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I3_O)        0.045     2.158 r  SVD/r_Count[7]_i_1/O
                         net (fo=1, routed)           0.000     2.158    SVD/r_Count_0[7]
    SLICE_X40Y49         FDCE                                         r  SVD/r_Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.864     1.989    SVD/i_CLK
    SLICE_X40Y49         FDCE                                         r  SVD/r_Count_reg[7]/C
                         clock pessimism             -0.247     1.742    
    SLICE_X40Y49         FDCE (Hold_fdce_C_D)         0.092     1.834    SVD/r_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.324    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         23.000
Sources:            { i_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         23.000      20.845     BUFGCTRL_X0Y16  i_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X42Y54    SVD/o_Out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X40Y47    SVD/r_Count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X42Y50    SVD/r_Count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X40Y50    SVD/r_Count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X40Y50    SVD/r_Count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X40Y51    SVD/r_Count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X40Y51    SVD/r_Count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X42Y51    SVD/r_Count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         23.000      22.000     SLICE_X42Y51    SVD/r_Count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X42Y50    SVD/r_Count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X40Y50    SVD/r_Count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X40Y50    SVD/r_Count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X40Y51    SVD/r_Count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X40Y51    SVD/r_Count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X42Y51    SVD/r_Count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X42Y51    SVD/r_Count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X42Y52    SVD/r_Count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X40Y52    SVD/r_Count_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         19.000      18.500     SLICE_X40Y52    SVD/r_Count_reg[19]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    SVD/o_Out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y47    SVD/r_Count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y50    SVD/r_Count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y50    SVD/r_Count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y50    SVD/r_Count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    SVD/r_Count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    SVD/r_Count_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    SVD/r_Count_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    SVD/r_Count_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y52    SVD/r_Count_reg[17]/C



