// Seed: 1955104687
`define pp_4 0
`timescale 1ps / 1ps `timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  inout id_2;
  output id_1;
  logic id_4 = id_3;
  logic id_5;
  assign id_2 = id_3;
  logic id_6;
endmodule
