#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001f8e01a01d0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001f8e0214350_0 .net "PC", 31 0, v000001f8e01daae0_0;  1 drivers
v000001f8e0215930_0 .var "clk", 0 0;
v000001f8e02151b0_0 .net "clkout", 0 0, L_000001f8e0211440;  1 drivers
v000001f8e02152f0_0 .net "cycles_consumed", 31 0, v000001f8e0214170_0;  1 drivers
v000001f8e0215750_0 .var "rst", 0 0;
S_000001f8e01a04f0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001f8e01a01d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001f8e01be8d0 .param/l "RType" 0 4 2, C4<000000>;
P_000001f8e01be908 .param/l "add" 0 4 5, C4<100000>;
P_000001f8e01be940 .param/l "addi" 0 4 8, C4<001000>;
P_000001f8e01be978 .param/l "addu" 0 4 5, C4<100001>;
P_000001f8e01be9b0 .param/l "and_" 0 4 5, C4<100100>;
P_000001f8e01be9e8 .param/l "andi" 0 4 8, C4<001100>;
P_000001f8e01bea20 .param/l "beq" 0 4 10, C4<000100>;
P_000001f8e01bea58 .param/l "bne" 0 4 10, C4<000101>;
P_000001f8e01bea90 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f8e01beac8 .param/l "j" 0 4 12, C4<000010>;
P_000001f8e01beb00 .param/l "jal" 0 4 12, C4<000011>;
P_000001f8e01beb38 .param/l "jr" 0 4 6, C4<001000>;
P_000001f8e01beb70 .param/l "lw" 0 4 8, C4<100011>;
P_000001f8e01beba8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f8e01bebe0 .param/l "or_" 0 4 5, C4<100101>;
P_000001f8e01bec18 .param/l "ori" 0 4 8, C4<001101>;
P_000001f8e01bec50 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f8e01bec88 .param/l "sll" 0 4 6, C4<000000>;
P_000001f8e01becc0 .param/l "slt" 0 4 5, C4<101010>;
P_000001f8e01becf8 .param/l "slti" 0 4 8, C4<101010>;
P_000001f8e01bed30 .param/l "srl" 0 4 6, C4<000010>;
P_000001f8e01bed68 .param/l "sub" 0 4 5, C4<100010>;
P_000001f8e01beda0 .param/l "subu" 0 4 5, C4<100011>;
P_000001f8e01bedd8 .param/l "sw" 0 4 8, C4<101011>;
P_000001f8e01bee10 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f8e01bee48 .param/l "xori" 0 4 8, C4<001110>;
L_000001f8e02119f0 .functor NOT 1, v000001f8e0215750_0, C4<0>, C4<0>, C4<0>;
L_000001f8e0211280 .functor NOT 1, v000001f8e0215750_0, C4<0>, C4<0>, C4<0>;
L_000001f8e02111a0 .functor NOT 1, v000001f8e0215750_0, C4<0>, C4<0>, C4<0>;
L_000001f8e0211130 .functor NOT 1, v000001f8e0215750_0, C4<0>, C4<0>, C4<0>;
L_000001f8e0211210 .functor NOT 1, v000001f8e0215750_0, C4<0>, C4<0>, C4<0>;
L_000001f8e02112f0 .functor NOT 1, v000001f8e0215750_0, C4<0>, C4<0>, C4<0>;
L_000001f8e02113d0 .functor NOT 1, v000001f8e0215750_0, C4<0>, C4<0>, C4<0>;
L_000001f8e0211670 .functor NOT 1, v000001f8e0215750_0, C4<0>, C4<0>, C4<0>;
L_000001f8e0211440 .functor OR 1, v000001f8e0215930_0, v000001f8e01a8ce0_0, C4<0>, C4<0>;
L_000001f8e0210e90 .functor OR 1, L_000001f8e025eb80, L_000001f8e025f800, C4<0>, C4<0>;
L_000001f8e02118a0 .functor AND 1, L_000001f8e025f1c0, L_000001f8e025f300, C4<1>, C4<1>;
L_000001f8e0210cd0 .functor NOT 1, v000001f8e0215750_0, C4<0>, C4<0>, C4<0>;
L_000001f8e02116e0 .functor OR 1, L_000001f8e025f940, L_000001f8e0260520, C4<0>, C4<0>;
L_000001f8e0211750 .functor OR 1, L_000001f8e02116e0, L_000001f8e025f9e0, C4<0>, C4<0>;
L_000001f8e0211520 .functor OR 1, L_000001f8e025eae0, L_000001f8e0275bf0, C4<0>, C4<0>;
L_000001f8e0211ad0 .functor AND 1, L_000001f8e02605c0, L_000001f8e0211520, C4<1>, C4<1>;
L_000001f8e0210db0 .functor OR 1, L_000001f8e0275970, L_000001f8e0275830, C4<0>, C4<0>;
L_000001f8e0210e20 .functor AND 1, L_000001f8e02765f0, L_000001f8e0210db0, C4<1>, C4<1>;
L_000001f8e0210f70 .functor NOT 1, L_000001f8e0211440, C4<0>, C4<0>, C4<0>;
v000001f8e01d9280_0 .net "ALUOp", 3 0, v000001f8e01a7980_0;  1 drivers
v000001f8e01d93c0_0 .net "ALUResult", 31 0, v000001f8e01da900_0;  1 drivers
v000001f8e01d9460_0 .net "ALUSrc", 0 0, v000001f8e01a8880_0;  1 drivers
v000001f8e01dd520_0 .net "ALUin2", 31 0, L_000001f8e0276190;  1 drivers
v000001f8e01dd7a0_0 .net "MemReadEn", 0 0, v000001f8e01a7fc0_0;  1 drivers
v000001f8e01ddfc0_0 .net "MemWriteEn", 0 0, v000001f8e01a8060_0;  1 drivers
v000001f8e01de7e0_0 .net "MemtoReg", 0 0, v000001f8e01a89c0_0;  1 drivers
v000001f8e01ddf20_0 .net "PC", 31 0, v000001f8e01daae0_0;  alias, 1 drivers
v000001f8e01ddb60_0 .net "PCPlus1", 31 0, L_000001f8e025e9a0;  1 drivers
v000001f8e01dd5c0_0 .net "PCsrc", 0 0, v000001f8e01d9140_0;  1 drivers
v000001f8e01de1a0_0 .net "RegDst", 0 0, v000001f8e01a8240_0;  1 drivers
v000001f8e01de060_0 .net "RegWriteEn", 0 0, v000001f8e01a8a60_0;  1 drivers
v000001f8e01de100_0 .net "WriteRegister", 4 0, L_000001f8e025ea40;  1 drivers
v000001f8e01ddde0_0 .net *"_ivl_0", 0 0, L_000001f8e02119f0;  1 drivers
L_000001f8e0216850 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f8e01de420_0 .net/2u *"_ivl_10", 4 0, L_000001f8e0216850;  1 drivers
L_000001f8e0216c40 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f8e01de240_0 .net *"_ivl_101", 15 0, L_000001f8e0216c40;  1 drivers
v000001f8e01de4c0_0 .net *"_ivl_102", 31 0, L_000001f8e0260660;  1 drivers
L_000001f8e0216c88 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f8e01de740_0 .net *"_ivl_105", 25 0, L_000001f8e0216c88;  1 drivers
L_000001f8e0216cd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f8e01dd700_0 .net/2u *"_ivl_106", 31 0, L_000001f8e0216cd0;  1 drivers
v000001f8e01de2e0_0 .net *"_ivl_108", 0 0, L_000001f8e025f1c0;  1 drivers
L_000001f8e0216d18 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001f8e01dec40_0 .net/2u *"_ivl_110", 5 0, L_000001f8e0216d18;  1 drivers
v000001f8e01de6a0_0 .net *"_ivl_112", 0 0, L_000001f8e025f300;  1 drivers
v000001f8e01de380_0 .net *"_ivl_115", 0 0, L_000001f8e02118a0;  1 drivers
v000001f8e01dd480_0 .net *"_ivl_116", 47 0, L_000001f8e02602a0;  1 drivers
L_000001f8e0216d60 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f8e01dd340_0 .net *"_ivl_119", 15 0, L_000001f8e0216d60;  1 drivers
L_000001f8e0216898 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f8e01de560_0 .net/2u *"_ivl_12", 5 0, L_000001f8e0216898;  1 drivers
v000001f8e01de600_0 .net *"_ivl_120", 47 0, L_000001f8e025ef40;  1 drivers
L_000001f8e0216da8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f8e01dd660_0 .net *"_ivl_123", 15 0, L_000001f8e0216da8;  1 drivers
v000001f8e01dd3e0_0 .net *"_ivl_125", 0 0, L_000001f8e0260340;  1 drivers
v000001f8e01de880_0 .net *"_ivl_126", 31 0, L_000001f8e025ed60;  1 drivers
v000001f8e01de920_0 .net *"_ivl_128", 47 0, L_000001f8e025efe0;  1 drivers
v000001f8e01dd2a0_0 .net *"_ivl_130", 47 0, L_000001f8e0260200;  1 drivers
v000001f8e01de9c0_0 .net *"_ivl_132", 47 0, L_000001f8e025f3a0;  1 drivers
v000001f8e01dea60_0 .net *"_ivl_134", 47 0, L_000001f8e025f440;  1 drivers
v000001f8e01deb00_0 .net *"_ivl_14", 0 0, L_000001f8e0215570;  1 drivers
v000001f8e01dd840_0 .net *"_ivl_140", 0 0, L_000001f8e0210cd0;  1 drivers
L_000001f8e0216e38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f8e01dd8e0_0 .net/2u *"_ivl_142", 31 0, L_000001f8e0216e38;  1 drivers
L_000001f8e0216f10 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001f8e01dece0_0 .net/2u *"_ivl_146", 5 0, L_000001f8e0216f10;  1 drivers
v000001f8e01dd020_0 .net *"_ivl_148", 0 0, L_000001f8e025f940;  1 drivers
L_000001f8e0216f58 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001f8e01dee20_0 .net/2u *"_ivl_150", 5 0, L_000001f8e0216f58;  1 drivers
v000001f8e01deba0_0 .net *"_ivl_152", 0 0, L_000001f8e0260520;  1 drivers
v000001f8e01ded80_0 .net *"_ivl_155", 0 0, L_000001f8e02116e0;  1 drivers
L_000001f8e0216fa0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001f8e01dd980_0 .net/2u *"_ivl_156", 5 0, L_000001f8e0216fa0;  1 drivers
v000001f8e01dcf80_0 .net *"_ivl_158", 0 0, L_000001f8e025f9e0;  1 drivers
L_000001f8e02168e0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001f8e01dd0c0_0 .net/2u *"_ivl_16", 4 0, L_000001f8e02168e0;  1 drivers
v000001f8e01dd160_0 .net *"_ivl_161", 0 0, L_000001f8e0211750;  1 drivers
L_000001f8e0216fe8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f8e01dd200_0 .net/2u *"_ivl_162", 15 0, L_000001f8e0216fe8;  1 drivers
v000001f8e01dda20_0 .net *"_ivl_164", 31 0, L_000001f8e025fb20;  1 drivers
v000001f8e01ddac0_0 .net *"_ivl_167", 0 0, L_000001f8e025fee0;  1 drivers
v000001f8e01ddc00_0 .net *"_ivl_168", 15 0, L_000001f8e0260020;  1 drivers
v000001f8e01ddca0_0 .net *"_ivl_170", 31 0, L_000001f8e0260700;  1 drivers
v000001f8e01ddd40_0 .net *"_ivl_174", 31 0, L_000001f8e0260160;  1 drivers
L_000001f8e0217030 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f8e01dde80_0 .net *"_ivl_177", 25 0, L_000001f8e0217030;  1 drivers
L_000001f8e0217078 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f8e02132e0_0 .net/2u *"_ivl_178", 31 0, L_000001f8e0217078;  1 drivers
v000001f8e0213600_0 .net *"_ivl_180", 0 0, L_000001f8e02605c0;  1 drivers
L_000001f8e02170c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f8e02125c0_0 .net/2u *"_ivl_182", 5 0, L_000001f8e02170c0;  1 drivers
v000001f8e0212ca0_0 .net *"_ivl_184", 0 0, L_000001f8e025eae0;  1 drivers
L_000001f8e0217108 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f8e0212fc0_0 .net/2u *"_ivl_186", 5 0, L_000001f8e0217108;  1 drivers
v000001f8e0213ce0_0 .net *"_ivl_188", 0 0, L_000001f8e0275bf0;  1 drivers
v000001f8e0213ec0_0 .net *"_ivl_19", 4 0, L_000001f8e0215e30;  1 drivers
v000001f8e0212ac0_0 .net *"_ivl_191", 0 0, L_000001f8e0211520;  1 drivers
v000001f8e02122a0_0 .net *"_ivl_193", 0 0, L_000001f8e0211ad0;  1 drivers
L_000001f8e0217150 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f8e0212520_0 .net/2u *"_ivl_194", 5 0, L_000001f8e0217150;  1 drivers
v000001f8e0213100_0 .net *"_ivl_196", 0 0, L_000001f8e0275470;  1 drivers
L_000001f8e0217198 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f8e02136a0_0 .net/2u *"_ivl_198", 31 0, L_000001f8e0217198;  1 drivers
L_000001f8e0216808 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f8e0213b00_0 .net/2u *"_ivl_2", 5 0, L_000001f8e0216808;  1 drivers
v000001f8e0213060_0 .net *"_ivl_20", 4 0, L_000001f8e0215610;  1 drivers
v000001f8e02131a0_0 .net *"_ivl_200", 31 0, L_000001f8e0274ed0;  1 drivers
v000001f8e0213240_0 .net *"_ivl_204", 31 0, L_000001f8e0274a70;  1 drivers
L_000001f8e02171e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f8e0212480_0 .net *"_ivl_207", 25 0, L_000001f8e02171e0;  1 drivers
L_000001f8e0217228 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f8e0212d40_0 .net/2u *"_ivl_208", 31 0, L_000001f8e0217228;  1 drivers
v000001f8e0213380_0 .net *"_ivl_210", 0 0, L_000001f8e02765f0;  1 drivers
L_000001f8e0217270 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f8e0213420_0 .net/2u *"_ivl_212", 5 0, L_000001f8e0217270;  1 drivers
v000001f8e0212660_0 .net *"_ivl_214", 0 0, L_000001f8e0275970;  1 drivers
L_000001f8e02172b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f8e0212700_0 .net/2u *"_ivl_216", 5 0, L_000001f8e02172b8;  1 drivers
v000001f8e0212de0_0 .net *"_ivl_218", 0 0, L_000001f8e0275830;  1 drivers
v000001f8e0212020_0 .net *"_ivl_221", 0 0, L_000001f8e0210db0;  1 drivers
v000001f8e0213560_0 .net *"_ivl_223", 0 0, L_000001f8e0210e20;  1 drivers
L_000001f8e0217300 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f8e02134c0_0 .net/2u *"_ivl_224", 5 0, L_000001f8e0217300;  1 drivers
v000001f8e02127a0_0 .net *"_ivl_226", 0 0, L_000001f8e0274cf0;  1 drivers
v000001f8e02139c0_0 .net *"_ivl_228", 31 0, L_000001f8e02758d0;  1 drivers
v000001f8e0212840_0 .net *"_ivl_24", 0 0, L_000001f8e02111a0;  1 drivers
L_000001f8e0216928 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f8e02123e0_0 .net/2u *"_ivl_26", 4 0, L_000001f8e0216928;  1 drivers
v000001f8e0212340_0 .net *"_ivl_29", 4 0, L_000001f8e0215890;  1 drivers
v000001f8e02128e0_0 .net *"_ivl_32", 0 0, L_000001f8e0211130;  1 drivers
L_000001f8e0216970 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f8e0212980_0 .net/2u *"_ivl_34", 4 0, L_000001f8e0216970;  1 drivers
v000001f8e0212a20_0 .net *"_ivl_37", 4 0, L_000001f8e0215d90;  1 drivers
v000001f8e0212b60_0 .net *"_ivl_40", 0 0, L_000001f8e0211210;  1 drivers
L_000001f8e02169b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f8e02120c0_0 .net/2u *"_ivl_42", 15 0, L_000001f8e02169b8;  1 drivers
v000001f8e0213a60_0 .net *"_ivl_45", 15 0, L_000001f8e025ecc0;  1 drivers
v000001f8e0213740_0 .net *"_ivl_48", 0 0, L_000001f8e02112f0;  1 drivers
v000001f8e0212e80_0 .net *"_ivl_5", 5 0, L_000001f8e0215ed0;  1 drivers
L_000001f8e0216a00 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f8e02137e0_0 .net/2u *"_ivl_50", 36 0, L_000001f8e0216a00;  1 drivers
L_000001f8e0216a48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f8e0213880_0 .net/2u *"_ivl_52", 31 0, L_000001f8e0216a48;  1 drivers
v000001f8e0212f20_0 .net *"_ivl_55", 4 0, L_000001f8e025ee00;  1 drivers
v000001f8e0213920_0 .net *"_ivl_56", 36 0, L_000001f8e025e860;  1 drivers
v000001f8e0212160_0 .net *"_ivl_58", 36 0, L_000001f8e025f8a0;  1 drivers
v000001f8e0212c00_0 .net *"_ivl_62", 0 0, L_000001f8e02113d0;  1 drivers
L_000001f8e0216a90 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f8e0213ba0_0 .net/2u *"_ivl_64", 5 0, L_000001f8e0216a90;  1 drivers
v000001f8e0212200_0 .net *"_ivl_67", 5 0, L_000001f8e025f760;  1 drivers
v000001f8e0213c40_0 .net *"_ivl_70", 0 0, L_000001f8e0211670;  1 drivers
L_000001f8e0216ad8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f8e0213d80_0 .net/2u *"_ivl_72", 57 0, L_000001f8e0216ad8;  1 drivers
L_000001f8e0216b20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f8e0213e20_0 .net/2u *"_ivl_74", 31 0, L_000001f8e0216b20;  1 drivers
v000001f8e02143f0_0 .net *"_ivl_77", 25 0, L_000001f8e025f080;  1 drivers
v000001f8e0214850_0 .net *"_ivl_78", 57 0, L_000001f8e025f260;  1 drivers
v000001f8e0214a30_0 .net *"_ivl_8", 0 0, L_000001f8e0211280;  1 drivers
v000001f8e02156b0_0 .net *"_ivl_80", 57 0, L_000001f8e025fbc0;  1 drivers
L_000001f8e0216b68 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f8e0215070_0 .net/2u *"_ivl_84", 31 0, L_000001f8e0216b68;  1 drivers
L_000001f8e0216bb0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f8e0214fd0_0 .net/2u *"_ivl_88", 5 0, L_000001f8e0216bb0;  1 drivers
v000001f8e02148f0_0 .net *"_ivl_90", 0 0, L_000001f8e025eb80;  1 drivers
L_000001f8e0216bf8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f8e02140d0_0 .net/2u *"_ivl_92", 5 0, L_000001f8e0216bf8;  1 drivers
v000001f8e0214c10_0 .net *"_ivl_94", 0 0, L_000001f8e025f800;  1 drivers
v000001f8e0215390_0 .net *"_ivl_97", 0 0, L_000001f8e0210e90;  1 drivers
v000001f8e02154d0_0 .net *"_ivl_98", 47 0, L_000001f8e025f120;  1 drivers
v000001f8e0214f30_0 .net "adderResult", 31 0, L_000001f8e025f4e0;  1 drivers
v000001f8e0214490_0 .net "address", 31 0, L_000001f8e0260480;  1 drivers
v000001f8e02157f0_0 .net "clk", 0 0, L_000001f8e0211440;  alias, 1 drivers
v000001f8e0214170_0 .var "cycles_consumed", 31 0;
v000001f8e0215a70_0 .net "extImm", 31 0, L_000001f8e02600c0;  1 drivers
v000001f8e02145d0_0 .net "funct", 5 0, L_000001f8e025fda0;  1 drivers
v000001f8e0214670_0 .net "hlt", 0 0, v000001f8e01a8ce0_0;  1 drivers
v000001f8e02159d0_0 .net "imm", 15 0, L_000001f8e025fd00;  1 drivers
v000001f8e02147b0_0 .net "immediate", 31 0, L_000001f8e0276690;  1 drivers
v000001f8e0215b10_0 .net "input_clk", 0 0, v000001f8e0215930_0;  1 drivers
v000001f8e0214990_0 .net "instruction", 31 0, L_000001f8e025ec20;  1 drivers
v000001f8e0215bb0_0 .net "memoryReadData", 31 0, v000001f8e01d9000_0;  1 drivers
v000001f8e0214b70_0 .net "nextPC", 31 0, L_000001f8e025f580;  1 drivers
v000001f8e0214210_0 .net "opcode", 5 0, L_000001f8e0215430;  1 drivers
v000001f8e0214530_0 .net "rd", 4 0, L_000001f8e0215c50;  1 drivers
v000001f8e0214710_0 .net "readData1", 31 0, L_000001f8e0210d40;  1 drivers
v000001f8e0215250_0 .net "readData1_w", 31 0, L_000001f8e0274e30;  1 drivers
v000001f8e0214cb0_0 .net "readData2", 31 0, L_000001f8e0211b40;  1 drivers
v000001f8e0214ad0_0 .net "rs", 4 0, L_000001f8e0214030;  1 drivers
v000001f8e02142b0_0 .net "rst", 0 0, v000001f8e0215750_0;  1 drivers
v000001f8e0215cf0_0 .net "rt", 4 0, L_000001f8e02603e0;  1 drivers
v000001f8e0214d50_0 .net "shamt", 31 0, L_000001f8e025eea0;  1 drivers
v000001f8e0214df0_0 .net "wire_instruction", 31 0, L_000001f8e0211a60;  1 drivers
v000001f8e0214e90_0 .net "writeData", 31 0, L_000001f8e0274b10;  1 drivers
v000001f8e0215110_0 .net "zero", 0 0, L_000001f8e0275a10;  1 drivers
L_000001f8e0215ed0 .part L_000001f8e025ec20, 26, 6;
L_000001f8e0215430 .functor MUXZ 6, L_000001f8e0215ed0, L_000001f8e0216808, L_000001f8e02119f0, C4<>;
L_000001f8e0215570 .cmp/eq 6, L_000001f8e0215430, L_000001f8e0216898;
L_000001f8e0215e30 .part L_000001f8e025ec20, 11, 5;
L_000001f8e0215610 .functor MUXZ 5, L_000001f8e0215e30, L_000001f8e02168e0, L_000001f8e0215570, C4<>;
L_000001f8e0215c50 .functor MUXZ 5, L_000001f8e0215610, L_000001f8e0216850, L_000001f8e0211280, C4<>;
L_000001f8e0215890 .part L_000001f8e025ec20, 21, 5;
L_000001f8e0214030 .functor MUXZ 5, L_000001f8e0215890, L_000001f8e0216928, L_000001f8e02111a0, C4<>;
L_000001f8e0215d90 .part L_000001f8e025ec20, 16, 5;
L_000001f8e02603e0 .functor MUXZ 5, L_000001f8e0215d90, L_000001f8e0216970, L_000001f8e0211130, C4<>;
L_000001f8e025ecc0 .part L_000001f8e025ec20, 0, 16;
L_000001f8e025fd00 .functor MUXZ 16, L_000001f8e025ecc0, L_000001f8e02169b8, L_000001f8e0211210, C4<>;
L_000001f8e025ee00 .part L_000001f8e025ec20, 6, 5;
L_000001f8e025e860 .concat [ 5 32 0 0], L_000001f8e025ee00, L_000001f8e0216a48;
L_000001f8e025f8a0 .functor MUXZ 37, L_000001f8e025e860, L_000001f8e0216a00, L_000001f8e02112f0, C4<>;
L_000001f8e025eea0 .part L_000001f8e025f8a0, 0, 32;
L_000001f8e025f760 .part L_000001f8e025ec20, 0, 6;
L_000001f8e025fda0 .functor MUXZ 6, L_000001f8e025f760, L_000001f8e0216a90, L_000001f8e02113d0, C4<>;
L_000001f8e025f080 .part L_000001f8e025ec20, 0, 26;
L_000001f8e025f260 .concat [ 26 32 0 0], L_000001f8e025f080, L_000001f8e0216b20;
L_000001f8e025fbc0 .functor MUXZ 58, L_000001f8e025f260, L_000001f8e0216ad8, L_000001f8e0211670, C4<>;
L_000001f8e0260480 .part L_000001f8e025fbc0, 0, 32;
L_000001f8e025e9a0 .arith/sum 32, v000001f8e01daae0_0, L_000001f8e0216b68;
L_000001f8e025eb80 .cmp/eq 6, L_000001f8e0215430, L_000001f8e0216bb0;
L_000001f8e025f800 .cmp/eq 6, L_000001f8e0215430, L_000001f8e0216bf8;
L_000001f8e025f120 .concat [ 32 16 0 0], L_000001f8e0260480, L_000001f8e0216c40;
L_000001f8e0260660 .concat [ 6 26 0 0], L_000001f8e0215430, L_000001f8e0216c88;
L_000001f8e025f1c0 .cmp/eq 32, L_000001f8e0260660, L_000001f8e0216cd0;
L_000001f8e025f300 .cmp/eq 6, L_000001f8e025fda0, L_000001f8e0216d18;
L_000001f8e02602a0 .concat [ 32 16 0 0], L_000001f8e0210d40, L_000001f8e0216d60;
L_000001f8e025ef40 .concat [ 32 16 0 0], v000001f8e01daae0_0, L_000001f8e0216da8;
L_000001f8e0260340 .part L_000001f8e025fd00, 15, 1;
LS_000001f8e025ed60_0_0 .concat [ 1 1 1 1], L_000001f8e0260340, L_000001f8e0260340, L_000001f8e0260340, L_000001f8e0260340;
LS_000001f8e025ed60_0_4 .concat [ 1 1 1 1], L_000001f8e0260340, L_000001f8e0260340, L_000001f8e0260340, L_000001f8e0260340;
LS_000001f8e025ed60_0_8 .concat [ 1 1 1 1], L_000001f8e0260340, L_000001f8e0260340, L_000001f8e0260340, L_000001f8e0260340;
LS_000001f8e025ed60_0_12 .concat [ 1 1 1 1], L_000001f8e0260340, L_000001f8e0260340, L_000001f8e0260340, L_000001f8e0260340;
LS_000001f8e025ed60_0_16 .concat [ 1 1 1 1], L_000001f8e0260340, L_000001f8e0260340, L_000001f8e0260340, L_000001f8e0260340;
LS_000001f8e025ed60_0_20 .concat [ 1 1 1 1], L_000001f8e0260340, L_000001f8e0260340, L_000001f8e0260340, L_000001f8e0260340;
LS_000001f8e025ed60_0_24 .concat [ 1 1 1 1], L_000001f8e0260340, L_000001f8e0260340, L_000001f8e0260340, L_000001f8e0260340;
LS_000001f8e025ed60_0_28 .concat [ 1 1 1 1], L_000001f8e0260340, L_000001f8e0260340, L_000001f8e0260340, L_000001f8e0260340;
LS_000001f8e025ed60_1_0 .concat [ 4 4 4 4], LS_000001f8e025ed60_0_0, LS_000001f8e025ed60_0_4, LS_000001f8e025ed60_0_8, LS_000001f8e025ed60_0_12;
LS_000001f8e025ed60_1_4 .concat [ 4 4 4 4], LS_000001f8e025ed60_0_16, LS_000001f8e025ed60_0_20, LS_000001f8e025ed60_0_24, LS_000001f8e025ed60_0_28;
L_000001f8e025ed60 .concat [ 16 16 0 0], LS_000001f8e025ed60_1_0, LS_000001f8e025ed60_1_4;
L_000001f8e025efe0 .concat [ 16 32 0 0], L_000001f8e025fd00, L_000001f8e025ed60;
L_000001f8e0260200 .arith/sum 48, L_000001f8e025ef40, L_000001f8e025efe0;
L_000001f8e025f3a0 .functor MUXZ 48, L_000001f8e0260200, L_000001f8e02602a0, L_000001f8e02118a0, C4<>;
L_000001f8e025f440 .functor MUXZ 48, L_000001f8e025f3a0, L_000001f8e025f120, L_000001f8e0210e90, C4<>;
L_000001f8e025f4e0 .part L_000001f8e025f440, 0, 32;
L_000001f8e025f580 .functor MUXZ 32, L_000001f8e025e9a0, L_000001f8e025f4e0, v000001f8e01d9140_0, C4<>;
L_000001f8e025ec20 .functor MUXZ 32, L_000001f8e0211a60, L_000001f8e0216e38, L_000001f8e0210cd0, C4<>;
L_000001f8e025f940 .cmp/eq 6, L_000001f8e0215430, L_000001f8e0216f10;
L_000001f8e0260520 .cmp/eq 6, L_000001f8e0215430, L_000001f8e0216f58;
L_000001f8e025f9e0 .cmp/eq 6, L_000001f8e0215430, L_000001f8e0216fa0;
L_000001f8e025fb20 .concat [ 16 16 0 0], L_000001f8e025fd00, L_000001f8e0216fe8;
L_000001f8e025fee0 .part L_000001f8e025fd00, 15, 1;
LS_000001f8e0260020_0_0 .concat [ 1 1 1 1], L_000001f8e025fee0, L_000001f8e025fee0, L_000001f8e025fee0, L_000001f8e025fee0;
LS_000001f8e0260020_0_4 .concat [ 1 1 1 1], L_000001f8e025fee0, L_000001f8e025fee0, L_000001f8e025fee0, L_000001f8e025fee0;
LS_000001f8e0260020_0_8 .concat [ 1 1 1 1], L_000001f8e025fee0, L_000001f8e025fee0, L_000001f8e025fee0, L_000001f8e025fee0;
LS_000001f8e0260020_0_12 .concat [ 1 1 1 1], L_000001f8e025fee0, L_000001f8e025fee0, L_000001f8e025fee0, L_000001f8e025fee0;
L_000001f8e0260020 .concat [ 4 4 4 4], LS_000001f8e0260020_0_0, LS_000001f8e0260020_0_4, LS_000001f8e0260020_0_8, LS_000001f8e0260020_0_12;
L_000001f8e0260700 .concat [ 16 16 0 0], L_000001f8e025fd00, L_000001f8e0260020;
L_000001f8e02600c0 .functor MUXZ 32, L_000001f8e0260700, L_000001f8e025fb20, L_000001f8e0211750, C4<>;
L_000001f8e0260160 .concat [ 6 26 0 0], L_000001f8e0215430, L_000001f8e0217030;
L_000001f8e02605c0 .cmp/eq 32, L_000001f8e0260160, L_000001f8e0217078;
L_000001f8e025eae0 .cmp/eq 6, L_000001f8e025fda0, L_000001f8e02170c0;
L_000001f8e0275bf0 .cmp/eq 6, L_000001f8e025fda0, L_000001f8e0217108;
L_000001f8e0275470 .cmp/eq 6, L_000001f8e0215430, L_000001f8e0217150;
L_000001f8e0274ed0 .functor MUXZ 32, L_000001f8e02600c0, L_000001f8e0217198, L_000001f8e0275470, C4<>;
L_000001f8e0276690 .functor MUXZ 32, L_000001f8e0274ed0, L_000001f8e025eea0, L_000001f8e0211ad0, C4<>;
L_000001f8e0274a70 .concat [ 6 26 0 0], L_000001f8e0215430, L_000001f8e02171e0;
L_000001f8e02765f0 .cmp/eq 32, L_000001f8e0274a70, L_000001f8e0217228;
L_000001f8e0275970 .cmp/eq 6, L_000001f8e025fda0, L_000001f8e0217270;
L_000001f8e0275830 .cmp/eq 6, L_000001f8e025fda0, L_000001f8e02172b8;
L_000001f8e0274cf0 .cmp/eq 6, L_000001f8e0215430, L_000001f8e0217300;
L_000001f8e02758d0 .functor MUXZ 32, L_000001f8e0210d40, v000001f8e01daae0_0, L_000001f8e0274cf0, C4<>;
L_000001f8e0274e30 .functor MUXZ 32, L_000001f8e02758d0, L_000001f8e0211b40, L_000001f8e0210e20, C4<>;
S_000001f8e01a0680 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001f8e01a04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001f8e0199e80 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001f8e0210c60 .functor NOT 1, v000001f8e01a8880_0, C4<0>, C4<0>, C4<0>;
v000001f8e01a78e0_0 .net *"_ivl_0", 0 0, L_000001f8e0210c60;  1 drivers
v000001f8e01a8c40_0 .net "in1", 31 0, L_000001f8e0211b40;  alias, 1 drivers
v000001f8e01a7de0_0 .net "in2", 31 0, L_000001f8e0276690;  alias, 1 drivers
v000001f8e01a7f20_0 .net "out", 31 0, L_000001f8e0276190;  alias, 1 drivers
v000001f8e01a8f60_0 .net "s", 0 0, v000001f8e01a8880_0;  alias, 1 drivers
L_000001f8e0276190 .functor MUXZ 32, L_000001f8e0276690, L_000001f8e0211b40, L_000001f8e0210c60, C4<>;
S_000001f8e0144450 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001f8e01a04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001f8e0210090 .param/l "RType" 0 4 2, C4<000000>;
P_000001f8e02100c8 .param/l "add" 0 4 5, C4<100000>;
P_000001f8e0210100 .param/l "addi" 0 4 8, C4<001000>;
P_000001f8e0210138 .param/l "addu" 0 4 5, C4<100001>;
P_000001f8e0210170 .param/l "and_" 0 4 5, C4<100100>;
P_000001f8e02101a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001f8e02101e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001f8e0210218 .param/l "bne" 0 4 10, C4<000101>;
P_000001f8e0210250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f8e0210288 .param/l "j" 0 4 12, C4<000010>;
P_000001f8e02102c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001f8e02102f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001f8e0210330 .param/l "lw" 0 4 8, C4<100011>;
P_000001f8e0210368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f8e02103a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001f8e02103d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001f8e0210410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f8e0210448 .param/l "sll" 0 4 6, C4<000000>;
P_000001f8e0210480 .param/l "slt" 0 4 5, C4<101010>;
P_000001f8e02104b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001f8e02104f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001f8e0210528 .param/l "sub" 0 4 5, C4<100010>;
P_000001f8e0210560 .param/l "subu" 0 4 5, C4<100011>;
P_000001f8e0210598 .param/l "sw" 0 4 8, C4<101011>;
P_000001f8e02105d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f8e0210608 .param/l "xori" 0 4 8, C4<001110>;
v000001f8e01a7980_0 .var "ALUOp", 3 0;
v000001f8e01a8880_0 .var "ALUSrc", 0 0;
v000001f8e01a7fc0_0 .var "MemReadEn", 0 0;
v000001f8e01a8060_0 .var "MemWriteEn", 0 0;
v000001f8e01a89c0_0 .var "MemtoReg", 0 0;
v000001f8e01a8240_0 .var "RegDst", 0 0;
v000001f8e01a8a60_0 .var "RegWriteEn", 0 0;
v000001f8e01a9460_0 .net "funct", 5 0, L_000001f8e025fda0;  alias, 1 drivers
v000001f8e01a8ce0_0 .var "hlt", 0 0;
v000001f8e01a8e20_0 .net "opcode", 5 0, L_000001f8e0215430;  alias, 1 drivers
v000001f8e01a7a20_0 .net "rst", 0 0, v000001f8e0215750_0;  alias, 1 drivers
E_000001f8e019a600 .event anyedge, v000001f8e01a7a20_0, v000001f8e01a8e20_0, v000001f8e01a9460_0;
S_000001f8e01446a0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001f8e01a04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001f8e019a700 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001f8e0211a60 .functor BUFZ 32, L_000001f8e025ff80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f8e01a8100_0 .net "Data_Out", 31 0, L_000001f8e0211a60;  alias, 1 drivers
v000001f8e01a8ec0 .array "InstMem", 0 1023, 31 0;
v000001f8e01a9000_0 .net *"_ivl_0", 31 0, L_000001f8e025ff80;  1 drivers
v000001f8e01a90a0_0 .net *"_ivl_3", 9 0, L_000001f8e025e900;  1 drivers
v000001f8e01a9140_0 .net *"_ivl_4", 11 0, L_000001f8e025fa80;  1 drivers
L_000001f8e0216df0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f8e01a91e0_0 .net *"_ivl_7", 1 0, L_000001f8e0216df0;  1 drivers
v000001f8e01a9280_0 .net "addr", 31 0, v000001f8e01daae0_0;  alias, 1 drivers
v000001f8e01a9320_0 .var/i "i", 31 0;
L_000001f8e025ff80 .array/port v000001f8e01a8ec0, L_000001f8e025fa80;
L_000001f8e025e900 .part v000001f8e01daae0_0, 0, 10;
L_000001f8e025fa80 .concat [ 10 2 0 0], L_000001f8e025e900, L_000001f8e0216df0;
S_000001f8e00d69c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001f8e01a04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001f8e0210d40 .functor BUFZ 32, L_000001f8e025fe40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f8e0211b40 .functor BUFZ 32, L_000001f8e025f620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f8e01a77a0_0 .net *"_ivl_0", 31 0, L_000001f8e025fe40;  1 drivers
v000001f8e01a7840_0 .net *"_ivl_10", 6 0, L_000001f8e025f6c0;  1 drivers
L_000001f8e0216ec8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f8e0183d90_0 .net *"_ivl_13", 1 0, L_000001f8e0216ec8;  1 drivers
v000001f8e0184bf0_0 .net *"_ivl_2", 6 0, L_000001f8e025fc60;  1 drivers
L_000001f8e0216e80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f8e01dacc0_0 .net *"_ivl_5", 1 0, L_000001f8e0216e80;  1 drivers
v000001f8e01dad60_0 .net *"_ivl_8", 31 0, L_000001f8e025f620;  1 drivers
v000001f8e01da4a0_0 .net "clk", 0 0, L_000001f8e0211440;  alias, 1 drivers
v000001f8e01da680_0 .var/i "i", 31 0;
v000001f8e01d9c80_0 .net "readData1", 31 0, L_000001f8e0210d40;  alias, 1 drivers
v000001f8e01d9780_0 .net "readData2", 31 0, L_000001f8e0211b40;  alias, 1 drivers
v000001f8e01d9960_0 .net "readRegister1", 4 0, L_000001f8e0214030;  alias, 1 drivers
v000001f8e01d9f00_0 .net "readRegister2", 4 0, L_000001f8e02603e0;  alias, 1 drivers
v000001f8e01d9d20 .array "registers", 31 0, 31 0;
v000001f8e01da5e0_0 .net "rst", 0 0, v000001f8e0215750_0;  alias, 1 drivers
v000001f8e01dae00_0 .net "we", 0 0, v000001f8e01a8a60_0;  alias, 1 drivers
v000001f8e01d9820_0 .net "writeData", 31 0, L_000001f8e0274b10;  alias, 1 drivers
v000001f8e01d9dc0_0 .net "writeRegister", 4 0, L_000001f8e025ea40;  alias, 1 drivers
E_000001f8e0196e40/0 .event negedge, v000001f8e01a7a20_0;
E_000001f8e0196e40/1 .event posedge, v000001f8e01da4a0_0;
E_000001f8e0196e40 .event/or E_000001f8e0196e40/0, E_000001f8e0196e40/1;
L_000001f8e025fe40 .array/port v000001f8e01d9d20, L_000001f8e025fc60;
L_000001f8e025fc60 .concat [ 5 2 0 0], L_000001f8e0214030, L_000001f8e0216e80;
L_000001f8e025f620 .array/port v000001f8e01d9d20, L_000001f8e025f6c0;
L_000001f8e025f6c0 .concat [ 5 2 0 0], L_000001f8e02603e0, L_000001f8e0216ec8;
S_000001f8e00d6b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001f8e00d69c0;
 .timescale 0 0;
v000001f8e01a95a0_0 .var/i "i", 31 0;
S_000001f8e0141af0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001f8e01a04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001f8e01985c0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001f8e0210f00 .functor NOT 1, v000001f8e01a8240_0, C4<0>, C4<0>, C4<0>;
v000001f8e01d9640_0 .net *"_ivl_0", 0 0, L_000001f8e0210f00;  1 drivers
v000001f8e01d9500_0 .net "in1", 4 0, L_000001f8e02603e0;  alias, 1 drivers
v000001f8e01da0e0_0 .net "in2", 4 0, L_000001f8e0215c50;  alias, 1 drivers
v000001f8e01dab80_0 .net "out", 4 0, L_000001f8e025ea40;  alias, 1 drivers
v000001f8e01d9fa0_0 .net "s", 0 0, v000001f8e01a8240_0;  alias, 1 drivers
L_000001f8e025ea40 .functor MUXZ 5, L_000001f8e0215c50, L_000001f8e02603e0, L_000001f8e0210f00, C4<>;
S_000001f8e0141c80 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001f8e01a04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001f8e0197a80 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001f8e0210fe0 .functor NOT 1, v000001f8e01a89c0_0, C4<0>, C4<0>, C4<0>;
v000001f8e01d9e60_0 .net *"_ivl_0", 0 0, L_000001f8e0210fe0;  1 drivers
v000001f8e01da860_0 .net "in1", 31 0, v000001f8e01da900_0;  alias, 1 drivers
v000001f8e01da540_0 .net "in2", 31 0, v000001f8e01d9000_0;  alias, 1 drivers
v000001f8e01d9b40_0 .net "out", 31 0, L_000001f8e0274b10;  alias, 1 drivers
v000001f8e01d95a0_0 .net "s", 0 0, v000001f8e01a89c0_0;  alias, 1 drivers
L_000001f8e0274b10 .functor MUXZ 32, v000001f8e01d9000_0, v000001f8e01da900_0, L_000001f8e0210fe0, C4<>;
S_000001f8e012dd70 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001f8e01a04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001f8e012df00 .param/l "ADD" 0 9 12, C4<0000>;
P_000001f8e012df38 .param/l "AND" 0 9 12, C4<0010>;
P_000001f8e012df70 .param/l "NOR" 0 9 12, C4<0101>;
P_000001f8e012dfa8 .param/l "OR" 0 9 12, C4<0011>;
P_000001f8e012dfe0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001f8e012e018 .param/l "SLL" 0 9 12, C4<1000>;
P_000001f8e012e050 .param/l "SLT" 0 9 12, C4<0110>;
P_000001f8e012e088 .param/l "SRL" 0 9 12, C4<1001>;
P_000001f8e012e0c0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001f8e012e0f8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001f8e012e130 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001f8e012e168 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001f8e0217348 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f8e01d96e0_0 .net/2u *"_ivl_0", 31 0, L_000001f8e0217348;  1 drivers
v000001f8e01d9320_0 .net "opSel", 3 0, v000001f8e01a7980_0;  alias, 1 drivers
v000001f8e01daa40_0 .net "operand1", 31 0, L_000001f8e0274e30;  alias, 1 drivers
v000001f8e01da400_0 .net "operand2", 31 0, L_000001f8e0276190;  alias, 1 drivers
v000001f8e01da900_0 .var "result", 31 0;
v000001f8e01d98c0_0 .net "zero", 0 0, L_000001f8e0275a10;  alias, 1 drivers
E_000001f8e0197d40 .event anyedge, v000001f8e01a7980_0, v000001f8e01daa40_0, v000001f8e01a7f20_0;
L_000001f8e0275a10 .cmp/eq 32, v000001f8e01da900_0, L_000001f8e0217348;
S_000001f8e0174950 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001f8e01a04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001f8e0210650 .param/l "RType" 0 4 2, C4<000000>;
P_000001f8e0210688 .param/l "add" 0 4 5, C4<100000>;
P_000001f8e02106c0 .param/l "addi" 0 4 8, C4<001000>;
P_000001f8e02106f8 .param/l "addu" 0 4 5, C4<100001>;
P_000001f8e0210730 .param/l "and_" 0 4 5, C4<100100>;
P_000001f8e0210768 .param/l "andi" 0 4 8, C4<001100>;
P_000001f8e02107a0 .param/l "beq" 0 4 10, C4<000100>;
P_000001f8e02107d8 .param/l "bne" 0 4 10, C4<000101>;
P_000001f8e0210810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f8e0210848 .param/l "j" 0 4 12, C4<000010>;
P_000001f8e0210880 .param/l "jal" 0 4 12, C4<000011>;
P_000001f8e02108b8 .param/l "jr" 0 4 6, C4<001000>;
P_000001f8e02108f0 .param/l "lw" 0 4 8, C4<100011>;
P_000001f8e0210928 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f8e0210960 .param/l "or_" 0 4 5, C4<100101>;
P_000001f8e0210998 .param/l "ori" 0 4 8, C4<001101>;
P_000001f8e02109d0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f8e0210a08 .param/l "sll" 0 4 6, C4<000000>;
P_000001f8e0210a40 .param/l "slt" 0 4 5, C4<101010>;
P_000001f8e0210a78 .param/l "slti" 0 4 8, C4<101010>;
P_000001f8e0210ab0 .param/l "srl" 0 4 6, C4<000010>;
P_000001f8e0210ae8 .param/l "sub" 0 4 5, C4<100010>;
P_000001f8e0210b20 .param/l "subu" 0 4 5, C4<100011>;
P_000001f8e0210b58 .param/l "sw" 0 4 8, C4<101011>;
P_000001f8e0210b90 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f8e0210bc8 .param/l "xori" 0 4 8, C4<001110>;
v000001f8e01d9140_0 .var "PCsrc", 0 0;
v000001f8e01d9a00_0 .net "funct", 5 0, L_000001f8e025fda0;  alias, 1 drivers
v000001f8e01da040_0 .net "opcode", 5 0, L_000001f8e0215430;  alias, 1 drivers
v000001f8e01da180_0 .net "operand1", 31 0, L_000001f8e0210d40;  alias, 1 drivers
v000001f8e01dac20_0 .net "operand2", 31 0, L_000001f8e0276190;  alias, 1 drivers
v000001f8e01d9aa0_0 .net "rst", 0 0, v000001f8e0215750_0;  alias, 1 drivers
E_000001f8e0199100/0 .event anyedge, v000001f8e01a7a20_0, v000001f8e01a8e20_0, v000001f8e01d9c80_0, v000001f8e01a7f20_0;
E_000001f8e0199100/1 .event anyedge, v000001f8e01a9460_0;
E_000001f8e0199100 .event/or E_000001f8e0199100/0, E_000001f8e0199100/1;
S_000001f8e0174ae0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001f8e01a04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001f8e01d9be0 .array "DataMem", 0 1023, 31 0;
v000001f8e01da220_0 .net "address", 31 0, v000001f8e01da900_0;  alias, 1 drivers
v000001f8e01da2c0_0 .net "clock", 0 0, L_000001f8e0210f70;  1 drivers
v000001f8e01da720_0 .net "data", 31 0, L_000001f8e0211b40;  alias, 1 drivers
v000001f8e01da7c0_0 .var/i "i", 31 0;
v000001f8e01d9000_0 .var "q", 31 0;
v000001f8e01da360_0 .net "rden", 0 0, v000001f8e01a7fc0_0;  alias, 1 drivers
v000001f8e01da9a0_0 .net "wren", 0 0, v000001f8e01a8060_0;  alias, 1 drivers
E_000001f8e0199400 .event posedge, v000001f8e01da2c0_0;
S_000001f8e0211c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001f8e01a04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001f8e0198140 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001f8e01d8f60_0 .net "PCin", 31 0, L_000001f8e025f580;  alias, 1 drivers
v000001f8e01daae0_0 .var "PCout", 31 0;
v000001f8e01d90a0_0 .net "clk", 0 0, L_000001f8e0211440;  alias, 1 drivers
v000001f8e01d91e0_0 .net "rst", 0 0, v000001f8e0215750_0;  alias, 1 drivers
    .scope S_000001f8e0174950;
T_0 ;
    %wait E_000001f8e0199100;
    %load/vec4 v000001f8e01d9aa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f8e01d9140_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f8e01da040_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001f8e01da180_0;
    %load/vec4 v000001f8e01dac20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001f8e01da040_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001f8e01da180_0;
    %load/vec4 v000001f8e01dac20_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001f8e01da040_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001f8e01da040_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001f8e01da040_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001f8e01d9a00_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001f8e01d9140_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001f8e0211c20;
T_1 ;
    %wait E_000001f8e0196e40;
    %load/vec4 v000001f8e01d91e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001f8e01daae0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001f8e01d8f60_0;
    %assign/vec4 v000001f8e01daae0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f8e01446a0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f8e01a9320_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001f8e01a9320_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f8e01a9320_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8e01a8ec0, 0, 4;
    %load/vec4 v000001f8e01a9320_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f8e01a9320_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8e01a8ec0, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8e01a8ec0, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8e01a8ec0, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8e01a8ec0, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8e01a8ec0, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8e01a8ec0, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8e01a8ec0, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8e01a8ec0, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8e01a8ec0, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8e01a8ec0, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8e01a8ec0, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8e01a8ec0, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8e01a8ec0, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8e01a8ec0, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8e01a8ec0, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8e01a8ec0, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8e01a8ec0, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8e01a8ec0, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8e01a8ec0, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8e01a8ec0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8e01a8ec0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8e01a8ec0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8e01a8ec0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8e01a8ec0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8e01a8ec0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001f8e0144450;
T_3 ;
    %wait E_000001f8e019a600;
    %load/vec4 v000001f8e01a7a20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001f8e01a8ce0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001f8e01a7980_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f8e01a8880_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f8e01a8a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f8e01a8060_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f8e01a89c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f8e01a7fc0_0, 0;
    %assign/vec4 v000001f8e01a8240_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001f8e01a8ce0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001f8e01a7980_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001f8e01a8880_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f8e01a8a60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f8e01a8060_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f8e01a89c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f8e01a7fc0_0, 0, 1;
    %store/vec4 v000001f8e01a8240_0, 0, 1;
    %load/vec4 v000001f8e01a8e20_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f8e01a8ce0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f8e01a8240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f8e01a8a60_0, 0;
    %load/vec4 v000001f8e01a9460_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f8e01a7980_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f8e01a7980_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f8e01a7980_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f8e01a7980_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001f8e01a7980_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001f8e01a7980_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001f8e01a7980_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001f8e01a7980_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001f8e01a7980_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001f8e01a7980_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f8e01a8880_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001f8e01a7980_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f8e01a8880_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001f8e01a7980_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f8e01a7980_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f8e01a8a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f8e01a8240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f8e01a8880_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f8e01a8a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f8e01a8240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f8e01a8880_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001f8e01a7980_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f8e01a8a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f8e01a8880_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001f8e01a7980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f8e01a8a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f8e01a8880_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001f8e01a7980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f8e01a8a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f8e01a8880_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001f8e01a7980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f8e01a8a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f8e01a8880_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f8e01a7fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f8e01a8a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f8e01a8880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f8e01a89c0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f8e01a8060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f8e01a8880_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f8e01a7980_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f8e01a7980_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001f8e00d69c0;
T_4 ;
    %wait E_000001f8e0196e40;
    %fork t_1, S_000001f8e00d6b50;
    %jmp t_0;
    .scope S_000001f8e00d6b50;
t_1 ;
    %load/vec4 v000001f8e01da5e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f8e01a95a0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001f8e01a95a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f8e01a95a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8e01d9d20, 0, 4;
    %load/vec4 v000001f8e01a95a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f8e01a95a0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001f8e01dae00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001f8e01d9820_0;
    %load/vec4 v000001f8e01d9dc0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8e01d9d20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8e01d9d20, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001f8e00d69c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f8e00d69c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f8e01da680_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001f8e01da680_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001f8e01da680_0;
    %ix/getv/s 4, v000001f8e01da680_0;
    %load/vec4a v000001f8e01d9d20, 4;
    %ix/getv/s 4, v000001f8e01da680_0;
    %load/vec4a v000001f8e01d9d20, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001f8e01da680_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f8e01da680_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001f8e012dd70;
T_6 ;
    %wait E_000001f8e0197d40;
    %load/vec4 v000001f8e01d9320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001f8e01da900_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001f8e01daa40_0;
    %load/vec4 v000001f8e01da400_0;
    %add;
    %assign/vec4 v000001f8e01da900_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001f8e01daa40_0;
    %load/vec4 v000001f8e01da400_0;
    %sub;
    %assign/vec4 v000001f8e01da900_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001f8e01daa40_0;
    %load/vec4 v000001f8e01da400_0;
    %and;
    %assign/vec4 v000001f8e01da900_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001f8e01daa40_0;
    %load/vec4 v000001f8e01da400_0;
    %or;
    %assign/vec4 v000001f8e01da900_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001f8e01daa40_0;
    %load/vec4 v000001f8e01da400_0;
    %xor;
    %assign/vec4 v000001f8e01da900_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001f8e01daa40_0;
    %load/vec4 v000001f8e01da400_0;
    %or;
    %inv;
    %assign/vec4 v000001f8e01da900_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001f8e01daa40_0;
    %load/vec4 v000001f8e01da400_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001f8e01da900_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001f8e01da400_0;
    %load/vec4 v000001f8e01daa40_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001f8e01da900_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001f8e01daa40_0;
    %ix/getv 4, v000001f8e01da400_0;
    %shiftl 4;
    %assign/vec4 v000001f8e01da900_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001f8e01daa40_0;
    %ix/getv 4, v000001f8e01da400_0;
    %shiftr 4;
    %assign/vec4 v000001f8e01da900_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001f8e0174ae0;
T_7 ;
    %wait E_000001f8e0199400;
    %load/vec4 v000001f8e01da360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001f8e01da220_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001f8e01d9be0, 4;
    %assign/vec4 v000001f8e01d9000_0, 0;
T_7.0 ;
    %load/vec4 v000001f8e01da9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001f8e01da720_0;
    %ix/getv 3, v000001f8e01da220_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8e01d9be0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001f8e0174ae0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f8e01da7c0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001f8e01da7c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f8e01da7c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8e01d9be0, 0, 4;
    %load/vec4 v000001f8e01da7c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f8e01da7c0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8e01d9be0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8e01d9be0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8e01d9be0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8e01d9be0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8e01d9be0, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8e01d9be0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8e01d9be0, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8e01d9be0, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8e01d9be0, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8e01d9be0, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8e01d9be0, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8e01d9be0, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001f8e0174ae0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f8e01da7c0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001f8e01da7c0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001f8e01da7c0_0;
    %load/vec4a v000001f8e01d9be0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001f8e01da7c0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001f8e01da7c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f8e01da7c0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001f8e01a04f0;
T_10 ;
    %wait E_000001f8e0196e40;
    %load/vec4 v000001f8e02142b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f8e0214170_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001f8e0214170_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001f8e0214170_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001f8e01a01d0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f8e0215930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f8e0215750_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001f8e01a01d0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001f8e0215930_0;
    %inv;
    %assign/vec4 v000001f8e0215930_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001f8e01a01d0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BinarySearch/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f8e0215750_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f8e0215750_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001f8e02152f0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
