0.7
2020.2
Nov 18 2020
09:47:47
E:/FEKT VUT/FEKT VUT 4/BPC-DE1/Git/Digital-electronics-1/Labs/04-segment/display/display.sim/sim_1/synth/timing/xsim/top_time_synth.v,1614889255,verilog,E:/FEKT VUT/FEKT VUT 4/BPC-DE1/Git/Digital-electronics-1/Labs/04-segment/display/display.srcs/sources_1/new/top.vhd,,,hex_7seg,,,,,,,,
E:/FEKT VUT/FEKT VUT 4/BPC-DE1/Git/Digital-electronics-1/Labs/04-segment/display/display.srcs/sim_1/new/tb_hex_7seg.vhd,1614889192,vhdl,,,,tb_hex_7seg,,,,,,,,
E:/FEKT VUT/FEKT VUT 4/BPC-DE1/Git/Digital-electronics-1/Labs/04-segment/display/display.srcs/sources_1/new/top.vhd,1614889192,vhdl,,,,top,,,,,,,,
