// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_update (
        ap_ready,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read8,
        p_read9,
        this_ks1_key_out_read,
        p_read16,
        p_read17,
        this_ks2_key_out_read,
        p_read11,
        p_read12,
        p_read18,
        p_read20,
        p_read38,
        p_read39,
        p_read40,
        p_read47,
        this_dp_cipher_out_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16
);

parameter    ap_const_lv68_AF703498A11F96CEB = 68'd202266591746749721835;
parameter    ap_const_lv128_lc_1 = 128'd0;

output   ap_ready;
input  [0:0] p_read;
input  [0:0] p_read1;
input  [1:0] p_read2;
input  [7:0] p_read3;
input  [63:0] p_read8;
input  [63:0] p_read9;
input  [63:0] this_ks1_key_out_read;
input  [63:0] p_read16;
input  [63:0] p_read17;
input  [63:0] this_ks2_key_out_read;
input  [63:0] p_read11;
input  [63:0] p_read12;
input  [63:0] p_read18;
input  [63:0] p_read20;
input  [63:0] p_read38;
input  [63:0] p_read39;
input  [63:0] p_read40;
input  [63:0] p_read47;
input  [127:0] this_dp_cipher_out_read;
output  [127:0] ap_return_0;
output  [63:0] ap_return_1;
output  [63:0] ap_return_2;
output  [63:0] ap_return_3;
output  [63:0] ap_return_4;
output  [7:0] ap_return_5;
output  [63:0] ap_return_6;
output  [63:0] ap_return_7;
output  [63:0] ap_return_8;
output  [63:0] ap_return_9;
output  [63:0] ap_return_10;
output  [63:0] ap_return_11;
output  [127:0] ap_return_12;
output  [63:0] ap_return_13;
output  [63:0] ap_return_14;
output  [63:0] ap_return_15;
output  [63:0] ap_return_16;

wire    sout1_V_sub1_fu_244_ap_ready;
wire   [63:0] sout1_V_sub1_fu_244_i2;
wire   [63:0] sout1_V_sub1_fu_244_i3;
wire   [63:0] sout1_V_sub1_fu_244_i4;
wire   [63:0] sout1_V_sub1_fu_244_ap_return;
wire    sout2_V_sub1_fu_253_ap_ready;
wire   [63:0] sout2_V_sub1_fu_253_i3;
wire   [63:0] sout2_V_sub1_fu_253_i4;
wire   [63:0] sout2_V_sub1_fu_253_ap_return;
wire    sout1_V_1_sub1_fu_263_ap_ready;
wire   [63:0] sout1_V_1_sub1_fu_263_i2;
wire   [63:0] sout1_V_1_sub1_fu_263_i3;
wire   [63:0] sout1_V_1_sub1_fu_263_i4;
wire   [63:0] sout1_V_1_sub1_fu_263_ap_return;
wire    sout2_V_1_sub1_fu_272_ap_ready;
wire   [63:0] sout2_V_1_sub1_fu_272_i3;
wire   [63:0] sout2_V_1_sub1_fu_272_i4;
wire   [63:0] sout2_V_1_sub1_fu_272_ap_return;
wire   [0:0] icmp_ln196_fu_292_p2;
wire   [7:0] add_ln840_fu_286_p2;
wire   [0:0] icmp_ln196_1_fu_306_p2;
wire   [7:0] select_ln196_fu_298_p3;
wire   [62:0] trunc_ln628_fu_328_p1;
wire   [0:0] p_Result_10_fu_320_p3;
wire   [61:0] trunc_ln628_1_fu_351_p1;
wire   [1:0] tmp_i_fu_341_p4;
wire   [55:0] trunc_ln628_2_fu_374_p1;
wire   [7:0] tmp_3_i_fu_364_p4;
wire   [62:0] trunc_ln628_3_fu_395_p1;
wire   [0:0] p_Result_11_fu_387_p3;
wire   [55:0] trunc_ln628_4_fu_418_p1;
wire   [7:0] tmp_8_i_fu_408_p4;
wire   [0:0] trunc_ln628_5_fu_441_p1;
wire   [62:0] tmp_2_i_fu_431_p4;
wire   [62:0] tmp_10_i_fu_453_p4;
wire   [0:0] p_Result_s_fu_282_p1;
wire   [63:0] p_read2_this_X_read_i_fu_471_p3;
wire   [0:0] icmp_ln121_fu_503_p2;
wire   [63:0] tmp_7_i_fu_445_p3;
wire   [63:0] sout2_V_0_sout1_V_0_i_fu_479_p3;
wire   [63:0] select_ln121_1_fu_509_p3;
wire   [63:0] tmp_11_i_fu_463_p3;
wire   [63:0] p_read1_this_X_read_i_fu_487_p3;
wire   [63:0] select_ln121_3_fu_525_p3;
wire   [62:0] trunc_ln628_6_fu_549_p1;
wire   [0:0] p_Result_12_fu_541_p3;
wire   [61:0] trunc_ln628_7_fu_572_p1;
wire   [1:0] tmp_i1_fu_562_p4;
wire   [55:0] trunc_ln628_8_fu_595_p1;
wire   [7:0] tmp_3_i1_fu_585_p4;
wire   [62:0] trunc_ln628_9_fu_616_p1;
wire   [0:0] p_Result_13_fu_608_p3;
wire   [55:0] trunc_ln628_10_fu_639_p1;
wire   [7:0] tmp_8_i1_fu_629_p4;
wire   [0:0] trunc_ln628_11_fu_662_p1;
wire   [62:0] tmp_2_i1_fu_652_p4;
wire   [62:0] tmp_10_i1_fu_674_p4;
wire   [63:0] p_read2_this_X_read_i46_fu_692_p3;
wire   [63:0] tmp_7_i1_fu_666_p3;
wire   [63:0] sout2_V_0_sout1_V_0_i47_fu_700_p3;
wire   [63:0] select_ln121_6_fu_724_p3;
wire   [63:0] tmp_11_i1_fu_684_p3;
wire   [63:0] p_read1_this_X_read_i48_fu_708_p3;
wire   [63:0] select_ln121_8_fu_740_p3;
wire   [63:0] v1_V_fu_517_p3;
wire   [63:0] v2_V_4_fu_533_p3;
wire   [63:0] v1_V_1_fu_732_p3;
wire   [63:0] v2_V_fu_748_p3;
wire   [0:0] icmp_ln1031_fu_756_p2;
wire   [127:0] in1_V_4_fu_762_p3;
wire   [127:0] in1_V_5_fu_770_p3;
wire   [127:0] in1_V_6_fu_786_p3;
wire   [127:0] in1_V_fu_778_p3;
wire   [62:0] tmp_1_fu_810_p4;
wire   [0:0] trunc_ln628_12_fu_828_p1;
wire   [62:0] tmp_fu_800_p4;
wire   [6:0] tmp_2_fu_840_p4;
wire   [0:0] p_Result_14_fu_850_p3;
wire   [2:0] ret_V_2_fu_858_p3;
wire   [2:0] trunc_ln628_13_fu_880_p1;
wire   [60:0] tmp_4_fu_870_p4;
wire   [3:0] trunc_ln628_14_fu_902_p1;
wire   [59:0] tmp_5_fu_892_p4;
wire  signed [63:0] sext_ln628_fu_866_p1;
wire   [63:0] tmp_7_fu_884_p3;
wire   [63:0] tmp_6_fu_906_p3;
wire   [63:0] xor_ln186_2_fu_920_p2;
wire   [63:0] xor_ln186_1_fu_914_p2;
wire   [0:0] icmp_ln56_fu_932_p2;
wire   [63:0] tmp_3_fu_832_p3;
wire   [0:0] and_ln779_fu_946_p2;
wire   [63:0] select_ln56_fu_938_p3;
wire   [63:0] tmp_s_fu_820_p3;
wire   [63:0] xor_ln186_fu_926_p2;
wire   [63:0] select_ln56_1_fu_960_p3;
wire   [62:0] tmp_9_fu_986_p4;
wire   [0:0] trunc_ln628_15_fu_1004_p1;
wire   [62:0] tmp_8_fu_976_p4;
wire   [2:0] trunc_ln628_16_fu_1016_p1;
wire   [60:0] tmp_12_fu_1032_p4;
wire   [127:0] p_Result_15_fu_1020_p5;
wire   [61:0] zext_ln368_fu_1042_p1;
wire   [3:0] trunc_ln628_17_fu_1058_p1;
wire   [59:0] tmp_13_fu_1062_p4;
wire   [127:0] p_Result_16_fu_1046_p5;
wire   [63:0] tmp_15_fu_1080_p4;
wire   [63:0] xor_ln1499_fu_1090_p2;
wire   [63:0] tmp_14_fu_1072_p3;
wire   [63:0] tmp_11_fu_1008_p3;
wire   [63:0] select_ln80_fu_1102_p3;
wire   [63:0] tmp_10_fu_996_p3;
wire   [63:0] xor_ln1499_2_fu_1096_p2;
wire   [63:0] select_ln80_1_fu_1118_p3;
wire   [63:0] select_ln779_1_fu_968_p3;
wire   [63:0] select_ln779_fu_952_p3;
wire   [63:0] select_ln779_3_fu_1126_p3;
wire   [63:0] select_ln779_2_fu_1110_p3;
wire   [7:0] select_ln196_1_fu_312_p3;
wire   [63:0] select_ln121_fu_495_p3;
wire   [63:0] select_ln121_5_fu_716_p3;
wire   [127:0] ret_V_fu_794_p2;

top_sub1 sout1_V_sub1_fu_244(
    .ap_ready(sout1_V_sub1_fu_244_ap_ready),
    .i1(p_read12),
    .i2(sout1_V_sub1_fu_244_i2),
    .i3(sout1_V_sub1_fu_244_i3),
    .i4(sout1_V_sub1_fu_244_i4),
    .ap_return(sout1_V_sub1_fu_244_ap_return)
);

top_sub1 sout2_V_sub1_fu_253(
    .ap_ready(sout2_V_sub1_fu_253_ap_ready),
    .i1(p_read11),
    .i2(this_ks1_key_out_read),
    .i3(sout2_V_sub1_fu_253_i3),
    .i4(sout2_V_sub1_fu_253_i4),
    .ap_return(sout2_V_sub1_fu_253_ap_return)
);

top_sub1 sout1_V_1_sub1_fu_263(
    .ap_ready(sout1_V_1_sub1_fu_263_ap_ready),
    .i1(p_read39),
    .i2(sout1_V_1_sub1_fu_263_i2),
    .i3(sout1_V_1_sub1_fu_263_i3),
    .i4(sout1_V_1_sub1_fu_263_i4),
    .ap_return(sout1_V_1_sub1_fu_263_ap_return)
);

top_sub1 sout2_V_1_sub1_fu_272(
    .ap_ready(sout2_V_1_sub1_fu_272_ap_ready),
    .i1(p_read38),
    .i2(this_ks2_key_out_read),
    .i3(sout2_V_1_sub1_fu_272_i3),
    .i4(sout2_V_1_sub1_fu_272_i4),
    .ap_return(sout2_V_1_sub1_fu_272_ap_return)
);

assign add_ln840_fu_286_p2 = (p_read3 + 8'd1);

assign and_ln779_fu_946_p2 = (p_Result_s_fu_282_p1 & icmp_ln196_fu_292_p2);

assign ap_ready = 1'b1;

assign in1_V_4_fu_762_p3 = {{v1_V_fu_517_p3}, {v2_V_4_fu_533_p3}};

assign in1_V_5_fu_770_p3 = {{v1_V_1_fu_732_p3}, {v2_V_fu_748_p3}};

assign in1_V_6_fu_786_p3 = ((icmp_ln1031_fu_756_p2[0:0] == 1'b1) ? in1_V_5_fu_770_p3 : 128'd0);

assign in1_V_fu_778_p3 = ((icmp_ln1031_fu_756_p2[0:0] == 1'b1) ? in1_V_4_fu_762_p3 : 128'd0);

assign p_Result_10_fu_320_p3 = p_read11[32'd63];

assign p_Result_11_fu_387_p3 = p_read12[32'd63];

assign p_Result_12_fu_541_p3 = p_read38[32'd63];

assign p_Result_13_fu_608_p3 = p_read39[32'd63];

assign p_Result_14_fu_850_p3 = ap_const_lv68_AF703498A11F96CEB[tmp_2_fu_840_p4];

assign p_Result_15_fu_1020_p5 = {{trunc_ln628_16_fu_1016_p1}, {ap_const_lv128_lc_1[124:0]}};

assign p_Result_16_fu_1046_p5 = {{p_Result_15_fu_1020_p5[127:126]}, {zext_ln368_fu_1042_p1}, {p_Result_15_fu_1020_p5[63:0]}};

assign p_Result_s_fu_282_p1 = p_read3[0:0];

assign p_read1_this_X_read_i48_fu_708_p3 = ((p_Result_s_fu_282_p1[0:0] == 1'b1) ? p_read39 : p_read38);

assign p_read1_this_X_read_i_fu_487_p3 = ((p_Result_s_fu_282_p1[0:0] == 1'b1) ? p_read12 : p_read11);

assign p_read2_this_X_read_i46_fu_692_p3 = ((p_Result_s_fu_282_p1[0:0] == 1'b1) ? p_read40 : p_read38);

assign p_read2_this_X_read_i_fu_471_p3 = ((p_Result_s_fu_282_p1[0:0] == 1'b1) ? p_read18 : p_read11);

assign ret_V_2_fu_858_p3 = {{2'd2}, {p_Result_14_fu_850_p3}};

assign ret_V_fu_794_p2 = (in1_V_fu_778_p3 ^ in1_V_6_fu_786_p3);

assign select_ln121_1_fu_509_p3 = ((icmp_ln121_fu_503_p2[0:0] == 1'b1) ? tmp_7_i_fu_445_p3 : p_read11);

assign select_ln121_3_fu_525_p3 = ((icmp_ln121_fu_503_p2[0:0] == 1'b1) ? tmp_11_i_fu_463_p3 : p_read12);

assign select_ln121_5_fu_716_p3 = ((icmp_ln196_fu_292_p2[0:0] == 1'b1) ? p_read2_this_X_read_i46_fu_692_p3 : p_read40);

assign select_ln121_6_fu_724_p3 = ((icmp_ln121_fu_503_p2[0:0] == 1'b1) ? tmp_7_i1_fu_666_p3 : p_read38);

assign select_ln121_8_fu_740_p3 = ((icmp_ln121_fu_503_p2[0:0] == 1'b1) ? tmp_11_i1_fu_684_p3 : p_read39);

assign select_ln121_fu_495_p3 = ((icmp_ln196_fu_292_p2[0:0] == 1'b1) ? p_read2_this_X_read_i_fu_471_p3 : p_read18);

assign select_ln196_1_fu_312_p3 = ((icmp_ln196_1_fu_306_p2[0:0] == 1'b1) ? 8'd0 : select_ln196_fu_298_p3);

assign select_ln196_fu_298_p3 = ((icmp_ln196_fu_292_p2[0:0] == 1'b1) ? add_ln840_fu_286_p2 : p_read3);

assign select_ln56_1_fu_960_p3 = ((icmp_ln56_fu_932_p2[0:0] == 1'b1) ? tmp_s_fu_820_p3 : p_read8);

assign select_ln56_fu_938_p3 = ((icmp_ln56_fu_932_p2[0:0] == 1'b1) ? tmp_3_fu_832_p3 : p_read9);

assign select_ln779_1_fu_968_p3 = ((and_ln779_fu_946_p2[0:0] == 1'b1) ? xor_ln186_fu_926_p2 : select_ln56_1_fu_960_p3);

assign select_ln779_2_fu_1110_p3 = ((and_ln779_fu_946_p2[0:0] == 1'b1) ? p_read16 : select_ln80_fu_1102_p3);

assign select_ln779_3_fu_1126_p3 = ((and_ln779_fu_946_p2[0:0] == 1'b1) ? xor_ln1499_2_fu_1096_p2 : select_ln80_1_fu_1118_p3);

assign select_ln779_fu_952_p3 = ((and_ln779_fu_946_p2[0:0] == 1'b1) ? p_read8 : select_ln56_fu_938_p3);

assign select_ln80_1_fu_1118_p3 = ((icmp_ln56_fu_932_p2[0:0] == 1'b1) ? tmp_10_fu_996_p3 : p_read16);

assign select_ln80_fu_1102_p3 = ((icmp_ln56_fu_932_p2[0:0] == 1'b1) ? tmp_11_fu_1008_p3 : p_read17);

assign sext_ln628_fu_866_p1 = $signed(ret_V_2_fu_858_p3);

assign sout2_V_0_sout1_V_0_i47_fu_700_p3 = ((p_Result_s_fu_282_p1[0:0] == 1'b1) ? sout2_V_1_sub1_fu_272_ap_return : sout1_V_1_sub1_fu_263_ap_return);

assign sout2_V_0_sout1_V_0_i_fu_479_p3 = ((p_Result_s_fu_282_p1[0:0] == 1'b1) ? sout2_V_sub1_fu_253_ap_return : sout1_V_sub1_fu_244_ap_return);

assign tmp_10_fu_996_p3 = {{p_read1}, {tmp_9_fu_986_p4}};

assign tmp_10_i1_fu_674_p4 = {{p_read38[63:1]}};

assign tmp_10_i_fu_453_p4 = {{p_read11[63:1]}};

assign tmp_11_fu_1008_p3 = {{trunc_ln628_15_fu_1004_p1}, {tmp_8_fu_976_p4}};

assign tmp_11_i1_fu_684_p3 = {{p_read1}, {tmp_10_i1_fu_674_p4}};

assign tmp_11_i_fu_463_p3 = {{p_read}, {tmp_10_i_fu_453_p4}};

assign tmp_12_fu_1032_p4 = {{p_read16[63:3]}};

assign tmp_13_fu_1062_p4 = {{p_read16[63:4]}};

assign tmp_14_fu_1072_p3 = {{trunc_ln628_17_fu_1058_p1}, {tmp_13_fu_1062_p4}};

assign tmp_15_fu_1080_p4 = {{p_Result_16_fu_1046_p5[127:64]}};

assign tmp_1_fu_810_p4 = {{p_read8[63:1]}};

assign tmp_2_fu_840_p4 = {{p_read3[7:1]}};

assign tmp_2_i1_fu_652_p4 = {{p_read39[63:1]}};

assign tmp_2_i_fu_431_p4 = {{p_read12[63:1]}};

assign tmp_3_fu_832_p3 = {{trunc_ln628_12_fu_828_p1}, {tmp_fu_800_p4}};

assign tmp_3_i1_fu_585_p4 = {{p_read38[63:56]}};

assign tmp_3_i_fu_364_p4 = {{p_read11[63:56]}};

assign tmp_4_fu_870_p4 = {{p_read8[63:3]}};

assign tmp_5_fu_892_p4 = {{p_read8[63:4]}};

assign tmp_6_fu_906_p3 = {{trunc_ln628_14_fu_902_p1}, {tmp_5_fu_892_p4}};

assign tmp_7_fu_884_p3 = {{trunc_ln628_13_fu_880_p1}, {tmp_4_fu_870_p4}};

assign tmp_7_i1_fu_666_p3 = {{trunc_ln628_11_fu_662_p1}, {tmp_2_i1_fu_652_p4}};

assign tmp_7_i_fu_445_p3 = {{trunc_ln628_5_fu_441_p1}, {tmp_2_i_fu_431_p4}};

assign tmp_8_fu_976_p4 = {{p_read17[63:1]}};

assign tmp_8_i1_fu_629_p4 = {{p_read20[63:56]}};

assign tmp_8_i_fu_408_p4 = {{p_read47[63:56]}};

assign tmp_9_fu_986_p4 = {{p_read16[63:1]}};

assign tmp_fu_800_p4 = {{p_read9[63:1]}};

assign tmp_i1_fu_562_p4 = {{p_read38[63:62]}};

assign tmp_i_fu_341_p4 = {{p_read11[63:62]}};

assign tmp_s_fu_820_p3 = {{p_read}, {tmp_1_fu_810_p4}};

assign trunc_ln628_10_fu_639_p1 = p_read20[55:0];

assign trunc_ln628_11_fu_662_p1 = p_read38[0:0];

assign trunc_ln628_12_fu_828_p1 = p_read8[0:0];

assign trunc_ln628_13_fu_880_p1 = p_read8[2:0];

assign trunc_ln628_14_fu_902_p1 = p_read8[3:0];

assign trunc_ln628_15_fu_1004_p1 = p_read16[0:0];

assign trunc_ln628_16_fu_1016_p1 = p_read16[2:0];

assign trunc_ln628_17_fu_1058_p1 = p_read16[3:0];

assign trunc_ln628_1_fu_351_p1 = p_read11[61:0];

assign trunc_ln628_2_fu_374_p1 = p_read11[55:0];

assign trunc_ln628_3_fu_395_p1 = p_read12[62:0];

assign trunc_ln628_4_fu_418_p1 = p_read47[55:0];

assign trunc_ln628_5_fu_441_p1 = p_read11[0:0];

assign trunc_ln628_6_fu_549_p1 = p_read38[62:0];

assign trunc_ln628_7_fu_572_p1 = p_read38[61:0];

assign trunc_ln628_8_fu_595_p1 = p_read38[55:0];

assign trunc_ln628_9_fu_616_p1 = p_read39[62:0];

assign trunc_ln628_fu_328_p1 = p_read11[62:0];

assign v1_V_1_fu_732_p3 = ((icmp_ln196_fu_292_p2[0:0] == 1'b1) ? sout2_V_0_sout1_V_0_i47_fu_700_p3 : select_ln121_6_fu_724_p3);

assign v1_V_fu_517_p3 = ((icmp_ln196_fu_292_p2[0:0] == 1'b1) ? sout2_V_0_sout1_V_0_i_fu_479_p3 : select_ln121_1_fu_509_p3);

assign v2_V_4_fu_533_p3 = ((icmp_ln196_fu_292_p2[0:0] == 1'b1) ? p_read1_this_X_read_i_fu_487_p3 : select_ln121_3_fu_525_p3);

assign v2_V_fu_748_p3 = ((icmp_ln196_fu_292_p2[0:0] == 1'b1) ? p_read1_this_X_read_i48_fu_708_p3 : select_ln121_8_fu_740_p3);

assign xor_ln1499_2_fu_1096_p2 = (xor_ln1499_fu_1090_p2 ^ tmp_14_fu_1072_p3);

assign xor_ln1499_fu_1090_p2 = (tmp_15_fu_1080_p4 ^ p_read17);

assign xor_ln186_1_fu_914_p2 = (sext_ln628_fu_866_p1 ^ p_read9);

assign xor_ln186_2_fu_920_p2 = (tmp_7_fu_884_p3 ^ tmp_6_fu_906_p3);

assign xor_ln186_fu_926_p2 = (xor_ln186_2_fu_920_p2 ^ xor_ln186_1_fu_914_p2);

assign zext_ln368_fu_1042_p1 = tmp_12_fu_1032_p4;

assign ap_return_0 = this_dp_cipher_out_read;

assign ap_return_1 = select_ln779_1_fu_968_p3;

assign ap_return_10 = select_ln121_5_fu_716_p3;

assign ap_return_11 = v2_V_fu_748_p3;

assign ap_return_12 = ret_V_fu_794_p2;

assign ap_return_13 = v1_V_fu_517_p3;

assign ap_return_14 = v2_V_4_fu_533_p3;

assign ap_return_15 = v1_V_1_fu_732_p3;

assign ap_return_16 = v2_V_fu_748_p3;

assign ap_return_2 = select_ln779_fu_952_p3;

assign ap_return_3 = select_ln779_3_fu_1126_p3;

assign ap_return_4 = select_ln779_2_fu_1110_p3;

assign ap_return_5 = select_ln196_1_fu_312_p3;

assign ap_return_6 = select_ln779_fu_952_p3;

assign ap_return_7 = select_ln779_2_fu_1110_p3;

assign ap_return_8 = select_ln121_fu_495_p3;

assign ap_return_9 = v2_V_4_fu_533_p3;

assign icmp_ln1031_fu_756_p2 = ((p_read3 > 8'd133) ? 1'b1 : 1'b0);

assign icmp_ln121_fu_503_p2 = ((p_read2 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln196_1_fu_306_p2 = ((p_read2 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln196_fu_292_p2 = ((p_read2 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln56_fu_932_p2 = ((p_read2 == 2'd2) ? 1'b1 : 1'b0);

assign sout1_V_1_sub1_fu_263_i2 = {{trunc_ln628_7_fu_572_p1}, {tmp_i1_fu_562_p4}};

assign sout1_V_1_sub1_fu_263_i3 = {{trunc_ln628_8_fu_595_p1}, {tmp_3_i1_fu_585_p4}};

assign sout1_V_1_sub1_fu_263_i4 = {{trunc_ln628_6_fu_549_p1}, {p_Result_12_fu_541_p3}};

assign sout1_V_sub1_fu_244_i2 = {{trunc_ln628_1_fu_351_p1}, {tmp_i_fu_341_p4}};

assign sout1_V_sub1_fu_244_i3 = {{trunc_ln628_2_fu_374_p1}, {tmp_3_i_fu_364_p4}};

assign sout1_V_sub1_fu_244_i4 = {{trunc_ln628_fu_328_p1}, {p_Result_10_fu_320_p3}};

assign sout2_V_1_sub1_fu_272_i3 = {{trunc_ln628_9_fu_616_p1}, {p_Result_13_fu_608_p3}};

assign sout2_V_1_sub1_fu_272_i4 = {{trunc_ln628_10_fu_639_p1}, {tmp_8_i1_fu_629_p4}};

assign sout2_V_sub1_fu_253_i3 = {{trunc_ln628_3_fu_395_p1}, {p_Result_11_fu_387_p3}};

assign sout2_V_sub1_fu_253_i4 = {{trunc_ln628_4_fu_418_p1}, {tmp_8_i_fu_408_p4}};

endmodule //top_update
