#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Apr 16 01:53:47 2025
# Process ID         : 31780
# Current directory  : C:/FPGA_Verilog_work/Project/Example_3/Example_3.runs/synth_1
# Command line       : vivado.exe -log bit_full_adder.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bit_full_adder.tcl
# Log file           : C:/FPGA_Verilog_work/Project/Example_3/Example_3.runs/synth_1/bit_full_adder.vds
# Journal file       : C:/FPGA_Verilog_work/Project/Example_3/Example_3.runs/synth_1\vivado.jou
# Running On         : AlienwareM15
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 5800H with Radeon Graphics         
# CPU Frequency      : 3194 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 33663 MB
# Swap memory        : 2147 MB
# Total Virtual      : 35811 MB
# Available Virtual  : 14218 MB
#-----------------------------------------------------------
source bit_full_adder.tcl -notrace
