Fitter report for plan_test
Tue May 26 14:17:55 2009
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Pin-Out File
  6. Fitter Resource Usage Summary
  7. Input Pins
  8. Output Pins
  9. All Package Pins
 10. I/O Standard
 11. Dedicated Inputs I/O
 12. Output Pin Default Load For Reported TCO
 13. Fitter Resource Utilization by Entity
 14. Control Signals
 15. Global & Other Fast Signals
 16. Non-Global High Fan-Out Signals
 17. Interconnect Usage Summary
 18. LAB Macrocells
 19. Logic Cell Interconnection
 20. Fitter Device Options
 21. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------+
; Fitter Summary                                                  ;
+-----------------------+-----------------------------------------+
; Fitter Status         ; Successful - Tue May 26 14:17:54 2009   ;
; Quartus II Version    ; 9.0 Build 132 02/25/2009 SJ Web Edition ;
; Revision Name         ; plan_test                               ;
; Top-level Entity Name ; count_cresc_mod_100                     ;
; Family                ; MAX7000S                                ;
; Device                ; EPM7064SLC44-10                         ;
; Timing Models         ; Final                                   ;
; Total macrocells      ; 8 / 64 ( 13 % )                         ;
; Total pins            ; 14 / 36 ( 39 % )                        ;
+-----------------------+-----------------------------------------+


+--------------------------------------------------------------------------------------+
; Fitter Settings                                                                      ;
+----------------------------------------------------+-----------------+---------------+
; Option                                             ; Setting         ; Default Value ;
+----------------------------------------------------+-----------------+---------------+
; Device                                             ; EPM7064SLC44-10 ;               ;
; Use smart compilation                              ; Off             ; Off           ;
; Use TimeQuest Timing Analyzer                      ; Off             ; Off           ;
; Optimize Timing for ECOs                           ; Off             ; Off           ;
; Regenerate full fit report during ECO compiles     ; Off             ; Off           ;
; Optimize IOC Register Placement for Timing         ; On              ; On            ;
; Limit to One Fitting Attempt                       ; Off             ; Off           ;
; Fitter Initial Placement Seed                      ; 1               ; 1             ;
; Slow Slew Rate                                     ; Off             ; Off           ;
; Fitter Effort                                      ; Auto Fit        ; Auto Fit      ;
; Force Fitter to Avoid Periphery Placement Warnings ; Off             ; Off           ;
+----------------------------------------------------+-----------------+---------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Documents and Settings/ENGENHARIA/Desktop/plan_test/plan_test.pin.


+--------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                          ;
+-----------------------------------+--------------------------------------------------------------------+
; Resource                          ; Usage                                                              ;
+-----------------------------------+--------------------------------------------------------------------+
; Logic cells                       ; 8 / 64 ( 13 % )                                                    ;
; Registers                         ; 8 / 64 ( 13 % )                                                    ;
; Number of pterms used             ; 18                                                                 ;
; User inserted logic elements      ; 0                                                                  ;
; I/O pins                          ; 14 / 36 ( 39 % )                                                   ;
;     -- Clock pins                 ; 1 / 2 ( 50 % )                                                     ;
;     -- Dedicated input pins       ; 0 / 2 ( 0 % )                                                      ;
; Global signals                    ; 1                                                                  ;
; Shareable expanders               ; 0 / 64 ( 0 % )                                                     ;
; Parallel expanders                ; 0 / 60 ( 0 % )                                                     ;
; Cells using turbo bit             ; 8 / 64 ( 13 % )                                                    ;
; Maximum fan-out node              ; contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[0] ;
; Maximum fan-out                   ; 8                                                                  ;
; Highest non-global fan-out signal ; contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[0] ;
; Highest non-global fan-out        ; 8                                                                  ;
; Total fan-out                     ; 60                                                                 ;
; Average fan-out                   ; 2.73                                                               ;
+-----------------------------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                           ;
+----------------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+
; Name           ; Pin # ; I/O Bank ; LAB ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; I/O Standard ; Location assigned by ;
+----------------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+
; clock          ; 43    ; --       ; --  ; 8                     ; 0                  ; yes    ; no             ; TTL          ; Fitter               ;
; habilita_clock ; 41    ; --       ; 4   ; 8                     ; 0                  ; no     ; no             ; TTL          ; Fitter               ;
+----------------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                  ;
+-------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+
; Name  ; Pin # ; I/O Bank ; LAB ; Output Register ; Slow Slew Rate ; Open Drain ; TRI Primitive ; I/O Standard ; Location assigned by ; Load  ;
+-------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+
; dz[0] ; 8     ; --       ; 1   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ;
; dz[1] ; 6     ; --       ; 1   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ;
; dz[2] ; 5     ; --       ; 1   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ;
; dz[3] ; 4     ; --       ; 1   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ;
; un[0] ; 21    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ;
; un[1] ; 12    ; --       ; 1   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ;
; un[2] ; 11    ; --       ; 1   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ;
; un[3] ; 9     ; --       ; 1   ; no              ; no             ; no         ; no            ; TTL          ; Fitter               ; 10 pF ;
+-------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+


+-------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                      ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; User Assignment ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; 1        ; 0          ; --       ; GND+           ;        ;              ;         ;                 ;
; 2        ; 1          ; --       ; GND+           ;        ;              ;         ;                 ;
; 3        ; 2          ; --       ; VCC            ; power  ;              ;         ;                 ;
; 4        ; 3          ; --       ; dz[3]          ; output ; TTL          ;         ; N               ;
; 5        ; 4          ; --       ; dz[2]          ; output ; TTL          ;         ; N               ;
; 6        ; 5          ; --       ; dz[1]          ; output ; TTL          ;         ; N               ;
; 7        ; 6          ; --       ; TDI            ; input  ; TTL          ;         ; N               ;
; 8        ; 7          ; --       ; dz[0]          ; output ; TTL          ;         ; N               ;
; 9        ; 8          ; --       ; un[3]          ; output ; TTL          ;         ; N               ;
; 10       ; 9          ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 11       ; 10         ; --       ; un[2]          ; output ; TTL          ;         ; N               ;
; 12       ; 11         ; --       ; un[1]          ; output ; TTL          ;         ; N               ;
; 13       ; 12         ; --       ; TMS            ; input  ; TTL          ;         ; N               ;
; 14       ; 13         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 15       ; 14         ; --       ; VCC            ; power  ;              ;         ;                 ;
; 16       ; 15         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 17       ; 16         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 18       ; 17         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 19       ; 18         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 20       ; 19         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 21       ; 20         ; --       ; un[0]          ; output ; TTL          ;         ; N               ;
; 22       ; 21         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 23       ; 22         ; --       ; VCC            ; power  ;              ;         ;                 ;
; 24       ; 23         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 25       ; 24         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 26       ; 25         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 27       ; 26         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 28       ; 27         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 29       ; 28         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 30       ; 29         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 31       ; 30         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 32       ; 31         ; --       ; TCK            ; input  ; TTL          ;         ; N               ;
; 33       ; 32         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 34       ; 33         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 35       ; 34         ; --       ; VCC            ; power  ;              ;         ;                 ;
; 36       ; 35         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 37       ; 36         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 38       ; 37         ; --       ; TDO            ; output ; TTL          ;         ; N               ;
; 39       ; 38         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 40       ; 39         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 41       ; 40         ; --       ; habilita_clock ; input  ; TTL          ;         ; N               ;
; 42       ; 41         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 43       ; 42         ; --       ; clock          ; input  ; TTL          ;         ; N               ;
; 44       ; 43         ; --       ; GND+           ;        ;              ;         ;                 ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------+
; I/O Standard                                                                                     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; I/O Standard ; Input Vref ; Dedicated Input Pins ; Pins in I/O Bank1 ; Pins in I/O Bank2 ; Total ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; TTL          ; -          ; 1                    ; 0                 ; 0                 ; 1     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+


+---------------------------------------------------------------------+
; Dedicated Inputs I/O                                                ;
+-------+-------+-------+-------+--------------+------------+---------+
; Name  ; Pin # ; Type  ; VCCIO ; I/O Standard ; Input Vref ; Current ;
+-------+-------+-------+-------+--------------+------------+---------+
; clock ; 43    ; Input ; --    ; TTL          ; -          ; 0 mA    ;
+-------+-------+-------+-------+--------------+------------+---------+


+-----------------------------------------------+
; Output Pin Default Load For Reported TCO      ;
+--------------+-------+------------------------+
; I/O Standard ; Load  ; Termination Resistance ;
+--------------+-------+------------------------+
; TTL          ; 10 pF ; Not Available          ;
+--------------+-------+------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                          ;
+-------------------------------------------+------------+------+---------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; Macrocells ; Pins ; Full Hierarchy Name                                                             ; Library Name ;
+-------------------------------------------+------------+------+---------------------------------------------------------------------------------+--------------+
; |count_cresc_mod_100                      ; 8          ; 14   ; |count_cresc_mod_100                                                            ; work         ;
;    |contador_BCD_cresc:inst1|             ; 4          ; 0    ; |count_cresc_mod_100|contador_BCD_cresc:inst1                                   ; work         ;
;       |lpm_counter:lpm_counter_component| ; 4          ; 0    ; |count_cresc_mod_100|contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component ; work         ;
;    |contador_BCD_cresc:inst|              ; 4          ; 0    ; |count_cresc_mod_100|contador_BCD_cresc:inst                                    ; work         ;
;       |lpm_counter:lpm_counter_component| ; 4          ; 0    ; |count_cresc_mod_100|contador_BCD_cresc:inst|lpm_counter:lpm_counter_component  ; work         ;
+-------------------------------------------+------------+------+---------------------------------------------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                           ;
+--------------------------------------------------------------------+----------+---------+--------------+--------+----------------------+------------------+
; Name                                                               ; Location ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ;
+--------------------------------------------------------------------+----------+---------+--------------+--------+----------------------+------------------+
; clock                                                              ; PIN_43   ; 8       ; Clock        ; yes    ; On                   ; --               ;
; contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[0] ; LC17     ; 8       ; Clock enable ; no     ; --                   ; --               ;
; contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[1] ; LC1      ; 8       ; Clock enable ; no     ; --                   ; --               ;
; contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[2] ; LC3      ; 7       ; Clock enable ; no     ; --                   ; --               ;
; contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[3] ; LC4      ; 7       ; Clock enable ; no     ; --                   ; --               ;
; habilita_clock                                                     ; PIN_41   ; 8       ; Clock enable ; no     ; --                   ; --               ;
+--------------------------------------------------------------------+----------+---------+--------------+--------+----------------------+------------------+


+----------------------------------------------------------------------+
; Global & Other Fast Signals                                          ;
+-------+----------+---------+----------------------+------------------+
; Name  ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ;
+-------+----------+---------+----------------------+------------------+
; clock ; PIN_43   ; 8       ; On                   ; --               ;
+-------+----------+---------+----------------------+------------------+


+------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                              ;
+--------------------------------------------------------------------+---------+
; Name                                                               ; Fan-Out ;
+--------------------------------------------------------------------+---------+
; habilita_clock                                                     ; 8       ;
; contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[1] ; 8       ;
; contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[0] ; 8       ;
; contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[3] ; 7       ;
; contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[2] ; 7       ;
; contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[1]  ; 4       ;
; contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[0]  ; 4       ;
; contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[3]  ; 3       ;
; contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2]  ; 3       ;
+--------------------------------------------------------------------+---------+


+-----------------------------------------------+
; Interconnect Usage Summary                    ;
+----------------------------+------------------+
; Interconnect Resource Type ; Usage            ;
+----------------------------+------------------+
; Output enables             ; 0 / 6 ( 0 % )    ;
; PIA buffers                ; 10 / 144 ( 7 % ) ;
+----------------------------+------------------+


+----------------------------------------------------------------------+
; LAB Macrocells                                                       ;
+----------------------------------------+-----------------------------+
; Number of Macrocells  (Average = 2.00) ; Number of LABs  (Total = 2) ;
+----------------------------------------+-----------------------------+
; 0                                      ; 2                           ;
; 1                                      ; 1                           ;
; 2                                      ; 0                           ;
; 3                                      ; 0                           ;
; 4                                      ; 0                           ;
; 5                                      ; 0                           ;
; 6                                      ; 0                           ;
; 7                                      ; 1                           ;
+----------------------------------------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Logic Cell Interconnection                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LAB ; Logic Cell ; Input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Output                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;  A  ; LC1        ; clock, contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[3], contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[2], contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[1], contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[0], habilita_clock                                                                                                                                                                                                                                                                             ; contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[1], un[1], contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[2], contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[3], contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[0], contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[1], contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2], contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[3] ;
;  A  ; LC3        ; clock, contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[1], contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[0], habilita_clock                                                                                                                                                                                                                                                                                                                                                                                                                     ; contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[1], un[2], contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[3], contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[0], contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[1], contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2], contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[3]                                                                     ;
;  A  ; LC4        ; clock, contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[2], contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[1], contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[3], contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[0], habilita_clock                                                                                                                                                                                                                                                                             ; contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[1], contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[3], un[3], contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[0], contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[1], contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2], contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[3]                                                                     ;
;  A  ; LC5        ; clock, contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[3], contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[2], contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[1], contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[0], habilita_clock                                                                                                                                                                                                                                                                             ; dz[0], contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[1], contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2], contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[3]                                                                                                                                                                                                                                                                                ;
;  A  ; LC11       ; clock, contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[3], contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2], contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[1], contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[0], contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[3], contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[2], contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[1], contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[0], habilita_clock ; contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[1], dz[1], contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2], contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[3]                                                                                                                                                                                                                                                                                ;
;  A  ; LC14       ; clock, contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[1], contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[0], contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[3], contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[2], contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[1], contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[0], habilita_clock                                                                                                                                       ; contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[1], dz[2], contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[3]                                                                                                                                                                                                                                                                                                                                                   ;
;  A  ; LC16       ; clock, contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[1], contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2], contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[0], contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[3], contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[3], contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[2], contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[1], contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[0], habilita_clock ; contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[1], contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[3], dz[3]                                                                                                                                                                                                                                                                                                                                                   ;
;  B  ; LC17       ; clock, habilita_clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; un[0], contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[1], contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[2], contador_BCD_cresc:inst1|lpm_counter:lpm_counter_component|dffs[3], contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[0], contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[1], contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[2], contador_BCD_cresc:inst|lpm_counter:lpm_counter_component|dffs[3] ;
+-----+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Fitter Device Options                                         ;
+----------------------------------------------+----------------+
; Option                                       ; Setting        ;
+----------------------------------------------+----------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off            ;
; Enable device-wide reset (DEV_CLRn)          ; Off            ;
; Enable device-wide output enable (DEV_OE)    ; Off            ;
; Enable INIT_DONE output                      ; Off            ;
; Configuration scheme                         ; Passive Serial ;
; Security bit                                 ; Off            ;
; Base pin-out file on sameframe device        ; Off            ;
+----------------------------------------------+----------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Tue May 26 14:17:50 2009
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off plan_test -c plan_test
Info: Selected device EPM7064SLC44-10 for design "plan_test"
Info: Quartus II Fitter was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 153 megabytes
    Info: Processing ended: Tue May 26 14:17:55 2009
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:00


