

================================================================
== Vivado HLS Report for 'Loop_4_proc'
================================================================
* Date:           Tue Mar 17 19:40:39 2020

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        sharpen
* Solution:       hls_target
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.60|      7.33|        0.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2067608|  2067608|  2067608|  2067608|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1  |  2067606|  2067606|         4|          1|          1|  2067604|    yes   |
        +----------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     231|    186|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    129|
|Register         |        -|      -|     263|     64|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     494|    379|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+----+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+----+----+------------+------------+
    |hw_output_V_value_V               |     +    |      0|  29|  13|           8|           8|
    |indvar_flatten_next_fu_140_p2     |     +    |      0|  68|  26|          21|           1|
    |p_hw_output_x_scan_1_fu_160_p2    |     +    |      0|  38|  16|           1|          11|
    |p_hw_output_y_scan_2_fu_166_p2    |     +    |      0|  38|  16|           1|          11|
    |p_475_fu_209_p2                   |     -    |      0|  29|  13|           8|           8|
    |p_479_fu_203_p2                   |     -    |      0|  29|  13|           8|           8|
    |ap_block_pp0_stage0_flag00001001  |    and   |      0|   0|   2|           1|           1|
    |ap_block_state5_io                |    and   |      0|   0|   2|           1|           1|
    |hw_output_V_last_V                |    and   |      0|   0|   2|           1|           1|
    |exitcond7_fu_146_p2               |   icmp   |      0|   0|   6|          11|           9|
    |exitcond_flatten_fu_134_p2        |   icmp   |      0|   0|  13|          21|          16|
    |p_478_fu_245_p2                   |   icmp   |      0|   0|   2|           4|           1|
    |p_480_fu_250_p2                   |   icmp   |      0|   0|   2|           4|           1|
    |tmp_1_fu_172_p2                   |   icmp   |      0|   0|   6|          11|          11|
    |tmp_3_mid1_fu_240_p2              |   icmp   |      0|   0|   6|          11|          11|
    |tmp_s_fu_235_p2                   |   icmp   |      0|   0|   6|          11|           9|
    |ap_block_pp0_stage0_flag00011001  |    or    |      0|   0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|   0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|   0|   2|           1|           1|
    |p_483_fu_289_p3                   |  select  |      0|   0|   6|           1|           6|
    |p_hw_output_x_scan_s_fu_152_p3    |  select  |      0|   0|  11|           1|           1|
    |p_hw_output_y_scan_s_fu_178_p3    |  select  |      0|   0|  11|           1|          11|
    |tmp_15_fu_278_p3                  |  select  |      0|   0|   2|           1|           2|
    |tmp_3_mid2_fu_255_p3              |  select  |      0|   0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|   0|   2|           1|           2|
    +----------------------------------+----------+-------+----+----+------------+------------+
    |Total                             |          |      0| 231| 186|         133|         136|
    +----------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  21|          4|    1|          4|
    |ap_done                                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                         |   9|          2|    1|          2|
    |ap_sig_ioackin_hw_output_V_value_V_ap_ack       |   9|          2|    1|          2|
    |hw_output_V_last_V_blk_n                        |   9|          2|    1|          2|
    |hw_output_V_value_V_blk_n                       |   9|          2|    1|          2|
    |indvar_flatten_reg_100                          |   9|          2|   21|         42|
    |p_delayed_input_stencil_stream_V_value_V_blk_n  |   9|          2|    1|          2|
    |p_hw_output_x_scan_2_reg_123                    |   9|          2|   11|         22|
    |p_hw_output_y_scan_1_phi_fu_115_p4              |   9|          2|   11|         22|
    |p_hw_output_y_scan_1_reg_111                    |   9|          2|   11|         22|
    |p_mul_stencil_stream_V_value_V_blk_n            |   9|          2|    1|          2|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 129|         28|   63|        128|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   3|   0|    3|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_reg_ioackin_hw_output_V_last_V_ap_ack   |   1|   0|    1|          0|
    |ap_reg_ioackin_hw_output_V_value_V_ap_ack  |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_p_471_reg_352             |   8|   0|    8|          0|
    |ap_reg_pp0_iter2_p_475_reg_357             |   8|   0|    8|          0|
    |ap_reg_pp0_iter2_tmp_1_reg_342             |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_tmp_s_reg_373             |   1|   0|    1|          0|
    |exitcond7_reg_321                          |   1|   0|    1|          0|
    |exitcond_flatten_reg_312                   |   1|   0|    1|          0|
    |indvar_flatten_reg_100                     |  21|   0|   21|          0|
    |p_471_reg_352                              |   8|   0|    8|          0|
    |p_475_reg_357                              |   8|   0|    8|          0|
    |p_478_reg_383                              |   1|   0|    1|          0|
    |p_480_reg_388                              |   1|   0|    1|          0|
    |p_hw_output_x_scan_2_reg_123               |  11|   0|   11|          0|
    |p_hw_output_x_scan_s_reg_327               |  11|   0|   11|          0|
    |p_hw_output_y_scan_1_reg_111               |  11|   0|   11|          0|
    |p_hw_output_y_scan_2_reg_337               |  11|   0|   11|          0|
    |p_hw_output_y_scan_s_reg_347               |  11|   0|   11|          0|
    |tmp_12_reg_363                             |   4|   0|    4|          0|
    |tmp_13_reg_368                             |   4|   0|    4|          0|
    |tmp_1_reg_342                              |   1|   0|    1|          0|
    |tmp_3_mid1_reg_378                         |   1|   0|    1|          0|
    |tmp_s_reg_373                              |   1|   0|    1|          0|
    |exitcond7_reg_321                          |  64|  32|    1|          0|
    |exitcond_flatten_reg_312                   |  64|  32|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 263|  64|  137|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                            |  in |    1| ap_ctrl_hs |                Loop_4_proc               | return value |
|ap_rst                                            |  in |    1| ap_ctrl_hs |                Loop_4_proc               | return value |
|ap_start                                          |  in |    1| ap_ctrl_hs |                Loop_4_proc               | return value |
|ap_done                                           | out |    1| ap_ctrl_hs |                Loop_4_proc               | return value |
|ap_continue                                       |  in |    1| ap_ctrl_hs |                Loop_4_proc               | return value |
|ap_idle                                           | out |    1| ap_ctrl_hs |                Loop_4_proc               | return value |
|ap_ready                                          | out |    1| ap_ctrl_hs |                Loop_4_proc               | return value |
|hw_output_V_value_V                               | out |    8|    ap_hs   |            hw_output_V_value_V           |    pointer   |
|hw_output_V_value_V_ap_vld                        | out |    1|    ap_hs   |            hw_output_V_value_V           |    pointer   |
|hw_output_V_value_V_ap_ack                        |  in |    1|    ap_hs   |            hw_output_V_value_V           |    pointer   |
|hw_output_V_last_V                                | out |    1|    ap_hs   |            hw_output_V_last_V            |    pointer   |
|hw_output_V_last_V_ap_vld                         | out |    1|    ap_hs   |            hw_output_V_last_V            |    pointer   |
|hw_output_V_last_V_ap_ack                         |  in |    1|    ap_hs   |            hw_output_V_last_V            |    pointer   |
|p_mul_stencil_stream_V_value_V_dout               |  in |   32|   ap_fifo  |      p_mul_stencil_stream_V_value_V      |    pointer   |
|p_mul_stencil_stream_V_value_V_empty_n            |  in |    1|   ap_fifo  |      p_mul_stencil_stream_V_value_V      |    pointer   |
|p_mul_stencil_stream_V_value_V_read               | out |    1|   ap_fifo  |      p_mul_stencil_stream_V_value_V      |    pointer   |
|p_delayed_input_stencil_stream_V_value_V_dout     |  in |   32|   ap_fifo  | p_delayed_input_stencil_stream_V_value_V |    pointer   |
|p_delayed_input_stencil_stream_V_value_V_empty_n  |  in |    1|   ap_fifo  | p_delayed_input_stencil_stream_V_value_V |    pointer   |
|p_delayed_input_stencil_stream_V_value_V_read     | out |    1|   ap_fifo  | p_delayed_input_stencil_stream_V_value_V |    pointer   |
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	6  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_7 (5)  [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecMemCore(i32* %p_mul_stencil_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_8 (6)  [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecMemCore(i32* %p_delayed_input_stencil_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_9 (7)  [1/1] 0.00ns
newFuncRoot:2  call void (...)* @_ssdm_op_SpecInterface(i32* %p_mul_stencil_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_10 (8)  [1/1] 0.00ns
newFuncRoot:3  call void (...)* @_ssdm_op_SpecInterface(i32* %p_delayed_input_stencil_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_11 (9)  [1/1] 1.59ns
newFuncRoot:4  br label %.preheader


 <State 2>: 7.33ns
ST_2: indvar_flatten (11)  [1/1] 0.00ns
.preheader:0  %indvar_flatten = phi i21 [ 0, %newFuncRoot ], [ %indvar_flatten_next, %.preheader56 ]

ST_2: p_hw_output_y_scan_1 (12)  [1/1] 0.00ns  loc: hls_target.cpp:301
.preheader:1  %p_hw_output_y_scan_1 = phi i11 [ 0, %newFuncRoot ], [ %p_hw_output_y_scan_s, %.preheader56 ]

ST_2: p_hw_output_x_scan_2 (13)  [1/1] 0.00ns
.preheader:2  %p_hw_output_x_scan_2 = phi i11 [ 0, %newFuncRoot ], [ %p_hw_output_x_scan_1, %.preheader56 ]

ST_2: exitcond_flatten (14)  [1/1] 3.15ns
.preheader:3  %exitcond_flatten = icmp eq i21 %indvar_flatten, -29548

ST_2: indvar_flatten_next (15)  [1/1] 2.59ns
.preheader:4  %indvar_flatten_next = add i21 %indvar_flatten, 1

ST_2: StgValue_17 (16)  [1/1] 0.00ns
.preheader:5  br i1 %exitcond_flatten, label %.exitStub, label %.preheader56

ST_2: exitcond7 (19)  [1/1] 2.94ns  loc: hls_target.cpp:301
.preheader56:1  %exitcond7 = icmp eq i11 %p_hw_output_x_scan_2, -130

ST_2: p_hw_output_x_scan_s (20)  [1/1] 2.07ns  loc: hls_target.cpp:301
.preheader56:2  %p_hw_output_x_scan_s = select i1 %exitcond7, i11 0, i11 %p_hw_output_x_scan_2

ST_2: p_hw_output_x_scan_1 (50)  [1/1] 2.33ns  loc: hls_target.cpp:301
.preheader56:32  %p_hw_output_x_scan_1 = add i11 1, %p_hw_output_x_scan_s


 <State 3>: 4.77ns
ST_3: p_hw_output_y_scan_2 (21)  [1/1] 2.33ns  loc: hls_target.cpp:299
.preheader56:3  %p_hw_output_y_scan_2 = add i11 1, %p_hw_output_y_scan_1

ST_3: tmp_1 (23)  [1/1] 2.94ns  loc: hls_target.cpp:334
.preheader56:5  %tmp_1 = icmp eq i11 %p_hw_output_y_scan_1, -971

ST_3: p_hw_output_y_scan_s (25)  [1/1] 2.07ns  loc: hls_target.cpp:301
.preheader56:7  %p_hw_output_y_scan_s = select i1 %exitcond7, i11 %p_hw_output_y_scan_2, i11 %p_hw_output_y_scan_1

ST_3: tmp_value_V_4 (28)  [1/1] 2.45ns  loc: hls_target.cpp:307
.preheader56:10  %tmp_value_V_4 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %p_mul_stencil_stream_V_value_V)

ST_3: tmp_value_V_5 (29)  [1/1] 2.45ns  loc: hls_target.cpp:312
.preheader56:11  %tmp_value_V_5 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %p_delayed_input_stencil_stream_V_value_V)

ST_3: p_471 (30)  [1/1] 0.00ns  loc: hls_target.cpp:318
.preheader56:12  %p_471 = trunc i32 %tmp_value_V_5 to i8

ST_3: p_s (31)  [1/1] 0.00ns  loc: hls_target.cpp:321
.preheader56:13  %p_s = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %tmp_value_V_4, i32 4, i32 7)

ST_3: p_474 (32)  [1/1] 0.00ns  loc: hls_target.cpp:321
.preheader56:14  %p_474 = zext i4 %p_s to i8

ST_3: p_479 (33)  [1/1] 2.32ns  loc: hls_target.cpp:326
.preheader56:15  %p_479 = sub i8 %p_474, %p_471

ST_3: p_475 (34)  [1/1] 2.32ns  loc: hls_target.cpp:322
.preheader56:16  %p_475 = sub i8 %p_471, %p_474

ST_3: tmp_12 (35)  [1/1] 0.00ns  loc: hls_target.cpp:325
.preheader56:17  %tmp_12 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %p_475, i32 4, i32 7)

ST_3: tmp_13 (37)  [1/1] 0.00ns  loc: hls_target.cpp:327
.preheader56:19  %tmp_13 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %p_479, i32 4, i32 7)

ST_3: tmp_s (46)  [1/1] 2.94ns  loc: hls_target.cpp:334
.preheader56:28  %tmp_s = icmp eq i11 %p_hw_output_x_scan_s, -131


 <State 4>: 3.10ns
ST_4: tmp_3_mid1 (22)  [1/1] 2.94ns  loc: hls_target.cpp:334
.preheader56:4  %tmp_3_mid1 = icmp eq i11 %p_hw_output_y_scan_2, -971

ST_4: p_478 (36)  [1/1] 3.10ns  loc: hls_target.cpp:325
.preheader56:18  %p_478 = icmp ne i4 %tmp_12, 0

ST_4: p_480 (38)  [1/1] 3.10ns  loc: hls_target.cpp:327
.preheader56:20  %p_480 = icmp ne i4 %tmp_13, 0


 <State 5>: 2.32ns
ST_5: empty (18)  [1/1] 0.00ns
.preheader56:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2067604, i64 2067604, i64 2067604)

ST_5: tmp_3_mid2 (24)  [1/1] 0.00ns  loc: hls_target.cpp:334 (grouped into LUT with out node tmp_last_V)
.preheader56:6  %tmp_3_mid2 = select i1 %exitcond7, i1 %tmp_3_mid1, i1 %tmp_1

ST_5: tmp_4 (26)  [1/1] 0.00ns  loc: hls_target.cpp:302
.preheader56:8  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

ST_5: StgValue_40 (27)  [1/1] 0.00ns  loc: hls_target.cpp:303
.preheader56:9  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_5: tmp (39)  [1/1] 0.00ns  loc: hls_target.cpp:330 (grouped into LUT with out node p_484)
.preheader56:21  %tmp = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %p_475, i32 2, i32 7)

ST_5: tmp_14 (40)  [1/1] 0.00ns  loc: hls_target.cpp:329 (grouped into LUT with out node p_484)
.preheader56:22  %tmp_14 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %p_475, i32 2, i32 3)

ST_5: tmp_15 (41)  [1/1] 0.00ns  loc: hls_target.cpp:328 (grouped into LUT with out node p_484)
.preheader56:23  %tmp_15 = select i1 %p_480, i2 %tmp_14, i2 0

ST_5: tmp_5_cast (42)  [1/1] 0.00ns  loc: hls_target.cpp:329 (grouped into LUT with out node p_484)
.preheader56:24  %tmp_5_cast = zext i2 %tmp_15 to i6

ST_5: p_483 (43)  [1/1] 0.00ns  loc: hls_target.cpp:329 (grouped into LUT with out node p_484)
.preheader56:25  %p_483 = select i1 %p_478, i6 %tmp, i6 %tmp_5_cast

ST_5: p_483_cast (44)  [1/1] 0.00ns  loc: hls_target.cpp:329 (grouped into LUT with out node p_484)
.preheader56:26  %p_483_cast = zext i6 %p_483 to i8

ST_5: p_484 (45)  [1/1] 2.32ns  loc: hls_target.cpp:331 (out node of the LUT)
.preheader56:27  %p_484 = add i8 %p_483_cast, %p_471

ST_5: tmp_last_V (47)  [1/1] 2.07ns  loc: hls_target.cpp:334 (out node of the LUT)
.preheader56:29  %tmp_last_V = and i1 %tmp_s, %tmp_3_mid2

ST_5: StgValue_49 (48)  [1/1] 0.00ns  loc: hls_target.cpp:339
.preheader56:30  call void @_ssdm_op_Write.ap_auto.volatile.i8P.i1P(i8* %hw_output_V_value_V, i1* %hw_output_V_last_V, i8 %p_484, i1 %tmp_last_V)

ST_5: empty_86 (49)  [1/1] 0.00ns  loc: hls_target.cpp:341
.preheader56:31  %empty_86 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_4)

ST_5: StgValue_51 (51)  [1/1] 0.00ns  loc: hls_target.cpp:301
.preheader56:33  br label %.preheader


 <State 6>: 0.00ns
ST_6: StgValue_52 (53)  [1/1] 0.00ns
.exitStub:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ hw_output_V_value_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ hw_output_V_last_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ p_mul_stencil_stream_V_value_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_delayed_input_stencil_stream_V_value_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7           (specmemcore      ) [ 0000000]
StgValue_8           (specmemcore      ) [ 0000000]
StgValue_9           (specinterface    ) [ 0000000]
StgValue_10          (specinterface    ) [ 0000000]
StgValue_11          (br               ) [ 0111110]
indvar_flatten       (phi              ) [ 0010000]
p_hw_output_y_scan_1 (phi              ) [ 0011000]
p_hw_output_x_scan_2 (phi              ) [ 0010000]
exitcond_flatten     (icmp             ) [ 0011110]
indvar_flatten_next  (add              ) [ 0111110]
StgValue_17          (br               ) [ 0000000]
exitcond7            (icmp             ) [ 0011110]
p_hw_output_x_scan_s (select           ) [ 0011000]
p_hw_output_x_scan_1 (add              ) [ 0111110]
p_hw_output_y_scan_2 (add              ) [ 0010100]
tmp_1                (icmp             ) [ 0010110]
p_hw_output_y_scan_s (select           ) [ 0110110]
tmp_value_V_4        (read             ) [ 0000000]
tmp_value_V_5        (read             ) [ 0000000]
p_471                (trunc            ) [ 0010110]
p_s                  (partselect       ) [ 0000000]
p_474                (zext             ) [ 0000000]
p_479                (sub              ) [ 0000000]
p_475                (sub              ) [ 0010110]
tmp_12               (partselect       ) [ 0010100]
tmp_13               (partselect       ) [ 0010100]
tmp_s                (icmp             ) [ 0010110]
tmp_3_mid1           (icmp             ) [ 0010010]
p_478                (icmp             ) [ 0010010]
p_480                (icmp             ) [ 0010010]
empty                (speclooptripcount) [ 0000000]
tmp_3_mid2           (select           ) [ 0000000]
tmp_4                (specregionbegin  ) [ 0000000]
StgValue_40          (specpipeline     ) [ 0000000]
tmp                  (partselect       ) [ 0000000]
tmp_14               (partselect       ) [ 0000000]
tmp_15               (select           ) [ 0000000]
tmp_5_cast           (zext             ) [ 0000000]
p_483                (select           ) [ 0000000]
p_483_cast           (zext             ) [ 0000000]
p_484                (add              ) [ 0000000]
tmp_last_V           (and              ) [ 0000000]
StgValue_49          (write            ) [ 0000000]
empty_86             (specregionend    ) [ 0000000]
StgValue_51          (br               ) [ 0111110]
StgValue_52          (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="hw_output_V_value_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hw_output_V_value_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="hw_output_V_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hw_output_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_mul_stencil_stream_V_value_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_mul_stencil_stream_V_value_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_delayed_input_stencil_stream_V_value_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_delayed_input_stencil_stream_V_value_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i8P.i1P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_value_V_4_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_value_V_4/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_value_V_5_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_value_V_5/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="StgValue_49_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="0" index="2" bw="1" slack="0"/>
<pin id="94" dir="0" index="3" bw="8" slack="0"/>
<pin id="95" dir="0" index="4" bw="1" slack="0"/>
<pin id="96" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_49/5 "/>
</bind>
</comp>

<comp id="100" class="1005" name="indvar_flatten_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="21" slack="1"/>
<pin id="102" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="indvar_flatten_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="21" slack="0"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="111" class="1005" name="p_hw_output_y_scan_1_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="11" slack="1"/>
<pin id="113" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_hw_output_y_scan_1 (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="p_hw_output_y_scan_1_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="1"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="11" slack="1"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_hw_output_y_scan_1/2 "/>
</bind>
</comp>

<comp id="123" class="1005" name="p_hw_output_x_scan_2_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="11" slack="1"/>
<pin id="125" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_hw_output_x_scan_2 (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="p_hw_output_x_scan_2_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="1"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="11" slack="0"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_hw_output_x_scan_2/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="exitcond_flatten_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="21" slack="0"/>
<pin id="136" dir="0" index="1" bw="21" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="indvar_flatten_next_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="21" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="exitcond7_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="11" slack="0"/>
<pin id="148" dir="0" index="1" bw="11" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_hw_output_x_scan_s_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="11" slack="0"/>
<pin id="155" dir="0" index="2" bw="11" slack="0"/>
<pin id="156" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_hw_output_x_scan_s/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_hw_output_x_scan_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="11" slack="0"/>
<pin id="163" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_hw_output_x_scan_1/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_hw_output_y_scan_2_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="11" slack="1"/>
<pin id="169" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_hw_output_y_scan_2/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="11" slack="1"/>
<pin id="174" dir="0" index="1" bw="11" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="p_hw_output_y_scan_s_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="0" index="1" bw="11" slack="0"/>
<pin id="181" dir="0" index="2" bw="11" slack="1"/>
<pin id="182" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_hw_output_y_scan_s/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="p_471_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_471/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="p_s_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="0" index="2" bw="4" slack="0"/>
<pin id="193" dir="0" index="3" bw="4" slack="0"/>
<pin id="194" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_s/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="p_474_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="0"/>
<pin id="201" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_474/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="p_479_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="0" index="1" bw="8" slack="0"/>
<pin id="206" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_479/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="p_475_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="0" index="1" bw="4" slack="0"/>
<pin id="212" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_475/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_12_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="0" index="1" bw="8" slack="0"/>
<pin id="218" dir="0" index="2" bw="4" slack="0"/>
<pin id="219" dir="0" index="3" bw="4" slack="0"/>
<pin id="220" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_13_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="0" index="1" bw="8" slack="0"/>
<pin id="228" dir="0" index="2" bw="4" slack="0"/>
<pin id="229" dir="0" index="3" bw="4" slack="0"/>
<pin id="230" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_s_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="11" slack="1"/>
<pin id="237" dir="0" index="1" bw="11" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_3_mid1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="11" slack="1"/>
<pin id="242" dir="0" index="1" bw="11" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_mid1/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="p_478_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="1"/>
<pin id="247" dir="0" index="1" bw="4" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_478/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="p_480_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="1"/>
<pin id="252" dir="0" index="1" bw="4" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_480/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_3_mid2_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="3"/>
<pin id="257" dir="0" index="1" bw="1" slack="1"/>
<pin id="258" dir="0" index="2" bw="1" slack="2"/>
<pin id="259" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3_mid2/5 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="6" slack="0"/>
<pin id="262" dir="0" index="1" bw="8" slack="2"/>
<pin id="263" dir="0" index="2" bw="3" slack="0"/>
<pin id="264" dir="0" index="3" bw="4" slack="0"/>
<pin id="265" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_14_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="2" slack="0"/>
<pin id="271" dir="0" index="1" bw="8" slack="2"/>
<pin id="272" dir="0" index="2" bw="3" slack="0"/>
<pin id="273" dir="0" index="3" bw="3" slack="0"/>
<pin id="274" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_15_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="0" index="1" bw="2" slack="0"/>
<pin id="281" dir="0" index="2" bw="2" slack="0"/>
<pin id="282" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_5_cast_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="2" slack="0"/>
<pin id="287" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/5 "/>
</bind>
</comp>

<comp id="289" class="1004" name="p_483_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="0" index="1" bw="6" slack="0"/>
<pin id="292" dir="0" index="2" bw="6" slack="0"/>
<pin id="293" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_483/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_483_cast_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="6" slack="0"/>
<pin id="298" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_483_cast/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="p_484_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="6" slack="0"/>
<pin id="302" dir="0" index="1" bw="8" slack="2"/>
<pin id="303" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_484/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_last_V_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="2"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_last_V/5 "/>
</bind>
</comp>

<comp id="312" class="1005" name="exitcond_flatten_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="316" class="1005" name="indvar_flatten_next_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="21" slack="0"/>
<pin id="318" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="321" class="1005" name="exitcond7_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="1"/>
<pin id="323" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond7 "/>
</bind>
</comp>

<comp id="327" class="1005" name="p_hw_output_x_scan_s_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="11" slack="1"/>
<pin id="329" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_hw_output_x_scan_s "/>
</bind>
</comp>

<comp id="332" class="1005" name="p_hw_output_x_scan_1_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="11" slack="0"/>
<pin id="334" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="p_hw_output_x_scan_1 "/>
</bind>
</comp>

<comp id="337" class="1005" name="p_hw_output_y_scan_2_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="11" slack="1"/>
<pin id="339" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_hw_output_y_scan_2 "/>
</bind>
</comp>

<comp id="342" class="1005" name="tmp_1_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="2"/>
<pin id="344" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="347" class="1005" name="p_hw_output_y_scan_s_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="11" slack="1"/>
<pin id="349" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_hw_output_y_scan_s "/>
</bind>
</comp>

<comp id="352" class="1005" name="p_471_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="2"/>
<pin id="354" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_471 "/>
</bind>
</comp>

<comp id="357" class="1005" name="p_475_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="2"/>
<pin id="359" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_475 "/>
</bind>
</comp>

<comp id="363" class="1005" name="tmp_12_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="1"/>
<pin id="365" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="368" class="1005" name="tmp_13_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="1"/>
<pin id="370" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="373" class="1005" name="tmp_s_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="2"/>
<pin id="375" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="378" class="1005" name="tmp_3_mid1_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="1"/>
<pin id="380" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_mid1 "/>
</bind>
</comp>

<comp id="383" class="1005" name="p_478_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="1"/>
<pin id="385" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_478 "/>
</bind>
</comp>

<comp id="388" class="1005" name="p_480_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="1"/>
<pin id="390" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_480 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="40" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="40" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="97"><net_src comp="74" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="28" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="122"><net_src comp="115" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="126"><net_src comp="28" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="104" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="30" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="104" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="32" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="127" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="34" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="146" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="28" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="127" pin="4"/><net_sink comp="152" pin=2"/></net>

<net id="164"><net_src comp="36" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="152" pin="3"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="36" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="111" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="111" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="38" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="166" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="184"><net_src comp="111" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="188"><net_src comp="84" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="42" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="78" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="197"><net_src comp="44" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="198"><net_src comp="46" pin="0"/><net_sink comp="189" pin=3"/></net>

<net id="202"><net_src comp="189" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="185" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="185" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="199" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="48" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="209" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="223"><net_src comp="44" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="224"><net_src comp="46" pin="0"/><net_sink comp="215" pin=3"/></net>

<net id="231"><net_src comp="48" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="203" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="233"><net_src comp="44" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="234"><net_src comp="46" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="239"><net_src comp="50" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="38" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="52" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="52" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="266"><net_src comp="66" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="22" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="268"><net_src comp="46" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="275"><net_src comp="68" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="22" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="277"><net_src comp="70" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="283"><net_src comp="269" pin="4"/><net_sink comp="278" pin=1"/></net>

<net id="284"><net_src comp="72" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="288"><net_src comp="278" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="260" pin="4"/><net_sink comp="289" pin=1"/></net>

<net id="295"><net_src comp="285" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="299"><net_src comp="289" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="296" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="300" pin="2"/><net_sink comp="90" pin=3"/></net>

<net id="310"><net_src comp="255" pin="3"/><net_sink comp="306" pin=1"/></net>

<net id="311"><net_src comp="306" pin="2"/><net_sink comp="90" pin=4"/></net>

<net id="315"><net_src comp="134" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="140" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="324"><net_src comp="146" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="326"><net_src comp="321" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="330"><net_src comp="152" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="335"><net_src comp="160" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="340"><net_src comp="166" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="345"><net_src comp="172" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="350"><net_src comp="178" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="355"><net_src comp="185" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="360"><net_src comp="209" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="366"><net_src comp="215" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="371"><net_src comp="225" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="376"><net_src comp="235" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="381"><net_src comp="240" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="386"><net_src comp="245" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="391"><net_src comp="250" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="278" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hw_output_V_value_V | {5 }
	Port: hw_output_V_last_V | {5 }
 - Input state : 
	Port: Loop_4_proc : hw_output_V_value_V | {}
	Port: Loop_4_proc : hw_output_V_last_V | {}
	Port: Loop_4_proc : p_mul_stencil_stream_V_value_V | {3 }
	Port: Loop_4_proc : p_delayed_input_stencil_stream_V_value_V | {3 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_17 : 2
		exitcond7 : 1
		p_hw_output_x_scan_s : 2
		p_hw_output_x_scan_1 : 3
	State 3
		p_hw_output_y_scan_s : 1
		p_474 : 1
		p_479 : 2
		p_475 : 2
		tmp_12 : 3
		tmp_13 : 3
	State 4
	State 5
		tmp_15 : 1
		tmp_5_cast : 2
		p_483 : 3
		p_483_cast : 4
		p_484 : 5
		tmp_last_V : 1
		StgValue_49 : 6
		empty_86 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |  indvar_flatten_next_fu_140 |    68   |    26   |
|    add   | p_hw_output_x_scan_1_fu_160 |    38   |    16   |
|          | p_hw_output_y_scan_2_fu_166 |    38   |    16   |
|          |         p_484_fu_300        |    29   |    13   |
|----------|-----------------------------|---------|---------|
|    sub   |         p_479_fu_203        |    29   |    13   |
|          |         p_475_fu_209        |    29   |    13   |
|----------|-----------------------------|---------|---------|
|          |   exitcond_flatten_fu_134   |    0    |    13   |
|          |       exitcond7_fu_146      |    0    |    6    |
|          |         tmp_1_fu_172        |    0    |    6    |
|   icmp   |         tmp_s_fu_235        |    0    |    6    |
|          |      tmp_3_mid1_fu_240      |    0    |    6    |
|          |         p_478_fu_245        |    0    |    2    |
|          |         p_480_fu_250        |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          | p_hw_output_x_scan_s_fu_152 |    0    |    11   |
|          | p_hw_output_y_scan_s_fu_178 |    0    |    11   |
|  select  |      tmp_3_mid2_fu_255      |    0    |    2    |
|          |        tmp_15_fu_278        |    0    |    2    |
|          |         p_483_fu_289        |    0    |    6    |
|----------|-----------------------------|---------|---------|
|    and   |      tmp_last_V_fu_306      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|   read   |   tmp_value_V_4_read_fu_78  |    0    |    0    |
|          |   tmp_value_V_5_read_fu_84  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   StgValue_49_write_fu_90   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |         p_471_fu_185        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |          p_s_fu_189         |    0    |    0    |
|          |        tmp_12_fu_215        |    0    |    0    |
|partselect|        tmp_13_fu_225        |    0    |    0    |
|          |          tmp_fu_260         |    0    |    0    |
|          |        tmp_14_fu_269        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |         p_474_fu_199        |    0    |    0    |
|   zext   |      tmp_5_cast_fu_285      |    0    |    0    |
|          |      p_483_cast_fu_296      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |   231   |   172   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      exitcond7_reg_321     |    1   |
|  exitcond_flatten_reg_312  |    1   |
| indvar_flatten_next_reg_316|   21   |
|   indvar_flatten_reg_100   |   21   |
|        p_471_reg_352       |    8   |
|        p_475_reg_357       |    8   |
|        p_478_reg_383       |    1   |
|        p_480_reg_388       |    1   |
|p_hw_output_x_scan_1_reg_332|   11   |
|p_hw_output_x_scan_2_reg_123|   11   |
|p_hw_output_x_scan_s_reg_327|   11   |
|p_hw_output_y_scan_1_reg_111|   11   |
|p_hw_output_y_scan_2_reg_337|   11   |
|p_hw_output_y_scan_s_reg_347|   11   |
|       tmp_12_reg_363       |    4   |
|       tmp_13_reg_368       |    4   |
|        tmp_1_reg_342       |    1   |
|     tmp_3_mid1_reg_378     |    1   |
|        tmp_s_reg_373       |    1   |
+----------------------------+--------+
|            Total           |   139  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
| p_hw_output_y_scan_1_reg_111 |  p0  |   2  |  11  |   22   ||    9    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |   22   ||  1.588  ||    9    |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   231  |   172  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   139  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   370  |   181  |
+-----------+--------+--------+--------+
