<?xml version="1.0" encoding="UTF-8"?>

<rootTag>
  <Award>
    <AwardTitle>Verification-Aware Algorithmic Synthesis based on Canonical Data Flow Representation</AwardTitle>
    <AwardEffectiveDate>06/01/2007</AwardEffectiveDate>
    <AwardExpirationDate>05/31/2011</AwardExpirationDate>
    <AwardAmount>299640</AwardAmount>
    <AwardInstrument>
      <Value>Continuing grant</Value>
    </AwardInstrument>
    <Organization>
      <Code>05010000</Code>
      <Directorate>
        <LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
      </Directorate>
      <Division>
        <LongName>Division of Computing and Communication Foundations</LongName>
      </Division>
    </Organization>
    <ProgramOfficer>
      <SignBlockName>Sankar Basu</SignBlockName>
    </ProgramOfficer>
    <AbstractNarration>ABSTRACT&lt;br/&gt;NSF Proposal 0702506&lt;br/&gt;PI: Maciej Ciesielski&lt;br/&gt;Inst: U of Massachusetts, Amherst&lt;br/&gt;&lt;br/&gt;Verification-Aware Algorithmic Synthesis based on Canonical Data Flow Representation&lt;br/&gt;&lt;br/&gt;This work proposes a new methodology in algorithmic synthesis and verification for data intensive applications. The proposed work offers a systematic method to perform behavioral transformation of the initial description of designs specified at the algorithmic level using standard programming languages, such as C or C++. Optimization of design specification at the functional or behavioral level, rather than on the register-transfer or gate level, has been shown to have the greatest impact on the quality of synthesized hardware.&lt;br/&gt;&lt;br/&gt;The proposed method is based on a novel canonical representation of the computation, called Taylor Expansion Diagram (TED). As a canonical functional representation, TED represents a class of structural representations, from which one optimized for a particular design objective can be selected. TED will serve as a vehicle to transform initial, "un-timed" algorithmic design specification into a data flow description that will produce architecture optimized for a particular design cost, such as area, latency, power, or performance. The modified data flow graph can be synthesized by a standard high-level synthesis tool to produce an RTL net-list. &lt;br/&gt;&lt;br/&gt;An important aspect of this work is that it performs synthesis in a verification-aware fashion. This is accomplished by favoring those behavioral transformations that are ``verification-friendly'' and by maintaining a record of behavioral transformation history to be used by a formal verification engine. &lt;br/&gt;&lt;br/&gt;The proposed work will culminate in the development of a CAD system for fast architectural exploration for signal processing and algorithm-oriented designs. The prototype system will be distributed on the world-wide web.</AbstractNarration>
    <MinAmdLetterDate>04/26/2007</MinAmdLetterDate>
    <MaxAmdLetterDate>09/02/2010</MaxAmdLetterDate>
    <ARRAAmount/>
    <AwardID>0702506</AwardID>
    <Investigator>
      <FirstName>Maciej</FirstName>
      <LastName>Ciesielski</LastName>
      <EmailAddress>ciesiel@ecs.umass.edu</EmailAddress>
      <StartDate>04/26/2007</StartDate>
      <EndDate/>
      <RoleCode>Principal Investigator</RoleCode>
    </Investigator>
    <Institution>
      <Name>University of Massachusetts Amherst</Name>
      <CityName>Hadley</CityName>
      <ZipCode>010359450</ZipCode>
      <PhoneNumber>4135450698</PhoneNumber>
      <StreetAddress>Research Administration Building</StreetAddress>
      <CountryName>United States</CountryName>
      <StateName>Massachusetts</StateName>
      <StateCode>MA</StateCode>
    </Institution>
    <FoaInformation>
      <Code>0000912</Code>
      <Name>Computer Science</Name>
    </FoaInformation>
    <ProgramElement>
      <Code>1640</Code>
      <Text>INFORMATION TECHNOLOGY RESEARC</Text>
    </ProgramElement>
    <ProgramElement>
      <Code>4710</Code>
      <Text>DES AUTO FOR MICRO &amp; NANO SYS</Text>
    </ProgramElement>
    <ProgramElement>
      <Code>7298</Code>
      <Text>COLLABORATIVE RESEARCH</Text>
    </ProgramElement>
    <ProgramElement>
      <Code>7352</Code>
      <Text>COMPUTING PROCESSES &amp; ARTIFACT</Text>
    </ProgramElement>
    <ProgramReference>
      <Code>9218</Code>
      <Text>BASIC RESEARCH &amp; HUMAN RESORCS</Text>
    </ProgramReference>
    <ProgramReference>
      <Code>HPCC</Code>
      <Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
    </ProgramReference>
    <ProgramReference>
      <Code>5918</Code>
      <Text>FRANCE</Text>
    </ProgramReference>
    <ProgramReference>
      <Code>5979</Code>
      <Text>Europe and Eurasia</Text>
    </ProgramReference>
    <ProgramReference>
      <Code>5980</Code>
      <Text>WESTERN EUROPE PROGRAM</Text>
    </ProgramReference>
  </Award>
</rootTag>
