{"experiment": {"id":  "e98386",
	 	"name": "Design and characterization of voltage mode buffer Frequency Response (Vin v/s Frequency)",
	 	"discipline_id": "cse",
	        "institute_id": "iiith",
	        "developers": [{"name": "Vijay Shankara", "email": "vijay.p@iiit.ac.in"}],
	        "hosting_info": [{"hosting_status": "hosted", "hosted_on": "institute", "hosted_url": "http://cse30-iiith.vlabs.ac.in/"}],
	        "integration_level": 4,
	        "assets": [{"asset_type": "image", "path": "https://github.com/Virtual-Labs/analog-cmos-vlsi-circuit-design-iiith.git"},
	 	           {"asset_type": "video", "path": "https://github.com/Virtual-Labs/analog-cmos-vlsi-circuit-design-iiith.git"}],
	 	"overview": "This experiment deals with Design and characterization of voltage mode buffer",
	 	"sections" : ["Introduction and Theory", 
 			      "Objective", 
 			      "Experiment", 
 			      "Procedure", 
 			      "Further Readings",
                              "Feedback"
                              ]		
		}
}
