Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 211650ebea85420f8cf47f9edc201723 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot spi_receive_tbh_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.spi_receive_tbh xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "spi_receive_tbh_time_impl.sdf", for root module "spi_receive_tbh/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "spi_receive_tbh_time_impl.sdf", for root module "spi_receive_tbh/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.SPI_Slave
Compiling module simprims_ver.FDRE(XON="FALSE")
Compiling module xil_defaultlib.fifo_generator_0_xpm_cdc_gray
Compiling module xil_defaultlib.fifo_generator_0_xpm_cdc_gray__1
Compiling module xil_defaultlib.fifo_generator_0_clk_x_pntrs
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.fifo_generator_0_rd_status_flags...
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.fifo_generator_0_rd_bin_cntr
Compiling module xil_defaultlib.fifo_generator_0_rd_logic
Compiling module xil_defaultlib.fifo_generator_0_wr_status_flags...
Compiling module xil_defaultlib.fifo_generator_0_wr_bin_cntr
Compiling module xil_defaultlib.fifo_generator_0_wr_logic
Compiling module simprims_ver.RB18_INTERNAL_VLOG(RAM_MODE="SDP...
Compiling module simprims_ver.RAMB18E1(RAM_MODE="SDP",READ_WID...
Compiling module xil_defaultlib.fifo_generator_0_blk_mem_gen_pri...
Compiling module xil_defaultlib.fifo_generator_0_blk_mem_gen_pri...
Compiling module xil_defaultlib.fifo_generator_0_blk_mem_gen_gen...
Compiling module xil_defaultlib.fifo_generator_0_blk_mem_gen_top
Compiling module xil_defaultlib.fifo_generator_0_blk_mem_gen_v8_...
Compiling module xil_defaultlib.fifo_generator_0_blk_mem_gen_v8_...
Compiling module xil_defaultlib.fifo_generator_0_memory
Compiling module xil_defaultlib.fifo_generator_0_fifo_generator_...
Compiling module xil_defaultlib.fifo_generator_0_fifo_generator_...
Compiling module xil_defaultlib.fifo_generator_0_fifo_generator_...
Compiling module xil_defaultlib.fifo_generator_0_fifo_generator_...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.spi_frame_decoder
Compiling module xil_defaultlib.spi_func_decoder
Compiling module simprims_ver.SRL16E_default
Compiling module xil_defaultlib.spi_frame_encoder
Compiling module xil_defaultlib.spi_func_encoder
Compiling module xil_defaultlib.fifo_generator_0_xpm_cdc_gray_HD...
Compiling module xil_defaultlib.fifo_generator_0_xpm_cdc_gray__1...
Compiling module xil_defaultlib.fifo_generator_0_clk_x_pntrs_HD7
Compiling module xil_defaultlib.fifo_generator_0_rd_status_flags...
Compiling module xil_defaultlib.fifo_generator_0_rd_bin_cntr_HD1...
Compiling module xil_defaultlib.fifo_generator_0_rd_logic_HD10
Compiling module xil_defaultlib.fifo_generator_0_wr_status_flags...
Compiling module xil_defaultlib.fifo_generator_0_wr_bin_cntr_HD1...
Compiling module xil_defaultlib.fifo_generator_0_wr_logic_HD13
Compiling module xil_defaultlib.fifo_generator_0_blk_mem_gen_pri...
Compiling module xil_defaultlib.fifo_generator_0_blk_mem_gen_pri...
Compiling module xil_defaultlib.fifo_generator_0_blk_mem_gen_gen...
Compiling module xil_defaultlib.fifo_generator_0_blk_mem_gen_top...
Compiling module xil_defaultlib.fifo_generator_0_blk_mem_gen_v8_...
Compiling module xil_defaultlib.fifo_generator_0_blk_mem_gen_v8_...
Compiling module xil_defaultlib.fifo_generator_0_memory_HD16
Compiling module xil_defaultlib.fifo_generator_0_fifo_generator_...
Compiling module xil_defaultlib.fifo_generator_0_fifo_generator_...
Compiling module xil_defaultlib.fifo_generator_0_fifo_generator_...
Compiling module xil_defaultlib.fifo_generator_0_fifo_generator_...
Compiling module xil_defaultlib.fifo_generator_0_HD2
Compiling module xil_defaultlib.spi_receive
Compiling module xil_defaultlib.spi_receive_tbh
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_receive_tbh_time_impl
