### function description
![functional block](figures/fuctional_block.png)

* media interface
> copper interface
>MDI[3:0]
>the MDI pins should be terminated externally with 100 ohm differential impedance and connected to an RJ-45 connector through magnetics

* fiber
>S_IN, S_OUT, SD pins

>the input and output buffers of the SERDES interface are internally terminated by programmable 75/50 ohm impedance, **no external termination is required**
SERDES I/Os = Current Mode Logic(CML) buffers

**插入子主题**
**高速电路（PECL，LVECL，CML，LVDS）原理和应用**

关注点：
* 低功耗
* 噪声特性
* 标准的输入输出电路结构（直流偏置， 终端匹配

TTL -> ECL(emmit coupling logic)(10Gbps)
**TTL，CMOS，ECL逻辑**
首先TTL是BJT工艺，但是也算是数字集成电路。ECL也是BJT，

其次是各逻辑门的电平：

