(DELAYFILE
(SDFVERSION "OVI 2.1")
(DESIGN "MAINSYSTEM")
(DATE "Sat Mar 21 16:02:33 2020")
(VENDOR "osu018_stdcells")
(PROGRAM "Synopsys Design Compiler cmos")
(VERSION "O-2018.06-SP3")
(DIVIDER /)
(VOLTAGE 1.80:1.80:1.80)
(PROCESS "typical")
(TEMPERATURE 25.00:25.00:25.00)
(TIMESCALE 1ns)
(CELL
  (CELLTYPE "MAINSYSTEM")
  (INSTANCE)
  (DELAY
    (ABSOLUTE
    (INTERCONNECT WRAP_SRAM_01/Breq_reg/Q Arbiter_01/U5/A (0.000:0.000:0.000))
    (INTERCONNECT Breq Arbiter_01/U4/A (0.000:0.000:0.000))
    (INTERCONNECT Arbiter_01/U5/Y Arbiter_01/U4/B (0.000:0.000:0.000))
    (INTERCONNECT Breq Arbiter_01/U3/A (0.000:0.000:0.000))
    (INTERCONNECT Arbiter_01/U3/Y Arbiter_01/U2/A (0.000:0.000:0.000))
    (INTERCONNECT Arbiter_01/U5/Y Arbiter_01/U2/B (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/Breq_reg/Q Arbiter_01/U2/C (0.000:0.000:0.000))
    (INTERCONNECT Arbiter_01/U2/Y Arbiter_01/U1/A (0.000:0.000:0.000))
    (INTERCONNECT Arbiter_01/U1/Y WRAP_UART_01/U38/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U38/Y WRAP_UART_01/U37/B (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/Breq_reg/Q WRAP_UART_01/U37/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/IntEnable_reg/Q WRAP_UART_01/U37/S (0.000:0.000:0.000))
    (INTERCONNECT AddressBus[28] WRAP_UART_01/U36/A (0.000:0.000:0.000))
    (INTERCONNECT AddressBus[31] WRAP_UART_01/U35/A (0.000:0.000:0.000))
    (INTERCONNECT AddressBus[30] WRAP_UART_01/U35/B (0.000:0.000:0.000))
    (INTERCONNECT AddressBus[29] WRAP_UART_01/U34/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U36/Y WRAP_UART_01/U34/B (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U35/Y WRAP_UART_01/U34/C (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U34/Y WRAP_UART_01/U33/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U33/Y WRAP_UART_01/U32/A (0.000:0.000:0.000))
    (INTERCONNECT bReset WRAP_UART_01/U32/B (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U37/Y WRAP_UART_01/U31/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U32/Y WRAP_UART_01/U31/B (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/IntEnable_reg/Q WRAP_UART_01/U30/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U34/Y WRAP_UART_01/U30/B (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/IntEnable_reg/Q WRAP_UART_01/U29/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U30/Y WRAP_UART_01/U29/B (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U30/Y WRAP_UART_01/U28/A (0.000:0.000:0.000))
    (INTERCONNECT AddressBus[0] WRAP_UART_01/U27/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U29/Y WRAP_UART_01/U27/B (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/Load_XMT_datareg_reg/Q WRAP_UART_01/U27/C (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U28/Y WRAP_UART_01/U27/D (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U27/Y WRAP_UART_01/U26/A (0.000:0.000:0.000))
    (INTERCONNECT AddressBus[1] WRAP_UART_01/U25/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U29/Y WRAP_UART_01/U25/B (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/Byte_ready_reg/Q WRAP_UART_01/U25/C (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U28/Y WRAP_UART_01/U25/D (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U25/Y WRAP_UART_01/U24/A (0.000:0.000:0.000))
    (INTERCONNECT AddressBus[2] WRAP_UART_01/U23/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U29/Y WRAP_UART_01/U23/B (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/T_byte_reg/Q WRAP_UART_01/U23/C (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U28/Y WRAP_UART_01/U23/D (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U23/Y WRAP_UART_01/U22/A (0.000:0.000:0.000))
    (INTERCONNECT DataBus[7] WRAP_UART_01/U21/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U83/Y WRAP_UART_01/U21/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U29/Y WRAP_UART_01/U21/B (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/InData_reg\[7\]/Q WRAP_UART_01/U21/C (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U28/Y WRAP_UART_01/U21/D (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U21/Y WRAP_UART_01/U20/A (0.000:0.000:0.000))
    (INTERCONNECT DataBus[6] WRAP_UART_01/U19/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/DataBus_tri\[6\]/Y WRAP_UART_01/U19/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U29/Y WRAP_UART_01/U19/B (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/InData_reg\[6\]/Q WRAP_UART_01/U19/C (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U28/Y WRAP_UART_01/U19/D (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U19/Y WRAP_UART_01/U18/A (0.000:0.000:0.000))
    (INTERCONNECT DataBus[5] WRAP_UART_01/U17/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/DataBus_tri\[5\]/Y WRAP_UART_01/U17/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U29/Y WRAP_UART_01/U17/B (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/InData_reg\[5\]/Q WRAP_UART_01/U17/C (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U28/Y WRAP_UART_01/U17/D (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U17/Y WRAP_UART_01/U16/A (0.000:0.000:0.000))
    (INTERCONNECT DataBus[4] WRAP_UART_01/U15/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/DataBus_tri\[4\]/Y WRAP_UART_01/U15/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U29/Y WRAP_UART_01/U15/B (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/InData_reg\[4\]/Q WRAP_UART_01/U15/C (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U28/Y WRAP_UART_01/U15/D (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U15/Y WRAP_UART_01/U14/A (0.000:0.000:0.000))
    (INTERCONNECT DataBus[3] WRAP_UART_01/U13/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/DataBus_tri\[3\]/Y WRAP_UART_01/U13/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U29/Y WRAP_UART_01/U13/B (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/InData_reg\[3\]/Q WRAP_UART_01/U13/C (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U28/Y WRAP_UART_01/U13/D (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U13/Y WRAP_UART_01/U12/A (0.000:0.000:0.000))
    (INTERCONNECT DataBus[2] WRAP_UART_01/U11/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/DataBus_tri\[2\]/Y WRAP_UART_01/U11/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U29/Y WRAP_UART_01/U11/B (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/InData_reg\[2\]/Q WRAP_UART_01/U11/C (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U28/Y WRAP_UART_01/U11/D (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U11/Y WRAP_UART_01/U10/A (0.000:0.000:0.000))
    (INTERCONNECT DataBus[1] WRAP_UART_01/U9/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/DataBus_tri\[1\]/Y WRAP_UART_01/U9/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U29/Y WRAP_UART_01/U9/B (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/InData_reg\[1\]/Q WRAP_UART_01/U9/C (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U28/Y WRAP_UART_01/U9/D (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U9/Y WRAP_UART_01/U8/A (0.000:0.000:0.000))
    (INTERCONNECT DataBus[0] WRAP_UART_01/U7/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/DataBus_tri\[0\]/Y WRAP_UART_01/U7/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U29/Y WRAP_UART_01/U7/B (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/InData_reg\[0\]/Q WRAP_UART_01/U7/C (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U28/Y WRAP_UART_01/U7/D (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U7/Y WRAP_UART_01/U6/A (0.000:0.000:0.000))
    (INTERCONNECT bReset WRAP_UART_01/U5/A (0.000:0.000:0.000))
    (INTERCONNECT Arbiter_01/U1/Y WRAP_UART_01/U4/B (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U33/Y WRAP_UART_01/U4/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/IntEnable_reg/Q WRAP_UART_01/U4/S (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U5/Y WRAP_UART_01/U3/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U4/Y WRAP_UART_01/U3/B (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/IntEnable_reg/Q WRAP_UART_01/ControlBus_tri/EN (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U31/Y WRAP_UART_01/Breq_reg/D (0.000:0.000:0.000))
    (INTERCONNECT clk WRAP_UART_01/Breq_reg/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U6/Y WRAP_UART_01/InData_reg\[0\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk WRAP_UART_01/InData_reg\[0\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U8/Y WRAP_UART_01/InData_reg\[1\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk WRAP_UART_01/InData_reg\[1\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U10/Y WRAP_UART_01/InData_reg\[2\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk WRAP_UART_01/InData_reg\[2\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U12/Y WRAP_UART_01/InData_reg\[3\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk WRAP_UART_01/InData_reg\[3\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U14/Y WRAP_UART_01/InData_reg\[4\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk WRAP_UART_01/InData_reg\[4\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U16/Y WRAP_UART_01/InData_reg\[5\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk WRAP_UART_01/InData_reg\[5\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U18/Y WRAP_UART_01/InData_reg\[6\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk WRAP_UART_01/InData_reg\[6\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U20/Y WRAP_UART_01/InData_reg\[7\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk WRAP_UART_01/InData_reg\[7\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U22/Y WRAP_UART_01/T_byte_reg/D (0.000:0.000:0.000))
    (INTERCONNECT clk WRAP_UART_01/T_byte_reg/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U24/Y WRAP_UART_01/Byte_ready_reg/D (0.000:0.000:0.000))
    (INTERCONNECT clk WRAP_UART_01/Byte_ready_reg/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U26/Y WRAP_UART_01/Load_XMT_datareg_reg/D (0.000:0.000:0.000))
    (INTERCONNECT clk WRAP_UART_01/Load_XMT_datareg_reg/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/U3/Y WRAP_UART_01/IntEnable_reg/D (0.000:0.000:0.000))
    (INTERCONNECT clk WRAP_UART_01/IntEnable_reg/CLK (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/bit_count_reg\[1\]/Q UART_XMTR_01/datapath/U95/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/bit_count_reg\[2\]/Q UART_XMTR_01/datapath/U95/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/bit_count_reg\[0\]/Q UART_XMTR_01/datapath/U94/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U95/Y UART_XMTR_01/datapath/U94/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/bit_count_reg\[3\]/Q UART_XMTR_01/datapath/U94/C (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/Load_XMT_DR_reg/Q UART_XMTR_01/datapath/U93/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/InData_reg\[5\]/Q UART_XMTR_01/datapath/U92/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/XMT_datareg_reg\[5\]/Q UART_XMTR_01/datapath/U92/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U93/Y UART_XMTR_01/datapath/U92/S (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U92/Y UART_XMTR_01/datapath/U91/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/InData_reg\[6\]/Q UART_XMTR_01/datapath/U90/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/XMT_datareg_reg\[6\]/Q UART_XMTR_01/datapath/U90/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U93/Y UART_XMTR_01/datapath/U90/S (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U90/Y UART_XMTR_01/datapath/U89/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/InData_reg\[7\]/Q UART_XMTR_01/datapath/U88/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/XMT_datareg_reg\[7\]/Q UART_XMTR_01/datapath/U88/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U93/Y UART_XMTR_01/datapath/U88/S (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U88/Y UART_XMTR_01/datapath/U87/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/Load_XMT_shftreg_reg/Q UART_XMTR_01/datapath/U86/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/start_reg/Q UART_XMTR_01/datapath/U85/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U86/Y UART_XMTR_01/datapath/U84/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U85/Y UART_XMTR_01/datapath/U84/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/clear_reg/Q UART_XMTR_01/datapath/U83/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/shift_reg/Q UART_XMTR_01/datapath/U83/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U93/Y UART_XMTR_01/datapath/U83/C (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U84/Y UART_XMTR_01/datapath/U82/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U83/Y UART_XMTR_01/datapath/U82/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U82/Y UART_XMTR_01/datapath/U81/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/shift_reg/Q UART_XMTR_01/datapath/U81/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/bit_count_reg\[0\]/Q UART_XMTR_01/datapath/U81/C (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U81/Y UART_XMTR_01/datapath/U80/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U80/Y UART_XMTR_01/datapath/U79/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/bit_count_reg\[1\]/Q UART_XMTR_01/datapath/U79/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/bit_count_reg\[2\]/Q UART_XMTR_01/datapath/U79/C (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/shift_reg/Q UART_XMTR_01/datapath/U78/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/bit_count_reg\[0\]/Q UART_XMTR_01/datapath/U77/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U78/Y UART_XMTR_01/datapath/U77/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U82/Y UART_XMTR_01/datapath/U77/C (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U77/Y UART_XMTR_01/datapath/U76/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/bit_count_reg\[1\]/Q UART_XMTR_01/datapath/U75/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U78/Y UART_XMTR_01/datapath/U75/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U76/Y UART_XMTR_01/datapath/U75/C (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U75/Y UART_XMTR_01/datapath/U74/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U78/Y UART_XMTR_01/datapath/U73/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/bit_count_reg\[2\]/Q UART_XMTR_01/datapath/U73/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U74/Y UART_XMTR_01/datapath/U73/C (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U73/Y UART_XMTR_01/datapath/U72/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U79/Y UART_XMTR_01/datapath/U71/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U72/Y UART_XMTR_01/datapath/U71/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/bit_count_reg\[3\]/Q UART_XMTR_01/datapath/U71/S (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U80/Y UART_XMTR_01/datapath/U70/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/bit_count_reg\[1\]/Q UART_XMTR_01/datapath/U70/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U70/Y UART_XMTR_01/datapath/U69/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U74/Y UART_XMTR_01/datapath/U69/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/bit_count_reg\[2\]/Q UART_XMTR_01/datapath/U69/S (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U81/Y UART_XMTR_01/datapath/U68/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U76/Y UART_XMTR_01/datapath/U68/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/bit_count_reg\[1\]/Q UART_XMTR_01/datapath/U68/S (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/bit_count_reg\[0\]/Q UART_XMTR_01/datapath/U67/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/shift_reg/Q UART_XMTR_01/datapath/U66/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U67/Y UART_XMTR_01/datapath/U66/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U67/Y UART_XMTR_01/datapath/U65/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U66/Y UART_XMTR_01/datapath/U65/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U82/Y UART_XMTR_01/datapath/U65/S (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/start_reg/Q UART_XMTR_01/datapath/U64/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U78/Y UART_XMTR_01/datapath/U64/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U86/Y UART_XMTR_01/datapath/U64/C (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U64/Y UART_XMTR_01/datapath/U63/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U93/Y UART_XMTR_01/datapath/U63/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/XMT_shftreg_reg\[8\]/Q UART_XMTR_01/datapath/U62/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/XMT_datareg_reg\[7\]/Q UART_XMTR_01/datapath/U62/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U63/Y UART_XMTR_01/datapath/U62/S (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U63/Y UART_XMTR_01/datapath/U61/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U86/Y UART_XMTR_01/datapath/U61/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U62/Y UART_XMTR_01/datapath/U60/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U61/Y UART_XMTR_01/datapath/U60/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/XMT_shftreg_reg\[7\]/Q UART_XMTR_01/datapath/U59/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/Load_XMT_shftreg_reg/Q UART_XMTR_01/datapath/U58/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U63/Y UART_XMTR_01/datapath/U58/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U61/Y UART_XMTR_01/datapath/U57/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/XMT_datareg_reg\[6\]/Q UART_XMTR_01/datapath/U56/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U58/Y UART_XMTR_01/datapath/U56/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/XMT_shftreg_reg\[8\]/Q UART_XMTR_01/datapath/U56/C (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U57/Y UART_XMTR_01/datapath/U56/D (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U63/Y UART_XMTR_01/datapath/U55/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U59/Y UART_XMTR_01/datapath/U55/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U56/Y UART_XMTR_01/datapath/U55/C (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/XMT_shftreg_reg\[6\]/Q UART_XMTR_01/datapath/U54/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/XMT_datareg_reg\[5\]/Q UART_XMTR_01/datapath/U53/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U58/Y UART_XMTR_01/datapath/U53/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/XMT_shftreg_reg\[7\]/Q UART_XMTR_01/datapath/U53/C (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U57/Y UART_XMTR_01/datapath/U53/D (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U63/Y UART_XMTR_01/datapath/U52/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U54/Y UART_XMTR_01/datapath/U52/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U53/Y UART_XMTR_01/datapath/U52/C (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/XMT_shftreg_reg\[5\]/Q UART_XMTR_01/datapath/U51/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U58/Y UART_XMTR_01/datapath/U50/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/XMT_datareg_reg\[4\]/Q UART_XMTR_01/datapath/U50/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/XMT_shftreg_reg\[6\]/Q UART_XMTR_01/datapath/U50/C (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U57/Y UART_XMTR_01/datapath/U50/D (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U63/Y UART_XMTR_01/datapath/U49/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U51/Y UART_XMTR_01/datapath/U49/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U50/Y UART_XMTR_01/datapath/U49/C (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/XMT_shftreg_reg\[4\]/Q UART_XMTR_01/datapath/U48/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U58/Y UART_XMTR_01/datapath/U47/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/XMT_datareg_reg\[3\]/Q UART_XMTR_01/datapath/U47/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/XMT_shftreg_reg\[5\]/Q UART_XMTR_01/datapath/U47/C (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U57/Y UART_XMTR_01/datapath/U47/D (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U63/Y UART_XMTR_01/datapath/U46/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U48/Y UART_XMTR_01/datapath/U46/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U47/Y UART_XMTR_01/datapath/U46/C (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/XMT_shftreg_reg\[3\]/Q UART_XMTR_01/datapath/U45/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U58/Y UART_XMTR_01/datapath/U44/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/XMT_datareg_reg\[2\]/Q UART_XMTR_01/datapath/U44/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/XMT_shftreg_reg\[4\]/Q UART_XMTR_01/datapath/U44/C (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U57/Y UART_XMTR_01/datapath/U44/D (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U63/Y UART_XMTR_01/datapath/U43/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U45/Y UART_XMTR_01/datapath/U43/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U44/Y UART_XMTR_01/datapath/U43/C (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/XMT_shftreg_reg\[2\]/Q UART_XMTR_01/datapath/U42/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U58/Y UART_XMTR_01/datapath/U41/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/XMT_datareg_reg\[1\]/Q UART_XMTR_01/datapath/U41/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/XMT_shftreg_reg\[3\]/Q UART_XMTR_01/datapath/U41/C (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U57/Y UART_XMTR_01/datapath/U41/D (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U63/Y UART_XMTR_01/datapath/U40/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U42/Y UART_XMTR_01/datapath/U40/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U41/Y UART_XMTR_01/datapath/U40/C (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/Load_XMT_DR_reg/Q UART_XMTR_01/datapath/U39/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U85/Y UART_XMTR_01/datapath/U39/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/XMT_shftreg_reg\[0\]/Q UART_XMTR_01/datapath/U39/C (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/XMT_shftreg_reg\[1\]/Q UART_XMTR_01/datapath/U38/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U39/Y UART_XMTR_01/datapath/U37/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U38/Y UART_XMTR_01/datapath/U37/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U63/Y UART_XMTR_01/datapath/U37/S (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U58/Y UART_XMTR_01/datapath/U36/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U37/Y UART_XMTR_01/datapath/U36/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U58/Y UART_XMTR_01/datapath/U35/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/XMT_datareg_reg\[0\]/Q UART_XMTR_01/datapath/U35/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/XMT_shftreg_reg\[2\]/Q UART_XMTR_01/datapath/U35/C (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U57/Y UART_XMTR_01/datapath/U35/D (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U63/Y UART_XMTR_01/datapath/U34/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U38/Y UART_XMTR_01/datapath/U34/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U35/Y UART_XMTR_01/datapath/U34/C (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/InData_reg\[0\]/Q UART_XMTR_01/datapath/U33/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/XMT_datareg_reg\[0\]/Q UART_XMTR_01/datapath/U33/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U93/Y UART_XMTR_01/datapath/U33/S (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U33/Y UART_XMTR_01/datapath/U32/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/InData_reg\[1\]/Q UART_XMTR_01/datapath/U31/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/XMT_datareg_reg\[1\]/Q UART_XMTR_01/datapath/U31/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U93/Y UART_XMTR_01/datapath/U31/S (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U31/Y UART_XMTR_01/datapath/U30/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/InData_reg\[2\]/Q UART_XMTR_01/datapath/U29/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/XMT_datareg_reg\[2\]/Q UART_XMTR_01/datapath/U29/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U93/Y UART_XMTR_01/datapath/U29/S (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U29/Y UART_XMTR_01/datapath/U28/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/InData_reg\[3\]/Q UART_XMTR_01/datapath/U27/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/XMT_datareg_reg\[3\]/Q UART_XMTR_01/datapath/U27/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U93/Y UART_XMTR_01/datapath/U27/S (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U27/Y UART_XMTR_01/datapath/U26/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/InData_reg\[4\]/Q UART_XMTR_01/datapath/U25/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/XMT_datareg_reg\[4\]/Q UART_XMTR_01/datapath/U25/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U93/Y UART_XMTR_01/datapath/U25/S (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U25/Y UART_XMTR_01/datapath/U24/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U36/Y UART_XMTR_01/datapath/XMT_shftreg_reg\[0\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk UART_XMTR_01/datapath/XMT_shftreg_reg\[0\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT bReset UART_XMTR_01/datapath/XMT_shftreg_reg\[0\]/S (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U34/Y UART_XMTR_01/datapath/XMT_shftreg_reg\[1\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk UART_XMTR_01/datapath/XMT_shftreg_reg\[1\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT bReset UART_XMTR_01/datapath/XMT_shftreg_reg\[1\]/S (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U32/Y UART_XMTR_01/datapath/XMT_datareg_reg\[0\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk UART_XMTR_01/datapath/XMT_datareg_reg\[0\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT bReset UART_XMTR_01/datapath/XMT_datareg_reg\[0\]/R (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U40/Y UART_XMTR_01/datapath/XMT_shftreg_reg\[2\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk UART_XMTR_01/datapath/XMT_shftreg_reg\[2\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT bReset UART_XMTR_01/datapath/XMT_shftreg_reg\[2\]/S (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U30/Y UART_XMTR_01/datapath/XMT_datareg_reg\[1\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk UART_XMTR_01/datapath/XMT_datareg_reg\[1\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT bReset UART_XMTR_01/datapath/XMT_datareg_reg\[1\]/R (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U43/Y UART_XMTR_01/datapath/XMT_shftreg_reg\[3\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk UART_XMTR_01/datapath/XMT_shftreg_reg\[3\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT bReset UART_XMTR_01/datapath/XMT_shftreg_reg\[3\]/S (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U28/Y UART_XMTR_01/datapath/XMT_datareg_reg\[2\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk UART_XMTR_01/datapath/XMT_datareg_reg\[2\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT bReset UART_XMTR_01/datapath/XMT_datareg_reg\[2\]/R (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U46/Y UART_XMTR_01/datapath/XMT_shftreg_reg\[4\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk UART_XMTR_01/datapath/XMT_shftreg_reg\[4\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT bReset UART_XMTR_01/datapath/XMT_shftreg_reg\[4\]/S (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U26/Y UART_XMTR_01/datapath/XMT_datareg_reg\[3\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk UART_XMTR_01/datapath/XMT_datareg_reg\[3\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT bReset UART_XMTR_01/datapath/XMT_datareg_reg\[3\]/R (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U49/Y UART_XMTR_01/datapath/XMT_shftreg_reg\[5\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk UART_XMTR_01/datapath/XMT_shftreg_reg\[5\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT bReset UART_XMTR_01/datapath/XMT_shftreg_reg\[5\]/S (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U24/Y UART_XMTR_01/datapath/XMT_datareg_reg\[4\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk UART_XMTR_01/datapath/XMT_datareg_reg\[4\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT bReset UART_XMTR_01/datapath/XMT_datareg_reg\[4\]/R (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U52/Y UART_XMTR_01/datapath/XMT_shftreg_reg\[6\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk UART_XMTR_01/datapath/XMT_shftreg_reg\[6\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT bReset UART_XMTR_01/datapath/XMT_shftreg_reg\[6\]/S (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U91/Y UART_XMTR_01/datapath/XMT_datareg_reg\[5\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk UART_XMTR_01/datapath/XMT_datareg_reg\[5\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT bReset UART_XMTR_01/datapath/XMT_datareg_reg\[5\]/R (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U55/Y UART_XMTR_01/datapath/XMT_shftreg_reg\[7\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk UART_XMTR_01/datapath/XMT_shftreg_reg\[7\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT bReset UART_XMTR_01/datapath/XMT_shftreg_reg\[7\]/S (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U89/Y UART_XMTR_01/datapath/XMT_datareg_reg\[6\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk UART_XMTR_01/datapath/XMT_datareg_reg\[6\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT bReset UART_XMTR_01/datapath/XMT_datareg_reg\[6\]/R (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U60/Y UART_XMTR_01/datapath/XMT_shftreg_reg\[8\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk UART_XMTR_01/datapath/XMT_shftreg_reg\[8\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT bReset UART_XMTR_01/datapath/XMT_shftreg_reg\[8\]/S (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U87/Y UART_XMTR_01/datapath/XMT_datareg_reg\[7\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk UART_XMTR_01/datapath/XMT_datareg_reg\[7\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT bReset UART_XMTR_01/datapath/XMT_datareg_reg\[7\]/R (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U71/Y UART_XMTR_01/datapath/bit_count_reg\[3\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk UART_XMTR_01/datapath/bit_count_reg\[3\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT bReset UART_XMTR_01/datapath/bit_count_reg\[3\]/R (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U69/Y UART_XMTR_01/datapath/bit_count_reg\[2\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk UART_XMTR_01/datapath/bit_count_reg\[2\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT bReset UART_XMTR_01/datapath/bit_count_reg\[2\]/R (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U68/Y UART_XMTR_01/datapath/bit_count_reg\[1\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk UART_XMTR_01/datapath/bit_count_reg\[1\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT bReset UART_XMTR_01/datapath/bit_count_reg\[1\]/R (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U65/Y UART_XMTR_01/datapath/bit_count_reg\[0\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk UART_XMTR_01/datapath/bit_count_reg\[0\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT bReset UART_XMTR_01/datapath/bit_count_reg\[0\]/R (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/T_byte_reg/Q UART_XMTR_01/control/U35/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/state_reg\[2\]/Q UART_XMTR_01/control/U34/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/state_reg\[0\]/Q UART_XMTR_01/control/U34/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/state_reg\[1\]/Q UART_XMTR_01/control/U33/A (0.000:0.000:0.000))
    (INTERCONNECT bReset UART_XMTR_01/control/U33/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U34/Y UART_XMTR_01/control/U33/C (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U35/Y UART_XMTR_01/control/U32/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U33/Y UART_XMTR_01/control/U32/B (0.000:0.000:0.000))
    (INTERCONNECT bReset UART_XMTR_01/control/U31/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/state_reg\[0\]/Q UART_XMTR_01/control/U30/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/state_reg\[1\]/Q UART_XMTR_01/control/U29/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U30/Y UART_XMTR_01/control/U28/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U29/Y UART_XMTR_01/control/U28/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/state_reg\[2\]/Q UART_XMTR_01/control/U28/C (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U28/Y UART_XMTR_01/control/U27/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U94/Y UART_XMTR_01/control/U26/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U27/Y UART_XMTR_01/control/U25/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U26/Y UART_XMTR_01/control/U25/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U31/Y UART_XMTR_01/control/U24/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U25/Y UART_XMTR_01/control/U24/B (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/Load_XMT_datareg_reg/Q UART_XMTR_01/control/U23/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/state_reg\[1\]/Q UART_XMTR_01/control/U22/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/state_reg\[2\]/Q UART_XMTR_01/control/U22/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U30/Y UART_XMTR_01/control/U22/C (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U22/Y UART_XMTR_01/control/U21/A (0.000:0.000:0.000))
    (INTERCONNECT bReset UART_XMTR_01/control/U21/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U23/Y UART_XMTR_01/control/U20/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U21/Y UART_XMTR_01/control/U20/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U30/Y UART_XMTR_01/control/U19/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U29/Y UART_XMTR_01/control/U19/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/state_reg\[0\]/Q UART_XMTR_01/control/U18/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/state_reg\[1\]/Q UART_XMTR_01/control/U18/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/state_reg\[2\]/Q UART_XMTR_01/control/U17/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U18/Y UART_XMTR_01/control/U17/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U19/Y UART_XMTR_01/control/U16/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U17/Y UART_XMTR_01/control/U16/B (0.000:0.000:0.000))
    (INTERCONNECT bReset UART_XMTR_01/control/U16/C (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/Byte_ready_reg/Q UART_XMTR_01/control/U15/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U23/Y UART_XMTR_01/control/U15/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U22/Y UART_XMTR_01/control/U14/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U15/Y UART_XMTR_01/control/U14/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U27/Y UART_XMTR_01/control/U14/C (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U26/Y UART_XMTR_01/control/U14/D (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U14/Y UART_XMTR_01/control/U13/A (0.000:0.000:0.000))
    (INTERCONNECT bReset UART_XMTR_01/control/U13/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U15/Y UART_XMTR_01/control/U12/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U12/Y UART_XMTR_01/control/U11/A (0.000:0.000:0.000))
    (INTERCONNECT bReset UART_XMTR_01/control/U11/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U22/Y UART_XMTR_01/control/U11/C (0.000:0.000:0.000))
    (INTERCONNECT WRAP_UART_01/T_byte_reg/Q UART_XMTR_01/control/U10/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U33/Y UART_XMTR_01/control/U10/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U11/Y UART_XMTR_01/control/U10/C (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/datapath/U94/Y UART_XMTR_01/control/U9/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U27/Y UART_XMTR_01/control/U9/B (0.000:0.000:0.000))
    (INTERCONNECT bReset UART_XMTR_01/control/U9/C (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U9/Y UART_XMTR_01/control/U8/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U8/Y UART_XMTR_01/control/U7/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U32/Y UART_XMTR_01/control/U7/B (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U11/Y UART_XMTR_01/control/U6/A (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U16/Y UART_XMTR_01/control/clear_reg/CLK (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U24/Y UART_XMTR_01/control/clear_reg/D (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U16/Y UART_XMTR_01/control/start_reg/CLK (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U32/Y UART_XMTR_01/control/start_reg/D (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U16/Y UART_XMTR_01/control/shift_reg/CLK (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U8/Y UART_XMTR_01/control/shift_reg/D (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U16/Y UART_XMTR_01/control/Load_XMT_shftreg_reg/CLK (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U6/Y UART_XMTR_01/control/Load_XMT_shftreg_reg/D (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U16/Y UART_XMTR_01/control/Load_XMT_DR_reg/CLK (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U20/Y UART_XMTR_01/control/Load_XMT_DR_reg/D (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U16/Y UART_XMTR_01/control/next_state_reg\[0\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U13/Y UART_XMTR_01/control/next_state_reg\[0\]/D (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/next_state_reg\[1\]/Q UART_XMTR_01/control/state_reg\[1\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk UART_XMTR_01/control/state_reg\[1\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT bReset UART_XMTR_01/control/state_reg\[1\]/R (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U16/Y UART_XMTR_01/control/next_state_reg\[1\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U10/Y UART_XMTR_01/control/next_state_reg\[1\]/D (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/next_state_reg\[2\]/Q UART_XMTR_01/control/state_reg\[2\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk UART_XMTR_01/control/state_reg\[2\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT bReset UART_XMTR_01/control/state_reg\[2\]/R (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U16/Y UART_XMTR_01/control/next_state_reg\[2\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/U7/Y UART_XMTR_01/control/next_state_reg\[2\]/D (0.000:0.000:0.000))
    (INTERCONNECT UART_XMTR_01/control/next_state_reg\[0\]/Q UART_XMTR_01/control/state_reg\[0\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk UART_XMTR_01/control/state_reg\[0\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT bReset UART_XMTR_01/control/state_reg\[0\]/S (0.000:0.000:0.000))
    (INTERCONNECT SRAM_01/OutData_reg\[6\]/Q WRAP_SRAM_01/U79/A (0.000:0.000:0.000))
    (INTERCONNECT SRAM_01/OutData_reg\[5\]/Q WRAP_SRAM_01/U78/A (0.000:0.000:0.000))
    (INTERCONNECT SRAM_01/OutData_reg\[4\]/Q WRAP_SRAM_01/U77/A (0.000:0.000:0.000))
    (INTERCONNECT SRAM_01/OutData_reg\[3\]/Q WRAP_SRAM_01/U76/A (0.000:0.000:0.000))
    (INTERCONNECT SRAM_01/OutData_reg\[2\]/Q WRAP_SRAM_01/U75/A (0.000:0.000:0.000))
    (INTERCONNECT SRAM_01/OutData_reg\[1\]/Q WRAP_SRAM_01/U74/A (0.000:0.000:0.000))
    (INTERCONNECT SRAM_01/OutData_reg\[0\]/Q WRAP_SRAM_01/U73/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/IntEnable_reg/Q WRAP_SRAM_01/U72/A (0.000:0.000:0.000))
    (INTERCONNECT SRAM_01/OutData_reg\[7\]/Q WRAP_SRAM_01/U71/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/IntEnable_reg/Q WRAP_SRAM_01/U70/A (0.000:0.000:0.000))
    (INTERCONNECT Arbiter_01/U4/Y WRAP_SRAM_01/U70/B (0.000:0.000:0.000))
    (INTERCONNECT AddressBus[29] WRAP_SRAM_01/U69/A (0.000:0.000:0.000))
    (INTERCONNECT AddressBus[31] WRAP_SRAM_01/U68/A (0.000:0.000:0.000))
    (INTERCONNECT AddressBus[30] WRAP_SRAM_01/U68/B (0.000:0.000:0.000))
    (INTERCONNECT AddressBus[28] WRAP_SRAM_01/U67/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U69/Y WRAP_SRAM_01/U67/B (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U68/Y WRAP_SRAM_01/U67/C (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U67/Y WRAP_SRAM_01/U66/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U67/Y WRAP_SRAM_01/U65/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U72/Y WRAP_SRAM_01/U65/B (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U70/Y WRAP_SRAM_01/U64/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U66/Y WRAP_SRAM_01/U64/B (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/Breq_reg/Q WRAP_SRAM_01/U64/C (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U3/Y WRAP_SRAM_01/U64/D (0.000:0.000:0.000))
    (INTERCONNECT bReset WRAP_SRAM_01/U63/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U64/Y WRAP_SRAM_01/U62/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U63/Y WRAP_SRAM_01/U62/B (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/InData_reg\[6\]/Q WRAP_SRAM_01/U61/B (0.000:0.000:0.000))
    (INTERCONNECT DataBus[6] WRAP_SRAM_01/U61/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/DataBus_tri\[6\]/Y WRAP_SRAM_01/U61/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U3/Y WRAP_SRAM_01/U61/S (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U61/Y WRAP_SRAM_01/U60/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/InData_reg\[5\]/Q WRAP_SRAM_01/U59/B (0.000:0.000:0.000))
    (INTERCONNECT DataBus[5] WRAP_SRAM_01/U59/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/DataBus_tri\[5\]/Y WRAP_SRAM_01/U59/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U3/Y WRAP_SRAM_01/U59/S (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U59/Y WRAP_SRAM_01/U58/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/InData_reg\[4\]/Q WRAP_SRAM_01/U57/B (0.000:0.000:0.000))
    (INTERCONNECT DataBus[4] WRAP_SRAM_01/U57/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/DataBus_tri\[4\]/Y WRAP_SRAM_01/U57/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U3/Y WRAP_SRAM_01/U57/S (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U57/Y WRAP_SRAM_01/U56/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/InData_reg\[3\]/Q WRAP_SRAM_01/U55/B (0.000:0.000:0.000))
    (INTERCONNECT DataBus[3] WRAP_SRAM_01/U55/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/DataBus_tri\[3\]/Y WRAP_SRAM_01/U55/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U3/Y WRAP_SRAM_01/U55/S (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U55/Y WRAP_SRAM_01/U54/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/InData_reg\[2\]/Q WRAP_SRAM_01/U53/B (0.000:0.000:0.000))
    (INTERCONNECT DataBus[2] WRAP_SRAM_01/U53/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/DataBus_tri\[2\]/Y WRAP_SRAM_01/U53/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U3/Y WRAP_SRAM_01/U53/S (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U53/Y WRAP_SRAM_01/U52/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/InData_reg\[1\]/Q WRAP_SRAM_01/U51/B (0.000:0.000:0.000))
    (INTERCONNECT DataBus[1] WRAP_SRAM_01/U51/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/DataBus_tri\[1\]/Y WRAP_SRAM_01/U51/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U3/Y WRAP_SRAM_01/U51/S (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U51/Y WRAP_SRAM_01/U50/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/InData_reg\[0\]/Q WRAP_SRAM_01/U49/B (0.000:0.000:0.000))
    (INTERCONNECT DataBus[0] WRAP_SRAM_01/U49/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/DataBus_tri\[0\]/Y WRAP_SRAM_01/U49/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U3/Y WRAP_SRAM_01/U49/S (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U49/Y WRAP_SRAM_01/U48/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/bWE_reg/Q WRAP_SRAM_01/U47/B (0.000:0.000:0.000))
    (INTERCONNECT AddressBus[18] WRAP_SRAM_01/U47/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U3/Y WRAP_SRAM_01/U47/S (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U47/Y WRAP_SRAM_01/U46/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/bCE_reg/Q WRAP_SRAM_01/U45/B (0.000:0.000:0.000))
    (INTERCONNECT AddressBus[19] WRAP_SRAM_01/U45/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U3/Y WRAP_SRAM_01/U45/S (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U45/Y WRAP_SRAM_01/U44/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/InData_reg\[7\]/Q WRAP_SRAM_01/U43/B (0.000:0.000:0.000))
    (INTERCONNECT DataBus[7] WRAP_SRAM_01/U43/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U83/Y WRAP_SRAM_01/U43/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U3/Y WRAP_SRAM_01/U43/S (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U43/Y WRAP_SRAM_01/U42/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/Address_reg\[17\]/Q WRAP_SRAM_01/U41/B (0.000:0.000:0.000))
    (INTERCONNECT AddressBus[17] WRAP_SRAM_01/U41/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U3/Y WRAP_SRAM_01/U41/S (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U41/Y WRAP_SRAM_01/U40/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/Address_reg\[16\]/Q WRAP_SRAM_01/U39/B (0.000:0.000:0.000))
    (INTERCONNECT AddressBus[16] WRAP_SRAM_01/U39/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U3/Y WRAP_SRAM_01/U39/S (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U39/Y WRAP_SRAM_01/U38/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/Address_reg\[15\]/Q WRAP_SRAM_01/U37/B (0.000:0.000:0.000))
    (INTERCONNECT AddressBus[15] WRAP_SRAM_01/U37/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U3/Y WRAP_SRAM_01/U37/S (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U37/Y WRAP_SRAM_01/U36/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/Address_reg\[14\]/Q WRAP_SRAM_01/U35/B (0.000:0.000:0.000))
    (INTERCONNECT AddressBus[14] WRAP_SRAM_01/U35/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U3/Y WRAP_SRAM_01/U35/S (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U35/Y WRAP_SRAM_01/U34/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/Address_reg\[13\]/Q WRAP_SRAM_01/U33/B (0.000:0.000:0.000))
    (INTERCONNECT AddressBus[13] WRAP_SRAM_01/U33/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U3/Y WRAP_SRAM_01/U33/S (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U33/Y WRAP_SRAM_01/U32/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/Address_reg\[12\]/Q WRAP_SRAM_01/U31/B (0.000:0.000:0.000))
    (INTERCONNECT AddressBus[12] WRAP_SRAM_01/U31/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U3/Y WRAP_SRAM_01/U31/S (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U31/Y WRAP_SRAM_01/U30/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/Address_reg\[11\]/Q WRAP_SRAM_01/U29/B (0.000:0.000:0.000))
    (INTERCONNECT AddressBus[11] WRAP_SRAM_01/U29/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U3/Y WRAP_SRAM_01/U29/S (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U29/Y WRAP_SRAM_01/U28/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/Address_reg\[10\]/Q WRAP_SRAM_01/U27/B (0.000:0.000:0.000))
    (INTERCONNECT AddressBus[10] WRAP_SRAM_01/U27/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U3/Y WRAP_SRAM_01/U27/S (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U27/Y WRAP_SRAM_01/U26/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/Address_reg\[9\]/Q WRAP_SRAM_01/U25/B (0.000:0.000:0.000))
    (INTERCONNECT AddressBus[9] WRAP_SRAM_01/U25/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U3/Y WRAP_SRAM_01/U25/S (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U25/Y WRAP_SRAM_01/U24/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/Address_reg\[8\]/Q WRAP_SRAM_01/U23/B (0.000:0.000:0.000))
    (INTERCONNECT AddressBus[8] WRAP_SRAM_01/U23/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U3/Y WRAP_SRAM_01/U23/S (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U23/Y WRAP_SRAM_01/U22/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/Address_reg\[7\]/Q WRAP_SRAM_01/U21/B (0.000:0.000:0.000))
    (INTERCONNECT AddressBus[7] WRAP_SRAM_01/U21/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U3/Y WRAP_SRAM_01/U21/S (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U21/Y WRAP_SRAM_01/U20/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/Address_reg\[6\]/Q WRAP_SRAM_01/U19/B (0.000:0.000:0.000))
    (INTERCONNECT AddressBus[6] WRAP_SRAM_01/U19/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U3/Y WRAP_SRAM_01/U19/S (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U19/Y WRAP_SRAM_01/U18/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/Address_reg\[5\]/Q WRAP_SRAM_01/U17/B (0.000:0.000:0.000))
    (INTERCONNECT AddressBus[5] WRAP_SRAM_01/U17/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U3/Y WRAP_SRAM_01/U17/S (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U17/Y WRAP_SRAM_01/U16/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/Address_reg\[4\]/Q WRAP_SRAM_01/U15/B (0.000:0.000:0.000))
    (INTERCONNECT AddressBus[4] WRAP_SRAM_01/U15/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U3/Y WRAP_SRAM_01/U15/S (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U15/Y WRAP_SRAM_01/U14/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/Address_reg\[3\]/Q WRAP_SRAM_01/U13/B (0.000:0.000:0.000))
    (INTERCONNECT AddressBus[3] WRAP_SRAM_01/U13/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U3/Y WRAP_SRAM_01/U13/S (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U13/Y WRAP_SRAM_01/U12/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/Address_reg\[2\]/Q WRAP_SRAM_01/U11/B (0.000:0.000:0.000))
    (INTERCONNECT AddressBus[2] WRAP_SRAM_01/U11/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U3/Y WRAP_SRAM_01/U11/S (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U11/Y WRAP_SRAM_01/U10/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/Address_reg\[1\]/Q WRAP_SRAM_01/U9/B (0.000:0.000:0.000))
    (INTERCONNECT AddressBus[1] WRAP_SRAM_01/U9/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U3/Y WRAP_SRAM_01/U9/S (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U9/Y WRAP_SRAM_01/U8/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/Address_reg\[0\]/Q WRAP_SRAM_01/U7/B (0.000:0.000:0.000))
    (INTERCONNECT AddressBus[0] WRAP_SRAM_01/U7/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U3/Y WRAP_SRAM_01/U7/S (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U7/Y WRAP_SRAM_01/U6/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U72/Y WRAP_SRAM_01/U5/A (0.000:0.000:0.000))
    (INTERCONNECT Arbiter_01/U4/Y WRAP_SRAM_01/U5/B (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U3/Y WRAP_SRAM_01/U5/C (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U63/Y WRAP_SRAM_01/U4/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U5/Y WRAP_SRAM_01/U4/B (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U65/Y WRAP_SRAM_01/U3/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/IntEnable_reg/Q WRAP_SRAM_01/U83/B (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U71/Y WRAP_SRAM_01/U83/C (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U72/Y WRAP_SRAM_01/U83/D (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/IntEnable_reg/Q WRAP_SRAM_01/ControlBus_tri/EN (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U79/Y WRAP_SRAM_01/DataBus_tri\[6\]/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/IntEnable_reg/Q WRAP_SRAM_01/DataBus_tri\[6\]/EN (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U78/Y WRAP_SRAM_01/DataBus_tri\[5\]/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/IntEnable_reg/Q WRAP_SRAM_01/DataBus_tri\[5\]/EN (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U77/Y WRAP_SRAM_01/DataBus_tri\[4\]/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/IntEnable_reg/Q WRAP_SRAM_01/DataBus_tri\[4\]/EN (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U76/Y WRAP_SRAM_01/DataBus_tri\[3\]/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/IntEnable_reg/Q WRAP_SRAM_01/DataBus_tri\[3\]/EN (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U75/Y WRAP_SRAM_01/DataBus_tri\[2\]/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/IntEnable_reg/Q WRAP_SRAM_01/DataBus_tri\[2\]/EN (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U74/Y WRAP_SRAM_01/DataBus_tri\[1\]/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/IntEnable_reg/Q WRAP_SRAM_01/DataBus_tri\[1\]/EN (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U73/Y WRAP_SRAM_01/DataBus_tri\[0\]/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/IntEnable_reg/Q WRAP_SRAM_01/DataBus_tri\[0\]/EN (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U62/Y WRAP_SRAM_01/Breq_reg/D (0.000:0.000:0.000))
    (INTERCONNECT clk WRAP_SRAM_01/Breq_reg/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U48/Y WRAP_SRAM_01/InData_reg\[0\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk WRAP_SRAM_01/InData_reg\[0\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U50/Y WRAP_SRAM_01/InData_reg\[1\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk WRAP_SRAM_01/InData_reg\[1\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U52/Y WRAP_SRAM_01/InData_reg\[2\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk WRAP_SRAM_01/InData_reg\[2\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U54/Y WRAP_SRAM_01/InData_reg\[3\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk WRAP_SRAM_01/InData_reg\[3\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U56/Y WRAP_SRAM_01/InData_reg\[4\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk WRAP_SRAM_01/InData_reg\[4\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U58/Y WRAP_SRAM_01/InData_reg\[5\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk WRAP_SRAM_01/InData_reg\[5\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U60/Y WRAP_SRAM_01/InData_reg\[6\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk WRAP_SRAM_01/InData_reg\[6\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U6/Y WRAP_SRAM_01/Address_reg\[0\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk WRAP_SRAM_01/Address_reg\[0\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U8/Y WRAP_SRAM_01/Address_reg\[1\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk WRAP_SRAM_01/Address_reg\[1\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U10/Y WRAP_SRAM_01/Address_reg\[2\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk WRAP_SRAM_01/Address_reg\[2\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U12/Y WRAP_SRAM_01/Address_reg\[3\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk WRAP_SRAM_01/Address_reg\[3\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U14/Y WRAP_SRAM_01/Address_reg\[4\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk WRAP_SRAM_01/Address_reg\[4\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U16/Y WRAP_SRAM_01/Address_reg\[5\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk WRAP_SRAM_01/Address_reg\[5\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U18/Y WRAP_SRAM_01/Address_reg\[6\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk WRAP_SRAM_01/Address_reg\[6\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U20/Y WRAP_SRAM_01/Address_reg\[7\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk WRAP_SRAM_01/Address_reg\[7\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U22/Y WRAP_SRAM_01/Address_reg\[8\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk WRAP_SRAM_01/Address_reg\[8\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U24/Y WRAP_SRAM_01/Address_reg\[9\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk WRAP_SRAM_01/Address_reg\[9\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U26/Y WRAP_SRAM_01/Address_reg\[10\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk WRAP_SRAM_01/Address_reg\[10\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U28/Y WRAP_SRAM_01/Address_reg\[11\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk WRAP_SRAM_01/Address_reg\[11\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U30/Y WRAP_SRAM_01/Address_reg\[12\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk WRAP_SRAM_01/Address_reg\[12\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U32/Y WRAP_SRAM_01/Address_reg\[13\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk WRAP_SRAM_01/Address_reg\[13\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U34/Y WRAP_SRAM_01/Address_reg\[14\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk WRAP_SRAM_01/Address_reg\[14\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U36/Y WRAP_SRAM_01/Address_reg\[15\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk WRAP_SRAM_01/Address_reg\[15\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U38/Y WRAP_SRAM_01/Address_reg\[16\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk WRAP_SRAM_01/Address_reg\[16\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U40/Y WRAP_SRAM_01/Address_reg\[17\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk WRAP_SRAM_01/Address_reg\[17\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U42/Y WRAP_SRAM_01/InData_reg\[7\]/D (0.000:0.000:0.000))
    (INTERCONNECT clk WRAP_SRAM_01/InData_reg\[7\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U44/Y WRAP_SRAM_01/bCE_reg/D (0.000:0.000:0.000))
    (INTERCONNECT clk WRAP_SRAM_01/bCE_reg/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U46/Y WRAP_SRAM_01/bWE_reg/D (0.000:0.000:0.000))
    (INTERCONNECT clk WRAP_SRAM_01/bWE_reg/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/U4/Y WRAP_SRAM_01/IntEnable_reg/D (0.000:0.000:0.000))
    (INTERCONNECT clk WRAP_SRAM_01/IntEnable_reg/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/bWE_reg/Q SRAM_01/U2/A (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/bCE_reg/Q SRAM_01/U2/B (0.000:0.000:0.000))
    (INTERCONNECT SRAM_01/U2/Y SRAM_01/OutData_reg\[0\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/InData_reg\[0\]/Q SRAM_01/OutData_reg\[0\]/D (0.000:0.000:0.000))
    (INTERCONNECT SRAM_01/U2/Y SRAM_01/OutData_reg\[1\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/InData_reg\[1\]/Q SRAM_01/OutData_reg\[1\]/D (0.000:0.000:0.000))
    (INTERCONNECT SRAM_01/U2/Y SRAM_01/OutData_reg\[2\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/InData_reg\[2\]/Q SRAM_01/OutData_reg\[2\]/D (0.000:0.000:0.000))
    (INTERCONNECT SRAM_01/U2/Y SRAM_01/OutData_reg\[3\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/InData_reg\[3\]/Q SRAM_01/OutData_reg\[3\]/D (0.000:0.000:0.000))
    (INTERCONNECT SRAM_01/U2/Y SRAM_01/OutData_reg\[4\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/InData_reg\[4\]/Q SRAM_01/OutData_reg\[4\]/D (0.000:0.000:0.000))
    (INTERCONNECT SRAM_01/U2/Y SRAM_01/OutData_reg\[5\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/InData_reg\[5\]/Q SRAM_01/OutData_reg\[5\]/D (0.000:0.000:0.000))
    (INTERCONNECT SRAM_01/U2/Y SRAM_01/OutData_reg\[6\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/InData_reg\[6\]/Q SRAM_01/OutData_reg\[6\]/D (0.000:0.000:0.000))
    (INTERCONNECT SRAM_01/U2/Y SRAM_01/OutData_reg\[7\]/CLK (0.000:0.000:0.000))
    (INTERCONNECT WRAP_SRAM_01/InData_reg\[7\]/Q SRAM_01/OutData_reg\[7\]/D (0.000:0.000:0.000))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE Arbiter_01/U5)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.087:0.087:0.087) (0.072:0.072:0.072))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE Arbiter_01/U4)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.090:0.090:0.090) (0.078:0.078:0.078))
    (IOPATH B Y (0.097:0.097:0.097) (0.093:0.093:0.093))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE Arbiter_01/U3)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.042:0.042:0.042) (0.041:0.041:0.041))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X1")
  (INSTANCE Arbiter_01/U2)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.071:0.071:0.071) (0.046:0.046:0.046))
    (IOPATH B Y (0.077:0.077:0.077) (0.046:0.046:0.046))
    (IOPATH C Y (0.064:0.064:0.064) (0.040:0.040:0.040))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE Arbiter_01/U1)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.067:0.071:0.071) (0.065:0.068:0.068))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_UART_01/U38)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.061:0.062:0.062) (0.054:0.054:0.054))
    )
  )
)
(CELL
  (CELLTYPE "MUX2X1")
  (INSTANCE WRAP_UART_01/U37)
  (DELAY
    (ABSOLUTE
    (IOPATH B Y (0.082:0.082:0.082) (0.068:0.068:0.068))
    (IOPATH A Y (0.091:0.091:0.091) (0.064:0.064:0.064))
    (IOPATH (posedge S) Y (0.124:0.124:0.124) (0.128:0.128:0.128))
    (IOPATH (negedge S) Y (0.123:0.123:0.123) (0.125:0.125:0.125))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_UART_01/U36)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.042:0.042:0.042) (0.041:0.041:0.041))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE WRAP_UART_01/U35)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.061:0.061:0.061) (0.055:0.055:0.055))
    (IOPATH B Y (0.052:0.052:0.052) (0.049:0.049:0.049))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X1")
  (INSTANCE WRAP_UART_01/U34)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.058:0.058:0.058))
    (IOPATH B Y (0.084:0.084:0.084) (0.059:0.059:0.059))
    (IOPATH C Y (0.074:0.080:0.080) (0.055:0.055:0.055))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_UART_01/U33)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.076:0.080:0.080) (0.074:0.079:0.079))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE WRAP_UART_01/U32)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.076:0.077:0.077) (0.050:0.050:0.050))
    (IOPATH B Y (0.044:0.044:0.044) (0.041:0.041:0.041))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE WRAP_UART_01/U31)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.056:0.056:0.056) (0.060:0.062:0.062))
    (IOPATH B Y (0.045:0.049:0.049) (0.044:0.047:0.047))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE WRAP_UART_01/U30)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.103:0.103) (0.062:0.062:0.062))
    (IOPATH B Y (0.070:0.074:0.074) (0.057:0.061:0.061))
    )
  )
)
(CELL
  (CELLTYPE "AND2X1")
  (INSTANCE WRAP_UART_01/U29)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.394:0.394:0.394) (0.384:0.384:0.384))
    (IOPATH B Y (0.386:0.388:0.388) (0.377:0.380:0.380))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_UART_01/U28)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.377:0.380:0.380) (0.333:0.338:0.338))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE WRAP_UART_01/U27)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.073:0.073:0.073) (0.058:0.058:0.058))
    (IOPATH B Y (0.116:0.116:0.116) (0.120:0.120:0.120))
    (IOPATH C Y (0.073:0.073:0.073) (0.049:0.049:0.049))
    (IOPATH D Y (0.123:0.123:0.123) (0.079:0.079:0.079))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_UART_01/U26)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.042:0.059:0.059) (0.038:0.042:0.042))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE WRAP_UART_01/U25)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.073:0.073:0.073) (0.058:0.058:0.058))
    (IOPATH B Y (0.116:0.116:0.116) (0.120:0.120:0.120))
    (IOPATH C Y (0.073:0.073:0.073) (0.049:0.049:0.049))
    (IOPATH D Y (0.123:0.123:0.123) (0.079:0.079:0.079))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_UART_01/U24)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.042:0.059:0.059) (0.038:0.042:0.042))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE WRAP_UART_01/U23)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.073:0.073:0.073) (0.058:0.058:0.058))
    (IOPATH B Y (0.116:0.116:0.116) (0.120:0.120:0.120))
    (IOPATH C Y (0.077:0.077:0.077) (0.051:0.051:0.051))
    (IOPATH D Y (0.123:0.123:0.123) (0.079:0.079:0.079))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_UART_01/U22)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.043:0.059:0.059) (0.038:0.042:0.042))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE WRAP_UART_01/U21)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.073:0.091:0.091) (0.058:0.075:0.075))
    (IOPATH B Y (0.116:0.116:0.116) (0.120:0.120:0.120))
    (IOPATH C Y (0.075:0.075:0.075) (0.050:0.050:0.050))
    (IOPATH D Y (0.123:0.123:0.123) (0.079:0.079:0.079))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_UART_01/U20)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.042:0.059:0.059) (0.038:0.042:0.042))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE WRAP_UART_01/U19)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.073:0.073:0.073) (0.058:0.058:0.058))
    (IOPATH B Y (0.116:0.116:0.116) (0.120:0.120:0.120))
    (IOPATH C Y (0.075:0.075:0.075) (0.050:0.050:0.050))
    (IOPATH D Y (0.123:0.123:0.123) (0.079:0.079:0.079))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_UART_01/U18)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.042:0.059:0.059) (0.038:0.042:0.042))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE WRAP_UART_01/U17)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.073:0.073:0.073) (0.058:0.058:0.058))
    (IOPATH B Y (0.116:0.116:0.116) (0.120:0.120:0.120))
    (IOPATH C Y (0.075:0.075:0.075) (0.050:0.050:0.050))
    (IOPATH D Y (0.123:0.123:0.123) (0.079:0.079:0.079))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_UART_01/U16)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.042:0.059:0.059) (0.038:0.042:0.042))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE WRAP_UART_01/U15)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.073:0.073:0.073) (0.058:0.058:0.058))
    (IOPATH B Y (0.116:0.116:0.116) (0.120:0.120:0.120))
    (IOPATH C Y (0.075:0.075:0.075) (0.050:0.050:0.050))
    (IOPATH D Y (0.123:0.123:0.123) (0.079:0.079:0.079))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_UART_01/U14)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.042:0.059:0.059) (0.038:0.042:0.042))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE WRAP_UART_01/U13)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.073:0.073:0.073) (0.058:0.058:0.058))
    (IOPATH B Y (0.116:0.116:0.116) (0.120:0.120:0.120))
    (IOPATH C Y (0.075:0.075:0.075) (0.050:0.050:0.050))
    (IOPATH D Y (0.123:0.123:0.123) (0.079:0.079:0.079))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_UART_01/U12)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.042:0.059:0.059) (0.038:0.042:0.042))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE WRAP_UART_01/U11)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.073:0.073:0.073) (0.058:0.058:0.058))
    (IOPATH B Y (0.116:0.116:0.116) (0.120:0.120:0.120))
    (IOPATH C Y (0.075:0.075:0.075) (0.050:0.050:0.050))
    (IOPATH D Y (0.123:0.123:0.123) (0.079:0.079:0.079))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_UART_01/U10)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.042:0.059:0.059) (0.038:0.042:0.042))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE WRAP_UART_01/U9)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.073:0.073:0.073) (0.058:0.058:0.058))
    (IOPATH B Y (0.116:0.116:0.116) (0.120:0.120:0.120))
    (IOPATH C Y (0.075:0.075:0.075) (0.050:0.050:0.050))
    (IOPATH D Y (0.123:0.123:0.123) (0.079:0.079:0.079))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_UART_01/U8)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.042:0.059:0.059) (0.038:0.042:0.042))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE WRAP_UART_01/U7)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.073:0.073:0.073) (0.058:0.058:0.058))
    (IOPATH B Y (0.116:0.116:0.116) (0.120:0.120:0.120))
    (IOPATH C Y (0.075:0.075:0.075) (0.050:0.050:0.050))
    (IOPATH D Y (0.123:0.123:0.123) (0.079:0.079:0.079))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_UART_01/U6)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.042:0.059:0.059) (0.038:0.042:0.042))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_UART_01/U5)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.039:0.039:0.039) (0.040:0.040:0.040))
    )
  )
)
(CELL
  (CELLTYPE "MUX2X1")
  (INSTANCE WRAP_UART_01/U4)
  (DELAY
    (ABSOLUTE
    (IOPATH B Y (0.086:0.086:0.086) (0.070:0.070:0.070))
    (IOPATH A Y (0.092:0.093:0.093) (0.067:0.067:0.067))
    (IOPATH (posedge S) Y (0.126:0.126:0.126) (0.129:0.129:0.129))
    (IOPATH (negedge S) Y (0.125:0.125:0.125) (0.126:0.126:0.126))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE WRAP_UART_01/U3)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.051:0.051:0.051) (0.053:0.053:0.053))
    (IOPATH B Y (0.052:0.052:0.052) (0.048:0.049:0.049))
    )
  )
)
(CELL
  (CELLTYPE "TBUFX1")
  (INSTANCE WRAP_UART_01/ControlBus_tri)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.054:0.054:0.054) (0.036:0.036:0.036))
    (IOPATH EN Y () () (0.058:0.058:0.058) (0.069:0.069:0.069) (0.076:0.076:0.076) (0.017:0.017:0.017))
    )
  )
)
(CELL
  (CELLTYPE "DFFPOSX1")
  (INSTANCE WRAP_UART_01/Breq_reg)
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.117:0.117:0.117) (0.191:0.191:0.191))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.107:0.107:0.107))
    (WIDTH (negedge CLK) (0.099:0.099:0.099))
    (HOLD (posedge D) (posedge CLK) (0.002:0.002:0.002))
    (HOLD (negedge D) (posedge CLK) (-0.098:-0.093:-0.093))
    (SETUP (posedge D) (posedge CLK) (0.190:0.189:0.189))
    (SETUP (negedge D) (posedge CLK) (0.162:0.161:0.161))
  )
)
(CELL
  (CELLTYPE "DFFPOSX1")
  (INSTANCE WRAP_UART_01/InData_reg\[0\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.119:0.119:0.119) (0.192:0.192:0.192))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.107:0.107:0.107))
    (WIDTH (negedge CLK) (0.099:0.099:0.099))
    (HOLD (posedge D) (posedge CLK) (0.002:0.003:0.003))
    (HOLD (negedge D) (posedge CLK) (-0.097:-0.094:-0.094))
    (SETUP (posedge D) (posedge CLK) (0.190:0.185:0.185))
    (SETUP (negedge D) (posedge CLK) (0.162:0.162:0.162))
  )
)
(CELL
  (CELLTYPE "DFFPOSX1")
  (INSTANCE WRAP_UART_01/InData_reg\[1\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.119:0.119:0.119) (0.192:0.192:0.192))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.107:0.107:0.107))
    (WIDTH (negedge CLK) (0.099:0.099:0.099))
    (HOLD (posedge D) (posedge CLK) (0.002:0.003:0.003))
    (HOLD (negedge D) (posedge CLK) (-0.097:-0.094:-0.094))
    (SETUP (posedge D) (posedge CLK) (0.190:0.185:0.185))
    (SETUP (negedge D) (posedge CLK) (0.162:0.162:0.162))
  )
)
(CELL
  (CELLTYPE "DFFPOSX1")
  (INSTANCE WRAP_UART_01/InData_reg\[2\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.119:0.119:0.119) (0.192:0.192:0.192))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.107:0.107:0.107))
    (WIDTH (negedge CLK) (0.099:0.099:0.099))
    (HOLD (posedge D) (posedge CLK) (0.002:0.003:0.003))
    (HOLD (negedge D) (posedge CLK) (-0.097:-0.094:-0.094))
    (SETUP (posedge D) (posedge CLK) (0.190:0.185:0.185))
    (SETUP (negedge D) (posedge CLK) (0.162:0.162:0.162))
  )
)
(CELL
  (CELLTYPE "DFFPOSX1")
  (INSTANCE WRAP_UART_01/InData_reg\[3\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.119:0.119:0.119) (0.192:0.192:0.192))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.107:0.107:0.107))
    (WIDTH (negedge CLK) (0.099:0.099:0.099))
    (HOLD (posedge D) (posedge CLK) (0.002:0.003:0.003))
    (HOLD (negedge D) (posedge CLK) (-0.097:-0.094:-0.094))
    (SETUP (posedge D) (posedge CLK) (0.190:0.185:0.185))
    (SETUP (negedge D) (posedge CLK) (0.162:0.162:0.162))
  )
)
(CELL
  (CELLTYPE "DFFPOSX1")
  (INSTANCE WRAP_UART_01/InData_reg\[4\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.119:0.119:0.119) (0.192:0.192:0.192))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.107:0.107:0.107))
    (WIDTH (negedge CLK) (0.099:0.099:0.099))
    (HOLD (posedge D) (posedge CLK) (0.002:0.003:0.003))
    (HOLD (negedge D) (posedge CLK) (-0.097:-0.094:-0.094))
    (SETUP (posedge D) (posedge CLK) (0.190:0.185:0.185))
    (SETUP (negedge D) (posedge CLK) (0.162:0.162:0.162))
  )
)
(CELL
  (CELLTYPE "DFFPOSX1")
  (INSTANCE WRAP_UART_01/InData_reg\[5\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.119:0.119:0.119) (0.192:0.192:0.192))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.107:0.107:0.107))
    (WIDTH (negedge CLK) (0.099:0.099:0.099))
    (HOLD (posedge D) (posedge CLK) (0.002:0.003:0.003))
    (HOLD (negedge D) (posedge CLK) (-0.097:-0.094:-0.094))
    (SETUP (posedge D) (posedge CLK) (0.190:0.185:0.185))
    (SETUP (negedge D) (posedge CLK) (0.162:0.162:0.162))
  )
)
(CELL
  (CELLTYPE "DFFPOSX1")
  (INSTANCE WRAP_UART_01/InData_reg\[6\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.119:0.119:0.119) (0.192:0.192:0.192))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.107:0.107:0.107))
    (WIDTH (negedge CLK) (0.099:0.099:0.099))
    (HOLD (posedge D) (posedge CLK) (0.002:0.003:0.003))
    (HOLD (negedge D) (posedge CLK) (-0.097:-0.094:-0.094))
    (SETUP (posedge D) (posedge CLK) (0.190:0.185:0.185))
    (SETUP (negedge D) (posedge CLK) (0.162:0.162:0.162))
  )
)
(CELL
  (CELLTYPE "DFFPOSX1")
  (INSTANCE WRAP_UART_01/InData_reg\[7\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.119:0.119:0.119) (0.192:0.192:0.192))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.107:0.107:0.107))
    (WIDTH (negedge CLK) (0.099:0.099:0.099))
    (HOLD (posedge D) (posedge CLK) (0.002:0.003:0.003))
    (HOLD (negedge D) (posedge CLK) (-0.097:-0.094:-0.094))
    (SETUP (posedge D) (posedge CLK) (0.190:0.185:0.185))
    (SETUP (negedge D) (posedge CLK) (0.162:0.162:0.162))
  )
)
(CELL
  (CELLTYPE "DFFPOSX1")
  (INSTANCE WRAP_UART_01/T_byte_reg)
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.128:0.128:0.128) (0.201:0.201:0.201))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.107:0.107:0.107))
    (WIDTH (negedge CLK) (0.099:0.099:0.099))
    (HOLD (posedge D) (posedge CLK) (0.002:0.003:0.003))
    (HOLD (negedge D) (posedge CLK) (-0.097:-0.094:-0.094))
    (SETUP (posedge D) (posedge CLK) (0.190:0.185:0.185))
    (SETUP (negedge D) (posedge CLK) (0.162:0.162:0.162))
  )
)
(CELL
  (CELLTYPE "DFFPOSX1")
  (INSTANCE WRAP_UART_01/Byte_ready_reg)
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.114:0.114:0.114) (0.187:0.187:0.187))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.107:0.107:0.107))
    (WIDTH (negedge CLK) (0.099:0.099:0.099))
    (HOLD (posedge D) (posedge CLK) (0.002:0.003:0.003))
    (HOLD (negedge D) (posedge CLK) (-0.097:-0.094:-0.094))
    (SETUP (posedge D) (posedge CLK) (0.190:0.185:0.185))
    (SETUP (negedge D) (posedge CLK) (0.162:0.162:0.162))
  )
)
(CELL
  (CELLTYPE "DFFPOSX1")
  (INSTANCE WRAP_UART_01/Load_XMT_datareg_reg)
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.111:0.111:0.111) (0.184:0.184:0.184))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.107:0.107:0.107))
    (WIDTH (negedge CLK) (0.099:0.099:0.099))
    (HOLD (posedge D) (posedge CLK) (0.002:0.003:0.003))
    (HOLD (negedge D) (posedge CLK) (-0.097:-0.094:-0.094))
    (SETUP (posedge D) (posedge CLK) (0.191:0.185:0.185))
    (SETUP (negedge D) (posedge CLK) (0.162:0.162:0.162))
  )
)
(CELL
  (CELLTYPE "DFFPOSX1")
  (INSTANCE WRAP_UART_01/IntEnable_reg)
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.162:0.162:0.162) (0.235:0.235:0.235))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.107:0.107:0.107))
    (WIDTH (negedge CLK) (0.099:0.099:0.099))
    (HOLD (posedge D) (posedge CLK) (0.002:0.002:0.002))
    (HOLD (negedge D) (posedge CLK) (-0.096:-0.095:-0.095))
    (SETUP (posedge D) (posedge CLK) (0.191:0.187:0.187))
    (SETUP (negedge D) (posedge CLK) (0.162:0.162:0.162))
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE UART_XMTR_01/datapath/U95)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.117:0.117:0.117) (0.120:0.120:0.120))
    (IOPATH B Y (0.136:0.136:0.136) (0.116:0.116:0.116))
    )
  )
)
(CELL
  (CELLTYPE "OAI21X1")
  (INSTANCE UART_XMTR_01/datapath/U94)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.114:0.114:0.114) (0.090:0.090:0.090))
    (IOPATH B Y (0.096:0.097:0.097) (0.069:0.070:0.070))
    (IOPATH C Y (0.089:0.089:0.089) (0.068:0.068:0.068))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE UART_XMTR_01/datapath/U93)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.351:0.351:0.351) (0.305:0.308:0.308))
    )
  )
)
(CELL
  (CELLTYPE "MUX2X1")
  (INSTANCE UART_XMTR_01/datapath/U92)
  (DELAY
    (ABSOLUTE
    (IOPATH B Y (0.077:0.077:0.077) (0.062:0.062:0.062))
    (IOPATH A Y (0.083:0.083:0.083) (0.060:0.060:0.060))
    (IOPATH (posedge S) Y (0.155:0.155:0.155) (0.193:0.193:0.193))
    (IOPATH (negedge S) Y (0.145:0.145:0.145) (0.174:0.174:0.174))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE UART_XMTR_01/datapath/U91)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.045:0.046:0.046) (0.039:0.040:0.040))
    )
  )
)
(CELL
  (CELLTYPE "MUX2X1")
  (INSTANCE UART_XMTR_01/datapath/U90)
  (DELAY
    (ABSOLUTE
    (IOPATH B Y (0.077:0.077:0.077) (0.062:0.062:0.062))
    (IOPATH A Y (0.083:0.083:0.083) (0.060:0.060:0.060))
    (IOPATH (posedge S) Y (0.155:0.155:0.155) (0.193:0.193:0.193))
    (IOPATH (negedge S) Y (0.145:0.145:0.145) (0.174:0.174:0.174))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE UART_XMTR_01/datapath/U89)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.045:0.046:0.046) (0.039:0.040:0.040))
    )
  )
)
(CELL
  (CELLTYPE "MUX2X1")
  (INSTANCE UART_XMTR_01/datapath/U88)
  (DELAY
    (ABSOLUTE
    (IOPATH B Y (0.077:0.077:0.077) (0.062:0.062:0.062))
    (IOPATH A Y (0.083:0.083:0.083) (0.060:0.060:0.060))
    (IOPATH (posedge S) Y (0.155:0.155:0.155) (0.193:0.193:0.193))
    (IOPATH (negedge S) Y (0.145:0.145:0.145) (0.174:0.174:0.174))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE UART_XMTR_01/datapath/U87)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.045:0.046:0.046) (0.039:0.040:0.040))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE UART_XMTR_01/datapath/U86)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.095:0.095:0.095) (0.082:0.085:0.085))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE UART_XMTR_01/datapath/U85)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.084:0.084:0.084) (0.073:0.075:0.075))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE UART_XMTR_01/datapath/U84)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.077:0.078:0.078) (0.051:0.051:0.051))
    (IOPATH B Y (0.064:0.065:0.065) (0.048:0.048:0.048))
    )
  )
)
(CELL
  (CELLTYPE "OAI21X1")
  (INSTANCE UART_XMTR_01/datapath/U83)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.083:0.083:0.083) (0.063:0.064:0.064))
    (IOPATH B Y (0.088:0.088:0.088) (0.058:0.059:0.059))
    (IOPATH C Y (0.140:0.140:0.140) (0.074:0.074:0.074))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE UART_XMTR_01/datapath/U82)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.125:0.125:0.125) (0.118:0.120:0.120))
    (IOPATH B Y (0.120:0.138:0.138) (0.113:0.126:0.126))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X1")
  (INSTANCE UART_XMTR_01/datapath/U81)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.133:0.138:0.138) (0.073:0.074:0.074))
    (IOPATH B Y (0.115:0.115:0.115) (0.070:0.071:0.071))
    (IOPATH C Y (0.114:0.114:0.114) (0.075:0.075:0.075))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE UART_XMTR_01/datapath/U80)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.082:0.087:0.087) (0.076:0.081:0.081))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X1")
  (INSTANCE UART_XMTR_01/datapath/U79)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.105:0.105) (0.057:0.057:0.057))
    (IOPATH B Y (0.125:0.125:0.125) (0.063:0.063:0.063))
    (IOPATH C Y (0.101:0.101:0.101) (0.061:0.061:0.061))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE UART_XMTR_01/datapath/U78)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.162:0.162:0.162) (0.143:0.146:0.146))
    )
  )
)
(CELL
  (CELLTYPE "OAI21X1")
  (INSTANCE UART_XMTR_01/datapath/U77)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.084:0.084:0.084) (0.064:0.064:0.064))
    (IOPATH B Y (0.093:0.093:0.093) (0.054:0.054:0.054))
    (IOPATH C Y (0.069:0.073:0.073) (0.050:0.051:0.051))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE UART_XMTR_01/datapath/U76)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.082:0.084:0.084) (0.074:0.077:0.077))
    )
  )
)
(CELL
  (CELLTYPE "OAI21X1")
  (INSTANCE UART_XMTR_01/datapath/U75)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.089:0.089:0.089) (0.067:0.067:0.067))
    (IOPATH B Y (0.093:0.093:0.093) (0.054:0.054:0.054))
    (IOPATH C Y (0.059:0.059:0.059) (0.046:0.046:0.046))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE UART_XMTR_01/datapath/U74)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.078:0.087:0.087) (0.072:0.077:0.077))
    )
  )
)
(CELL
  (CELLTYPE "OAI21X1")
  (INSTANCE UART_XMTR_01/datapath/U73)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.087:0.087:0.087) (0.066:0.066:0.066))
    (IOPATH B Y (0.092:0.092:0.092) (0.054:0.054:0.054))
    (IOPATH C Y (0.058:0.059:0.059) (0.045:0.046:0.046))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE UART_XMTR_01/datapath/U72)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.056:0.063:0.063) (0.052:0.055:0.055))
    )
  )
)
(CELL
  (CELLTYPE "MUX2X1")
  (INSTANCE UART_XMTR_01/datapath/U71)
  (DELAY
    (ABSOLUTE
    (IOPATH B Y (0.073:0.078:0.078) (0.063:0.064:0.064))
    (IOPATH A Y (0.079:0.079:0.079) (0.055:0.056:0.056))
    (IOPATH (posedge S) Y (0.112:0.112:0.112) (0.113:0.113:0.113))
    (IOPATH (negedge S) Y (0.110:0.110:0.110) (0.109:0.109:0.109))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE UART_XMTR_01/datapath/U70)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.080:0.081:0.081) (0.053:0.053:0.053))
    (IOPATH B Y (0.100:0.100:0.100) (0.064:0.064:0.064))
    )
  )
)
(CELL
  (CELLTYPE "MUX2X1")
  (INSTANCE UART_XMTR_01/datapath/U69)
  (DELAY
    (ABSOLUTE
    (IOPATH B Y (0.073:0.078:0.078) (0.062:0.063:0.063))
    (IOPATH A Y (0.082:0.082:0.082) (0.058:0.059:0.059))
    (IOPATH (posedge S) Y (0.123:0.123:0.123) (0.135:0.135:0.135))
    (IOPATH (negedge S) Y (0.119:0.119:0.119) (0.126:0.126:0.126))
    )
  )
)
(CELL
  (CELLTYPE "MUX2X1")
  (INSTANCE UART_XMTR_01/datapath/U68)
  (DELAY
    (ABSOLUTE
    (IOPATH B Y (0.076:0.079:0.079) (0.064:0.066:0.066))
    (IOPATH A Y (0.082:0.082:0.082) (0.059:0.059:0.059))
    (IOPATH (posedge S) Y (0.126:0.126:0.126) (0.141:0.141:0.141))
    (IOPATH (negedge S) Y (0.121:0.121:0.121) (0.132:0.132:0.132))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE UART_XMTR_01/datapath/U67)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.103:0.103:0.103) (0.094:0.094:0.094))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE UART_XMTR_01/datapath/U66)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.054:0.055:0.055))
    (IOPATH B Y (0.076:0.076:0.076) (0.054:0.054:0.054))
    )
  )
)
(CELL
  (CELLTYPE "MUX2X1")
  (INSTANCE UART_XMTR_01/datapath/U65)
  (DELAY
    (ABSOLUTE
    (IOPATH B Y (0.080:0.080:0.080) (0.064:0.064:0.064))
    (IOPATH A Y (0.080:0.080:0.080) (0.057:0.058:0.058))
    (IOPATH (posedge S) Y (0.118:0.119:0.119) (0.125:0.127:0.127))
    (IOPATH (negedge S) Y (0.114:0.116:0.116) (0.117:0.120:0.120))
    )
  )
)
(CELL
  (CELLTYPE "OAI21X1")
  (INSTANCE UART_XMTR_01/datapath/U64)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.081:0.081:0.081) (0.061:0.062:0.062))
    (IOPATH B Y (0.100:0.100:0.100) (0.060:0.060:0.060))
    (IOPATH C Y (0.068:0.069:0.069) (0.053:0.053:0.053))
    )
  )
)
(CELL
  (CELLTYPE "AND2X1")
  (INSTANCE UART_XMTR_01/datapath/U63)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.372:0.375:0.375) (0.347:0.352:0.352))
    (IOPATH B Y (0.383:0.383:0.383) (0.442:0.442:0.442))
    )
  )
)
(CELL
  (CELLTYPE "MUX2X1")
  (INSTANCE UART_XMTR_01/datapath/U62)
  (DELAY
    (ABSOLUTE
    (IOPATH B Y (0.084:0.084:0.084) (0.069:0.069:0.069))
    (IOPATH A Y (0.089:0.089:0.089) (0.064:0.064:0.064))
    (IOPATH (posedge S) Y (0.162:0.162:0.162) (0.196:0.196:0.196))
    (IOPATH (negedge S) Y (0.152:0.152:0.152) (0.178:0.178:0.178))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE UART_XMTR_01/datapath/U61)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.173:0.173:0.173) (0.070:0.070:0.070))
    (IOPATH B Y (0.084:0.084:0.084) (0.063:0.063:0.063))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE UART_XMTR_01/datapath/U60)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.061:0.063:0.063) (0.041:0.041:0.041))
    (IOPATH B Y (0.054:0.067:0.067) (0.039:0.042:0.042))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE UART_XMTR_01/datapath/U59)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.063:0.063:0.063) (0.056:0.056:0.056))
    )
  )
)
(CELL
  (CELLTYPE "AND2X1")
  (INSTANCE UART_XMTR_01/datapath/U58)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.287:0.288:0.288) (0.276:0.276:0.276))
    (IOPATH B Y (0.300:0.300:0.300) (0.369:0.370:0.370))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE UART_XMTR_01/datapath/U57)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.253:0.271:0.271) (0.225:0.241:0.241))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE UART_XMTR_01/datapath/U56)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.093:0.093:0.093) (0.075:0.075:0.075))
    (IOPATH B Y (0.113:0.113:0.113) (0.114:0.114:0.114))
    (IOPATH C Y (0.081:0.081:0.081) (0.057:0.057:0.057))
    (IOPATH D Y (0.112:0.112:0.112) (0.080:0.080:0.080))
    )
  )
)
(CELL
  (CELLTYPE "OAI21X1")
  (INSTANCE UART_XMTR_01/datapath/U55)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.113:0.114:0.114) (0.076:0.076:0.076))
    (IOPATH B Y (0.068:0.068:0.068) (0.047:0.047:0.047))
    (IOPATH C Y (0.055:0.071:0.071) (0.045:0.047:0.047))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE UART_XMTR_01/datapath/U54)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.063:0.063:0.063) (0.056:0.056:0.056))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE UART_XMTR_01/datapath/U53)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.093:0.093:0.093) (0.075:0.075:0.075))
    (IOPATH B Y (0.113:0.113:0.113) (0.114:0.114:0.114))
    (IOPATH C Y (0.076:0.076:0.076) (0.056:0.056:0.056))
    (IOPATH D Y (0.112:0.112:0.112) (0.080:0.080:0.080))
    )
  )
)
(CELL
  (CELLTYPE "OAI21X1")
  (INSTANCE UART_XMTR_01/datapath/U52)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.113:0.114:0.114) (0.076:0.076:0.076))
    (IOPATH B Y (0.068:0.068:0.068) (0.047:0.047:0.047))
    (IOPATH C Y (0.054:0.071:0.071) (0.045:0.047:0.047))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE UART_XMTR_01/datapath/U51)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.063:0.063:0.063) (0.056:0.056:0.056))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE UART_XMTR_01/datapath/U50)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.125:0.125:0.125) (0.097:0.097:0.097))
    (IOPATH B Y (0.086:0.086:0.086) (0.078:0.078:0.078))
    (IOPATH C Y (0.076:0.076:0.076) (0.056:0.056:0.056))
    (IOPATH D Y (0.112:0.112:0.112) (0.080:0.080:0.080))
    )
  )
)
(CELL
  (CELLTYPE "OAI21X1")
  (INSTANCE UART_XMTR_01/datapath/U49)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.113:0.114:0.114) (0.076:0.076:0.076))
    (IOPATH B Y (0.068:0.068:0.068) (0.047:0.047:0.047))
    (IOPATH C Y (0.054:0.069:0.069) (0.044:0.047:0.047))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE UART_XMTR_01/datapath/U48)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.063:0.063:0.063) (0.056:0.056:0.056))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE UART_XMTR_01/datapath/U47)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.125:0.125:0.125) (0.097:0.097:0.097))
    (IOPATH B Y (0.086:0.086:0.086) (0.078:0.078:0.078))
    (IOPATH C Y (0.076:0.076:0.076) (0.056:0.056:0.056))
    (IOPATH D Y (0.112:0.112:0.112) (0.080:0.080:0.080))
    )
  )
)
(CELL
  (CELLTYPE "OAI21X1")
  (INSTANCE UART_XMTR_01/datapath/U46)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.113:0.114:0.114) (0.076:0.076:0.076))
    (IOPATH B Y (0.068:0.068:0.068) (0.047:0.047:0.047))
    (IOPATH C Y (0.054:0.069:0.069) (0.044:0.047:0.047))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE UART_XMTR_01/datapath/U45)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.063:0.063:0.063) (0.056:0.056:0.056))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE UART_XMTR_01/datapath/U44)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.125:0.125:0.125) (0.097:0.097:0.097))
    (IOPATH B Y (0.086:0.086:0.086) (0.078:0.078:0.078))
    (IOPATH C Y (0.076:0.076:0.076) (0.056:0.056:0.056))
    (IOPATH D Y (0.112:0.112:0.112) (0.080:0.080:0.080))
    )
  )
)
(CELL
  (CELLTYPE "OAI21X1")
  (INSTANCE UART_XMTR_01/datapath/U43)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.113:0.114:0.114) (0.076:0.076:0.076))
    (IOPATH B Y (0.068:0.068:0.068) (0.047:0.047:0.047))
    (IOPATH C Y (0.054:0.069:0.069) (0.044:0.047:0.047))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE UART_XMTR_01/datapath/U42)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.063:0.063:0.063) (0.056:0.056:0.056))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE UART_XMTR_01/datapath/U41)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.125:0.125:0.125) (0.097:0.097:0.097))
    (IOPATH B Y (0.086:0.086:0.086) (0.078:0.078:0.078))
    (IOPATH C Y (0.076:0.076:0.076) (0.056:0.056:0.056))
    (IOPATH D Y (0.112:0.112:0.112) (0.080:0.080:0.080))
    )
  )
)
(CELL
  (CELLTYPE "OAI21X1")
  (INSTANCE UART_XMTR_01/datapath/U40)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.113:0.114:0.114) (0.076:0.076:0.076))
    (IOPATH B Y (0.068:0.068:0.068) (0.047:0.047:0.047))
    (IOPATH C Y (0.054:0.069:0.069) (0.044:0.047:0.047))
    )
  )
)
(CELL
  (CELLTYPE "OAI21X1")
  (INSTANCE UART_XMTR_01/datapath/U39)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.088:0.088:0.088) (0.067:0.068:0.068))
    (IOPATH B Y (0.087:0.087:0.087) (0.061:0.061:0.061))
    (IOPATH C Y (0.061:0.061:0.061) (0.052:0.052:0.052))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE UART_XMTR_01/datapath/U38)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.081:0.081:0.081) (0.073:0.073:0.073))
    )
  )
)
(CELL
  (CELLTYPE "MUX2X1")
  (INSTANCE UART_XMTR_01/datapath/U37)
  (DELAY
    (ABSOLUTE
    (IOPATH B Y (0.081:0.084:0.084) (0.069:0.070:0.070))
    (IOPATH A Y (0.091:0.091:0.091) (0.067:0.067:0.067))
    (IOPATH (posedge S) Y (0.164:0.164:0.164) (0.200:0.200:0.200))
    (IOPATH (negedge S) Y (0.154:0.155:0.155) (0.181:0.181:0.181))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE UART_XMTR_01/datapath/U36)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.115:0.115:0.115) (0.116:0.116:0.116))
    (IOPATH B Y (0.097:0.100:0.100) (0.091:0.091:0.091))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE UART_XMTR_01/datapath/U35)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.125:0.125:0.125) (0.097:0.097:0.097))
    (IOPATH B Y (0.086:0.086:0.086) (0.078:0.078:0.078))
    (IOPATH C Y (0.076:0.076:0.076) (0.056:0.056:0.056))
    (IOPATH D Y (0.112:0.112:0.112) (0.080:0.080:0.080))
    )
  )
)
(CELL
  (CELLTYPE "OAI21X1")
  (INSTANCE UART_XMTR_01/datapath/U34)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.113:0.114:0.114) (0.076:0.076:0.076))
    (IOPATH B Y (0.074:0.074:0.074) (0.049:0.049:0.049))
    (IOPATH C Y (0.054:0.069:0.069) (0.044:0.047:0.047))
    )
  )
)
(CELL
  (CELLTYPE "MUX2X1")
  (INSTANCE UART_XMTR_01/datapath/U33)
  (DELAY
    (ABSOLUTE
    (IOPATH B Y (0.077:0.077:0.077) (0.062:0.062:0.062))
    (IOPATH A Y (0.083:0.083:0.083) (0.060:0.060:0.060))
    (IOPATH (posedge S) Y (0.155:0.155:0.155) (0.193:0.193:0.193))
    (IOPATH (negedge S) Y (0.145:0.145:0.145) (0.174:0.174:0.174))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE UART_XMTR_01/datapath/U32)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.045:0.046:0.046) (0.039:0.040:0.040))
    )
  )
)
(CELL
  (CELLTYPE "MUX2X1")
  (INSTANCE UART_XMTR_01/datapath/U31)
  (DELAY
    (ABSOLUTE
    (IOPATH B Y (0.077:0.077:0.077) (0.062:0.062:0.062))
    (IOPATH A Y (0.083:0.083:0.083) (0.060:0.060:0.060))
    (IOPATH (posedge S) Y (0.155:0.155:0.155) (0.193:0.193:0.193))
    (IOPATH (negedge S) Y (0.145:0.145:0.145) (0.174:0.174:0.174))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE UART_XMTR_01/datapath/U30)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.045:0.046:0.046) (0.039:0.040:0.040))
    )
  )
)
(CELL
  (CELLTYPE "MUX2X1")
  (INSTANCE UART_XMTR_01/datapath/U29)
  (DELAY
    (ABSOLUTE
    (IOPATH B Y (0.077:0.077:0.077) (0.062:0.062:0.062))
    (IOPATH A Y (0.083:0.083:0.083) (0.060:0.060:0.060))
    (IOPATH (posedge S) Y (0.155:0.155:0.155) (0.193:0.193:0.193))
    (IOPATH (negedge S) Y (0.145:0.145:0.145) (0.174:0.174:0.174))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE UART_XMTR_01/datapath/U28)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.045:0.046:0.046) (0.039:0.040:0.040))
    )
  )
)
(CELL
  (CELLTYPE "MUX2X1")
  (INSTANCE UART_XMTR_01/datapath/U27)
  (DELAY
    (ABSOLUTE
    (IOPATH B Y (0.077:0.077:0.077) (0.062:0.062:0.062))
    (IOPATH A Y (0.083:0.083:0.083) (0.060:0.060:0.060))
    (IOPATH (posedge S) Y (0.155:0.155:0.155) (0.193:0.193:0.193))
    (IOPATH (negedge S) Y (0.145:0.145:0.145) (0.174:0.174:0.174))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE UART_XMTR_01/datapath/U26)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.045:0.046:0.046) (0.039:0.040:0.040))
    )
  )
)
(CELL
  (CELLTYPE "MUX2X1")
  (INSTANCE UART_XMTR_01/datapath/U25)
  (DELAY
    (ABSOLUTE
    (IOPATH B Y (0.077:0.077:0.077) (0.062:0.062:0.062))
    (IOPATH A Y (0.083:0.083:0.083) (0.060:0.060:0.060))
    (IOPATH (posedge S) Y (0.155:0.155:0.155) (0.193:0.193:0.193))
    (IOPATH (negedge S) Y (0.145:0.145:0.145) (0.174:0.174:0.174))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE UART_XMTR_01/datapath/U24)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.045:0.046:0.046) (0.039:0.040:0.040))
    )
  )
)
(CELL
  (CELLTYPE "DFFSR")
  (INSTANCE UART_XMTR_01/datapath/XMT_shftreg_reg\[0\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.229:0.229:0.229) (0.242:0.242:0.242))
    (IOPATH R Q (0.105:0.105:0.105) (0.114:0.114:0.114))
    (IOPATH (negedge S) Q (0.180:0.180:0.180) ())
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.283:0.283:0.283))
    (WIDTH (negedge CLK) (0.206:0.206:0.206))
    (HOLD (posedge D) (COND S&R (posedge CLK)) (0.008:0.006:0.006))
    (HOLD (negedge D) (COND S&R (posedge CLK)) (-0.016:-0.018:-0.018))
    (SETUP (posedge D) (COND S&R (posedge CLK)) (0.086:0.088:0.088))
    (SETUP (negedge D) (COND S&R (posedge CLK)) (0.086:0.088:0.088))
    (RECOVERY (posedge R) (COND D&S (posedge CLK)) (-0.117:-0.117:-0.117))
    (HOLD (posedge R) (COND D&S (posedge CLK)) (0.141:0.141:0.141))
    (RECOVERY (posedge S) (COND ~D&R (posedge CLK)) (-0.016:-0.016:-0.016))
    (HOLD (posedge S) (COND ~D&R (posedge CLK)) (0.086:0.086:0.086))
    (WIDTH (negedge R) (0.152:0.152:0.152))
    (RECOVERY (posedge S) (posedge R) (0.135:0.135:0.135))
    (WIDTH (negedge S) (0.199:0.199:0.199))
    (RECOVERY (posedge R) (posedge S) (-0.042:-0.042:-0.042))
  )
)
(CELL
  (CELLTYPE "DFFSR")
  (INSTANCE UART_XMTR_01/datapath/XMT_shftreg_reg\[1\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.223:0.223:0.223) (0.237:0.237:0.237))
    (IOPATH R Q (0.099:0.099:0.099) (0.109:0.109:0.109))
    (IOPATH (negedge S) Q (0.174:0.174:0.174) ())
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.283:0.283:0.283))
    (WIDTH (negedge CLK) (0.206:0.206:0.206))
    (HOLD (posedge D) (COND S&R (posedge CLK)) (0.005:-0.005:-0.005))
    (HOLD (negedge D) (COND S&R (posedge CLK)) (-0.016:-0.029:-0.029))
    (SETUP (posedge D) (COND S&R (posedge CLK)) (0.089:0.099:0.099))
    (SETUP (negedge D) (COND S&R (posedge CLK)) (0.086:0.100:0.100))
    (RECOVERY (posedge R) (COND D&S (posedge CLK)) (-0.117:-0.117:-0.117))
    (HOLD (posedge R) (COND D&S (posedge CLK)) (0.141:0.141:0.141))
    (RECOVERY (posedge S) (COND ~D&R (posedge CLK)) (-0.016:-0.016:-0.016))
    (HOLD (posedge S) (COND ~D&R (posedge CLK)) (0.086:0.086:0.086))
    (WIDTH (negedge R) (0.152:0.152:0.152))
    (RECOVERY (posedge S) (posedge R) (0.135:0.135:0.135))
    (WIDTH (negedge S) (0.199:0.199:0.199))
    (RECOVERY (posedge R) (posedge S) (-0.042:-0.042:-0.042))
  )
)
(CELL
  (CELLTYPE "DFFSR")
  (INSTANCE UART_XMTR_01/datapath/XMT_datareg_reg\[0\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.266:0.266:0.266) (0.275:0.275:0.275))
    (IOPATH R Q (0.141:0.141:0.141) (0.147:0.147:0.147))
    (IOPATH (negedge S) Q (0.216:0.216:0.216) ())
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.283:0.283:0.283))
    (WIDTH (negedge CLK) (0.206:0.206:0.206))
    (HOLD (posedge D) (COND S&R (posedge CLK)) (0.008:0.007:0.007))
    (HOLD (negedge D) (COND S&R (posedge CLK)) (-0.015:-0.016:-0.016))
    (SETUP (posedge D) (COND S&R (posedge CLK)) (0.086:0.086:0.086))
    (SETUP (negedge D) (COND S&R (posedge CLK)) (0.086:0.086:0.086))
    (RECOVERY (posedge R) (COND D&S (posedge CLK)) (-0.117:-0.117:-0.117))
    (HOLD (posedge R) (COND D&S (posedge CLK)) (0.141:0.141:0.141))
    (RECOVERY (posedge S) (COND ~D&R (posedge CLK)) (-0.016:-0.016:-0.016))
    (HOLD (posedge S) (COND ~D&R (posedge CLK)) (0.086:0.086:0.086))
    (WIDTH (negedge R) (0.152:0.152:0.152))
    (RECOVERY (posedge S) (posedge R) (0.135:0.135:0.135))
    (WIDTH (negedge S) (0.199:0.199:0.199))
    (RECOVERY (posedge R) (posedge S) (-0.042:-0.042:-0.042))
  )
)
(CELL
  (CELLTYPE "DFFSR")
  (INSTANCE UART_XMTR_01/datapath/XMT_shftreg_reg\[2\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.254:0.254:0.254) (0.263:0.263:0.263))
    (IOPATH R Q (0.130:0.130:0.130) (0.135:0.135:0.135))
    (IOPATH (negedge S) Q (0.204:0.204:0.204) ())
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.283:0.283:0.283))
    (WIDTH (negedge CLK) (0.206:0.206:0.206))
    (HOLD (posedge D) (COND S&R (posedge CLK)) (0.005:-0.005:-0.005))
    (HOLD (negedge D) (COND S&R (posedge CLK)) (-0.015:-0.029:-0.029))
    (SETUP (posedge D) (COND S&R (posedge CLK)) (0.089:0.099:0.099))
    (SETUP (negedge D) (COND S&R (posedge CLK)) (0.085:0.100:0.100))
    (RECOVERY (posedge R) (COND D&S (posedge CLK)) (-0.117:-0.117:-0.117))
    (HOLD (posedge R) (COND D&S (posedge CLK)) (0.141:0.141:0.141))
    (RECOVERY (posedge S) (COND ~D&R (posedge CLK)) (-0.016:-0.016:-0.016))
    (HOLD (posedge S) (COND ~D&R (posedge CLK)) (0.086:0.086:0.086))
    (WIDTH (negedge R) (0.152:0.152:0.152))
    (RECOVERY (posedge S) (posedge R) (0.135:0.135:0.135))
    (WIDTH (negedge S) (0.199:0.199:0.199))
    (RECOVERY (posedge R) (posedge S) (-0.042:-0.042:-0.042))
  )
)
(CELL
  (CELLTYPE "DFFSR")
  (INSTANCE UART_XMTR_01/datapath/XMT_datareg_reg\[1\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.266:0.266:0.266) (0.275:0.275:0.275))
    (IOPATH R Q (0.141:0.141:0.141) (0.147:0.147:0.147))
    (IOPATH (negedge S) Q (0.216:0.216:0.216) ())
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.283:0.283:0.283))
    (WIDTH (negedge CLK) (0.206:0.206:0.206))
    (HOLD (posedge D) (COND S&R (posedge CLK)) (0.008:0.007:0.007))
    (HOLD (negedge D) (COND S&R (posedge CLK)) (-0.015:-0.016:-0.016))
    (SETUP (posedge D) (COND S&R (posedge CLK)) (0.086:0.086:0.086))
    (SETUP (negedge D) (COND S&R (posedge CLK)) (0.086:0.086:0.086))
    (RECOVERY (posedge R) (COND D&S (posedge CLK)) (-0.117:-0.117:-0.117))
    (HOLD (posedge R) (COND D&S (posedge CLK)) (0.141:0.141:0.141))
    (RECOVERY (posedge S) (COND ~D&R (posedge CLK)) (-0.016:-0.016:-0.016))
    (HOLD (posedge S) (COND ~D&R (posedge CLK)) (0.086:0.086:0.086))
    (WIDTH (negedge R) (0.152:0.152:0.152))
    (RECOVERY (posedge S) (posedge R) (0.135:0.135:0.135))
    (WIDTH (negedge S) (0.199:0.199:0.199))
    (RECOVERY (posedge R) (posedge S) (-0.042:-0.042:-0.042))
  )
)
(CELL
  (CELLTYPE "DFFSR")
  (INSTANCE UART_XMTR_01/datapath/XMT_shftreg_reg\[3\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.254:0.254:0.254) (0.263:0.263:0.263))
    (IOPATH R Q (0.130:0.130:0.130) (0.135:0.135:0.135))
    (IOPATH (negedge S) Q (0.204:0.204:0.204) ())
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.283:0.283:0.283))
    (WIDTH (negedge CLK) (0.206:0.206:0.206))
    (HOLD (posedge D) (COND S&R (posedge CLK)) (0.005:-0.005:-0.005))
    (HOLD (negedge D) (COND S&R (posedge CLK)) (-0.015:-0.029:-0.029))
    (SETUP (posedge D) (COND S&R (posedge CLK)) (0.089:0.099:0.099))
    (SETUP (negedge D) (COND S&R (posedge CLK)) (0.085:0.100:0.100))
    (RECOVERY (posedge R) (COND D&S (posedge CLK)) (-0.117:-0.117:-0.117))
    (HOLD (posedge R) (COND D&S (posedge CLK)) (0.141:0.141:0.141))
    (RECOVERY (posedge S) (COND ~D&R (posedge CLK)) (-0.016:-0.016:-0.016))
    (HOLD (posedge S) (COND ~D&R (posedge CLK)) (0.086:0.086:0.086))
    (WIDTH (negedge R) (0.152:0.152:0.152))
    (RECOVERY (posedge S) (posedge R) (0.135:0.135:0.135))
    (WIDTH (negedge S) (0.199:0.199:0.199))
    (RECOVERY (posedge R) (posedge S) (-0.042:-0.042:-0.042))
  )
)
(CELL
  (CELLTYPE "DFFSR")
  (INSTANCE UART_XMTR_01/datapath/XMT_datareg_reg\[2\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.266:0.266:0.266) (0.275:0.275:0.275))
    (IOPATH R Q (0.141:0.141:0.141) (0.147:0.147:0.147))
    (IOPATH (negedge S) Q (0.216:0.216:0.216) ())
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.283:0.283:0.283))
    (WIDTH (negedge CLK) (0.206:0.206:0.206))
    (HOLD (posedge D) (COND S&R (posedge CLK)) (0.008:0.007:0.007))
    (HOLD (negedge D) (COND S&R (posedge CLK)) (-0.015:-0.016:-0.016))
    (SETUP (posedge D) (COND S&R (posedge CLK)) (0.086:0.086:0.086))
    (SETUP (negedge D) (COND S&R (posedge CLK)) (0.086:0.086:0.086))
    (RECOVERY (posedge R) (COND D&S (posedge CLK)) (-0.117:-0.117:-0.117))
    (HOLD (posedge R) (COND D&S (posedge CLK)) (0.141:0.141:0.141))
    (RECOVERY (posedge S) (COND ~D&R (posedge CLK)) (-0.016:-0.016:-0.016))
    (HOLD (posedge S) (COND ~D&R (posedge CLK)) (0.086:0.086:0.086))
    (WIDTH (negedge R) (0.152:0.152:0.152))
    (RECOVERY (posedge S) (posedge R) (0.135:0.135:0.135))
    (WIDTH (negedge S) (0.199:0.199:0.199))
    (RECOVERY (posedge R) (posedge S) (-0.042:-0.042:-0.042))
  )
)
(CELL
  (CELLTYPE "DFFSR")
  (INSTANCE UART_XMTR_01/datapath/XMT_shftreg_reg\[4\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.254:0.254:0.254) (0.263:0.263:0.263))
    (IOPATH R Q (0.130:0.130:0.130) (0.135:0.135:0.135))
    (IOPATH (negedge S) Q (0.204:0.204:0.204) ())
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.283:0.283:0.283))
    (WIDTH (negedge CLK) (0.206:0.206:0.206))
    (HOLD (posedge D) (COND S&R (posedge CLK)) (0.005:-0.005:-0.005))
    (HOLD (negedge D) (COND S&R (posedge CLK)) (-0.015:-0.029:-0.029))
    (SETUP (posedge D) (COND S&R (posedge CLK)) (0.089:0.099:0.099))
    (SETUP (negedge D) (COND S&R (posedge CLK)) (0.085:0.100:0.100))
    (RECOVERY (posedge R) (COND D&S (posedge CLK)) (-0.117:-0.117:-0.117))
    (HOLD (posedge R) (COND D&S (posedge CLK)) (0.141:0.141:0.141))
    (RECOVERY (posedge S) (COND ~D&R (posedge CLK)) (-0.016:-0.016:-0.016))
    (HOLD (posedge S) (COND ~D&R (posedge CLK)) (0.086:0.086:0.086))
    (WIDTH (negedge R) (0.152:0.152:0.152))
    (RECOVERY (posedge S) (posedge R) (0.135:0.135:0.135))
    (WIDTH (negedge S) (0.199:0.199:0.199))
    (RECOVERY (posedge R) (posedge S) (-0.042:-0.042:-0.042))
  )
)
(CELL
  (CELLTYPE "DFFSR")
  (INSTANCE UART_XMTR_01/datapath/XMT_datareg_reg\[3\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.266:0.266:0.266) (0.275:0.275:0.275))
    (IOPATH R Q (0.141:0.141:0.141) (0.147:0.147:0.147))
    (IOPATH (negedge S) Q (0.216:0.216:0.216) ())
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.283:0.283:0.283))
    (WIDTH (negedge CLK) (0.206:0.206:0.206))
    (HOLD (posedge D) (COND S&R (posedge CLK)) (0.008:0.007:0.007))
    (HOLD (negedge D) (COND S&R (posedge CLK)) (-0.015:-0.016:-0.016))
    (SETUP (posedge D) (COND S&R (posedge CLK)) (0.086:0.086:0.086))
    (SETUP (negedge D) (COND S&R (posedge CLK)) (0.086:0.086:0.086))
    (RECOVERY (posedge R) (COND D&S (posedge CLK)) (-0.117:-0.117:-0.117))
    (HOLD (posedge R) (COND D&S (posedge CLK)) (0.141:0.141:0.141))
    (RECOVERY (posedge S) (COND ~D&R (posedge CLK)) (-0.016:-0.016:-0.016))
    (HOLD (posedge S) (COND ~D&R (posedge CLK)) (0.086:0.086:0.086))
    (WIDTH (negedge R) (0.152:0.152:0.152))
    (RECOVERY (posedge S) (posedge R) (0.135:0.135:0.135))
    (WIDTH (negedge S) (0.199:0.199:0.199))
    (RECOVERY (posedge R) (posedge S) (-0.042:-0.042:-0.042))
  )
)
(CELL
  (CELLTYPE "DFFSR")
  (INSTANCE UART_XMTR_01/datapath/XMT_shftreg_reg\[5\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.254:0.254:0.254) (0.263:0.263:0.263))
    (IOPATH R Q (0.130:0.130:0.130) (0.135:0.135:0.135))
    (IOPATH (negedge S) Q (0.204:0.204:0.204) ())
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.283:0.283:0.283))
    (WIDTH (negedge CLK) (0.206:0.206:0.206))
    (HOLD (posedge D) (COND S&R (posedge CLK)) (0.005:-0.005:-0.005))
    (HOLD (negedge D) (COND S&R (posedge CLK)) (-0.015:-0.029:-0.029))
    (SETUP (posedge D) (COND S&R (posedge CLK)) (0.089:0.099:0.099))
    (SETUP (negedge D) (COND S&R (posedge CLK)) (0.085:0.100:0.100))
    (RECOVERY (posedge R) (COND D&S (posedge CLK)) (-0.117:-0.117:-0.117))
    (HOLD (posedge R) (COND D&S (posedge CLK)) (0.141:0.141:0.141))
    (RECOVERY (posedge S) (COND ~D&R (posedge CLK)) (-0.016:-0.016:-0.016))
    (HOLD (posedge S) (COND ~D&R (posedge CLK)) (0.086:0.086:0.086))
    (WIDTH (negedge R) (0.152:0.152:0.152))
    (RECOVERY (posedge S) (posedge R) (0.135:0.135:0.135))
    (WIDTH (negedge S) (0.199:0.199:0.199))
    (RECOVERY (posedge R) (posedge S) (-0.042:-0.042:-0.042))
  )
)
(CELL
  (CELLTYPE "DFFSR")
  (INSTANCE UART_XMTR_01/datapath/XMT_datareg_reg\[4\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.266:0.266:0.266) (0.275:0.275:0.275))
    (IOPATH R Q (0.141:0.141:0.141) (0.147:0.147:0.147))
    (IOPATH (negedge S) Q (0.216:0.216:0.216) ())
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.283:0.283:0.283))
    (WIDTH (negedge CLK) (0.206:0.206:0.206))
    (HOLD (posedge D) (COND S&R (posedge CLK)) (0.008:0.007:0.007))
    (HOLD (negedge D) (COND S&R (posedge CLK)) (-0.015:-0.016:-0.016))
    (SETUP (posedge D) (COND S&R (posedge CLK)) (0.086:0.086:0.086))
    (SETUP (negedge D) (COND S&R (posedge CLK)) (0.086:0.086:0.086))
    (RECOVERY (posedge R) (COND D&S (posedge CLK)) (-0.117:-0.117:-0.117))
    (HOLD (posedge R) (COND D&S (posedge CLK)) (0.141:0.141:0.141))
    (RECOVERY (posedge S) (COND ~D&R (posedge CLK)) (-0.016:-0.016:-0.016))
    (HOLD (posedge S) (COND ~D&R (posedge CLK)) (0.086:0.086:0.086))
    (WIDTH (negedge R) (0.152:0.152:0.152))
    (RECOVERY (posedge S) (posedge R) (0.135:0.135:0.135))
    (WIDTH (negedge S) (0.199:0.199:0.199))
    (RECOVERY (posedge R) (posedge S) (-0.042:-0.042:-0.042))
  )
)
(CELL
  (CELLTYPE "DFFSR")
  (INSTANCE UART_XMTR_01/datapath/XMT_shftreg_reg\[6\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.254:0.254:0.254) (0.263:0.263:0.263))
    (IOPATH R Q (0.130:0.130:0.130) (0.135:0.135:0.135))
    (IOPATH (negedge S) Q (0.204:0.204:0.204) ())
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.283:0.283:0.283))
    (WIDTH (negedge CLK) (0.206:0.206:0.206))
    (HOLD (posedge D) (COND S&R (posedge CLK)) (0.005:-0.005:-0.005))
    (HOLD (negedge D) (COND S&R (posedge CLK)) (-0.015:-0.029:-0.029))
    (SETUP (posedge D) (COND S&R (posedge CLK)) (0.089:0.099:0.099))
    (SETUP (negedge D) (COND S&R (posedge CLK)) (0.085:0.100:0.100))
    (RECOVERY (posedge R) (COND D&S (posedge CLK)) (-0.117:-0.117:-0.117))
    (HOLD (posedge R) (COND D&S (posedge CLK)) (0.141:0.141:0.141))
    (RECOVERY (posedge S) (COND ~D&R (posedge CLK)) (-0.016:-0.016:-0.016))
    (HOLD (posedge S) (COND ~D&R (posedge CLK)) (0.086:0.086:0.086))
    (WIDTH (negedge R) (0.152:0.152:0.152))
    (RECOVERY (posedge S) (posedge R) (0.135:0.135:0.135))
    (WIDTH (negedge S) (0.199:0.199:0.199))
    (RECOVERY (posedge R) (posedge S) (-0.042:-0.042:-0.042))
  )
)
(CELL
  (CELLTYPE "DFFSR")
  (INSTANCE UART_XMTR_01/datapath/XMT_datareg_reg\[5\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.265:0.265:0.265) (0.274:0.274:0.274))
    (IOPATH R Q (0.141:0.141:0.141) (0.146:0.146:0.146))
    (IOPATH (negedge S) Q (0.215:0.215:0.215) ())
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.283:0.283:0.283))
    (WIDTH (negedge CLK) (0.206:0.206:0.206))
    (HOLD (posedge D) (COND S&R (posedge CLK)) (0.008:0.007:0.007))
    (HOLD (negedge D) (COND S&R (posedge CLK)) (-0.015:-0.016:-0.016))
    (SETUP (posedge D) (COND S&R (posedge CLK)) (0.086:0.086:0.086))
    (SETUP (negedge D) (COND S&R (posedge CLK)) (0.086:0.086:0.086))
    (RECOVERY (posedge R) (COND D&S (posedge CLK)) (-0.117:-0.117:-0.117))
    (HOLD (posedge R) (COND D&S (posedge CLK)) (0.141:0.141:0.141))
    (RECOVERY (posedge S) (COND ~D&R (posedge CLK)) (-0.016:-0.016:-0.016))
    (HOLD (posedge S) (COND ~D&R (posedge CLK)) (0.086:0.086:0.086))
    (WIDTH (negedge R) (0.152:0.152:0.152))
    (RECOVERY (posedge S) (posedge R) (0.135:0.135:0.135))
    (WIDTH (negedge S) (0.199:0.199:0.199))
    (RECOVERY (posedge R) (posedge S) (-0.042:-0.042:-0.042))
  )
)
(CELL
  (CELLTYPE "DFFSR")
  (INSTANCE UART_XMTR_01/datapath/XMT_shftreg_reg\[7\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.254:0.254:0.254) (0.263:0.263:0.263))
    (IOPATH R Q (0.130:0.130:0.130) (0.135:0.135:0.135))
    (IOPATH (negedge S) Q (0.204:0.204:0.204) ())
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.283:0.283:0.283))
    (WIDTH (negedge CLK) (0.206:0.206:0.206))
    (HOLD (posedge D) (COND S&R (posedge CLK)) (0.004:-0.005:-0.005))
    (HOLD (negedge D) (COND S&R (posedge CLK)) (-0.015:-0.029:-0.029))
    (SETUP (posedge D) (COND S&R (posedge CLK)) (0.089:0.099:0.099))
    (SETUP (negedge D) (COND S&R (posedge CLK)) (0.085:0.100:0.100))
    (RECOVERY (posedge R) (COND D&S (posedge CLK)) (-0.117:-0.117:-0.117))
    (HOLD (posedge R) (COND D&S (posedge CLK)) (0.141:0.141:0.141))
    (RECOVERY (posedge S) (COND ~D&R (posedge CLK)) (-0.016:-0.016:-0.016))
    (HOLD (posedge S) (COND ~D&R (posedge CLK)) (0.086:0.086:0.086))
    (WIDTH (negedge R) (0.152:0.152:0.152))
    (RECOVERY (posedge S) (posedge R) (0.135:0.135:0.135))
    (WIDTH (negedge S) (0.199:0.199:0.199))
    (RECOVERY (posedge R) (posedge S) (-0.042:-0.042:-0.042))
  )
)
(CELL
  (CELLTYPE "DFFSR")
  (INSTANCE UART_XMTR_01/datapath/XMT_datareg_reg\[6\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.265:0.265:0.265) (0.274:0.274:0.274))
    (IOPATH R Q (0.141:0.141:0.141) (0.146:0.146:0.146))
    (IOPATH (negedge S) Q (0.215:0.215:0.215) ())
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.283:0.283:0.283))
    (WIDTH (negedge CLK) (0.206:0.206:0.206))
    (HOLD (posedge D) (COND S&R (posedge CLK)) (0.008:0.007:0.007))
    (HOLD (negedge D) (COND S&R (posedge CLK)) (-0.015:-0.016:-0.016))
    (SETUP (posedge D) (COND S&R (posedge CLK)) (0.086:0.086:0.086))
    (SETUP (negedge D) (COND S&R (posedge CLK)) (0.086:0.086:0.086))
    (RECOVERY (posedge R) (COND D&S (posedge CLK)) (-0.117:-0.117:-0.117))
    (HOLD (posedge R) (COND D&S (posedge CLK)) (0.141:0.141:0.141))
    (RECOVERY (posedge S) (COND ~D&R (posedge CLK)) (-0.016:-0.016:-0.016))
    (HOLD (posedge S) (COND ~D&R (posedge CLK)) (0.086:0.086:0.086))
    (WIDTH (negedge R) (0.152:0.152:0.152))
    (RECOVERY (posedge S) (posedge R) (0.135:0.135:0.135))
    (WIDTH (negedge S) (0.199:0.199:0.199))
    (RECOVERY (posedge R) (posedge S) (-0.042:-0.042:-0.042))
  )
)
(CELL
  (CELLTYPE "DFFSR")
  (INSTANCE UART_XMTR_01/datapath/XMT_shftreg_reg\[8\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.267:0.267:0.267) (0.275:0.275:0.275))
    (IOPATH R Q (0.143:0.143:0.143) (0.147:0.147:0.147))
    (IOPATH (negedge S) Q (0.217:0.217:0.217) ())
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.283:0.283:0.283))
    (WIDTH (negedge CLK) (0.206:0.206:0.206))
    (HOLD (posedge D) (COND S&R (posedge CLK)) (0.006:0.004:0.004))
    (HOLD (negedge D) (COND S&R (posedge CLK)) (-0.015:-0.019:-0.019))
    (SETUP (posedge D) (COND S&R (posedge CLK)) (0.088:0.090:0.090))
    (SETUP (negedge D) (COND S&R (posedge CLK)) (0.085:0.089:0.089))
    (RECOVERY (posedge R) (COND D&S (posedge CLK)) (-0.117:-0.117:-0.117))
    (HOLD (posedge R) (COND D&S (posedge CLK)) (0.141:0.141:0.141))
    (RECOVERY (posedge S) (COND ~D&R (posedge CLK)) (-0.016:-0.016:-0.016))
    (HOLD (posedge S) (COND ~D&R (posedge CLK)) (0.086:0.086:0.086))
    (WIDTH (negedge R) (0.152:0.152:0.152))
    (RECOVERY (posedge S) (posedge R) (0.135:0.135:0.135))
    (WIDTH (negedge S) (0.199:0.199:0.199))
    (RECOVERY (posedge R) (posedge S) (-0.042:-0.042:-0.042))
  )
)
(CELL
  (CELLTYPE "DFFSR")
  (INSTANCE UART_XMTR_01/datapath/XMT_datareg_reg\[7\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.265:0.265:0.265) (0.274:0.274:0.274))
    (IOPATH R Q (0.141:0.141:0.141) (0.146:0.146:0.146))
    (IOPATH (negedge S) Q (0.215:0.215:0.215) ())
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.283:0.283:0.283))
    (WIDTH (negedge CLK) (0.206:0.206:0.206))
    (HOLD (posedge D) (COND S&R (posedge CLK)) (0.008:0.007:0.007))
    (HOLD (negedge D) (COND S&R (posedge CLK)) (-0.015:-0.016:-0.016))
    (SETUP (posedge D) (COND S&R (posedge CLK)) (0.086:0.086:0.086))
    (SETUP (negedge D) (COND S&R (posedge CLK)) (0.086:0.086:0.086))
    (RECOVERY (posedge R) (COND D&S (posedge CLK)) (-0.117:-0.117:-0.117))
    (HOLD (posedge R) (COND D&S (posedge CLK)) (0.141:0.141:0.141))
    (RECOVERY (posedge S) (COND ~D&R (posedge CLK)) (-0.016:-0.016:-0.016))
    (HOLD (posedge S) (COND ~D&R (posedge CLK)) (0.086:0.086:0.086))
    (WIDTH (negedge R) (0.152:0.152:0.152))
    (RECOVERY (posedge S) (posedge R) (0.135:0.135:0.135))
    (WIDTH (negedge S) (0.199:0.199:0.199))
    (RECOVERY (posedge R) (posedge S) (-0.042:-0.042:-0.042))
  )
)
(CELL
  (CELLTYPE "DFFSR")
  (INSTANCE UART_XMTR_01/datapath/bit_count_reg\[3\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.264:0.264:0.264) (0.272:0.272:0.272))
    (IOPATH R Q (0.139:0.139:0.139) (0.144:0.144:0.144))
    (IOPATH (negedge S) Q (0.214:0.214:0.214) ())
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.283:0.283:0.283))
    (WIDTH (negedge CLK) (0.206:0.206:0.206))
    (HOLD (posedge D) (COND S&R (posedge CLK)) (0.003:0.002:0.002))
    (HOLD (negedge D) (COND S&R (posedge CLK)) (-0.018:-0.020:-0.020))
    (SETUP (posedge D) (COND S&R (posedge CLK)) (0.091:0.092:0.092))
    (SETUP (negedge D) (COND S&R (posedge CLK)) (0.088:0.090:0.090))
    (RECOVERY (posedge R) (COND D&S (posedge CLK)) (-0.117:-0.117:-0.117))
    (HOLD (posedge R) (COND D&S (posedge CLK)) (0.141:0.141:0.141))
    (RECOVERY (posedge S) (COND ~D&R (posedge CLK)) (-0.016:-0.016:-0.016))
    (HOLD (posedge S) (COND ~D&R (posedge CLK)) (0.086:0.086:0.086))
    (WIDTH (negedge R) (0.152:0.152:0.152))
    (RECOVERY (posedge S) (posedge R) (0.135:0.135:0.135))
    (WIDTH (negedge S) (0.199:0.199:0.199))
    (RECOVERY (posedge R) (posedge S) (-0.042:-0.042:-0.042))
  )
)
(CELL
  (CELLTYPE "DFFSR")
  (INSTANCE UART_XMTR_01/datapath/bit_count_reg\[2\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.324:0.324:0.324) (0.325:0.325:0.325))
    (IOPATH R Q (0.199:0.199:0.199) (0.197:0.197:0.197))
    (IOPATH (negedge S) Q (0.274:0.274:0.274) ())
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.283:0.283:0.283))
    (WIDTH (negedge CLK) (0.206:0.206:0.206))
    (HOLD (posedge D) (COND S&R (posedge CLK)) (0.003:0.002:0.002))
    (HOLD (negedge D) (COND S&R (posedge CLK)) (-0.019:-0.020:-0.020))
    (SETUP (posedge D) (COND S&R (posedge CLK)) (0.091:0.092:0.092))
    (SETUP (negedge D) (COND S&R (posedge CLK)) (0.089:0.090:0.090))
    (RECOVERY (posedge R) (COND D&S (posedge CLK)) (-0.117:-0.117:-0.117))
    (HOLD (posedge R) (COND D&S (posedge CLK)) (0.141:0.141:0.141))
    (RECOVERY (posedge S) (COND ~D&R (posedge CLK)) (-0.016:-0.016:-0.016))
    (HOLD (posedge S) (COND ~D&R (posedge CLK)) (0.086:0.086:0.086))
    (WIDTH (negedge R) (0.152:0.152:0.152))
    (RECOVERY (posedge S) (posedge R) (0.135:0.135:0.135))
    (WIDTH (negedge S) (0.199:0.199:0.199))
    (RECOVERY (posedge R) (posedge S) (-0.042:-0.042:-0.042))
  )
)
(CELL
  (CELLTYPE "DFFSR")
  (INSTANCE UART_XMTR_01/datapath/bit_count_reg\[1\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.344:0.344:0.344) (0.342:0.342:0.342))
    (IOPATH R Q (0.220:0.220:0.220) (0.215:0.215:0.215))
    (IOPATH (negedge S) Q (0.295:0.295:0.295) ())
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.283:0.283:0.283))
    (WIDTH (negedge CLK) (0.206:0.206:0.206))
    (HOLD (posedge D) (COND S&R (posedge CLK)) (0.003:0.002:0.002))
    (HOLD (negedge D) (COND S&R (posedge CLK)) (-0.019:-0.021:-0.021))
    (SETUP (posedge D) (COND S&R (posedge CLK)) (0.091:0.092:0.092))
    (SETUP (negedge D) (COND S&R (posedge CLK)) (0.089:0.091:0.091))
    (RECOVERY (posedge R) (COND D&S (posedge CLK)) (-0.117:-0.117:-0.117))
    (HOLD (posedge R) (COND D&S (posedge CLK)) (0.141:0.141:0.141))
    (RECOVERY (posedge S) (COND ~D&R (posedge CLK)) (-0.016:-0.016:-0.016))
    (HOLD (posedge S) (COND ~D&R (posedge CLK)) (0.086:0.086:0.086))
    (WIDTH (negedge R) (0.152:0.152:0.152))
    (RECOVERY (posedge S) (posedge R) (0.135:0.135:0.135))
    (WIDTH (negedge S) (0.199:0.199:0.199))
    (RECOVERY (posedge R) (posedge S) (-0.042:-0.042:-0.042))
  )
)
(CELL
  (CELLTYPE "DFFSR")
  (INSTANCE UART_XMTR_01/datapath/bit_count_reg\[0\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.308:0.308:0.308) (0.312:0.312:0.312))
    (IOPATH R Q (0.184:0.184:0.184) (0.184:0.184:0.184))
    (IOPATH (negedge S) Q (0.259:0.259:0.259) ())
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.283:0.283:0.283))
    (WIDTH (negedge CLK) (0.206:0.206:0.206))
    (HOLD (posedge D) (COND S&R (posedge CLK)) (0.003:0.001:0.001))
    (HOLD (negedge D) (COND S&R (posedge CLK)) (-0.018:-0.020:-0.020))
    (SETUP (posedge D) (COND S&R (posedge CLK)) (0.091:0.092:0.092))
    (SETUP (negedge D) (COND S&R (posedge CLK)) (0.089:0.090:0.090))
    (RECOVERY (posedge R) (COND D&S (posedge CLK)) (-0.117:-0.117:-0.117))
    (HOLD (posedge R) (COND D&S (posedge CLK)) (0.141:0.141:0.141))
    (RECOVERY (posedge S) (COND ~D&R (posedge CLK)) (-0.016:-0.016:-0.016))
    (HOLD (posedge S) (COND ~D&R (posedge CLK)) (0.086:0.086:0.086))
    (WIDTH (negedge R) (0.152:0.152:0.152))
    (RECOVERY (posedge S) (posedge R) (0.135:0.135:0.135))
    (WIDTH (negedge S) (0.199:0.199:0.199))
    (RECOVERY (posedge R) (posedge S) (-0.042:-0.042:-0.042))
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE UART_XMTR_01/control/U35)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.061:0.061:0.061) (0.050:0.050:0.050))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE UART_XMTR_01/control/U34)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.103:0.103:0.103))
    (IOPATH B Y (0.071:0.071:0.071) (0.068:0.068:0.068))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X1")
  (INSTANCE UART_XMTR_01/control/U33)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.151:0.151:0.151) (0.082:0.082:0.082))
    (IOPATH B Y (0.094:0.094:0.094) (0.067:0.067:0.067))
    (IOPATH C Y (0.103:0.113:0.113) (0.071:0.072:0.072))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE UART_XMTR_01/control/U32)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.080:0.080:0.080) (0.079:0.079:0.079))
    (IOPATH B Y (0.077:0.082:0.082) (0.080:0.087:0.087))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE UART_XMTR_01/control/U31)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.039:0.039:0.039) (0.040:0.040:0.040))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE UART_XMTR_01/control/U30)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.125:0.125:0.125) (0.114:0.114:0.114))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE UART_XMTR_01/control/U29)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.105:0.105:0.105) (0.094:0.094:0.094))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X1")
  (INSTANCE UART_XMTR_01/control/U28)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.104:0.104:0.104) (0.047:0.047:0.047))
    (IOPATH B Y (0.084:0.084:0.084) (0.046:0.046:0.046))
    (IOPATH C Y (0.091:0.091:0.091) (0.045:0.045:0.045))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE UART_XMTR_01/control/U27)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.105:0.115:0.115) (0.097:0.100:0.100))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE UART_XMTR_01/control/U26)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.084:0.092:0.092) (0.082:0.084:0.084))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE UART_XMTR_01/control/U25)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.085:0.085:0.085) (0.053:0.053:0.053))
    (IOPATH B Y (0.069:0.069:0.069) (0.049:0.050:0.050))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE UART_XMTR_01/control/U24)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.050:0.050:0.050) (0.053:0.053:0.053))
    (IOPATH B Y (0.049:0.050:0.050) (0.046:0.048:0.048))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE UART_XMTR_01/control/U23)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.080:0.080:0.080) (0.067:0.067:0.067))
    )
  )
)
(CELL
  (CELLTYPE "NOR3X1")
  (INSTANCE UART_XMTR_01/control/U22)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.146:0.146:0.146) (0.172:0.172:0.172))
    (IOPATH B Y (0.154:0.154:0.154) (0.172:0.172:0.172))
    (IOPATH C Y (0.132:0.132:0.132) (0.135:0.135:0.135))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE UART_XMTR_01/control/U21)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.090:0.100:0.100) (0.054:0.055:0.055))
    (IOPATH B Y (0.044:0.044:0.044) (0.041:0.041:0.041))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE UART_XMTR_01/control/U20)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.056:0.056:0.056) (0.062:0.062:0.062))
    (IOPATH B Y (0.045:0.051:0.051) (0.044:0.049:0.049))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE UART_XMTR_01/control/U19)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.079:0.079:0.079) (0.090:0.090:0.090))
    (IOPATH B Y (0.074:0.074:0.074) (0.069:0.069:0.069))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE UART_XMTR_01/control/U18)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.105:0.105:0.105) (0.108:0.108:0.108))
    (IOPATH B Y (0.114:0.114:0.114) (0.110:0.110:0.110))
    )
  )
)
(CELL
  (CELLTYPE "XOR2X1")
  (INSTANCE UART_XMTR_01/control/U17)
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge A) Y (0.124:0.124:0.124) (0.125:0.125:0.125))
    (IOPATH (negedge A) Y (0.121:0.121:0.121) (0.117:0.117:0.117))
    (IOPATH (posedge B) Y (0.126:0.127:0.127) (0.118:0.120:0.120))
    (IOPATH (negedge B) Y (0.125:0.125:0.125) (0.116:0.117:0.117))
    )
  )
)
(CELL
  (CELLTYPE "OAI21X1")
  (INSTANCE UART_XMTR_01/control/U16)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.361:0.365:0.365) (0.270:0.270:0.270))
    (IOPATH B Y (0.358:0.358:0.358) (0.264:0.264:0.264))
    (IOPATH C Y (0.325:0.325:0.325) (0.217:0.217:0.217))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE UART_XMTR_01/control/U15)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.097:0.097:0.097) (0.063:0.063:0.063))
    (IOPATH B Y (0.086:0.086:0.086) (0.066:0.066:0.066))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE UART_XMTR_01/control/U14)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.100:0.106:0.106) (0.081:0.082:0.082))
    (IOPATH B Y (0.082:0.083:0.083) (0.075:0.077:0.077))
    (IOPATH C Y (0.086:0.087:0.087) (0.059:0.059:0.059))
    (IOPATH D Y (0.072:0.072:0.072) (0.058:0.058:0.058))
    )
  )
)
(CELL
  (CELLTYPE "NAND2X1")
  (INSTANCE UART_XMTR_01/control/U13)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.059:0.065:0.065) (0.040:0.040:0.040))
    (IOPATH B Y (0.036:0.036:0.036) (0.034:0.034:0.034))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE UART_XMTR_01/control/U12)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.059:0.060:0.060) (0.052:0.054:0.054))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X1")
  (INSTANCE UART_XMTR_01/control/U11)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.104:0.105:0.105) (0.062:0.062:0.062))
    (IOPATH B Y (0.075:0.075:0.075) (0.055:0.055:0.055))
    (IOPATH C Y (0.102:0.113:0.113) (0.066:0.067:0.067))
    )
  )
)
(CELL
  (CELLTYPE "OAI21X1")
  (INSTANCE UART_XMTR_01/control/U10)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.076:0.076:0.076) (0.057:0.057:0.057))
    (IOPATH B Y (0.069:0.074:0.074) (0.049:0.050:0.050))
    (IOPATH C Y (0.050:0.059:0.059) (0.044:0.046:0.046))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X1")
  (INSTANCE UART_XMTR_01/control/U9)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.084:0.093:0.093) (0.047:0.047:0.047))
    (IOPATH B Y (0.087:0.088:0.088) (0.047:0.047:0.047))
    (IOPATH C Y (0.041:0.041:0.041) (0.037:0.037:0.037))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE UART_XMTR_01/control/U8)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.060:0.069:0.069) (0.056:0.065:0.065))
    )
  )
)
(CELL
  (CELLTYPE "OR2X1")
  (INSTANCE UART_XMTR_01/control/U7)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.081:0.081:0.081) (0.083:0.085:0.085))
    (IOPATH B Y (0.096:0.098:0.098) (0.090:0.091:0.091))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE UART_XMTR_01/control/U6)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.042:0.048:0.048) (0.039:0.041:0.041))
    )
  )
)
(CELL
  (CELLTYPE "LATCH")
  (INSTANCE UART_XMTR_01/control/clear_reg)
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.158:0.159:0.159) (0.204:0.205:0.205))
    (IOPATH D Q (0.135:0.137:0.137) (0.173:0.174:0.174))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.149:0.149:0.149))
    (HOLD (posedge D) (negedge CLK) (-0.099:-0.105:-0.105))
    (HOLD (negedge D) (negedge CLK) (-0.016:-0.007:-0.007))
    (SETUP (posedge D) (negedge CLK) (0.277:0.296:0.296))
    (SETUP (negedge D) (negedge CLK) (0.194:0.194:0.194))
  )
)
(CELL
  (CELLTYPE "LATCH")
  (INSTANCE UART_XMTR_01/control/start_reg)
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.166:0.167:0.167) (0.212:0.212:0.212))
    (IOPATH D Q (0.149:0.150:0.150) (0.187:0.188:0.188))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.149:0.149:0.149))
    (HOLD (posedge D) (negedge CLK) (-0.108:-0.113:-0.113))
    (HOLD (negedge D) (negedge CLK) (-0.022:-0.014:-0.014))
    (SETUP (posedge D) (negedge CLK) (0.285:0.304:0.304))
    (SETUP (negedge D) (negedge CLK) (0.200:0.202:0.202))
  )
)
(CELL
  (CELLTYPE "LATCH")
  (INSTANCE UART_XMTR_01/control/shift_reg)
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.192:0.192:0.192) (0.235:0.235:0.235))
    (IOPATH D Q (0.173:0.174:0.174) (0.206:0.208:0.208))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.149:0.149:0.149))
    (HOLD (posedge D) (negedge CLK) (-0.105:-0.110:-0.110))
    (HOLD (negedge D) (negedge CLK) (-0.019:-0.012:-0.012))
    (SETUP (posedge D) (negedge CLK) (0.283:0.301:0.301))
    (SETUP (negedge D) (negedge CLK) (0.197:0.199:0.199))
  )
)
(CELL
  (CELLTYPE "LATCH")
  (INSTANCE UART_XMTR_01/control/Load_XMT_shftreg_reg)
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.163:0.163:0.163) (0.208:0.209:0.209))
    (IOPATH D Q (0.140:0.141:0.141) (0.178:0.179:0.179))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.149:0.149:0.149))
    (HOLD (posedge D) (negedge CLK) (-0.100:-0.105:-0.105))
    (HOLD (negedge D) (negedge CLK) (-0.017:-0.008:-0.008))
    (SETUP (posedge D) (negedge CLK) (0.277:0.296:0.296))
    (SETUP (negedge D) (negedge CLK) (0.194:0.196:0.196))
  )
)
(CELL
  (CELLTYPE "LATCH")
  (INSTANCE UART_XMTR_01/control/Load_XMT_DR_reg)
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.166:0.167:0.167) (0.212:0.212:0.212))
    (IOPATH D Q (0.144:0.145:0.145) (0.180:0.183:0.183))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.149:0.149:0.149))
    (HOLD (posedge D) (negedge CLK) (-0.100:-0.106:-0.106))
    (HOLD (negedge D) (negedge CLK) (-0.015:-0.009:-0.009))
    (SETUP (posedge D) (negedge CLK) (0.278:0.296:0.296))
    (SETUP (negedge D) (negedge CLK) (0.193:0.197:0.197))
  )
)
(CELL
  (CELLTYPE "LATCH")
  (INSTANCE UART_XMTR_01/control/next_state_reg\[0\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.152:0.152:0.152) (0.198:0.198:0.198))
    (IOPATH D Q (0.128:0.131:0.131) (0.163:0.167:0.167))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.149:0.149:0.149))
    (HOLD (posedge D) (negedge CLK) (-0.098:-0.107:-0.107))
    (HOLD (negedge D) (negedge CLK) (-0.012:-0.006:-0.006))
    (SETUP (posedge D) (negedge CLK) (0.276:0.298:0.298))
    (SETUP (negedge D) (negedge CLK) (0.190:0.194:0.194))
  )
)
(CELL
  (CELLTYPE "DFFSR")
  (INSTANCE UART_XMTR_01/control/state_reg\[1\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.307:0.307:0.307) (0.311:0.311:0.311))
    (IOPATH R Q (0.183:0.183:0.183))
    (IOPATH (negedge S) Q (0.258:0.258:0.258) ())
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.283:0.283:0.283))
    (WIDTH (negedge CLK) (0.206:0.206:0.206))
    (HOLD (posedge D) (COND S&R (posedge CLK)) (0.008:0.006:0.006))
    (HOLD (negedge D) (COND S&R (posedge CLK)) (-0.017:-0.017:-0.017))
    (SETUP (posedge D) (COND S&R (posedge CLK)) (0.086:0.088:0.088))
    (SETUP (negedge D) (COND S&R (posedge CLK)) (0.087:0.087:0.087))
    (RECOVERY (posedge R) (COND D&S (posedge CLK)) (-0.117:-0.117:-0.117))
    (HOLD (posedge R) (COND D&S (posedge CLK)) (0.141:0.141:0.141))
    (RECOVERY (posedge S) (COND ~D&R (posedge CLK)) (-0.016:-0.016:-0.016))
    (HOLD (posedge S) (COND ~D&R (posedge CLK)) (0.086:0.086:0.086))
    (WIDTH (negedge R) (0.152:0.152:0.152))
    (RECOVERY (posedge S) (posedge R) (0.135:0.135:0.135))
    (WIDTH (negedge S) (0.199:0.199:0.199))
    (RECOVERY (posedge R) (posedge S) (-0.042:-0.042:-0.042))
  )
)
(CELL
  (CELLTYPE "LATCH")
  (INSTANCE UART_XMTR_01/control/next_state_reg\[1\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.152:0.152:0.152) (0.198:0.198:0.198))
    (IOPATH D Q (0.131:0.133:0.133) (0.168:0.169:0.169))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.149:0.149:0.149))
    (HOLD (posedge D) (negedge CLK) (-0.103:-0.109:-0.109))
    (HOLD (negedge D) (negedge CLK) (-0.017:-0.009:-0.009))
    (SETUP (posedge D) (negedge CLK) (0.280:0.300:0.300))
    (SETUP (negedge D) (negedge CLK) (0.195:0.197:0.197))
  )
)
(CELL
  (CELLTYPE "DFFSR")
  (INSTANCE UART_XMTR_01/control/state_reg\[2\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.341:0.341:0.341) (0.341:0.341:0.341))
    (IOPATH R Q (0.216:0.216:0.216) (0.213:0.213:0.213))
    (IOPATH (negedge S) Q (0.291:0.291:0.291) ())
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.283:0.283:0.283))
    (WIDTH (negedge CLK) (0.206:0.206:0.206))
    (HOLD (posedge D) (COND S&R (posedge CLK)) (0.008:0.006:0.006))
    (HOLD (negedge D) (COND S&R (posedge CLK)) (-0.017:-0.017:-0.017))
    (SETUP (posedge D) (COND S&R (posedge CLK)) (0.086:0.088:0.088))
    (SETUP (negedge D) (COND S&R (posedge CLK)) (0.087:0.087:0.087))
    (RECOVERY (posedge R) (COND D&S (posedge CLK)) (-0.117:-0.117:-0.117))
    (HOLD (posedge R) (COND D&S (posedge CLK)) (0.141:0.141:0.141))
    (RECOVERY (posedge S) (COND ~D&R (posedge CLK)) (-0.016:-0.016:-0.016))
    (HOLD (posedge S) (COND ~D&R (posedge CLK)) (0.086:0.086:0.086))
    (WIDTH (negedge R) (0.152:0.152:0.152))
    (RECOVERY (posedge S) (posedge R) (0.135:0.135:0.135))
    (WIDTH (negedge S) (0.199:0.199:0.199))
    (RECOVERY (posedge R) (posedge S) (-0.042:-0.042:-0.042))
  )
)
(CELL
  (CELLTYPE "LATCH")
  (INSTANCE UART_XMTR_01/control/next_state_reg\[2\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.152:0.152:0.152) (0.198:0.198:0.198))
    (IOPATH D Q (0.128:0.129:0.129) (0.166:0.167:0.167))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.149:0.149:0.149))
    (HOLD (posedge D) (negedge CLK) (-0.099:-0.103:-0.103))
    (HOLD (negedge D) (negedge CLK) (-0.016:-0.007:-0.007))
    (SETUP (posedge D) (negedge CLK) (0.277:0.294:0.294))
    (SETUP (negedge D) (negedge CLK) (0.194:0.194:0.194))
  )
)
(CELL
  (CELLTYPE "DFFSR")
  (INSTANCE UART_XMTR_01/control/state_reg\[0\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.272:0.272:0.272) (0.280:0.280:0.280))
    (IOPATH R Q (0.148:0.148:0.148) (0.152:0.152:0.152))
    (IOPATH (negedge S) Q (0.222:0.222:0.222) ())
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.283:0.283:0.283))
    (WIDTH (negedge CLK) (0.206:0.206:0.206))
    (HOLD (posedge D) (COND S&R (posedge CLK)) (0.008:0.006:0.006))
    (HOLD (negedge D) (COND S&R (posedge CLK)) (-0.017:-0.017:-0.017))
    (SETUP (posedge D) (COND S&R (posedge CLK)) (0.086:0.088:0.088))
    (SETUP (negedge D) (COND S&R (posedge CLK)) (0.087:0.087:0.087))
    (RECOVERY (posedge R) (COND D&S (posedge CLK)) (-0.117:-0.117:-0.117))
    (HOLD (posedge R) (COND D&S (posedge CLK)) (0.141:0.141:0.141))
    (RECOVERY (posedge S) (COND ~D&R (posedge CLK)) (-0.016:-0.016:-0.016))
    (HOLD (posedge S) (COND ~D&R (posedge CLK)) (0.086:0.086:0.086))
    (WIDTH (negedge R) (0.152:0.152:0.152))
    (RECOVERY (posedge S) (posedge R) (0.135:0.135:0.135))
    (WIDTH (negedge S) (0.199:0.199:0.199))
    (RECOVERY (posedge R) (posedge S) (-0.042:-0.042:-0.042))
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_SRAM_01/U79)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.056:0.056:0.056) (0.049:0.050:0.050))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_SRAM_01/U78)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.056:0.056:0.056) (0.049:0.050:0.050))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_SRAM_01/U77)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.056:0.056:0.056) (0.049:0.050:0.050))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_SRAM_01/U76)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.056:0.056:0.056) (0.049:0.050:0.050))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_SRAM_01/U75)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.056:0.056:0.056) (0.049:0.050:0.050))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_SRAM_01/U74)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.056:0.056:0.056) (0.049:0.050:0.050))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_SRAM_01/U73)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.056:0.056:0.056) (0.049:0.050:0.050))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_SRAM_01/U72)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.158:0.158:0.158) (0.139:0.139:0.139))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_SRAM_01/U71)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.056:0.056:0.056) (0.050:0.051:0.051))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE WRAP_SRAM_01/U70)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.089:0.089:0.089) (0.105:0.105:0.105))
    (IOPATH B Y (0.071:0.072:0.072) (0.068:0.069:0.069))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_SRAM_01/U69)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.042:0.042:0.042) (0.041:0.041:0.041))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE WRAP_SRAM_01/U68)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.061:0.061:0.061) (0.055:0.055:0.055))
    (IOPATH B Y (0.052:0.052:0.052) (0.049:0.049:0.049))
    )
  )
)
(CELL
  (CELLTYPE "NAND3X1")
  (INSTANCE WRAP_SRAM_01/U67)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.087:0.087:0.087) (0.060:0.060:0.060))
    (IOPATH B Y (0.086:0.086:0.086) (0.061:0.061:0.061))
    (IOPATH C Y (0.076:0.082:0.082) (0.057:0.057:0.057))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_SRAM_01/U66)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.057:0.060:0.060) (0.056:0.059:0.059))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE WRAP_SRAM_01/U65)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.054:0.056:0.056) (0.062:0.066:0.066))
    (IOPATH B Y (0.065:0.065:0.065) (0.059:0.059:0.059))
    )
  )
)
(CELL
  (CELLTYPE "AOI22X1")
  (INSTANCE WRAP_SRAM_01/U64)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.091:0.098:0.098) (0.074:0.076:0.076))
    (IOPATH B Y (0.082:0.083:0.083) (0.071:0.072:0.072))
    (IOPATH C Y (0.080:0.080:0.080) (0.056:0.056:0.056))
    (IOPATH D Y (0.168:0.168:0.168) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_SRAM_01/U63)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.061:0.061:0.061) (0.057:0.057:0.057))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE WRAP_SRAM_01/U62)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.054:0.068:0.068) (0.059:0.074:0.074))
    (IOPATH B Y (0.050:0.050:0.050) (0.048:0.048:0.048))
    )
  )
)
(CELL
  (CELLTYPE "MUX2X1")
  (INSTANCE WRAP_SRAM_01/U61)
  (DELAY
    (ABSOLUTE
    (IOPATH B Y (0.076:0.076:0.076) (0.061:0.061:0.061))
    (IOPATH A Y (0.072:0.072:0.072) (0.049:0.049:0.049))
    (IOPATH (posedge S) Y (0.171:0.171:0.171) (0.238:0.238:0.238))
    (IOPATH (negedge S) Y (0.166:0.166:0.166) (0.221:0.221:0.221))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_SRAM_01/U60)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.041:0.048:0.048) (0.038:0.039:0.039))
    )
  )
)
(CELL
  (CELLTYPE "MUX2X1")
  (INSTANCE WRAP_SRAM_01/U59)
  (DELAY
    (ABSOLUTE
    (IOPATH B Y (0.076:0.076:0.076) (0.061:0.061:0.061))
    (IOPATH A Y (0.072:0.072:0.072) (0.049:0.049:0.049))
    (IOPATH (posedge S) Y (0.171:0.171:0.171) (0.238:0.238:0.238))
    (IOPATH (negedge S) Y (0.166:0.166:0.166) (0.221:0.221:0.221))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_SRAM_01/U58)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.041:0.048:0.048) (0.038:0.039:0.039))
    )
  )
)
(CELL
  (CELLTYPE "MUX2X1")
  (INSTANCE WRAP_SRAM_01/U57)
  (DELAY
    (ABSOLUTE
    (IOPATH B Y (0.076:0.076:0.076) (0.061:0.061:0.061))
    (IOPATH A Y (0.072:0.072:0.072) (0.049:0.049:0.049))
    (IOPATH (posedge S) Y (0.171:0.171:0.171) (0.238:0.238:0.238))
    (IOPATH (negedge S) Y (0.166:0.166:0.166) (0.221:0.221:0.221))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_SRAM_01/U56)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.041:0.048:0.048) (0.038:0.039:0.039))
    )
  )
)
(CELL
  (CELLTYPE "MUX2X1")
  (INSTANCE WRAP_SRAM_01/U55)
  (DELAY
    (ABSOLUTE
    (IOPATH B Y (0.076:0.076:0.076) (0.061:0.061:0.061))
    (IOPATH A Y (0.072:0.072:0.072) (0.049:0.049:0.049))
    (IOPATH (posedge S) Y (0.171:0.171:0.171) (0.238:0.238:0.238))
    (IOPATH (negedge S) Y (0.166:0.166:0.166) (0.221:0.221:0.221))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_SRAM_01/U54)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.041:0.048:0.048) (0.038:0.039:0.039))
    )
  )
)
(CELL
  (CELLTYPE "MUX2X1")
  (INSTANCE WRAP_SRAM_01/U53)
  (DELAY
    (ABSOLUTE
    (IOPATH B Y (0.076:0.076:0.076) (0.061:0.061:0.061))
    (IOPATH A Y (0.072:0.072:0.072) (0.049:0.049:0.049))
    (IOPATH (posedge S) Y (0.171:0.171:0.171) (0.238:0.238:0.238))
    (IOPATH (negedge S) Y (0.166:0.166:0.166) (0.221:0.221:0.221))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_SRAM_01/U52)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.041:0.048:0.048) (0.038:0.039:0.039))
    )
  )
)
(CELL
  (CELLTYPE "MUX2X1")
  (INSTANCE WRAP_SRAM_01/U51)
  (DELAY
    (ABSOLUTE
    (IOPATH B Y (0.076:0.076:0.076) (0.061:0.061:0.061))
    (IOPATH A Y (0.072:0.072:0.072) (0.049:0.049:0.049))
    (IOPATH (posedge S) Y (0.171:0.171:0.171) (0.238:0.238:0.238))
    (IOPATH (negedge S) Y (0.166:0.166:0.166) (0.221:0.221:0.221))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_SRAM_01/U50)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.041:0.048:0.048) (0.038:0.039:0.039))
    )
  )
)
(CELL
  (CELLTYPE "MUX2X1")
  (INSTANCE WRAP_SRAM_01/U49)
  (DELAY
    (ABSOLUTE
    (IOPATH B Y (0.076:0.076:0.076) (0.061:0.061:0.061))
    (IOPATH A Y (0.072:0.072:0.072) (0.049:0.049:0.049))
    (IOPATH (posedge S) Y (0.171:0.171:0.171) (0.238:0.238:0.238))
    (IOPATH (negedge S) Y (0.166:0.166:0.166) (0.221:0.221:0.221))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_SRAM_01/U48)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.041:0.048:0.048) (0.038:0.039:0.039))
    )
  )
)
(CELL
  (CELLTYPE "MUX2X1")
  (INSTANCE WRAP_SRAM_01/U47)
  (DELAY
    (ABSOLUTE
    (IOPATH B Y (0.077:0.077:0.077) (0.061:0.061:0.061))
    (IOPATH A Y (0.072:0.072:0.072) (0.049:0.049:0.049))
    (IOPATH (posedge S) Y (0.171:0.171:0.171) (0.238:0.238:0.238))
    (IOPATH (negedge S) Y (0.166:0.166:0.166) (0.221:0.221:0.221))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_SRAM_01/U46)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.041:0.048:0.048) (0.038:0.039:0.039))
    )
  )
)
(CELL
  (CELLTYPE "MUX2X1")
  (INSTANCE WRAP_SRAM_01/U45)
  (DELAY
    (ABSOLUTE
    (IOPATH B Y (0.077:0.077:0.077) (0.061:0.061:0.061))
    (IOPATH A Y (0.072:0.072:0.072) (0.049:0.049:0.049))
    (IOPATH (posedge S) Y (0.171:0.171:0.171) (0.238:0.238:0.238))
    (IOPATH (negedge S) Y (0.166:0.166:0.166) (0.221:0.221:0.221))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_SRAM_01/U44)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.041:0.048:0.048) (0.038:0.039:0.039))
    )
  )
)
(CELL
  (CELLTYPE "MUX2X1")
  (INSTANCE WRAP_SRAM_01/U43)
  (DELAY
    (ABSOLUTE
    (IOPATH B Y (0.076:0.076:0.076) (0.061:0.061:0.061))
    (IOPATH A Y (0.072:0.085:0.085) (0.049:0.065:0.065))
    (IOPATH (posedge S) Y (0.171:0.171:0.171) (0.238:0.238:0.238))
    (IOPATH (negedge S) Y (0.166:0.166:0.166) (0.221:0.221:0.221))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_SRAM_01/U42)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.041:0.048:0.048) (0.038:0.039:0.039))
    )
  )
)
(CELL
  (CELLTYPE "MUX2X1")
  (INSTANCE WRAP_SRAM_01/U41)
  (DELAY
    (ABSOLUTE
    (IOPATH B Y (0.074:0.074:0.074) (0.060:0.060:0.060))
    (IOPATH A Y (0.072:0.072:0.072) (0.049:0.049:0.049))
    (IOPATH (posedge S) Y (0.171:0.171:0.171) (0.238:0.238:0.238))
    (IOPATH (negedge S) Y (0.166:0.166:0.166) (0.221:0.221:0.221))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_SRAM_01/U40)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.041:0.048:0.048) (0.038:0.039:0.039))
    )
  )
)
(CELL
  (CELLTYPE "MUX2X1")
  (INSTANCE WRAP_SRAM_01/U39)
  (DELAY
    (ABSOLUTE
    (IOPATH B Y (0.074:0.074:0.074) (0.060:0.060:0.060))
    (IOPATH A Y (0.072:0.072:0.072) (0.049:0.049:0.049))
    (IOPATH (posedge S) Y (0.171:0.171:0.171) (0.238:0.238:0.238))
    (IOPATH (negedge S) Y (0.166:0.166:0.166) (0.221:0.221:0.221))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_SRAM_01/U38)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.041:0.048:0.048) (0.038:0.039:0.039))
    )
  )
)
(CELL
  (CELLTYPE "MUX2X1")
  (INSTANCE WRAP_SRAM_01/U37)
  (DELAY
    (ABSOLUTE
    (IOPATH B Y (0.074:0.074:0.074) (0.060:0.060:0.060))
    (IOPATH A Y (0.072:0.072:0.072) (0.049:0.049:0.049))
    (IOPATH (posedge S) Y (0.171:0.171:0.171) (0.238:0.238:0.238))
    (IOPATH (negedge S) Y (0.166:0.166:0.166) (0.221:0.221:0.221))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_SRAM_01/U36)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.041:0.048:0.048) (0.038:0.039:0.039))
    )
  )
)
(CELL
  (CELLTYPE "MUX2X1")
  (INSTANCE WRAP_SRAM_01/U35)
  (DELAY
    (ABSOLUTE
    (IOPATH B Y (0.074:0.074:0.074) (0.060:0.060:0.060))
    (IOPATH A Y (0.072:0.072:0.072) (0.049:0.049:0.049))
    (IOPATH (posedge S) Y (0.171:0.171:0.171) (0.238:0.238:0.238))
    (IOPATH (negedge S) Y (0.166:0.166:0.166) (0.221:0.221:0.221))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_SRAM_01/U34)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.041:0.048:0.048) (0.038:0.039:0.039))
    )
  )
)
(CELL
  (CELLTYPE "MUX2X1")
  (INSTANCE WRAP_SRAM_01/U33)
  (DELAY
    (ABSOLUTE
    (IOPATH B Y (0.074:0.074:0.074) (0.060:0.060:0.060))
    (IOPATH A Y (0.072:0.072:0.072) (0.049:0.049:0.049))
    (IOPATH (posedge S) Y (0.171:0.171:0.171) (0.238:0.238:0.238))
    (IOPATH (negedge S) Y (0.166:0.166:0.166) (0.221:0.221:0.221))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_SRAM_01/U32)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.041:0.048:0.048) (0.038:0.039:0.039))
    )
  )
)
(CELL
  (CELLTYPE "MUX2X1")
  (INSTANCE WRAP_SRAM_01/U31)
  (DELAY
    (ABSOLUTE
    (IOPATH B Y (0.074:0.074:0.074) (0.060:0.060:0.060))
    (IOPATH A Y (0.072:0.072:0.072) (0.049:0.049:0.049))
    (IOPATH (posedge S) Y (0.171:0.171:0.171) (0.238:0.238:0.238))
    (IOPATH (negedge S) Y (0.166:0.166:0.166) (0.221:0.221:0.221))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_SRAM_01/U30)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.041:0.048:0.048) (0.038:0.039:0.039))
    )
  )
)
(CELL
  (CELLTYPE "MUX2X1")
  (INSTANCE WRAP_SRAM_01/U29)
  (DELAY
    (ABSOLUTE
    (IOPATH B Y (0.074:0.074:0.074) (0.060:0.060:0.060))
    (IOPATH A Y (0.072:0.072:0.072) (0.049:0.049:0.049))
    (IOPATH (posedge S) Y (0.171:0.171:0.171) (0.238:0.238:0.238))
    (IOPATH (negedge S) Y (0.166:0.166:0.166) (0.221:0.221:0.221))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_SRAM_01/U28)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.041:0.048:0.048) (0.038:0.039:0.039))
    )
  )
)
(CELL
  (CELLTYPE "MUX2X1")
  (INSTANCE WRAP_SRAM_01/U27)
  (DELAY
    (ABSOLUTE
    (IOPATH B Y (0.074:0.074:0.074) (0.060:0.060:0.060))
    (IOPATH A Y (0.072:0.072:0.072) (0.049:0.049:0.049))
    (IOPATH (posedge S) Y (0.171:0.171:0.171) (0.238:0.238:0.238))
    (IOPATH (negedge S) Y (0.166:0.166:0.166) (0.221:0.221:0.221))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_SRAM_01/U26)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.041:0.048:0.048) (0.038:0.039:0.039))
    )
  )
)
(CELL
  (CELLTYPE "MUX2X1")
  (INSTANCE WRAP_SRAM_01/U25)
  (DELAY
    (ABSOLUTE
    (IOPATH B Y (0.074:0.074:0.074) (0.060:0.060:0.060))
    (IOPATH A Y (0.072:0.072:0.072) (0.049:0.049:0.049))
    (IOPATH (posedge S) Y (0.171:0.171:0.171) (0.238:0.238:0.238))
    (IOPATH (negedge S) Y (0.166:0.166:0.166) (0.221:0.221:0.221))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_SRAM_01/U24)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.041:0.048:0.048) (0.038:0.039:0.039))
    )
  )
)
(CELL
  (CELLTYPE "MUX2X1")
  (INSTANCE WRAP_SRAM_01/U23)
  (DELAY
    (ABSOLUTE
    (IOPATH B Y (0.074:0.074:0.074) (0.060:0.060:0.060))
    (IOPATH A Y (0.072:0.072:0.072) (0.049:0.049:0.049))
    (IOPATH (posedge S) Y (0.171:0.171:0.171) (0.238:0.238:0.238))
    (IOPATH (negedge S) Y (0.166:0.166:0.166) (0.221:0.221:0.221))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_SRAM_01/U22)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.041:0.048:0.048) (0.038:0.039:0.039))
    )
  )
)
(CELL
  (CELLTYPE "MUX2X1")
  (INSTANCE WRAP_SRAM_01/U21)
  (DELAY
    (ABSOLUTE
    (IOPATH B Y (0.074:0.074:0.074) (0.060:0.060:0.060))
    (IOPATH A Y (0.072:0.072:0.072) (0.049:0.049:0.049))
    (IOPATH (posedge S) Y (0.171:0.171:0.171) (0.238:0.238:0.238))
    (IOPATH (negedge S) Y (0.166:0.166:0.166) (0.221:0.221:0.221))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_SRAM_01/U20)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.041:0.048:0.048) (0.038:0.039:0.039))
    )
  )
)
(CELL
  (CELLTYPE "MUX2X1")
  (INSTANCE WRAP_SRAM_01/U19)
  (DELAY
    (ABSOLUTE
    (IOPATH B Y (0.074:0.074:0.074) (0.060:0.060:0.060))
    (IOPATH A Y (0.072:0.072:0.072) (0.049:0.049:0.049))
    (IOPATH (posedge S) Y (0.171:0.171:0.171) (0.238:0.238:0.238))
    (IOPATH (negedge S) Y (0.166:0.166:0.166) (0.221:0.221:0.221))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_SRAM_01/U18)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.041:0.048:0.048) (0.038:0.039:0.039))
    )
  )
)
(CELL
  (CELLTYPE "MUX2X1")
  (INSTANCE WRAP_SRAM_01/U17)
  (DELAY
    (ABSOLUTE
    (IOPATH B Y (0.074:0.074:0.074) (0.060:0.060:0.060))
    (IOPATH A Y (0.072:0.072:0.072) (0.049:0.049:0.049))
    (IOPATH (posedge S) Y (0.171:0.171:0.171) (0.238:0.238:0.238))
    (IOPATH (negedge S) Y (0.166:0.166:0.166) (0.221:0.221:0.221))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_SRAM_01/U16)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.041:0.048:0.048) (0.038:0.039:0.039))
    )
  )
)
(CELL
  (CELLTYPE "MUX2X1")
  (INSTANCE WRAP_SRAM_01/U15)
  (DELAY
    (ABSOLUTE
    (IOPATH B Y (0.074:0.074:0.074) (0.060:0.060:0.060))
    (IOPATH A Y (0.072:0.072:0.072) (0.049:0.049:0.049))
    (IOPATH (posedge S) Y (0.171:0.171:0.171) (0.238:0.238:0.238))
    (IOPATH (negedge S) Y (0.166:0.166:0.166) (0.221:0.221:0.221))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_SRAM_01/U14)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.041:0.048:0.048) (0.038:0.039:0.039))
    )
  )
)
(CELL
  (CELLTYPE "MUX2X1")
  (INSTANCE WRAP_SRAM_01/U13)
  (DELAY
    (ABSOLUTE
    (IOPATH B Y (0.074:0.074:0.074) (0.060:0.060:0.060))
    (IOPATH A Y (0.072:0.072:0.072) (0.049:0.049:0.049))
    (IOPATH (posedge S) Y (0.171:0.171:0.171) (0.238:0.238:0.238))
    (IOPATH (negedge S) Y (0.166:0.166:0.166) (0.221:0.221:0.221))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_SRAM_01/U12)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.041:0.048:0.048) (0.038:0.039:0.039))
    )
  )
)
(CELL
  (CELLTYPE "MUX2X1")
  (INSTANCE WRAP_SRAM_01/U11)
  (DELAY
    (ABSOLUTE
    (IOPATH B Y (0.074:0.074:0.074) (0.060:0.060:0.060))
    (IOPATH A Y (0.072:0.072:0.072) (0.049:0.049:0.049))
    (IOPATH (posedge S) Y (0.171:0.171:0.171) (0.238:0.238:0.238))
    (IOPATH (negedge S) Y (0.166:0.166:0.166) (0.221:0.221:0.221))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_SRAM_01/U10)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.041:0.048:0.048) (0.038:0.039:0.039))
    )
  )
)
(CELL
  (CELLTYPE "MUX2X1")
  (INSTANCE WRAP_SRAM_01/U9)
  (DELAY
    (ABSOLUTE
    (IOPATH B Y (0.074:0.074:0.074) (0.060:0.060:0.060))
    (IOPATH A Y (0.072:0.072:0.072) (0.049:0.049:0.049))
    (IOPATH (posedge S) Y (0.171:0.171:0.171) (0.238:0.238:0.238))
    (IOPATH (negedge S) Y (0.166:0.166:0.166) (0.221:0.221:0.221))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_SRAM_01/U8)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.041:0.048:0.048) (0.038:0.039:0.039))
    )
  )
)
(CELL
  (CELLTYPE "MUX2X1")
  (INSTANCE WRAP_SRAM_01/U7)
  (DELAY
    (ABSOLUTE
    (IOPATH B Y (0.074:0.074:0.074) (0.060:0.060:0.060))
    (IOPATH A Y (0.072:0.072:0.072) (0.049:0.049:0.049))
    (IOPATH (posedge S) Y (0.171:0.171:0.171) (0.238:0.238:0.238))
    (IOPATH (negedge S) Y (0.166:0.166:0.166) (0.221:0.221:0.221))
    )
  )
)
(CELL
  (CELLTYPE "INVX1")
  (INSTANCE WRAP_SRAM_01/U6)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.041:0.048:0.048) (0.038:0.039:0.039))
    )
  )
)
(CELL
  (CELLTYPE "AOI21X1")
  (INSTANCE WRAP_SRAM_01/U5)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.096:0.096:0.096) (0.074:0.074:0.074))
    (IOPATH B Y (0.078:0.078:0.078) (0.070:0.071:0.071))
    (IOPATH C Y (0.144:0.144:0.144) (0.132:0.132:0.132))
    )
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE WRAP_SRAM_01/U4)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.055:0.055:0.055) (0.060:0.060:0.060))
    (IOPATH B Y (0.052:0.069:0.069) (0.047:0.057:0.057))
    )
  )
)
(CELL
  (CELLTYPE "BUFX2")
  (INSTANCE WRAP_SRAM_01/U3)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.597:0.601:0.601) (0.565:0.568:0.568))
    )
  )
)
(CELL
  (CELLTYPE "OAI22X1")
  (INSTANCE WRAP_SRAM_01/U83)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.117:0.117:0.117) (0.084:0.084:0.084))
    (IOPATH B Y (0.162:0.162:0.162) (0.108:0.108:0.108))
    (IOPATH C Y (0.109:0.109:0.109) (0.087:0.087:0.087))
    (IOPATH D Y (0.128:0.128:0.128) (0.101:0.101:0.101))
    )
  )
)
(CELL
  (CELLTYPE "TBUFX1")
  (INSTANCE WRAP_SRAM_01/ControlBus_tri)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.054:0.054:0.054) (0.036:0.036:0.036))
    (IOPATH EN Y () () (0.074:0.074:0.074) (0.076:0.076:0.076) (0.098:0.098:0.098) (0.011:0.011:0.011))
    )
  )
)
(CELL
  (CELLTYPE "TBUFX1")
  (INSTANCE WRAP_SRAM_01/DataBus_tri\[6\])
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.111:0.112:0.112) (0.083:0.083:0.083))
    (IOPATH EN Y () () (0.074:0.074:0.074) (0.136:0.136:0.136) (0.098:0.098:0.098) (0.076:0.076:0.076))
    )
  )
)
(CELL
  (CELLTYPE "TBUFX1")
  (INSTANCE WRAP_SRAM_01/DataBus_tri\[5\])
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.111:0.112:0.112) (0.083:0.083:0.083))
    (IOPATH EN Y () () (0.074:0.074:0.074) (0.136:0.136:0.136) (0.098:0.098:0.098) (0.076:0.076:0.076))
    )
  )
)
(CELL
  (CELLTYPE "TBUFX1")
  (INSTANCE WRAP_SRAM_01/DataBus_tri\[4\])
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.111:0.112:0.112) (0.083:0.083:0.083))
    (IOPATH EN Y () () (0.074:0.074:0.074) (0.136:0.136:0.136) (0.098:0.098:0.098) (0.076:0.076:0.076))
    )
  )
)
(CELL
  (CELLTYPE "TBUFX1")
  (INSTANCE WRAP_SRAM_01/DataBus_tri\[3\])
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.111:0.112:0.112) (0.083:0.083:0.083))
    (IOPATH EN Y () () (0.074:0.074:0.074) (0.136:0.136:0.136) (0.098:0.098:0.098) (0.076:0.076:0.076))
    )
  )
)
(CELL
  (CELLTYPE "TBUFX1")
  (INSTANCE WRAP_SRAM_01/DataBus_tri\[2\])
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.111:0.112:0.112) (0.083:0.083:0.083))
    (IOPATH EN Y () () (0.074:0.074:0.074) (0.136:0.136:0.136) (0.098:0.098:0.098) (0.076:0.076:0.076))
    )
  )
)
(CELL
  (CELLTYPE "TBUFX1")
  (INSTANCE WRAP_SRAM_01/DataBus_tri\[1\])
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.111:0.112:0.112) (0.083:0.083:0.083))
    (IOPATH EN Y () () (0.074:0.074:0.074) (0.136:0.136:0.136) (0.098:0.098:0.098) (0.076:0.076:0.076))
    )
  )
)
(CELL
  (CELLTYPE "TBUFX1")
  (INSTANCE WRAP_SRAM_01/DataBus_tri\[0\])
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.111:0.112:0.112) (0.083:0.083:0.083))
    (IOPATH EN Y () () (0.074:0.074:0.074) (0.136:0.136:0.136) (0.098:0.098:0.098) (0.076:0.076:0.076))
    )
  )
)
(CELL
  (CELLTYPE "DFFPOSX1")
  (INSTANCE WRAP_SRAM_01/Breq_reg)
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.111:0.111:0.111) (0.184:0.184:0.184))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.107:0.107:0.107))
    (WIDTH (negedge CLK) (0.099:0.099:0.099))
    (HOLD (posedge D) (posedge CLK) (0.002:0.003:0.003))
    (HOLD (negedge D) (posedge CLK) (-0.096:-0.089:-0.089))
    (SETUP (posedge D) (posedge CLK) (0.190:0.184:0.184))
    (SETUP (negedge D) (posedge CLK) (0.162:0.161:0.161))
  )
)
(CELL
  (CELLTYPE "DFFPOSX1")
  (INSTANCE WRAP_SRAM_01/InData_reg\[0\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.109:0.109:0.109) (0.183:0.183:0.183))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.107:0.107:0.107))
    (WIDTH (negedge CLK) (0.099:0.099:0.099))
    (HOLD (posedge D) (posedge CLK) (0.002:0.002:0.002))
    (HOLD (negedge D) (posedge CLK) (-0.097:-0.096:-0.096))
    (SETUP (posedge D) (posedge CLK) (0.191:0.189:0.189))
    (SETUP (negedge D) (posedge CLK) (0.162:0.162:0.162))
  )
)
(CELL
  (CELLTYPE "DFFPOSX1")
  (INSTANCE WRAP_SRAM_01/InData_reg\[1\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.109:0.109:0.109) (0.183:0.183:0.183))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.107:0.107:0.107))
    (WIDTH (negedge CLK) (0.099:0.099:0.099))
    (HOLD (posedge D) (posedge CLK) (0.002:0.002:0.002))
    (HOLD (negedge D) (posedge CLK) (-0.097:-0.096:-0.096))
    (SETUP (posedge D) (posedge CLK) (0.191:0.189:0.189))
    (SETUP (negedge D) (posedge CLK) (0.162:0.162:0.162))
  )
)
(CELL
  (CELLTYPE "DFFPOSX1")
  (INSTANCE WRAP_SRAM_01/InData_reg\[2\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.109:0.109:0.109) (0.183:0.183:0.183))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.107:0.107:0.107))
    (WIDTH (negedge CLK) (0.099:0.099:0.099))
    (HOLD (posedge D) (posedge CLK) (0.002:0.002:0.002))
    (HOLD (negedge D) (posedge CLK) (-0.097:-0.096:-0.096))
    (SETUP (posedge D) (posedge CLK) (0.191:0.189:0.189))
    (SETUP (negedge D) (posedge CLK) (0.162:0.162:0.162))
  )
)
(CELL
  (CELLTYPE "DFFPOSX1")
  (INSTANCE WRAP_SRAM_01/InData_reg\[3\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.109:0.109:0.109) (0.183:0.183:0.183))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.107:0.107:0.107))
    (WIDTH (negedge CLK) (0.099:0.099:0.099))
    (HOLD (posedge D) (posedge CLK) (0.002:0.002:0.002))
    (HOLD (negedge D) (posedge CLK) (-0.097:-0.096:-0.096))
    (SETUP (posedge D) (posedge CLK) (0.191:0.189:0.189))
    (SETUP (negedge D) (posedge CLK) (0.162:0.162:0.162))
  )
)
(CELL
  (CELLTYPE "DFFPOSX1")
  (INSTANCE WRAP_SRAM_01/InData_reg\[4\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.109:0.109:0.109) (0.183:0.183:0.183))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.107:0.107:0.107))
    (WIDTH (negedge CLK) (0.099:0.099:0.099))
    (HOLD (posedge D) (posedge CLK) (0.002:0.002:0.002))
    (HOLD (negedge D) (posedge CLK) (-0.097:-0.096:-0.096))
    (SETUP (posedge D) (posedge CLK) (0.191:0.189:0.189))
    (SETUP (negedge D) (posedge CLK) (0.162:0.162:0.162))
  )
)
(CELL
  (CELLTYPE "DFFPOSX1")
  (INSTANCE WRAP_SRAM_01/InData_reg\[5\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.109:0.109:0.109) (0.183:0.183:0.183))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.107:0.107:0.107))
    (WIDTH (negedge CLK) (0.099:0.099:0.099))
    (HOLD (posedge D) (posedge CLK) (0.002:0.002:0.002))
    (HOLD (negedge D) (posedge CLK) (-0.097:-0.096:-0.096))
    (SETUP (posedge D) (posedge CLK) (0.191:0.189:0.189))
    (SETUP (negedge D) (posedge CLK) (0.162:0.162:0.162))
  )
)
(CELL
  (CELLTYPE "DFFPOSX1")
  (INSTANCE WRAP_SRAM_01/InData_reg\[6\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.109:0.109:0.109) (0.183:0.183:0.183))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.107:0.107:0.107))
    (WIDTH (negedge CLK) (0.099:0.099:0.099))
    (HOLD (posedge D) (posedge CLK) (0.002:0.002:0.002))
    (HOLD (negedge D) (posedge CLK) (-0.097:-0.096:-0.096))
    (SETUP (posedge D) (posedge CLK) (0.191:0.189:0.189))
    (SETUP (negedge D) (posedge CLK) (0.162:0.162:0.162))
  )
)
(CELL
  (CELLTYPE "DFFPOSX1")
  (INSTANCE WRAP_SRAM_01/Address_reg\[0\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.100:0.100:0.100) (0.171:0.171:0.171))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.107:0.107:0.107))
    (WIDTH (negedge CLK) (0.099:0.099:0.099))
    (HOLD (posedge D) (posedge CLK) (0.002:0.002:0.002))
    (HOLD (negedge D) (posedge CLK) (-0.097:-0.096:-0.096))
    (SETUP (posedge D) (posedge CLK) (0.191:0.189:0.189))
    (SETUP (negedge D) (posedge CLK) (0.162:0.162:0.162))
  )
)
(CELL
  (CELLTYPE "DFFPOSX1")
  (INSTANCE WRAP_SRAM_01/Address_reg\[1\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.100:0.100:0.100) (0.171:0.171:0.171))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.107:0.107:0.107))
    (WIDTH (negedge CLK) (0.099:0.099:0.099))
    (HOLD (posedge D) (posedge CLK) (0.002:0.002:0.002))
    (HOLD (negedge D) (posedge CLK) (-0.097:-0.096:-0.096))
    (SETUP (posedge D) (posedge CLK) (0.191:0.189:0.189))
    (SETUP (negedge D) (posedge CLK) (0.162:0.162:0.162))
  )
)
(CELL
  (CELLTYPE "DFFPOSX1")
  (INSTANCE WRAP_SRAM_01/Address_reg\[2\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.100:0.100:0.100) (0.171:0.171:0.171))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.107:0.107:0.107))
    (WIDTH (negedge CLK) (0.099:0.099:0.099))
    (HOLD (posedge D) (posedge CLK) (0.002:0.002:0.002))
    (HOLD (negedge D) (posedge CLK) (-0.097:-0.096:-0.096))
    (SETUP (posedge D) (posedge CLK) (0.191:0.189:0.189))
    (SETUP (negedge D) (posedge CLK) (0.162:0.162:0.162))
  )
)
(CELL
  (CELLTYPE "DFFPOSX1")
  (INSTANCE WRAP_SRAM_01/Address_reg\[3\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.100:0.100:0.100) (0.171:0.171:0.171))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.107:0.107:0.107))
    (WIDTH (negedge CLK) (0.099:0.099:0.099))
    (HOLD (posedge D) (posedge CLK) (0.002:0.002:0.002))
    (HOLD (negedge D) (posedge CLK) (-0.097:-0.096:-0.096))
    (SETUP (posedge D) (posedge CLK) (0.191:0.189:0.189))
    (SETUP (negedge D) (posedge CLK) (0.162:0.162:0.162))
  )
)
(CELL
  (CELLTYPE "DFFPOSX1")
  (INSTANCE WRAP_SRAM_01/Address_reg\[4\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.100:0.100:0.100) (0.171:0.171:0.171))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.107:0.107:0.107))
    (WIDTH (negedge CLK) (0.099:0.099:0.099))
    (HOLD (posedge D) (posedge CLK) (0.002:0.002:0.002))
    (HOLD (negedge D) (posedge CLK) (-0.097:-0.096:-0.096))
    (SETUP (posedge D) (posedge CLK) (0.191:0.189:0.189))
    (SETUP (negedge D) (posedge CLK) (0.162:0.162:0.162))
  )
)
(CELL
  (CELLTYPE "DFFPOSX1")
  (INSTANCE WRAP_SRAM_01/Address_reg\[5\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.100:0.100:0.100) (0.171:0.171:0.171))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.107:0.107:0.107))
    (WIDTH (negedge CLK) (0.099:0.099:0.099))
    (HOLD (posedge D) (posedge CLK) (0.002:0.002:0.002))
    (HOLD (negedge D) (posedge CLK) (-0.097:-0.096:-0.096))
    (SETUP (posedge D) (posedge CLK) (0.191:0.189:0.189))
    (SETUP (negedge D) (posedge CLK) (0.162:0.162:0.162))
  )
)
(CELL
  (CELLTYPE "DFFPOSX1")
  (INSTANCE WRAP_SRAM_01/Address_reg\[6\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.100:0.100:0.100) (0.171:0.171:0.171))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.107:0.107:0.107))
    (WIDTH (negedge CLK) (0.099:0.099:0.099))
    (HOLD (posedge D) (posedge CLK) (0.002:0.002:0.002))
    (HOLD (negedge D) (posedge CLK) (-0.097:-0.096:-0.096))
    (SETUP (posedge D) (posedge CLK) (0.191:0.189:0.189))
    (SETUP (negedge D) (posedge CLK) (0.162:0.162:0.162))
  )
)
(CELL
  (CELLTYPE "DFFPOSX1")
  (INSTANCE WRAP_SRAM_01/Address_reg\[7\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.100:0.100:0.100) (0.171:0.171:0.171))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.107:0.107:0.107))
    (WIDTH (negedge CLK) (0.099:0.099:0.099))
    (HOLD (posedge D) (posedge CLK) (0.002:0.002:0.002))
    (HOLD (negedge D) (posedge CLK) (-0.097:-0.096:-0.096))
    (SETUP (posedge D) (posedge CLK) (0.191:0.189:0.189))
    (SETUP (negedge D) (posedge CLK) (0.162:0.162:0.162))
  )
)
(CELL
  (CELLTYPE "DFFPOSX1")
  (INSTANCE WRAP_SRAM_01/Address_reg\[8\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.100:0.100:0.100) (0.171:0.171:0.171))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.107:0.107:0.107))
    (WIDTH (negedge CLK) (0.099:0.099:0.099))
    (HOLD (posedge D) (posedge CLK) (0.002:0.002:0.002))
    (HOLD (negedge D) (posedge CLK) (-0.097:-0.096:-0.096))
    (SETUP (posedge D) (posedge CLK) (0.191:0.189:0.189))
    (SETUP (negedge D) (posedge CLK) (0.162:0.162:0.162))
  )
)
(CELL
  (CELLTYPE "DFFPOSX1")
  (INSTANCE WRAP_SRAM_01/Address_reg\[9\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.100:0.100:0.100) (0.171:0.171:0.171))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.107:0.107:0.107))
    (WIDTH (negedge CLK) (0.099:0.099:0.099))
    (HOLD (posedge D) (posedge CLK) (0.002:0.002:0.002))
    (HOLD (negedge D) (posedge CLK) (-0.097:-0.096:-0.096))
    (SETUP (posedge D) (posedge CLK) (0.191:0.189:0.189))
    (SETUP (negedge D) (posedge CLK) (0.162:0.162:0.162))
  )
)
(CELL
  (CELLTYPE "DFFPOSX1")
  (INSTANCE WRAP_SRAM_01/Address_reg\[10\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.100:0.100:0.100) (0.171:0.171:0.171))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.107:0.107:0.107))
    (WIDTH (negedge CLK) (0.099:0.099:0.099))
    (HOLD (posedge D) (posedge CLK) (0.002:0.002:0.002))
    (HOLD (negedge D) (posedge CLK) (-0.097:-0.096:-0.096))
    (SETUP (posedge D) (posedge CLK) (0.191:0.189:0.189))
    (SETUP (negedge D) (posedge CLK) (0.162:0.162:0.162))
  )
)
(CELL
  (CELLTYPE "DFFPOSX1")
  (INSTANCE WRAP_SRAM_01/Address_reg\[11\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.100:0.100:0.100) (0.171:0.171:0.171))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.107:0.107:0.107))
    (WIDTH (negedge CLK) (0.099:0.099:0.099))
    (HOLD (posedge D) (posedge CLK) (0.002:0.002:0.002))
    (HOLD (negedge D) (posedge CLK) (-0.097:-0.096:-0.096))
    (SETUP (posedge D) (posedge CLK) (0.191:0.189:0.189))
    (SETUP (negedge D) (posedge CLK) (0.162:0.162:0.162))
  )
)
(CELL
  (CELLTYPE "DFFPOSX1")
  (INSTANCE WRAP_SRAM_01/Address_reg\[12\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.100:0.100:0.100) (0.171:0.171:0.171))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.107:0.107:0.107))
    (WIDTH (negedge CLK) (0.099:0.099:0.099))
    (HOLD (posedge D) (posedge CLK) (0.002:0.002:0.002))
    (HOLD (negedge D) (posedge CLK) (-0.097:-0.096:-0.096))
    (SETUP (posedge D) (posedge CLK) (0.191:0.189:0.189))
    (SETUP (negedge D) (posedge CLK) (0.162:0.162:0.162))
  )
)
(CELL
  (CELLTYPE "DFFPOSX1")
  (INSTANCE WRAP_SRAM_01/Address_reg\[13\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.100:0.100:0.100) (0.171:0.171:0.171))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.107:0.107:0.107))
    (WIDTH (negedge CLK) (0.099:0.099:0.099))
    (HOLD (posedge D) (posedge CLK) (0.002:0.002:0.002))
    (HOLD (negedge D) (posedge CLK) (-0.097:-0.096:-0.096))
    (SETUP (posedge D) (posedge CLK) (0.191:0.189:0.189))
    (SETUP (negedge D) (posedge CLK) (0.162:0.162:0.162))
  )
)
(CELL
  (CELLTYPE "DFFPOSX1")
  (INSTANCE WRAP_SRAM_01/Address_reg\[14\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.100:0.100:0.100) (0.171:0.171:0.171))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.107:0.107:0.107))
    (WIDTH (negedge CLK) (0.099:0.099:0.099))
    (HOLD (posedge D) (posedge CLK) (0.002:0.002:0.002))
    (HOLD (negedge D) (posedge CLK) (-0.097:-0.096:-0.096))
    (SETUP (posedge D) (posedge CLK) (0.191:0.189:0.189))
    (SETUP (negedge D) (posedge CLK) (0.162:0.162:0.162))
  )
)
(CELL
  (CELLTYPE "DFFPOSX1")
  (INSTANCE WRAP_SRAM_01/Address_reg\[15\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.100:0.100:0.100) (0.171:0.171:0.171))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.107:0.107:0.107))
    (WIDTH (negedge CLK) (0.099:0.099:0.099))
    (HOLD (posedge D) (posedge CLK) (0.002:0.002:0.002))
    (HOLD (negedge D) (posedge CLK) (-0.097:-0.096:-0.096))
    (SETUP (posedge D) (posedge CLK) (0.191:0.189:0.189))
    (SETUP (negedge D) (posedge CLK) (0.162:0.162:0.162))
  )
)
(CELL
  (CELLTYPE "DFFPOSX1")
  (INSTANCE WRAP_SRAM_01/Address_reg\[16\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.100:0.100:0.100) (0.171:0.171:0.171))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.107:0.107:0.107))
    (WIDTH (negedge CLK) (0.099:0.099:0.099))
    (HOLD (posedge D) (posedge CLK) (0.002:0.002:0.002))
    (HOLD (negedge D) (posedge CLK) (-0.097:-0.096:-0.096))
    (SETUP (posedge D) (posedge CLK) (0.191:0.189:0.189))
    (SETUP (negedge D) (posedge CLK) (0.162:0.162:0.162))
  )
)
(CELL
  (CELLTYPE "DFFPOSX1")
  (INSTANCE WRAP_SRAM_01/Address_reg\[17\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.100:0.100:0.100) (0.171:0.171:0.171))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.107:0.107:0.107))
    (WIDTH (negedge CLK) (0.099:0.099:0.099))
    (HOLD (posedge D) (posedge CLK) (0.002:0.002:0.002))
    (HOLD (negedge D) (posedge CLK) (-0.097:-0.096:-0.096))
    (SETUP (posedge D) (posedge CLK) (0.191:0.189:0.189))
    (SETUP (negedge D) (posedge CLK) (0.162:0.162:0.162))
  )
)
(CELL
  (CELLTYPE "DFFPOSX1")
  (INSTANCE WRAP_SRAM_01/InData_reg\[7\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.109:0.109:0.109) (0.183:0.183:0.183))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.107:0.107:0.107))
    (WIDTH (negedge CLK) (0.099:0.099:0.099))
    (HOLD (posedge D) (posedge CLK) (0.002:0.002:0.002))
    (HOLD (negedge D) (posedge CLK) (-0.097:-0.096:-0.096))
    (SETUP (posedge D) (posedge CLK) (0.191:0.189:0.189))
    (SETUP (negedge D) (posedge CLK) (0.162:0.162:0.162))
  )
)
(CELL
  (CELLTYPE "DFFPOSX1")
  (INSTANCE WRAP_SRAM_01/bCE_reg)
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.116:0.116:0.116) (0.189:0.189:0.189))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.107:0.107:0.107))
    (WIDTH (negedge CLK) (0.099:0.099:0.099))
    (HOLD (posedge D) (posedge CLK) (0.002:0.002:0.002))
    (HOLD (negedge D) (posedge CLK) (-0.097:-0.096:-0.096))
    (SETUP (posedge D) (posedge CLK) (0.191:0.189:0.189))
    (SETUP (negedge D) (posedge CLK) (0.162:0.162:0.162))
  )
)
(CELL
  (CELLTYPE "DFFPOSX1")
  (INSTANCE WRAP_SRAM_01/bWE_reg)
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.115:0.115:0.115) (0.189:0.189:0.189))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.107:0.107:0.107))
    (WIDTH (negedge CLK) (0.099:0.099:0.099))
    (HOLD (posedge D) (posedge CLK) (0.002:0.002:0.002))
    (HOLD (negedge D) (posedge CLK) (-0.097:-0.096:-0.096))
    (SETUP (posedge D) (posedge CLK) (0.191:0.189:0.189))
    (SETUP (negedge D) (posedge CLK) (0.162:0.162:0.162))
  )
)
(CELL
  (CELLTYPE "DFFPOSX1")
  (INSTANCE WRAP_SRAM_01/IntEnable_reg)
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.224:0.224:0.224) (0.298:0.298:0.298))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.107:0.107:0.107))
    (WIDTH (negedge CLK) (0.099:0.099:0.099))
    (HOLD (posedge D) (posedge CLK) (0.002:0.004:0.004))
    (HOLD (negedge D) (posedge CLK) (-0.096:-0.092:-0.092))
    (SETUP (posedge D) (posedge CLK) (0.189:0.181:0.181))
    (SETUP (negedge D) (posedge CLK) (0.162:0.161:0.161))
  )
)
(CELL
  (CELLTYPE "NOR2X1")
  (INSTANCE SRAM_01/U2)
  (DELAY
    (ABSOLUTE
    (IOPATH A Y (0.346:0.346:0.346) (0.312:0.312:0.312))
    (IOPATH B Y (0.345:0.345:0.345) (0.304:0.304:0.304))
    )
  )
)
(CELL
  (CELLTYPE "LATCH")
  (INSTANCE SRAM_01/OutData_reg\[0\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.151:0.151:0.151) (0.197:0.197:0.197))
    (IOPATH D Q (0.132:0.132:0.132) (0.173:0.173:0.173))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.149:0.149:0.149))
    (HOLD (posedge D) (negedge CLK) (-0.115:-0.118:-0.118))
    (HOLD (negedge D) (negedge CLK) (-0.009:-0.008:-0.008))
    (SETUP (posedge D) (negedge CLK) (0.316:0.323:0.323))
    (SETUP (negedge D) (negedge CLK) (0.197:0.196:0.196))
  )
)
(CELL
  (CELLTYPE "LATCH")
  (INSTANCE SRAM_01/OutData_reg\[1\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.151:0.151:0.151) (0.197:0.197:0.197))
    (IOPATH D Q (0.132:0.132:0.132) (0.173:0.173:0.173))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.149:0.149:0.149))
    (HOLD (posedge D) (negedge CLK) (-0.115:-0.118:-0.118))
    (HOLD (negedge D) (negedge CLK) (-0.009:-0.008:-0.008))
    (SETUP (posedge D) (negedge CLK) (0.316:0.323:0.323))
    (SETUP (negedge D) (negedge CLK) (0.197:0.196:0.196))
  )
)
(CELL
  (CELLTYPE "LATCH")
  (INSTANCE SRAM_01/OutData_reg\[2\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.151:0.151:0.151) (0.197:0.197:0.197))
    (IOPATH D Q (0.132:0.132:0.132) (0.173:0.173:0.173))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.149:0.149:0.149))
    (HOLD (posedge D) (negedge CLK) (-0.115:-0.118:-0.118))
    (HOLD (negedge D) (negedge CLK) (-0.009:-0.008:-0.008))
    (SETUP (posedge D) (negedge CLK) (0.316:0.323:0.323))
    (SETUP (negedge D) (negedge CLK) (0.197:0.196:0.196))
  )
)
(CELL
  (CELLTYPE "LATCH")
  (INSTANCE SRAM_01/OutData_reg\[3\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.151:0.151:0.151) (0.197:0.197:0.197))
    (IOPATH D Q (0.132:0.132:0.132) (0.173:0.173:0.173))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.149:0.149:0.149))
    (HOLD (posedge D) (negedge CLK) (-0.115:-0.118:-0.118))
    (HOLD (negedge D) (negedge CLK) (-0.009:-0.008:-0.008))
    (SETUP (posedge D) (negedge CLK) (0.316:0.323:0.323))
    (SETUP (negedge D) (negedge CLK) (0.197:0.196:0.196))
  )
)
(CELL
  (CELLTYPE "LATCH")
  (INSTANCE SRAM_01/OutData_reg\[4\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.151:0.151:0.151) (0.197:0.197:0.197))
    (IOPATH D Q (0.132:0.132:0.132) (0.173:0.173:0.173))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.149:0.149:0.149))
    (HOLD (posedge D) (negedge CLK) (-0.115:-0.118:-0.118))
    (HOLD (negedge D) (negedge CLK) (-0.009:-0.008:-0.008))
    (SETUP (posedge D) (negedge CLK) (0.316:0.323:0.323))
    (SETUP (negedge D) (negedge CLK) (0.197:0.196:0.196))
  )
)
(CELL
  (CELLTYPE "LATCH")
  (INSTANCE SRAM_01/OutData_reg\[5\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.151:0.151:0.151) (0.197:0.197:0.197))
    (IOPATH D Q (0.132:0.132:0.132) (0.173:0.173:0.173))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.149:0.149:0.149))
    (HOLD (posedge D) (negedge CLK) (-0.115:-0.118:-0.118))
    (HOLD (negedge D) (negedge CLK) (-0.009:-0.008:-0.008))
    (SETUP (posedge D) (negedge CLK) (0.316:0.323:0.323))
    (SETUP (negedge D) (negedge CLK) (0.197:0.196:0.196))
  )
)
(CELL
  (CELLTYPE "LATCH")
  (INSTANCE SRAM_01/OutData_reg\[6\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.151:0.151:0.151) (0.197:0.197:0.197))
    (IOPATH D Q (0.132:0.132:0.132) (0.173:0.173:0.173))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.149:0.149:0.149))
    (HOLD (posedge D) (negedge CLK) (-0.115:-0.118:-0.118))
    (HOLD (negedge D) (negedge CLK) (-0.009:-0.008:-0.008))
    (SETUP (posedge D) (negedge CLK) (0.316:0.323:0.323))
    (SETUP (negedge D) (negedge CLK) (0.197:0.196:0.196))
  )
)
(CELL
  (CELLTYPE "LATCH")
  (INSTANCE SRAM_01/OutData_reg\[7\])
  (DELAY
    (ABSOLUTE
    (IOPATH (posedge CLK) Q (0.151:0.151:0.151) (0.197:0.197:0.197))
    (IOPATH D Q (0.132:0.132:0.132) (0.173:0.173:0.173))
    )
  )
  (TIMINGCHECK
    (WIDTH (posedge CLK) (0.149:0.149:0.149))
    (HOLD (posedge D) (negedge CLK) (-0.115:-0.118:-0.118))
    (HOLD (negedge D) (negedge CLK) (-0.009:-0.008:-0.008))
    (SETUP (posedge D) (negedge CLK) (0.316:0.323:0.323))
    (SETUP (negedge D) (negedge CLK) (0.197:0.196:0.196))
  )
)
)
