

================================================================
== Vivado HLS Report for 'exp_generic_decimal16_s'
================================================================
* Date:           Mon Oct 12 02:41:07 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        simple_perceptron
* Solution:       restype
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.901 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       10|       10| 0.100 us | 0.100 us |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.90>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_read = call half @_ssdm_op_Read.ap_auto.half(half %x) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:185]   --->   Operation 12 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast half %x_read to i16" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:632->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:639->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:189]   --->   Operation 13 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_s, i32 15)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:636->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:639->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:189]   --->   Operation 14 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_V = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %p_Val2_s, i32 10, i32 14)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:637->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:639->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:189]   --->   Operation 15 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i16 %p_Val2_s to i10" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:638->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:639->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:209]   --->   Operation 16 'trunc' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.36ns)   --->   "%icmp_ln833 = icmp eq i5 %tmp_V, -1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:209]   --->   Operation 17 'icmp' 'icmp_ln833' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.77ns)   --->   "%icmp_ln837 = icmp ne i10 %tmp_V_1, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:209]   --->   Operation 18 'icmp' 'icmp_ln837' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.97ns)   --->   "%and_ln209 = and i1 %icmp_ln833, %icmp_ln837" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:209]   --->   Operation 19 'and' 'and_ln209' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.77ns)   --->   "%icmp_ln833_1 = icmp eq i10 %tmp_V_1, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:210]   --->   Operation 20 'icmp' 'icmp_ln833_1' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.97ns)   --->   "%and_ln18 = and i1 %icmp_ln833, %icmp_ln833_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:210]   --->   Operation 21 'and' 'and_ln18' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln659 = zext i5 %tmp_V to i6" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:659->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:237]   --->   Operation 22 'zext' 'zext_ln659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.78ns)   --->   "%m_exp = add i6 -15, %zext_ln659" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:659->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:237]   --->   Operation 23 'add' 'm_exp' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_s = call i12 @_ssdm_op_BitConcatenate.i12.i2.i10(i2 1, i10 %tmp_V_1)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:252]   --->   Operation 24 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.54ns)   --->   "%e_frac_V = sub i12 0, %p_Result_s" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:253]   --->   Operation 25 'sub' 'e_frac_V' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.69ns)   --->   "%select_ln253 = select i1 %p_Result_12, i12 %e_frac_V, i12 %p_Result_s" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:253]   --->   Operation 26 'select' 'select_ln253' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%m_frac_l_V = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %select_ln253, i3 0)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:256]   --->   Operation 27 'bitconcatenate' 'm_frac_l_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %m_exp, i32 5)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 28 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.78ns)   --->   "%sub_ln1311 = sub i5 15, %tmp_V" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 29 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i5 %sub_ln1311 to i6" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 30 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.18ns)   --->   "%m_exp_2 = select i1 %isNeg, i6 %sext_ln1311, i6 %m_exp" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 31 'select' 'm_exp_2' <Predicate = true> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1311_2 = sext i6 %m_exp_2 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 32 'sext' 'sext_ln1311_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node r_V_6)   --->   "%sext_ln1311_3 = sext i6 %m_exp_2 to i15" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 33 'sext' 'sext_ln1311_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node r_V_6)   --->   "%sext_ln1287 = sext i15 %m_frac_l_V to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 34 'sext' 'sext_ln1287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node r_V_6)   --->   "%ashr_ln1287 = ashr i15 %m_frac_l_V, %sext_ln1311_3" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 35 'ashr' 'ashr_ln1287' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node r_V_6)   --->   "%sext_ln1287_1 = sext i15 %ashr_ln1287 to i19" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 36 'sext' 'sext_ln1287_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node r_V_6)   --->   "%shl_ln1253 = shl i32 %sext_ln1287, %sext_ln1311_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 37 'shl' 'shl_ln1253' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node r_V_6)   --->   "%trunc_ln1310 = trunc i32 %shl_ln1253 to i19" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 38 'trunc' 'trunc_ln1310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (3.88ns) (out node of the LUT)   --->   "%r_V_6 = select i1 %isNeg, i19 %sext_ln1287_1, i19 %trunc_ln1310" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 39 'select' 'r_V_6' <Predicate = true> <Delay = 3.88> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%m_fix_l_V = call i16 @_ssdm_op_PartSelect.i16.i19.i32.i32(i19 %r_V_6, i32 3, i32 18)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 40 'partselect' 'm_fix_l_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%m_fix_hi_V = call i10 @_ssdm_op_PartSelect.i10.i19.i32.i32(i19 %r_V_6, i32 9, i32 18)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:264]   --->   Operation 41 'partselect' 'm_fix_hi_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_13 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %r_V_6, i32 18)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:269]   --->   Operation 42 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%r_V = sext i10 %m_fix_hi_V to i19" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 43 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [3/3] (1.05ns) (grouped into DSP with root node ret_V_2)   --->   "%r_V_7 = mul i19 369, %r_V" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 44 'mul' 'r_V_7' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 45 [1/1] (1.42ns)   --->   "%icmp_ln338 = icmp sgt i6 %m_exp, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 45 'icmp' 'icmp_ln338' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.98>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln338_1)   --->   "%sext_ln1311_1 = sext i6 %m_exp_2 to i16" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 46 'sext' 'sext_ln1311_1' <Predicate = (!isNeg)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln338_1)   --->   "%sext_ln1285 = sext i15 %m_frac_l_V to i19" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 47 'sext' 'sext_ln1285' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln338_1)   --->   "%sext_ln1311_2cast = trunc i32 %sext_ln1311_2 to i16" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:259]   --->   Operation 48 'trunc' 'sext_ln1311_2cast' <Predicate = (isNeg)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln338_1)   --->   "%shl_ln1253_1 = shl i16 %m_fix_l_V, %sext_ln1311_2cast" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:259]   --->   Operation 49 'shl' 'shl_ln1253_1' <Predicate = (isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln338_1)   --->   "%ashr_ln1287_1 = ashr i16 %m_fix_l_V, %sext_ln1311_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:259]   --->   Operation 50 'ashr' 'ashr_ln1287_1' <Predicate = (!isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [2/3] (1.05ns) (grouped into DSP with root node ret_V_2)   --->   "%r_V_7 = mul i19 369, %r_V" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 51 'mul' 'r_V_7' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln338_1)   --->   "%select_ln1322 = select i1 %isNeg, i16 %shl_ln1253_1, i16 %ashr_ln1287_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:259]   --->   Operation 52 'select' 'select_ln1322' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln338_1)   --->   "%shl_ln = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %select_ln1322, i3 0)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 53 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (3.98ns) (out node of the LUT)   --->   "%icmp_ln338_1 = icmp ne i19 %shl_ln, %sext_ln1285" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 54 'icmp' 'icmp_ln338_1' <Predicate = true> <Delay = 3.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.10>
ST_3 : Operation 55 [1/3] (0.00ns) (grouped into DSP with root node ret_V_2)   --->   "%r_V_7 = mul i19 369, %r_V" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 55 'mul' 'r_V_7' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%rhs_V = call i13 @_ssdm_op_BitConcatenate.i13.i1.i12(i1 %p_Result_13, i12 -2048)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 56 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln682 = sext i13 %rhs_V to i19" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 57 'sext' 'sext_ln682' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_2 = add i19 %r_V_7, %sext_ln682" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 58 'add' 'ret_V_2' <Predicate = true> <Delay = 2.10> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 7.23>
ST_4 : Operation 59 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_2 = add i19 %r_V_7, %sext_ln682" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 59 'add' 'ret_V_2' <Predicate = true> <Delay = 2.10> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_1 = call i7 @_ssdm_op_PartSelect.i7.i19.i32.i32(i19 %ret_V_2, i32 12, i32 18)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 60 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node r_exp_V_3)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V_2, i32 18)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 61 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln805 = trunc i19 %ret_V_2 to i12" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 62 'trunc' 'trunc_ln805' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.99ns)   --->   "%icmp_ln805 = icmp eq i12 %trunc_ln805, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 63 'icmp' 'icmp_ln805' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (1.87ns)   --->   "%add_ln805 = add i7 1, %tmp_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 64 'add' 'add_ln805' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node r_exp_V_3)   --->   "%select_ln805 = select i1 %icmp_ln805, i7 %tmp_1, i7 %add_ln805" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 65 'select' 'select_ln805' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.99ns) (out node of the LUT)   --->   "%r_exp_V_3 = select i1 %p_Result_7, i7 %select_ln805, i7 %tmp_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 66 'select' 'r_exp_V_3' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%r_V_3 = sext i7 %r_exp_V_3 to i26" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:278]   --->   Operation 67 'sext' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_8 = mul i26 363408, %r_V_3" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:278]   --->   Operation 68 'mul' 'r_V_8' <Predicate = true> <Delay = 2.15> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 69 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_8 = mul i26 363408, %r_V_3" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:278]   --->   Operation 69 'mul' 'r_V_8' <Predicate = true> <Delay = 2.15> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 70 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_8 = mul i26 363408, %r_V_3" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:278]   --->   Operation 70 'mul' 'r_V_8' <Predicate = true> <Delay = 2.15> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 5.44>
ST_7 : Operation 71 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_8 = mul i26 363408, %r_V_3" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:278]   --->   Operation 71 'mul' 'r_V_8' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%lhs_V = sext i19 %r_V_6 to i21" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:284]   --->   Operation 72 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_4 = call i19 @_ssdm_op_PartSelect.i19.i26.i32.i32(i26 %r_V_8, i32 7, i32 25)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:284]   --->   Operation 73 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i20 @_ssdm_op_BitConcatenate.i20.i19.i1(i19 %tmp_4, i1 false)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:284]   --->   Operation 74 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln682_1 = sext i20 %rhs_V_1 to i21" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:284]   --->   Operation 75 'sext' 'sext_ln682_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (2.19ns)   --->   "%ret_V_3 = sub i21 %lhs_V, %sext_ln682_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:284]   --->   Operation 76 'sub' 'ret_V_3' <Predicate = true> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%m_diff_hi_V = call i9 @_ssdm_op_PartSelect.i9.i21.i32.i32(i21 %ret_V_3, i32 4, i32 12)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:315]   --->   Operation 77 'partselect' 'm_diff_hi_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%m_diff_lo_V = trunc i21 %ret_V_3 to i4" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:317]   --->   Operation 78 'trunc' 'm_diff_lo_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln498 = zext i9 %m_diff_hi_V to i64" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:321]   --->   Operation 79 'zext' 'zext_ln498' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%table_exp_Z1_ap_ufixed_14_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr [512 x i14]* @table_exp_Z1_ap_ufixed_14_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln498" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:321]   --->   Operation 80 'getelementptr' 'table_exp_Z1_ap_ufixed_14_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [2/2] (3.25ns)   --->   "%exp_Z1_V = load i14* %table_exp_Z1_ap_ufixed_14_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr, align 2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:321]   --->   Operation 81 'load' 'exp_Z1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 512> <ROM>

State 8 <SV = 7> <Delay = 4.30>
ST_8 : Operation 82 [1/2] (3.25ns)   --->   "%exp_Z1_V = load i14* %table_exp_Z1_ap_ufixed_14_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr, align 2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:321]   --->   Operation 82 'load' 'exp_Z1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 512> <ROM>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%exp_Z1_hi_V = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %exp_Z1_V, i32 9, i32 13)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:323]   --->   Operation 83 'partselect' 'exp_Z1_hi_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln1070 = zext i5 %exp_Z1_hi_V to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 84 'zext' 'zext_ln1070' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln1072 = zext i4 %m_diff_lo_V to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 85 'zext' 'zext_ln1072' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [3/3] (1.05ns) (grouped into DSP with root node ret_V_5)   --->   "%r_V_9 = mul i9 %zext_ln1072, %zext_ln1070" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 86 'mul' 'r_V_9' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 1.05>
ST_9 : Operation 87 [2/3] (1.05ns) (grouped into DSP with root node ret_V_5)   --->   "%r_V_9 = mul i9 %zext_ln1072, %zext_ln1070" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 87 'mul' 'r_V_9' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 3.91>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%lhs_V_1 = zext i14 %exp_Z1_V to i15" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 88 'zext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (1.81ns)   --->   "%ret_V_4 = add i15 4, %lhs_V_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 89 'add' 'ret_V_4' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 90 [1/3] (0.00ns) (grouped into DSP with root node ret_V_5)   --->   "%r_V_9 = mul i9 %zext_ln1072, %zext_ln1070" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 90 'mul' 'r_V_9' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i19 @_ssdm_op_BitConcatenate.i19.i15.i4(i15 %ret_V_4, i4 0)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 91 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns) (grouped into DSP with root node ret_V_5)   --->   "%zext_ln657 = zext i9 %r_V_9 to i19" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 92 'zext' 'zext_ln657' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_5 = add i19 %zext_ln657, %lhs_V_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 93 'add' 'ret_V_5' <Predicate = true> <Delay = 2.10> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 7.78>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:187]   --->   Operation 94 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%xor_ln936 = xor i1 %p_Result_12, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:211]   --->   Operation 95 'xor' 'xor_ln936' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%x_is_pinf = and i1 %and_ln18, %xor_ln936" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:211]   --->   Operation 96 'and' 'x_is_pinf' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%or_ln214 = or i1 %and_ln209, %x_is_pinf" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 97 'or' 'or_ln214' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%select_ln214 = select i1 %and_ln209, half 0x7FFFFC0000000000, half 0x7FF0000000000000" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 98 'select' 'select_ln214' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 99 [1/1] (0.97ns)   --->   "%or_ln214_1 = or i1 %and_ln209, %and_ln18" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 99 'or' 'or_ln214_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 100 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln214_1 = select i1 %or_ln214, half %select_ln214, half 0x0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 100 'select' 'select_ln214_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 101 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_5 = add i19 %zext_ln657, %lhs_V_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 101 'add' 'ret_V_5' <Predicate = true> <Delay = 2.10> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V_5, i32 17)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:332]   --->   Operation 102 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (1.87ns)   --->   "%r_exp_V = add i7 -1, %r_exp_V_3" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:334]   --->   Operation 103 'add' 'r_exp_V' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 104 [1/1] (0.99ns)   --->   "%r_exp_V_2 = select i1 %tmp_9, i7 %r_exp_V_3, i7 %r_exp_V" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:332]   --->   Operation 104 'select' 'r_exp_V_2' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_10 = call i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7 %r_exp_V_2, i32 4, i32 6)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 105 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (1.13ns)   --->   "%icmp_ln849 = icmp sgt i3 %tmp_10, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 106 'icmp' 'icmp_ln849' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 107 [1/1] (0.97ns)   --->   "%or_ln338 = or i1 %icmp_ln338_1, %icmp_ln849" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 107 'or' 'or_ln338' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln253, i32 11)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:339]   --->   Operation 108 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%select_ln339 = select i1 %tmp_11, half 0x0, half 0x7FF0000000000000" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:339]   --->   Operation 109 'select' 'select_ln339' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 110 [1/1] (1.48ns)   --->   "%icmp_ln853 = icmp slt i7 %r_exp_V_2, -14" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:355]   --->   Operation 110 'icmp' 'icmp_ln853' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%tmp_2 = call i10 @_ssdm_op_PartSelect.i10.i19.i32.i32(i19 %ret_V_5, i32 6, i32 15)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:364]   --->   Operation 111 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%tmp_3 = call i10 @_ssdm_op_PartSelect.i10.i19.i32.i32(i19 %ret_V_5, i32 7, i32 16)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:364]   --->   Operation 112 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%tmp_V_2 = select i1 %tmp_9, i10 %tmp_3, i10 %tmp_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:332]   --->   Operation 113 'select' 'tmp_V_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln168 = trunc i7 %r_exp_V_2 to i5" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:365]   --->   Operation 114 'trunc' 'trunc_ln168' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (1.78ns)   --->   "%out_exp_V = add i5 15, %trunc_ln168" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:365]   --->   Operation 115 'add' 'out_exp_V' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%p_Result_14 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i5.i10(i1 false, i5 %out_exp_V, i10 %tmp_V_2) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:655->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:667->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:686->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:366]   --->   Operation 116 'bitconcatenate' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%bitcast_ln667 = bitcast i16 %p_Result_14 to half" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:667->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:686->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:366]   --->   Operation 117 'bitcast' 'bitcast_ln667' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.97ns)   --->   "%xor_ln214 = xor i1 %or_ln214_1, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 118 'xor' 'xor_ln214' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%and_ln338 = and i1 %icmp_ln338, %or_ln338" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 119 'and' 'and_ln338' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%xor_ln338 = xor i1 %icmp_ln338, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 120 'xor' 'xor_ln338' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%and_ln849 = and i1 %icmp_ln849, %xor_ln338" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 121 'and' 'and_ln849' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%or_ln849 = or i1 %and_ln338, %and_ln849" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 122 'or' 'or_ln849' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 123 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp5 = and i1 %or_ln849, %xor_ln214" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 123 'and' 'sel_tmp5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 124 [1/1] (0.80ns) (out node of the LUT)   --->   "%sel_tmp6 = select i1 %sel_tmp5, half %select_ln339, half %bitcast_ln667" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 124 'select' 'sel_tmp6' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node UnifiedRetVal)   --->   "%select_ln214_2 = select i1 %or_ln214_1, half %select_ln214_1, half %sel_tmp6" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 125 'select' 'select_ln214_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%xor_ln338_1 = xor i1 %or_ln338, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 126 'xor' 'xor_ln338_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%and_ln338_1 = and i1 %icmp_ln338, %xor_ln338_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 127 'and' 'and_ln338_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%or_ln849_1 = or i1 %icmp_ln338, %icmp_ln849" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 128 'or' 'or_ln849_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%xor_ln849 = xor i1 %or_ln849_1, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 129 'xor' 'xor_ln849' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%or_ln849_2 = or i1 %and_ln338_1, %xor_ln849" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 130 'or' 'or_ln849_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%tmp = and i1 %or_ln849_2, %xor_ln214" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 131 'and' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 132 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp16 = and i1 %tmp, %icmp_ln853" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 132 'and' 'sel_tmp16' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 133 [1/1] (0.80ns) (out node of the LUT)   --->   "%UnifiedRetVal = select i1 %sel_tmp16, half 0x0, half %select_ln214_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 133 'select' 'UnifiedRetVal' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "ret half %UnifiedRetVal" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:368]   --->   Operation 134 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ table_exp_Z1_ap_ufixed_14_1_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read                                                             (read          ) [ 000000000000]
p_Val2_s                                                           (bitcast       ) [ 000000000000]
p_Result_12                                                        (bitselect     ) [ 011111111111]
tmp_V                                                              (partselect    ) [ 000000000000]
tmp_V_1                                                            (trunc         ) [ 000000000000]
icmp_ln833                                                         (icmp          ) [ 000000000000]
icmp_ln837                                                         (icmp          ) [ 000000000000]
and_ln209                                                          (and           ) [ 011111111111]
icmp_ln833_1                                                       (icmp          ) [ 000000000000]
and_ln18                                                           (and           ) [ 011111111111]
zext_ln659                                                         (zext          ) [ 000000000000]
m_exp                                                              (add           ) [ 000000000000]
p_Result_s                                                         (bitconcatenate) [ 000000000000]
e_frac_V                                                           (sub           ) [ 000000000000]
select_ln253                                                       (select        ) [ 011111111111]
m_frac_l_V                                                         (bitconcatenate) [ 011000000000]
isNeg                                                              (bitselect     ) [ 011000000000]
sub_ln1311                                                         (sub           ) [ 000000000000]
sext_ln1311                                                        (sext          ) [ 000000000000]
m_exp_2                                                            (select        ) [ 011000000000]
sext_ln1311_2                                                      (sext          ) [ 011000000000]
sext_ln1311_3                                                      (sext          ) [ 000000000000]
sext_ln1287                                                        (sext          ) [ 000000000000]
ashr_ln1287                                                        (ashr          ) [ 000000000000]
sext_ln1287_1                                                      (sext          ) [ 000000000000]
shl_ln1253                                                         (shl           ) [ 000000000000]
trunc_ln1310                                                       (trunc         ) [ 000000000000]
r_V_6                                                              (select        ) [ 011111110000]
m_fix_l_V                                                          (partselect    ) [ 011000000000]
m_fix_hi_V                                                         (partselect    ) [ 000000000000]
p_Result_13                                                        (bitselect     ) [ 011100000000]
r_V                                                                (sext          ) [ 011100000000]
icmp_ln338                                                         (icmp          ) [ 011111111111]
sext_ln1311_1                                                      (sext          ) [ 000000000000]
sext_ln1285                                                        (sext          ) [ 000000000000]
sext_ln1311_2cast                                                  (trunc         ) [ 000000000000]
shl_ln1253_1                                                       (shl           ) [ 000000000000]
ashr_ln1287_1                                                      (ashr          ) [ 000000000000]
select_ln1322                                                      (select        ) [ 000000000000]
shl_ln                                                             (bitconcatenate) [ 000000000000]
icmp_ln338_1                                                       (icmp          ) [ 010111111111]
r_V_7                                                              (mul           ) [ 010010000000]
rhs_V                                                              (bitconcatenate) [ 000000000000]
sext_ln682                                                         (sext          ) [ 010010000000]
ret_V_2                                                            (add           ) [ 000000000000]
tmp_1                                                              (partselect    ) [ 000000000000]
p_Result_7                                                         (bitselect     ) [ 000000000000]
trunc_ln805                                                        (trunc         ) [ 000000000000]
icmp_ln805                                                         (icmp          ) [ 000000000000]
add_ln805                                                          (add           ) [ 000000000000]
select_ln805                                                       (select        ) [ 000000000000]
r_exp_V_3                                                          (select        ) [ 010001111111]
r_V_3                                                              (sext          ) [ 010001110000]
r_V_8                                                              (mul           ) [ 000000000000]
lhs_V                                                              (sext          ) [ 000000000000]
tmp_4                                                              (partselect    ) [ 000000000000]
rhs_V_1                                                            (bitconcatenate) [ 000000000000]
sext_ln682_1                                                       (sext          ) [ 000000000000]
ret_V_3                                                            (sub           ) [ 000000000000]
m_diff_hi_V                                                        (partselect    ) [ 000000000000]
m_diff_lo_V                                                        (trunc         ) [ 010000001000]
zext_ln498                                                         (zext          ) [ 000000000000]
table_exp_Z1_ap_ufixed_14_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr (getelementptr ) [ 010000001000]
exp_Z1_V                                                           (load          ) [ 010000000110]
exp_Z1_hi_V                                                        (partselect    ) [ 000000000000]
zext_ln1070                                                        (zext          ) [ 010000000110]
zext_ln1072                                                        (zext          ) [ 010000000110]
lhs_V_1                                                            (zext          ) [ 000000000000]
ret_V_4                                                            (add           ) [ 000000000000]
r_V_9                                                              (mul           ) [ 000000000000]
lhs_V_2                                                            (bitconcatenate) [ 010000000001]
zext_ln657                                                         (zext          ) [ 010000000001]
specpipeline_ln187                                                 (specpipeline  ) [ 000000000000]
xor_ln936                                                          (xor           ) [ 000000000000]
x_is_pinf                                                          (and           ) [ 000000000000]
or_ln214                                                           (or            ) [ 000000000000]
select_ln214                                                       (select        ) [ 000000000000]
or_ln214_1                                                         (or            ) [ 000000000000]
select_ln214_1                                                     (select        ) [ 000000000000]
ret_V_5                                                            (add           ) [ 000000000000]
tmp_9                                                              (bitselect     ) [ 000000000000]
r_exp_V                                                            (add           ) [ 000000000000]
r_exp_V_2                                                          (select        ) [ 000000000000]
tmp_10                                                             (partselect    ) [ 000000000000]
icmp_ln849                                                         (icmp          ) [ 000000000000]
or_ln338                                                           (or            ) [ 000000000000]
tmp_11                                                             (bitselect     ) [ 000000000000]
select_ln339                                                       (select        ) [ 000000000000]
icmp_ln853                                                         (icmp          ) [ 000000000000]
tmp_2                                                              (partselect    ) [ 000000000000]
tmp_3                                                              (partselect    ) [ 000000000000]
tmp_V_2                                                            (select        ) [ 000000000000]
trunc_ln168                                                        (trunc         ) [ 000000000000]
out_exp_V                                                          (add           ) [ 000000000000]
p_Result_14                                                        (bitconcatenate) [ 000000000000]
bitcast_ln667                                                      (bitcast       ) [ 000000000000]
xor_ln214                                                          (xor           ) [ 000000000000]
and_ln338                                                          (and           ) [ 000000000000]
xor_ln338                                                          (xor           ) [ 000000000000]
and_ln849                                                          (and           ) [ 000000000000]
or_ln849                                                           (or            ) [ 000000000000]
sel_tmp5                                                           (and           ) [ 000000000000]
sel_tmp6                                                           (select        ) [ 000000000000]
select_ln214_2                                                     (select        ) [ 000000000000]
xor_ln338_1                                                        (xor           ) [ 000000000000]
and_ln338_1                                                        (and           ) [ 000000000000]
or_ln849_1                                                         (or            ) [ 000000000000]
xor_ln849                                                          (xor           ) [ 000000000000]
or_ln849_2                                                         (or            ) [ 000000000000]
tmp                                                                (and           ) [ 000000000000]
sel_tmp16                                                          (and           ) [ 000000000000]
UnifiedRetVal                                                      (select        ) [ 000000000000]
ret_ln368                                                          (ret           ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="table_exp_Z1_ap_ufixed_14_1_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_exp_Z1_ap_ufixed_14_1_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.half"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i2.i10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i12.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i16.i3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i1.i12"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i19.i1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i15.i4"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i1.i5.i10"/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="x_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="table_exp_Z1_ap_ufixed_14_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="14" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="9" slack="0"/>
<pin id="140" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_exp_Z1_ap_ufixed_14_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr/7 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="9" slack="0"/>
<pin id="145" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_Z1_V/7 "/>
</bind>
</comp>

<comp id="149" class="1004" name="p_Val2_s_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="0"/>
<pin id="151" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="p_Result_12_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="16" slack="0"/>
<pin id="156" dir="0" index="2" bw="5" slack="0"/>
<pin id="157" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_12/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_V_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="5" slack="0"/>
<pin id="163" dir="0" index="1" bw="16" slack="0"/>
<pin id="164" dir="0" index="2" bw="5" slack="0"/>
<pin id="165" dir="0" index="3" bw="5" slack="0"/>
<pin id="166" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_V_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="0"/>
<pin id="173" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_1/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln833_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="5" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln833/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="icmp_ln837_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="10" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln837/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="and_ln209_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln209/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="icmp_ln833_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="10" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln833_1/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="and_ln18_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln659_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="5" slack="0"/>
<pin id="207" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln659/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="m_exp_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="5" slack="0"/>
<pin id="211" dir="0" index="1" bw="5" slack="0"/>
<pin id="212" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_exp/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="p_Result_s_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="12" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="10" slack="0"/>
<pin id="219" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="e_frac_V_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="12" slack="0"/>
<pin id="226" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="e_frac_V/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="select_ln253_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="12" slack="0"/>
<pin id="232" dir="0" index="2" bw="12" slack="0"/>
<pin id="233" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln253/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="m_frac_l_V_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="15" slack="0"/>
<pin id="239" dir="0" index="1" bw="12" slack="0"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="m_frac_l_V/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="isNeg_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="6" slack="0"/>
<pin id="248" dir="0" index="2" bw="4" slack="0"/>
<pin id="249" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="sub_ln1311_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="0"/>
<pin id="255" dir="0" index="1" bw="5" slack="0"/>
<pin id="256" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="sext_ln1311_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="5" slack="0"/>
<pin id="261" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="m_exp_2_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="5" slack="0"/>
<pin id="266" dir="0" index="2" bw="6" slack="0"/>
<pin id="267" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_exp_2/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="sext_ln1311_2_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="6" slack="0"/>
<pin id="273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_2/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="sext_ln1311_3_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="6" slack="0"/>
<pin id="277" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_3/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="sext_ln1287_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="15" slack="0"/>
<pin id="281" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1287/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="ashr_ln1287_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="15" slack="0"/>
<pin id="285" dir="0" index="1" bw="6" slack="0"/>
<pin id="286" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln1287/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="sext_ln1287_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="15" slack="0"/>
<pin id="291" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1287_1/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="shl_ln1253_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="15" slack="0"/>
<pin id="295" dir="0" index="1" bw="6" slack="0"/>
<pin id="296" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1253/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="trunc_ln1310_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="19" slack="0"/>
<pin id="301" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1310/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="r_V_6_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="15" slack="0"/>
<pin id="306" dir="0" index="2" bw="19" slack="0"/>
<pin id="307" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_6/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="m_fix_l_V_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="16" slack="0"/>
<pin id="313" dir="0" index="1" bw="19" slack="0"/>
<pin id="314" dir="0" index="2" bw="3" slack="0"/>
<pin id="315" dir="0" index="3" bw="6" slack="0"/>
<pin id="316" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_l_V/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="m_fix_hi_V_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="10" slack="0"/>
<pin id="323" dir="0" index="1" bw="19" slack="0"/>
<pin id="324" dir="0" index="2" bw="5" slack="0"/>
<pin id="325" dir="0" index="3" bw="6" slack="0"/>
<pin id="326" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_hi_V/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="p_Result_13_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="19" slack="0"/>
<pin id="334" dir="0" index="2" bw="6" slack="0"/>
<pin id="335" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_13/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="r_V_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="10" slack="0"/>
<pin id="341" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="icmp_ln338_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="6" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln338/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="sext_ln1311_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="6" slack="1"/>
<pin id="351" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_1/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="sext_ln1285_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="15" slack="1"/>
<pin id="354" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1285/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="sext_ln1311_2cast_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="6" slack="1"/>
<pin id="357" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln1311_2cast/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="shl_ln1253_1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="16" slack="1"/>
<pin id="360" dir="0" index="1" bw="16" slack="0"/>
<pin id="361" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1253_1/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="ashr_ln1287_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="16" slack="1"/>
<pin id="365" dir="0" index="1" bw="6" slack="0"/>
<pin id="366" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln1287_1/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="select_ln1322_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="1"/>
<pin id="370" dir="0" index="1" bw="16" slack="0"/>
<pin id="371" dir="0" index="2" bw="16" slack="0"/>
<pin id="372" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1322/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="shl_ln_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="19" slack="0"/>
<pin id="377" dir="0" index="1" bw="16" slack="0"/>
<pin id="378" dir="0" index="2" bw="1" slack="0"/>
<pin id="379" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="icmp_ln338_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="19" slack="0"/>
<pin id="385" dir="0" index="1" bw="15" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln338_1/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="rhs_V_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="13" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="2"/>
<pin id="392" dir="0" index="2" bw="12" slack="0"/>
<pin id="393" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="sext_ln682_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="13" slack="0"/>
<pin id="398" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln682/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="7" slack="0"/>
<pin id="402" dir="0" index="1" bw="19" slack="0"/>
<pin id="403" dir="0" index="2" bw="5" slack="0"/>
<pin id="404" dir="0" index="3" bw="6" slack="0"/>
<pin id="405" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="p_Result_7_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="19" slack="0"/>
<pin id="412" dir="0" index="2" bw="6" slack="0"/>
<pin id="413" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="trunc_ln805_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="19" slack="0"/>
<pin id="418" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln805/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="icmp_ln805_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="12" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln805/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="add_ln805_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="7" slack="0"/>
<pin id="428" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln805/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="select_ln805_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="7" slack="0"/>
<pin id="434" dir="0" index="2" bw="7" slack="0"/>
<pin id="435" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln805/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="r_exp_V_3_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="7" slack="0"/>
<pin id="442" dir="0" index="2" bw="7" slack="0"/>
<pin id="443" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_V_3/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="r_V_3_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="7" slack="0"/>
<pin id="449" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_3/4 "/>
</bind>
</comp>

<comp id="451" class="1004" name="lhs_V_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="19" slack="6"/>
<pin id="453" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/7 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_4_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="19" slack="0"/>
<pin id="456" dir="0" index="1" bw="26" slack="0"/>
<pin id="457" dir="0" index="2" bw="4" slack="0"/>
<pin id="458" dir="0" index="3" bw="6" slack="0"/>
<pin id="459" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="463" class="1004" name="rhs_V_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="20" slack="0"/>
<pin id="465" dir="0" index="1" bw="19" slack="0"/>
<pin id="466" dir="0" index="2" bw="1" slack="0"/>
<pin id="467" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/7 "/>
</bind>
</comp>

<comp id="471" class="1004" name="sext_ln682_1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="20" slack="0"/>
<pin id="473" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln682_1/7 "/>
</bind>
</comp>

<comp id="475" class="1004" name="ret_V_3_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="19" slack="0"/>
<pin id="477" dir="0" index="1" bw="20" slack="0"/>
<pin id="478" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_3/7 "/>
</bind>
</comp>

<comp id="481" class="1004" name="m_diff_hi_V_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="9" slack="0"/>
<pin id="483" dir="0" index="1" bw="21" slack="0"/>
<pin id="484" dir="0" index="2" bw="4" slack="0"/>
<pin id="485" dir="0" index="3" bw="5" slack="0"/>
<pin id="486" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_diff_hi_V/7 "/>
</bind>
</comp>

<comp id="491" class="1004" name="m_diff_lo_V_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="21" slack="0"/>
<pin id="493" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="m_diff_lo_V/7 "/>
</bind>
</comp>

<comp id="495" class="1004" name="zext_ln498_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="9" slack="0"/>
<pin id="497" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln498/7 "/>
</bind>
</comp>

<comp id="500" class="1004" name="exp_Z1_hi_V_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="5" slack="0"/>
<pin id="502" dir="0" index="1" bw="14" slack="0"/>
<pin id="503" dir="0" index="2" bw="5" slack="0"/>
<pin id="504" dir="0" index="3" bw="5" slack="0"/>
<pin id="505" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1_hi_V/8 "/>
</bind>
</comp>

<comp id="510" class="1004" name="zext_ln1070_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="5" slack="0"/>
<pin id="512" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1070/8 "/>
</bind>
</comp>

<comp id="514" class="1004" name="zext_ln1072_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="4" slack="1"/>
<pin id="516" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072/8 "/>
</bind>
</comp>

<comp id="517" class="1004" name="lhs_V_1_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="14" slack="2"/>
<pin id="519" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_1/10 "/>
</bind>
</comp>

<comp id="520" class="1004" name="ret_V_4_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="4" slack="0"/>
<pin id="522" dir="0" index="1" bw="14" slack="0"/>
<pin id="523" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_4/10 "/>
</bind>
</comp>

<comp id="526" class="1004" name="lhs_V_2_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="19" slack="0"/>
<pin id="528" dir="0" index="1" bw="15" slack="0"/>
<pin id="529" dir="0" index="2" bw="1" slack="0"/>
<pin id="530" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2/10 "/>
</bind>
</comp>

<comp id="534" class="1004" name="xor_ln936_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="10"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln936/11 "/>
</bind>
</comp>

<comp id="539" class="1004" name="x_is_pinf_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="10"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_pinf/11 "/>
</bind>
</comp>

<comp id="544" class="1004" name="or_ln214_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="10"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln214/11 "/>
</bind>
</comp>

<comp id="549" class="1004" name="select_ln214_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="10"/>
<pin id="551" dir="0" index="1" bw="16" slack="0"/>
<pin id="552" dir="0" index="2" bw="16" slack="0"/>
<pin id="553" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln214/11 "/>
</bind>
</comp>

<comp id="556" class="1004" name="or_ln214_1_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="10"/>
<pin id="558" dir="0" index="1" bw="1" slack="10"/>
<pin id="559" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln214_1/11 "/>
</bind>
</comp>

<comp id="560" class="1004" name="select_ln214_1_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="16" slack="0"/>
<pin id="563" dir="0" index="2" bw="16" slack="0"/>
<pin id="564" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln214_1/11 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_9_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="19" slack="0"/>
<pin id="571" dir="0" index="2" bw="6" slack="0"/>
<pin id="572" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/11 "/>
</bind>
</comp>

<comp id="575" class="1004" name="r_exp_V_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="7" slack="7"/>
<pin id="578" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_exp_V/11 "/>
</bind>
</comp>

<comp id="580" class="1004" name="r_exp_V_2_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="7" slack="7"/>
<pin id="583" dir="0" index="2" bw="7" slack="0"/>
<pin id="584" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_V_2/11 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_10_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="3" slack="0"/>
<pin id="589" dir="0" index="1" bw="7" slack="0"/>
<pin id="590" dir="0" index="2" bw="4" slack="0"/>
<pin id="591" dir="0" index="3" bw="4" slack="0"/>
<pin id="592" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/11 "/>
</bind>
</comp>

<comp id="597" class="1004" name="icmp_ln849_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="3" slack="0"/>
<pin id="599" dir="0" index="1" bw="1" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln849/11 "/>
</bind>
</comp>

<comp id="603" class="1004" name="or_ln338_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="9"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln338/11 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_11_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="12" slack="10"/>
<pin id="611" dir="0" index="2" bw="5" slack="0"/>
<pin id="612" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/11 "/>
</bind>
</comp>

<comp id="615" class="1004" name="select_ln339_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="16" slack="0"/>
<pin id="618" dir="0" index="2" bw="16" slack="0"/>
<pin id="619" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln339/11 "/>
</bind>
</comp>

<comp id="623" class="1004" name="icmp_ln853_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="7" slack="0"/>
<pin id="625" dir="0" index="1" bw="5" slack="0"/>
<pin id="626" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln853/11 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_2_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="10" slack="0"/>
<pin id="631" dir="0" index="1" bw="19" slack="0"/>
<pin id="632" dir="0" index="2" bw="4" slack="0"/>
<pin id="633" dir="0" index="3" bw="5" slack="0"/>
<pin id="634" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/11 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_3_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="10" slack="0"/>
<pin id="640" dir="0" index="1" bw="19" slack="0"/>
<pin id="641" dir="0" index="2" bw="4" slack="0"/>
<pin id="642" dir="0" index="3" bw="6" slack="0"/>
<pin id="643" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/11 "/>
</bind>
</comp>

<comp id="647" class="1004" name="tmp_V_2_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="10" slack="0"/>
<pin id="650" dir="0" index="2" bw="10" slack="0"/>
<pin id="651" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_2/11 "/>
</bind>
</comp>

<comp id="655" class="1004" name="trunc_ln168_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="7" slack="0"/>
<pin id="657" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln168/11 "/>
</bind>
</comp>

<comp id="659" class="1004" name="out_exp_V_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="5" slack="0"/>
<pin id="661" dir="0" index="1" bw="5" slack="0"/>
<pin id="662" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_exp_V/11 "/>
</bind>
</comp>

<comp id="665" class="1004" name="p_Result_14_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="16" slack="0"/>
<pin id="667" dir="0" index="1" bw="1" slack="0"/>
<pin id="668" dir="0" index="2" bw="5" slack="0"/>
<pin id="669" dir="0" index="3" bw="10" slack="0"/>
<pin id="670" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_14/11 "/>
</bind>
</comp>

<comp id="675" class="1004" name="bitcast_ln667_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="16" slack="0"/>
<pin id="677" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln667/11 "/>
</bind>
</comp>

<comp id="679" class="1004" name="xor_ln214_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln214/11 "/>
</bind>
</comp>

<comp id="685" class="1004" name="and_ln338_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="10"/>
<pin id="687" dir="0" index="1" bw="1" slack="0"/>
<pin id="688" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln338/11 "/>
</bind>
</comp>

<comp id="690" class="1004" name="xor_ln338_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="10"/>
<pin id="692" dir="0" index="1" bw="1" slack="0"/>
<pin id="693" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln338/11 "/>
</bind>
</comp>

<comp id="695" class="1004" name="and_ln849_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="0"/>
<pin id="697" dir="0" index="1" bw="1" slack="0"/>
<pin id="698" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln849/11 "/>
</bind>
</comp>

<comp id="701" class="1004" name="or_ln849_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="0"/>
<pin id="703" dir="0" index="1" bw="1" slack="0"/>
<pin id="704" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln849/11 "/>
</bind>
</comp>

<comp id="707" class="1004" name="sel_tmp5_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp5/11 "/>
</bind>
</comp>

<comp id="713" class="1004" name="sel_tmp6_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="0"/>
<pin id="715" dir="0" index="1" bw="16" slack="0"/>
<pin id="716" dir="0" index="2" bw="16" slack="0"/>
<pin id="717" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp6/11 "/>
</bind>
</comp>

<comp id="721" class="1004" name="select_ln214_2_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="0"/>
<pin id="723" dir="0" index="1" bw="16" slack="0"/>
<pin id="724" dir="0" index="2" bw="16" slack="0"/>
<pin id="725" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln214_2/11 "/>
</bind>
</comp>

<comp id="729" class="1004" name="xor_ln338_1_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="0"/>
<pin id="731" dir="0" index="1" bw="1" slack="0"/>
<pin id="732" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln338_1/11 "/>
</bind>
</comp>

<comp id="735" class="1004" name="and_ln338_1_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="10"/>
<pin id="737" dir="0" index="1" bw="1" slack="0"/>
<pin id="738" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln338_1/11 "/>
</bind>
</comp>

<comp id="740" class="1004" name="or_ln849_1_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="10"/>
<pin id="742" dir="0" index="1" bw="1" slack="0"/>
<pin id="743" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln849_1/11 "/>
</bind>
</comp>

<comp id="745" class="1004" name="xor_ln849_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="0"/>
<pin id="747" dir="0" index="1" bw="1" slack="0"/>
<pin id="748" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln849/11 "/>
</bind>
</comp>

<comp id="751" class="1004" name="or_ln849_2_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="0"/>
<pin id="753" dir="0" index="1" bw="1" slack="0"/>
<pin id="754" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln849_2/11 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="0"/>
<pin id="759" dir="0" index="1" bw="1" slack="0"/>
<pin id="760" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="763" class="1004" name="sel_tmp16_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="0"/>
<pin id="765" dir="0" index="1" bw="1" slack="0"/>
<pin id="766" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp16/11 "/>
</bind>
</comp>

<comp id="769" class="1004" name="UnifiedRetVal_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="0"/>
<pin id="771" dir="0" index="1" bw="16" slack="0"/>
<pin id="772" dir="0" index="2" bw="16" slack="0"/>
<pin id="773" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="UnifiedRetVal/11 "/>
</bind>
</comp>

<comp id="777" class="1007" name="grp_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="19" slack="0"/>
<pin id="779" dir="0" index="1" bw="10" slack="0"/>
<pin id="780" dir="0" index="2" bw="13" slack="0"/>
<pin id="781" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_7/1 ret_V_2/3 "/>
</bind>
</comp>

<comp id="788" class="1007" name="grp_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="26" slack="0"/>
<pin id="790" dir="0" index="1" bw="7" slack="0"/>
<pin id="791" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8/4 "/>
</bind>
</comp>

<comp id="795" class="1007" name="grp_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="4" slack="0"/>
<pin id="797" dir="0" index="1" bw="5" slack="0"/>
<pin id="798" dir="0" index="2" bw="19" slack="0"/>
<pin id="799" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_9/8 zext_ln657/10 ret_V_5/10 "/>
</bind>
</comp>

<comp id="806" class="1005" name="p_Result_12_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="10"/>
<pin id="808" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="p_Result_12 "/>
</bind>
</comp>

<comp id="811" class="1005" name="and_ln209_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="10"/>
<pin id="813" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="and_ln209 "/>
</bind>
</comp>

<comp id="818" class="1005" name="and_ln18_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="10"/>
<pin id="820" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="and_ln18 "/>
</bind>
</comp>

<comp id="824" class="1005" name="select_ln253_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="12" slack="10"/>
<pin id="826" dir="1" index="1" bw="12" slack="10"/>
</pin_list>
<bind>
<opset="select_ln253 "/>
</bind>
</comp>

<comp id="829" class="1005" name="m_frac_l_V_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="15" slack="1"/>
<pin id="831" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="m_frac_l_V "/>
</bind>
</comp>

<comp id="834" class="1005" name="isNeg_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="1"/>
<pin id="836" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="839" class="1005" name="m_exp_2_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="6" slack="1"/>
<pin id="841" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="m_exp_2 "/>
</bind>
</comp>

<comp id="844" class="1005" name="sext_ln1311_2_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="32" slack="1"/>
<pin id="846" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1311_2 "/>
</bind>
</comp>

<comp id="849" class="1005" name="r_V_6_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="19" slack="6"/>
<pin id="851" dir="1" index="1" bw="19" slack="6"/>
</pin_list>
<bind>
<opset="r_V_6 "/>
</bind>
</comp>

<comp id="854" class="1005" name="m_fix_l_V_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="16" slack="1"/>
<pin id="856" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="m_fix_l_V "/>
</bind>
</comp>

<comp id="860" class="1005" name="p_Result_13_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="2"/>
<pin id="862" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_13 "/>
</bind>
</comp>

<comp id="865" class="1005" name="r_V_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="19" slack="1"/>
<pin id="867" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="870" class="1005" name="icmp_ln338_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="10"/>
<pin id="872" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="icmp_ln338 "/>
</bind>
</comp>

<comp id="878" class="1005" name="icmp_ln338_1_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="1" slack="9"/>
<pin id="880" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="icmp_ln338_1 "/>
</bind>
</comp>

<comp id="883" class="1005" name="sext_ln682_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="19" slack="1"/>
<pin id="885" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln682 "/>
</bind>
</comp>

<comp id="888" class="1005" name="r_exp_V_3_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="7" slack="7"/>
<pin id="890" dir="1" index="1" bw="7" slack="7"/>
</pin_list>
<bind>
<opset="r_exp_V_3 "/>
</bind>
</comp>

<comp id="894" class="1005" name="r_V_3_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="26" slack="1"/>
<pin id="896" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="r_V_3 "/>
</bind>
</comp>

<comp id="899" class="1005" name="m_diff_lo_V_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="4" slack="1"/>
<pin id="901" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="m_diff_lo_V "/>
</bind>
</comp>

<comp id="904" class="1005" name="table_exp_Z1_ap_ufixed_14_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="9" slack="1"/>
<pin id="906" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="table_exp_Z1_ap_ufixed_14_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr "/>
</bind>
</comp>

<comp id="909" class="1005" name="exp_Z1_V_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="14" slack="2"/>
<pin id="911" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="exp_Z1_V "/>
</bind>
</comp>

<comp id="914" class="1005" name="zext_ln1070_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="9" slack="1"/>
<pin id="916" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1070 "/>
</bind>
</comp>

<comp id="919" class="1005" name="zext_ln1072_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="9" slack="1"/>
<pin id="921" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1072 "/>
</bind>
</comp>

<comp id="924" class="1005" name="lhs_V_2_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="19" slack="1"/>
<pin id="926" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="134"><net_src comp="4" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="82" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="130" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="6" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="8" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="149" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="170"><net_src comp="14" pin="0"/><net_sink comp="161" pin=3"/></net>

<net id="174"><net_src comp="149" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="161" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="16" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="171" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="18" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="175" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="181" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="171" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="18" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="175" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="193" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="161" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="20" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="205" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="220"><net_src comp="22" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="24" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="171" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="227"><net_src comp="26" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="215" pin="3"/><net_sink comp="223" pin=1"/></net>

<net id="234"><net_src comp="153" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="223" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="215" pin="3"/><net_sink comp="229" pin=2"/></net>

<net id="242"><net_src comp="28" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="229" pin="3"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="30" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="250"><net_src comp="32" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="209" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="34" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="257"><net_src comp="36" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="161" pin="4"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="253" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="245" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="209" pin="2"/><net_sink comp="263" pin=2"/></net>

<net id="274"><net_src comp="263" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="263" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="237" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="237" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="275" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="283" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="279" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="271" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="293" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="245" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="289" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="299" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="317"><net_src comp="38" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="303" pin="3"/><net_sink comp="311" pin=1"/></net>

<net id="319"><net_src comp="40" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="320"><net_src comp="42" pin="0"/><net_sink comp="311" pin=3"/></net>

<net id="327"><net_src comp="44" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="303" pin="3"/><net_sink comp="321" pin=1"/></net>

<net id="329"><net_src comp="46" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="330"><net_src comp="42" pin="0"/><net_sink comp="321" pin=3"/></net>

<net id="336"><net_src comp="48" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="303" pin="3"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="42" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="342"><net_src comp="321" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="209" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="52" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="362"><net_src comp="355" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="349" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="358" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="374"><net_src comp="363" pin="2"/><net_sink comp="368" pin=2"/></net>

<net id="380"><net_src comp="54" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="368" pin="3"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="30" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="387"><net_src comp="375" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="352" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="394"><net_src comp="56" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="58" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="399"><net_src comp="389" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="406"><net_src comp="60" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="62" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="408"><net_src comp="42" pin="0"/><net_sink comp="400" pin=3"/></net>

<net id="414"><net_src comp="48" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="42" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="423"><net_src comp="416" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="26" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="64" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="400" pin="4"/><net_sink comp="425" pin=1"/></net>

<net id="436"><net_src comp="419" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="400" pin="4"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="425" pin="2"/><net_sink comp="431" pin=2"/></net>

<net id="444"><net_src comp="409" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="431" pin="3"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="400" pin="4"/><net_sink comp="439" pin=2"/></net>

<net id="450"><net_src comp="439" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="460"><net_src comp="68" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="70" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="462"><net_src comp="72" pin="0"/><net_sink comp="454" pin=3"/></net>

<net id="468"><net_src comp="74" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="454" pin="4"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="76" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="474"><net_src comp="463" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="451" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="471" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="487"><net_src comp="78" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="475" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="489"><net_src comp="80" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="490"><net_src comp="62" pin="0"/><net_sink comp="481" pin=3"/></net>

<net id="494"><net_src comp="475" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="481" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="506"><net_src comp="84" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="143" pin="3"/><net_sink comp="500" pin=1"/></net>

<net id="508"><net_src comp="46" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="509"><net_src comp="86" pin="0"/><net_sink comp="500" pin=3"/></net>

<net id="513"><net_src comp="500" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="524"><net_src comp="88" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="517" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="531"><net_src comp="90" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="520" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="92" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="538"><net_src comp="104" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="543"><net_src comp="534" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="548"><net_src comp="539" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="106" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="555"><net_src comp="108" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="565"><net_src comp="544" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="549" pin="3"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="110" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="573"><net_src comp="48" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="112" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="579"><net_src comp="114" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="585"><net_src comp="568" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="575" pin="2"/><net_sink comp="580" pin=2"/></net>

<net id="593"><net_src comp="116" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="594"><net_src comp="580" pin="3"/><net_sink comp="587" pin=1"/></net>

<net id="595"><net_src comp="80" pin="0"/><net_sink comp="587" pin=2"/></net>

<net id="596"><net_src comp="118" pin="0"/><net_sink comp="587" pin=3"/></net>

<net id="601"><net_src comp="587" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="30" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="597" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="120" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="122" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="620"><net_src comp="608" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="110" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="108" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="627"><net_src comp="580" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="124" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="635"><net_src comp="44" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="636"><net_src comp="118" pin="0"/><net_sink comp="629" pin=2"/></net>

<net id="637"><net_src comp="8" pin="0"/><net_sink comp="629" pin=3"/></net>

<net id="644"><net_src comp="44" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="70" pin="0"/><net_sink comp="638" pin=2"/></net>

<net id="646"><net_src comp="126" pin="0"/><net_sink comp="638" pin=3"/></net>

<net id="652"><net_src comp="568" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="653"><net_src comp="638" pin="4"/><net_sink comp="647" pin=1"/></net>

<net id="654"><net_src comp="629" pin="4"/><net_sink comp="647" pin=2"/></net>

<net id="658"><net_src comp="580" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="663"><net_src comp="36" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="655" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="671"><net_src comp="128" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="672"><net_src comp="76" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="673"><net_src comp="659" pin="2"/><net_sink comp="665" pin=2"/></net>

<net id="674"><net_src comp="647" pin="3"/><net_sink comp="665" pin=3"/></net>

<net id="678"><net_src comp="665" pin="4"/><net_sink comp="675" pin=0"/></net>

<net id="683"><net_src comp="556" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="104" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="603" pin="2"/><net_sink comp="685" pin=1"/></net>

<net id="694"><net_src comp="104" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="699"><net_src comp="597" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="690" pin="2"/><net_sink comp="695" pin=1"/></net>

<net id="705"><net_src comp="685" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="695" pin="2"/><net_sink comp="701" pin=1"/></net>

<net id="711"><net_src comp="701" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="679" pin="2"/><net_sink comp="707" pin=1"/></net>

<net id="718"><net_src comp="707" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="615" pin="3"/><net_sink comp="713" pin=1"/></net>

<net id="720"><net_src comp="675" pin="1"/><net_sink comp="713" pin=2"/></net>

<net id="726"><net_src comp="556" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="727"><net_src comp="560" pin="3"/><net_sink comp="721" pin=1"/></net>

<net id="728"><net_src comp="713" pin="3"/><net_sink comp="721" pin=2"/></net>

<net id="733"><net_src comp="603" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="104" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="739"><net_src comp="729" pin="2"/><net_sink comp="735" pin=1"/></net>

<net id="744"><net_src comp="597" pin="2"/><net_sink comp="740" pin=1"/></net>

<net id="749"><net_src comp="740" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="104" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="755"><net_src comp="735" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="745" pin="2"/><net_sink comp="751" pin=1"/></net>

<net id="761"><net_src comp="751" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="679" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="767"><net_src comp="757" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="623" pin="2"/><net_sink comp="763" pin=1"/></net>

<net id="774"><net_src comp="763" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="775"><net_src comp="110" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="776"><net_src comp="721" pin="3"/><net_sink comp="769" pin=2"/></net>

<net id="782"><net_src comp="50" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="783"><net_src comp="339" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="784"><net_src comp="396" pin="1"/><net_sink comp="777" pin=2"/></net>

<net id="785"><net_src comp="777" pin="3"/><net_sink comp="400" pin=1"/></net>

<net id="786"><net_src comp="777" pin="3"/><net_sink comp="409" pin=1"/></net>

<net id="787"><net_src comp="777" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="792"><net_src comp="66" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="447" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="794"><net_src comp="788" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="800"><net_src comp="514" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="801"><net_src comp="510" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="802"><net_src comp="526" pin="3"/><net_sink comp="795" pin=2"/></net>

<net id="803"><net_src comp="795" pin="3"/><net_sink comp="568" pin=1"/></net>

<net id="804"><net_src comp="795" pin="3"/><net_sink comp="629" pin=1"/></net>

<net id="805"><net_src comp="795" pin="3"/><net_sink comp="638" pin=1"/></net>

<net id="809"><net_src comp="153" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="814"><net_src comp="187" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="816"><net_src comp="811" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="817"><net_src comp="811" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="821"><net_src comp="199" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="823"><net_src comp="818" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="827"><net_src comp="229" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="832"><net_src comp="237" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="837"><net_src comp="245" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="842"><net_src comp="263" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="847"><net_src comp="271" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="852"><net_src comp="303" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="857"><net_src comp="311" pin="4"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="859"><net_src comp="854" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="863"><net_src comp="331" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="868"><net_src comp="339" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="873"><net_src comp="343" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="875"><net_src comp="870" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="876"><net_src comp="870" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="877"><net_src comp="870" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="881"><net_src comp="383" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="886"><net_src comp="396" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="891"><net_src comp="439" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="893"><net_src comp="888" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="897"><net_src comp="447" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="902"><net_src comp="491" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="907"><net_src comp="136" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="912"><net_src comp="143" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="917"><net_src comp="510" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="922"><net_src comp="514" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="927"><net_src comp="526" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="795" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: exp_generic<decimal16> : x | {1 }
	Port: exp_generic<decimal16> : table_exp_Z1_ap_ufixed_14_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {7 8 }
  - Chain level:
	State 1
		p_Result_12 : 1
		tmp_V : 1
		tmp_V_1 : 1
		icmp_ln833 : 2
		icmp_ln837 : 2
		and_ln209 : 3
		icmp_ln833_1 : 2
		and_ln18 : 3
		zext_ln659 : 2
		m_exp : 3
		p_Result_s : 2
		e_frac_V : 3
		select_ln253 : 4
		m_frac_l_V : 5
		isNeg : 4
		sub_ln1311 : 2
		sext_ln1311 : 3
		m_exp_2 : 5
		sext_ln1311_2 : 6
		sext_ln1311_3 : 6
		sext_ln1287 : 6
		ashr_ln1287 : 7
		sext_ln1287_1 : 8
		shl_ln1253 : 7
		trunc_ln1310 : 8
		r_V_6 : 9
		m_fix_l_V : 10
		m_fix_hi_V : 10
		p_Result_13 : 10
		r_V : 11
		r_V_7 : 12
		icmp_ln338 : 4
	State 2
		shl_ln1253_1 : 1
		ashr_ln1287_1 : 1
		select_ln1322 : 2
		shl_ln : 3
		icmp_ln338_1 : 4
	State 3
		sext_ln682 : 1
		ret_V_2 : 2
	State 4
		tmp_1 : 1
		p_Result_7 : 1
		trunc_ln805 : 1
		icmp_ln805 : 2
		add_ln805 : 2
		select_ln805 : 3
		r_exp_V_3 : 4
		r_V_3 : 5
		r_V_8 : 6
	State 5
	State 6
	State 7
		tmp_4 : 1
		rhs_V_1 : 2
		sext_ln682_1 : 3
		ret_V_3 : 4
		m_diff_hi_V : 5
		m_diff_lo_V : 5
		zext_ln498 : 6
		table_exp_Z1_ap_ufixed_14_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr : 7
		exp_Z1_V : 8
	State 8
		exp_Z1_hi_V : 1
		zext_ln1070 : 2
		r_V_9 : 3
	State 9
	State 10
		ret_V_4 : 1
		lhs_V_2 : 2
		zext_ln657 : 1
		ret_V_5 : 3
	State 11
		tmp_9 : 1
		r_exp_V_2 : 2
		tmp_10 : 3
		icmp_ln849 : 4
		or_ln338 : 5
		select_ln339 : 1
		icmp_ln853 : 3
		tmp_2 : 1
		tmp_3 : 1
		tmp_V_2 : 2
		trunc_ln168 : 3
		out_exp_V : 4
		p_Result_14 : 5
		bitcast_ln667 : 6
		and_ln338 : 5
		and_ln849 : 5
		or_ln849 : 5
		sel_tmp5 : 5
		sel_tmp6 : 5
		select_ln214_2 : 6
		xor_ln338_1 : 5
		and_ln338_1 : 5
		or_ln849_1 : 5
		xor_ln849 : 5
		or_ln849_2 : 5
		tmp : 5
		sel_tmp16 : 5
		UnifiedRetVal : 5
		ret_ln368 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |    select_ln253_fu_229   |    0    |    0    |    12   |
|          |      m_exp_2_fu_263      |    0    |    0    |    6    |
|          |       r_V_6_fu_303       |    0    |    0    |    19   |
|          |   select_ln1322_fu_368   |    0    |    0    |    16   |
|          |    select_ln805_fu_431   |    0    |    0    |    7    |
|          |     r_exp_V_3_fu_439     |    0    |    0    |    7    |
|  select  |    select_ln214_fu_549   |    0    |    0    |    16   |
|          |   select_ln214_1_fu_560  |    0    |    0    |    16   |
|          |     r_exp_V_2_fu_580     |    0    |    0    |    7    |
|          |    select_ln339_fu_615   |    0    |    0    |    16   |
|          |      tmp_V_2_fu_647      |    0    |    0    |    10   |
|          |      sel_tmp6_fu_713     |    0    |    0    |    16   |
|          |   select_ln214_2_fu_721  |    0    |    0    |    16   |
|          |   UnifiedRetVal_fu_769   |    0    |    0    |    16   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln833_fu_175    |    0    |    0    |    11   |
|          |     icmp_ln837_fu_181    |    0    |    0    |    13   |
|          |    icmp_ln833_1_fu_193   |    0    |    0    |    13   |
|   icmp   |     icmp_ln338_fu_343    |    0    |    0    |    11   |
|          |    icmp_ln338_1_fu_383   |    0    |    0    |    18   |
|          |     icmp_ln805_fu_419    |    0    |    0    |    13   |
|          |     icmp_ln849_fu_597    |    0    |    0    |    9    |
|          |     icmp_ln853_fu_623    |    0    |    0    |    11   |
|----------|--------------------------|---------|---------|---------|
|          |       m_exp_fu_209       |    0    |    0    |    15   |
|          |     add_ln805_fu_425     |    0    |    0    |    15   |
|    add   |      ret_V_4_fu_520      |    0    |    0    |    19   |
|          |      r_exp_V_fu_575      |    0    |    0    |    15   |
|          |     out_exp_V_fu_659     |    0    |    0    |    15   |
|----------|--------------------------|---------|---------|---------|
|   ashr   |    ashr_ln1287_fu_283    |    0    |    0    |    33   |
|          |   ashr_ln1287_1_fu_363   |    0    |    0    |    35   |
|----------|--------------------------|---------|---------|---------|
|    shl   |     shl_ln1253_fu_293    |    0    |    0    |    33   |
|          |    shl_ln1253_1_fu_358   |    0    |    0    |    35   |
|----------|--------------------------|---------|---------|---------|
|          |      e_frac_V_fu_223     |    0    |    0    |    12   |
|    sub   |     sub_ln1311_fu_253    |    0    |    0    |    15   |
|          |      ret_V_3_fu_475      |    0    |    0    |    27   |
|----------|--------------------------|---------|---------|---------|
|          |     and_ln209_fu_187     |    0    |    0    |    2    |
|          |      and_ln18_fu_199     |    0    |    0    |    2    |
|          |     x_is_pinf_fu_539     |    0    |    0    |    2    |
|          |     and_ln338_fu_685     |    0    |    0    |    2    |
|    and   |     and_ln849_fu_695     |    0    |    0    |    2    |
|          |      sel_tmp5_fu_707     |    0    |    0    |    2    |
|          |    and_ln338_1_fu_735    |    0    |    0    |    2    |
|          |        tmp_fu_757        |    0    |    0    |    2    |
|          |     sel_tmp16_fu_763     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |      or_ln214_fu_544     |    0    |    0    |    2    |
|          |     or_ln214_1_fu_556    |    0    |    0    |    2    |
|    or    |      or_ln338_fu_603     |    0    |    0    |    2    |
|          |      or_ln849_fu_701     |    0    |    0    |    2    |
|          |     or_ln849_1_fu_740    |    0    |    0    |    2    |
|          |     or_ln849_2_fu_751    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |     xor_ln936_fu_534     |    0    |    0    |    2    |
|          |     xor_ln214_fu_679     |    0    |    0    |    2    |
|    xor   |     xor_ln338_fu_690     |    0    |    0    |    2    |
|          |    xor_ln338_1_fu_729    |    0    |    0    |    2    |
|          |     xor_ln849_fu_745     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|  muladd  |        grp_fu_777        |    1    |    0    |    0    |
|          |        grp_fu_795        |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|    mul   |        grp_fu_788        |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   read   |    x_read_read_fu_130    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    p_Result_12_fu_153    |    0    |    0    |    0    |
|          |       isNeg_fu_245       |    0    |    0    |    0    |
| bitselect|    p_Result_13_fu_331    |    0    |    0    |    0    |
|          |     p_Result_7_fu_409    |    0    |    0    |    0    |
|          |       tmp_9_fu_568       |    0    |    0    |    0    |
|          |       tmp_11_fu_608      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_V_fu_161       |    0    |    0    |    0    |
|          |     m_fix_l_V_fu_311     |    0    |    0    |    0    |
|          |     m_fix_hi_V_fu_321    |    0    |    0    |    0    |
|          |       tmp_1_fu_400       |    0    |    0    |    0    |
|partselect|       tmp_4_fu_454       |    0    |    0    |    0    |
|          |    m_diff_hi_V_fu_481    |    0    |    0    |    0    |
|          |    exp_Z1_hi_V_fu_500    |    0    |    0    |    0    |
|          |       tmp_10_fu_587      |    0    |    0    |    0    |
|          |       tmp_2_fu_629       |    0    |    0    |    0    |
|          |       tmp_3_fu_638       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |      tmp_V_1_fu_171      |    0    |    0    |    0    |
|          |    trunc_ln1310_fu_299   |    0    |    0    |    0    |
|   trunc  | sext_ln1311_2cast_fu_355 |    0    |    0    |    0    |
|          |    trunc_ln805_fu_416    |    0    |    0    |    0    |
|          |    m_diff_lo_V_fu_491    |    0    |    0    |    0    |
|          |    trunc_ln168_fu_655    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     zext_ln659_fu_205    |    0    |    0    |    0    |
|          |     zext_ln498_fu_495    |    0    |    0    |    0    |
|   zext   |    zext_ln1070_fu_510    |    0    |    0    |    0    |
|          |    zext_ln1072_fu_514    |    0    |    0    |    0    |
|          |      lhs_V_1_fu_517      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     p_Result_s_fu_215    |    0    |    0    |    0    |
|          |     m_frac_l_V_fu_237    |    0    |    0    |    0    |
|          |       shl_ln_fu_375      |    0    |    0    |    0    |
|bitconcatenate|       rhs_V_fu_389       |    0    |    0    |    0    |
|          |      rhs_V_1_fu_463      |    0    |    0    |    0    |
|          |      lhs_V_2_fu_526      |    0    |    0    |    0    |
|          |    p_Result_14_fu_665    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    sext_ln1311_fu_259    |    0    |    0    |    0    |
|          |   sext_ln1311_2_fu_271   |    0    |    0    |    0    |
|          |   sext_ln1311_3_fu_275   |    0    |    0    |    0    |
|          |    sext_ln1287_fu_279    |    0    |    0    |    0    |
|          |   sext_ln1287_1_fu_289   |    0    |    0    |    0    |
|   sext   |        r_V_fu_339        |    0    |    0    |    0    |
|          |   sext_ln1311_1_fu_349   |    0    |    0    |    0    |
|          |    sext_ln1285_fu_352    |    0    |    0    |    0    |
|          |     sext_ln682_fu_396    |    0    |    0    |    0    |
|          |       r_V_3_fu_447       |    0    |    0    |    0    |
|          |       lhs_V_fu_451       |    0    |    0    |    0    |
|          |    sext_ln682_1_fu_471   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    3    |    0    |   588   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------------------------------------------+--------+
|                                                                          |   FF   |
+--------------------------------------------------------------------------+--------+
|                             and_ln18_reg_818                             |    1   |
|                             and_ln209_reg_811                            |    1   |
|                             exp_Z1_V_reg_909                             |   14   |
|                           icmp_ln338_1_reg_878                           |    1   |
|                            icmp_ln338_reg_870                            |    1   |
|                               isNeg_reg_834                              |    1   |
|                              lhs_V_2_reg_924                             |   19   |
|                            m_diff_lo_V_reg_899                           |    4   |
|                              m_exp_2_reg_839                             |    6   |
|                             m_fix_l_V_reg_854                            |   16   |
|                            m_frac_l_V_reg_829                            |   15   |
|                            p_Result_12_reg_806                           |    1   |
|                            p_Result_13_reg_860                           |    1   |
|                               r_V_3_reg_894                              |   26   |
|                               r_V_6_reg_849                              |   19   |
|                                r_V_reg_865                               |   19   |
|                             r_exp_V_3_reg_888                            |    7   |
|                           select_ln253_reg_824                           |   12   |
|                           sext_ln1311_2_reg_844                          |   32   |
|                            sext_ln682_reg_883                            |   19   |
|table_exp_Z1_ap_ufixed_14_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_904|    9   |
|                            zext_ln1070_reg_914                           |    9   |
|                            zext_ln1072_reg_919                           |    9   |
+--------------------------------------------------------------------------+--------+
|                                   Total                                  |   242  |
+--------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_143 |  p0  |   2  |   9  |   18   ||    9    |
|     grp_fu_777    |  p1  |   3  |  10  |   30   ||    15   |
|     grp_fu_788    |  p1  |   2  |   7  |   14   ||    9    |
|     grp_fu_795    |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_795    |  p1  |   3  |   5  |   15   ||    15   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   85   ||  8.9365 ||    57   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   588  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   57   |
|  Register |    -   |    -   |   242  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    8   |   242  |   645  |
+-----------+--------+--------+--------+--------+
