{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734660136959 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734660136960 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 07:32:16 2024 " "Processing started: Fri Dec 20 07:32:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734660136960 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734660136960 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off snake_game -c snake_game " "Command: quartus_map --read_settings_files=on --write_settings_files=off snake_game -c snake_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734660136960 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734660137278 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734660137278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file master_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_controller " "Found entity 1: master_controller" {  } { { "master_controller.v" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/SnakeGameVerilog/Quartus/master_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734660144677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734660144677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file game_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller " "Found entity 1: game_controller" {  } { { "game_controller.v" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/SnakeGameVerilog/Quartus/game_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734660144706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734660144706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_interface " "Found entity 1: vga_interface" {  } { { "vga_interface.v" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/SnakeGameVerilog/Quartus/vga_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734660144731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734660144731 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "master_controller " "Elaborating entity \"master_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734660145365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_controller game_controller:game_ctrl " "Elaborating entity \"game_controller\" for hierarchy \"game_controller:game_ctrl\"" {  } { { "master_controller.v" "game_ctrl" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/SnakeGameVerilog/Quartus/master_controller.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734660145501 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "grid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"grid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1734660145707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_interface vga_interface:vga_ctrl " "Elaborating entity \"vga_interface\" for hierarchy \"vga_interface:vga_ctrl\"" {  } { { "master_controller.v" "vga_ctrl" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/SnakeGameVerilog/Quartus/master_controller.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734660145709 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_interface.v(49) " "Verilog HDL assignment warning at vga_interface.v(49): truncated value with size 32 to match size of target (10)" {  } { { "vga_interface.v" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/SnakeGameVerilog/Quartus/vga_interface.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734660145772 "|master_controller|vga_interface:vga_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_interface.v(52) " "Verilog HDL assignment warning at vga_interface.v(52): truncated value with size 32 to match size of target (11)" {  } { { "vga_interface.v" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/SnakeGameVerilog/Quartus/vga_interface.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734660145772 "|master_controller|vga_interface:vga_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_interface.v(58) " "Verilog HDL assignment warning at vga_interface.v(58): truncated value with size 32 to match size of target (1)" {  } { { "vga_interface.v" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/SnakeGameVerilog/Quartus/vga_interface.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734660145772 "|master_controller|vga_interface:vga_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_interface.v(59) " "Verilog HDL assignment warning at vga_interface.v(59): truncated value with size 32 to match size of target (1)" {  } { { "vga_interface.v" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/SnakeGameVerilog/Quartus/vga_interface.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734660145772 "|master_controller|vga_interface:vga_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vga_interface.v(70) " "Verilog HDL assignment warning at vga_interface.v(70): truncated value with size 32 to match size of target (6)" {  } { { "vga_interface.v" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/SnakeGameVerilog/Quartus/vga_interface.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734660145772 "|master_controller|vga_interface:vga_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vga_interface.v(71) " "Verilog HDL assignment warning at vga_interface.v(71): truncated value with size 32 to match size of target (6)" {  } { { "vga_interface.v" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/SnakeGameVerilog/Quartus/vga_interface.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734660145772 "|master_controller|vga_interface:vga_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_interface.v(74) " "Verilog HDL assignment warning at vga_interface.v(74): truncated value with size 32 to match size of target (12)" {  } { { "vga_interface.v" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/SnakeGameVerilog/Quartus/vga_interface.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734660145772 "|master_controller|vga_interface:vga_ctrl"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_interface:vga_ctrl\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_interface:vga_ctrl\|Div1\"" {  } { { "vga_interface.v" "Div1" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/SnakeGameVerilog/Quartus/vga_interface.v" 71 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734660149427 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_interface:vga_ctrl\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_interface:vga_ctrl\|Div0\"" {  } { { "vga_interface.v" "Div0" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/SnakeGameVerilog/Quartus/vga_interface.v" 70 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734660149427 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1734660149427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_interface:vga_ctrl\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"vga_interface:vga_ctrl\|lpm_divide:Div1\"" {  } { { "vga_interface.v" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/SnakeGameVerilog/Quartus/vga_interface.v" 71 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734660149727 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_interface:vga_ctrl\|lpm_divide:Div1 " "Instantiated megafunction \"vga_interface:vga_ctrl\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734660149739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734660149739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734660149739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734660149739 ""}  } { { "vga_interface.v" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/SnakeGameVerilog/Quartus/vga_interface.v" 71 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734660149739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sim " "Found entity 1: lpm_divide_sim" {  } { { "db/lpm_divide_sim.tdf" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/SnakeGameVerilog/Quartus/db/lpm_divide_sim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734660149904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734660149904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/SnakeGameVerilog/Quartus/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734660149929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734660149929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eve " "Found entity 1: alt_u_div_eve" {  } { { "db/alt_u_div_eve.tdf" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/SnakeGameVerilog/Quartus/db/alt_u_div_eve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734660149970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734660149970 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_interface:vga_ctrl\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga_interface:vga_ctrl\|lpm_divide:Div0\"" {  } { { "vga_interface.v" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/SnakeGameVerilog/Quartus/vga_interface.v" 70 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734660150056 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_interface:vga_ctrl\|lpm_divide:Div0 " "Instantiated megafunction \"vga_interface:vga_ctrl\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734660150056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734660150056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734660150056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734660150056 ""}  } { { "vga_interface.v" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/SnakeGameVerilog/Quartus/vga_interface.v" 70 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734660150056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tim " "Found entity 1: lpm_divide_tim" {  } { { "db/lpm_divide_tim.tdf" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/SnakeGameVerilog/Quartus/db/lpm_divide_tim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734660150089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734660150089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/SnakeGameVerilog/Quartus/db/sign_div_unsign_llh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734660150119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734660150119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gve " "Found entity 1: alt_u_div_gve" {  } { { "db/alt_u_div_gve.tdf" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/SnakeGameVerilog/Quartus/db/alt_u_div_gve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734660150158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734660150158 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[0\] GND " "Pin \"vga_r\[0\]\" is stuck at GND" {  } { { "master_controller.v" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/SnakeGameVerilog/Quartus/master_controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734660150571 "|master_controller|vga_r[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[1\] GND " "Pin \"vga_r\[1\]\" is stuck at GND" {  } { { "master_controller.v" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/SnakeGameVerilog/Quartus/master_controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734660150571 "|master_controller|vga_r[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[2\] GND " "Pin \"vga_r\[2\]\" is stuck at GND" {  } { { "master_controller.v" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/SnakeGameVerilog/Quartus/master_controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734660150571 "|master_controller|vga_r[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[3\] GND " "Pin \"vga_r\[3\]\" is stuck at GND" {  } { { "master_controller.v" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/SnakeGameVerilog/Quartus/master_controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734660150571 "|master_controller|vga_r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[4\] GND " "Pin \"vga_r\[4\]\" is stuck at GND" {  } { { "master_controller.v" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/SnakeGameVerilog/Quartus/master_controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734660150571 "|master_controller|vga_r[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[5\] GND " "Pin \"vga_r\[5\]\" is stuck at GND" {  } { { "master_controller.v" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/SnakeGameVerilog/Quartus/master_controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734660150571 "|master_controller|vga_r[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[6\] GND " "Pin \"vga_r\[6\]\" is stuck at GND" {  } { { "master_controller.v" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/SnakeGameVerilog/Quartus/master_controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734660150571 "|master_controller|vga_r[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[7\] GND " "Pin \"vga_r\[7\]\" is stuck at GND" {  } { { "master_controller.v" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/SnakeGameVerilog/Quartus/master_controller.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734660150571 "|master_controller|vga_r[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync_n GND " "Pin \"vga_sync_n\" is stuck at GND" {  } { { "master_controller.v" "" { Text "F:/Documents/UoJ/Semester 7/Advanced Digital Design/Project/SnakeGameVerilog/Quartus/master_controller.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734660150571 "|master_controller|vga_sync_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1734660150571 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1734660150684 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1734660152196 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734660152196 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "270 " "Implemented 270 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734660153412 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734660153412 ""} { "Info" "ICUT_CUT_TM_LCELLS" "240 " "Implemented 240 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1734660153412 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734660153412 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734660153468 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 07:32:33 2024 " "Processing ended: Fri Dec 20 07:32:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734660153468 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734660153468 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734660153468 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734660153468 ""}
