
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ifstat_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004021a8 <.init>:
  4021a8:	stp	x29, x30, [sp, #-16]!
  4021ac:	mov	x29, sp
  4021b0:	bl	402930 <ferror@plt+0x60>
  4021b4:	ldp	x29, x30, [sp], #16
  4021b8:	ret

Disassembly of section .plt:

00000000004021c0 <memcpy@plt-0x20>:
  4021c0:	stp	x16, x30, [sp, #-16]!
  4021c4:	adrp	x16, 422000 <ferror@plt+0x1f730>
  4021c8:	ldr	x17, [x16, #4088]
  4021cc:	add	x16, x16, #0xff8
  4021d0:	br	x17
  4021d4:	nop
  4021d8:	nop
  4021dc:	nop

00000000004021e0 <memcpy@plt>:
  4021e0:	adrp	x16, 423000 <ferror@plt+0x20730>
  4021e4:	ldr	x17, [x16]
  4021e8:	add	x16, x16, #0x0
  4021ec:	br	x17

00000000004021f0 <recvmsg@plt>:
  4021f0:	adrp	x16, 423000 <ferror@plt+0x20730>
  4021f4:	ldr	x17, [x16, #8]
  4021f8:	add	x16, x16, #0x8
  4021fc:	br	x17

0000000000402200 <strtoul@plt>:
  402200:	adrp	x16, 423000 <ferror@plt+0x20730>
  402204:	ldr	x17, [x16, #16]
  402208:	add	x16, x16, #0x10
  40220c:	br	x17

0000000000402210 <strlen@plt>:
  402210:	adrp	x16, 423000 <ferror@plt+0x20730>
  402214:	ldr	x17, [x16, #24]
  402218:	add	x16, x16, #0x18
  40221c:	br	x17

0000000000402220 <fputs@plt>:
  402220:	adrp	x16, 423000 <ferror@plt+0x20730>
  402224:	ldr	x17, [x16, #32]
  402228:	add	x16, x16, #0x20
  40222c:	br	x17

0000000000402230 <exit@plt>:
  402230:	adrp	x16, 423000 <ferror@plt+0x20730>
  402234:	ldr	x17, [x16, #40]
  402238:	add	x16, x16, #0x28
  40223c:	br	x17

0000000000402240 <perror@plt>:
  402240:	adrp	x16, 423000 <ferror@plt+0x20730>
  402244:	ldr	x17, [x16, #48]
  402248:	add	x16, x16, #0x30
  40224c:	br	x17

0000000000402250 <__cmsg_nxthdr@plt>:
  402250:	adrp	x16, 423000 <ferror@plt+0x20730>
  402254:	ldr	x17, [x16, #56]
  402258:	add	x16, x16, #0x38
  40225c:	br	x17

0000000000402260 <listen@plt>:
  402260:	adrp	x16, 423000 <ferror@plt+0x20730>
  402264:	ldr	x17, [x16, #64]
  402268:	add	x16, x16, #0x40
  40226c:	br	x17

0000000000402270 <htonl@plt>:
  402270:	adrp	x16, 423000 <ferror@plt+0x20730>
  402274:	ldr	x17, [x16, #72]
  402278:	add	x16, x16, #0x48
  40227c:	br	x17

0000000000402280 <strtoll@plt>:
  402280:	adrp	x16, 423000 <ferror@plt+0x20730>
  402284:	ldr	x17, [x16, #80]
  402288:	add	x16, x16, #0x50
  40228c:	br	x17

0000000000402290 <daemon@plt>:
  402290:	adrp	x16, 423000 <ferror@plt+0x20730>
  402294:	ldr	x17, [x16, #88]
  402298:	add	x16, x16, #0x58
  40229c:	br	x17

00000000004022a0 <strtod@plt>:
  4022a0:	adrp	x16, 423000 <ferror@plt+0x20730>
  4022a4:	ldr	x17, [x16, #96]
  4022a8:	add	x16, x16, #0x60
  4022ac:	br	x17

00000000004022b0 <geteuid@plt>:
  4022b0:	adrp	x16, 423000 <ferror@plt+0x20730>
  4022b4:	ldr	x17, [x16, #104]
  4022b8:	add	x16, x16, #0x68
  4022bc:	br	x17

00000000004022c0 <sethostent@plt>:
  4022c0:	adrp	x16, 423000 <ferror@plt+0x20730>
  4022c4:	ldr	x17, [x16, #112]
  4022c8:	add	x16, x16, #0x70
  4022cc:	br	x17

00000000004022d0 <bind@plt>:
  4022d0:	adrp	x16, 423000 <ferror@plt+0x20730>
  4022d4:	ldr	x17, [x16, #120]
  4022d8:	add	x16, x16, #0x78
  4022dc:	br	x17

00000000004022e0 <ntohl@plt>:
  4022e0:	adrp	x16, 423000 <ferror@plt+0x20730>
  4022e4:	ldr	x17, [x16, #128]
  4022e8:	add	x16, x16, #0x80
  4022ec:	br	x17

00000000004022f0 <ftell@plt>:
  4022f0:	adrp	x16, 423000 <ferror@plt+0x20730>
  4022f4:	ldr	x17, [x16, #136]
  4022f8:	add	x16, x16, #0x88
  4022fc:	br	x17

0000000000402300 <sprintf@plt>:
  402300:	adrp	x16, 423000 <ferror@plt+0x20730>
  402304:	ldr	x17, [x16, #144]
  402308:	add	x16, x16, #0x90
  40230c:	br	x17

0000000000402310 <getuid@plt>:
  402310:	adrp	x16, 423000 <ferror@plt+0x20730>
  402314:	ldr	x17, [x16, #152]
  402318:	add	x16, x16, #0x98
  40231c:	br	x17

0000000000402320 <putc@plt>:
  402320:	adrp	x16, 423000 <ferror@plt+0x20730>
  402324:	ldr	x17, [x16, #160]
  402328:	add	x16, x16, #0xa0
  40232c:	br	x17

0000000000402330 <strftime@plt>:
  402330:	adrp	x16, 423000 <ferror@plt+0x20730>
  402334:	ldr	x17, [x16, #168]
  402338:	add	x16, x16, #0xa8
  40233c:	br	x17

0000000000402340 <fork@plt>:
  402340:	adrp	x16, 423000 <ferror@plt+0x20730>
  402344:	ldr	x17, [x16, #176]
  402348:	add	x16, x16, #0xb0
  40234c:	br	x17

0000000000402350 <snprintf@plt>:
  402350:	adrp	x16, 423000 <ferror@plt+0x20730>
  402354:	ldr	x17, [x16, #184]
  402358:	add	x16, x16, #0xb8
  40235c:	br	x17

0000000000402360 <fileno@plt>:
  402360:	adrp	x16, 423000 <ferror@plt+0x20730>
  402364:	ldr	x17, [x16, #192]
  402368:	add	x16, x16, #0xc0
  40236c:	br	x17

0000000000402370 <localtime@plt>:
  402370:	adrp	x16, 423000 <ferror@plt+0x20730>
  402374:	ldr	x17, [x16, #200]
  402378:	add	x16, x16, #0xc8
  40237c:	br	x17

0000000000402380 <signal@plt>:
  402380:	adrp	x16, 423000 <ferror@plt+0x20730>
  402384:	ldr	x17, [x16, #208]
  402388:	add	x16, x16, #0xd0
  40238c:	br	x17

0000000000402390 <ftruncate64@plt>:
  402390:	adrp	x16, 423000 <ferror@plt+0x20730>
  402394:	ldr	x17, [x16, #216]
  402398:	add	x16, x16, #0xd8
  40239c:	br	x17

00000000004023a0 <fclose@plt>:
  4023a0:	adrp	x16, 423000 <ferror@plt+0x20730>
  4023a4:	ldr	x17, [x16, #224]
  4023a8:	add	x16, x16, #0xe0
  4023ac:	br	x17

00000000004023b0 <atoi@plt>:
  4023b0:	adrp	x16, 423000 <ferror@plt+0x20730>
  4023b4:	ldr	x17, [x16, #232]
  4023b8:	add	x16, x16, #0xe8
  4023bc:	br	x17

00000000004023c0 <getpid@plt>:
  4023c0:	adrp	x16, 423000 <ferror@plt+0x20730>
  4023c4:	ldr	x17, [x16, #240]
  4023c8:	add	x16, x16, #0xf0
  4023cc:	br	x17

00000000004023d0 <time@plt>:
  4023d0:	adrp	x16, 423000 <ferror@plt+0x20730>
  4023d4:	ldr	x17, [x16, #248]
  4023d8:	add	x16, x16, #0xf8
  4023dc:	br	x17

00000000004023e0 <ntohs@plt>:
  4023e0:	adrp	x16, 423000 <ferror@plt+0x20730>
  4023e4:	ldr	x17, [x16, #256]
  4023e8:	add	x16, x16, #0x100
  4023ec:	br	x17

00000000004023f0 <malloc@plt>:
  4023f0:	adrp	x16, 423000 <ferror@plt+0x20730>
  4023f4:	ldr	x17, [x16, #264]
  4023f8:	add	x16, x16, #0x108
  4023fc:	br	x17

0000000000402400 <setsockopt@plt>:
  402400:	adrp	x16, 423000 <ferror@plt+0x20730>
  402404:	ldr	x17, [x16, #272]
  402408:	add	x16, x16, #0x110
  40240c:	br	x17

0000000000402410 <poll@plt>:
  402410:	adrp	x16, 423000 <ferror@plt+0x20730>
  402414:	ldr	x17, [x16, #280]
  402418:	add	x16, x16, #0x118
  40241c:	br	x17

0000000000402420 <__isoc99_fscanf@plt>:
  402420:	adrp	x16, 423000 <ferror@plt+0x20730>
  402424:	ldr	x17, [x16, #288]
  402428:	add	x16, x16, #0x120
  40242c:	br	x17

0000000000402430 <strncmp@plt>:
  402430:	adrp	x16, 423000 <ferror@plt+0x20730>
  402434:	ldr	x17, [x16, #296]
  402438:	add	x16, x16, #0x128
  40243c:	br	x17

0000000000402440 <__libc_start_main@plt>:
  402440:	adrp	x16, 423000 <ferror@plt+0x20730>
  402444:	ldr	x17, [x16, #304]
  402448:	add	x16, x16, #0x130
  40244c:	br	x17

0000000000402450 <strcat@plt>:
  402450:	adrp	x16, 423000 <ferror@plt+0x20730>
  402454:	ldr	x17, [x16, #312]
  402458:	add	x16, x16, #0x138
  40245c:	br	x17

0000000000402460 <flock@plt>:
  402460:	adrp	x16, 423000 <ferror@plt+0x20730>
  402464:	ldr	x17, [x16, #320]
  402468:	add	x16, x16, #0x140
  40246c:	br	x17

0000000000402470 <if_indextoname@plt>:
  402470:	adrp	x16, 423000 <ferror@plt+0x20730>
  402474:	ldr	x17, [x16, #328]
  402478:	add	x16, x16, #0x148
  40247c:	br	x17

0000000000402480 <memset@plt>:
  402480:	adrp	x16, 423000 <ferror@plt+0x20730>
  402484:	ldr	x17, [x16, #336]
  402488:	add	x16, x16, #0x150
  40248c:	br	x17

0000000000402490 <fdopen@plt>:
  402490:	adrp	x16, 423000 <ferror@plt+0x20730>
  402494:	ldr	x17, [x16, #344]
  402498:	add	x16, x16, #0x158
  40249c:	br	x17

00000000004024a0 <gettimeofday@plt>:
  4024a0:	adrp	x16, 423000 <ferror@plt+0x20730>
  4024a4:	ldr	x17, [x16, #352]
  4024a8:	add	x16, x16, #0x160
  4024ac:	br	x17

00000000004024b0 <accept@plt>:
  4024b0:	adrp	x16, 423000 <ferror@plt+0x20730>
  4024b4:	ldr	x17, [x16, #360]
  4024b8:	add	x16, x16, #0x168
  4024bc:	br	x17

00000000004024c0 <log@plt>:
  4024c0:	adrp	x16, 423000 <ferror@plt+0x20730>
  4024c4:	ldr	x17, [x16, #368]
  4024c8:	add	x16, x16, #0x170
  4024cc:	br	x17

00000000004024d0 <random@plt>:
  4024d0:	adrp	x16, 423000 <ferror@plt+0x20730>
  4024d4:	ldr	x17, [x16, #376]
  4024d8:	add	x16, x16, #0x178
  4024dc:	br	x17

00000000004024e0 <sendmsg@plt>:
  4024e0:	adrp	x16, 423000 <ferror@plt+0x20730>
  4024e4:	ldr	x17, [x16, #384]
  4024e8:	add	x16, x16, #0x180
  4024ec:	br	x17

00000000004024f0 <cap_get_flag@plt>:
  4024f0:	adrp	x16, 423000 <ferror@plt+0x20730>
  4024f4:	ldr	x17, [x16, #392]
  4024f8:	add	x16, x16, #0x188
  4024fc:	br	x17

0000000000402500 <strcasecmp@plt>:
  402500:	adrp	x16, 423000 <ferror@plt+0x20730>
  402504:	ldr	x17, [x16, #400]
  402508:	add	x16, x16, #0x190
  40250c:	br	x17

0000000000402510 <realloc@plt>:
  402510:	adrp	x16, 423000 <ferror@plt+0x20730>
  402514:	ldr	x17, [x16, #408]
  402518:	add	x16, x16, #0x198
  40251c:	br	x17

0000000000402520 <htons@plt>:
  402520:	adrp	x16, 423000 <ferror@plt+0x20730>
  402524:	ldr	x17, [x16, #416]
  402528:	add	x16, x16, #0x1a0
  40252c:	br	x17

0000000000402530 <rewind@plt>:
  402530:	adrp	x16, 423000 <ferror@plt+0x20730>
  402534:	ldr	x17, [x16, #424]
  402538:	add	x16, x16, #0x1a8
  40253c:	br	x17

0000000000402540 <cap_set_proc@plt>:
  402540:	adrp	x16, 423000 <ferror@plt+0x20730>
  402544:	ldr	x17, [x16, #432]
  402548:	add	x16, x16, #0x1b0
  40254c:	br	x17

0000000000402550 <strdup@plt>:
  402550:	adrp	x16, 423000 <ferror@plt+0x20730>
  402554:	ldr	x17, [x16, #440]
  402558:	add	x16, x16, #0x1b8
  40255c:	br	x17

0000000000402560 <strerror@plt>:
  402560:	adrp	x16, 423000 <ferror@plt+0x20730>
  402564:	ldr	x17, [x16, #448]
  402568:	add	x16, x16, #0x1c0
  40256c:	br	x17

0000000000402570 <close@plt>:
  402570:	adrp	x16, 423000 <ferror@plt+0x20730>
  402574:	ldr	x17, [x16, #456]
  402578:	add	x16, x16, #0x1c8
  40257c:	br	x17

0000000000402580 <strrchr@plt>:
  402580:	adrp	x16, 423000 <ferror@plt+0x20730>
  402584:	ldr	x17, [x16, #464]
  402588:	add	x16, x16, #0x1d0
  40258c:	br	x17

0000000000402590 <recv@plt>:
  402590:	adrp	x16, 423000 <ferror@plt+0x20730>
  402594:	ldr	x17, [x16, #472]
  402598:	add	x16, x16, #0x1d8
  40259c:	br	x17

00000000004025a0 <__gmon_start__@plt>:
  4025a0:	adrp	x16, 423000 <ferror@plt+0x20730>
  4025a4:	ldr	x17, [x16, #480]
  4025a8:	add	x16, x16, #0x1e0
  4025ac:	br	x17

00000000004025b0 <abort@plt>:
  4025b0:	adrp	x16, 423000 <ferror@plt+0x20730>
  4025b4:	ldr	x17, [x16, #488]
  4025b8:	add	x16, x16, #0x1e8
  4025bc:	br	x17

00000000004025c0 <feof@plt>:
  4025c0:	adrp	x16, 423000 <ferror@plt+0x20730>
  4025c4:	ldr	x17, [x16, #496]
  4025c8:	add	x16, x16, #0x1f0
  4025cc:	br	x17

00000000004025d0 <memcmp@plt>:
  4025d0:	adrp	x16, 423000 <ferror@plt+0x20730>
  4025d4:	ldr	x17, [x16, #504]
  4025d8:	add	x16, x16, #0x1f8
  4025dc:	br	x17

00000000004025e0 <getopt_long@plt>:
  4025e0:	adrp	x16, 423000 <ferror@plt+0x20730>
  4025e4:	ldr	x17, [x16, #512]
  4025e8:	add	x16, x16, #0x200
  4025ec:	br	x17

00000000004025f0 <strcmp@plt>:
  4025f0:	adrp	x16, 423000 <ferror@plt+0x20730>
  4025f4:	ldr	x17, [x16, #520]
  4025f8:	add	x16, x16, #0x208
  4025fc:	br	x17

0000000000402600 <__ctype_b_loc@plt>:
  402600:	adrp	x16, 423000 <ferror@plt+0x20730>
  402604:	ldr	x17, [x16, #528]
  402608:	add	x16, x16, #0x210
  40260c:	br	x17

0000000000402610 <strtol@plt>:
  402610:	adrp	x16, 423000 <ferror@plt+0x20730>
  402614:	ldr	x17, [x16, #536]
  402618:	add	x16, x16, #0x218
  40261c:	br	x17

0000000000402620 <cap_get_proc@plt>:
  402620:	adrp	x16, 423000 <ferror@plt+0x20730>
  402624:	ldr	x17, [x16, #544]
  402628:	add	x16, x16, #0x220
  40262c:	br	x17

0000000000402630 <fread@plt>:
  402630:	adrp	x16, 423000 <ferror@plt+0x20730>
  402634:	ldr	x17, [x16, #552]
  402638:	add	x16, x16, #0x228
  40263c:	br	x17

0000000000402640 <getline@plt>:
  402640:	adrp	x16, 423000 <ferror@plt+0x20730>
  402644:	ldr	x17, [x16, #560]
  402648:	add	x16, x16, #0x230
  40264c:	br	x17

0000000000402650 <gethostbyaddr@plt>:
  402650:	adrp	x16, 423000 <ferror@plt+0x20730>
  402654:	ldr	x17, [x16, #568]
  402658:	add	x16, x16, #0x238
  40265c:	br	x17

0000000000402660 <free@plt>:
  402660:	adrp	x16, 423000 <ferror@plt+0x20730>
  402664:	ldr	x17, [x16, #576]
  402668:	add	x16, x16, #0x240
  40266c:	br	x17

0000000000402670 <inet_pton@plt>:
  402670:	adrp	x16, 423000 <ferror@plt+0x20730>
  402674:	ldr	x17, [x16, #584]
  402678:	add	x16, x16, #0x248
  40267c:	br	x17

0000000000402680 <__fxstat64@plt>:
  402680:	adrp	x16, 423000 <ferror@plt+0x20730>
  402684:	ldr	x17, [x16, #592]
  402688:	add	x16, x16, #0x250
  40268c:	br	x17

0000000000402690 <send@plt>:
  402690:	adrp	x16, 423000 <ferror@plt+0x20730>
  402694:	ldr	x17, [x16, #600]
  402698:	add	x16, x16, #0x258
  40269c:	br	x17

00000000004026a0 <connect@plt>:
  4026a0:	adrp	x16, 423000 <ferror@plt+0x20730>
  4026a4:	ldr	x17, [x16, #608]
  4026a8:	add	x16, x16, #0x260
  4026ac:	br	x17

00000000004026b0 <strspn@plt>:
  4026b0:	adrp	x16, 423000 <ferror@plt+0x20730>
  4026b4:	ldr	x17, [x16, #616]
  4026b8:	add	x16, x16, #0x268
  4026bc:	br	x17

00000000004026c0 <strchr@plt>:
  4026c0:	adrp	x16, 423000 <ferror@plt+0x20730>
  4026c4:	ldr	x17, [x16, #624]
  4026c8:	add	x16, x16, #0x270
  4026cc:	br	x17

00000000004026d0 <strtoull@plt>:
  4026d0:	adrp	x16, 423000 <ferror@plt+0x20730>
  4026d4:	ldr	x17, [x16, #632]
  4026d8:	add	x16, x16, #0x278
  4026dc:	br	x17

00000000004026e0 <fwrite@plt>:
  4026e0:	adrp	x16, 423000 <ferror@plt+0x20730>
  4026e4:	ldr	x17, [x16, #640]
  4026e8:	add	x16, x16, #0x280
  4026ec:	br	x17

00000000004026f0 <fnmatch@plt>:
  4026f0:	adrp	x16, 423000 <ferror@plt+0x20730>
  4026f4:	ldr	x17, [x16, #648]
  4026f8:	add	x16, x16, #0x288
  4026fc:	br	x17

0000000000402700 <socket@plt>:
  402700:	adrp	x16, 423000 <ferror@plt+0x20730>
  402704:	ldr	x17, [x16, #656]
  402708:	add	x16, x16, #0x290
  40270c:	br	x17

0000000000402710 <fflush@plt>:
  402710:	adrp	x16, 423000 <ferror@plt+0x20730>
  402714:	ldr	x17, [x16, #664]
  402718:	add	x16, x16, #0x298
  40271c:	br	x17

0000000000402720 <strcpy@plt>:
  402720:	adrp	x16, 423000 <ferror@plt+0x20730>
  402724:	ldr	x17, [x16, #672]
  402728:	add	x16, x16, #0x2a0
  40272c:	br	x17

0000000000402730 <fopen64@plt>:
  402730:	adrp	x16, 423000 <ferror@plt+0x20730>
  402734:	ldr	x17, [x16, #680]
  402738:	add	x16, x16, #0x2a8
  40273c:	br	x17

0000000000402740 <getsockopt@plt>:
  402740:	adrp	x16, 423000 <ferror@plt+0x20730>
  402744:	ldr	x17, [x16, #688]
  402748:	add	x16, x16, #0x2b0
  40274c:	br	x17

0000000000402750 <cap_clear@plt>:
  402750:	adrp	x16, 423000 <ferror@plt+0x20730>
  402754:	ldr	x17, [x16, #696]
  402758:	add	x16, x16, #0x2b8
  40275c:	br	x17

0000000000402760 <isatty@plt>:
  402760:	adrp	x16, 423000 <ferror@plt+0x20730>
  402764:	ldr	x17, [x16, #704]
  402768:	add	x16, x16, #0x2c0
  40276c:	br	x17

0000000000402770 <sysconf@plt>:
  402770:	adrp	x16, 423000 <ferror@plt+0x20730>
  402774:	ldr	x17, [x16, #712]
  402778:	add	x16, x16, #0x2c8
  40277c:	br	x17

0000000000402780 <open64@plt>:
  402780:	adrp	x16, 423000 <ferror@plt+0x20730>
  402784:	ldr	x17, [x16, #720]
  402788:	add	x16, x16, #0x2d0
  40278c:	br	x17

0000000000402790 <asctime@plt>:
  402790:	adrp	x16, 423000 <ferror@plt+0x20730>
  402794:	ldr	x17, [x16, #728]
  402798:	add	x16, x16, #0x2d8
  40279c:	br	x17

00000000004027a0 <cap_free@plt>:
  4027a0:	adrp	x16, 423000 <ferror@plt+0x20730>
  4027a4:	ldr	x17, [x16, #736]
  4027a8:	add	x16, x16, #0x2e0
  4027ac:	br	x17

00000000004027b0 <if_nametoindex@plt>:
  4027b0:	adrp	x16, 423000 <ferror@plt+0x20730>
  4027b4:	ldr	x17, [x16, #744]
  4027b8:	add	x16, x16, #0x2e8
  4027bc:	br	x17

00000000004027c0 <strchrnul@plt>:
  4027c0:	adrp	x16, 423000 <ferror@plt+0x20730>
  4027c4:	ldr	x17, [x16, #752]
  4027c8:	add	x16, x16, #0x2f0
  4027cc:	br	x17

00000000004027d0 <strstr@plt>:
  4027d0:	adrp	x16, 423000 <ferror@plt+0x20730>
  4027d4:	ldr	x17, [x16, #760]
  4027d8:	add	x16, x16, #0x2f8
  4027dc:	br	x17

00000000004027e0 <__isoc99_sscanf@plt>:
  4027e0:	adrp	x16, 423000 <ferror@plt+0x20730>
  4027e4:	ldr	x17, [x16, #768]
  4027e8:	add	x16, x16, #0x300
  4027ec:	br	x17

00000000004027f0 <strncpy@plt>:
  4027f0:	adrp	x16, 423000 <ferror@plt+0x20730>
  4027f4:	ldr	x17, [x16, #776]
  4027f8:	add	x16, x16, #0x308
  4027fc:	br	x17

0000000000402800 <strcspn@plt>:
  402800:	adrp	x16, 423000 <ferror@plt+0x20730>
  402804:	ldr	x17, [x16, #784]
  402808:	add	x16, x16, #0x310
  40280c:	br	x17

0000000000402810 <vfprintf@plt>:
  402810:	adrp	x16, 423000 <ferror@plt+0x20730>
  402814:	ldr	x17, [x16, #792]
  402818:	add	x16, x16, #0x318
  40281c:	br	x17

0000000000402820 <printf@plt>:
  402820:	adrp	x16, 423000 <ferror@plt+0x20730>
  402824:	ldr	x17, [x16, #800]
  402828:	add	x16, x16, #0x320
  40282c:	br	x17

0000000000402830 <__assert_fail@plt>:
  402830:	adrp	x16, 423000 <ferror@plt+0x20730>
  402834:	ldr	x17, [x16, #808]
  402838:	add	x16, x16, #0x328
  40283c:	br	x17

0000000000402840 <__errno_location@plt>:
  402840:	adrp	x16, 423000 <ferror@plt+0x20730>
  402844:	ldr	x17, [x16, #816]
  402848:	add	x16, x16, #0x330
  40284c:	br	x17

0000000000402850 <getenv@plt>:
  402850:	adrp	x16, 423000 <ferror@plt+0x20730>
  402854:	ldr	x17, [x16, #824]
  402858:	add	x16, x16, #0x338
  40285c:	br	x17

0000000000402860 <getsockname@plt>:
  402860:	adrp	x16, 423000 <ferror@plt+0x20730>
  402864:	ldr	x17, [x16, #832]
  402868:	add	x16, x16, #0x340
  40286c:	br	x17

0000000000402870 <waitpid@plt>:
  402870:	adrp	x16, 423000 <ferror@plt+0x20730>
  402874:	ldr	x17, [x16, #840]
  402878:	add	x16, x16, #0x348
  40287c:	br	x17

0000000000402880 <unlink@plt>:
  402880:	adrp	x16, 423000 <ferror@plt+0x20730>
  402884:	ldr	x17, [x16, #848]
  402888:	add	x16, x16, #0x350
  40288c:	br	x17

0000000000402890 <fprintf@plt>:
  402890:	adrp	x16, 423000 <ferror@plt+0x20730>
  402894:	ldr	x17, [x16, #856]
  402898:	add	x16, x16, #0x358
  40289c:	br	x17

00000000004028a0 <fgets@plt>:
  4028a0:	adrp	x16, 423000 <ferror@plt+0x20730>
  4028a4:	ldr	x17, [x16, #864]
  4028a8:	add	x16, x16, #0x360
  4028ac:	br	x17

00000000004028b0 <exp@plt>:
  4028b0:	adrp	x16, 423000 <ferror@plt+0x20730>
  4028b4:	ldr	x17, [x16, #872]
  4028b8:	add	x16, x16, #0x368
  4028bc:	br	x17

00000000004028c0 <inet_ntop@plt>:
  4028c0:	adrp	x16, 423000 <ferror@plt+0x20730>
  4028c4:	ldr	x17, [x16, #880]
  4028c8:	add	x16, x16, #0x370
  4028cc:	br	x17

00000000004028d0 <ferror@plt>:
  4028d0:	adrp	x16, 423000 <ferror@plt+0x20730>
  4028d4:	ldr	x17, [x16, #888]
  4028d8:	add	x16, x16, #0x378
  4028dc:	br	x17

Disassembly of section .text:

00000000004028e0 <.text>:
  4028e0:	mov	x29, #0x0                   	// #0
  4028e4:	mov	x30, #0x0                   	// #0
  4028e8:	mov	x5, x0
  4028ec:	ldr	x1, [sp]
  4028f0:	add	x2, sp, #0x8
  4028f4:	mov	x6, sp
  4028f8:	movz	x0, #0x0, lsl #48
  4028fc:	movk	x0, #0x0, lsl #32
  402900:	movk	x0, #0x40, lsl #16
  402904:	movk	x0, #0x29ec
  402908:	movz	x3, #0x0, lsl #48
  40290c:	movk	x3, #0x0, lsl #32
  402910:	movk	x3, #0x41, lsl #16
  402914:	movk	x3, #0x10e0
  402918:	movz	x4, #0x0, lsl #48
  40291c:	movk	x4, #0x0, lsl #32
  402920:	movk	x4, #0x41, lsl #16
  402924:	movk	x4, #0x1160
  402928:	bl	402440 <__libc_start_main@plt>
  40292c:	bl	4025b0 <abort@plt>
  402930:	adrp	x0, 422000 <ferror@plt+0x1f730>
  402934:	ldr	x0, [x0, #4040]
  402938:	cbz	x0, 402940 <ferror@plt+0x70>
  40293c:	b	4025a0 <__gmon_start__@plt>
  402940:	ret
  402944:	nop
  402948:	adrp	x0, 423000 <ferror@plt+0x20730>
  40294c:	add	x0, x0, #0x498
  402950:	adrp	x1, 423000 <ferror@plt+0x20730>
  402954:	add	x1, x1, #0x498
  402958:	cmp	x1, x0
  40295c:	b.eq	402974 <ferror@plt+0xa4>  // b.none
  402960:	adrp	x1, 411000 <ferror@plt+0xe730>
  402964:	ldr	x1, [x1, #408]
  402968:	cbz	x1, 402974 <ferror@plt+0xa4>
  40296c:	mov	x16, x1
  402970:	br	x16
  402974:	ret
  402978:	adrp	x0, 423000 <ferror@plt+0x20730>
  40297c:	add	x0, x0, #0x498
  402980:	adrp	x1, 423000 <ferror@plt+0x20730>
  402984:	add	x1, x1, #0x498
  402988:	sub	x1, x1, x0
  40298c:	lsr	x2, x1, #63
  402990:	add	x1, x2, x1, asr #3
  402994:	cmp	xzr, x1, asr #1
  402998:	asr	x1, x1, #1
  40299c:	b.eq	4029b4 <ferror@plt+0xe4>  // b.none
  4029a0:	adrp	x2, 411000 <ferror@plt+0xe730>
  4029a4:	ldr	x2, [x2, #416]
  4029a8:	cbz	x2, 4029b4 <ferror@plt+0xe4>
  4029ac:	mov	x16, x2
  4029b0:	br	x16
  4029b4:	ret
  4029b8:	stp	x29, x30, [sp, #-32]!
  4029bc:	mov	x29, sp
  4029c0:	str	x19, [sp, #16]
  4029c4:	adrp	x19, 423000 <ferror@plt+0x20730>
  4029c8:	ldrb	w0, [x19, #1208]
  4029cc:	cbnz	w0, 4029dc <ferror@plt+0x10c>
  4029d0:	bl	402948 <ferror@plt+0x78>
  4029d4:	mov	w0, #0x1                   	// #1
  4029d8:	strb	w0, [x19, #1208]
  4029dc:	ldr	x19, [sp, #16]
  4029e0:	ldp	x29, x30, [sp], #32
  4029e4:	ret
  4029e8:	b	402978 <ferror@plt+0xa8>
  4029ec:	stp	x29, x30, [sp, #-32]!
  4029f0:	str	x28, [sp, #16]
  4029f4:	mov	x29, sp
  4029f8:	sub	sp, sp, #0x270
  4029fc:	mov	x8, xzr
  402a00:	mov	w9, #0x0                   	// #0
  402a04:	adrp	x10, 427000 <stdout@@GLIBC_2.17+0x3b50>
  402a08:	add	x10, x10, #0xf40
  402a0c:	adrp	x11, 427000 <stdout@@GLIBC_2.17+0x3b50>
  402a10:	add	x11, x11, #0xfe4
  402a14:	adrp	x12, 427000 <stdout@@GLIBC_2.17+0x3b50>
  402a18:	add	x12, x12, #0xfe0
  402a1c:	adrp	x13, 427000 <stdout@@GLIBC_2.17+0x3b50>
  402a20:	add	x13, x13, #0xf10
  402a24:	adrp	x14, 423000 <ferror@plt+0x20730>
  402a28:	add	x14, x14, #0x498
  402a2c:	adrp	x15, 427000 <stdout@@GLIBC_2.17+0x3b50>
  402a30:	add	x15, x15, #0xf38
  402a34:	adrp	x16, 427000 <stdout@@GLIBC_2.17+0x3b50>
  402a38:	add	x16, x16, #0xf4c
  402a3c:	adrp	x17, 427000 <stdout@@GLIBC_2.17+0x3b50>
  402a40:	add	x17, x17, #0xf44
  402a44:	adrp	x18, 423000 <ferror@plt+0x20730>
  402a48:	add	x18, x18, #0x4a0
  402a4c:	stur	wzr, [x29, #-4]
  402a50:	stur	w0, [x29, #-8]
  402a54:	stur	x1, [x29, #-16]
  402a58:	str	x8, [sp, #360]
  402a5c:	str	x8, [sp, #352]
  402a60:	strb	w9, [x10]
  402a64:	str	x11, [sp, #160]
  402a68:	str	x12, [sp, #152]
  402a6c:	str	x13, [sp, #144]
  402a70:	str	x14, [sp, #136]
  402a74:	str	x15, [sp, #128]
  402a78:	str	x16, [sp, #120]
  402a7c:	str	x17, [sp, #112]
  402a80:	str	x18, [sp, #104]
  402a84:	ldur	w0, [x29, #-8]
  402a88:	ldur	x1, [x29, #-16]
  402a8c:	adrp	x2, 411000 <ferror@plt+0xe730>
  402a90:	add	x2, x2, #0x470
  402a94:	adrp	x3, 411000 <ferror@plt+0xe730>
  402a98:	add	x3, x3, #0x298
  402a9c:	mov	x8, xzr
  402aa0:	mov	x4, x8
  402aa4:	bl	4025e0 <getopt_long@plt>
  402aa8:	str	w0, [sp, #348]
  402aac:	mov	w9, #0xffffffff            	// #-1
  402ab0:	cmp	w0, w9
  402ab4:	b.eq	402c64 <ferror@plt+0x394>  // b.none
  402ab8:	ldr	w8, [sp, #348]
  402abc:	subs	w8, w8, #0x3f
  402ac0:	mov	w9, w8
  402ac4:	ubfx	x9, x9, #0, #32
  402ac8:	cmp	x9, #0x3b
  402acc:	str	x9, [sp, #96]
  402ad0:	b.hi	402c5c <ferror@plt+0x38c>  // b.pmore
  402ad4:	adrp	x8, 411000 <ferror@plt+0xe730>
  402ad8:	add	x8, x8, #0x1a8
  402adc:	ldr	x11, [sp, #96]
  402ae0:	ldrsw	x10, [x8, x11, lsl #2]
  402ae4:	add	x9, x8, x10
  402ae8:	br	x9
  402aec:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  402af0:	add	x8, x8, #0xf0c
  402af4:	mov	w9, #0x1                   	// #1
  402af8:	str	w9, [x8]
  402afc:	b	402c60 <ferror@plt+0x390>
  402b00:	mov	w8, #0x1                   	// #1
  402b04:	adrp	x9, 427000 <stdout@@GLIBC_2.17+0x3b50>
  402b08:	add	x9, x9, #0xf30
  402b0c:	str	w8, [x9]
  402b10:	b	402c60 <ferror@plt+0x390>
  402b14:	mov	w8, #0x1                   	// #1
  402b18:	ldr	x9, [sp, #152]
  402b1c:	str	w8, [x9]
  402b20:	b	402c60 <ferror@plt+0x390>
  402b24:	mov	w8, #0x1                   	// #1
  402b28:	ldr	x9, [sp, #144]
  402b2c:	str	w8, [x9]
  402b30:	b	402c60 <ferror@plt+0x390>
  402b34:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  402b38:	add	x8, x8, #0xf24
  402b3c:	mov	w9, #0x1                   	// #1
  402b40:	str	w9, [x8]
  402b44:	b	402c60 <ferror@plt+0x390>
  402b48:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  402b4c:	add	x8, x8, #0xf28
  402b50:	mov	w9, #0x1                   	// #1
  402b54:	str	w9, [x8]
  402b58:	b	402c60 <ferror@plt+0x390>
  402b5c:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  402b60:	add	x8, x8, #0xf34
  402b64:	mov	w9, #0x1                   	// #1
  402b68:	str	w9, [x8]
  402b6c:	b	402c60 <ferror@plt+0x390>
  402b70:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  402b74:	add	x8, x8, #0xff4
  402b78:	mov	w9, #0x1                   	// #1
  402b7c:	str	w9, [x8]
  402b80:	b	402c60 <ferror@plt+0x390>
  402b84:	ldr	x8, [sp, #104]
  402b88:	ldr	x0, [x8]
  402b8c:	bl	4023b0 <atoi@plt>
  402b90:	mov	w9, #0x3e8                 	// #1000
  402b94:	mul	w9, w0, w9
  402b98:	ldr	x8, [sp, #160]
  402b9c:	str	w9, [x8]
  402ba0:	ldr	w9, [x8]
  402ba4:	cmp	w9, #0x0
  402ba8:	cset	w9, gt
  402bac:	tbnz	w9, #0, 402bd0 <ferror@plt+0x300>
  402bb0:	ldr	x8, [sp, #136]
  402bb4:	ldr	x0, [x8]
  402bb8:	adrp	x1, 411000 <ferror@plt+0xe730>
  402bbc:	add	x1, x1, #0x482
  402bc0:	bl	402890 <fprintf@plt>
  402bc4:	mov	w9, #0xffffffff            	// #-1
  402bc8:	mov	w0, w9
  402bcc:	bl	402230 <exit@plt>
  402bd0:	b	402c60 <ferror@plt+0x390>
  402bd4:	ldr	x8, [sp, #104]
  402bd8:	ldr	x0, [x8]
  402bdc:	bl	4023b0 <atoi@plt>
  402be0:	ldr	x8, [sp, #112]
  402be4:	str	w0, [x8]
  402be8:	ldr	w9, [x8]
  402bec:	cmp	w9, #0x0
  402bf0:	cset	w9, gt
  402bf4:	tbnz	w9, #0, 402c18 <ferror@plt+0x348>
  402bf8:	ldr	x8, [sp, #136]
  402bfc:	ldr	x0, [x8]
  402c00:	adrp	x1, 411000 <ferror@plt+0xe730>
  402c04:	add	x1, x1, #0x4a1
  402c08:	bl	402890 <fprintf@plt>
  402c0c:	mov	w9, #0xffffffff            	// #-1
  402c10:	mov	w0, w9
  402c14:	bl	402230 <exit@plt>
  402c18:	b	402c60 <ferror@plt+0x390>
  402c1c:	ldr	x8, [sp, #104]
  402c20:	ldr	x9, [x8]
  402c24:	str	x9, [sp, #352]
  402c28:	mov	w10, #0x1                   	// #1
  402c2c:	adrp	x9, 427000 <stdout@@GLIBC_2.17+0x3b50>
  402c30:	add	x9, x9, #0xf40
  402c34:	strb	w10, [x9]
  402c38:	b	402c60 <ferror@plt+0x390>
  402c3c:	adrp	x0, 411000 <ferror@plt+0xe730>
  402c40:	add	x0, x0, #0x4c8
  402c44:	adrp	x1, 411000 <ferror@plt+0xe730>
  402c48:	add	x1, x1, #0x458
  402c4c:	bl	402820 <printf@plt>
  402c50:	mov	w8, wzr
  402c54:	mov	w0, w8
  402c58:	bl	402230 <exit@plt>
  402c5c:	bl	40341c <ferror@plt+0xb4c>
  402c60:	b	402a84 <ferror@plt+0x1b4>
  402c64:	adrp	x8, 423000 <ferror@plt+0x20730>
  402c68:	add	x8, x8, #0x4a8
  402c6c:	ldr	w9, [x8]
  402c70:	ldur	w10, [x29, #-8]
  402c74:	subs	w9, w10, w9
  402c78:	stur	w9, [x29, #-8]
  402c7c:	ldrsw	x8, [x8]
  402c80:	ldur	x11, [x29, #-16]
  402c84:	mov	x12, #0x8                   	// #8
  402c88:	mul	x8, x12, x8
  402c8c:	add	x8, x11, x8
  402c90:	stur	x8, [x29, #-16]
  402c94:	ldr	x8, [sp, #352]
  402c98:	cbz	x8, 402cb8 <ferror@plt+0x3e8>
  402c9c:	ldr	x0, [sp, #352]
  402ca0:	bl	403458 <ferror@plt+0xb88>
  402ca4:	str	x0, [sp, #352]
  402ca8:	ldr	x8, [sp, #352]
  402cac:	cbnz	x8, 402cb8 <ferror@plt+0x3e8>
  402cb0:	mov	w0, #0xffffffff            	// #-1
  402cb4:	bl	402230 <exit@plt>
  402cb8:	sub	x8, x29, #0xfe
  402cbc:	mov	w9, #0x1                   	// #1
  402cc0:	sturh	w9, [x29, #-254]
  402cc4:	mov	w9, #0x0                   	// #0
  402cc8:	strb	w9, [x8, #2]
  402ccc:	add	x0, x8, #0x3
  402cd0:	str	x0, [sp, #88]
  402cd4:	bl	402310 <getuid@plt>
  402cd8:	ldr	x8, [sp, #88]
  402cdc:	str	w0, [sp, #84]
  402ce0:	mov	x0, x8
  402ce4:	adrp	x1, 411000 <ferror@plt+0xe730>
  402ce8:	add	x1, x1, #0x4e7
  402cec:	ldr	w2, [sp, #84]
  402cf0:	bl	402300 <sprintf@plt>
  402cf4:	ldr	x8, [sp, #160]
  402cf8:	ldr	w9, [x8]
  402cfc:	cmp	w9, #0x0
  402d00:	cset	w9, le
  402d04:	tbnz	w9, #0, 402e94 <ferror@plt+0x5c4>
  402d08:	ldr	x8, [sp, #112]
  402d0c:	ldr	w9, [x8]
  402d10:	cbnz	w9, 402d20 <ferror@plt+0x450>
  402d14:	mov	w8, #0x3c                  	// #60
  402d18:	ldr	x9, [sp, #112]
  402d1c:	str	w8, [x9]
  402d20:	ldr	x8, [sp, #112]
  402d24:	ldr	w9, [x8]
  402d28:	mov	w10, #0x3e8                 	// #1000
  402d2c:	mul	w9, w9, w10
  402d30:	str	w9, [x8]
  402d34:	fmov	d0, #1.000000000000000000e+01
  402d38:	bl	4024c0 <log@plt>
  402d3c:	ldr	x8, [sp, #160]
  402d40:	ldr	w9, [x8]
  402d44:	scvtf	d1, w9
  402d48:	fmul	d0, d0, d1
  402d4c:	ldr	x11, [sp, #112]
  402d50:	ldr	w9, [x11]
  402d54:	scvtf	d1, w9
  402d58:	fdiv	d0, d0, d1
  402d5c:	bl	4028b0 <exp@plt>
  402d60:	fmov	d1, #1.000000000000000000e+00
  402d64:	fdiv	d0, d1, d0
  402d68:	fsub	d0, d1, d0
  402d6c:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  402d70:	add	x8, x8, #0xfd0
  402d74:	str	d0, [x8]
  402d78:	mov	w9, #0x1                   	// #1
  402d7c:	mov	w0, w9
  402d80:	mov	w1, w9
  402d84:	mov	w9, wzr
  402d88:	mov	w2, w9
  402d8c:	bl	402700 <socket@plt>
  402d90:	str	w0, [sp, #344]
  402d94:	cmp	w0, #0x0
  402d98:	cset	w9, ge  // ge = tcont
  402d9c:	tbnz	w9, #0, 402db4 <ferror@plt+0x4e4>
  402da0:	adrp	x0, 411000 <ferror@plt+0xe730>
  402da4:	add	x0, x0, #0x4f0
  402da8:	bl	402240 <perror@plt>
  402dac:	mov	w0, #0xffffffff            	// #-1
  402db0:	bl	402230 <exit@plt>
  402db4:	ldr	w0, [sp, #344]
  402db8:	sub	x8, x29, #0xfe
  402dbc:	str	x8, [sp, #336]
  402dc0:	add	x8, x8, #0x3
  402dc4:	str	w0, [sp, #80]
  402dc8:	mov	x0, x8
  402dcc:	bl	402210 <strlen@plt>
  402dd0:	add	x8, x0, #0x3
  402dd4:	ldr	x1, [sp, #336]
  402dd8:	ldr	w0, [sp, #80]
  402ddc:	mov	w2, w8
  402de0:	bl	4022d0 <bind@plt>
  402de4:	cmp	w0, #0x0
  402de8:	cset	w8, ge  // ge = tcont
  402dec:	tbnz	w8, #0, 402e04 <ferror@plt+0x534>
  402df0:	adrp	x0, 411000 <ferror@plt+0xe730>
  402df4:	add	x0, x0, #0x4ff
  402df8:	bl	402240 <perror@plt>
  402dfc:	mov	w0, #0xffffffff            	// #-1
  402e00:	bl	402230 <exit@plt>
  402e04:	ldr	w0, [sp, #344]
  402e08:	mov	w1, #0x5                   	// #5
  402e0c:	bl	402260 <listen@plt>
  402e10:	cmp	w0, #0x0
  402e14:	cset	w8, ge  // ge = tcont
  402e18:	tbnz	w8, #0, 402e30 <ferror@plt+0x560>
  402e1c:	adrp	x0, 411000 <ferror@plt+0xe730>
  402e20:	add	x0, x0, #0x50c
  402e24:	bl	402240 <perror@plt>
  402e28:	mov	w0, #0xffffffff            	// #-1
  402e2c:	bl	402230 <exit@plt>
  402e30:	mov	w8, wzr
  402e34:	mov	w0, w8
  402e38:	mov	w1, w8
  402e3c:	bl	402290 <daemon@plt>
  402e40:	cbz	w0, 402e58 <ferror@plt+0x588>
  402e44:	adrp	x0, 411000 <ferror@plt+0xe730>
  402e48:	add	x0, x0, #0x51b
  402e4c:	bl	402240 <perror@plt>
  402e50:	mov	w0, #0xffffffff            	// #-1
  402e54:	bl	402230 <exit@plt>
  402e58:	mov	w0, #0xd                   	// #13
  402e5c:	mov	x8, #0x1                   	// #1
  402e60:	mov	x1, x8
  402e64:	bl	402380 <signal@plt>
  402e68:	mov	w9, #0x11                  	// #17
  402e6c:	mov	w0, w9
  402e70:	adrp	x1, 403000 <ferror@plt+0x730>
  402e74:	add	x1, x1, #0x538
  402e78:	bl	402380 <signal@plt>
  402e7c:	ldr	w9, [sp, #344]
  402e80:	mov	w0, w9
  402e84:	bl	403548 <ferror@plt+0xc78>
  402e88:	mov	w9, wzr
  402e8c:	mov	w0, w9
  402e90:	bl	402230 <exit@plt>
  402e94:	ldur	x8, [x29, #-16]
  402e98:	adrp	x9, 427000 <stdout@@GLIBC_2.17+0x3b50>
  402e9c:	add	x9, x9, #0xfd8
  402ea0:	str	x8, [x9]
  402ea4:	ldur	w10, [x29, #-8]
  402ea8:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  402eac:	add	x8, x8, #0xf48
  402eb0:	str	w10, [x8]
  402eb4:	adrp	x0, 411000 <ferror@plt+0xe730>
  402eb8:	add	x0, x0, #0x52a
  402ebc:	bl	402850 <getenv@plt>
  402ec0:	cbz	x0, 402ef4 <ferror@plt+0x624>
  402ec4:	adrp	x0, 411000 <ferror@plt+0xe730>
  402ec8:	add	x0, x0, #0x52a
  402ecc:	bl	402850 <getenv@plt>
  402ed0:	sub	x8, x29, #0x90
  402ed4:	str	x0, [sp, #72]
  402ed8:	mov	x0, x8
  402edc:	mov	x1, #0x80                  	// #128
  402ee0:	adrp	x2, 411000 <ferror@plt+0xe730>
  402ee4:	add	x2, x2, #0xe84
  402ee8:	ldr	x3, [sp, #72]
  402eec:	bl	402350 <snprintf@plt>
  402ef0:	b	402f64 <ferror@plt+0x694>
  402ef4:	ldr	x8, [sp, #352]
  402ef8:	cbnz	x8, 402f2c <ferror@plt+0x65c>
  402efc:	bl	402310 <getuid@plt>
  402f00:	sub	x8, x29, #0x90
  402f04:	str	w0, [sp, #68]
  402f08:	mov	x0, x8
  402f0c:	mov	x1, #0x80                  	// #128
  402f10:	adrp	x2, 411000 <ferror@plt+0xe730>
  402f14:	add	x2, x2, #0x539
  402f18:	adrp	x3, 411000 <ferror@plt+0xe730>
  402f1c:	add	x3, x3, #0x548
  402f20:	ldr	w4, [sp, #68]
  402f24:	bl	402350 <snprintf@plt>
  402f28:	b	402f64 <ferror@plt+0x694>
  402f2c:	ldr	x4, [sp, #352]
  402f30:	str	x4, [sp, #56]
  402f34:	bl	402310 <getuid@plt>
  402f38:	sub	x8, x29, #0x90
  402f3c:	str	w0, [sp, #52]
  402f40:	mov	x0, x8
  402f44:	mov	x1, #0x80                  	// #128
  402f48:	adrp	x2, 411000 <ferror@plt+0xe730>
  402f4c:	add	x2, x2, #0x54d
  402f50:	adrp	x3, 411000 <ferror@plt+0xe730>
  402f54:	add	x3, x3, #0x548
  402f58:	ldr	x4, [sp, #56]
  402f5c:	ldr	w5, [sp, #52]
  402f60:	bl	402350 <snprintf@plt>
  402f64:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  402f68:	add	x8, x8, #0xf30
  402f6c:	ldr	w9, [x8]
  402f70:	cbz	w9, 402f7c <ferror@plt+0x6ac>
  402f74:	sub	x0, x29, #0x90
  402f78:	bl	402880 <unlink@plt>
  402f7c:	ldr	x8, [sp, #152]
  402f80:	ldr	w9, [x8]
  402f84:	cbz	w9, 402f94 <ferror@plt+0x6c4>
  402f88:	ldr	x8, [sp, #144]
  402f8c:	ldr	w9, [x8]
  402f90:	cbnz	w9, 403178 <ferror@plt+0x8a8>
  402f94:	sub	x0, x29, #0x90
  402f98:	mov	w1, #0x8042                	// #32834
  402f9c:	mov	w2, #0x180                 	// #384
  402fa0:	bl	402780 <open64@plt>
  402fa4:	str	w0, [sp, #344]
  402fa8:	ldr	w8, [sp, #344]
  402fac:	cmp	w8, #0x0
  402fb0:	cset	w8, ge  // ge = tcont
  402fb4:	tbnz	w8, #0, 402fcc <ferror@plt+0x6fc>
  402fb8:	adrp	x0, 411000 <ferror@plt+0xe730>
  402fbc:	add	x0, x0, #0x55f
  402fc0:	bl	402240 <perror@plt>
  402fc4:	mov	w0, #0xffffffff            	// #-1
  402fc8:	bl	402230 <exit@plt>
  402fcc:	ldr	w0, [sp, #344]
  402fd0:	adrp	x1, 411000 <ferror@plt+0xe730>
  402fd4:	add	x1, x1, #0x579
  402fd8:	bl	402490 <fdopen@plt>
  402fdc:	str	x0, [sp, #360]
  402fe0:	cbnz	x0, 402ff8 <ferror@plt+0x728>
  402fe4:	adrp	x0, 411000 <ferror@plt+0xe730>
  402fe8:	add	x0, x0, #0x57c
  402fec:	bl	402240 <perror@plt>
  402ff0:	mov	w0, #0xffffffff            	// #-1
  402ff4:	bl	402230 <exit@plt>
  402ff8:	ldr	x0, [sp, #360]
  402ffc:	bl	402360 <fileno@plt>
  403000:	mov	w1, #0x2                   	// #2
  403004:	bl	402460 <flock@plt>
  403008:	cbz	w0, 403020 <ferror@plt+0x750>
  40300c:	adrp	x0, 411000 <ferror@plt+0xe730>
  403010:	add	x0, x0, #0x598
  403014:	bl	402240 <perror@plt>
  403018:	mov	w0, #0xffffffff            	// #-1
  40301c:	bl	402230 <exit@plt>
  403020:	ldr	x0, [sp, #360]
  403024:	bl	402360 <fileno@plt>
  403028:	add	x1, sp, #0xd0
  40302c:	bl	411168 <ferror@plt+0xe898>
  403030:	cbz	w0, 403048 <ferror@plt+0x778>
  403034:	adrp	x0, 411000 <ferror@plt+0xe730>
  403038:	add	x0, x0, #0x5b3
  40303c:	bl	402240 <perror@plt>
  403040:	mov	w0, #0xffffffff            	// #-1
  403044:	bl	402230 <exit@plt>
  403048:	ldr	w8, [sp, #228]
  40304c:	cmp	w8, #0x1
  403050:	b.ne	40306c <ferror@plt+0x79c>  // b.any
  403054:	ldr	w8, [sp, #232]
  403058:	str	w8, [sp, #48]
  40305c:	bl	402310 <getuid@plt>
  403060:	ldr	w8, [sp, #48]
  403064:	cmp	w8, w0
  403068:	b.eq	40308c <ferror@plt+0x7bc>  // b.none
  40306c:	ldr	x8, [sp, #136]
  403070:	ldr	x0, [x8]
  403074:	adrp	x1, 411000 <ferror@plt+0xe730>
  403078:	add	x1, x1, #0x5ce
  40307c:	bl	402890 <fprintf@plt>
  403080:	mov	w9, #0xffffffff            	// #-1
  403084:	mov	w0, w9
  403088:	bl	402230 <exit@plt>
  40308c:	ldr	x8, [sp, #152]
  403090:	ldr	w9, [x8]
  403094:	cbnz	w9, 403154 <ferror@plt+0x884>
  403098:	mov	x8, #0xffffffffffffffff    	// #-1
  40309c:	str	x8, [sp, #192]
  4030a0:	adrp	x0, 411000 <ferror@plt+0xe730>
  4030a4:	add	x0, x0, #0x61e
  4030a8:	adrp	x1, 412000 <ferror@plt+0xf730>
  4030ac:	add	x1, x1, #0x2ee
  4030b0:	bl	402730 <fopen64@plt>
  4030b4:	str	x0, [sp, #200]
  4030b8:	cbz	x0, 4030e8 <ferror@plt+0x818>
  4030bc:	ldr	x0, [sp, #200]
  4030c0:	adrp	x1, 411000 <ferror@plt+0xe730>
  4030c4:	add	x1, x1, #0x62b
  4030c8:	add	x2, sp, #0xc0
  4030cc:	bl	402420 <__isoc99_fscanf@plt>
  4030d0:	cmp	w0, #0x1
  4030d4:	b.eq	4030e0 <ferror@plt+0x810>  // b.none
  4030d8:	mov	x8, #0xffffffffffffffff    	// #-1
  4030dc:	str	x8, [sp, #192]
  4030e0:	ldr	x0, [sp, #200]
  4030e4:	bl	4023a0 <fclose@plt>
  4030e8:	ldr	x8, [sp, #192]
  4030ec:	cmp	x8, #0x0
  4030f0:	cset	w9, lt  // lt = tstop
  4030f4:	tbnz	w9, #0, 403154 <ferror@plt+0x884>
  4030f8:	mov	x8, xzr
  4030fc:	mov	x0, x8
  403100:	bl	4023d0 <time@plt>
  403104:	ldr	x8, [sp, #296]
  403108:	ldr	x9, [sp, #192]
  40310c:	add	x8, x8, x9
  403110:	cmp	x0, x8
  403114:	b.lt	403154 <ferror@plt+0x884>  // b.tstop
  403118:	ldr	x8, [sp, #136]
  40311c:	ldr	x0, [x8]
  403120:	adrp	x1, 411000 <ferror@plt+0xe730>
  403124:	add	x1, x1, #0x62f
  403128:	bl	402890 <fprintf@plt>
  40312c:	ldr	x8, [sp, #360]
  403130:	mov	x0, x8
  403134:	bl	402360 <fileno@plt>
  403138:	mov	x8, xzr
  40313c:	mov	x1, x8
  403140:	bl	402390 <ftruncate64@plt>
  403144:	cbz	w0, 403154 <ferror@plt+0x884>
  403148:	adrp	x0, 411000 <ferror@plt+0xe730>
  40314c:	add	x0, x0, #0x657
  403150:	bl	402240 <perror@plt>
  403154:	ldr	x0, [sp, #360]
  403158:	bl	4037b0 <ferror@plt+0xee0>
  40315c:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  403160:	add	x8, x8, #0xf18
  403164:	ldr	x9, [x8]
  403168:	ldr	x10, [sp, #128]
  40316c:	str	x9, [x10]
  403170:	mov	x9, xzr
  403174:	str	x9, [x8]
  403178:	mov	w8, #0x1                   	// #1
  40317c:	mov	w0, w8
  403180:	mov	w1, w8
  403184:	mov	w8, wzr
  403188:	mov	w2, w8
  40318c:	bl	402700 <socket@plt>
  403190:	str	w0, [sp, #344]
  403194:	cmp	w0, #0x0
  403198:	cset	w8, lt  // lt = tstop
  40319c:	tbnz	w8, #0, 4032dc <ferror@plt+0xa0c>
  4031a0:	ldr	w0, [sp, #344]
  4031a4:	sub	x8, x29, #0xfe
  4031a8:	str	x8, [sp, #184]
  4031ac:	add	x8, x8, #0x3
  4031b0:	str	w0, [sp, #44]
  4031b4:	mov	x0, x8
  4031b8:	bl	402210 <strlen@plt>
  4031bc:	add	x8, x0, #0x3
  4031c0:	ldr	x1, [sp, #184]
  4031c4:	ldr	w0, [sp, #44]
  4031c8:	mov	w2, w8
  4031cc:	bl	4026a0 <connect@plt>
  4031d0:	cbz	w0, 403220 <ferror@plt+0x950>
  4031d4:	sub	x8, x29, #0xfe
  4031d8:	add	x0, x8, #0x3
  4031dc:	adrp	x1, 411000 <ferror@plt+0xe730>
  4031e0:	add	x1, x1, #0x669
  4031e4:	str	x8, [sp, #32]
  4031e8:	bl	402720 <strcpy@plt>
  4031ec:	ldr	w9, [sp, #344]
  4031f0:	ldr	x8, [sp, #32]
  4031f4:	str	x8, [sp, #176]
  4031f8:	add	x10, x8, #0x3
  4031fc:	mov	x0, x10
  403200:	str	w9, [sp, #28]
  403204:	bl	402210 <strlen@plt>
  403208:	add	x8, x0, #0x3
  40320c:	ldr	x1, [sp, #176]
  403210:	ldr	w0, [sp, #28]
  403214:	mov	w2, w8
  403218:	bl	4026a0 <connect@plt>
  40321c:	cbnz	w0, 4032dc <ferror@plt+0xa0c>
  403220:	ldr	w0, [sp, #344]
  403224:	bl	403a90 <ferror@plt+0x11c0>
  403228:	cbnz	w0, 4032dc <ferror@plt+0xa0c>
  40322c:	ldr	w0, [sp, #344]
  403230:	adrp	x1, 412000 <ferror@plt+0xf730>
  403234:	add	x1, x1, #0x2ee
  403238:	bl	402490 <fdopen@plt>
  40323c:	str	x0, [sp, #168]
  403240:	ldr	x8, [sp, #168]
  403244:	cbnz	x8, 40328c <ferror@plt+0x9bc>
  403248:	ldr	x8, [sp, #136]
  40324c:	ldr	x0, [x8]
  403250:	str	x0, [sp, #16]
  403254:	bl	402840 <__errno_location@plt>
  403258:	ldr	w0, [x0]
  40325c:	bl	402560 <strerror@plt>
  403260:	ldr	x8, [sp, #16]
  403264:	str	x0, [sp, #8]
  403268:	mov	x0, x8
  40326c:	adrp	x1, 411000 <ferror@plt+0xe730>
  403270:	add	x1, x1, #0x671
  403274:	ldr	x2, [sp, #8]
  403278:	bl	402890 <fprintf@plt>
  40327c:	ldr	w9, [sp, #344]
  403280:	mov	w0, w9
  403284:	bl	402570 <close@plt>
  403288:	b	4032d8 <ferror@plt+0xa08>
  40328c:	ldr	x0, [sp, #168]
  403290:	bl	4037b0 <ferror@plt+0xee0>
  403294:	ldr	x8, [sp, #128]
  403298:	ldr	x9, [x8]
  40329c:	cbz	x9, 4032d0 <ferror@plt+0xa00>
  4032a0:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  4032a4:	add	x8, x8, #0xf2c
  4032a8:	ldr	w9, [x8]
  4032ac:	cbz	w9, 4032d0 <ferror@plt+0xa00>
  4032b0:	ldr	x8, [sp, #136]
  4032b4:	ldr	x0, [x8]
  4032b8:	adrp	x1, 411000 <ferror@plt+0xe730>
  4032bc:	add	x1, x1, #0x68c
  4032c0:	bl	402890 <fprintf@plt>
  4032c4:	mov	x8, xzr
  4032c8:	ldr	x9, [sp, #128]
  4032cc:	str	x8, [x9]
  4032d0:	ldr	x0, [sp, #168]
  4032d4:	bl	4023a0 <fclose@plt>
  4032d8:	b	40336c <ferror@plt+0xa9c>
  4032dc:	ldr	w8, [sp, #344]
  4032e0:	cmp	w8, #0x0
  4032e4:	cset	w8, lt  // lt = tstop
  4032e8:	tbnz	w8, #0, 4032f4 <ferror@plt+0xa24>
  4032ec:	ldr	w0, [sp, #344]
  4032f0:	bl	402570 <close@plt>
  4032f4:	ldr	x8, [sp, #128]
  4032f8:	ldr	x9, [x8]
  4032fc:	cbz	x9, 40334c <ferror@plt+0xa7c>
  403300:	ldr	x8, [sp, #120]
  403304:	ldrb	w9, [x8]
  403308:	cbz	w9, 40334c <ferror@plt+0xa7c>
  40330c:	ldr	x0, [sp, #120]
  403310:	adrp	x1, 411000 <ferror@plt+0xe730>
  403314:	add	x1, x1, #0x6b4
  403318:	bl	4025f0 <strcmp@plt>
  40331c:	cbz	w0, 40334c <ferror@plt+0xa7c>
  403320:	ldr	x8, [sp, #136]
  403324:	ldr	x0, [x8]
  403328:	adrp	x1, 411000 <ferror@plt+0xe730>
  40332c:	add	x1, x1, #0x68c
  403330:	bl	402890 <fprintf@plt>
  403334:	mov	x8, xzr
  403338:	ldr	x9, [sp, #128]
  40333c:	str	x8, [x9]
  403340:	mov	w10, #0x0                   	// #0
  403344:	ldr	x8, [sp, #120]
  403348:	strb	w10, [x8]
  40334c:	bl	403b20 <ferror@plt+0x1250>
  403350:	ldr	x8, [sp, #120]
  403354:	ldrb	w9, [x8]
  403358:	cbnz	w9, 40336c <ferror@plt+0xa9c>
  40335c:	ldr	x0, [sp, #120]
  403360:	adrp	x1, 411000 <ferror@plt+0xe730>
  403364:	add	x1, x1, #0x6b4
  403368:	bl	402720 <strcpy@plt>
  40336c:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  403370:	add	x8, x8, #0xf24
  403374:	ldr	w9, [x8]
  403378:	cbnz	w9, 4033b8 <ferror@plt+0xae8>
  40337c:	ldr	x8, [sp, #152]
  403380:	ldr	w9, [x8]
  403384:	cbnz	w9, 403394 <ferror@plt+0xac4>
  403388:	ldr	x8, [sp, #128]
  40338c:	ldr	x9, [x8]
  403390:	cbnz	x9, 4033a8 <ferror@plt+0xad8>
  403394:	adrp	x8, 423000 <ferror@plt+0x20730>
  403398:	add	x8, x8, #0x4b0
  40339c:	ldr	x0, [x8]
  4033a0:	bl	403d00 <ferror@plt+0x1430>
  4033a4:	b	4033b8 <ferror@plt+0xae8>
  4033a8:	adrp	x8, 423000 <ferror@plt+0x20730>
  4033ac:	add	x8, x8, #0x4b0
  4033b0:	ldr	x0, [x8]
  4033b4:	bl	403e3c <ferror@plt+0x156c>
  4033b8:	ldr	x8, [sp, #144]
  4033bc:	ldr	w9, [x8]
  4033c0:	cbnz	w9, 403410 <ferror@plt+0xb40>
  4033c4:	ldr	x0, [sp, #360]
  4033c8:	bl	402360 <fileno@plt>
  4033cc:	mov	x8, xzr
  4033d0:	mov	x1, x8
  4033d4:	bl	402390 <ftruncate64@plt>
  4033d8:	cbz	w0, 4033e8 <ferror@plt+0xb18>
  4033dc:	adrp	x0, 411000 <ferror@plt+0xe730>
  4033e0:	add	x0, x0, #0x657
  4033e4:	bl	402240 <perror@plt>
  4033e8:	ldr	x0, [sp, #360]
  4033ec:	bl	402530 <rewind@plt>
  4033f0:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  4033f4:	add	x8, x8, #0xf34
  4033f8:	str	wzr, [x8]
  4033fc:	ldr	x0, [sp, #360]
  403400:	mov	w1, #0x1                   	// #1
  403404:	bl	404038 <ferror@plt+0x1768>
  403408:	ldr	x0, [sp, #360]
  40340c:	bl	4023a0 <fclose@plt>
  403410:	mov	w8, wzr
  403414:	mov	w0, w8
  403418:	bl	402230 <exit@plt>
  40341c:	sub	sp, sp, #0x20
  403420:	stp	x29, x30, [sp, #16]
  403424:	add	x29, sp, #0x10
  403428:	adrp	x8, 423000 <ferror@plt+0x20730>
  40342c:	add	x8, x8, #0x498
  403430:	adrp	x1, 411000 <ferror@plt+0xe730>
  403434:	add	x1, x1, #0x710
  403438:	mov	w0, #0xffffffff            	// #-1
  40343c:	ldr	x8, [x8]
  403440:	stur	w0, [x29, #-4]
  403444:	mov	x0, x8
  403448:	bl	402890 <fprintf@plt>
  40344c:	ldur	w9, [x29, #-4]
  403450:	mov	w0, w9
  403454:	bl	402230 <exit@plt>
  403458:	sub	sp, sp, #0x30
  40345c:	stp	x29, x30, [sp, #32]
  403460:	add	x29, sp, #0x20
  403464:	str	x0, [sp, #16]
  403468:	ldr	x0, [sp, #16]
  40346c:	bl	402210 <strlen@plt>
  403470:	str	w0, [sp, #12]
  403474:	str	wzr, [sp, #8]
  403478:	ldrsw	x8, [sp, #8]
  40347c:	cmp	x8, #0x1
  403480:	b.cs	403500 <ferror@plt+0xc30>  // b.hs, b.nlast
  403484:	ldrsw	x8, [sp, #8]
  403488:	mov	x9, #0x10                  	// #16
  40348c:	mul	x8, x9, x8
  403490:	adrp	x9, 411000 <ferror@plt+0xe730>
  403494:	add	x9, x9, #0x460
  403498:	add	x8, x9, x8
  40349c:	str	x8, [sp]
  4034a0:	ldr	x0, [sp, #16]
  4034a4:	ldr	x8, [sp]
  4034a8:	ldr	x1, [x8]
  4034ac:	ldrsw	x2, [sp, #12]
  4034b0:	bl	402430 <strncmp@plt>
  4034b4:	cbnz	w0, 4034f0 <ferror@plt+0xc20>
  4034b8:	ldr	x8, [sp]
  4034bc:	ldr	w9, [x8, #8]
  4034c0:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  4034c4:	add	x8, x8, #0xf20
  4034c8:	str	w9, [x8]
  4034cc:	ldr	x8, [sp]
  4034d0:	ldr	w9, [x8, #12]
  4034d4:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  4034d8:	add	x8, x8, #0xf08
  4034dc:	str	w9, [x8]
  4034e0:	ldr	x8, [sp]
  4034e4:	ldr	x8, [x8]
  4034e8:	stur	x8, [x29, #-8]
  4034ec:	b	403528 <ferror@plt+0xc58>
  4034f0:	ldr	w8, [sp, #8]
  4034f4:	add	w8, w8, #0x1
  4034f8:	str	w8, [sp, #8]
  4034fc:	b	403478 <ferror@plt+0xba8>
  403500:	adrp	x8, 423000 <ferror@plt+0x20730>
  403504:	add	x8, x8, #0x498
  403508:	ldr	x0, [x8]
  40350c:	ldr	x2, [sp, #16]
  403510:	adrp	x1, 411000 <ferror@plt+0xe730>
  403514:	add	x1, x1, #0x992
  403518:	bl	402890 <fprintf@plt>
  40351c:	bl	40431c <ferror@plt+0x1a4c>
  403520:	mov	x8, xzr
  403524:	stur	x8, [x29, #-8]
  403528:	ldur	x0, [x29, #-8]
  40352c:	ldp	x29, x30, [sp, #32]
  403530:	add	sp, sp, #0x30
  403534:	ret
  403538:	sub	sp, sp, #0x10
  40353c:	str	w0, [sp, #12]
  403540:	add	sp, sp, #0x10
  403544:	ret
  403548:	sub	sp, sp, #0xc0
  40354c:	stp	x29, x30, [sp, #176]
  403550:	add	x29, sp, #0xb0
  403554:	mov	w8, #0x1                   	// #1
  403558:	adrp	x9, 427000 <stdout@@GLIBC_2.17+0x3b50>
  40355c:	add	x9, x9, #0xfe4
  403560:	mov	w10, #0x3e8                 	// #1000
  403564:	adrp	x11, 427000 <stdout@@GLIBC_2.17+0x3b50>
  403568:	add	x11, x11, #0xf44
  40356c:	adrp	x12, 427000 <stdout@@GLIBC_2.17+0x3b50>
  403570:	add	x12, x12, #0xf4c
  403574:	adrp	x1, 411000 <ferror@plt+0xe730>
  403578:	add	x1, x1, #0xa1a
  40357c:	adrp	x13, 423000 <ferror@plt+0x20730>
  403580:	add	x13, x13, #0x4bc
  403584:	sub	x14, x29, #0x28
  403588:	stur	w0, [x29, #-4]
  40358c:	stur	xzr, [x29, #-32]
  403590:	stur	xzr, [x29, #-24]
  403594:	ldur	w15, [x29, #-4]
  403598:	stur	w15, [x29, #-40]
  40359c:	strh	w8, [x14, #6]
  4035a0:	strh	w8, [x14, #4]
  4035a4:	str	x9, [sp, #64]
  4035a8:	str	w10, [sp, #60]
  4035ac:	str	x11, [sp, #48]
  4035b0:	str	x12, [sp, #40]
  4035b4:	str	x1, [sp, #32]
  4035b8:	str	x13, [sp, #24]
  4035bc:	bl	4023c0 <getpid@plt>
  4035c0:	str	w0, [sp, #20]
  4035c4:	bl	4024d0 <random@plt>
  4035c8:	ldr	x9, [sp, #64]
  4035cc:	ldr	w8, [x9]
  4035d0:	ldr	w10, [sp, #60]
  4035d4:	sdiv	w4, w8, w10
  4035d8:	ldr	x11, [sp, #48]
  4035dc:	ldr	w8, [x11]
  4035e0:	sdiv	w5, w8, w10
  4035e4:	ldr	x12, [sp, #40]
  4035e8:	str	x0, [sp, #8]
  4035ec:	mov	x0, x12
  4035f0:	ldr	x1, [sp, #32]
  4035f4:	ldr	w2, [sp, #20]
  4035f8:	ldr	x3, [sp, #8]
  4035fc:	bl	402300 <sprintf@plt>
  403600:	bl	403b20 <ferror@plt+0x1250>
  403604:	sub	x0, x29, #0x48
  403608:	mov	x8, xzr
  40360c:	mov	x1, x8
  403610:	bl	4024a0 <gettimeofday@plt>
  403614:	ldur	x8, [x29, #-72]
  403618:	ldur	x9, [x29, #-32]
  40361c:	subs	x8, x8, x9
  403620:	mov	x9, #0x3e8                 	// #1000
  403624:	mul	x8, x8, x9
  403628:	ldur	x10, [x29, #-64]
  40362c:	ldur	x11, [x29, #-24]
  403630:	subs	x10, x10, x11
  403634:	sdiv	x9, x10, x9
  403638:	add	x8, x8, x9
  40363c:	stur	x8, [x29, #-56]
  403640:	ldur	x8, [x29, #-56]
  403644:	ldr	x9, [sp, #64]
  403648:	ldrsw	x10, [x9]
  40364c:	cmp	x8, x10
  403650:	b.lt	40366c <ferror@plt+0xd9c>  // b.tstop
  403654:	ldur	x8, [x29, #-56]
  403658:	mov	w0, w8
  40365c:	bl	404344 <ferror@plt+0x1a74>
  403660:	ldur	q0, [x29, #-72]
  403664:	stur	q0, [x29, #-32]
  403668:	stur	xzr, [x29, #-56]
  40366c:	ldr	x8, [sp, #64]
  403670:	ldrsw	x9, [x8]
  403674:	ldur	x10, [x29, #-56]
  403678:	subs	x9, x9, x10
  40367c:	sub	x0, x29, #0x28
  403680:	mov	x1, #0x1                   	// #1
  403684:	mov	w2, w9
  403688:	bl	402410 <poll@plt>
  40368c:	cmp	w0, #0x0
  403690:	cset	w9, le
  403694:	tbnz	w9, #0, 40375c <ferror@plt+0xe8c>
  403698:	ldursh	w8, [x29, #-34]
  40369c:	and	w8, w8, #0x1
  4036a0:	cbz	w8, 40375c <ferror@plt+0xe8c>
  4036a4:	ldur	w0, [x29, #-4]
  4036a8:	mov	x8, xzr
  4036ac:	str	x8, [sp, #88]
  4036b0:	ldr	x1, [sp, #88]
  4036b4:	mov	x2, x8
  4036b8:	bl	4024b0 <accept@plt>
  4036bc:	stur	w0, [x29, #-76]
  4036c0:	ldur	w9, [x29, #-76]
  4036c4:	cmp	w9, #0x0
  4036c8:	cset	w9, lt  // lt = tstop
  4036cc:	tbnz	w9, #0, 40375c <ferror@plt+0xe8c>
  4036d0:	ldr	x8, [sp, #24]
  4036d4:	ldr	w9, [x8]
  4036d8:	cmp	w9, #0x5
  4036dc:	b.lt	4036ec <ferror@plt+0xe1c>  // b.tstop
  4036e0:	ldur	w0, [x29, #-76]
  4036e4:	bl	402570 <close@plt>
  4036e8:	b	40375c <ferror@plt+0xe8c>
  4036ec:	bl	402340 <fork@plt>
  4036f0:	str	w0, [sp, #84]
  4036f4:	cbz	w0, 403724 <ferror@plt+0xe54>
  4036f8:	ldr	w8, [sp, #84]
  4036fc:	cmp	w8, #0x0
  403700:	cset	w8, le
  403704:	tbnz	w8, #0, 403718 <ferror@plt+0xe48>
  403708:	ldr	x8, [sp, #24]
  40370c:	ldr	w9, [x8]
  403710:	add	w9, w9, #0x1
  403714:	str	w9, [x8]
  403718:	ldur	w0, [x29, #-76]
  40371c:	bl	402570 <close@plt>
  403720:	b	40375c <ferror@plt+0xe8c>
  403724:	ldur	w0, [x29, #-76]
  403728:	adrp	x1, 411000 <ferror@plt+0xe730>
  40372c:	add	x1, x1, #0xa44
  403730:	bl	402490 <fdopen@plt>
  403734:	str	x0, [sp, #72]
  403738:	ldr	x8, [sp, #72]
  40373c:	cbz	x8, 403750 <ferror@plt+0xe80>
  403740:	ldr	x0, [sp, #72]
  403744:	mov	w8, wzr
  403748:	mov	w1, w8
  40374c:	bl	404038 <ferror@plt+0x1768>
  403750:	mov	w8, wzr
  403754:	mov	w0, w8
  403758:	bl	402230 <exit@plt>
  40375c:	ldr	x8, [sp, #24]
  403760:	ldr	w9, [x8]
  403764:	mov	w10, #0x0                   	// #0
  403768:	str	w10, [sp, #4]
  40376c:	cbz	w9, 40378c <ferror@plt+0xebc>
  403770:	mov	w0, #0xffffffff            	// #-1
  403774:	sub	x1, x29, #0x2c
  403778:	mov	w2, #0x1                   	// #1
  40377c:	bl	402870 <waitpid@plt>
  403780:	cmp	w0, #0x0
  403784:	cset	w8, gt
  403788:	str	w8, [sp, #4]
  40378c:	ldr	w8, [sp, #4]
  403790:	tbnz	w8, #0, 403798 <ferror@plt+0xec8>
  403794:	b	4037ac <ferror@plt+0xedc>
  403798:	ldr	x8, [sp, #24]
  40379c:	ldr	w9, [x8]
  4037a0:	subs	w9, w9, #0x1
  4037a4:	str	w9, [x8]
  4037a8:	b	40375c <ferror@plt+0xe8c>
  4037ac:	b	403604 <ferror@plt+0xd34>
  4037b0:	stp	x29, x30, [sp, #-32]!
  4037b4:	str	x28, [sp, #16]
  4037b8:	mov	x29, sp
  4037bc:	sub	sp, sp, #0x1, lsl #12
  4037c0:	sub	sp, sp, #0x40
  4037c4:	mov	x8, xzr
  4037c8:	adrp	x9, 427000 <stdout@@GLIBC_2.17+0x3b50>
  4037cc:	add	x9, x9, #0xf4c
  4037d0:	stur	x0, [x29, #-8]
  4037d4:	str	x8, [sp, #48]
  4037d8:	str	x9, [sp, #8]
  4037dc:	ldur	x2, [x29, #-8]
  4037e0:	add	x0, sp, #0x38
  4037e4:	mov	w1, #0x1000                	// #4096
  4037e8:	bl	4028a0 <fgets@plt>
  4037ec:	cbz	x0, 403a40 <ferror@plt+0x1170>
  4037f0:	ldrb	w8, [sp, #56]
  4037f4:	cmp	w8, #0x23
  4037f8:	b.ne	403868 <ferror@plt+0xf98>  // b.any
  4037fc:	add	x8, sp, #0x38
  403800:	mov	x0, x8
  403804:	str	x8, [sp]
  403808:	bl	402210 <strlen@plt>
  40380c:	subs	x8, x0, #0x1
  403810:	ldr	x9, [sp]
  403814:	add	x8, x9, x8
  403818:	mov	w10, #0x0                   	// #0
  40381c:	strb	w10, [x8]
  403820:	ldr	x8, [sp, #8]
  403824:	ldrb	w10, [x8]
  403828:	cbz	w10, 403850 <ferror@plt+0xf80>
  40382c:	add	x8, sp, #0x38
  403830:	add	x1, x8, #0x1
  403834:	ldr	x0, [sp, #8]
  403838:	bl	4025f0 <strcmp@plt>
  40383c:	cbz	w0, 403850 <ferror@plt+0xf80>
  403840:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  403844:	add	x8, x8, #0xf2c
  403848:	mov	w9, #0x1                   	// #1
  40384c:	str	w9, [x8]
  403850:	add	x8, sp, #0x38
  403854:	add	x1, x8, #0x1
  403858:	ldr	x0, [sp, #8]
  40385c:	mov	x2, #0x7f                  	// #127
  403860:	bl	4027f0 <strncpy@plt>
  403864:	b	4037dc <ferror@plt+0xf0c>
  403868:	mov	x0, #0x1f8                 	// #504
  40386c:	bl	4023f0 <malloc@plt>
  403870:	str	x0, [sp, #40]
  403874:	cbnz	x0, 40387c <ferror@plt+0xfac>
  403878:	bl	4025b0 <abort@plt>
  40387c:	add	x0, sp, #0x38
  403880:	mov	w1, #0x20                  	// #32
  403884:	bl	4026c0 <strchr@plt>
  403888:	str	x0, [sp, #32]
  40388c:	cbnz	x0, 403894 <ferror@plt+0xfc4>
  403890:	bl	4025b0 <abort@plt>
  403894:	ldr	x8, [sp, #32]
  403898:	add	x9, x8, #0x1
  40389c:	str	x9, [sp, #32]
  4038a0:	mov	w10, #0x0                   	// #0
  4038a4:	strb	w10, [x8]
  4038a8:	ldr	x8, [sp, #40]
  4038ac:	add	x2, x8, #0x10
  4038b0:	add	x0, sp, #0x38
  4038b4:	adrp	x1, 411000 <ferror@plt+0xe730>
  4038b8:	add	x1, x1, #0xa41
  4038bc:	bl	4027e0 <__isoc99_sscanf@plt>
  4038c0:	cmp	w0, #0x1
  4038c4:	b.eq	4038cc <ferror@plt+0xffc>  // b.none
  4038c8:	bl	4025b0 <abort@plt>
  4038cc:	ldr	x0, [sp, #32]
  4038d0:	mov	w1, #0x20                  	// #32
  4038d4:	bl	4026c0 <strchr@plt>
  4038d8:	str	x0, [sp, #24]
  4038dc:	cbnz	x0, 4038e4 <ferror@plt+0x1014>
  4038e0:	bl	4025b0 <abort@plt>
  4038e4:	ldr	x8, [sp, #24]
  4038e8:	add	x9, x8, #0x1
  4038ec:	str	x9, [sp, #24]
  4038f0:	mov	w10, #0x0                   	// #0
  4038f4:	strb	w10, [x8]
  4038f8:	ldr	x0, [sp, #32]
  4038fc:	bl	402550 <strdup@plt>
  403900:	ldr	x8, [sp, #40]
  403904:	str	x0, [x8, #8]
  403908:	ldr	x8, [sp, #24]
  40390c:	str	x8, [sp, #32]
  403910:	str	wzr, [sp, #20]
  403914:	ldrsw	x8, [sp, #20]
  403918:	cmp	x8, #0x18
  40391c:	b.cs	403a28 <ferror@plt+0x1158>  // b.hs, b.nlast
  403920:	ldr	x0, [sp, #32]
  403924:	mov	w1, #0x20                  	// #32
  403928:	bl	4026c0 <strchr@plt>
  40392c:	str	x0, [sp, #24]
  403930:	cbnz	x0, 403938 <ferror@plt+0x1068>
  403934:	bl	4025b0 <abort@plt>
  403938:	ldr	x8, [sp, #24]
  40393c:	add	x9, x8, #0x1
  403940:	str	x9, [sp, #24]
  403944:	mov	w10, #0x0                   	// #0
  403948:	strb	w10, [x8]
  40394c:	ldr	x0, [sp, #32]
  403950:	ldr	x8, [sp, #40]
  403954:	add	x8, x8, #0x18
  403958:	ldrsw	x9, [sp, #20]
  40395c:	mov	x11, #0x8                   	// #8
  403960:	mul	x9, x11, x9
  403964:	add	x2, x8, x9
  403968:	adrp	x1, 411000 <ferror@plt+0xe730>
  40396c:	add	x1, x1, #0xa46
  403970:	bl	4027e0 <__isoc99_sscanf@plt>
  403974:	cmp	w0, #0x1
  403978:	b.eq	403980 <ferror@plt+0x10b0>  // b.none
  40397c:	bl	4025b0 <abort@plt>
  403980:	ldr	x8, [sp, #40]
  403984:	add	x8, x8, #0x18
  403988:	ldrsw	x9, [sp, #20]
  40398c:	ldr	x8, [x8, x9, lsl #3]
  403990:	ldr	x9, [sp, #40]
  403994:	add	x9, x9, #0x198
  403998:	ldrsw	x10, [sp, #20]
  40399c:	str	w8, [x9, x10, lsl #2]
  4039a0:	ldr	x9, [sp, #24]
  4039a4:	str	x9, [sp, #32]
  4039a8:	ldr	x0, [sp, #32]
  4039ac:	mov	w1, #0x20                  	// #32
  4039b0:	bl	4026c0 <strchr@plt>
  4039b4:	str	x0, [sp, #24]
  4039b8:	cbnz	x0, 4039c0 <ferror@plt+0x10f0>
  4039bc:	bl	4025b0 <abort@plt>
  4039c0:	ldr	x8, [sp, #24]
  4039c4:	add	x9, x8, #0x1
  4039c8:	str	x9, [sp, #24]
  4039cc:	mov	w10, #0x0                   	// #0
  4039d0:	strb	w10, [x8]
  4039d4:	ldr	x0, [sp, #32]
  4039d8:	adrp	x1, 412000 <ferror@plt+0xf730>
  4039dc:	add	x1, x1, #0x338
  4039e0:	add	x2, sp, #0x10
  4039e4:	bl	4027e0 <__isoc99_sscanf@plt>
  4039e8:	cmp	w0, #0x1
  4039ec:	b.eq	4039f4 <ferror@plt+0x1124>  // b.none
  4039f0:	bl	4025b0 <abort@plt>
  4039f4:	ldr	s0, [sp, #16]
  4039f8:	mov	v1.16b, v0.16b
  4039fc:	ucvtf	d1, d1
  403a00:	ldr	x8, [sp, #40]
  403a04:	add	x8, x8, #0xd8
  403a08:	ldrsw	x9, [sp, #20]
  403a0c:	str	d1, [x8, x9, lsl #3]
  403a10:	ldr	x8, [sp, #24]
  403a14:	str	x8, [sp, #32]
  403a18:	ldr	w8, [sp, #20]
  403a1c:	add	w8, w8, #0x1
  403a20:	str	w8, [sp, #20]
  403a24:	b	403914 <ferror@plt+0x1044>
  403a28:	ldr	x8, [sp, #48]
  403a2c:	ldr	x9, [sp, #40]
  403a30:	str	x8, [x9]
  403a34:	ldr	x8, [sp, #40]
  403a38:	str	x8, [sp, #48]
  403a3c:	b	4037dc <ferror@plt+0xf0c>
  403a40:	ldr	x8, [sp, #48]
  403a44:	cbz	x8, 403a7c <ferror@plt+0x11ac>
  403a48:	ldr	x8, [sp, #48]
  403a4c:	str	x8, [sp, #40]
  403a50:	ldr	x8, [sp, #48]
  403a54:	ldr	x8, [x8]
  403a58:	str	x8, [sp, #48]
  403a5c:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  403a60:	add	x8, x8, #0xf18
  403a64:	ldr	x9, [x8]
  403a68:	ldr	x10, [sp, #40]
  403a6c:	str	x9, [x10]
  403a70:	ldr	x9, [sp, #40]
  403a74:	str	x9, [x8]
  403a78:	b	403a40 <ferror@plt+0x1170>
  403a7c:	add	sp, sp, #0x1, lsl #12
  403a80:	add	sp, sp, #0x40
  403a84:	ldr	x28, [sp, #16]
  403a88:	ldp	x29, x30, [sp], #32
  403a8c:	ret
  403a90:	sub	sp, sp, #0x30
  403a94:	stp	x29, x30, [sp, #32]
  403a98:	add	x29, sp, #0x20
  403a9c:	mov	w8, #0xc                   	// #12
  403aa0:	mov	w1, #0x1                   	// #1
  403aa4:	mov	w2, #0x11                  	// #17
  403aa8:	add	x3, sp, #0xc
  403aac:	add	x4, sp, #0x8
  403ab0:	stur	w0, [x29, #-8]
  403ab4:	str	w8, [sp, #8]
  403ab8:	ldur	w0, [x29, #-8]
  403abc:	bl	402740 <getsockopt@plt>
  403ac0:	cbnz	w0, 403ad4 <ferror@plt+0x1204>
  403ac4:	ldr	w8, [sp, #8]
  403ac8:	mov	w9, w8
  403acc:	cmp	x9, #0xc
  403ad0:	b.cs	403ae0 <ferror@plt+0x1210>  // b.hs, b.nlast
  403ad4:	mov	w8, #0xffffffff            	// #-1
  403ad8:	stur	w8, [x29, #-4]
  403adc:	b	403b10 <ferror@plt+0x1240>
  403ae0:	ldr	w8, [sp, #16]
  403ae4:	str	w8, [sp, #4]
  403ae8:	bl	402310 <getuid@plt>
  403aec:	ldr	w8, [sp, #4]
  403af0:	cmp	w8, w0
  403af4:	b.eq	403b00 <ferror@plt+0x1230>  // b.none
  403af8:	ldr	w8, [sp, #16]
  403afc:	cbnz	w8, 403b08 <ferror@plt+0x1238>
  403b00:	stur	wzr, [x29, #-4]
  403b04:	b	403b10 <ferror@plt+0x1240>
  403b08:	mov	w8, #0xffffffff            	// #-1
  403b0c:	stur	w8, [x29, #-4]
  403b10:	ldur	w0, [x29, #-4]
  403b14:	ldp	x29, x30, [sp, #32]
  403b18:	add	sp, sp, #0x30
  403b1c:	ret
  403b20:	sub	sp, sp, #0x70
  403b24:	stp	x29, x30, [sp, #96]
  403b28:	add	x29, sp, #0x60
  403b2c:	mov	w8, wzr
  403b30:	adrp	x9, 427000 <stdout@@GLIBC_2.17+0x3b50>
  403b34:	add	x9, x9, #0xf18
  403b38:	add	x0, sp, #0x18
  403b3c:	mov	w1, w8
  403b40:	str	x9, [sp, #8]
  403b44:	bl	40d900 <ferror@plt+0xb030>
  403b48:	cmp	w0, #0x0
  403b4c:	cset	w8, ge  // ge = tcont
  403b50:	tbnz	w8, #0, 403b5c <ferror@plt+0x128c>
  403b54:	mov	w0, #0x1                   	// #1
  403b58:	bl	402230 <exit@plt>
  403b5c:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  403b60:	add	x8, x8, #0xf40
  403b64:	ldrb	w9, [x8]
  403b68:	tbnz	w9, #0, 403b70 <ferror@plt+0x12a0>
  403b6c:	b	403c24 <ferror@plt+0x1354>
  403b70:	add	x8, sp, #0x18
  403b74:	mov	x0, x8
  403b78:	str	x8, [sp]
  403b7c:	bl	40a3c4 <ferror@plt+0x7af4>
  403b80:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  403b84:	add	x8, x8, #0xf20
  403b88:	ldr	w9, [x8]
  403b8c:	mov	w10, #0x1                   	// #1
  403b90:	subs	w9, w9, #0x1
  403b94:	lsl	w9, w10, w9
  403b98:	str	w9, [sp, #20]
  403b9c:	ldr	w2, [sp, #20]
  403ba0:	ldr	x0, [sp]
  403ba4:	mov	w9, wzr
  403ba8:	mov	w1, w9
  403bac:	bl	40e500 <ferror@plt+0xbc30>
  403bb0:	cmp	w0, #0x0
  403bb4:	cset	w9, ge  // ge = tcont
  403bb8:	tbnz	w9, #0, 403bd0 <ferror@plt+0x1300>
  403bbc:	adrp	x0, 411000 <ferror@plt+0xe730>
  403bc0:	add	x0, x0, #0xa4b
  403bc4:	bl	402240 <perror@plt>
  403bc8:	mov	w0, #0x1                   	// #1
  403bcc:	bl	402230 <exit@plt>
  403bd0:	add	x0, sp, #0x18
  403bd4:	adrp	x1, 404000 <ferror@plt+0x1730>
  403bd8:	add	x1, x1, #0x6f0
  403bdc:	mov	x8, xzr
  403be0:	mov	x2, x8
  403be4:	mov	w9, wzr
  403be8:	mov	w3, w9
  403bec:	bl	40e978 <ferror@plt+0xc0a8>
  403bf0:	cmp	w0, #0x0
  403bf4:	cset	w9, ge  // ge = tcont
  403bf8:	tbnz	w9, #0, 403c20 <ferror@plt+0x1350>
  403bfc:	adrp	x8, 423000 <ferror@plt+0x20730>
  403c00:	add	x8, x8, #0x498
  403c04:	ldr	x0, [x8]
  403c08:	adrp	x1, 411000 <ferror@plt+0xe730>
  403c0c:	add	x1, x1, #0xa64
  403c10:	bl	402890 <fprintf@plt>
  403c14:	mov	w9, #0x1                   	// #1
  403c18:	mov	w0, w9
  403c1c:	bl	402230 <exit@plt>
  403c20:	b	403ca0 <ferror@plt+0x13d0>
  403c24:	add	x0, sp, #0x18
  403c28:	mov	w1, #0x2                   	// #2
  403c2c:	bl	40e0fc <ferror@plt+0xb82c>
  403c30:	cmp	w0, #0x0
  403c34:	cset	w8, ge  // ge = tcont
  403c38:	tbnz	w8, #0, 403c50 <ferror@plt+0x1380>
  403c3c:	adrp	x0, 411000 <ferror@plt+0xe730>
  403c40:	add	x0, x0, #0xa4b
  403c44:	bl	402240 <perror@plt>
  403c48:	mov	w0, #0x1                   	// #1
  403c4c:	bl	402230 <exit@plt>
  403c50:	add	x0, sp, #0x18
  403c54:	adrp	x1, 404000 <ferror@plt+0x1730>
  403c58:	add	x1, x1, #0x90c
  403c5c:	mov	x8, xzr
  403c60:	mov	x2, x8
  403c64:	mov	w9, wzr
  403c68:	mov	w3, w9
  403c6c:	bl	40e978 <ferror@plt+0xc0a8>
  403c70:	cmp	w0, #0x0
  403c74:	cset	w9, ge  // ge = tcont
  403c78:	tbnz	w9, #0, 403ca0 <ferror@plt+0x13d0>
  403c7c:	adrp	x8, 423000 <ferror@plt+0x20730>
  403c80:	add	x8, x8, #0x498
  403c84:	ldr	x0, [x8]
  403c88:	adrp	x1, 411000 <ferror@plt+0xe730>
  403c8c:	add	x1, x1, #0xa64
  403c90:	bl	402890 <fprintf@plt>
  403c94:	mov	w9, #0x1                   	// #1
  403c98:	mov	w0, w9
  403c9c:	bl	402230 <exit@plt>
  403ca0:	add	x0, sp, #0x18
  403ca4:	bl	40d620 <ferror@plt+0xad50>
  403ca8:	ldr	x8, [sp, #8]
  403cac:	ldr	x9, [x8]
  403cb0:	stur	x9, [x29, #-8]
  403cb4:	mov	x9, xzr
  403cb8:	str	x9, [x8]
  403cbc:	ldur	x8, [x29, #-8]
  403cc0:	cbz	x8, 403cf4 <ferror@plt+0x1424>
  403cc4:	ldur	x8, [x29, #-8]
  403cc8:	stur	x8, [x29, #-16]
  403ccc:	ldur	x8, [x29, #-8]
  403cd0:	ldr	x8, [x8]
  403cd4:	stur	x8, [x29, #-8]
  403cd8:	ldr	x8, [sp, #8]
  403cdc:	ldr	x9, [x8]
  403ce0:	ldur	x10, [x29, #-16]
  403ce4:	str	x9, [x10]
  403ce8:	ldur	x9, [x29, #-16]
  403cec:	str	x9, [x8]
  403cf0:	b	403cbc <ferror@plt+0x13ec>
  403cf4:	ldp	x29, x30, [sp, #96]
  403cf8:	add	sp, sp, #0x70
  403cfc:	ret
  403d00:	sub	sp, sp, #0x40
  403d04:	stp	x29, x30, [sp, #48]
  403d08:	add	x29, sp, #0x30
  403d0c:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  403d10:	add	x8, x8, #0xf34
  403d14:	stur	x0, [x29, #-8]
  403d18:	ldr	w9, [x8]
  403d1c:	cbz	w9, 403d30 <ferror@plt+0x1460>
  403d20:	ldur	x0, [x29, #-8]
  403d24:	bl	40af14 <ferror@plt+0x8644>
  403d28:	str	x0, [sp, #16]
  403d2c:	b	403d38 <ferror@plt+0x1468>
  403d30:	mov	x8, xzr
  403d34:	str	x8, [sp, #16]
  403d38:	ldr	x8, [sp, #16]
  403d3c:	stur	x8, [x29, #-16]
  403d40:	ldur	x8, [x29, #-16]
  403d44:	cbz	x8, 403d8c <ferror@plt+0x14bc>
  403d48:	ldur	x0, [x29, #-16]
  403d4c:	bl	40b3c4 <ferror@plt+0x8af4>
  403d50:	ldur	x0, [x29, #-16]
  403d54:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  403d58:	add	x8, x8, #0xff4
  403d5c:	ldr	w9, [x8]
  403d60:	cmp	w9, #0x0
  403d64:	cset	w9, ne  // ne = any
  403d68:	and	w1, w9, #0x1
  403d6c:	bl	40b008 <ferror@plt+0x8738>
  403d70:	ldur	x0, [x29, #-16]
  403d74:	adrp	x1, 427000 <stdout@@GLIBC_2.17+0x3b50>
  403d78:	add	x1, x1, #0xf4c
  403d7c:	bl	40b034 <ferror@plt+0x8764>
  403d80:	ldur	x0, [x29, #-16]
  403d84:	bl	40b3c4 <ferror@plt+0x8af4>
  403d88:	b	403d94 <ferror@plt+0x14c4>
  403d8c:	ldur	x0, [x29, #-8]
  403d90:	bl	404ad8 <ferror@plt+0x2208>
  403d94:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  403d98:	add	x8, x8, #0xf18
  403d9c:	ldr	x8, [x8]
  403da0:	str	x8, [sp, #24]
  403da4:	ldr	x8, [sp, #24]
  403da8:	cbz	x8, 403e04 <ferror@plt+0x1534>
  403dac:	ldr	x8, [sp, #24]
  403db0:	ldr	x0, [x8, #8]
  403db4:	bl	404eac <ferror@plt+0x25dc>
  403db8:	cbnz	w0, 403dc0 <ferror@plt+0x14f0>
  403dbc:	b	403df4 <ferror@plt+0x1524>
  403dc0:	ldur	x8, [x29, #-16]
  403dc4:	cbz	x8, 403de0 <ferror@plt+0x1510>
  403dc8:	ldur	x0, [x29, #-16]
  403dcc:	ldr	x1, [sp, #24]
  403dd0:	ldr	x8, [sp, #24]
  403dd4:	add	x2, x8, #0x18
  403dd8:	bl	404f58 <ferror@plt+0x2688>
  403ddc:	b	403df4 <ferror@plt+0x1524>
  403de0:	ldur	x0, [x29, #-8]
  403de4:	ldr	x1, [sp, #24]
  403de8:	ldr	x8, [sp, #24]
  403dec:	add	x2, x8, #0x18
  403df0:	bl	405050 <ferror@plt+0x2780>
  403df4:	ldr	x8, [sp, #24]
  403df8:	ldr	x8, [x8]
  403dfc:	str	x8, [sp, #24]
  403e00:	b	403da4 <ferror@plt+0x14d4>
  403e04:	ldur	x8, [x29, #-16]
  403e08:	cbz	x8, 403e30 <ferror@plt+0x1560>
  403e0c:	sub	x0, x29, #0x10
  403e10:	ldur	x8, [x29, #-16]
  403e14:	str	x0, [sp, #8]
  403e18:	mov	x0, x8
  403e1c:	bl	40b448 <ferror@plt+0x8b78>
  403e20:	ldur	x0, [x29, #-16]
  403e24:	bl	40b448 <ferror@plt+0x8b78>
  403e28:	ldr	x0, [sp, #8]
  403e2c:	bl	40af74 <ferror@plt+0x86a4>
  403e30:	ldp	x29, x30, [sp, #48]
  403e34:	add	sp, sp, #0x40
  403e38:	ret
  403e3c:	sub	sp, sp, #0x120
  403e40:	stp	x29, x30, [sp, #256]
  403e44:	str	x28, [sp, #272]
  403e48:	add	x29, sp, #0x100
  403e4c:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  403e50:	add	x8, x8, #0xf34
  403e54:	stur	x0, [x29, #-8]
  403e58:	ldr	w9, [x8]
  403e5c:	cbz	w9, 403e70 <ferror@plt+0x15a0>
  403e60:	ldur	x0, [x29, #-8]
  403e64:	bl	40af14 <ferror@plt+0x8644>
  403e68:	str	x0, [sp, #8]
  403e6c:	b	403e78 <ferror@plt+0x15a8>
  403e70:	mov	x8, xzr
  403e74:	str	x8, [sp, #8]
  403e78:	ldr	x8, [sp, #8]
  403e7c:	stur	x8, [x29, #-32]
  403e80:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  403e84:	add	x8, x8, #0xf38
  403e88:	ldr	x8, [x8]
  403e8c:	stur	x8, [x29, #-24]
  403e90:	ldur	x8, [x29, #-32]
  403e94:	cbz	x8, 403edc <ferror@plt+0x160c>
  403e98:	ldur	x0, [x29, #-32]
  403e9c:	bl	40b3c4 <ferror@plt+0x8af4>
  403ea0:	ldur	x0, [x29, #-32]
  403ea4:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  403ea8:	add	x8, x8, #0xff4
  403eac:	ldr	w9, [x8]
  403eb0:	cmp	w9, #0x0
  403eb4:	cset	w9, ne  // ne = any
  403eb8:	and	w1, w9, #0x1
  403ebc:	bl	40b008 <ferror@plt+0x8738>
  403ec0:	ldur	x0, [x29, #-32]
  403ec4:	adrp	x1, 427000 <stdout@@GLIBC_2.17+0x3b50>
  403ec8:	add	x1, x1, #0xf4c
  403ecc:	bl	40b034 <ferror@plt+0x8764>
  403ed0:	ldur	x0, [x29, #-32]
  403ed4:	bl	40b3c4 <ferror@plt+0x8af4>
  403ed8:	b	403ee4 <ferror@plt+0x1614>
  403edc:	ldur	x0, [x29, #-8]
  403ee0:	bl	404ad8 <ferror@plt+0x2208>
  403ee4:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  403ee8:	add	x8, x8, #0xf18
  403eec:	ldr	x8, [x8]
  403ef0:	stur	x8, [x29, #-16]
  403ef4:	ldur	x8, [x29, #-16]
  403ef8:	cbz	x8, 403ffc <ferror@plt+0x172c>
  403efc:	ldur	x8, [x29, #-16]
  403f00:	add	x1, x8, #0x18
  403f04:	add	x0, sp, #0x18
  403f08:	mov	x2, #0xc0                  	// #192
  403f0c:	bl	4021e0 <memcpy@plt>
  403f10:	ldur	x8, [x29, #-24]
  403f14:	str	x8, [sp, #16]
  403f18:	ldr	x8, [sp, #16]
  403f1c:	cbz	x8, 403fa8 <ferror@plt+0x16d8>
  403f20:	ldr	x8, [sp, #16]
  403f24:	ldr	w9, [x8, #16]
  403f28:	ldur	x8, [x29, #-16]
  403f2c:	ldr	w10, [x8, #16]
  403f30:	cmp	w9, w10
  403f34:	b.ne	403f98 <ferror@plt+0x16c8>  // b.any
  403f38:	stur	wzr, [x29, #-36]
  403f3c:	ldursw	x8, [x29, #-36]
  403f40:	cmp	x8, #0x18
  403f44:	b.cs	403f88 <ferror@plt+0x16b8>  // b.hs, b.nlast
  403f48:	ldr	x8, [sp, #16]
  403f4c:	add	x8, x8, #0x18
  403f50:	ldursw	x9, [x29, #-36]
  403f54:	mov	x10, #0x8                   	// #8
  403f58:	ldr	x8, [x8, x9, lsl #3]
  403f5c:	ldursw	x9, [x29, #-36]
  403f60:	mul	x9, x10, x9
  403f64:	add	x10, sp, #0x18
  403f68:	add	x9, x10, x9
  403f6c:	ldr	x10, [x9]
  403f70:	subs	x8, x10, x8
  403f74:	str	x8, [x9]
  403f78:	ldur	w8, [x29, #-36]
  403f7c:	add	w8, w8, #0x1
  403f80:	stur	w8, [x29, #-36]
  403f84:	b	403f3c <ferror@plt+0x166c>
  403f88:	ldr	x8, [sp, #16]
  403f8c:	ldr	x8, [x8]
  403f90:	stur	x8, [x29, #-24]
  403f94:	b	403fa8 <ferror@plt+0x16d8>
  403f98:	ldr	x8, [sp, #16]
  403f9c:	ldr	x8, [x8]
  403fa0:	str	x8, [sp, #16]
  403fa4:	b	403f18 <ferror@plt+0x1648>
  403fa8:	ldur	x8, [x29, #-16]
  403fac:	ldr	x0, [x8, #8]
  403fb0:	bl	404eac <ferror@plt+0x25dc>
  403fb4:	cbnz	w0, 403fbc <ferror@plt+0x16ec>
  403fb8:	b	403fec <ferror@plt+0x171c>
  403fbc:	ldur	x8, [x29, #-32]
  403fc0:	cbz	x8, 403fdc <ferror@plt+0x170c>
  403fc4:	ldur	x0, [x29, #-32]
  403fc8:	ldur	x1, [x29, #-16]
  403fcc:	ldur	x8, [x29, #-16]
  403fd0:	add	x2, x8, #0x18
  403fd4:	bl	404f58 <ferror@plt+0x2688>
  403fd8:	b	403fec <ferror@plt+0x171c>
  403fdc:	ldur	x0, [x29, #-8]
  403fe0:	ldur	x1, [x29, #-16]
  403fe4:	add	x2, sp, #0x18
  403fe8:	bl	405050 <ferror@plt+0x2780>
  403fec:	ldur	x8, [x29, #-16]
  403ff0:	ldr	x8, [x8]
  403ff4:	stur	x8, [x29, #-16]
  403ff8:	b	403ef4 <ferror@plt+0x1624>
  403ffc:	ldur	x8, [x29, #-32]
  404000:	cbz	x8, 404028 <ferror@plt+0x1758>
  404004:	sub	x0, x29, #0x20
  404008:	ldur	x8, [x29, #-32]
  40400c:	str	x0, [sp]
  404010:	mov	x0, x8
  404014:	bl	40b448 <ferror@plt+0x8b78>
  404018:	ldur	x0, [x29, #-32]
  40401c:	bl	40b448 <ferror@plt+0x8b78>
  404020:	ldr	x0, [sp]
  404024:	bl	40af74 <ferror@plt+0x86a4>
  404028:	ldr	x28, [sp, #272]
  40402c:	ldp	x29, x30, [sp, #256]
  404030:	add	sp, sp, #0x120
  404034:	ret
  404038:	sub	sp, sp, #0x70
  40403c:	stp	x29, x30, [sp, #96]
  404040:	add	x29, sp, #0x60
  404044:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  404048:	add	x8, x8, #0xf34
  40404c:	stur	x0, [x29, #-8]
  404050:	stur	w1, [x29, #-12]
  404054:	ldr	w9, [x8]
  404058:	cbz	w9, 40406c <ferror@plt+0x179c>
  40405c:	ldur	x0, [x29, #-8]
  404060:	bl	40af14 <ferror@plt+0x8644>
  404064:	str	x0, [sp, #16]
  404068:	b	404074 <ferror@plt+0x17a4>
  40406c:	mov	x8, xzr
  404070:	str	x8, [sp, #16]
  404074:	ldr	x8, [sp, #16]
  404078:	stur	x8, [x29, #-24]
  40407c:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  404080:	add	x8, x8, #0xf38
  404084:	ldr	x8, [x8]
  404088:	stur	x8, [x29, #-40]
  40408c:	ldur	x8, [x29, #-24]
  404090:	cbz	x8, 4040d8 <ferror@plt+0x1808>
  404094:	ldur	x0, [x29, #-24]
  404098:	bl	40b3c4 <ferror@plt+0x8af4>
  40409c:	ldur	x0, [x29, #-24]
  4040a0:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  4040a4:	add	x8, x8, #0xff4
  4040a8:	ldr	w9, [x8]
  4040ac:	cmp	w9, #0x0
  4040b0:	cset	w9, ne  // ne = any
  4040b4:	and	w1, w9, #0x1
  4040b8:	bl	40b008 <ferror@plt+0x8738>
  4040bc:	ldur	x0, [x29, #-24]
  4040c0:	adrp	x1, 427000 <stdout@@GLIBC_2.17+0x3b50>
  4040c4:	add	x1, x1, #0xf4c
  4040c8:	bl	40b034 <ferror@plt+0x8764>
  4040cc:	ldur	x0, [x29, #-24]
  4040d0:	bl	40b3c4 <ferror@plt+0x8af4>
  4040d4:	b	4040f0 <ferror@plt+0x1820>
  4040d8:	ldur	x0, [x29, #-8]
  4040dc:	adrp	x1, 411000 <ferror@plt+0xe730>
  4040e0:	add	x1, x1, #0xa75
  4040e4:	adrp	x2, 427000 <stdout@@GLIBC_2.17+0x3b50>
  4040e8:	add	x2, x2, #0xf4c
  4040ec:	bl	402890 <fprintf@plt>
  4040f0:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  4040f4:	add	x8, x8, #0xf18
  4040f8:	ldr	x8, [x8]
  4040fc:	stur	x8, [x29, #-32]
  404100:	ldur	x8, [x29, #-32]
  404104:	cbz	x8, 4042e4 <ferror@plt+0x1a14>
  404108:	ldur	x8, [x29, #-32]
  40410c:	add	x8, x8, #0x18
  404110:	str	x8, [sp, #40]
  404114:	ldur	x8, [x29, #-32]
  404118:	add	x8, x8, #0xd8
  40411c:	str	x8, [sp, #32]
  404120:	ldur	x8, [x29, #-32]
  404124:	ldr	x0, [x8, #8]
  404128:	bl	404eac <ferror@plt+0x25dc>
  40412c:	cbnz	w0, 40419c <ferror@plt+0x18cc>
  404130:	ldur	w8, [x29, #-12]
  404134:	cbnz	w8, 40413c <ferror@plt+0x186c>
  404138:	b	4042d4 <ferror@plt+0x1a04>
  40413c:	ldur	x8, [x29, #-40]
  404140:	str	x8, [sp, #24]
  404144:	ldr	x8, [sp, #24]
  404148:	cbz	x8, 40419c <ferror@plt+0x18cc>
  40414c:	ldr	x8, [sp, #24]
  404150:	ldr	w9, [x8, #16]
  404154:	ldur	x8, [x29, #-32]
  404158:	ldr	w10, [x8, #16]
  40415c:	cmp	w9, w10
  404160:	b.ne	40418c <ferror@plt+0x18bc>  // b.any
  404164:	ldr	x8, [sp, #24]
  404168:	add	x8, x8, #0x18
  40416c:	str	x8, [sp, #40]
  404170:	ldr	x8, [sp, #24]
  404174:	add	x8, x8, #0xd8
  404178:	str	x8, [sp, #32]
  40417c:	ldr	x8, [sp, #24]
  404180:	ldr	x8, [x8]
  404184:	stur	x8, [x29, #-40]
  404188:	b	40419c <ferror@plt+0x18cc>
  40418c:	ldr	x8, [sp, #24]
  404190:	ldr	x8, [x8]
  404194:	str	x8, [sp, #24]
  404198:	b	404144 <ferror@plt+0x1874>
  40419c:	ldur	x8, [x29, #-24]
  4041a0:	cbz	x8, 404258 <ferror@plt+0x1988>
  4041a4:	ldur	x0, [x29, #-24]
  4041a8:	ldur	x8, [x29, #-32]
  4041ac:	ldr	x1, [x8, #8]
  4041b0:	bl	40b034 <ferror@plt+0x8764>
  4041b4:	ldur	x0, [x29, #-24]
  4041b8:	bl	40b3c4 <ferror@plt+0x8af4>
  4041bc:	stur	wzr, [x29, #-44]
  4041c0:	ldursw	x8, [x29, #-44]
  4041c4:	mov	w9, #0x0                   	// #0
  4041c8:	cmp	x8, #0x18
  4041cc:	str	w9, [sp, #12]
  4041d0:	b.cs	4041fc <ferror@plt+0x192c>  // b.hs, b.nlast
  4041d4:	ldursw	x8, [x29, #-44]
  4041d8:	mov	x9, #0x8                   	// #8
  4041dc:	mul	x8, x9, x8
  4041e0:	adrp	x9, 423000 <ferror@plt+0x20730>
  4041e4:	add	x9, x9, #0x390
  4041e8:	add	x8, x9, x8
  4041ec:	ldr	x8, [x8]
  4041f0:	cmp	x8, #0x0
  4041f4:	cset	w10, ne  // ne = any
  4041f8:	str	w10, [sp, #12]
  4041fc:	ldr	w8, [sp, #12]
  404200:	tbnz	w8, #0, 404208 <ferror@plt+0x1938>
  404204:	b	40424c <ferror@plt+0x197c>
  404208:	ldur	x0, [x29, #-24]
  40420c:	ldursw	x8, [x29, #-44]
  404210:	mov	x9, #0x8                   	// #8
  404214:	mul	x8, x9, x8
  404218:	adrp	x9, 423000 <ferror@plt+0x20730>
  40421c:	add	x9, x9, #0x390
  404220:	add	x8, x9, x8
  404224:	ldr	x1, [x8]
  404228:	ldr	x8, [sp, #40]
  40422c:	ldursw	x9, [x29, #-44]
  404230:	ldr	x8, [x8, x9, lsl #3]
  404234:	mov	w2, w8
  404238:	bl	40b950 <ferror@plt+0x9080>
  40423c:	ldur	w8, [x29, #-44]
  404240:	add	w8, w8, #0x1
  404244:	stur	w8, [x29, #-44]
  404248:	b	4041c0 <ferror@plt+0x18f0>
  40424c:	ldur	x0, [x29, #-24]
  404250:	bl	40b448 <ferror@plt+0x8b78>
  404254:	b	4042d4 <ferror@plt+0x1a04>
  404258:	ldur	x0, [x29, #-8]
  40425c:	ldur	x8, [x29, #-32]
  404260:	ldr	w2, [x8, #16]
  404264:	ldur	x8, [x29, #-32]
  404268:	ldr	x3, [x8, #8]
  40426c:	adrp	x1, 411000 <ferror@plt+0xe730>
  404270:	add	x1, x1, #0xca0
  404274:	bl	402890 <fprintf@plt>
  404278:	stur	wzr, [x29, #-44]
  40427c:	ldursw	x8, [x29, #-44]
  404280:	cmp	x8, #0x18
  404284:	b.cs	4042c4 <ferror@plt+0x19f4>  // b.hs, b.nlast
  404288:	ldur	x0, [x29, #-8]
  40428c:	ldr	x8, [sp, #40]
  404290:	ldursw	x9, [x29, #-44]
  404294:	ldr	x2, [x8, x9, lsl #3]
  404298:	ldr	x8, [sp, #32]
  40429c:	ldursw	x9, [x29, #-44]
  4042a0:	ldr	d0, [x8, x9, lsl #3]
  4042a4:	fcvtzu	w3, d0
  4042a8:	adrp	x1, 411000 <ferror@plt+0xe730>
  4042ac:	add	x1, x1, #0xca7
  4042b0:	bl	402890 <fprintf@plt>
  4042b4:	ldur	w8, [x29, #-44]
  4042b8:	add	w8, w8, #0x1
  4042bc:	stur	w8, [x29, #-44]
  4042c0:	b	40427c <ferror@plt+0x19ac>
  4042c4:	ldur	x0, [x29, #-8]
  4042c8:	adrp	x1, 412000 <ferror@plt+0xf730>
  4042cc:	add	x1, x1, #0x774
  4042d0:	bl	402890 <fprintf@plt>
  4042d4:	ldur	x8, [x29, #-32]
  4042d8:	ldr	x8, [x8]
  4042dc:	stur	x8, [x29, #-32]
  4042e0:	b	404100 <ferror@plt+0x1830>
  4042e4:	ldur	x8, [x29, #-24]
  4042e8:	cbz	x8, 404310 <ferror@plt+0x1a40>
  4042ec:	sub	x0, x29, #0x18
  4042f0:	ldur	x8, [x29, #-24]
  4042f4:	str	x0, [sp]
  4042f8:	mov	x0, x8
  4042fc:	bl	40b448 <ferror@plt+0x8b78>
  404300:	ldur	x0, [x29, #-24]
  404304:	bl	40b448 <ferror@plt+0x8b78>
  404308:	ldr	x0, [sp]
  40430c:	bl	40af74 <ferror@plt+0x86a4>
  404310:	ldp	x29, x30, [sp, #96]
  404314:	add	sp, sp, #0x70
  404318:	ret
  40431c:	stp	x29, x30, [sp, #-16]!
  404320:	mov	x29, sp
  404324:	adrp	x8, 423000 <ferror@plt+0x20730>
  404328:	add	x8, x8, #0x498
  40432c:	adrp	x1, 411000 <ferror@plt+0xe730>
  404330:	add	x1, x1, #0x9b8
  404334:	ldr	x0, [x8]
  404338:	bl	402890 <fprintf@plt>
  40433c:	ldp	x29, x30, [sp], #16
  404340:	ret
  404344:	sub	sp, sp, #0x60
  404348:	stp	x29, x30, [sp, #80]
  40434c:	add	x29, sp, #0x50
  404350:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  404354:	add	x8, x8, #0xf18
  404358:	mov	x9, xzr
  40435c:	stur	w0, [x29, #-4]
  404360:	ldr	x10, [x8]
  404364:	stur	x10, [x29, #-16]
  404368:	str	x9, [x8]
  40436c:	str	x8, [sp]
  404370:	bl	403b20 <ferror@plt+0x1250>
  404374:	ldr	x8, [sp]
  404378:	ldr	x9, [x8]
  40437c:	stur	x9, [x29, #-24]
  404380:	ldur	x9, [x29, #-16]
  404384:	str	x9, [x8]
  404388:	ldr	x9, [x8]
  40438c:	stur	x9, [x29, #-16]
  404390:	ldur	x8, [x29, #-16]
  404394:	cbz	x8, 4046e4 <ferror@plt+0x1e14>
  404398:	ldur	x8, [x29, #-24]
  40439c:	stur	x8, [x29, #-32]
  4043a0:	ldur	x8, [x29, #-32]
  4043a4:	cbz	x8, 4046d4 <ferror@plt+0x1e04>
  4043a8:	ldur	x8, [x29, #-32]
  4043ac:	ldr	w9, [x8, #16]
  4043b0:	ldur	x8, [x29, #-16]
  4043b4:	ldr	w10, [x8, #16]
  4043b8:	cmp	w9, w10
  4043bc:	b.ne	4046c4 <ferror@plt+0x1df4>  // b.any
  4043c0:	stur	wzr, [x29, #-36]
  4043c4:	ldursw	x8, [x29, #-36]
  4043c8:	cmp	x8, #0x18
  4043cc:	b.cs	404434 <ferror@plt+0x1b64>  // b.hs, b.nlast
  4043d0:	ldur	x8, [x29, #-32]
  4043d4:	add	x8, x8, #0x198
  4043d8:	ldursw	x9, [x29, #-36]
  4043dc:	ldr	w10, [x8, x9, lsl #2]
  4043e0:	ldur	x8, [x29, #-16]
  4043e4:	add	x8, x8, #0x198
  4043e8:	ldursw	x9, [x29, #-36]
  4043ec:	ldr	w11, [x8, x9, lsl #2]
  4043f0:	subs	w10, w10, w11
  4043f4:	mov	w8, w10
  4043f8:	ubfx	x8, x8, #0, #32
  4043fc:	cmp	x8, #0x0
  404400:	cset	w10, ge  // ge = tcont
  404404:	tbnz	w10, #0, 404424 <ferror@plt+0x1b54>
  404408:	ldur	x8, [x29, #-16]
  40440c:	add	x0, x8, #0x198
  404410:	mov	w9, wzr
  404414:	mov	w1, w9
  404418:	mov	x2, #0x60                  	// #96
  40441c:	bl	402480 <memset@plt>
  404420:	b	404434 <ferror@plt+0x1b64>
  404424:	ldur	w8, [x29, #-36]
  404428:	add	w8, w8, #0x1
  40442c:	stur	w8, [x29, #-36]
  404430:	b	4043c4 <ferror@plt+0x1af4>
  404434:	stur	wzr, [x29, #-36]
  404438:	ldursw	x8, [x29, #-36]
  40443c:	cmp	x8, #0x18
  404440:	b.cs	404664 <ferror@plt+0x1d94>  // b.hs, b.nlast
  404444:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  404448:	add	x8, x8, #0xf40
  40444c:	ldrb	w9, [x8]
  404450:	tbnz	w9, #0, 404458 <ferror@plt+0x1b88>
  404454:	b	4044a4 <ferror@plt+0x1bd4>
  404458:	ldur	x8, [x29, #-32]
  40445c:	add	x8, x8, #0x18
  404460:	ldursw	x9, [x29, #-36]
  404464:	ldr	x8, [x8, x9, lsl #3]
  404468:	ldur	x9, [x29, #-16]
  40446c:	add	x9, x9, #0x18
  404470:	ldursw	x10, [x29, #-36]
  404474:	ldr	x9, [x9, x10, lsl #3]
  404478:	subs	x8, x8, x9
  40447c:	str	x8, [sp, #24]
  404480:	ldur	x8, [x29, #-32]
  404484:	add	x8, x8, #0x18
  404488:	ldursw	x9, [x29, #-36]
  40448c:	ldr	x8, [x8, x9, lsl #3]
  404490:	ldur	x9, [x29, #-16]
  404494:	add	x9, x9, #0x18
  404498:	ldursw	x10, [x29, #-36]
  40449c:	str	x8, [x9, x10, lsl #3]
  4044a0:	b	40451c <ferror@plt+0x1c4c>
  4044a4:	ldur	x8, [x29, #-32]
  4044a8:	add	x8, x8, #0x198
  4044ac:	ldursw	x9, [x29, #-36]
  4044b0:	ldr	w10, [x8, x9, lsl #2]
  4044b4:	ldur	x8, [x29, #-16]
  4044b8:	add	x8, x8, #0x198
  4044bc:	ldursw	x9, [x29, #-36]
  4044c0:	ldr	w11, [x8, x9, lsl #2]
  4044c4:	subs	w10, w10, w11
  4044c8:	mov	w8, w10
  4044cc:	ubfx	x8, x8, #0, #32
  4044d0:	str	x8, [sp, #24]
  4044d4:	ldr	x8, [sp, #24]
  4044d8:	ldur	x9, [x29, #-16]
  4044dc:	add	x9, x9, #0x18
  4044e0:	ldursw	x12, [x29, #-36]
  4044e4:	mov	x13, #0x8                   	// #8
  4044e8:	mul	x12, x13, x12
  4044ec:	add	x9, x9, x12
  4044f0:	ldr	x12, [x9]
  4044f4:	add	x8, x12, x8
  4044f8:	str	x8, [x9]
  4044fc:	ldur	x8, [x29, #-32]
  404500:	add	x8, x8, #0x198
  404504:	ldursw	x9, [x29, #-36]
  404508:	ldr	w10, [x8, x9, lsl #2]
  40450c:	ldur	x8, [x29, #-16]
  404510:	add	x8, x8, #0x198
  404514:	ldursw	x9, [x29, #-36]
  404518:	str	w10, [x8, x9, lsl #2]
  40451c:	ldr	x8, [sp, #24]
  404520:	mov	x9, #0x3e8                 	// #1000
  404524:	mul	x8, x8, x9
  404528:	ucvtf	d0, x8
  40452c:	ldur	w10, [x29, #-4]
  404530:	scvtf	d1, w10
  404534:	fdiv	d0, d0, d1
  404538:	str	d0, [sp, #32]
  40453c:	ldur	w10, [x29, #-4]
  404540:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  404544:	add	x8, x8, #0xfe4
  404548:	ldr	w11, [x8]
  40454c:	cmp	w10, w11
  404550:	b.lt	4045a4 <ferror@plt+0x1cd4>  // b.tstop
  404554:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  404558:	add	x8, x8, #0xfd0
  40455c:	ldr	d0, [x8]
  404560:	ldr	d1, [sp, #32]
  404564:	ldur	x8, [x29, #-16]
  404568:	add	x8, x8, #0xd8
  40456c:	ldursw	x9, [x29, #-36]
  404570:	mov	x10, #0x8                   	// #8
  404574:	ldr	d2, [x8, x9, lsl #3]
  404578:	fsub	d1, d1, d2
  40457c:	fmul	d0, d0, d1
  404580:	ldur	x8, [x29, #-16]
  404584:	add	x8, x8, #0xd8
  404588:	ldursw	x9, [x29, #-36]
  40458c:	mul	x9, x10, x9
  404590:	add	x8, x8, x9
  404594:	ldr	d1, [x8]
  404598:	fadd	d0, d1, d0
  40459c:	str	d0, [x8]
  4045a0:	b	404654 <ferror@plt+0x1d84>
  4045a4:	ldur	w8, [x29, #-4]
  4045a8:	cmp	w8, #0x3e8
  4045ac:	b.lt	404654 <ferror@plt+0x1d84>  // b.tstop
  4045b0:	ldur	w8, [x29, #-4]
  4045b4:	adrp	x9, 427000 <stdout@@GLIBC_2.17+0x3b50>
  4045b8:	add	x9, x9, #0xf44
  4045bc:	ldr	w10, [x9]
  4045c0:	cmp	w8, w10
  4045c4:	b.lt	4045e0 <ferror@plt+0x1d10>  // b.tstop
  4045c8:	ldr	x8, [sp, #32]
  4045cc:	ldur	x9, [x29, #-16]
  4045d0:	add	x9, x9, #0xd8
  4045d4:	ldursw	x10, [x29, #-36]
  4045d8:	str	x8, [x9, x10, lsl #3]
  4045dc:	b	404654 <ferror@plt+0x1d84>
  4045e0:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  4045e4:	add	x8, x8, #0xfd0
  4045e8:	ldr	d0, [x8]
  4045ec:	ldur	w9, [x29, #-4]
  4045f0:	scvtf	d1, w9
  4045f4:	fmul	d0, d0, d1
  4045f8:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  4045fc:	add	x8, x8, #0xfe4
  404600:	ldr	w9, [x8]
  404604:	scvtf	d1, w9
  404608:	fdiv	d0, d0, d1
  40460c:	str	d0, [sp, #16]
  404610:	ldr	d0, [sp, #16]
  404614:	ldr	d1, [sp, #32]
  404618:	ldur	x8, [x29, #-16]
  40461c:	add	x8, x8, #0xd8
  404620:	ldursw	x10, [x29, #-36]
  404624:	mov	x11, #0x8                   	// #8
  404628:	ldr	d2, [x8, x10, lsl #3]
  40462c:	fsub	d1, d1, d2
  404630:	fmul	d0, d0, d1
  404634:	ldur	x8, [x29, #-16]
  404638:	add	x8, x8, #0xd8
  40463c:	ldursw	x10, [x29, #-36]
  404640:	mul	x10, x11, x10
  404644:	add	x8, x8, x10
  404648:	ldr	d1, [x8]
  40464c:	fadd	d0, d1, d0
  404650:	str	d0, [x8]
  404654:	ldur	w8, [x29, #-36]
  404658:	add	w8, w8, #0x1
  40465c:	stur	w8, [x29, #-36]
  404660:	b	404438 <ferror@plt+0x1b68>
  404664:	ldur	x8, [x29, #-24]
  404668:	ldur	x9, [x29, #-32]
  40466c:	cmp	x8, x9
  404670:	b.eq	4046a0 <ferror@plt+0x1dd0>  // b.none
  404674:	ldur	x8, [x29, #-24]
  404678:	str	x8, [sp, #8]
  40467c:	ldur	x8, [x29, #-24]
  404680:	ldr	x8, [x8]
  404684:	stur	x8, [x29, #-24]
  404688:	ldr	x8, [sp, #8]
  40468c:	ldr	x0, [x8, #8]
  404690:	bl	402660 <free@plt>
  404694:	ldr	x0, [sp, #8]
  404698:	bl	402660 <free@plt>
  40469c:	b	404664 <ferror@plt+0x1d94>
  4046a0:	ldur	x8, [x29, #-32]
  4046a4:	ldr	x8, [x8]
  4046a8:	stur	x8, [x29, #-24]
  4046ac:	ldur	x8, [x29, #-32]
  4046b0:	ldr	x0, [x8, #8]
  4046b4:	bl	402660 <free@plt>
  4046b8:	ldur	x0, [x29, #-32]
  4046bc:	bl	402660 <free@plt>
  4046c0:	b	4046d4 <ferror@plt+0x1e04>
  4046c4:	ldur	x8, [x29, #-32]
  4046c8:	ldr	x8, [x8]
  4046cc:	stur	x8, [x29, #-32]
  4046d0:	b	4043a0 <ferror@plt+0x1ad0>
  4046d4:	ldur	x8, [x29, #-16]
  4046d8:	ldr	x8, [x8]
  4046dc:	stur	x8, [x29, #-16]
  4046e0:	b	404390 <ferror@plt+0x1ac0>
  4046e4:	ldp	x29, x30, [sp, #80]
  4046e8:	add	sp, sp, #0x60
  4046ec:	ret
  4046f0:	sub	sp, sp, #0x90
  4046f4:	stp	x29, x30, [sp, #128]
  4046f8:	add	x29, sp, #0x80
  4046fc:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  404700:	add	x8, x8, #0xf20
  404704:	stur	x0, [x29, #-16]
  404708:	stur	x1, [x29, #-24]
  40470c:	ldur	x9, [x29, #-16]
  404710:	add	x9, x9, #0x10
  404714:	stur	x9, [x29, #-32]
  404718:	ldur	x9, [x29, #-16]
  40471c:	ldr	w10, [x9]
  404720:	str	w10, [sp, #44]
  404724:	ldur	x9, [x29, #-16]
  404728:	ldrh	w10, [x9, #4]
  40472c:	cmp	w10, #0x5c
  404730:	str	x8, [sp, #16]
  404734:	b.eq	404740 <ferror@plt+0x1e70>  // b.none
  404738:	stur	wzr, [x29, #-4]
  40473c:	b	4048fc <ferror@plt+0x202c>
  404740:	ldrsw	x8, [sp, #44]
  404744:	subs	x8, x8, #0x1c
  404748:	str	w8, [sp, #44]
  40474c:	ldr	w8, [sp, #44]
  404750:	cmp	w8, #0x0
  404754:	cset	w8, ge  // ge = tcont
  404758:	tbnz	w8, #0, 404768 <ferror@plt+0x1e98>
  40475c:	mov	w8, #0xffffffff            	// #-1
  404760:	stur	w8, [x29, #-4]
  404764:	b	4048fc <ferror@plt+0x202c>
  404768:	ldur	x8, [x29, #-32]
  40476c:	add	x2, x8, #0xc
  404770:	ldr	w3, [sp, #44]
  404774:	add	x8, sp, #0x30
  404778:	mov	x0, x8
  40477c:	mov	w1, #0x5                   	// #5
  404780:	str	x8, [sp, #8]
  404784:	bl	41051c <ferror@plt+0xdc4c>
  404788:	ldr	x8, [sp, #16]
  40478c:	ldrsw	x9, [x8]
  404790:	mov	x10, #0x8                   	// #8
  404794:	mul	x9, x10, x9
  404798:	ldr	x10, [sp, #8]
  40479c:	add	x9, x10, x9
  4047a0:	ldr	x9, [x9]
  4047a4:	cbnz	x9, 4047b0 <ferror@plt+0x1ee0>
  4047a8:	stur	wzr, [x29, #-4]
  4047ac:	b	4048fc <ferror@plt+0x202c>
  4047b0:	mov	x0, #0x1f8                 	// #504
  4047b4:	bl	4023f0 <malloc@plt>
  4047b8:	str	x0, [sp, #32]
  4047bc:	ldr	x8, [sp, #32]
  4047c0:	cbnz	x8, 4047c8 <ferror@plt+0x1ef8>
  4047c4:	bl	4025b0 <abort@plt>
  4047c8:	ldur	x8, [x29, #-32]
  4047cc:	ldr	w9, [x8, #4]
  4047d0:	ldr	x8, [sp, #32]
  4047d4:	str	w9, [x8, #16]
  4047d8:	ldur	x8, [x29, #-32]
  4047dc:	ldr	w0, [x8, #4]
  4047e0:	bl	409e2c <ferror@plt+0x755c>
  4047e4:	bl	402550 <strdup@plt>
  4047e8:	ldr	x8, [sp, #32]
  4047ec:	str	x0, [x8, #8]
  4047f0:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  4047f4:	add	x8, x8, #0xf08
  4047f8:	ldr	w9, [x8]
  4047fc:	mov	w10, #0xffff                	// #65535
  404800:	cmp	w9, w10
  404804:	b.ne	40483c <ferror@plt+0x1f6c>  // b.any
  404808:	ldr	x8, [sp, #32]
  40480c:	add	x0, x8, #0x18
  404810:	ldr	x8, [sp, #16]
  404814:	ldrsw	x9, [x8]
  404818:	mov	x10, #0x8                   	// #8
  40481c:	mul	x9, x10, x9
  404820:	add	x10, sp, #0x30
  404824:	add	x9, x10, x9
  404828:	ldr	x9, [x9]
  40482c:	add	x1, x9, #0x4
  404830:	mov	x2, #0xc0                  	// #192
  404834:	bl	4021e0 <memcpy@plt>
  404838:	b	4048c4 <ferror@plt+0x1ff4>
  40483c:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  404840:	add	x8, x8, #0xf08
  404844:	ldr	w0, [x8]
  404848:	ldr	x8, [sp, #16]
  40484c:	ldrsw	x9, [x8]
  404850:	mov	x10, #0x8                   	// #8
  404854:	mul	x9, x10, x9
  404858:	add	x11, sp, #0x30
  40485c:	add	x9, x11, x9
  404860:	ldr	x9, [x9]
  404864:	add	x1, x9, #0x4
  404868:	ldrsw	x9, [x8]
  40486c:	mul	x9, x10, x9
  404870:	add	x9, x11, x9
  404874:	ldr	x9, [x9]
  404878:	ldrh	w12, [x9]
  40487c:	mov	w2, w12
  404880:	sxtw	x9, w2
  404884:	subs	x9, x9, #0x4
  404888:	mov	w2, w9
  40488c:	bl	4106ec <ferror@plt+0xde1c>
  404890:	str	x0, [sp, #24]
  404894:	ldr	x8, [sp, #24]
  404898:	cbnz	x8, 4048ac <ferror@plt+0x1fdc>
  40489c:	ldr	x0, [sp, #32]
  4048a0:	bl	402660 <free@plt>
  4048a4:	stur	wzr, [x29, #-4]
  4048a8:	b	4048fc <ferror@plt+0x202c>
  4048ac:	ldr	x8, [sp, #32]
  4048b0:	add	x0, x8, #0x18
  4048b4:	ldr	x8, [sp, #24]
  4048b8:	add	x1, x8, #0x4
  4048bc:	mov	x2, #0xc0                  	// #192
  4048c0:	bl	4021e0 <memcpy@plt>
  4048c4:	ldr	x8, [sp, #32]
  4048c8:	add	x0, x8, #0xd8
  4048cc:	mov	w9, wzr
  4048d0:	mov	w1, w9
  4048d4:	mov	x2, #0xc0                  	// #192
  4048d8:	bl	402480 <memset@plt>
  4048dc:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  4048e0:	add	x8, x8, #0xf18
  4048e4:	ldr	x10, [x8]
  4048e8:	ldr	x11, [sp, #32]
  4048ec:	str	x10, [x11]
  4048f0:	ldr	x10, [sp, #32]
  4048f4:	str	x10, [x8]
  4048f8:	stur	wzr, [x29, #-4]
  4048fc:	ldur	w0, [x29, #-4]
  404900:	ldp	x29, x30, [sp, #128]
  404904:	add	sp, sp, #0x90
  404908:	ret
  40490c:	stp	x29, x30, [sp, #-32]!
  404910:	str	x28, [sp, #16]
  404914:	mov	x29, sp
  404918:	sub	sp, sp, #0x200
  40491c:	sub	x8, x29, #0x20
  404920:	str	x0, [x8, #16]
  404924:	str	x1, [x8, #8]
  404928:	ldr	x9, [x8, #16]
  40492c:	add	x9, x9, #0x10
  404930:	str	x9, [x8]
  404934:	ldr	x9, [x8, #16]
  404938:	ldr	w10, [x9]
  40493c:	str	w10, [sp, #44]
  404940:	ldr	x9, [x8, #16]
  404944:	ldrh	w10, [x9, #4]
  404948:	cmp	w10, #0x10
  40494c:	str	x8, [sp, #16]
  404950:	b.eq	40495c <ferror@plt+0x208c>  // b.none
  404954:	stur	wzr, [x29, #-4]
  404958:	b	404ac4 <ferror@plt+0x21f4>
  40495c:	ldrsw	x8, [sp, #44]
  404960:	subs	x8, x8, #0x20
  404964:	str	w8, [sp, #44]
  404968:	ldr	w8, [sp, #44]
  40496c:	cmp	w8, #0x0
  404970:	cset	w8, ge  // ge = tcont
  404974:	tbnz	w8, #0, 404984 <ferror@plt+0x20b4>
  404978:	mov	w8, #0xffffffff            	// #-1
  40497c:	stur	w8, [x29, #-4]
  404980:	b	404ac4 <ferror@plt+0x21f4>
  404984:	ldr	x8, [sp, #16]
  404988:	ldr	x9, [x8]
  40498c:	ldr	w10, [x9, #8]
  404990:	and	w10, w10, #0x1
  404994:	cbnz	w10, 4049a0 <ferror@plt+0x20d0>
  404998:	stur	wzr, [x29, #-4]
  40499c:	b	404ac4 <ferror@plt+0x21f4>
  4049a0:	ldr	x8, [sp, #16]
  4049a4:	ldr	x9, [x8]
  4049a8:	add	x2, x9, #0x10
  4049ac:	ldr	w3, [sp, #44]
  4049b0:	add	x9, sp, #0x30
  4049b4:	mov	x0, x9
  4049b8:	mov	w1, #0x35                  	// #53
  4049bc:	str	x9, [sp, #8]
  4049c0:	bl	41051c <ferror@plt+0xdc4c>
  4049c4:	ldr	x8, [sp, #8]
  4049c8:	ldr	x9, [x8, #24]
  4049cc:	cbz	x9, 4049dc <ferror@plt+0x210c>
  4049d0:	add	x8, sp, #0x30
  4049d4:	ldr	x8, [x8, #56]
  4049d8:	cbnz	x8, 4049e4 <ferror@plt+0x2114>
  4049dc:	stur	wzr, [x29, #-4]
  4049e0:	b	404ac4 <ferror@plt+0x21f4>
  4049e4:	mov	x0, #0x1f8                 	// #504
  4049e8:	bl	4023f0 <malloc@plt>
  4049ec:	str	x0, [sp, #32]
  4049f0:	ldr	x8, [sp, #32]
  4049f4:	cbnz	x8, 4049fc <ferror@plt+0x212c>
  4049f8:	bl	4025b0 <abort@plt>
  4049fc:	ldr	x8, [sp, #16]
  404a00:	ldr	x9, [x8]
  404a04:	ldr	w10, [x9, #4]
  404a08:	ldr	x9, [sp, #32]
  404a0c:	str	w10, [x9, #16]
  404a10:	add	x9, sp, #0x30
  404a14:	ldr	x11, [x9, #24]
  404a18:	add	x0, x11, #0x4
  404a1c:	str	x9, [sp]
  404a20:	bl	402550 <strdup@plt>
  404a24:	ldr	x8, [sp, #32]
  404a28:	str	x0, [x8, #8]
  404a2c:	ldr	x8, [sp, #32]
  404a30:	add	x0, x8, #0x198
  404a34:	ldr	x8, [sp]
  404a38:	ldr	x9, [x8, #56]
  404a3c:	add	x1, x9, #0x4
  404a40:	mov	x2, #0x60                  	// #96
  404a44:	bl	4021e0 <memcpy@plt>
  404a48:	ldr	x8, [sp, #32]
  404a4c:	add	x0, x8, #0xd8
  404a50:	mov	w10, wzr
  404a54:	mov	w1, w10
  404a58:	mov	x2, #0xc0                  	// #192
  404a5c:	bl	402480 <memset@plt>
  404a60:	str	wzr, [sp, #28]
  404a64:	ldrsw	x8, [sp, #28]
  404a68:	cmp	x8, #0x18
  404a6c:	b.cs	404aa4 <ferror@plt+0x21d4>  // b.hs, b.nlast
  404a70:	ldr	x8, [sp, #32]
  404a74:	add	x8, x8, #0x198
  404a78:	ldrsw	x9, [sp, #28]
  404a7c:	ldr	w10, [x8, x9, lsl #2]
  404a80:	mov	w8, w10
  404a84:	ldr	x9, [sp, #32]
  404a88:	add	x9, x9, #0x18
  404a8c:	ldrsw	x11, [sp, #28]
  404a90:	str	x8, [x9, x11, lsl #3]
  404a94:	ldr	w8, [sp, #28]
  404a98:	add	w8, w8, #0x1
  404a9c:	str	w8, [sp, #28]
  404aa0:	b	404a64 <ferror@plt+0x2194>
  404aa4:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  404aa8:	add	x8, x8, #0xf18
  404aac:	ldr	x9, [x8]
  404ab0:	ldr	x10, [sp, #32]
  404ab4:	str	x9, [x10]
  404ab8:	ldr	x9, [sp, #32]
  404abc:	str	x9, [x8]
  404ac0:	stur	wzr, [x29, #-4]
  404ac4:	ldur	w0, [x29, #-4]
  404ac8:	add	sp, sp, #0x200
  404acc:	ldr	x28, [sp, #16]
  404ad0:	ldp	x29, x30, [sp], #32
  404ad4:	ret
  404ad8:	sub	sp, sp, #0x80
  404adc:	stp	x29, x30, [sp, #112]
  404ae0:	add	x29, sp, #0x70
  404ae4:	adrp	x1, 411000 <ferror@plt+0xe730>
  404ae8:	add	x1, x1, #0xa75
  404aec:	adrp	x2, 427000 <stdout@@GLIBC_2.17+0x3b50>
  404af0:	add	x2, x2, #0xf4c
  404af4:	adrp	x8, 411000 <ferror@plt+0xe730>
  404af8:	add	x8, x8, #0xa7a
  404afc:	adrp	x9, 411000 <ferror@plt+0xe730>
  404b00:	add	x9, x9, #0xa81
  404b04:	adrp	x10, 411000 <ferror@plt+0xe730>
  404b08:	add	x10, x10, #0xa8b
  404b0c:	adrp	x11, 411000 <ferror@plt+0xe730>
  404b10:	add	x11, x11, #0xa95
  404b14:	adrp	x12, 411000 <ferror@plt+0xe730>
  404b18:	add	x12, x12, #0xa9d
  404b1c:	adrp	x13, 411000 <ferror@plt+0xe730>
  404b20:	add	x13, x13, #0xaa2
  404b24:	adrp	x14, 411000 <ferror@plt+0xe730>
  404b28:	add	x14, x14, #0xaaa
  404b2c:	adrp	x15, 411000 <ferror@plt+0xe730>
  404b30:	add	x15, x15, #0xab2
  404b34:	adrp	x16, 411000 <ferror@plt+0xe730>
  404b38:	add	x16, x16, #0xabc
  404b3c:	adrp	x17, 427000 <stdout@@GLIBC_2.17+0x3b50>
  404b40:	add	x17, x17, #0xf28
  404b44:	adrp	x18, 412000 <ferror@plt+0xf730>
  404b48:	add	x18, x18, #0x775
  404b4c:	stur	x0, [x29, #-8]
  404b50:	ldur	x0, [x29, #-8]
  404b54:	stur	x8, [x29, #-16]
  404b58:	stur	x9, [x29, #-24]
  404b5c:	stur	x10, [x29, #-32]
  404b60:	stur	x11, [x29, #-40]
  404b64:	stur	x12, [x29, #-48]
  404b68:	str	x13, [sp, #56]
  404b6c:	str	x14, [sp, #48]
  404b70:	str	x15, [sp, #40]
  404b74:	str	x16, [sp, #32]
  404b78:	str	x17, [sp, #24]
  404b7c:	str	x18, [sp, #16]
  404b80:	bl	402890 <fprintf@plt>
  404b84:	ldur	x8, [x29, #-8]
  404b88:	mov	x0, x8
  404b8c:	ldur	x1, [x29, #-16]
  404b90:	ldur	x2, [x29, #-24]
  404b94:	bl	402890 <fprintf@plt>
  404b98:	ldur	x8, [x29, #-8]
  404b9c:	mov	x0, x8
  404ba0:	ldur	x1, [x29, #-32]
  404ba4:	ldur	x2, [x29, #-40]
  404ba8:	ldur	x3, [x29, #-48]
  404bac:	bl	402890 <fprintf@plt>
  404bb0:	ldur	x8, [x29, #-8]
  404bb4:	mov	x0, x8
  404bb8:	ldur	x1, [x29, #-32]
  404bbc:	ldr	x2, [sp, #56]
  404bc0:	ldur	x3, [x29, #-48]
  404bc4:	bl	402890 <fprintf@plt>
  404bc8:	ldur	x8, [x29, #-8]
  404bcc:	mov	x0, x8
  404bd0:	ldur	x1, [x29, #-32]
  404bd4:	ldr	x2, [sp, #48]
  404bd8:	ldur	x3, [x29, #-48]
  404bdc:	bl	402890 <fprintf@plt>
  404be0:	ldur	x8, [x29, #-8]
  404be4:	mov	x0, x8
  404be8:	ldr	x1, [sp, #40]
  404bec:	ldr	x2, [sp, #32]
  404bf0:	ldur	x3, [x29, #-48]
  404bf4:	bl	402890 <fprintf@plt>
  404bf8:	ldr	x8, [sp, #24]
  404bfc:	ldr	w4, [x8]
  404c00:	cbnz	w4, 404c94 <ferror@plt+0x23c4>
  404c04:	ldur	x0, [x29, #-8]
  404c08:	ldur	x1, [x29, #-16]
  404c0c:	ldr	x2, [sp, #16]
  404c10:	bl	402890 <fprintf@plt>
  404c14:	ldur	x8, [x29, #-8]
  404c18:	mov	x0, x8
  404c1c:	ldur	x1, [x29, #-32]
  404c20:	adrp	x2, 411000 <ferror@plt+0xe730>
  404c24:	add	x2, x2, #0xac4
  404c28:	adrp	x8, 411000 <ferror@plt+0xe730>
  404c2c:	add	x8, x8, #0xae7
  404c30:	mov	x3, x8
  404c34:	str	x8, [sp, #8]
  404c38:	bl	402890 <fprintf@plt>
  404c3c:	ldur	x8, [x29, #-8]
  404c40:	mov	x0, x8
  404c44:	ldur	x1, [x29, #-32]
  404c48:	adrp	x2, 411000 <ferror@plt+0xe730>
  404c4c:	add	x2, x2, #0xacc
  404c50:	ldr	x3, [sp, #8]
  404c54:	bl	402890 <fprintf@plt>
  404c58:	ldur	x8, [x29, #-8]
  404c5c:	mov	x0, x8
  404c60:	ldur	x1, [x29, #-32]
  404c64:	adrp	x2, 411000 <ferror@plt+0xe730>
  404c68:	add	x2, x2, #0xad4
  404c6c:	ldur	x3, [x29, #-48]
  404c70:	bl	402890 <fprintf@plt>
  404c74:	ldur	x8, [x29, #-8]
  404c78:	mov	x0, x8
  404c7c:	ldr	x1, [sp, #40]
  404c80:	adrp	x2, 411000 <ferror@plt+0xe730>
  404c84:	add	x2, x2, #0xadc
  404c88:	ldur	x3, [x29, #-48]
  404c8c:	bl	402890 <fprintf@plt>
  404c90:	b	404ea0 <ferror@plt+0x25d0>
  404c94:	ldur	x0, [x29, #-8]
  404c98:	ldur	x1, [x29, #-16]
  404c9c:	ldr	x2, [sp, #16]
  404ca0:	bl	402890 <fprintf@plt>
  404ca4:	ldur	x8, [x29, #-8]
  404ca8:	mov	x0, x8
  404cac:	ldur	x1, [x29, #-32]
  404cb0:	adrp	x2, 411000 <ferror@plt+0xe730>
  404cb4:	add	x2, x2, #0xac4
  404cb8:	ldur	x3, [x29, #-48]
  404cbc:	bl	402890 <fprintf@plt>
  404cc0:	ldur	x8, [x29, #-8]
  404cc4:	mov	x0, x8
  404cc8:	ldur	x1, [x29, #-32]
  404ccc:	adrp	x2, 411000 <ferror@plt+0xe730>
  404cd0:	add	x2, x2, #0xae4
  404cd4:	ldur	x3, [x29, #-48]
  404cd8:	bl	402890 <fprintf@plt>
  404cdc:	ldur	x8, [x29, #-8]
  404ce0:	mov	x0, x8
  404ce4:	ldur	x1, [x29, #-32]
  404ce8:	adrp	x2, 411000 <ferror@plt+0xe730>
  404cec:	add	x2, x2, #0xad4
  404cf0:	ldur	x3, [x29, #-48]
  404cf4:	bl	402890 <fprintf@plt>
  404cf8:	ldur	x8, [x29, #-8]
  404cfc:	mov	x0, x8
  404d00:	ldr	x1, [sp, #40]
  404d04:	adrp	x2, 411000 <ferror@plt+0xe730>
  404d08:	add	x2, x2, #0xaec
  404d0c:	ldur	x3, [x29, #-48]
  404d10:	bl	402890 <fprintf@plt>
  404d14:	ldur	x8, [x29, #-8]
  404d18:	mov	x0, x8
  404d1c:	ldur	x1, [x29, #-16]
  404d20:	ldr	x2, [sp, #16]
  404d24:	bl	402890 <fprintf@plt>
  404d28:	ldur	x8, [x29, #-8]
  404d2c:	mov	x0, x8
  404d30:	ldur	x1, [x29, #-32]
  404d34:	adrp	x2, 411000 <ferror@plt+0xe730>
  404d38:	add	x2, x2, #0xaf4
  404d3c:	ldur	x3, [x29, #-48]
  404d40:	bl	402890 <fprintf@plt>
  404d44:	ldur	x8, [x29, #-8]
  404d48:	mov	x0, x8
  404d4c:	ldur	x1, [x29, #-32]
  404d50:	adrp	x2, 411000 <ferror@plt+0xe730>
  404d54:	add	x2, x2, #0xafb
  404d58:	ldur	x3, [x29, #-48]
  404d5c:	bl	402890 <fprintf@plt>
  404d60:	ldur	x8, [x29, #-8]
  404d64:	mov	x0, x8
  404d68:	ldur	x1, [x29, #-32]
  404d6c:	adrp	x2, 411000 <ferror@plt+0xe730>
  404d70:	add	x2, x2, #0xb02
  404d74:	ldur	x3, [x29, #-48]
  404d78:	bl	402890 <fprintf@plt>
  404d7c:	ldur	x8, [x29, #-8]
  404d80:	mov	x0, x8
  404d84:	ldr	x1, [sp, #40]
  404d88:	adrp	x2, 411000 <ferror@plt+0xe730>
  404d8c:	add	x2, x2, #0xb0a
  404d90:	ldur	x3, [x29, #-48]
  404d94:	bl	402890 <fprintf@plt>
  404d98:	ldur	x8, [x29, #-8]
  404d9c:	mov	x0, x8
  404da0:	ldur	x1, [x29, #-16]
  404da4:	ldr	x2, [sp, #16]
  404da8:	bl	402890 <fprintf@plt>
  404dac:	ldur	x8, [x29, #-8]
  404db0:	mov	x0, x8
  404db4:	ldur	x1, [x29, #-32]
  404db8:	adrp	x2, 411000 <ferror@plt+0xe730>
  404dbc:	add	x2, x2, #0xacc
  404dc0:	ldur	x3, [x29, #-48]
  404dc4:	bl	402890 <fprintf@plt>
  404dc8:	ldur	x8, [x29, #-8]
  404dcc:	mov	x0, x8
  404dd0:	ldur	x1, [x29, #-32]
  404dd4:	adrp	x2, 411000 <ferror@plt+0xe730>
  404dd8:	add	x2, x2, #0xb12
  404ddc:	ldur	x3, [x29, #-48]
  404de0:	bl	402890 <fprintf@plt>
  404de4:	ldur	x8, [x29, #-8]
  404de8:	mov	x0, x8
  404dec:	ldur	x1, [x29, #-32]
  404df0:	adrp	x2, 411000 <ferror@plt+0xe730>
  404df4:	add	x2, x2, #0xadc
  404df8:	ldur	x3, [x29, #-48]
  404dfc:	bl	402890 <fprintf@plt>
  404e00:	ldur	x8, [x29, #-8]
  404e04:	mov	x0, x8
  404e08:	ldr	x1, [sp, #40]
  404e0c:	adrp	x2, 411000 <ferror@plt+0xe730>
  404e10:	add	x2, x2, #0xb1a
  404e14:	ldur	x3, [x29, #-48]
  404e18:	bl	402890 <fprintf@plt>
  404e1c:	ldur	x8, [x29, #-8]
  404e20:	mov	x0, x8
  404e24:	ldur	x1, [x29, #-16]
  404e28:	ldr	x2, [sp, #16]
  404e2c:	bl	402890 <fprintf@plt>
  404e30:	ldur	x8, [x29, #-8]
  404e34:	mov	x0, x8
  404e38:	ldur	x1, [x29, #-32]
  404e3c:	adrp	x2, 411000 <ferror@plt+0xe730>
  404e40:	add	x2, x2, #0xb22
  404e44:	ldur	x3, [x29, #-48]
  404e48:	bl	402890 <fprintf@plt>
  404e4c:	ldur	x8, [x29, #-8]
  404e50:	mov	x0, x8
  404e54:	ldur	x1, [x29, #-32]
  404e58:	adrp	x2, 411000 <ferror@plt+0xe730>
  404e5c:	add	x2, x2, #0xb2a
  404e60:	ldur	x3, [x29, #-48]
  404e64:	bl	402890 <fprintf@plt>
  404e68:	ldur	x8, [x29, #-8]
  404e6c:	mov	x0, x8
  404e70:	ldur	x1, [x29, #-32]
  404e74:	adrp	x2, 411000 <ferror@plt+0xe730>
  404e78:	add	x2, x2, #0xb32
  404e7c:	ldur	x3, [x29, #-48]
  404e80:	bl	402890 <fprintf@plt>
  404e84:	ldur	x8, [x29, #-8]
  404e88:	mov	x0, x8
  404e8c:	ldr	x1, [sp, #40]
  404e90:	adrp	x2, 411000 <ferror@plt+0xe730>
  404e94:	add	x2, x2, #0xb3a
  404e98:	ldur	x3, [x29, #-48]
  404e9c:	bl	402890 <fprintf@plt>
  404ea0:	ldp	x29, x30, [sp, #112]
  404ea4:	add	sp, sp, #0x80
  404ea8:	ret
  404eac:	sub	sp, sp, #0x30
  404eb0:	stp	x29, x30, [sp, #32]
  404eb4:	add	x29, sp, #0x20
  404eb8:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  404ebc:	add	x8, x8, #0xf48
  404ec0:	str	x0, [sp, #16]
  404ec4:	ldr	w9, [x8]
  404ec8:	cbnz	w9, 404ed8 <ferror@plt+0x2608>
  404ecc:	mov	w8, #0x1                   	// #1
  404ed0:	stur	w8, [x29, #-4]
  404ed4:	b	404f48 <ferror@plt+0x2678>
  404ed8:	str	wzr, [sp, #12]
  404edc:	ldr	w8, [sp, #12]
  404ee0:	adrp	x9, 427000 <stdout@@GLIBC_2.17+0x3b50>
  404ee4:	add	x9, x9, #0xf48
  404ee8:	ldr	w10, [x9]
  404eec:	cmp	w8, w10
  404ef0:	b.ge	404f44 <ferror@plt+0x2674>  // b.tcont
  404ef4:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  404ef8:	add	x8, x8, #0xfd8
  404efc:	ldr	x8, [x8]
  404f00:	ldrsw	x9, [sp, #12]
  404f04:	mov	x10, #0x8                   	// #8
  404f08:	mul	x9, x10, x9
  404f0c:	add	x8, x8, x9
  404f10:	ldr	x0, [x8]
  404f14:	ldr	x1, [sp, #16]
  404f18:	mov	w11, wzr
  404f1c:	mov	w2, w11
  404f20:	bl	4026f0 <fnmatch@plt>
  404f24:	cbnz	w0, 404f34 <ferror@plt+0x2664>
  404f28:	mov	w8, #0x1                   	// #1
  404f2c:	stur	w8, [x29, #-4]
  404f30:	b	404f48 <ferror@plt+0x2678>
  404f34:	ldr	w8, [sp, #12]
  404f38:	add	w8, w8, #0x1
  404f3c:	str	w8, [sp, #12]
  404f40:	b	404edc <ferror@plt+0x260c>
  404f44:	stur	wzr, [x29, #-4]
  404f48:	ldur	w0, [x29, #-4]
  404f4c:	ldp	x29, x30, [sp, #32]
  404f50:	add	sp, sp, #0x30
  404f54:	ret
  404f58:	sub	sp, sp, #0x40
  404f5c:	stp	x29, x30, [sp, #48]
  404f60:	add	x29, sp, #0x30
  404f64:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  404f68:	add	x8, x8, #0xf28
  404f6c:	mov	w9, #0x14                  	// #20
  404f70:	mov	w10, #0xa                   	// #10
  404f74:	stur	x0, [x29, #-8]
  404f78:	stur	x1, [x29, #-16]
  404f7c:	str	x2, [sp, #24]
  404f80:	ldr	w11, [x8]
  404f84:	cmp	w11, #0x0
  404f88:	csel	w9, w9, w10, ne  // ne = any
  404f8c:	str	w9, [sp, #16]
  404f90:	ldur	x0, [x29, #-8]
  404f94:	ldur	x8, [x29, #-16]
  404f98:	ldr	x1, [x8, #8]
  404f9c:	bl	40b034 <ferror@plt+0x8764>
  404fa0:	ldur	x0, [x29, #-8]
  404fa4:	bl	40b3c4 <ferror@plt+0x8af4>
  404fa8:	str	wzr, [sp, #20]
  404fac:	ldr	w8, [sp, #20]
  404fb0:	ldr	w9, [sp, #16]
  404fb4:	mov	w10, #0x0                   	// #0
  404fb8:	cmp	w8, w9
  404fbc:	str	w10, [sp, #12]
  404fc0:	b.ge	404fec <ferror@plt+0x271c>  // b.tcont
  404fc4:	ldrsw	x8, [sp, #20]
  404fc8:	mov	x9, #0x8                   	// #8
  404fcc:	mul	x8, x9, x8
  404fd0:	adrp	x9, 423000 <ferror@plt+0x20730>
  404fd4:	add	x9, x9, #0x390
  404fd8:	add	x8, x9, x8
  404fdc:	ldr	x8, [x8]
  404fe0:	cmp	x8, #0x0
  404fe4:	cset	w10, ne  // ne = any
  404fe8:	str	w10, [sp, #12]
  404fec:	ldr	w8, [sp, #12]
  404ff0:	tbnz	w8, #0, 404ff8 <ferror@plt+0x2728>
  404ff4:	b	40503c <ferror@plt+0x276c>
  404ff8:	ldur	x0, [x29, #-8]
  404ffc:	ldrsw	x8, [sp, #20]
  405000:	mov	x9, #0x8                   	// #8
  405004:	mul	x8, x9, x8
  405008:	adrp	x9, 423000 <ferror@plt+0x20730>
  40500c:	add	x9, x9, #0x390
  405010:	add	x8, x9, x8
  405014:	ldr	x1, [x8]
  405018:	ldr	x8, [sp, #24]
  40501c:	ldrsw	x9, [sp, #20]
  405020:	ldr	x8, [x8, x9, lsl #3]
  405024:	mov	w2, w8
  405028:	bl	40b950 <ferror@plt+0x9080>
  40502c:	ldr	w8, [sp, #20]
  405030:	add	w8, w8, #0x1
  405034:	str	w8, [sp, #20]
  405038:	b	404fac <ferror@plt+0x26dc>
  40503c:	ldur	x0, [x29, #-8]
  405040:	bl	40b448 <ferror@plt+0x8b78>
  405044:	ldp	x29, x30, [sp, #48]
  405048:	add	sp, sp, #0x40
  40504c:	ret
  405050:	sub	sp, sp, #0x50
  405054:	stp	x29, x30, [sp, #64]
  405058:	add	x29, sp, #0x40
  40505c:	adrp	x8, 411000 <ferror@plt+0xe730>
  405060:	add	x8, x8, #0xa7a
  405064:	adrp	x9, 412000 <ferror@plt+0xf730>
  405068:	add	x9, x9, #0x774
  40506c:	adrp	x10, 412000 <ferror@plt+0xf730>
  405070:	add	x10, x10, #0x775
  405074:	stur	x0, [x29, #-8]
  405078:	stur	x1, [x29, #-16]
  40507c:	stur	x2, [x29, #-24]
  405080:	ldur	x0, [x29, #-8]
  405084:	ldur	x11, [x29, #-16]
  405088:	ldr	x2, [x11, #8]
  40508c:	mov	x1, x8
  405090:	str	x8, [sp, #24]
  405094:	str	x9, [sp, #16]
  405098:	str	x10, [sp, #8]
  40509c:	bl	402890 <fprintf@plt>
  4050a0:	stur	wzr, [x29, #-28]
  4050a4:	ldur	w8, [x29, #-28]
  4050a8:	cmp	w8, #0x4
  4050ac:	b.ge	4050d8 <ferror@plt+0x2808>  // b.tcont
  4050b0:	ldur	x0, [x29, #-8]
  4050b4:	ldur	x1, [x29, #-24]
  4050b8:	ldur	x8, [x29, #-16]
  4050bc:	add	x2, x8, #0xd8
  4050c0:	ldur	w3, [x29, #-28]
  4050c4:	bl	405388 <ferror@plt+0x2ab8>
  4050c8:	ldur	w8, [x29, #-28]
  4050cc:	add	w8, w8, #0x1
  4050d0:	stur	w8, [x29, #-28]
  4050d4:	b	4050a4 <ferror@plt+0x27d4>
  4050d8:	ldur	x0, [x29, #-8]
  4050dc:	ldr	x1, [sp, #16]
  4050e0:	bl	402890 <fprintf@plt>
  4050e4:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  4050e8:	add	x8, x8, #0xf28
  4050ec:	ldr	w9, [x8]
  4050f0:	cbnz	w9, 405170 <ferror@plt+0x28a0>
  4050f4:	ldur	x0, [x29, #-8]
  4050f8:	ldr	x1, [sp, #24]
  4050fc:	ldr	x2, [sp, #8]
  405100:	bl	402890 <fprintf@plt>
  405104:	ldur	x8, [x29, #-8]
  405108:	ldur	x1, [x29, #-24]
  40510c:	mov	x0, x8
  405110:	mov	w2, #0x4                   	// #4
  405114:	mov	w3, #0x6                   	// #6
  405118:	bl	405570 <ferror@plt+0x2ca0>
  40511c:	ldur	x0, [x29, #-8]
  405120:	ldur	x1, [x29, #-24]
  405124:	mov	w2, #0x5                   	// #5
  405128:	mov	w3, #0x7                   	// #7
  40512c:	bl	405570 <ferror@plt+0x2ca0>
  405130:	ldur	x0, [x29, #-8]
  405134:	ldur	x1, [x29, #-24]
  405138:	ldur	x8, [x29, #-16]
  40513c:	add	x2, x8, #0xd8
  405140:	mov	w3, #0xb                   	// #11
  405144:	bl	405388 <ferror@plt+0x2ab8>
  405148:	ldur	x0, [x29, #-8]
  40514c:	ldur	x1, [x29, #-24]
  405150:	ldur	x8, [x29, #-16]
  405154:	add	x2, x8, #0xd8
  405158:	mov	w3, #0x9                   	// #9
  40515c:	bl	405388 <ferror@plt+0x2ab8>
  405160:	ldur	x0, [x29, #-8]
  405164:	ldr	x1, [sp, #16]
  405168:	bl	402890 <fprintf@plt>
  40516c:	b	40537c <ferror@plt+0x2aac>
  405170:	ldur	x0, [x29, #-8]
  405174:	ldr	x1, [sp, #24]
  405178:	ldr	x2, [sp, #8]
  40517c:	bl	402890 <fprintf@plt>
  405180:	ldur	x8, [x29, #-8]
  405184:	ldur	x1, [x29, #-24]
  405188:	ldur	x9, [x29, #-16]
  40518c:	add	x2, x9, #0xd8
  405190:	mov	x0, x8
  405194:	mov	w3, #0x4                   	// #4
  405198:	bl	405388 <ferror@plt+0x2ab8>
  40519c:	ldur	x0, [x29, #-8]
  4051a0:	ldur	x1, [x29, #-24]
  4051a4:	ldur	x8, [x29, #-16]
  4051a8:	add	x2, x8, #0xd8
  4051ac:	mov	w3, #0x6                   	// #6
  4051b0:	bl	405388 <ferror@plt+0x2ab8>
  4051b4:	ldur	x0, [x29, #-8]
  4051b8:	ldur	x1, [x29, #-24]
  4051bc:	ldur	x8, [x29, #-16]
  4051c0:	add	x2, x8, #0xd8
  4051c4:	mov	w3, #0xb                   	// #11
  4051c8:	bl	405388 <ferror@plt+0x2ab8>
  4051cc:	ldur	x0, [x29, #-8]
  4051d0:	ldur	x1, [x29, #-24]
  4051d4:	ldur	x8, [x29, #-16]
  4051d8:	add	x2, x8, #0xd8
  4051dc:	mov	w3, #0xa                   	// #10
  4051e0:	bl	405388 <ferror@plt+0x2ab8>
  4051e4:	ldur	x0, [x29, #-8]
  4051e8:	ldr	x1, [sp, #16]
  4051ec:	bl	402890 <fprintf@plt>
  4051f0:	ldur	x8, [x29, #-8]
  4051f4:	mov	x0, x8
  4051f8:	ldr	x1, [sp, #24]
  4051fc:	ldr	x2, [sp, #8]
  405200:	bl	402890 <fprintf@plt>
  405204:	ldur	x8, [x29, #-8]
  405208:	ldur	x1, [x29, #-24]
  40520c:	ldur	x9, [x29, #-16]
  405210:	add	x2, x9, #0xd8
  405214:	mov	x0, x8
  405218:	mov	w3, #0xc                   	// #12
  40521c:	bl	405388 <ferror@plt+0x2ab8>
  405220:	ldur	x0, [x29, #-8]
  405224:	ldur	x1, [x29, #-24]
  405228:	ldur	x8, [x29, #-16]
  40522c:	add	x2, x8, #0xd8
  405230:	mov	w3, #0xd                   	// #13
  405234:	bl	405388 <ferror@plt+0x2ab8>
  405238:	ldur	x0, [x29, #-8]
  40523c:	ldur	x1, [x29, #-24]
  405240:	ldur	x8, [x29, #-16]
  405244:	add	x2, x8, #0xd8
  405248:	mov	w3, #0xe                   	// #14
  40524c:	bl	405388 <ferror@plt+0x2ab8>
  405250:	ldur	x0, [x29, #-8]
  405254:	ldur	x1, [x29, #-24]
  405258:	ldur	x8, [x29, #-16]
  40525c:	add	x2, x8, #0xd8
  405260:	mov	w3, #0xf                   	// #15
  405264:	bl	405388 <ferror@plt+0x2ab8>
  405268:	ldur	x0, [x29, #-8]
  40526c:	ldr	x1, [sp, #16]
  405270:	bl	402890 <fprintf@plt>
  405274:	ldur	x8, [x29, #-8]
  405278:	mov	x0, x8
  40527c:	ldr	x1, [sp, #24]
  405280:	ldr	x2, [sp, #8]
  405284:	bl	402890 <fprintf@plt>
  405288:	ldur	x8, [x29, #-8]
  40528c:	ldur	x1, [x29, #-24]
  405290:	ldur	x9, [x29, #-16]
  405294:	add	x2, x9, #0xd8
  405298:	mov	x0, x8
  40529c:	mov	w3, #0x5                   	// #5
  4052a0:	bl	405388 <ferror@plt+0x2ab8>
  4052a4:	ldur	x0, [x29, #-8]
  4052a8:	ldur	x1, [x29, #-24]
  4052ac:	ldur	x8, [x29, #-16]
  4052b0:	add	x2, x8, #0xd8
  4052b4:	mov	w3, #0x7                   	// #7
  4052b8:	bl	405388 <ferror@plt+0x2ab8>
  4052bc:	ldur	x0, [x29, #-8]
  4052c0:	ldur	x1, [x29, #-24]
  4052c4:	ldur	x8, [x29, #-16]
  4052c8:	add	x2, x8, #0xd8
  4052cc:	mov	w3, #0x9                   	// #9
  4052d0:	bl	405388 <ferror@plt+0x2ab8>
  4052d4:	ldur	x0, [x29, #-8]
  4052d8:	ldur	x1, [x29, #-24]
  4052dc:	ldur	x8, [x29, #-16]
  4052e0:	add	x2, x8, #0xd8
  4052e4:	mov	w3, #0x11                  	// #17
  4052e8:	bl	405388 <ferror@plt+0x2ab8>
  4052ec:	ldur	x0, [x29, #-8]
  4052f0:	ldr	x1, [sp, #16]
  4052f4:	bl	402890 <fprintf@plt>
  4052f8:	ldur	x8, [x29, #-8]
  4052fc:	mov	x0, x8
  405300:	ldr	x1, [sp, #24]
  405304:	ldr	x2, [sp, #8]
  405308:	bl	402890 <fprintf@plt>
  40530c:	ldur	x8, [x29, #-8]
  405310:	ldur	x1, [x29, #-24]
  405314:	ldur	x9, [x29, #-16]
  405318:	add	x2, x9, #0xd8
  40531c:	mov	x0, x8
  405320:	mov	w3, #0x10                  	// #16
  405324:	bl	405388 <ferror@plt+0x2ab8>
  405328:	ldur	x0, [x29, #-8]
  40532c:	ldur	x1, [x29, #-24]
  405330:	ldur	x8, [x29, #-16]
  405334:	add	x2, x8, #0xd8
  405338:	mov	w3, #0x12                  	// #18
  40533c:	bl	405388 <ferror@plt+0x2ab8>
  405340:	ldur	x0, [x29, #-8]
  405344:	ldur	x1, [x29, #-24]
  405348:	ldur	x8, [x29, #-16]
  40534c:	add	x2, x8, #0xd8
  405350:	mov	w3, #0x13                  	// #19
  405354:	bl	405388 <ferror@plt+0x2ab8>
  405358:	ldur	x0, [x29, #-8]
  40535c:	ldur	x1, [x29, #-24]
  405360:	ldur	x8, [x29, #-16]
  405364:	add	x2, x8, #0xd8
  405368:	mov	w3, #0x14                  	// #20
  40536c:	bl	405388 <ferror@plt+0x2ab8>
  405370:	ldur	x0, [x29, #-8]
  405374:	ldr	x1, [sp, #16]
  405378:	bl	402890 <fprintf@plt>
  40537c:	ldp	x29, x30, [sp, #64]
  405380:	add	sp, sp, #0x50
  405384:	ret
  405388:	sub	sp, sp, #0x80
  40538c:	stp	x29, x30, [sp, #112]
  405390:	add	x29, sp, #0x70
  405394:	mov	x8, #0xca00                	// #51712
  405398:	movk	x8, #0x3b9a, lsl #16
  40539c:	stur	x0, [x29, #-8]
  4053a0:	stur	x1, [x29, #-16]
  4053a4:	stur	x2, [x29, #-24]
  4053a8:	stur	w3, [x29, #-28]
  4053ac:	ldur	x9, [x29, #-16]
  4053b0:	ldursw	x10, [x29, #-28]
  4053b4:	ldr	x9, [x9, x10, lsl #3]
  4053b8:	cmp	x9, x8
  4053bc:	b.ls	4053ec <ferror@plt+0x2b1c>  // b.plast
  4053c0:	ldur	x0, [x29, #-8]
  4053c4:	ldur	x8, [x29, #-16]
  4053c8:	ldursw	x9, [x29, #-28]
  4053cc:	ldr	x8, [x8, x9, lsl #3]
  4053d0:	mov	x9, #0x4240                	// #16960
  4053d4:	movk	x9, #0xf, lsl #16
  4053d8:	udiv	x2, x8, x9
  4053dc:	adrp	x1, 411000 <ferror@plt+0xe730>
  4053e0:	add	x1, x1, #0xc7b
  4053e4:	bl	402890 <fprintf@plt>
  4053e8:	b	40544c <ferror@plt+0x2b7c>
  4053ec:	ldur	x8, [x29, #-16]
  4053f0:	ldursw	x9, [x29, #-28]
  4053f4:	ldr	x8, [x8, x9, lsl #3]
  4053f8:	mov	x9, #0x4240                	// #16960
  4053fc:	movk	x9, #0xf, lsl #16
  405400:	cmp	x8, x9
  405404:	b.ls	405430 <ferror@plt+0x2b60>  // b.plast
  405408:	ldur	x0, [x29, #-8]
  40540c:	ldur	x8, [x29, #-16]
  405410:	ldursw	x9, [x29, #-28]
  405414:	ldr	x8, [x8, x9, lsl #3]
  405418:	mov	x9, #0x3e8                 	// #1000
  40541c:	udiv	x2, x8, x9
  405420:	adrp	x1, 411000 <ferror@plt+0xe730>
  405424:	add	x1, x1, #0xc83
  405428:	bl	402890 <fprintf@plt>
  40542c:	b	40544c <ferror@plt+0x2b7c>
  405430:	ldur	x0, [x29, #-8]
  405434:	ldur	x8, [x29, #-16]
  405438:	ldursw	x9, [x29, #-28]
  40543c:	ldr	x2, [x8, x9, lsl #3]
  405440:	adrp	x1, 411000 <ferror@plt+0xe730>
  405444:	add	x1, x1, #0xc8b
  405448:	bl	402890 <fprintf@plt>
  40544c:	ldur	x8, [x29, #-24]
  405450:	ldursw	x9, [x29, #-28]
  405454:	ldr	d0, [x8, x9, lsl #3]
  405458:	mov	x8, #0x848000000000        	// #145685290680320
  40545c:	movk	x8, #0x412e, lsl #48
  405460:	fmov	d1, x8
  405464:	fcmp	d0, d1
  405468:	cset	w10, gt
  40546c:	tbnz	w10, #0, 405474 <ferror@plt+0x2ba4>
  405470:	b	4054c8 <ferror@plt+0x2bf8>
  405474:	ldur	x8, [x29, #-24]
  405478:	ldursw	x9, [x29, #-28]
  40547c:	ldr	d0, [x8, x9, lsl #3]
  405480:	mov	x8, #0x848000000000        	// #145685290680320
  405484:	movk	x8, #0x412e, lsl #48
  405488:	fmov	d1, x8
  40548c:	fdiv	d0, d0, d1
  405490:	fcvtzu	w2, d0
  405494:	add	x8, sp, #0x14
  405498:	mov	x0, x8
  40549c:	adrp	x1, 411000 <ferror@plt+0xe730>
  4054a0:	add	x1, x1, #0xc92
  4054a4:	str	x8, [sp, #8]
  4054a8:	bl	402300 <sprintf@plt>
  4054ac:	ldur	x8, [x29, #-8]
  4054b0:	mov	x0, x8
  4054b4:	adrp	x1, 411000 <ferror@plt+0xe730>
  4054b8:	add	x1, x1, #0xa8f
  4054bc:	ldr	x2, [sp, #8]
  4054c0:	bl	402890 <fprintf@plt>
  4054c4:	b	405564 <ferror@plt+0x2c94>
  4054c8:	ldur	x8, [x29, #-24]
  4054cc:	ldursw	x9, [x29, #-28]
  4054d0:	ldr	d0, [x8, x9, lsl #3]
  4054d4:	mov	x8, #0x400000000000        	// #70368744177664
  4054d8:	movk	x8, #0x408f, lsl #48
  4054dc:	fmov	d1, x8
  4054e0:	fcmp	d0, d1
  4054e4:	cset	w10, gt
  4054e8:	tbnz	w10, #0, 4054f0 <ferror@plt+0x2c20>
  4054ec:	b	405544 <ferror@plt+0x2c74>
  4054f0:	ldur	x8, [x29, #-24]
  4054f4:	ldursw	x9, [x29, #-28]
  4054f8:	ldr	d0, [x8, x9, lsl #3]
  4054fc:	mov	x8, #0x400000000000        	// #70368744177664
  405500:	movk	x8, #0x408f, lsl #48
  405504:	fmov	d1, x8
  405508:	fdiv	d0, d0, d1
  40550c:	fcvtzu	w2, d0
  405510:	add	x8, sp, #0x14
  405514:	mov	x0, x8
  405518:	adrp	x1, 411000 <ferror@plt+0xe730>
  40551c:	add	x1, x1, #0xc96
  405520:	str	x8, [sp]
  405524:	bl	402300 <sprintf@plt>
  405528:	ldur	x8, [x29, #-8]
  40552c:	mov	x0, x8
  405530:	adrp	x1, 411000 <ferror@plt+0xe730>
  405534:	add	x1, x1, #0xa8f
  405538:	ldr	x2, [sp]
  40553c:	bl	402890 <fprintf@plt>
  405540:	b	405564 <ferror@plt+0x2c94>
  405544:	ldur	x0, [x29, #-8]
  405548:	ldur	x8, [x29, #-24]
  40554c:	ldursw	x9, [x29, #-28]
  405550:	ldr	d0, [x8, x9, lsl #3]
  405554:	fcvtzu	w2, d0
  405558:	adrp	x1, 411000 <ferror@plt+0xe730>
  40555c:	add	x1, x1, #0xc9a
  405560:	bl	402890 <fprintf@plt>
  405564:	ldp	x29, x30, [sp, #112]
  405568:	add	sp, sp, #0x80
  40556c:	ret
  405570:	sub	sp, sp, #0x80
  405574:	stp	x29, x30, [sp, #112]
  405578:	add	x29, sp, #0x70
  40557c:	mov	x8, #0xca00                	// #51712
  405580:	movk	x8, #0x3b9a, lsl #16
  405584:	stur	x0, [x29, #-8]
  405588:	stur	x1, [x29, #-16]
  40558c:	stur	w2, [x29, #-20]
  405590:	stur	w3, [x29, #-24]
  405594:	ldur	x9, [x29, #-16]
  405598:	ldursw	x10, [x29, #-20]
  40559c:	ldr	x9, [x9, x10, lsl #3]
  4055a0:	cmp	x9, x8
  4055a4:	b.ls	4055d4 <ferror@plt+0x2d04>  // b.plast
  4055a8:	ldur	x0, [x29, #-8]
  4055ac:	ldur	x8, [x29, #-16]
  4055b0:	ldursw	x9, [x29, #-20]
  4055b4:	ldr	x8, [x8, x9, lsl #3]
  4055b8:	mov	x9, #0x4240                	// #16960
  4055bc:	movk	x9, #0xf, lsl #16
  4055c0:	udiv	x2, x8, x9
  4055c4:	adrp	x1, 411000 <ferror@plt+0xe730>
  4055c8:	add	x1, x1, #0xc7b
  4055cc:	bl	402890 <fprintf@plt>
  4055d0:	b	405634 <ferror@plt+0x2d64>
  4055d4:	ldur	x8, [x29, #-16]
  4055d8:	ldursw	x9, [x29, #-20]
  4055dc:	ldr	x8, [x8, x9, lsl #3]
  4055e0:	mov	x9, #0x4240                	// #16960
  4055e4:	movk	x9, #0xf, lsl #16
  4055e8:	cmp	x8, x9
  4055ec:	b.ls	405618 <ferror@plt+0x2d48>  // b.plast
  4055f0:	ldur	x0, [x29, #-8]
  4055f4:	ldur	x8, [x29, #-16]
  4055f8:	ldursw	x9, [x29, #-20]
  4055fc:	ldr	x8, [x8, x9, lsl #3]
  405600:	mov	x9, #0x3e8                 	// #1000
  405604:	udiv	x2, x8, x9
  405608:	adrp	x1, 411000 <ferror@plt+0xe730>
  40560c:	add	x1, x1, #0xc83
  405610:	bl	402890 <fprintf@plt>
  405614:	b	405634 <ferror@plt+0x2d64>
  405618:	ldur	x0, [x29, #-8]
  40561c:	ldur	x8, [x29, #-16]
  405620:	ldursw	x9, [x29, #-20]
  405624:	ldr	x2, [x8, x9, lsl #3]
  405628:	adrp	x1, 411000 <ferror@plt+0xe730>
  40562c:	add	x1, x1, #0xc8b
  405630:	bl	402890 <fprintf@plt>
  405634:	ldur	x8, [x29, #-16]
  405638:	ldursw	x9, [x29, #-24]
  40563c:	ldr	x8, [x8, x9, lsl #3]
  405640:	mov	x9, #0xca00                	// #51712
  405644:	movk	x9, #0x3b9a, lsl #16
  405648:	cmp	x8, x9
  40564c:	b.ls	4056a0 <ferror@plt+0x2dd0>  // b.plast
  405650:	ldur	x8, [x29, #-16]
  405654:	ldursw	x9, [x29, #-24]
  405658:	ldr	x8, [x8, x9, lsl #3]
  40565c:	mov	x9, #0x4240                	// #16960
  405660:	movk	x9, #0xf, lsl #16
  405664:	udiv	x8, x8, x9
  405668:	add	x9, sp, #0x18
  40566c:	mov	x0, x9
  405670:	adrp	x1, 411000 <ferror@plt+0xe730>
  405674:	add	x1, x1, #0xc92
  405678:	mov	w2, w8
  40567c:	str	x9, [sp, #16]
  405680:	bl	402300 <sprintf@plt>
  405684:	ldur	x9, [x29, #-8]
  405688:	mov	x0, x9
  40568c:	adrp	x1, 411000 <ferror@plt+0xe730>
  405690:	add	x1, x1, #0xa8f
  405694:	ldr	x2, [sp, #16]
  405698:	bl	402890 <fprintf@plt>
  40569c:	b	405728 <ferror@plt+0x2e58>
  4056a0:	ldur	x8, [x29, #-16]
  4056a4:	ldursw	x9, [x29, #-24]
  4056a8:	ldr	x8, [x8, x9, lsl #3]
  4056ac:	mov	x9, #0x4240                	// #16960
  4056b0:	movk	x9, #0xf, lsl #16
  4056b4:	cmp	x8, x9
  4056b8:	b.ls	405708 <ferror@plt+0x2e38>  // b.plast
  4056bc:	ldur	x8, [x29, #-16]
  4056c0:	ldursw	x9, [x29, #-24]
  4056c4:	ldr	x8, [x8, x9, lsl #3]
  4056c8:	mov	x9, #0x3e8                 	// #1000
  4056cc:	udiv	x8, x8, x9
  4056d0:	add	x9, sp, #0x18
  4056d4:	mov	x0, x9
  4056d8:	adrp	x1, 411000 <ferror@plt+0xe730>
  4056dc:	add	x1, x1, #0xc96
  4056e0:	mov	w2, w8
  4056e4:	str	x9, [sp, #8]
  4056e8:	bl	402300 <sprintf@plt>
  4056ec:	ldur	x9, [x29, #-8]
  4056f0:	mov	x0, x9
  4056f4:	adrp	x1, 411000 <ferror@plt+0xe730>
  4056f8:	add	x1, x1, #0xa8f
  4056fc:	ldr	x2, [sp, #8]
  405700:	bl	402890 <fprintf@plt>
  405704:	b	405728 <ferror@plt+0x2e58>
  405708:	ldur	x0, [x29, #-8]
  40570c:	ldur	x8, [x29, #-16]
  405710:	ldursw	x9, [x29, #-24]
  405714:	ldr	x8, [x8, x9, lsl #3]
  405718:	adrp	x1, 411000 <ferror@plt+0xe730>
  40571c:	add	x1, x1, #0xc9a
  405720:	mov	w2, w8
  405724:	bl	402890 <fprintf@plt>
  405728:	ldp	x29, x30, [sp, #112]
  40572c:	add	sp, sp, #0x80
  405730:	ret
  405734:	sub	sp, sp, #0x170
  405738:	stp	x29, x30, [sp, #336]
  40573c:	str	x28, [sp, #352]
  405740:	add	x29, sp, #0x150
  405744:	sub	x8, x29, #0x20
  405748:	mov	x9, #0x80                  	// #128
  40574c:	adrp	x10, 411000 <ferror@plt+0xe730>
  405750:	add	x10, x10, #0xdd9
  405754:	adrp	x11, 422000 <ferror@plt+0x1f730>
  405758:	ldr	x11, [x11, #3992]
  40575c:	sub	x12, x29, #0xa0
  405760:	str	x0, [x8, #16]
  405764:	str	x1, [x8, #8]
  405768:	str	x2, [x8]
  40576c:	ldr	x3, [x8, #16]
  405770:	ldr	x4, [x8, #8]
  405774:	mov	x0, x12
  405778:	mov	x1, x9
  40577c:	mov	x2, x10
  405780:	str	x8, [sp, #48]
  405784:	str	x11, [sp, #40]
  405788:	bl	402350 <snprintf@plt>
  40578c:	str	w0, [sp, #60]
  405790:	ldr	w13, [sp, #60]
  405794:	cmp	w13, #0x0
  405798:	cset	w13, le
  40579c:	tbnz	w13, #0, 4057ac <ferror@plt+0x2edc>
  4057a0:	ldrsw	x8, [sp, #60]
  4057a4:	cmp	x8, #0x80
  4057a8:	b.cc	4057cc <ferror@plt+0x2efc>  // b.lo, b.ul, b.last
  4057ac:	ldr	x8, [sp, #40]
  4057b0:	ldr	x0, [x8]
  4057b4:	adrp	x1, 411000 <ferror@plt+0xe730>
  4057b8:	add	x1, x1, #0xdee
  4057bc:	bl	402890 <fprintf@plt>
  4057c0:	mov	w9, #0xffffffff            	// #-1
  4057c4:	stur	w9, [x29, #-4]
  4057c8:	b	405998 <ferror@plt+0x30c8>
  4057cc:	sub	x0, x29, #0xa0
  4057d0:	adrp	x1, 412000 <ferror@plt+0xf730>
  4057d4:	add	x1, x1, #0x2ee
  4057d8:	bl	402730 <fopen64@plt>
  4057dc:	str	x0, [sp, #72]
  4057e0:	ldr	x8, [sp, #72]
  4057e4:	cbnz	x8, 40582c <ferror@plt+0x2f5c>
  4057e8:	ldr	x8, [sp, #40]
  4057ec:	ldr	x0, [x8]
  4057f0:	str	x0, [sp, #32]
  4057f4:	bl	402840 <__errno_location@plt>
  4057f8:	ldr	w0, [x0]
  4057fc:	bl	402560 <strerror@plt>
  405800:	ldr	x8, [sp, #32]
  405804:	str	x0, [sp, #24]
  405808:	mov	x0, x8
  40580c:	adrp	x1, 411000 <ferror@plt+0xe730>
  405810:	add	x1, x1, #0xe15
  405814:	sub	x2, x29, #0xa0
  405818:	ldr	x3, [sp, #24]
  40581c:	bl	402890 <fprintf@plt>
  405820:	mov	w9, #0xffffffff            	// #-1
  405824:	stur	w9, [x29, #-4]
  405828:	b	405998 <ferror@plt+0x30c8>
  40582c:	ldr	x2, [sp, #72]
  405830:	add	x0, sp, #0x60
  405834:	mov	w1, #0x50                  	// #80
  405838:	bl	4028a0 <fgets@plt>
  40583c:	cbnz	x0, 405870 <ferror@plt+0x2fa0>
  405840:	ldr	x8, [sp, #40]
  405844:	ldr	x0, [x8]
  405848:	ldr	x9, [sp, #48]
  40584c:	ldr	x2, [x9, #8]
  405850:	adrp	x1, 411000 <ferror@plt+0xe730>
  405854:	add	x1, x1, #0xe23
  405858:	sub	x3, x29, #0xa0
  40585c:	bl	402890 <fprintf@plt>
  405860:	ldr	x8, [sp, #72]
  405864:	mov	x0, x8
  405868:	bl	4023a0 <fclose@plt>
  40586c:	b	405978 <ferror@plt+0x30a8>
  405870:	add	x0, sp, #0x60
  405874:	mov	w1, #0xa                   	// #10
  405878:	bl	4026c0 <strchr@plt>
  40587c:	str	x0, [sp, #80]
  405880:	ldr	x8, [sp, #80]
  405884:	cbz	x8, 405894 <ferror@plt+0x2fc4>
  405888:	ldr	x8, [sp, #80]
  40588c:	mov	w9, #0x0                   	// #0
  405890:	strb	w9, [x8]
  405894:	ldr	x0, [sp, #72]
  405898:	bl	4023a0 <fclose@plt>
  40589c:	add	x8, sp, #0x60
  4058a0:	mov	x0, x8
  4058a4:	add	x1, sp, #0x58
  4058a8:	mov	w9, wzr
  4058ac:	mov	w2, w9
  4058b0:	bl	402610 <strtol@plt>
  4058b4:	str	x0, [sp, #64]
  4058b8:	ldr	x8, [sp, #88]
  4058bc:	ldrb	w9, [x8]
  4058c0:	cbnz	w9, 4058d4 <ferror@plt+0x3004>
  4058c4:	ldr	x8, [sp, #88]
  4058c8:	add	x9, sp, #0x60
  4058cc:	cmp	x9, x8
  4058d0:	b.ne	4058f4 <ferror@plt+0x3024>  // b.any
  4058d4:	ldr	x8, [sp, #40]
  4058d8:	ldr	x0, [x8]
  4058dc:	adrp	x1, 411000 <ferror@plt+0xe730>
  4058e0:	add	x1, x1, #0xe52
  4058e4:	add	x2, sp, #0x60
  4058e8:	sub	x3, x29, #0xa0
  4058ec:	bl	402890 <fprintf@plt>
  4058f0:	b	405978 <ferror@plt+0x30a8>
  4058f4:	ldr	x8, [sp, #64]
  4058f8:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  4058fc:	cmp	x8, x9
  405900:	b.eq	405914 <ferror@plt+0x3044>  // b.none
  405904:	ldr	x8, [sp, #64]
  405908:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  40590c:	cmp	x8, x9
  405910:	b.ne	405960 <ferror@plt+0x3090>  // b.any
  405914:	bl	402840 <__errno_location@plt>
  405918:	ldr	w8, [x0]
  40591c:	cmp	w8, #0x22
  405920:	b.ne	405960 <ferror@plt+0x3090>  // b.any
  405924:	ldr	x8, [sp, #40]
  405928:	ldr	x0, [x8]
  40592c:	str	x0, [sp, #16]
  405930:	bl	402840 <__errno_location@plt>
  405934:	ldr	w0, [x0]
  405938:	bl	402560 <strerror@plt>
  40593c:	ldr	x8, [sp, #16]
  405940:	str	x0, [sp, #8]
  405944:	mov	x0, x8
  405948:	adrp	x1, 411000 <ferror@plt+0xe730>
  40594c:	add	x1, x1, #0xe79
  405950:	sub	x2, x29, #0xa0
  405954:	ldr	x3, [sp, #8]
  405958:	bl	402890 <fprintf@plt>
  40595c:	b	405978 <ferror@plt+0x30a8>
  405960:	ldr	x8, [sp, #64]
  405964:	ldr	x9, [sp, #48]
  405968:	ldr	x10, [x9]
  40596c:	str	x8, [x10]
  405970:	stur	wzr, [x29, #-4]
  405974:	b	405998 <ferror@plt+0x30c8>
  405978:	ldr	x8, [sp, #40]
  40597c:	ldr	x0, [x8]
  405980:	adrp	x1, 411000 <ferror@plt+0xe730>
  405984:	add	x1, x1, #0xe87
  405988:	sub	x2, x29, #0xa0
  40598c:	bl	402890 <fprintf@plt>
  405990:	mov	w9, #0xffffffff            	// #-1
  405994:	stur	w9, [x29, #-4]
  405998:	ldur	w0, [x29, #-4]
  40599c:	ldr	x28, [sp, #352]
  4059a0:	ldp	x29, x30, [sp, #336]
  4059a4:	add	sp, sp, #0x170
  4059a8:	ret
  4059ac:	sub	sp, sp, #0x10
  4059b0:	strb	w0, [sp, #11]
  4059b4:	ldrb	w8, [sp, #11]
  4059b8:	cmp	w8, #0x41
  4059bc:	b.lt	4059e0 <ferror@plt+0x3110>  // b.tstop
  4059c0:	ldrb	w8, [sp, #11]
  4059c4:	cmp	w8, #0x46
  4059c8:	b.gt	4059e0 <ferror@plt+0x3110>
  4059cc:	ldrb	w8, [sp, #11]
  4059d0:	subs	w8, w8, #0x41
  4059d4:	add	w8, w8, #0xa
  4059d8:	str	w8, [sp, #12]
  4059dc:	b	405a3c <ferror@plt+0x316c>
  4059e0:	ldrb	w8, [sp, #11]
  4059e4:	cmp	w8, #0x61
  4059e8:	b.lt	405a0c <ferror@plt+0x313c>  // b.tstop
  4059ec:	ldrb	w8, [sp, #11]
  4059f0:	cmp	w8, #0x66
  4059f4:	b.gt	405a0c <ferror@plt+0x313c>
  4059f8:	ldrb	w8, [sp, #11]
  4059fc:	subs	w8, w8, #0x61
  405a00:	add	w8, w8, #0xa
  405a04:	str	w8, [sp, #12]
  405a08:	b	405a3c <ferror@plt+0x316c>
  405a0c:	ldrb	w8, [sp, #11]
  405a10:	cmp	w8, #0x30
  405a14:	b.lt	405a34 <ferror@plt+0x3164>  // b.tstop
  405a18:	ldrb	w8, [sp, #11]
  405a1c:	cmp	w8, #0x39
  405a20:	b.gt	405a34 <ferror@plt+0x3164>
  405a24:	ldrb	w8, [sp, #11]
  405a28:	subs	w8, w8, #0x30
  405a2c:	str	w8, [sp, #12]
  405a30:	b	405a3c <ferror@plt+0x316c>
  405a34:	mov	w8, #0xffffffff            	// #-1
  405a38:	str	w8, [sp, #12]
  405a3c:	ldr	w0, [sp, #12]
  405a40:	add	sp, sp, #0x10
  405a44:	ret
  405a48:	sub	sp, sp, #0x40
  405a4c:	stp	x29, x30, [sp, #48]
  405a50:	add	x29, sp, #0x30
  405a54:	stur	x0, [x29, #-16]
  405a58:	str	x1, [sp, #24]
  405a5c:	str	w2, [sp, #20]
  405a60:	ldr	x8, [sp, #24]
  405a64:	cbz	x8, 405a74 <ferror@plt+0x31a4>
  405a68:	ldr	x8, [sp, #24]
  405a6c:	ldrb	w9, [x8]
  405a70:	cbnz	w9, 405a80 <ferror@plt+0x31b0>
  405a74:	mov	w8, #0xffffffff            	// #-1
  405a78:	stur	w8, [x29, #-4]
  405a7c:	b	405b3c <ferror@plt+0x326c>
  405a80:	ldr	x0, [sp, #24]
  405a84:	ldr	w2, [sp, #20]
  405a88:	mov	x1, sp
  405a8c:	bl	402610 <strtol@plt>
  405a90:	str	x0, [sp, #8]
  405a94:	ldr	x8, [sp]
  405a98:	cbz	x8, 405ab8 <ferror@plt+0x31e8>
  405a9c:	ldr	x8, [sp]
  405aa0:	ldr	x9, [sp, #24]
  405aa4:	cmp	x8, x9
  405aa8:	b.eq	405ab8 <ferror@plt+0x31e8>  // b.none
  405aac:	ldr	x8, [sp]
  405ab0:	ldrb	w9, [x8]
  405ab4:	cbz	w9, 405ac4 <ferror@plt+0x31f4>
  405ab8:	mov	w8, #0xffffffff            	// #-1
  405abc:	stur	w8, [x29, #-4]
  405ac0:	b	405b3c <ferror@plt+0x326c>
  405ac4:	ldr	x8, [sp, #8]
  405ac8:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  405acc:	cmp	x8, x9
  405ad0:	b.eq	405ae4 <ferror@plt+0x3214>  // b.none
  405ad4:	ldr	x8, [sp, #8]
  405ad8:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  405adc:	cmp	x8, x9
  405ae0:	b.ne	405b00 <ferror@plt+0x3230>  // b.any
  405ae4:	bl	402840 <__errno_location@plt>
  405ae8:	ldr	w8, [x0]
  405aec:	cmp	w8, #0x22
  405af0:	b.ne	405b00 <ferror@plt+0x3230>  // b.any
  405af4:	mov	w8, #0xffffffff            	// #-1
  405af8:	stur	w8, [x29, #-4]
  405afc:	b	405b3c <ferror@plt+0x326c>
  405b00:	ldr	x8, [sp, #8]
  405b04:	mov	x9, #0xffffffff80000000    	// #-2147483648
  405b08:	cmp	x8, x9
  405b0c:	b.lt	405b20 <ferror@plt+0x3250>  // b.tstop
  405b10:	ldr	x8, [sp, #8]
  405b14:	mov	x9, #0x7fffffff            	// #2147483647
  405b18:	cmp	x8, x9
  405b1c:	b.le	405b2c <ferror@plt+0x325c>
  405b20:	mov	w8, #0xffffffff            	// #-1
  405b24:	stur	w8, [x29, #-4]
  405b28:	b	405b3c <ferror@plt+0x326c>
  405b2c:	ldr	x8, [sp, #8]
  405b30:	ldur	x9, [x29, #-16]
  405b34:	str	w8, [x9]
  405b38:	stur	wzr, [x29, #-4]
  405b3c:	ldur	w0, [x29, #-4]
  405b40:	ldp	x29, x30, [sp, #48]
  405b44:	add	sp, sp, #0x40
  405b48:	ret
  405b4c:	sub	sp, sp, #0x30
  405b50:	stp	x29, x30, [sp, #32]
  405b54:	add	x29, sp, #0x20
  405b58:	stur	w0, [x29, #-8]
  405b5c:	stur	wzr, [x29, #-12]
  405b60:	ldur	w0, [x29, #-8]
  405b64:	bl	4022e0 <ntohl@plt>
  405b68:	str	w0, [sp, #16]
  405b6c:	ldr	w8, [sp, #16]
  405b70:	mvn	w8, w8
  405b74:	str	w8, [sp, #12]
  405b78:	ldr	w8, [sp, #12]
  405b7c:	ldr	w9, [sp, #12]
  405b80:	add	w9, w9, #0x1
  405b84:	and	w8, w8, w9
  405b88:	cbz	w8, 405b98 <ferror@plt+0x32c8>
  405b8c:	mov	w8, #0xffffffff            	// #-1
  405b90:	stur	w8, [x29, #-4]
  405b94:	b	405bc4 <ferror@plt+0x32f4>
  405b98:	ldr	w8, [sp, #16]
  405b9c:	cbz	w8, 405bbc <ferror@plt+0x32ec>
  405ba0:	ldur	w8, [x29, #-12]
  405ba4:	add	w8, w8, #0x1
  405ba8:	stur	w8, [x29, #-12]
  405bac:	ldr	w8, [sp, #16]
  405bb0:	lsl	w8, w8, #1
  405bb4:	str	w8, [sp, #16]
  405bb8:	b	405b98 <ferror@plt+0x32c8>
  405bbc:	ldur	w8, [x29, #-12]
  405bc0:	stur	w8, [x29, #-4]
  405bc4:	ldur	w0, [x29, #-4]
  405bc8:	ldp	x29, x30, [sp, #32]
  405bcc:	add	sp, sp, #0x30
  405bd0:	ret
  405bd4:	sub	sp, sp, #0x40
  405bd8:	stp	x29, x30, [sp, #48]
  405bdc:	add	x29, sp, #0x30
  405be0:	stur	x0, [x29, #-16]
  405be4:	str	x1, [sp, #24]
  405be8:	str	w2, [sp, #20]
  405bec:	ldr	x8, [sp, #24]
  405bf0:	cbz	x8, 405c00 <ferror@plt+0x3330>
  405bf4:	ldr	x8, [sp, #24]
  405bf8:	ldrb	w9, [x8]
  405bfc:	cbnz	w9, 405c0c <ferror@plt+0x333c>
  405c00:	mov	w8, #0xffffffff            	// #-1
  405c04:	stur	w8, [x29, #-4]
  405c08:	b	405ca8 <ferror@plt+0x33d8>
  405c0c:	ldr	x0, [sp, #24]
  405c10:	ldr	w2, [sp, #20]
  405c14:	mov	x1, sp
  405c18:	bl	402200 <strtoul@plt>
  405c1c:	str	x0, [sp, #8]
  405c20:	ldr	x8, [sp]
  405c24:	cbz	x8, 405c44 <ferror@plt+0x3374>
  405c28:	ldr	x8, [sp]
  405c2c:	ldr	x9, [sp, #24]
  405c30:	cmp	x8, x9
  405c34:	b.eq	405c44 <ferror@plt+0x3374>  // b.none
  405c38:	ldr	x8, [sp]
  405c3c:	ldrb	w9, [x8]
  405c40:	cbz	w9, 405c50 <ferror@plt+0x3380>
  405c44:	mov	w8, #0xffffffff            	// #-1
  405c48:	stur	w8, [x29, #-4]
  405c4c:	b	405ca8 <ferror@plt+0x33d8>
  405c50:	ldr	x8, [sp, #8]
  405c54:	mov	x9, #0xffffffffffffffff    	// #-1
  405c58:	cmp	x8, x9
  405c5c:	b.ne	405c7c <ferror@plt+0x33ac>  // b.any
  405c60:	bl	402840 <__errno_location@plt>
  405c64:	ldr	w8, [x0]
  405c68:	cmp	w8, #0x22
  405c6c:	b.ne	405c7c <ferror@plt+0x33ac>  // b.any
  405c70:	mov	w8, #0xffffffff            	// #-1
  405c74:	stur	w8, [x29, #-4]
  405c78:	b	405ca8 <ferror@plt+0x33d8>
  405c7c:	ldr	x8, [sp, #8]
  405c80:	mov	x9, #0xffffffff            	// #4294967295
  405c84:	cmp	x8, x9
  405c88:	b.ls	405c98 <ferror@plt+0x33c8>  // b.plast
  405c8c:	mov	w8, #0xffffffff            	// #-1
  405c90:	stur	w8, [x29, #-4]
  405c94:	b	405ca8 <ferror@plt+0x33d8>
  405c98:	ldr	x8, [sp, #8]
  405c9c:	ldur	x9, [x29, #-16]
  405ca0:	str	w8, [x9]
  405ca4:	stur	wzr, [x29, #-4]
  405ca8:	ldur	w0, [x29, #-4]
  405cac:	ldp	x29, x30, [sp, #48]
  405cb0:	add	sp, sp, #0x40
  405cb4:	ret
  405cb8:	sub	sp, sp, #0x50
  405cbc:	stp	x29, x30, [sp, #64]
  405cc0:	add	x29, sp, #0x40
  405cc4:	stur	x0, [x29, #-16]
  405cc8:	stur	x1, [x29, #-24]
  405ccc:	str	x2, [sp, #32]
  405cd0:	ldur	x0, [x29, #-24]
  405cd4:	mov	w1, #0x2e                  	// #46
  405cd8:	bl	4026c0 <strchr@plt>
  405cdc:	cbz	x0, 405d94 <ferror@plt+0x34c4>
  405ce0:	b	405ce4 <ferror@plt+0x3414>
  405ce4:	ldur	x0, [x29, #-24]
  405ce8:	add	x1, sp, #0x8
  405cec:	bl	4022a0 <strtod@plt>
  405cf0:	str	d0, [sp, #24]
  405cf4:	ldr	d0, [sp, #24]
  405cf8:	fcmp	d0, #0.0
  405cfc:	b.pl	405d10 <ferror@plt+0x3440>  // b.nfrst
  405d00:	b	405d04 <ferror@plt+0x3434>
  405d04:	mov	w8, #0xffffffff            	// #-1
  405d08:	stur	w8, [x29, #-4]
  405d0c:	b	405f70 <ferror@plt+0x36a0>
  405d10:	ldr	x8, [sp, #8]
  405d14:	cbz	x8, 405d30 <ferror@plt+0x3460>
  405d18:	b	405d1c <ferror@plt+0x344c>
  405d1c:	ldr	x8, [sp, #8]
  405d20:	ldur	x9, [x29, #-24]
  405d24:	subs	x8, x8, x9
  405d28:	b.ne	405d3c <ferror@plt+0x346c>  // b.any
  405d2c:	b	405d30 <ferror@plt+0x3460>
  405d30:	mov	w8, #0xffffffff            	// #-1
  405d34:	stur	w8, [x29, #-4]
  405d38:	b	405f70 <ferror@plt+0x36a0>
  405d3c:	ldr	d0, [sp, #24]
  405d40:	mov	x8, #0x7ff0000000000000    	// #9218868437227405312
  405d44:	fmov	d1, x8
  405d48:	fcmp	d0, d1
  405d4c:	b.eq	405d70 <ferror@plt+0x34a0>  // b.none
  405d50:	b	405d54 <ferror@plt+0x3484>
  405d54:	ldr	d0, [sp, #24]
  405d58:	bl	410f20 <ferror@plt+0xe650>
  405d5c:	adrp	x8, 411000 <ferror@plt+0xe730>
  405d60:	ldr	q1, [x8, #3248]
  405d64:	bl	410e18 <ferror@plt+0xe548>
  405d68:	cbnz	w0, 405d90 <ferror@plt+0x34c0>
  405d6c:	b	405d70 <ferror@plt+0x34a0>
  405d70:	bl	402840 <__errno_location@plt>
  405d74:	ldr	w8, [x0]
  405d78:	subs	w8, w8, #0x22
  405d7c:	b.ne	405d90 <ferror@plt+0x34c0>  // b.any
  405d80:	b	405d84 <ferror@plt+0x34b4>
  405d84:	mov	w8, #0xffffffff            	// #-1
  405d88:	stur	w8, [x29, #-4]
  405d8c:	b	405f70 <ferror@plt+0x36a0>
  405d90:	b	405e14 <ferror@plt+0x3544>
  405d94:	ldur	x0, [x29, #-24]
  405d98:	add	x1, sp, #0x8
  405d9c:	mov	w2, wzr
  405da0:	bl	402200 <strtoul@plt>
  405da4:	str	x0, [sp, #16]
  405da8:	ldr	x8, [sp, #8]
  405dac:	cbz	x8, 405dc8 <ferror@plt+0x34f8>
  405db0:	b	405db4 <ferror@plt+0x34e4>
  405db4:	ldr	x8, [sp, #8]
  405db8:	ldur	x9, [x29, #-24]
  405dbc:	subs	x8, x8, x9
  405dc0:	b.ne	405dd4 <ferror@plt+0x3504>  // b.any
  405dc4:	b	405dc8 <ferror@plt+0x34f8>
  405dc8:	mov	w8, #0xffffffff            	// #-1
  405dcc:	stur	w8, [x29, #-4]
  405dd0:	b	405f70 <ferror@plt+0x36a0>
  405dd4:	ldr	x8, [sp, #16]
  405dd8:	adds	x8, x8, #0x1
  405ddc:	b.ne	405e04 <ferror@plt+0x3534>  // b.any
  405de0:	b	405de4 <ferror@plt+0x3514>
  405de4:	bl	402840 <__errno_location@plt>
  405de8:	ldr	w8, [x0]
  405dec:	subs	w8, w8, #0x22
  405df0:	b.ne	405e04 <ferror@plt+0x3534>  // b.any
  405df4:	b	405df8 <ferror@plt+0x3528>
  405df8:	mov	w8, #0xffffffff            	// #-1
  405dfc:	stur	w8, [x29, #-4]
  405e00:	b	405f70 <ferror@plt+0x36a0>
  405e04:	ldr	d0, [sp, #16]
  405e08:	ucvtf	d0, d0
  405e0c:	str	d0, [sp, #24]
  405e10:	b	405e14 <ferror@plt+0x3544>
  405e14:	ldr	x8, [sp, #8]
  405e18:	ldur	x9, [x29, #-24]
  405e1c:	subs	x8, x8, x9
  405e20:	b.ne	405e34 <ferror@plt+0x3564>  // b.any
  405e24:	b	405e28 <ferror@plt+0x3558>
  405e28:	mov	w8, #0xffffffff            	// #-1
  405e2c:	stur	w8, [x29, #-4]
  405e30:	b	405f70 <ferror@plt+0x36a0>
  405e34:	ldr	x8, [sp, #32]
  405e38:	mov	w9, #0x1                   	// #1
  405e3c:	str	w9, [x8]
  405e40:	ldr	x8, [sp, #8]
  405e44:	ldrb	w9, [x8]
  405e48:	cbz	w9, 405f20 <ferror@plt+0x3650>
  405e4c:	b	405e50 <ferror@plt+0x3580>
  405e50:	ldr	x8, [sp, #32]
  405e54:	mov	w9, wzr
  405e58:	str	w9, [x8]
  405e5c:	ldr	x0, [sp, #8]
  405e60:	adrp	x1, 411000 <ferror@plt+0xe730>
  405e64:	add	x1, x1, #0xe85
  405e68:	bl	402500 <strcasecmp@plt>
  405e6c:	cbz	w0, 405ea4 <ferror@plt+0x35d4>
  405e70:	b	405e74 <ferror@plt+0x35a4>
  405e74:	ldr	x0, [sp, #8]
  405e78:	adrp	x1, 411000 <ferror@plt+0xe730>
  405e7c:	add	x1, x1, #0xe9c
  405e80:	bl	402500 <strcasecmp@plt>
  405e84:	cbz	w0, 405ea4 <ferror@plt+0x35d4>
  405e88:	b	405e8c <ferror@plt+0x35bc>
  405e8c:	ldr	x0, [sp, #8]
  405e90:	adrp	x1, 411000 <ferror@plt+0xe730>
  405e94:	add	x1, x1, #0xea1
  405e98:	bl	402500 <strcasecmp@plt>
  405e9c:	cbnz	w0, 405ec0 <ferror@plt+0x35f0>
  405ea0:	b	405ea4 <ferror@plt+0x35d4>
  405ea4:	ldr	d0, [sp, #24]
  405ea8:	mov	x8, #0x400000000000        	// #70368744177664
  405eac:	movk	x8, #0x408f, lsl #48
  405eb0:	fmov	d1, x8
  405eb4:	fmul	d0, d0, d1
  405eb8:	str	d0, [sp, #24]
  405ebc:	b	405f1c <ferror@plt+0x364c>
  405ec0:	ldr	x0, [sp, #8]
  405ec4:	adrp	x1, 412000 <ferror@plt+0xf730>
  405ec8:	add	x1, x1, #0x22e
  405ecc:	bl	402500 <strcasecmp@plt>
  405ed0:	cbz	w0, 405f08 <ferror@plt+0x3638>
  405ed4:	b	405ed8 <ferror@plt+0x3608>
  405ed8:	ldr	x0, [sp, #8]
  405edc:	adrp	x1, 411000 <ferror@plt+0xe730>
  405ee0:	add	x1, x1, #0xe9b
  405ee4:	bl	402500 <strcasecmp@plt>
  405ee8:	cbz	w0, 405f08 <ferror@plt+0x3638>
  405eec:	b	405ef0 <ferror@plt+0x3620>
  405ef0:	ldr	x0, [sp, #8]
  405ef4:	adrp	x1, 411000 <ferror@plt+0xe730>
  405ef8:	add	x1, x1, #0xea0
  405efc:	bl	402500 <strcasecmp@plt>
  405f00:	cbnz	w0, 405f0c <ferror@plt+0x363c>
  405f04:	b	405f08 <ferror@plt+0x3638>
  405f08:	b	405f18 <ferror@plt+0x3648>
  405f0c:	mov	w8, #0xffffffff            	// #-1
  405f10:	stur	w8, [x29, #-4]
  405f14:	b	405f70 <ferror@plt+0x36a0>
  405f18:	b	405f1c <ferror@plt+0x364c>
  405f1c:	b	405f20 <ferror@plt+0x3650>
  405f20:	ldr	d0, [sp, #24]
  405f24:	fcvtzu	w8, d0
  405f28:	ldur	x9, [x29, #-16]
  405f2c:	str	w8, [x9]
  405f30:	ldur	x9, [x29, #-16]
  405f34:	ldr	s1, [x9]
  405f38:	mov	v0.16b, v1.16b
  405f3c:	ucvtf	d0, d0
  405f40:	ldr	d2, [sp, #24]
  405f44:	fcmp	d0, d2
  405f48:	b.pl	405f64 <ferror@plt+0x3694>  // b.nfrst
  405f4c:	b	405f50 <ferror@plt+0x3680>
  405f50:	ldur	x8, [x29, #-16]
  405f54:	ldr	w9, [x8]
  405f58:	add	w9, w9, #0x1
  405f5c:	str	w9, [x8]
  405f60:	b	405f64 <ferror@plt+0x3694>
  405f64:	mov	w8, wzr
  405f68:	stur	w8, [x29, #-4]
  405f6c:	b	405f70 <ferror@plt+0x36a0>
  405f70:	ldur	w0, [x29, #-4]
  405f74:	ldp	x29, x30, [sp, #64]
  405f78:	add	sp, sp, #0x50
  405f7c:	ret
  405f80:	sub	sp, sp, #0x40
  405f84:	stp	x29, x30, [sp, #48]
  405f88:	add	x29, sp, #0x30
  405f8c:	stur	x0, [x29, #-16]
  405f90:	str	x1, [sp, #24]
  405f94:	str	w2, [sp, #20]
  405f98:	ldr	x8, [sp, #24]
  405f9c:	cbz	x8, 405fac <ferror@plt+0x36dc>
  405fa0:	ldr	x8, [sp, #24]
  405fa4:	ldrb	w9, [x8]
  405fa8:	cbnz	w9, 405fb8 <ferror@plt+0x36e8>
  405fac:	mov	w8, #0xffffffff            	// #-1
  405fb0:	stur	w8, [x29, #-4]
  405fb4:	b	406054 <ferror@plt+0x3784>
  405fb8:	ldr	x0, [sp, #24]
  405fbc:	ldr	w2, [sp, #20]
  405fc0:	mov	x1, sp
  405fc4:	bl	4026d0 <strtoull@plt>
  405fc8:	str	x0, [sp, #8]
  405fcc:	ldr	x8, [sp]
  405fd0:	cbz	x8, 405ff0 <ferror@plt+0x3720>
  405fd4:	ldr	x8, [sp]
  405fd8:	ldr	x9, [sp, #24]
  405fdc:	cmp	x8, x9
  405fe0:	b.eq	405ff0 <ferror@plt+0x3720>  // b.none
  405fe4:	ldr	x8, [sp]
  405fe8:	ldrb	w9, [x8]
  405fec:	cbz	w9, 405ffc <ferror@plt+0x372c>
  405ff0:	mov	w8, #0xffffffff            	// #-1
  405ff4:	stur	w8, [x29, #-4]
  405ff8:	b	406054 <ferror@plt+0x3784>
  405ffc:	ldr	x8, [sp, #8]
  406000:	mov	x9, #0xffffffffffffffff    	// #-1
  406004:	cmp	x8, x9
  406008:	b.ne	406028 <ferror@plt+0x3758>  // b.any
  40600c:	bl	402840 <__errno_location@plt>
  406010:	ldr	w8, [x0]
  406014:	cmp	w8, #0x22
  406018:	b.ne	406028 <ferror@plt+0x3758>  // b.any
  40601c:	mov	w8, #0xffffffff            	// #-1
  406020:	stur	w8, [x29, #-4]
  406024:	b	406054 <ferror@plt+0x3784>
  406028:	ldr	x8, [sp, #8]
  40602c:	mov	x9, #0xffffffffffffffff    	// #-1
  406030:	cmp	x8, x9
  406034:	b.ls	406044 <ferror@plt+0x3774>  // b.plast
  406038:	mov	w8, #0xffffffff            	// #-1
  40603c:	stur	w8, [x29, #-4]
  406040:	b	406054 <ferror@plt+0x3784>
  406044:	ldr	x8, [sp, #8]
  406048:	ldur	x9, [x29, #-16]
  40604c:	str	x8, [x9]
  406050:	stur	wzr, [x29, #-4]
  406054:	ldur	w0, [x29, #-4]
  406058:	ldp	x29, x30, [sp, #48]
  40605c:	add	sp, sp, #0x40
  406060:	ret
  406064:	sub	sp, sp, #0x40
  406068:	stp	x29, x30, [sp, #48]
  40606c:	add	x29, sp, #0x30
  406070:	stur	x0, [x29, #-16]
  406074:	str	x1, [sp, #24]
  406078:	str	w2, [sp, #20]
  40607c:	ldr	x8, [sp, #24]
  406080:	cbz	x8, 406090 <ferror@plt+0x37c0>
  406084:	ldr	x8, [sp, #24]
  406088:	ldrb	w9, [x8]
  40608c:	cbnz	w9, 40609c <ferror@plt+0x37cc>
  406090:	mov	w8, #0xffffffff            	// #-1
  406094:	stur	w8, [x29, #-4]
  406098:	b	406138 <ferror@plt+0x3868>
  40609c:	ldr	x0, [sp, #24]
  4060a0:	ldr	w2, [sp, #20]
  4060a4:	mov	x1, sp
  4060a8:	bl	402200 <strtoul@plt>
  4060ac:	str	x0, [sp, #8]
  4060b0:	ldr	x8, [sp]
  4060b4:	cbz	x8, 4060d4 <ferror@plt+0x3804>
  4060b8:	ldr	x8, [sp]
  4060bc:	ldr	x9, [sp, #24]
  4060c0:	cmp	x8, x9
  4060c4:	b.eq	4060d4 <ferror@plt+0x3804>  // b.none
  4060c8:	ldr	x8, [sp]
  4060cc:	ldrb	w9, [x8]
  4060d0:	cbz	w9, 4060e0 <ferror@plt+0x3810>
  4060d4:	mov	w8, #0xffffffff            	// #-1
  4060d8:	stur	w8, [x29, #-4]
  4060dc:	b	406138 <ferror@plt+0x3868>
  4060e0:	ldr	x8, [sp, #8]
  4060e4:	mov	x9, #0xffffffffffffffff    	// #-1
  4060e8:	cmp	x8, x9
  4060ec:	b.ne	40610c <ferror@plt+0x383c>  // b.any
  4060f0:	bl	402840 <__errno_location@plt>
  4060f4:	ldr	w8, [x0]
  4060f8:	cmp	w8, #0x22
  4060fc:	b.ne	40610c <ferror@plt+0x383c>  // b.any
  406100:	mov	w8, #0xffffffff            	// #-1
  406104:	stur	w8, [x29, #-4]
  406108:	b	406138 <ferror@plt+0x3868>
  40610c:	ldr	x8, [sp, #8]
  406110:	mov	x9, #0xffffffff            	// #4294967295
  406114:	cmp	x8, x9
  406118:	b.ls	406128 <ferror@plt+0x3858>  // b.plast
  40611c:	mov	w8, #0xffffffff            	// #-1
  406120:	stur	w8, [x29, #-4]
  406124:	b	406138 <ferror@plt+0x3868>
  406128:	ldr	x8, [sp, #8]
  40612c:	ldur	x9, [x29, #-16]
  406130:	str	w8, [x9]
  406134:	stur	wzr, [x29, #-4]
  406138:	ldur	w0, [x29, #-4]
  40613c:	ldp	x29, x30, [sp, #48]
  406140:	add	sp, sp, #0x40
  406144:	ret
  406148:	sub	sp, sp, #0x40
  40614c:	stp	x29, x30, [sp, #48]
  406150:	add	x29, sp, #0x30
  406154:	stur	x0, [x29, #-16]
  406158:	str	x1, [sp, #24]
  40615c:	str	w2, [sp, #20]
  406160:	ldr	x8, [sp, #24]
  406164:	cbz	x8, 406174 <ferror@plt+0x38a4>
  406168:	ldr	x8, [sp, #24]
  40616c:	ldrb	w9, [x8]
  406170:	cbnz	w9, 406180 <ferror@plt+0x38b0>
  406174:	mov	w8, #0xffffffff            	// #-1
  406178:	stur	w8, [x29, #-4]
  40617c:	b	40621c <ferror@plt+0x394c>
  406180:	ldr	x0, [sp, #24]
  406184:	ldr	w2, [sp, #20]
  406188:	mov	x1, sp
  40618c:	bl	402200 <strtoul@plt>
  406190:	str	x0, [sp, #8]
  406194:	ldr	x8, [sp]
  406198:	cbz	x8, 4061b8 <ferror@plt+0x38e8>
  40619c:	ldr	x8, [sp]
  4061a0:	ldr	x9, [sp, #24]
  4061a4:	cmp	x8, x9
  4061a8:	b.eq	4061b8 <ferror@plt+0x38e8>  // b.none
  4061ac:	ldr	x8, [sp]
  4061b0:	ldrb	w9, [x8]
  4061b4:	cbz	w9, 4061c4 <ferror@plt+0x38f4>
  4061b8:	mov	w8, #0xffffffff            	// #-1
  4061bc:	stur	w8, [x29, #-4]
  4061c0:	b	40621c <ferror@plt+0x394c>
  4061c4:	ldr	x8, [sp, #8]
  4061c8:	mov	x9, #0xffffffffffffffff    	// #-1
  4061cc:	cmp	x8, x9
  4061d0:	b.ne	4061f0 <ferror@plt+0x3920>  // b.any
  4061d4:	bl	402840 <__errno_location@plt>
  4061d8:	ldr	w8, [x0]
  4061dc:	cmp	w8, #0x22
  4061e0:	b.ne	4061f0 <ferror@plt+0x3920>  // b.any
  4061e4:	mov	w8, #0xffffffff            	// #-1
  4061e8:	stur	w8, [x29, #-4]
  4061ec:	b	40621c <ferror@plt+0x394c>
  4061f0:	ldr	x8, [sp, #8]
  4061f4:	mov	x9, #0xffff                	// #65535
  4061f8:	cmp	x8, x9
  4061fc:	b.ls	40620c <ferror@plt+0x393c>  // b.plast
  406200:	mov	w8, #0xffffffff            	// #-1
  406204:	stur	w8, [x29, #-4]
  406208:	b	40621c <ferror@plt+0x394c>
  40620c:	ldr	x8, [sp, #8]
  406210:	ldur	x9, [x29, #-16]
  406214:	strh	w8, [x9]
  406218:	stur	wzr, [x29, #-4]
  40621c:	ldur	w0, [x29, #-4]
  406220:	ldp	x29, x30, [sp, #48]
  406224:	add	sp, sp, #0x40
  406228:	ret
  40622c:	sub	sp, sp, #0x40
  406230:	stp	x29, x30, [sp, #48]
  406234:	add	x29, sp, #0x30
  406238:	stur	x0, [x29, #-16]
  40623c:	str	x1, [sp, #24]
  406240:	str	w2, [sp, #20]
  406244:	ldr	x8, [sp, #24]
  406248:	cbz	x8, 406258 <ferror@plt+0x3988>
  40624c:	ldr	x8, [sp, #24]
  406250:	ldrb	w9, [x8]
  406254:	cbnz	w9, 406264 <ferror@plt+0x3994>
  406258:	mov	w8, #0xffffffff            	// #-1
  40625c:	stur	w8, [x29, #-4]
  406260:	b	4062fc <ferror@plt+0x3a2c>
  406264:	ldr	x0, [sp, #24]
  406268:	ldr	w2, [sp, #20]
  40626c:	mov	x1, sp
  406270:	bl	402200 <strtoul@plt>
  406274:	str	x0, [sp, #8]
  406278:	ldr	x8, [sp]
  40627c:	cbz	x8, 40629c <ferror@plt+0x39cc>
  406280:	ldr	x8, [sp]
  406284:	ldr	x9, [sp, #24]
  406288:	cmp	x8, x9
  40628c:	b.eq	40629c <ferror@plt+0x39cc>  // b.none
  406290:	ldr	x8, [sp]
  406294:	ldrb	w9, [x8]
  406298:	cbz	w9, 4062a8 <ferror@plt+0x39d8>
  40629c:	mov	w8, #0xffffffff            	// #-1
  4062a0:	stur	w8, [x29, #-4]
  4062a4:	b	4062fc <ferror@plt+0x3a2c>
  4062a8:	ldr	x8, [sp, #8]
  4062ac:	mov	x9, #0xffffffffffffffff    	// #-1
  4062b0:	cmp	x8, x9
  4062b4:	b.ne	4062d4 <ferror@plt+0x3a04>  // b.any
  4062b8:	bl	402840 <__errno_location@plt>
  4062bc:	ldr	w8, [x0]
  4062c0:	cmp	w8, #0x22
  4062c4:	b.ne	4062d4 <ferror@plt+0x3a04>  // b.any
  4062c8:	mov	w8, #0xffffffff            	// #-1
  4062cc:	stur	w8, [x29, #-4]
  4062d0:	b	4062fc <ferror@plt+0x3a2c>
  4062d4:	ldr	x8, [sp, #8]
  4062d8:	cmp	x8, #0xff
  4062dc:	b.ls	4062ec <ferror@plt+0x3a1c>  // b.plast
  4062e0:	mov	w8, #0xffffffff            	// #-1
  4062e4:	stur	w8, [x29, #-4]
  4062e8:	b	4062fc <ferror@plt+0x3a2c>
  4062ec:	ldr	x8, [sp, #8]
  4062f0:	ldur	x9, [x29, #-16]
  4062f4:	strb	w8, [x9]
  4062f8:	stur	wzr, [x29, #-4]
  4062fc:	ldur	w0, [x29, #-4]
  406300:	ldp	x29, x30, [sp, #48]
  406304:	add	sp, sp, #0x40
  406308:	ret
  40630c:	sub	sp, sp, #0x40
  406310:	stp	x29, x30, [sp, #48]
  406314:	add	x29, sp, #0x30
  406318:	stur	x0, [x29, #-16]
  40631c:	str	x1, [sp, #24]
  406320:	str	w2, [sp, #20]
  406324:	bl	402840 <__errno_location@plt>
  406328:	str	wzr, [x0]
  40632c:	ldr	x8, [sp, #24]
  406330:	cbz	x8, 406340 <ferror@plt+0x3a70>
  406334:	ldr	x8, [sp, #24]
  406338:	ldrb	w9, [x8]
  40633c:	cbnz	w9, 40634c <ferror@plt+0x3a7c>
  406340:	mov	w8, #0xffffffff            	// #-1
  406344:	stur	w8, [x29, #-4]
  406348:	b	406408 <ferror@plt+0x3b38>
  40634c:	ldr	x0, [sp, #24]
  406350:	ldr	w2, [sp, #20]
  406354:	mov	x1, sp
  406358:	bl	402280 <strtoll@plt>
  40635c:	str	x0, [sp, #8]
  406360:	ldr	x8, [sp]
  406364:	cbz	x8, 406384 <ferror@plt+0x3ab4>
  406368:	ldr	x8, [sp]
  40636c:	ldr	x9, [sp, #24]
  406370:	cmp	x8, x9
  406374:	b.eq	406384 <ferror@plt+0x3ab4>  // b.none
  406378:	ldr	x8, [sp]
  40637c:	ldrb	w9, [x8]
  406380:	cbz	w9, 406390 <ferror@plt+0x3ac0>
  406384:	mov	w8, #0xffffffff            	// #-1
  406388:	stur	w8, [x29, #-4]
  40638c:	b	406408 <ferror@plt+0x3b38>
  406390:	ldr	x8, [sp, #8]
  406394:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  406398:	cmp	x8, x9
  40639c:	b.eq	4063b0 <ferror@plt+0x3ae0>  // b.none
  4063a0:	ldr	x8, [sp, #8]
  4063a4:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  4063a8:	cmp	x8, x9
  4063ac:	b.ne	4063cc <ferror@plt+0x3afc>  // b.any
  4063b0:	bl	402840 <__errno_location@plt>
  4063b4:	ldr	w8, [x0]
  4063b8:	cmp	w8, #0x22
  4063bc:	b.ne	4063cc <ferror@plt+0x3afc>  // b.any
  4063c0:	mov	w8, #0xffffffff            	// #-1
  4063c4:	stur	w8, [x29, #-4]
  4063c8:	b	406408 <ferror@plt+0x3b38>
  4063cc:	ldr	x8, [sp, #8]
  4063d0:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  4063d4:	cmp	x8, x9
  4063d8:	b.gt	4063ec <ferror@plt+0x3b1c>
  4063dc:	ldr	x8, [sp, #8]
  4063e0:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  4063e4:	cmp	x8, x9
  4063e8:	b.ge	4063f8 <ferror@plt+0x3b28>  // b.tcont
  4063ec:	mov	w8, #0xffffffff            	// #-1
  4063f0:	stur	w8, [x29, #-4]
  4063f4:	b	406408 <ferror@plt+0x3b38>
  4063f8:	ldr	x8, [sp, #8]
  4063fc:	ldur	x9, [x29, #-16]
  406400:	str	x8, [x9]
  406404:	stur	wzr, [x29, #-4]
  406408:	ldur	w0, [x29, #-4]
  40640c:	ldp	x29, x30, [sp, #48]
  406410:	add	sp, sp, #0x40
  406414:	ret
  406418:	sub	sp, sp, #0x40
  40641c:	stp	x29, x30, [sp, #48]
  406420:	add	x29, sp, #0x30
  406424:	stur	x0, [x29, #-16]
  406428:	str	x1, [sp, #24]
  40642c:	str	w2, [sp, #20]
  406430:	bl	402840 <__errno_location@plt>
  406434:	str	wzr, [x0]
  406438:	ldr	x8, [sp, #24]
  40643c:	cbz	x8, 40644c <ferror@plt+0x3b7c>
  406440:	ldr	x8, [sp, #24]
  406444:	ldrb	w9, [x8]
  406448:	cbnz	w9, 406458 <ferror@plt+0x3b88>
  40644c:	mov	w8, #0xffffffff            	// #-1
  406450:	stur	w8, [x29, #-4]
  406454:	b	406514 <ferror@plt+0x3c44>
  406458:	ldr	x0, [sp, #24]
  40645c:	ldr	w2, [sp, #20]
  406460:	mov	x1, sp
  406464:	bl	402610 <strtol@plt>
  406468:	str	x0, [sp, #8]
  40646c:	ldr	x8, [sp]
  406470:	cbz	x8, 406490 <ferror@plt+0x3bc0>
  406474:	ldr	x8, [sp]
  406478:	ldr	x9, [sp, #24]
  40647c:	cmp	x8, x9
  406480:	b.eq	406490 <ferror@plt+0x3bc0>  // b.none
  406484:	ldr	x8, [sp]
  406488:	ldrb	w9, [x8]
  40648c:	cbz	w9, 40649c <ferror@plt+0x3bcc>
  406490:	mov	w8, #0xffffffff            	// #-1
  406494:	stur	w8, [x29, #-4]
  406498:	b	406514 <ferror@plt+0x3c44>
  40649c:	ldr	x8, [sp, #8]
  4064a0:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  4064a4:	cmp	x8, x9
  4064a8:	b.eq	4064bc <ferror@plt+0x3bec>  // b.none
  4064ac:	ldr	x8, [sp, #8]
  4064b0:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  4064b4:	cmp	x8, x9
  4064b8:	b.ne	4064d8 <ferror@plt+0x3c08>  // b.any
  4064bc:	bl	402840 <__errno_location@plt>
  4064c0:	ldr	w8, [x0]
  4064c4:	cmp	w8, #0x22
  4064c8:	b.ne	4064d8 <ferror@plt+0x3c08>  // b.any
  4064cc:	mov	w8, #0xffffffff            	// #-1
  4064d0:	stur	w8, [x29, #-4]
  4064d4:	b	406514 <ferror@plt+0x3c44>
  4064d8:	ldr	x8, [sp, #8]
  4064dc:	mov	x9, #0x7fffffff            	// #2147483647
  4064e0:	cmp	x8, x9
  4064e4:	b.gt	4064f8 <ferror@plt+0x3c28>
  4064e8:	ldr	x8, [sp, #8]
  4064ec:	mov	x9, #0xffffffff80000000    	// #-2147483648
  4064f0:	cmp	x8, x9
  4064f4:	b.ge	406504 <ferror@plt+0x3c34>  // b.tcont
  4064f8:	mov	w8, #0xffffffff            	// #-1
  4064fc:	stur	w8, [x29, #-4]
  406500:	b	406514 <ferror@plt+0x3c44>
  406504:	ldr	x8, [sp, #8]
  406508:	ldur	x9, [x29, #-16]
  40650c:	str	w8, [x9]
  406510:	stur	wzr, [x29, #-4]
  406514:	ldur	w0, [x29, #-4]
  406518:	ldp	x29, x30, [sp, #48]
  40651c:	add	sp, sp, #0x40
  406520:	ret
  406524:	sub	sp, sp, #0x50
  406528:	stp	x29, x30, [sp, #64]
  40652c:	add	x29, sp, #0x40
  406530:	add	x8, sp, #0x20
  406534:	stur	x0, [x29, #-8]
  406538:	stur	x1, [x29, #-16]
  40653c:	stur	w2, [x29, #-20]
  406540:	ldur	x1, [x29, #-16]
  406544:	ldur	w2, [x29, #-20]
  406548:	mov	x0, x8
  40654c:	bl	405f80 <ferror@plt+0x36b0>
  406550:	str	w0, [sp, #28]
  406554:	ldr	w9, [sp, #28]
  406558:	cbnz	w9, 4065d0 <ferror@plt+0x3d00>
  40655c:	mov	w8, #0x1                   	// #1
  406560:	mov	w0, w8
  406564:	str	w8, [sp, #24]
  406568:	bl	402270 <htonl@plt>
  40656c:	ldr	w8, [sp, #24]
  406570:	cmp	w8, w0
  406574:	b.ne	406584 <ferror@plt+0x3cb4>  // b.any
  406578:	ldr	x8, [sp, #32]
  40657c:	str	x8, [sp, #16]
  406580:	b	4065c4 <ferror@plt+0x3cf4>
  406584:	ldr	x8, [sp, #32]
  406588:	and	x8, x8, #0xffffffff
  40658c:	mov	w0, w8
  406590:	bl	402270 <htonl@plt>
  406594:	mov	w9, w0
  406598:	ubfx	x9, x9, #0, #32
  40659c:	ldr	x10, [sp, #32]
  4065a0:	lsr	x10, x10, #32
  4065a4:	mov	w0, w10
  4065a8:	str	x9, [sp, #8]
  4065ac:	bl	402270 <htonl@plt>
  4065b0:	mov	w9, w0
  4065b4:	ubfx	x9, x9, #0, #32
  4065b8:	ldr	x11, [sp, #8]
  4065bc:	orr	x9, x9, x11, lsl #32
  4065c0:	str	x9, [sp, #16]
  4065c4:	ldr	x8, [sp, #16]
  4065c8:	ldur	x9, [x29, #-8]
  4065cc:	str	x8, [x9]
  4065d0:	ldr	w0, [sp, #28]
  4065d4:	ldp	x29, x30, [sp, #64]
  4065d8:	add	sp, sp, #0x50
  4065dc:	ret
  4065e0:	sub	sp, sp, #0x30
  4065e4:	stp	x29, x30, [sp, #32]
  4065e8:	add	x29, sp, #0x20
  4065ec:	add	x8, sp, #0x8
  4065f0:	stur	x0, [x29, #-8]
  4065f4:	str	x1, [sp, #16]
  4065f8:	str	w2, [sp, #12]
  4065fc:	ldr	x1, [sp, #16]
  406600:	ldr	w2, [sp, #12]
  406604:	mov	x0, x8
  406608:	bl	406064 <ferror@plt+0x3794>
  40660c:	str	w0, [sp, #4]
  406610:	ldr	w9, [sp, #4]
  406614:	cbnz	w9, 406628 <ferror@plt+0x3d58>
  406618:	ldr	w0, [sp, #8]
  40661c:	bl	402270 <htonl@plt>
  406620:	ldur	x8, [x29, #-8]
  406624:	str	w0, [x8]
  406628:	ldr	w0, [sp, #4]
  40662c:	ldp	x29, x30, [sp, #32]
  406630:	add	sp, sp, #0x30
  406634:	ret
  406638:	sub	sp, sp, #0x30
  40663c:	stp	x29, x30, [sp, #32]
  406640:	add	x29, sp, #0x20
  406644:	add	x8, sp, #0xa
  406648:	stur	x0, [x29, #-8]
  40664c:	str	x1, [sp, #16]
  406650:	str	w2, [sp, #12]
  406654:	ldr	x1, [sp, #16]
  406658:	ldr	w2, [sp, #12]
  40665c:	mov	x0, x8
  406660:	bl	406148 <ferror@plt+0x3878>
  406664:	str	w0, [sp, #4]
  406668:	ldr	w9, [sp, #4]
  40666c:	cbnz	w9, 406680 <ferror@plt+0x3db0>
  406670:	ldrh	w0, [sp, #10]
  406674:	bl	402520 <htons@plt>
  406678:	ldur	x8, [x29, #-8]
  40667c:	strh	w0, [x8]
  406680:	ldr	w0, [sp, #4]
  406684:	ldp	x29, x30, [sp, #32]
  406688:	add	sp, sp, #0x30
  40668c:	ret
  406690:	sub	sp, sp, #0x50
  406694:	stp	x29, x30, [sp, #64]
  406698:	add	x29, sp, #0x40
  40669c:	stur	x0, [x29, #-16]
  4066a0:	stur	x1, [x29, #-24]
  4066a4:	stur	wzr, [x29, #-28]
  4066a8:	ldur	w8, [x29, #-28]
  4066ac:	cmp	w8, #0x4
  4066b0:	b.ge	406778 <ferror@plt+0x3ea8>  // b.tcont
  4066b4:	ldur	x0, [x29, #-24]
  4066b8:	add	x1, sp, #0x8
  4066bc:	mov	w2, #0x10                  	// #16
  4066c0:	bl	402200 <strtoul@plt>
  4066c4:	str	x0, [sp, #16]
  4066c8:	ldr	x8, [sp, #16]
  4066cc:	mov	x9, #0xffff                	// #65535
  4066d0:	cmp	x8, x9
  4066d4:	b.ls	4066e4 <ferror@plt+0x3e14>  // b.plast
  4066d8:	mov	w8, #0xffffffff            	// #-1
  4066dc:	stur	w8, [x29, #-4]
  4066e0:	b	40678c <ferror@plt+0x3ebc>
  4066e4:	ldr	x8, [sp, #8]
  4066e8:	ldur	x9, [x29, #-24]
  4066ec:	cmp	x8, x9
  4066f0:	b.ne	406700 <ferror@plt+0x3e30>  // b.any
  4066f4:	mov	w8, #0xffffffff            	// #-1
  4066f8:	stur	w8, [x29, #-4]
  4066fc:	b	40678c <ferror@plt+0x3ebc>
  406700:	ldr	x8, [sp, #16]
  406704:	mov	w0, w8
  406708:	bl	402520 <htons@plt>
  40670c:	ldursw	x9, [x29, #-28]
  406710:	mov	x10, #0x2                   	// #2
  406714:	mul	x9, x10, x9
  406718:	add	x10, sp, #0x18
  40671c:	add	x9, x10, x9
  406720:	strh	w0, [x9]
  406724:	ldr	x9, [sp, #8]
  406728:	ldrb	w8, [x9]
  40672c:	cbnz	w8, 406734 <ferror@plt+0x3e64>
  406730:	b	406778 <ferror@plt+0x3ea8>
  406734:	ldur	w8, [x29, #-28]
  406738:	cmp	w8, #0x3
  40673c:	b.eq	406750 <ferror@plt+0x3e80>  // b.none
  406740:	ldr	x8, [sp, #8]
  406744:	ldrb	w9, [x8]
  406748:	cmp	w9, #0x3a
  40674c:	b.eq	40675c <ferror@plt+0x3e8c>  // b.none
  406750:	mov	w8, #0xffffffff            	// #-1
  406754:	stur	w8, [x29, #-4]
  406758:	b	40678c <ferror@plt+0x3ebc>
  40675c:	ldr	x8, [sp, #8]
  406760:	add	x8, x8, #0x1
  406764:	stur	x8, [x29, #-24]
  406768:	ldur	w8, [x29, #-28]
  40676c:	add	w8, w8, #0x1
  406770:	stur	w8, [x29, #-28]
  406774:	b	4066a8 <ferror@plt+0x3dd8>
  406778:	ldr	x8, [sp, #24]
  40677c:	ldur	x9, [x29, #-16]
  406780:	str	x8, [x9]
  406784:	mov	w10, #0x1                   	// #1
  406788:	stur	w10, [x29, #-4]
  40678c:	ldur	w0, [x29, #-4]
  406790:	ldp	x29, x30, [sp, #64]
  406794:	add	sp, sp, #0x50
  406798:	ret
  40679c:	sub	sp, sp, #0x30
  4067a0:	stp	x29, x30, [sp, #32]
  4067a4:	add	x29, sp, #0x20
  4067a8:	str	x0, [sp, #16]
  4067ac:	str	x1, [sp, #8]
  4067b0:	str	w2, [sp, #4]
  4067b4:	ldr	x0, [sp, #16]
  4067b8:	ldr	x1, [sp, #8]
  4067bc:	ldr	w2, [sp, #4]
  4067c0:	bl	4067f8 <ferror@plt+0x3f28>
  4067c4:	str	w0, [sp]
  4067c8:	ldr	w8, [sp]
  4067cc:	cbz	w8, 4067dc <ferror@plt+0x3f0c>
  4067d0:	ldr	w8, [sp]
  4067d4:	stur	w8, [x29, #-4]
  4067d8:	b	4067e8 <ferror@plt+0x3f18>
  4067dc:	ldr	x0, [sp, #16]
  4067e0:	bl	406b6c <ferror@plt+0x429c>
  4067e4:	stur	wzr, [x29, #-4]
  4067e8:	ldur	w0, [x29, #-4]
  4067ec:	ldp	x29, x30, [sp, #32]
  4067f0:	add	sp, sp, #0x30
  4067f4:	ret
  4067f8:	sub	sp, sp, #0x40
  4067fc:	stp	x29, x30, [sp, #48]
  406800:	add	x29, sp, #0x30
  406804:	mov	x8, #0x108                 	// #264
  406808:	adrp	x9, 412000 <ferror@plt+0xf730>
  40680c:	add	x9, x9, #0x20a
  406810:	mov	w10, wzr
  406814:	stur	x0, [x29, #-16]
  406818:	str	x1, [sp, #24]
  40681c:	str	w2, [sp, #20]
  406820:	ldur	x0, [x29, #-16]
  406824:	mov	w1, w10
  406828:	mov	x2, x8
  40682c:	str	x9, [sp]
  406830:	bl	402480 <memset@plt>
  406834:	ldr	x0, [sp, #24]
  406838:	ldr	x1, [sp]
  40683c:	bl	4025f0 <strcmp@plt>
  406840:	cbnz	w0, 4068ac <ferror@plt+0x3fdc>
  406844:	ldr	w8, [sp, #20]
  406848:	cmp	w8, #0xc
  40684c:	b.eq	40685c <ferror@plt+0x3f8c>  // b.none
  406850:	ldr	w8, [sp, #20]
  406854:	cmp	w8, #0x1c
  406858:	b.ne	406868 <ferror@plt+0x3f98>  // b.any
  40685c:	mov	w8, #0xffffffff            	// #-1
  406860:	stur	w8, [x29, #-4]
  406864:	b	406b5c <ferror@plt+0x428c>
  406868:	ldr	w8, [sp, #20]
  40686c:	ldur	x9, [x29, #-16]
  406870:	strh	w8, [x9, #6]
  406874:	ldur	x9, [x29, #-16]
  406878:	ldrh	w0, [x9, #6]
  40687c:	bl	407e24 <ferror@plt+0x5554>
  406880:	ldur	x9, [x29, #-16]
  406884:	strh	w0, [x9, #2]
  406888:	ldur	x9, [x29, #-16]
  40688c:	mov	w8, #0xfffe                	// #65534
  406890:	strh	w8, [x9, #4]
  406894:	ldur	x9, [x29, #-16]
  406898:	ldrh	w8, [x9]
  40689c:	orr	w8, w8, #0x1
  4068a0:	strh	w8, [x9]
  4068a4:	stur	wzr, [x29, #-4]
  4068a8:	b	406b5c <ferror@plt+0x428c>
  4068ac:	ldr	x0, [sp, #24]
  4068b0:	adrp	x1, 412000 <ferror@plt+0xf730>
  4068b4:	add	x1, x1, #0x212
  4068b8:	bl	4025f0 <strcmp@plt>
  4068bc:	cbz	w0, 4068d4 <ferror@plt+0x4004>
  4068c0:	ldr	x0, [sp, #24]
  4068c4:	adrp	x1, 412000 <ferror@plt+0xf730>
  4068c8:	add	x1, x1, #0x216
  4068cc:	bl	4025f0 <strcmp@plt>
  4068d0:	cbnz	w0, 406924 <ferror@plt+0x4054>
  4068d4:	ldr	w8, [sp, #20]
  4068d8:	cmp	w8, #0xc
  4068dc:	b.eq	4068ec <ferror@plt+0x401c>  // b.none
  4068e0:	ldr	w8, [sp, #20]
  4068e4:	cmp	w8, #0x1c
  4068e8:	b.ne	4068f8 <ferror@plt+0x4028>  // b.any
  4068ec:	mov	w8, #0xffffffff            	// #-1
  4068f0:	stur	w8, [x29, #-4]
  4068f4:	b	406b5c <ferror@plt+0x428c>
  4068f8:	ldr	w8, [sp, #20]
  4068fc:	ldur	x9, [x29, #-16]
  406900:	strh	w8, [x9, #6]
  406904:	ldur	x9, [x29, #-16]
  406908:	mov	w8, #0x0                   	// #0
  40690c:	strh	w8, [x9, #2]
  406910:	ldur	x9, [x29, #-16]
  406914:	mov	w8, #0xfffe                	// #65534
  406918:	strh	w8, [x9, #4]
  40691c:	stur	wzr, [x29, #-4]
  406920:	b	406b5c <ferror@plt+0x428c>
  406924:	ldr	w8, [sp, #20]
  406928:	cmp	w8, #0x11
  40692c:	b.ne	406998 <ferror@plt+0x40c8>  // b.any
  406930:	ldur	x8, [x29, #-16]
  406934:	add	x0, x8, #0x8
  406938:	ldr	x2, [sp, #24]
  40693c:	mov	w1, #0x100                 	// #256
  406940:	bl	40ad54 <ferror@plt+0x8484>
  406944:	str	w0, [sp, #16]
  406948:	ldr	w9, [sp, #16]
  40694c:	cmp	w9, #0x0
  406950:	cset	w9, ge  // ge = tcont
  406954:	tbnz	w9, #0, 406964 <ferror@plt+0x4094>
  406958:	mov	w8, #0xffffffff            	// #-1
  40695c:	stur	w8, [x29, #-4]
  406960:	b	406b5c <ferror@plt+0x428c>
  406964:	ldur	x8, [x29, #-16]
  406968:	mov	w9, #0x11                  	// #17
  40696c:	strh	w9, [x8, #6]
  406970:	ldr	w9, [sp, #16]
  406974:	ldur	x8, [x29, #-16]
  406978:	strh	w9, [x8, #2]
  40697c:	ldr	w9, [sp, #16]
  406980:	mov	w10, #0x8                   	// #8
  406984:	mul	w9, w9, w10
  406988:	ldur	x8, [x29, #-16]
  40698c:	strh	w9, [x8, #4]
  406990:	stur	wzr, [x29, #-4]
  406994:	b	406b5c <ferror@plt+0x428c>
  406998:	ldr	x0, [sp, #24]
  40699c:	mov	w1, #0x3a                  	// #58
  4069a0:	bl	4026c0 <strchr@plt>
  4069a4:	cbz	x0, 406a20 <ferror@plt+0x4150>
  4069a8:	ldur	x8, [x29, #-16]
  4069ac:	mov	w9, #0xa                   	// #10
  4069b0:	strh	w9, [x8, #6]
  4069b4:	ldr	w9, [sp, #20]
  4069b8:	cbz	w9, 4069d4 <ferror@plt+0x4104>
  4069bc:	ldr	w8, [sp, #20]
  4069c0:	cmp	w8, #0xa
  4069c4:	b.eq	4069d4 <ferror@plt+0x4104>  // b.none
  4069c8:	mov	w8, #0xffffffff            	// #-1
  4069cc:	stur	w8, [x29, #-4]
  4069d0:	b	406b5c <ferror@plt+0x428c>
  4069d4:	ldr	x1, [sp, #24]
  4069d8:	ldur	x8, [x29, #-16]
  4069dc:	add	x2, x8, #0x8
  4069e0:	mov	w0, #0xa                   	// #10
  4069e4:	bl	402670 <inet_pton@plt>
  4069e8:	cmp	w0, #0x0
  4069ec:	cset	w9, gt
  4069f0:	tbnz	w9, #0, 406a00 <ferror@plt+0x4130>
  4069f4:	mov	w8, #0xffffffff            	// #-1
  4069f8:	stur	w8, [x29, #-4]
  4069fc:	b	406b5c <ferror@plt+0x428c>
  406a00:	ldur	x8, [x29, #-16]
  406a04:	mov	w9, #0x10                  	// #16
  406a08:	strh	w9, [x8, #2]
  406a0c:	ldur	x8, [x29, #-16]
  406a10:	mov	w9, #0xffff                	// #65535
  406a14:	strh	w9, [x8, #4]
  406a18:	stur	wzr, [x29, #-4]
  406a1c:	b	406b5c <ferror@plt+0x428c>
  406a20:	ldr	w8, [sp, #20]
  406a24:	cmp	w8, #0x1c
  406a28:	b.ne	406aec <ferror@plt+0x421c>  // b.any
  406a2c:	ldur	x8, [x29, #-16]
  406a30:	mov	w9, #0x1c                  	// #28
  406a34:	strh	w9, [x8, #6]
  406a38:	ldr	x1, [sp, #24]
  406a3c:	ldur	x8, [x29, #-16]
  406a40:	add	x2, x8, #0x8
  406a44:	mov	w0, #0x1c                  	// #28
  406a48:	mov	x3, #0x100                 	// #256
  406a4c:	bl	40d39c <ferror@plt+0xaacc>
  406a50:	cmp	w0, #0x0
  406a54:	cset	w9, gt
  406a58:	tbnz	w9, #0, 406a68 <ferror@plt+0x4198>
  406a5c:	mov	w8, #0xffffffff            	// #-1
  406a60:	stur	w8, [x29, #-4]
  406a64:	b	406b5c <ferror@plt+0x428c>
  406a68:	ldur	x8, [x29, #-16]
  406a6c:	mov	w9, #0x4                   	// #4
  406a70:	strh	w9, [x8, #2]
  406a74:	ldur	x8, [x29, #-16]
  406a78:	mov	w9, #0x14                  	// #20
  406a7c:	strh	w9, [x8, #4]
  406a80:	mov	w9, #0x40                  	// #64
  406a84:	str	w9, [sp, #12]
  406a88:	str	wzr, [sp, #8]
  406a8c:	ldr	w8, [sp, #8]
  406a90:	ldr	w9, [sp, #12]
  406a94:	cmp	w8, w9
  406a98:	b.cs	406ae4 <ferror@plt+0x4214>  // b.hs, b.nlast
  406a9c:	ldur	x8, [x29, #-16]
  406aa0:	add	x8, x8, #0x8
  406aa4:	ldrsw	x9, [sp, #8]
  406aa8:	ldr	w0, [x8, x9, lsl #2]
  406aac:	bl	4022e0 <ntohl@plt>
  406ab0:	and	w10, w0, #0x100
  406ab4:	cbz	w10, 406ad4 <ferror@plt+0x4204>
  406ab8:	ldr	w8, [sp, #8]
  406abc:	add	w8, w8, #0x1
  406ac0:	mov	w9, #0x4                   	// #4
  406ac4:	mul	w8, w8, w9
  406ac8:	ldur	x10, [x29, #-16]
  406acc:	strh	w8, [x10, #2]
  406ad0:	b	406ae4 <ferror@plt+0x4214>
  406ad4:	ldr	w8, [sp, #8]
  406ad8:	add	w8, w8, #0x1
  406adc:	str	w8, [sp, #8]
  406ae0:	b	406a8c <ferror@plt+0x41bc>
  406ae4:	stur	wzr, [x29, #-4]
  406ae8:	b	406b5c <ferror@plt+0x428c>
  406aec:	ldur	x8, [x29, #-16]
  406af0:	mov	w9, #0x2                   	// #2
  406af4:	strh	w9, [x8, #6]
  406af8:	ldr	w9, [sp, #20]
  406afc:	cbz	w9, 406b18 <ferror@plt+0x4248>
  406b00:	ldr	w8, [sp, #20]
  406b04:	cmp	w8, #0x2
  406b08:	b.eq	406b18 <ferror@plt+0x4248>  // b.none
  406b0c:	mov	w8, #0xffffffff            	// #-1
  406b10:	stur	w8, [x29, #-4]
  406b14:	b	406b5c <ferror@plt+0x428c>
  406b18:	ldur	x8, [x29, #-16]
  406b1c:	add	x0, x8, #0x8
  406b20:	ldr	x1, [sp, #24]
  406b24:	bl	4099c8 <ferror@plt+0x70f8>
  406b28:	cmp	w0, #0x0
  406b2c:	cset	w9, gt
  406b30:	tbnz	w9, #0, 406b40 <ferror@plt+0x4270>
  406b34:	mov	w8, #0xffffffff            	// #-1
  406b38:	stur	w8, [x29, #-4]
  406b3c:	b	406b5c <ferror@plt+0x428c>
  406b40:	ldur	x8, [x29, #-16]
  406b44:	mov	w9, #0x4                   	// #4
  406b48:	strh	w9, [x8, #2]
  406b4c:	ldur	x8, [x29, #-16]
  406b50:	mov	w9, #0xffff                	// #65535
  406b54:	strh	w9, [x8, #4]
  406b58:	stur	wzr, [x29, #-4]
  406b5c:	ldur	w0, [x29, #-4]
  406b60:	ldp	x29, x30, [sp, #48]
  406b64:	add	sp, sp, #0x40
  406b68:	ret
  406b6c:	sub	sp, sp, #0x30
  406b70:	stp	x29, x30, [sp, #32]
  406b74:	add	x29, sp, #0x20
  406b78:	stur	x0, [x29, #-8]
  406b7c:	ldur	x8, [x29, #-8]
  406b80:	ldrh	w9, [x8, #6]
  406b84:	cmp	w9, #0x2
  406b88:	str	w9, [sp, #8]
  406b8c:	b.eq	406ba4 <ferror@plt+0x42d4>  // b.none
  406b90:	b	406b94 <ferror@plt+0x42c4>
  406b94:	ldr	w8, [sp, #8]
  406b98:	cmp	w8, #0xa
  406b9c:	b.eq	406c0c <ferror@plt+0x433c>  // b.none
  406ba0:	b	406cc8 <ferror@plt+0x43f8>
  406ba4:	ldur	x8, [x29, #-8]
  406ba8:	ldr	w9, [x8, #8]
  406bac:	cbnz	w9, 406bc4 <ferror@plt+0x42f4>
  406bb0:	ldur	x8, [x29, #-8]
  406bb4:	ldrh	w9, [x8]
  406bb8:	orr	w9, w9, #0x6
  406bbc:	strh	w9, [x8]
  406bc0:	b	406c08 <ferror@plt+0x4338>
  406bc4:	ldur	x8, [x29, #-8]
  406bc8:	ldr	w0, [x8, #8]
  406bcc:	bl	4022e0 <ntohl@plt>
  406bd0:	and	w9, w0, #0xf0000000
  406bd4:	mov	w10, #0xe0000000            	// #-536870912
  406bd8:	cmp	w9, w10
  406bdc:	b.ne	406bf8 <ferror@plt+0x4328>  // b.any
  406be0:	ldur	x8, [x29, #-8]
  406be4:	ldrh	w9, [x8]
  406be8:	mov	w10, #0xa                   	// #10
  406bec:	orr	w9, w9, w10
  406bf0:	strh	w9, [x8]
  406bf4:	b	406c08 <ferror@plt+0x4338>
  406bf8:	ldur	x8, [x29, #-8]
  406bfc:	ldrh	w9, [x8]
  406c00:	orr	w9, w9, #0x2
  406c04:	strh	w9, [x8]
  406c08:	b	406cc8 <ferror@plt+0x43f8>
  406c0c:	ldur	x8, [x29, #-8]
  406c10:	add	x8, x8, #0x8
  406c14:	str	x8, [sp, #16]
  406c18:	ldr	x8, [sp, #16]
  406c1c:	ldr	w9, [x8]
  406c20:	mov	w10, #0x0                   	// #0
  406c24:	str	w10, [sp, #4]
  406c28:	cbnz	w9, 406c68 <ferror@plt+0x4398>
  406c2c:	ldr	x8, [sp, #16]
  406c30:	ldr	w9, [x8, #4]
  406c34:	mov	w10, #0x0                   	// #0
  406c38:	str	w10, [sp, #4]
  406c3c:	cbnz	w9, 406c68 <ferror@plt+0x4398>
  406c40:	ldr	x8, [sp, #16]
  406c44:	ldr	w9, [x8, #8]
  406c48:	mov	w10, #0x0                   	// #0
  406c4c:	str	w10, [sp, #4]
  406c50:	cbnz	w9, 406c68 <ferror@plt+0x4398>
  406c54:	ldr	x8, [sp, #16]
  406c58:	ldr	w9, [x8, #12]
  406c5c:	cmp	w9, #0x0
  406c60:	cset	w9, eq  // eq = none
  406c64:	str	w9, [sp, #4]
  406c68:	ldr	w8, [sp, #4]
  406c6c:	and	w8, w8, #0x1
  406c70:	str	w8, [sp, #12]
  406c74:	ldr	w8, [sp, #12]
  406c78:	cbz	w8, 406c90 <ferror@plt+0x43c0>
  406c7c:	ldur	x8, [x29, #-8]
  406c80:	ldrh	w9, [x8]
  406c84:	orr	w9, w9, #0x6
  406c88:	strh	w9, [x8]
  406c8c:	b	406cc8 <ferror@plt+0x43f8>
  406c90:	ldur	x8, [x29, #-8]
  406c94:	ldrb	w9, [x8, #8]
  406c98:	cmp	w9, #0xff
  406c9c:	b.ne	406cb8 <ferror@plt+0x43e8>  // b.any
  406ca0:	ldur	x8, [x29, #-8]
  406ca4:	ldrh	w9, [x8]
  406ca8:	mov	w10, #0xa                   	// #10
  406cac:	orr	w9, w9, w10
  406cb0:	strh	w9, [x8]
  406cb4:	b	406cc8 <ferror@plt+0x43f8>
  406cb8:	ldur	x8, [x29, #-8]
  406cbc:	ldrh	w9, [x8]
  406cc0:	orr	w9, w9, #0x2
  406cc4:	strh	w9, [x8]
  406cc8:	ldp	x29, x30, [sp, #32]
  406ccc:	add	sp, sp, #0x30
  406cd0:	ret
  406cd4:	sub	sp, sp, #0x10
  406cd8:	str	w0, [sp, #8]
  406cdc:	ldr	w8, [sp, #8]
  406ce0:	subs	w8, w8, #0x2
  406ce4:	mov	w9, w8
  406ce8:	ubfx	x9, x9, #0, #32
  406cec:	cmp	x9, #0x1a
  406cf0:	str	x9, [sp]
  406cf4:	b.hi	406d4c <ferror@plt+0x447c>  // b.pmore
  406cf8:	adrp	x8, 411000 <ferror@plt+0xe730>
  406cfc:	add	x8, x8, #0xcc0
  406d00:	ldr	x11, [sp]
  406d04:	ldrsw	x10, [x8, x11, lsl #2]
  406d08:	add	x9, x8, x10
  406d0c:	br	x9
  406d10:	mov	w8, #0x80                  	// #128
  406d14:	str	w8, [sp, #12]
  406d18:	b	406d50 <ferror@plt+0x4480>
  406d1c:	mov	w8, #0x20                  	// #32
  406d20:	str	w8, [sp, #12]
  406d24:	b	406d50 <ferror@plt+0x4480>
  406d28:	mov	w8, #0x10                  	// #16
  406d2c:	str	w8, [sp, #12]
  406d30:	b	406d50 <ferror@plt+0x4480>
  406d34:	mov	w8, #0x50                  	// #80
  406d38:	str	w8, [sp, #12]
  406d3c:	b	406d50 <ferror@plt+0x4480>
  406d40:	mov	w8, #0x14                  	// #20
  406d44:	str	w8, [sp, #12]
  406d48:	b	406d50 <ferror@plt+0x4480>
  406d4c:	str	wzr, [sp, #12]
  406d50:	ldr	w0, [sp, #12]
  406d54:	add	sp, sp, #0x10
  406d58:	ret
  406d5c:	sub	sp, sp, #0x50
  406d60:	stp	x29, x30, [sp, #64]
  406d64:	add	x29, sp, #0x40
  406d68:	mov	w8, #0x2f                  	// #47
  406d6c:	stur	x0, [x29, #-16]
  406d70:	stur	x1, [x29, #-24]
  406d74:	stur	w2, [x29, #-28]
  406d78:	ldur	x0, [x29, #-24]
  406d7c:	mov	w1, w8
  406d80:	bl	4026c0 <strchr@plt>
  406d84:	str	x0, [sp, #24]
  406d88:	ldr	x9, [sp, #24]
  406d8c:	cbz	x9, 406d9c <ferror@plt+0x44cc>
  406d90:	ldr	x8, [sp, #24]
  406d94:	mov	w9, #0x0                   	// #0
  406d98:	strb	w9, [x8]
  406d9c:	ldur	x0, [x29, #-16]
  406da0:	ldur	x1, [x29, #-24]
  406da4:	ldur	w2, [x29, #-28]
  406da8:	bl	40679c <ferror@plt+0x3ecc>
  406dac:	str	w0, [sp, #20]
  406db0:	ldr	x8, [sp, #24]
  406db4:	cbz	x8, 406dc4 <ferror@plt+0x44f4>
  406db8:	ldr	x8, [sp, #24]
  406dbc:	mov	w9, #0x2f                  	// #47
  406dc0:	strb	w9, [x8]
  406dc4:	ldr	w8, [sp, #20]
  406dc8:	cbz	w8, 406dd8 <ferror@plt+0x4508>
  406dcc:	ldr	w8, [sp, #20]
  406dd0:	stur	w8, [x29, #-4]
  406dd4:	b	406eac <ferror@plt+0x45dc>
  406dd8:	ldur	x8, [x29, #-16]
  406ddc:	ldrh	w0, [x8, #6]
  406de0:	bl	406cd4 <ferror@plt+0x4404>
  406de4:	str	w0, [sp, #16]
  406de8:	str	wzr, [sp, #12]
  406dec:	ldr	x8, [sp, #24]
  406df0:	cbz	x8, 406e70 <ferror@plt+0x45a0>
  406df4:	ldur	x8, [x29, #-16]
  406df8:	ldrsh	w9, [x8, #4]
  406dfc:	mov	w10, #0xfffffffe            	// #-2
  406e00:	cmp	w9, w10
  406e04:	b.ne	406e14 <ferror@plt+0x4544>  // b.any
  406e08:	mov	w8, #0xffffffff            	// #-1
  406e0c:	stur	w8, [x29, #-4]
  406e10:	b	406eac <ferror@plt+0x45dc>
  406e14:	ldr	x8, [sp, #24]
  406e18:	add	x1, x8, #0x1
  406e1c:	add	x0, sp, #0x8
  406e20:	mov	w9, wzr
  406e24:	mov	w2, w9
  406e28:	bl	406ebc <ferror@plt+0x45ec>
  406e2c:	cbz	w0, 406e3c <ferror@plt+0x456c>
  406e30:	mov	w8, #0xffffffff            	// #-1
  406e34:	stur	w8, [x29, #-4]
  406e38:	b	406eac <ferror@plt+0x45dc>
  406e3c:	ldr	w8, [sp, #8]
  406e40:	ldr	w9, [sp, #16]
  406e44:	cmp	w8, w9
  406e48:	b.ls	406e58 <ferror@plt+0x4588>  // b.plast
  406e4c:	mov	w8, #0xffffffff            	// #-1
  406e50:	stur	w8, [x29, #-4]
  406e54:	b	406eac <ferror@plt+0x45dc>
  406e58:	ldr	w8, [sp, #12]
  406e5c:	orr	w8, w8, #0x1
  406e60:	str	w8, [sp, #12]
  406e64:	ldr	w8, [sp, #8]
  406e68:	str	w8, [sp, #16]
  406e6c:	b	406e88 <ferror@plt+0x45b8>
  406e70:	ldur	x8, [x29, #-16]
  406e74:	ldrsh	w9, [x8, #4]
  406e78:	mov	w10, #0xfffffffe            	// #-2
  406e7c:	cmp	w9, w10
  406e80:	b.ne	406e88 <ferror@plt+0x45b8>  // b.any
  406e84:	str	wzr, [sp, #16]
  406e88:	ldr	w8, [sp, #12]
  406e8c:	ldur	x9, [x29, #-16]
  406e90:	ldrh	w10, [x9]
  406e94:	orr	w8, w10, w8
  406e98:	strh	w8, [x9]
  406e9c:	ldr	w8, [sp, #16]
  406ea0:	ldur	x9, [x29, #-16]
  406ea4:	strh	w8, [x9, #4]
  406ea8:	stur	wzr, [x29, #-4]
  406eac:	ldur	w0, [x29, #-4]
  406eb0:	ldp	x29, x30, [sp, #64]
  406eb4:	add	sp, sp, #0x50
  406eb8:	ret
  406ebc:	sub	sp, sp, #0x150
  406ec0:	stp	x29, x30, [sp, #304]
  406ec4:	str	x28, [sp, #320]
  406ec8:	add	x29, sp, #0x130
  406ecc:	stur	x0, [x29, #-16]
  406ed0:	stur	x1, [x29, #-24]
  406ed4:	stur	w2, [x29, #-28]
  406ed8:	ldur	x0, [x29, #-16]
  406edc:	ldur	x1, [x29, #-24]
  406ee0:	ldur	w2, [x29, #-28]
  406ee4:	bl	405bd4 <ferror@plt+0x3304>
  406ee8:	cbnz	w0, 406ef4 <ferror@plt+0x4624>
  406eec:	stur	wzr, [x29, #-4]
  406ef0:	b	406f4c <ferror@plt+0x467c>
  406ef4:	ldur	x1, [x29, #-24]
  406ef8:	add	x0, sp, #0xc
  406efc:	mov	w2, #0x2                   	// #2
  406f00:	bl	40679c <ferror@plt+0x3ecc>
  406f04:	cbnz	w0, 406f44 <ferror@plt+0x4674>
  406f08:	ldrh	w8, [sp, #18]
  406f0c:	cmp	w8, #0x2
  406f10:	b.ne	406f44 <ferror@plt+0x4674>  // b.any
  406f14:	ldr	w0, [sp, #20]
  406f18:	bl	405b4c <ferror@plt+0x327c>
  406f1c:	str	w0, [sp, #8]
  406f20:	ldr	w8, [sp, #8]
  406f24:	cmp	w8, #0x0
  406f28:	cset	w8, lt  // lt = tstop
  406f2c:	tbnz	w8, #0, 406f44 <ferror@plt+0x4674>
  406f30:	ldr	w8, [sp, #8]
  406f34:	ldur	x9, [x29, #-16]
  406f38:	str	w8, [x9]
  406f3c:	stur	wzr, [x29, #-4]
  406f40:	b	406f4c <ferror@plt+0x467c>
  406f44:	mov	w8, #0xffffffff            	// #-1
  406f48:	stur	w8, [x29, #-4]
  406f4c:	ldur	w0, [x29, #-4]
  406f50:	ldr	x28, [sp, #320]
  406f54:	ldp	x29, x30, [sp, #304]
  406f58:	add	sp, sp, #0x150
  406f5c:	ret
  406f60:	sub	sp, sp, #0x40
  406f64:	stp	x29, x30, [sp, #48]
  406f68:	add	x29, sp, #0x30
  406f6c:	stur	x0, [x29, #-8]
  406f70:	stur	x1, [x29, #-16]
  406f74:	stur	w2, [x29, #-20]
  406f78:	ldur	x0, [x29, #-8]
  406f7c:	ldur	x1, [x29, #-16]
  406f80:	ldur	w2, [x29, #-20]
  406f84:	bl	40679c <ferror@plt+0x3ecc>
  406f88:	cbz	w0, 406fd4 <ferror@plt+0x4704>
  406f8c:	adrp	x8, 422000 <ferror@plt+0x1f730>
  406f90:	ldr	x8, [x8, #3992]
  406f94:	ldr	x0, [x8]
  406f98:	ldur	w9, [x29, #-20]
  406f9c:	str	x0, [sp, #16]
  406fa0:	mov	w0, w9
  406fa4:	bl	406fe8 <ferror@plt+0x4718>
  406fa8:	ldur	x3, [x29, #-16]
  406fac:	ldr	x8, [sp, #16]
  406fb0:	str	x0, [sp, #8]
  406fb4:	mov	x0, x8
  406fb8:	adrp	x1, 411000 <ferror@plt+0xe730>
  406fbc:	add	x1, x1, #0xea6
  406fc0:	ldr	x2, [sp, #8]
  406fc4:	bl	402890 <fprintf@plt>
  406fc8:	mov	w9, #0x1                   	// #1
  406fcc:	mov	w0, w9
  406fd0:	bl	402230 <exit@plt>
  406fd4:	mov	w8, wzr
  406fd8:	mov	w0, w8
  406fdc:	ldp	x29, x30, [sp, #48]
  406fe0:	add	sp, sp, #0x40
  406fe4:	ret
  406fe8:	sub	sp, sp, #0x20
  406fec:	stp	x29, x30, [sp, #16]
  406ff0:	add	x29, sp, #0x10
  406ff4:	str	w0, [sp, #4]
  406ff8:	ldr	w8, [sp, #4]
  406ffc:	cbnz	w8, 407010 <ferror@plt+0x4740>
  407000:	adrp	x8, 412000 <ferror@plt+0xf730>
  407004:	add	x8, x8, #0x21a
  407008:	str	x8, [sp, #8]
  40700c:	b	40701c <ferror@plt+0x474c>
  407010:	ldr	w0, [sp, #4]
  407014:	bl	407c9c <ferror@plt+0x53cc>
  407018:	str	x0, [sp, #8]
  40701c:	ldr	x0, [sp, #8]
  407020:	ldp	x29, x30, [sp, #16]
  407024:	add	sp, sp, #0x20
  407028:	ret
  40702c:	sub	sp, sp, #0x40
  407030:	stp	x29, x30, [sp, #48]
  407034:	add	x29, sp, #0x30
  407038:	stur	x0, [x29, #-16]
  40703c:	str	x1, [sp, #24]
  407040:	str	w2, [sp, #20]
  407044:	ldr	x8, [sp, #24]
  407048:	ldrh	w9, [x8]
  40704c:	mov	w0, w9
  407050:	sxtw	x8, w0
  407054:	subs	x8, x8, #0x4
  407058:	str	w8, [sp, #16]
  40705c:	ldr	x10, [sp, #24]
  407060:	add	x10, x10, #0x4
  407064:	str	x10, [sp, #8]
  407068:	ldr	w8, [sp, #16]
  40706c:	subs	w8, w8, #0x2
  407070:	mov	w10, w8
  407074:	ubfx	x10, x10, #0, #32
  407078:	cmp	x10, #0xe
  40707c:	str	x10, [sp]
  407080:	b.hi	407154 <ferror@plt+0x4884>  // b.pmore
  407084:	adrp	x8, 411000 <ferror@plt+0xe730>
  407088:	add	x8, x8, #0xd2c
  40708c:	ldr	x11, [sp]
  407090:	ldrsw	x10, [x8, x11, lsl #2]
  407094:	add	x9, x8, x10
  407098:	br	x9
  40709c:	ldur	x8, [x29, #-16]
  4070a0:	mov	w9, #0x2                   	// #2
  4070a4:	strh	w9, [x8, #6]
  4070a8:	ldur	x8, [x29, #-16]
  4070ac:	mov	w9, #0x4                   	// #4
  4070b0:	strh	w9, [x8, #2]
  4070b4:	ldur	x8, [x29, #-16]
  4070b8:	ldr	x10, [sp, #8]
  4070bc:	ldr	w9, [x10]
  4070c0:	str	w9, [x8, #8]
  4070c4:	b	407160 <ferror@plt+0x4890>
  4070c8:	ldur	x8, [x29, #-16]
  4070cc:	mov	w9, #0xa                   	// #10
  4070d0:	strh	w9, [x8, #6]
  4070d4:	ldur	x8, [x29, #-16]
  4070d8:	mov	w9, #0x10                  	// #16
  4070dc:	strh	w9, [x8, #2]
  4070e0:	ldur	x8, [x29, #-16]
  4070e4:	ldr	x10, [sp, #8]
  4070e8:	ldr	q0, [x10]
  4070ec:	stur	q0, [x8, #8]
  4070f0:	b	407160 <ferror@plt+0x4890>
  4070f4:	ldur	x8, [x29, #-16]
  4070f8:	mov	w9, #0xc                   	// #12
  4070fc:	strh	w9, [x8, #6]
  407100:	ldur	x8, [x29, #-16]
  407104:	mov	w9, #0x2                   	// #2
  407108:	strh	w9, [x8, #2]
  40710c:	ldur	x8, [x29, #-16]
  407110:	ldr	x10, [sp, #8]
  407114:	ldrh	w9, [x10]
  407118:	strh	w9, [x8, #8]
  40711c:	b	407160 <ferror@plt+0x4890>
  407120:	ldur	x8, [x29, #-16]
  407124:	mov	w9, #0x4                   	// #4
  407128:	strh	w9, [x8, #6]
  40712c:	ldur	x8, [x29, #-16]
  407130:	mov	w9, #0xa                   	// #10
  407134:	strh	w9, [x8, #2]
  407138:	ldur	x8, [x29, #-16]
  40713c:	ldr	x10, [sp, #8]
  407140:	ldr	x11, [x10]
  407144:	str	x11, [x8, #8]
  407148:	ldrh	w9, [x10, #8]
  40714c:	strh	w9, [x8, #16]
  407150:	b	407160 <ferror@plt+0x4890>
  407154:	mov	w8, #0xffffffff            	// #-1
  407158:	stur	w8, [x29, #-4]
  40715c:	b	4071ac <ferror@plt+0x48dc>
  407160:	ldr	w8, [sp, #20]
  407164:	cbz	w8, 407188 <ferror@plt+0x48b8>
  407168:	ldr	w8, [sp, #20]
  40716c:	ldur	x9, [x29, #-16]
  407170:	ldrh	w10, [x9, #6]
  407174:	cmp	w8, w10
  407178:	b.eq	407188 <ferror@plt+0x48b8>  // b.none
  40717c:	mov	w8, #0xfffffffe            	// #-2
  407180:	stur	w8, [x29, #-4]
  407184:	b	4071ac <ferror@plt+0x48dc>
  407188:	ldur	x8, [x29, #-16]
  40718c:	mov	w9, #0xffff                	// #65535
  407190:	strh	w9, [x8, #4]
  407194:	ldur	x8, [x29, #-16]
  407198:	mov	w9, #0x0                   	// #0
  40719c:	strh	w9, [x8]
  4071a0:	ldur	x0, [x29, #-16]
  4071a4:	bl	406b6c <ferror@plt+0x429c>
  4071a8:	stur	wzr, [x29, #-4]
  4071ac:	ldur	w0, [x29, #-4]
  4071b0:	ldp	x29, x30, [sp, #48]
  4071b4:	add	sp, sp, #0x40
  4071b8:	ret
  4071bc:	sub	sp, sp, #0x40
  4071c0:	stp	x29, x30, [sp, #48]
  4071c4:	add	x29, sp, #0x30
  4071c8:	stur	x0, [x29, #-8]
  4071cc:	stur	x1, [x29, #-16]
  4071d0:	stur	w2, [x29, #-20]
  4071d4:	ldur	w8, [x29, #-20]
  4071d8:	cmp	w8, #0x11
  4071dc:	b.ne	407208 <ferror@plt+0x4938>  // b.any
  4071e0:	adrp	x8, 422000 <ferror@plt+0x1f730>
  4071e4:	ldr	x8, [x8, #3992]
  4071e8:	ldr	x0, [x8]
  4071ec:	ldur	x2, [x29, #-16]
  4071f0:	adrp	x1, 411000 <ferror@plt+0xe730>
  4071f4:	add	x1, x1, #0xed7
  4071f8:	bl	402890 <fprintf@plt>
  4071fc:	mov	w9, #0x1                   	// #1
  407200:	mov	w0, w9
  407204:	bl	402230 <exit@plt>
  407208:	ldur	x0, [x29, #-8]
  40720c:	ldur	x1, [x29, #-16]
  407210:	ldur	w2, [x29, #-20]
  407214:	bl	406d5c <ferror@plt+0x448c>
  407218:	cbz	w0, 407264 <ferror@plt+0x4994>
  40721c:	adrp	x8, 422000 <ferror@plt+0x1f730>
  407220:	ldr	x8, [x8, #3992]
  407224:	ldr	x0, [x8]
  407228:	ldur	w9, [x29, #-20]
  40722c:	str	x0, [sp, #16]
  407230:	mov	w0, w9
  407234:	bl	406fe8 <ferror@plt+0x4718>
  407238:	ldur	x3, [x29, #-16]
  40723c:	ldr	x8, [sp, #16]
  407240:	str	x0, [sp, #8]
  407244:	mov	x0, x8
  407248:	adrp	x1, 411000 <ferror@plt+0xe730>
  40724c:	add	x1, x1, #0xf1f
  407250:	ldr	x2, [sp, #8]
  407254:	bl	402890 <fprintf@plt>
  407258:	mov	w9, #0x1                   	// #1
  40725c:	mov	w0, w9
  407260:	bl	402230 <exit@plt>
  407264:	mov	w8, wzr
  407268:	mov	w0, w8
  40726c:	ldp	x29, x30, [sp, #48]
  407270:	add	sp, sp, #0x40
  407274:	ret
  407278:	sub	sp, sp, #0x130
  40727c:	stp	x29, x30, [sp, #272]
  407280:	str	x28, [sp, #288]
  407284:	add	x29, sp, #0x110
  407288:	mov	w2, #0x2                   	// #2
  40728c:	mov	x8, sp
  407290:	stur	x0, [x29, #-8]
  407294:	ldur	x1, [x29, #-8]
  407298:	mov	x0, x8
  40729c:	bl	40679c <ferror@plt+0x3ecc>
  4072a0:	cbz	w0, 4072cc <ferror@plt+0x49fc>
  4072a4:	adrp	x8, 422000 <ferror@plt+0x1f730>
  4072a8:	ldr	x8, [x8, #3992]
  4072ac:	ldr	x0, [x8]
  4072b0:	ldur	x2, [x29, #-8]
  4072b4:	adrp	x1, 411000 <ferror@plt+0xe730>
  4072b8:	add	x1, x1, #0xf4f
  4072bc:	bl	402890 <fprintf@plt>
  4072c0:	mov	w9, #0x1                   	// #1
  4072c4:	mov	w0, w9
  4072c8:	bl	402230 <exit@plt>
  4072cc:	ldr	w0, [sp, #8]
  4072d0:	ldr	x28, [sp, #288]
  4072d4:	ldp	x29, x30, [sp, #272]
  4072d8:	add	sp, sp, #0x130
  4072dc:	ret
  4072e0:	sub	sp, sp, #0x20
  4072e4:	stp	x29, x30, [sp, #16]
  4072e8:	add	x29, sp, #0x10
  4072ec:	adrp	x8, 422000 <ferror@plt+0x1f730>
  4072f0:	ldr	x8, [x8, #3992]
  4072f4:	adrp	x1, 411000 <ferror@plt+0xe730>
  4072f8:	add	x1, x1, #0xf82
  4072fc:	mov	w0, #0xffffffff            	// #-1
  407300:	ldr	x8, [x8]
  407304:	stur	w0, [x29, #-4]
  407308:	mov	x0, x8
  40730c:	bl	402890 <fprintf@plt>
  407310:	ldur	w9, [x29, #-4]
  407314:	mov	w0, w9
  407318:	bl	402230 <exit@plt>
  40731c:	sub	sp, sp, #0x20
  407320:	stp	x29, x30, [sp, #16]
  407324:	add	x29, sp, #0x10
  407328:	adrp	x8, 422000 <ferror@plt+0x1f730>
  40732c:	ldr	x8, [x8, #3992]
  407330:	adrp	x1, 411000 <ferror@plt+0xe730>
  407334:	add	x1, x1, #0xfb3
  407338:	mov	w9, #0xffffffff            	// #-1
  40733c:	str	x0, [sp, #8]
  407340:	ldr	x0, [x8]
  407344:	ldr	x2, [sp, #8]
  407348:	str	w9, [sp, #4]
  40734c:	bl	402890 <fprintf@plt>
  407350:	ldr	w9, [sp, #4]
  407354:	mov	w0, w9
  407358:	bl	402230 <exit@plt>
  40735c:	sub	sp, sp, #0x30
  407360:	stp	x29, x30, [sp, #32]
  407364:	add	x29, sp, #0x20
  407368:	adrp	x8, 422000 <ferror@plt+0x1f730>
  40736c:	ldr	x8, [x8, #3992]
  407370:	adrp	x9, 411000 <ferror@plt+0xe730>
  407374:	add	x9, x9, #0xfd5
  407378:	mov	w10, #0xffffffff            	// #-1
  40737c:	stur	x0, [x29, #-8]
  407380:	str	x1, [sp, #16]
  407384:	ldr	x0, [x8]
  407388:	ldr	x2, [sp, #16]
  40738c:	ldur	x3, [x29, #-8]
  407390:	mov	x1, x9
  407394:	str	w10, [sp, #12]
  407398:	bl	402890 <fprintf@plt>
  40739c:	ldr	w10, [sp, #12]
  4073a0:	mov	w0, w10
  4073a4:	bl	402230 <exit@plt>
  4073a8:	sub	sp, sp, #0x30
  4073ac:	stp	x29, x30, [sp, #32]
  4073b0:	add	x29, sp, #0x20
  4073b4:	adrp	x8, 422000 <ferror@plt+0x1f730>
  4073b8:	ldr	x8, [x8, #3992]
  4073bc:	adrp	x9, 411000 <ferror@plt+0xe730>
  4073c0:	add	x9, x9, #0xff8
  4073c4:	mov	w10, #0xffffffff            	// #-1
  4073c8:	stur	x0, [x29, #-8]
  4073cc:	str	x1, [sp, #16]
  4073d0:	ldr	x0, [x8]
  4073d4:	ldur	x2, [x29, #-8]
  4073d8:	ldr	x3, [sp, #16]
  4073dc:	mov	x1, x9
  4073e0:	str	w10, [sp, #12]
  4073e4:	bl	402890 <fprintf@plt>
  4073e8:	ldr	w10, [sp, #12]
  4073ec:	mov	w0, w10
  4073f0:	bl	402230 <exit@plt>
  4073f4:	sub	sp, sp, #0x30
  4073f8:	stp	x29, x30, [sp, #32]
  4073fc:	add	x29, sp, #0x20
  407400:	adrp	x8, 422000 <ferror@plt+0x1f730>
  407404:	ldr	x8, [x8, #3992]
  407408:	adrp	x9, 412000 <ferror@plt+0xf730>
  40740c:	add	x9, x9, #0x2a
  407410:	mov	w10, #0xffffffff            	// #-1
  407414:	stur	x0, [x29, #-8]
  407418:	str	x1, [sp, #16]
  40741c:	ldr	x0, [x8]
  407420:	ldur	x2, [x29, #-8]
  407424:	ldr	x3, [sp, #16]
  407428:	mov	x1, x9
  40742c:	str	w10, [sp, #12]
  407430:	bl	402890 <fprintf@plt>
  407434:	ldr	w10, [sp, #12]
  407438:	mov	w0, w10
  40743c:	bl	402230 <exit@plt>
  407440:	sub	sp, sp, #0x20
  407444:	stp	x29, x30, [sp, #16]
  407448:	add	x29, sp, #0x10
  40744c:	adrp	x8, 422000 <ferror@plt+0x1f730>
  407450:	ldr	x8, [x8, #3992]
  407454:	adrp	x1, 412000 <ferror@plt+0xf730>
  407458:	add	x1, x1, #0x62
  40745c:	mov	w9, #0xffffffff            	// #-1
  407460:	str	x0, [sp, #8]
  407464:	ldr	x0, [x8]
  407468:	ldr	x2, [sp, #8]
  40746c:	str	w9, [sp, #4]
  407470:	bl	402890 <fprintf@plt>
  407474:	ldr	w9, [sp, #4]
  407478:	mov	w0, w9
  40747c:	ldp	x29, x30, [sp, #16]
  407480:	add	sp, sp, #0x20
  407484:	ret
  407488:	sub	sp, sp, #0x20
  40748c:	stp	x29, x30, [sp, #16]
  407490:	add	x29, sp, #0x10
  407494:	str	x0, [sp]
  407498:	ldr	x0, [sp]
  40749c:	bl	402210 <strlen@plt>
  4074a0:	cmp	x0, #0x10
  4074a4:	b.cc	4074b4 <ferror@plt+0x4be4>  // b.lo, b.ul, b.last
  4074a8:	mov	w8, #0xffffffff            	// #-1
  4074ac:	stur	w8, [x29, #-4]
  4074b0:	b	4074c0 <ferror@plt+0x4bf0>
  4074b4:	ldr	x0, [sp]
  4074b8:	bl	4074d0 <ferror@plt+0x4c00>
  4074bc:	stur	w0, [x29, #-4]
  4074c0:	ldur	w0, [x29, #-4]
  4074c4:	ldp	x29, x30, [sp, #16]
  4074c8:	add	sp, sp, #0x20
  4074cc:	ret
  4074d0:	sub	sp, sp, #0x20
  4074d4:	stp	x29, x30, [sp, #16]
  4074d8:	add	x29, sp, #0x10
  4074dc:	str	x0, [sp]
  4074e0:	ldr	x8, [sp]
  4074e4:	ldrb	w9, [x8]
  4074e8:	cbnz	w9, 4074f8 <ferror@plt+0x4c28>
  4074ec:	mov	w8, #0xffffffff            	// #-1
  4074f0:	stur	w8, [x29, #-4]
  4074f4:	b	407550 <ferror@plt+0x4c80>
  4074f8:	ldr	x8, [sp]
  4074fc:	ldrb	w9, [x8]
  407500:	cbz	w9, 40754c <ferror@plt+0x4c7c>
  407504:	ldr	x8, [sp]
  407508:	ldrb	w9, [x8]
  40750c:	cmp	w9, #0x2f
  407510:	b.eq	407530 <ferror@plt+0x4c60>  // b.none
  407514:	bl	402600 <__ctype_b_loc@plt>
  407518:	ldr	x8, [x0]
  40751c:	ldr	x9, [sp]
  407520:	ldrb	w10, [x9]
  407524:	ldrh	w10, [x8, w10, sxtw #1]
  407528:	and	w10, w10, #0x2000
  40752c:	cbz	w10, 40753c <ferror@plt+0x4c6c>
  407530:	mov	w8, #0xffffffff            	// #-1
  407534:	stur	w8, [x29, #-4]
  407538:	b	407550 <ferror@plt+0x4c80>
  40753c:	ldr	x8, [sp]
  407540:	add	x8, x8, #0x1
  407544:	str	x8, [sp]
  407548:	b	4074f8 <ferror@plt+0x4c28>
  40754c:	stur	wzr, [x29, #-4]
  407550:	ldur	w0, [x29, #-4]
  407554:	ldp	x29, x30, [sp, #16]
  407558:	add	sp, sp, #0x20
  40755c:	ret
  407560:	sub	sp, sp, #0x20
  407564:	stp	x29, x30, [sp, #16]
  407568:	add	x29, sp, #0x10
  40756c:	str	x0, [sp, #8]
  407570:	ldr	x0, [sp, #8]
  407574:	bl	4074d0 <ferror@plt+0x4c00>
  407578:	ldp	x29, x30, [sp, #16]
  40757c:	add	sp, sp, #0x20
  407580:	ret
  407584:	sub	sp, sp, #0x30
  407588:	stp	x29, x30, [sp, #32]
  40758c:	add	x29, sp, #0x20
  407590:	stur	x0, [x29, #-8]
  407594:	str	x1, [sp, #16]
  407598:	ldr	x0, [sp, #16]
  40759c:	bl	407488 <ferror@plt+0x4bb8>
  4075a0:	str	w0, [sp, #12]
  4075a4:	ldr	w8, [sp, #12]
  4075a8:	cbnz	w8, 4075bc <ferror@plt+0x4cec>
  4075ac:	ldur	x0, [x29, #-8]
  4075b0:	ldr	x1, [sp, #16]
  4075b4:	mov	x2, #0x10                  	// #16
  4075b8:	bl	4027f0 <strncpy@plt>
  4075bc:	ldr	w0, [sp, #12]
  4075c0:	ldp	x29, x30, [sp, #32]
  4075c4:	add	sp, sp, #0x30
  4075c8:	ret
  4075cc:	sub	sp, sp, #0x30
  4075d0:	stp	x29, x30, [sp, #32]
  4075d4:	add	x29, sp, #0x20
  4075d8:	stur	w0, [x29, #-12]
  4075dc:	str	x1, [sp, #8]
  4075e0:	ldr	x8, [sp, #8]
  4075e4:	cbz	x8, 4075f8 <ferror@plt+0x4d28>
  4075e8:	ldr	x0, [sp, #8]
  4075ec:	bl	407654 <ferror@plt+0x4d84>
  4075f0:	str	x0, [sp]
  4075f4:	b	407624 <ferror@plt+0x4d54>
  4075f8:	adrp	x8, 422000 <ferror@plt+0x1f730>
  4075fc:	ldr	x8, [x8, #3992]
  407600:	ldr	x0, [x8]
  407604:	ldur	w2, [x29, #-12]
  407608:	adrp	x1, 412000 <ferror@plt+0xf730>
  40760c:	add	x1, x1, #0x7b
  407610:	bl	402890 <fprintf@plt>
  407614:	ldur	w9, [x29, #-12]
  407618:	mov	w0, w9
  40761c:	bl	409de4 <ferror@plt+0x7514>
  407620:	str	x0, [sp]
  407624:	ldr	x0, [sp]
  407628:	bl	407488 <ferror@plt+0x4bb8>
  40762c:	cbz	w0, 40763c <ferror@plt+0x4d6c>
  407630:	mov	x8, xzr
  407634:	stur	x8, [x29, #-8]
  407638:	b	407644 <ferror@plt+0x4d74>
  40763c:	ldr	x8, [sp]
  407640:	stur	x8, [x29, #-8]
  407644:	ldur	x0, [x29, #-8]
  407648:	ldp	x29, x30, [sp, #32]
  40764c:	add	sp, sp, #0x30
  407650:	ret
  407654:	sub	sp, sp, #0x10
  407658:	str	x0, [sp, #8]
  40765c:	ldr	x8, [sp, #8]
  407660:	add	x0, x8, #0x4
  407664:	add	sp, sp, #0x10
  407668:	ret
  40766c:	sub	sp, sp, #0x20
  407670:	str	x0, [sp, #16]
  407674:	str	x1, [sp, #8]
  407678:	ldr	x8, [sp, #16]
  40767c:	ldrb	w9, [x8]
  407680:	cbnz	w9, 407694 <ferror@plt+0x4dc4>
  407684:	mov	w8, #0x1                   	// #1
  407688:	and	w8, w8, #0x1
  40768c:	strb	w8, [sp, #31]
  407690:	b	407710 <ferror@plt+0x4e40>
  407694:	ldr	x8, [sp, #8]
  407698:	ldrb	w9, [x8]
  40769c:	mov	w10, #0x0                   	// #0
  4076a0:	str	w10, [sp, #4]
  4076a4:	cbz	w9, 4076c4 <ferror@plt+0x4df4>
  4076a8:	ldr	x8, [sp, #16]
  4076ac:	ldrb	w9, [x8]
  4076b0:	ldr	x8, [sp, #8]
  4076b4:	ldrb	w10, [x8]
  4076b8:	cmp	w9, w10
  4076bc:	cset	w9, eq  // eq = none
  4076c0:	str	w9, [sp, #4]
  4076c4:	ldr	w8, [sp, #4]
  4076c8:	tbnz	w8, #0, 4076d0 <ferror@plt+0x4e00>
  4076cc:	b	4076ec <ferror@plt+0x4e1c>
  4076d0:	ldr	x8, [sp, #16]
  4076d4:	add	x8, x8, #0x1
  4076d8:	str	x8, [sp, #16]
  4076dc:	ldr	x8, [sp, #8]
  4076e0:	add	x8, x8, #0x1
  4076e4:	str	x8, [sp, #8]
  4076e8:	b	407694 <ferror@plt+0x4dc4>
  4076ec:	ldr	x8, [sp, #16]
  4076f0:	ldrb	w9, [x8]
  4076f4:	cmp	w9, #0x0
  4076f8:	cset	w9, ne  // ne = any
  4076fc:	mov	w10, #0x1                   	// #1
  407700:	eor	w9, w9, #0x1
  407704:	eor	w9, w9, w10
  407708:	and	w9, w9, w10
  40770c:	strb	w9, [sp, #31]
  407710:	ldrb	w8, [sp, #31]
  407714:	and	w0, w8, #0x1
  407718:	add	sp, sp, #0x20
  40771c:	ret
  407720:	sub	sp, sp, #0x50
  407724:	stp	x29, x30, [sp, #64]
  407728:	add	x29, sp, #0x40
  40772c:	stur	x0, [x29, #-16]
  407730:	stur	x1, [x29, #-24]
  407734:	stur	w2, [x29, #-28]
  407738:	ldur	x8, [x29, #-16]
  40773c:	add	x8, x8, #0x8
  407740:	str	x8, [sp, #24]
  407744:	ldur	x8, [x29, #-24]
  407748:	add	x8, x8, #0x8
  40774c:	str	x8, [sp, #16]
  407750:	ldur	w9, [x29, #-28]
  407754:	asr	w9, w9, #5
  407758:	str	w9, [sp, #12]
  40775c:	ldur	w9, [x29, #-28]
  407760:	and	w9, w9, #0x1f
  407764:	stur	w9, [x29, #-28]
  407768:	ldr	w9, [sp, #12]
  40776c:	cbz	w9, 40779c <ferror@plt+0x4ecc>
  407770:	ldr	x0, [sp, #24]
  407774:	ldr	x1, [sp, #16]
  407778:	ldr	w8, [sp, #12]
  40777c:	lsl	w8, w8, #2
  407780:	mov	w2, w8
  407784:	sxtw	x2, w2
  407788:	bl	4025d0 <memcmp@plt>
  40778c:	cbz	w0, 40779c <ferror@plt+0x4ecc>
  407790:	mov	w8, #0xffffffff            	// #-1
  407794:	stur	w8, [x29, #-4]
  407798:	b	407808 <ferror@plt+0x4f38>
  40779c:	ldur	w8, [x29, #-28]
  4077a0:	cbz	w8, 407804 <ferror@plt+0x4f34>
  4077a4:	ldr	x8, [sp, #24]
  4077a8:	ldrsw	x9, [sp, #12]
  4077ac:	ldr	w10, [x8, x9, lsl #2]
  4077b0:	str	w10, [sp, #8]
  4077b4:	ldr	x8, [sp, #16]
  4077b8:	ldrsw	x9, [sp, #12]
  4077bc:	ldr	w10, [x8, x9, lsl #2]
  4077c0:	str	w10, [sp, #4]
  4077c4:	ldur	w10, [x29, #-28]
  4077c8:	mov	w11, #0x20                  	// #32
  4077cc:	subs	w10, w11, w10
  4077d0:	mov	w11, #0xffffffff            	// #-1
  4077d4:	lsl	w0, w11, w10
  4077d8:	bl	402270 <htonl@plt>
  4077dc:	str	w0, [sp]
  4077e0:	ldr	w10, [sp, #8]
  4077e4:	ldr	w11, [sp, #4]
  4077e8:	eor	w10, w10, w11
  4077ec:	ldr	w11, [sp]
  4077f0:	and	w10, w10, w11
  4077f4:	cbz	w10, 407804 <ferror@plt+0x4f34>
  4077f8:	mov	w8, #0x1                   	// #1
  4077fc:	stur	w8, [x29, #-4]
  407800:	b	407808 <ferror@plt+0x4f38>
  407804:	stur	wzr, [x29, #-4]
  407808:	ldur	w0, [x29, #-4]
  40780c:	ldp	x29, x30, [sp, #64]
  407810:	add	sp, sp, #0x50
  407814:	ret
  407818:	sub	sp, sp, #0x140
  40781c:	stp	x29, x30, [sp, #288]
  407820:	str	x28, [sp, #304]
  407824:	add	x29, sp, #0x120
  407828:	stur	x0, [x29, #-16]
  40782c:	stur	x1, [x29, #-24]
  407830:	ldur	x8, [x29, #-24]
  407834:	cbz	x8, 407858 <ferror@plt+0x4f88>
  407838:	ldur	x8, [x29, #-16]
  40783c:	ldrh	w9, [x8, #6]
  407840:	cbz	w9, 407858 <ferror@plt+0x4f88>
  407844:	ldur	x8, [x29, #-16]
  407848:	ldrsh	w9, [x8, #4]
  40784c:	cmp	w9, #0x0
  407850:	cset	w9, gt
  407854:	tbnz	w9, #0, 407860 <ferror@plt+0x4f90>
  407858:	stur	wzr, [x29, #-4]
  40785c:	b	40789c <ferror@plt+0x4fcc>
  407860:	ldur	x1, [x29, #-24]
  407864:	ldur	x8, [x29, #-16]
  407868:	ldrh	w2, [x8, #6]
  40786c:	mov	x0, sp
  407870:	bl	40702c <ferror@plt+0x475c>
  407874:	cbz	w0, 407884 <ferror@plt+0x4fb4>
  407878:	mov	w8, #0xffffffff            	// #-1
  40787c:	stur	w8, [x29, #-4]
  407880:	b	40789c <ferror@plt+0x4fcc>
  407884:	ldur	x1, [x29, #-16]
  407888:	ldur	x8, [x29, #-16]
  40788c:	ldrsh	w2, [x8, #4]
  407890:	mov	x0, sp
  407894:	bl	407720 <ferror@plt+0x4e50>
  407898:	stur	w0, [x29, #-4]
  40789c:	ldur	w0, [x29, #-4]
  4078a0:	ldr	x28, [sp, #304]
  4078a4:	ldp	x29, x30, [sp, #288]
  4078a8:	add	sp, sp, #0x140
  4078ac:	ret
  4078b0:	stp	x29, x30, [sp, #-32]!
  4078b4:	str	x28, [sp, #16]
  4078b8:	mov	x29, sp
  4078bc:	sub	sp, sp, #0x430
  4078c0:	adrp	x0, 412000 <ferror@plt+0xf730>
  4078c4:	add	x0, x0, #0xa7
  4078c8:	str	wzr, [sp, #40]
  4078cc:	bl	402850 <getenv@plt>
  4078d0:	cbz	x0, 40790c <ferror@plt+0x503c>
  4078d4:	adrp	x0, 412000 <ferror@plt+0xf730>
  4078d8:	add	x0, x0, #0xa7
  4078dc:	bl	402850 <getenv@plt>
  4078e0:	bl	4023b0 <atoi@plt>
  4078e4:	str	w0, [sp, #20]
  4078e8:	cbz	w0, 4078f8 <ferror@plt+0x5028>
  4078ec:	ldr	w8, [sp, #20]
  4078f0:	str	w8, [sp, #16]
  4078f4:	b	407900 <ferror@plt+0x5030>
  4078f8:	mov	w8, #0x64                  	// #100
  4078fc:	str	w8, [sp, #16]
  407900:	ldr	w8, [sp, #16]
  407904:	stur	w8, [x29, #-4]
  407908:	b	407a18 <ferror@plt+0x5148>
  40790c:	adrp	x0, 412000 <ferror@plt+0xf730>
  407910:	add	x0, x0, #0xaa
  407914:	bl	402850 <getenv@plt>
  407918:	cbz	x0, 40794c <ferror@plt+0x507c>
  40791c:	adrp	x0, 412000 <ferror@plt+0xf730>
  407920:	add	x0, x0, #0xaa
  407924:	bl	402850 <getenv@plt>
  407928:	add	x8, sp, #0x2c
  40792c:	str	x0, [sp, #8]
  407930:	mov	x0, x8
  407934:	mov	x1, #0x3ff                 	// #1023
  407938:	adrp	x2, 411000 <ferror@plt+0xe730>
  40793c:	add	x2, x2, #0xe84
  407940:	ldr	x3, [sp, #8]
  407944:	bl	402350 <snprintf@plt>
  407948:	b	40799c <ferror@plt+0x50cc>
  40794c:	adrp	x0, 412000 <ferror@plt+0xf730>
  407950:	add	x0, x0, #0xba
  407954:	bl	402850 <getenv@plt>
  407958:	cbz	x0, 40798c <ferror@plt+0x50bc>
  40795c:	adrp	x0, 412000 <ferror@plt+0xf730>
  407960:	add	x0, x0, #0xba
  407964:	bl	402850 <getenv@plt>
  407968:	add	x8, sp, #0x2c
  40796c:	str	x0, [sp]
  407970:	mov	x0, x8
  407974:	mov	x1, #0x3ff                 	// #1023
  407978:	adrp	x2, 412000 <ferror@plt+0xf730>
  40797c:	add	x2, x2, #0xc4
  407980:	ldr	x3, [sp]
  407984:	bl	402350 <snprintf@plt>
  407988:	b	40799c <ferror@plt+0x50cc>
  40798c:	add	x0, sp, #0x2c
  407990:	adrp	x1, 412000 <ferror@plt+0xf730>
  407994:	add	x1, x1, #0xd2
  407998:	bl	402720 <strcpy@plt>
  40799c:	add	x0, sp, #0x2c
  4079a0:	adrp	x1, 412000 <ferror@plt+0xf730>
  4079a4:	add	x1, x1, #0x2ee
  4079a8:	bl	402730 <fopen64@plt>
  4079ac:	str	x0, [sp, #32]
  4079b0:	ldr	x8, [sp, #32]
  4079b4:	cbz	x8, 4079fc <ferror@plt+0x512c>
  4079b8:	ldr	x0, [sp, #32]
  4079bc:	adrp	x1, 412000 <ferror@plt+0xf730>
  4079c0:	add	x1, x1, #0xe3
  4079c4:	add	x2, sp, #0x1c
  4079c8:	add	x3, sp, #0x18
  4079cc:	bl	402420 <__isoc99_fscanf@plt>
  4079d0:	cmp	w0, #0x2
  4079d4:	b.ne	4079f4 <ferror@plt+0x5124>  // b.any
  4079d8:	ldr	w8, [sp, #28]
  4079dc:	mov	w9, #0x4240                	// #16960
  4079e0:	movk	w9, #0xf, lsl #16
  4079e4:	cmp	w8, w9
  4079e8:	b.ne	4079f4 <ferror@plt+0x5124>  // b.any
  4079ec:	ldr	w8, [sp, #24]
  4079f0:	str	w8, [sp, #40]
  4079f4:	ldr	x0, [sp, #32]
  4079f8:	bl	4023a0 <fclose@plt>
  4079fc:	ldr	w8, [sp, #40]
  407a00:	cbz	w8, 407a10 <ferror@plt+0x5140>
  407a04:	ldr	w8, [sp, #40]
  407a08:	stur	w8, [x29, #-4]
  407a0c:	b	407a18 <ferror@plt+0x5148>
  407a10:	mov	w8, #0x64                  	// #100
  407a14:	stur	w8, [x29, #-4]
  407a18:	ldur	w0, [x29, #-4]
  407a1c:	add	sp, sp, #0x430
  407a20:	ldr	x28, [sp, #16]
  407a24:	ldp	x29, x30, [sp], #32
  407a28:	ret
  407a2c:	stp	x29, x30, [sp, #-16]!
  407a30:	mov	x29, sp
  407a34:	mov	w0, #0x2                   	// #2
  407a38:	bl	402770 <sysconf@plt>
  407a3c:	ldp	x29, x30, [sp], #16
  407a40:	ret
  407a44:	sub	sp, sp, #0x50
  407a48:	stp	x29, x30, [sp, #64]
  407a4c:	add	x29, sp, #0x40
  407a50:	stur	w0, [x29, #-12]
  407a54:	stur	w1, [x29, #-16]
  407a58:	stur	x2, [x29, #-24]
  407a5c:	str	x3, [sp, #32]
  407a60:	str	w4, [sp, #28]
  407a64:	ldur	w8, [x29, #-12]
  407a68:	subs	w8, w8, #0x2
  407a6c:	mov	w9, w8
  407a70:	ubfx	x9, x9, #0, #32
  407a74:	cmp	x9, #0x1a
  407a78:	str	x9, [sp, #8]
  407a7c:	b.hi	407b60 <ferror@plt+0x5290>  // b.pmore
  407a80:	adrp	x8, 411000 <ferror@plt+0xe730>
  407a84:	add	x8, x8, #0xd68
  407a88:	ldr	x11, [sp, #8]
  407a8c:	ldrsw	x10, [x8, x11, lsl #2]
  407a90:	add	x9, x8, x10
  407a94:	br	x9
  407a98:	ldur	w0, [x29, #-12]
  407a9c:	ldur	x1, [x29, #-24]
  407aa0:	ldr	x2, [sp, #32]
  407aa4:	ldr	w3, [sp, #28]
  407aa8:	bl	4028c0 <inet_ntop@plt>
  407aac:	stur	x0, [x29, #-8]
  407ab0:	b	407b6c <ferror@plt+0x529c>
  407ab4:	ldur	w0, [x29, #-12]
  407ab8:	ldur	x1, [x29, #-24]
  407abc:	ldr	x2, [sp, #32]
  407ac0:	ldrsw	x3, [sp, #28]
  407ac4:	bl	40d20c <ferror@plt+0xa93c>
  407ac8:	stur	x0, [x29, #-8]
  407acc:	b	407b6c <ferror@plt+0x529c>
  407ad0:	ldur	x0, [x29, #-24]
  407ad4:	ldur	w1, [x29, #-16]
  407ad8:	ldr	x3, [sp, #32]
  407adc:	ldr	w4, [sp, #28]
  407ae0:	mov	w2, #0xffff                	// #65535
  407ae4:	bl	40abd8 <ferror@plt+0x8308>
  407ae8:	stur	x0, [x29, #-8]
  407aec:	b	407b6c <ferror@plt+0x529c>
  407af0:	ldur	x8, [x29, #-24]
  407af4:	str	x8, [sp, #16]
  407af8:	ldr	x8, [sp, #16]
  407afc:	ldrh	w9, [x8]
  407b00:	cmp	w9, #0x2
  407b04:	str	w9, [sp, #4]
  407b08:	b.eq	407b20 <ferror@plt+0x5250>  // b.none
  407b0c:	b	407b10 <ferror@plt+0x5240>
  407b10:	ldr	w8, [sp, #4]
  407b14:	cmp	w8, #0xa
  407b18:	b.eq	407b40 <ferror@plt+0x5270>  // b.none
  407b1c:	b	407b60 <ferror@plt+0x5290>
  407b20:	ldr	x8, [sp, #16]
  407b24:	add	x1, x8, #0x4
  407b28:	ldr	x2, [sp, #32]
  407b2c:	ldr	w3, [sp, #28]
  407b30:	mov	w0, #0x2                   	// #2
  407b34:	bl	4028c0 <inet_ntop@plt>
  407b38:	stur	x0, [x29, #-8]
  407b3c:	b	407b6c <ferror@plt+0x529c>
  407b40:	ldr	x8, [sp, #16]
  407b44:	add	x1, x8, #0x8
  407b48:	ldr	x2, [sp, #32]
  407b4c:	ldr	w3, [sp, #28]
  407b50:	mov	w0, #0xa                   	// #10
  407b54:	bl	4028c0 <inet_ntop@plt>
  407b58:	stur	x0, [x29, #-8]
  407b5c:	b	407b6c <ferror@plt+0x529c>
  407b60:	adrp	x8, 412000 <ferror@plt+0xf730>
  407b64:	add	x8, x8, #0xf6
  407b68:	stur	x8, [x29, #-8]
  407b6c:	ldur	x0, [x29, #-8]
  407b70:	ldp	x29, x30, [sp, #64]
  407b74:	add	sp, sp, #0x50
  407b78:	ret
  407b7c:	sub	sp, sp, #0x20
  407b80:	stp	x29, x30, [sp, #16]
  407b84:	add	x29, sp, #0x10
  407b88:	adrp	x3, 423000 <ferror@plt+0x20730>
  407b8c:	add	x3, x3, #0x4c0
  407b90:	mov	w4, #0x100                 	// #256
  407b94:	stur	w0, [x29, #-4]
  407b98:	str	w1, [sp, #8]
  407b9c:	str	x2, [sp]
  407ba0:	ldur	w0, [x29, #-4]
  407ba4:	ldr	w1, [sp, #8]
  407ba8:	ldr	x2, [sp]
  407bac:	bl	407a44 <ferror@plt+0x5174>
  407bb0:	ldp	x29, x30, [sp, #16]
  407bb4:	add	sp, sp, #0x20
  407bb8:	ret
  407bbc:	sub	sp, sp, #0x20
  407bc0:	stp	x29, x30, [sp, #16]
  407bc4:	add	x29, sp, #0x10
  407bc8:	adrp	x1, 412000 <ferror@plt+0xf730>
  407bcc:	add	x1, x1, #0xfa
  407bd0:	str	x0, [sp, #8]
  407bd4:	str	wzr, [sp, #4]
  407bd8:	ldr	x0, [sp, #8]
  407bdc:	bl	4025f0 <strcmp@plt>
  407be0:	cbnz	w0, 407bf0 <ferror@plt+0x5320>
  407be4:	mov	w8, #0x2                   	// #2
  407be8:	str	w8, [sp, #4]
  407bec:	b	407c8c <ferror@plt+0x53bc>
  407bf0:	ldr	x0, [sp, #8]
  407bf4:	adrp	x1, 412000 <ferror@plt+0xf730>
  407bf8:	add	x1, x1, #0xff
  407bfc:	bl	4025f0 <strcmp@plt>
  407c00:	cbnz	w0, 407c10 <ferror@plt+0x5340>
  407c04:	mov	w8, #0xa                   	// #10
  407c08:	str	w8, [sp, #4]
  407c0c:	b	407c8c <ferror@plt+0x53bc>
  407c10:	ldr	x0, [sp, #8]
  407c14:	adrp	x1, 412000 <ferror@plt+0xf730>
  407c18:	add	x1, x1, #0x73f
  407c1c:	bl	4025f0 <strcmp@plt>
  407c20:	cbnz	w0, 407c30 <ferror@plt+0x5360>
  407c24:	mov	w8, #0x11                  	// #17
  407c28:	str	w8, [sp, #4]
  407c2c:	b	407c8c <ferror@plt+0x53bc>
  407c30:	ldr	x0, [sp, #8]
  407c34:	adrp	x1, 412000 <ferror@plt+0xf730>
  407c38:	add	x1, x1, #0x105
  407c3c:	bl	4025f0 <strcmp@plt>
  407c40:	cbnz	w0, 407c50 <ferror@plt+0x5380>
  407c44:	mov	w8, #0x4                   	// #4
  407c48:	str	w8, [sp, #4]
  407c4c:	b	407c8c <ferror@plt+0x53bc>
  407c50:	ldr	x0, [sp, #8]
  407c54:	adrp	x1, 412000 <ferror@plt+0xf730>
  407c58:	add	x1, x1, #0x109
  407c5c:	bl	4025f0 <strcmp@plt>
  407c60:	cbnz	w0, 407c70 <ferror@plt+0x53a0>
  407c64:	mov	w8, #0x1c                  	// #28
  407c68:	str	w8, [sp, #4]
  407c6c:	b	407c8c <ferror@plt+0x53bc>
  407c70:	ldr	x0, [sp, #8]
  407c74:	adrp	x1, 412000 <ferror@plt+0xf730>
  407c78:	add	x1, x1, #0x10e
  407c7c:	bl	4025f0 <strcmp@plt>
  407c80:	cbnz	w0, 407c8c <ferror@plt+0x53bc>
  407c84:	mov	w8, #0x7                   	// #7
  407c88:	str	w8, [sp, #4]
  407c8c:	ldr	w0, [sp, #4]
  407c90:	ldp	x29, x30, [sp, #16]
  407c94:	add	sp, sp, #0x20
  407c98:	ret
  407c9c:	sub	sp, sp, #0x10
  407ca0:	str	w0, [sp, #4]
  407ca4:	ldr	w8, [sp, #4]
  407ca8:	cmp	w8, #0x2
  407cac:	b.ne	407cc0 <ferror@plt+0x53f0>  // b.any
  407cb0:	adrp	x8, 412000 <ferror@plt+0xf730>
  407cb4:	add	x8, x8, #0xfa
  407cb8:	str	x8, [sp, #8]
  407cbc:	b	407d58 <ferror@plt+0x5488>
  407cc0:	ldr	w8, [sp, #4]
  407cc4:	cmp	w8, #0xa
  407cc8:	b.ne	407cdc <ferror@plt+0x540c>  // b.any
  407ccc:	adrp	x8, 412000 <ferror@plt+0xf730>
  407cd0:	add	x8, x8, #0xff
  407cd4:	str	x8, [sp, #8]
  407cd8:	b	407d58 <ferror@plt+0x5488>
  407cdc:	ldr	w8, [sp, #4]
  407ce0:	cmp	w8, #0x11
  407ce4:	b.ne	407cf8 <ferror@plt+0x5428>  // b.any
  407ce8:	adrp	x8, 412000 <ferror@plt+0xf730>
  407cec:	add	x8, x8, #0x73f
  407cf0:	str	x8, [sp, #8]
  407cf4:	b	407d58 <ferror@plt+0x5488>
  407cf8:	ldr	w8, [sp, #4]
  407cfc:	cmp	w8, #0x4
  407d00:	b.ne	407d14 <ferror@plt+0x5444>  // b.any
  407d04:	adrp	x8, 412000 <ferror@plt+0xf730>
  407d08:	add	x8, x8, #0x105
  407d0c:	str	x8, [sp, #8]
  407d10:	b	407d58 <ferror@plt+0x5488>
  407d14:	ldr	w8, [sp, #4]
  407d18:	cmp	w8, #0x1c
  407d1c:	b.ne	407d30 <ferror@plt+0x5460>  // b.any
  407d20:	adrp	x8, 412000 <ferror@plt+0xf730>
  407d24:	add	x8, x8, #0x109
  407d28:	str	x8, [sp, #8]
  407d2c:	b	407d58 <ferror@plt+0x5488>
  407d30:	ldr	w8, [sp, #4]
  407d34:	cmp	w8, #0x7
  407d38:	b.ne	407d4c <ferror@plt+0x547c>  // b.any
  407d3c:	adrp	x8, 412000 <ferror@plt+0xf730>
  407d40:	add	x8, x8, #0x10e
  407d44:	str	x8, [sp, #8]
  407d48:	b	407d58 <ferror@plt+0x5488>
  407d4c:	adrp	x8, 412000 <ferror@plt+0xf730>
  407d50:	add	x8, x8, #0xf6
  407d54:	str	x8, [sp, #8]
  407d58:	ldr	x0, [sp, #8]
  407d5c:	add	sp, sp, #0x10
  407d60:	ret
  407d64:	sub	sp, sp, #0x50
  407d68:	stp	x29, x30, [sp, #64]
  407d6c:	add	x29, sp, #0x40
  407d70:	adrp	x8, 422000 <ferror@plt+0x1f730>
  407d74:	ldr	x8, [x8, #4064]
  407d78:	stur	w0, [x29, #-12]
  407d7c:	stur	w1, [x29, #-16]
  407d80:	stur	x2, [x29, #-24]
  407d84:	str	x3, [sp, #32]
  407d88:	str	w4, [sp, #28]
  407d8c:	ldr	w9, [x8]
  407d90:	cbz	w9, 407df8 <ferror@plt+0x5528>
  407d94:	ldur	w8, [x29, #-16]
  407d98:	cmp	w8, #0x0
  407d9c:	cset	w8, gt
  407da0:	tbnz	w8, #0, 407db4 <ferror@plt+0x54e4>
  407da4:	ldur	w0, [x29, #-12]
  407da8:	bl	407e24 <ferror@plt+0x5554>
  407dac:	str	w0, [sp, #12]
  407db0:	b	407dbc <ferror@plt+0x54ec>
  407db4:	ldur	w8, [x29, #-16]
  407db8:	str	w8, [sp, #12]
  407dbc:	ldr	w8, [sp, #12]
  407dc0:	stur	w8, [x29, #-16]
  407dc4:	ldur	w8, [x29, #-16]
  407dc8:	cmp	w8, #0x0
  407dcc:	cset	w8, le
  407dd0:	tbnz	w8, #0, 407df8 <ferror@plt+0x5528>
  407dd4:	ldur	x0, [x29, #-24]
  407dd8:	ldur	w1, [x29, #-16]
  407ddc:	ldur	w2, [x29, #-12]
  407de0:	bl	407e58 <ferror@plt+0x5588>
  407de4:	str	x0, [sp, #16]
  407de8:	cbz	x0, 407df8 <ferror@plt+0x5528>
  407dec:	ldr	x8, [sp, #16]
  407df0:	stur	x8, [x29, #-8]
  407df4:	b	407e14 <ferror@plt+0x5544>
  407df8:	ldur	w0, [x29, #-12]
  407dfc:	ldur	w1, [x29, #-16]
  407e00:	ldur	x2, [x29, #-24]
  407e04:	ldr	x3, [sp, #32]
  407e08:	ldr	w4, [sp, #28]
  407e0c:	bl	407a44 <ferror@plt+0x5174>
  407e10:	stur	x0, [x29, #-8]
  407e14:	ldur	x0, [x29, #-8]
  407e18:	ldp	x29, x30, [sp, #64]
  407e1c:	add	sp, sp, #0x50
  407e20:	ret
  407e24:	sub	sp, sp, #0x20
  407e28:	stp	x29, x30, [sp, #16]
  407e2c:	add	x29, sp, #0x10
  407e30:	mov	w8, #0x8                   	// #8
  407e34:	stur	w0, [x29, #-4]
  407e38:	ldur	w0, [x29, #-4]
  407e3c:	str	w8, [sp, #8]
  407e40:	bl	406cd4 <ferror@plt+0x4404>
  407e44:	ldr	w8, [sp, #8]
  407e48:	sdiv	w0, w0, w8
  407e4c:	ldp	x29, x30, [sp, #16]
  407e50:	add	sp, sp, #0x20
  407e54:	ret
  407e58:	sub	sp, sp, #0x60
  407e5c:	stp	x29, x30, [sp, #80]
  407e60:	add	x29, sp, #0x50
  407e64:	adrp	x8, 423000 <ferror@plt+0x20730>
  407e68:	add	x8, x8, #0x6c8
  407e6c:	stur	x0, [x29, #-16]
  407e70:	stur	w1, [x29, #-20]
  407e74:	stur	w2, [x29, #-24]
  407e78:	ldur	w9, [x29, #-24]
  407e7c:	cmp	w9, #0xa
  407e80:	str	x8, [sp, #24]
  407e84:	b.ne	407edc <ferror@plt+0x560c>  // b.any
  407e88:	ldur	x8, [x29, #-16]
  407e8c:	ldr	w9, [x8]
  407e90:	cbnz	w9, 407edc <ferror@plt+0x560c>
  407e94:	ldur	x8, [x29, #-16]
  407e98:	ldr	w9, [x8, #4]
  407e9c:	cbnz	w9, 407edc <ferror@plt+0x560c>
  407ea0:	ldur	x8, [x29, #-16]
  407ea4:	ldr	w9, [x8, #8]
  407ea8:	mov	w0, #0xffff                	// #65535
  407eac:	str	w9, [sp, #20]
  407eb0:	bl	402270 <htonl@plt>
  407eb4:	ldr	w9, [sp, #20]
  407eb8:	cmp	w9, w0
  407ebc:	b.ne	407edc <ferror@plt+0x560c>  // b.any
  407ec0:	mov	w8, #0x2                   	// #2
  407ec4:	stur	w8, [x29, #-24]
  407ec8:	ldur	x9, [x29, #-16]
  407ecc:	add	x9, x9, #0xc
  407ed0:	stur	x9, [x29, #-16]
  407ed4:	mov	w8, #0x4                   	// #4
  407ed8:	stur	w8, [x29, #-20]
  407edc:	ldur	x8, [x29, #-16]
  407ee0:	ldursw	x9, [x29, #-20]
  407ee4:	add	x8, x8, x9
  407ee8:	ldur	w10, [x8, #-4]
  407eec:	mov	w11, #0x101                 	// #257
  407ef0:	udiv	w12, w10, w11
  407ef4:	mul	w11, w12, w11
  407ef8:	subs	w10, w10, w11
  407efc:	str	w10, [sp, #36]
  407f00:	ldr	w10, [sp, #36]
  407f04:	mov	w8, w10
  407f08:	mov	x9, #0x8                   	// #8
  407f0c:	mul	x8, x9, x8
  407f10:	ldr	x9, [sp, #24]
  407f14:	add	x8, x9, x8
  407f18:	ldr	x8, [x8]
  407f1c:	stur	x8, [x29, #-32]
  407f20:	ldur	x8, [x29, #-32]
  407f24:	cbz	x8, 407f88 <ferror@plt+0x56b8>
  407f28:	ldur	x8, [x29, #-32]
  407f2c:	ldrh	w9, [x8, #22]
  407f30:	ldur	w10, [x29, #-24]
  407f34:	cmp	w9, w10
  407f38:	b.ne	407f78 <ferror@plt+0x56a8>  // b.any
  407f3c:	ldur	x8, [x29, #-32]
  407f40:	ldrh	w9, [x8, #18]
  407f44:	ldur	w10, [x29, #-20]
  407f48:	cmp	w9, w10
  407f4c:	b.ne	407f78 <ferror@plt+0x56a8>  // b.any
  407f50:	ldur	x8, [x29, #-32]
  407f54:	add	x0, x8, #0x18
  407f58:	ldur	x1, [x29, #-16]
  407f5c:	ldursw	x2, [x29, #-20]
  407f60:	bl	4025d0 <memcmp@plt>
  407f64:	cbnz	w0, 407f78 <ferror@plt+0x56a8>
  407f68:	ldur	x8, [x29, #-32]
  407f6c:	ldr	x8, [x8, #8]
  407f70:	stur	x8, [x29, #-8]
  407f74:	b	408098 <ferror@plt+0x57c8>
  407f78:	ldur	x8, [x29, #-32]
  407f7c:	ldr	x8, [x8]
  407f80:	stur	x8, [x29, #-32]
  407f84:	b	407f20 <ferror@plt+0x5650>
  407f88:	mov	x0, #0x118                 	// #280
  407f8c:	bl	4023f0 <malloc@plt>
  407f90:	stur	x0, [x29, #-32]
  407f94:	ldur	x8, [x29, #-32]
  407f98:	cbnz	x8, 407fa8 <ferror@plt+0x56d8>
  407f9c:	mov	x8, xzr
  407fa0:	stur	x8, [x29, #-8]
  407fa4:	b	408098 <ferror@plt+0x57c8>
  407fa8:	ldur	w8, [x29, #-24]
  407fac:	ldur	x9, [x29, #-32]
  407fb0:	strh	w8, [x9, #22]
  407fb4:	ldur	w8, [x29, #-20]
  407fb8:	ldur	x9, [x29, #-32]
  407fbc:	strh	w8, [x9, #18]
  407fc0:	ldur	x9, [x29, #-32]
  407fc4:	mov	x10, #0x8                   	// #8
  407fc8:	mov	x11, xzr
  407fcc:	str	x11, [x9, #8]
  407fd0:	ldur	x9, [x29, #-32]
  407fd4:	add	x0, x9, #0x18
  407fd8:	ldur	x1, [x29, #-16]
  407fdc:	ldursw	x2, [x29, #-20]
  407fe0:	str	x10, [sp, #8]
  407fe4:	bl	4021e0 <memcpy@plt>
  407fe8:	ldr	w8, [sp, #36]
  407fec:	mov	w9, w8
  407ff0:	ldr	x10, [sp, #8]
  407ff4:	mul	x9, x10, x9
  407ff8:	ldr	x11, [sp, #24]
  407ffc:	add	x9, x11, x9
  408000:	ldr	x9, [x9]
  408004:	ldur	x12, [x29, #-32]
  408008:	str	x9, [x12]
  40800c:	ldur	x9, [x29, #-32]
  408010:	ldr	w8, [sp, #36]
  408014:	mov	w12, w8
  408018:	mul	x12, x10, x12
  40801c:	add	x12, x11, x12
  408020:	str	x9, [x12]
  408024:	adrp	x9, 423000 <ferror@plt+0x20730>
  408028:	add	x9, x9, #0x6c0
  40802c:	ldr	w8, [x9]
  408030:	add	w8, w8, #0x1
  408034:	str	w8, [x9]
  408038:	cmp	w8, #0x1
  40803c:	b.ne	408048 <ferror@plt+0x5778>  // b.any
  408040:	mov	w0, #0x1                   	// #1
  408044:	bl	4022c0 <sethostent@plt>
  408048:	adrp	x8, 422000 <ferror@plt+0x1f730>
  40804c:	ldr	x8, [x8, #4016]
  408050:	ldr	x0, [x8]
  408054:	bl	402710 <fflush@plt>
  408058:	ldur	x8, [x29, #-16]
  40805c:	ldur	w1, [x29, #-20]
  408060:	ldur	w2, [x29, #-24]
  408064:	mov	x0, x8
  408068:	bl	402650 <gethostbyaddr@plt>
  40806c:	str	x0, [sp, #40]
  408070:	ldr	x8, [sp, #40]
  408074:	cbz	x8, 40808c <ferror@plt+0x57bc>
  408078:	ldr	x8, [sp, #40]
  40807c:	ldr	x0, [x8]
  408080:	bl	402550 <strdup@plt>
  408084:	ldur	x8, [x29, #-32]
  408088:	str	x0, [x8, #8]
  40808c:	ldur	x8, [x29, #-32]
  408090:	ldr	x8, [x8, #8]
  408094:	stur	x8, [x29, #-8]
  408098:	ldur	x0, [x29, #-8]
  40809c:	ldp	x29, x30, [sp, #80]
  4080a0:	add	sp, sp, #0x60
  4080a4:	ret
  4080a8:	sub	sp, sp, #0x20
  4080ac:	stp	x29, x30, [sp, #16]
  4080b0:	add	x29, sp, #0x10
  4080b4:	adrp	x3, 423000 <ferror@plt+0x20730>
  4080b8:	add	x3, x3, #0x5c0
  4080bc:	mov	w4, #0x100                 	// #256
  4080c0:	stur	w0, [x29, #-4]
  4080c4:	str	w1, [sp, #8]
  4080c8:	str	x2, [sp]
  4080cc:	ldur	w0, [x29, #-4]
  4080d0:	ldr	w1, [sp, #8]
  4080d4:	ldr	x2, [sp]
  4080d8:	bl	407d64 <ferror@plt+0x5494>
  4080dc:	ldp	x29, x30, [sp, #16]
  4080e0:	add	sp, sp, #0x20
  4080e4:	ret
  4080e8:	sub	sp, sp, #0x40
  4080ec:	stp	x29, x30, [sp, #48]
  4080f0:	add	x29, sp, #0x30
  4080f4:	stur	x0, [x29, #-8]
  4080f8:	stur	w1, [x29, #-12]
  4080fc:	str	x2, [sp, #24]
  408100:	str	w3, [sp, #20]
  408104:	ldr	x8, [sp, #24]
  408108:	str	x8, [sp, #8]
  40810c:	str	wzr, [sp, #4]
  408110:	ldr	w8, [sp, #4]
  408114:	ldur	w9, [x29, #-12]
  408118:	cmp	w8, w9
  40811c:	b.ge	408174 <ferror@plt+0x58a4>  // b.tcont
  408120:	ldr	w8, [sp, #20]
  408124:	cmp	w8, #0x3
  408128:	b.ge	408130 <ferror@plt+0x5860>  // b.tcont
  40812c:	b	408174 <ferror@plt+0x58a4>
  408130:	ldr	x0, [sp, #8]
  408134:	ldur	x8, [x29, #-8]
  408138:	ldrsw	x9, [sp, #4]
  40813c:	ldrb	w2, [x8, x9]
  408140:	adrp	x1, 412000 <ferror@plt+0xf730>
  408144:	add	x1, x1, #0x259
  408148:	bl	402300 <sprintf@plt>
  40814c:	ldr	x8, [sp, #8]
  408150:	add	x8, x8, #0x2
  408154:	str	x8, [sp, #8]
  408158:	ldr	w10, [sp, #20]
  40815c:	subs	w10, w10, #0x2
  408160:	str	w10, [sp, #20]
  408164:	ldr	w8, [sp, #4]
  408168:	add	w8, w8, #0x1
  40816c:	str	w8, [sp, #4]
  408170:	b	408110 <ferror@plt+0x5840>
  408174:	ldr	x0, [sp, #24]
  408178:	ldp	x29, x30, [sp, #48]
  40817c:	add	sp, sp, #0x40
  408180:	ret
  408184:	sub	sp, sp, #0x70
  408188:	stp	x29, x30, [sp, #96]
  40818c:	add	x29, sp, #0x60
  408190:	mov	x8, #0x2                   	// #2
  408194:	stur	x0, [x29, #-16]
  408198:	stur	x1, [x29, #-24]
  40819c:	stur	w2, [x29, #-28]
  4081a0:	stur	x3, [x29, #-40]
  4081a4:	stur	wzr, [x29, #-44]
  4081a8:	ldur	x0, [x29, #-16]
  4081ac:	str	x8, [sp, #24]
  4081b0:	bl	402210 <strlen@plt>
  4081b4:	ldr	x8, [sp, #24]
  4081b8:	udiv	x9, x0, x8
  4081bc:	mul	x9, x9, x8
  4081c0:	subs	x9, x0, x9
  4081c4:	cbz	x9, 4081d4 <ferror@plt+0x5904>
  4081c8:	mov	x8, xzr
  4081cc:	stur	x8, [x29, #-8]
  4081d0:	b	4082cc <ferror@plt+0x59fc>
  4081d4:	ldur	w8, [x29, #-44]
  4081d8:	ldur	w9, [x29, #-28]
  4081dc:	mov	w10, #0x0                   	// #0
  4081e0:	cmp	w8, w9
  4081e4:	str	w10, [sp, #20]
  4081e8:	b.cs	408200 <ferror@plt+0x5930>  // b.hs, b.nlast
  4081ec:	ldur	x0, [x29, #-16]
  4081f0:	bl	402210 <strlen@plt>
  4081f4:	cmp	x0, #0x1
  4081f8:	cset	w8, hi  // hi = pmore
  4081fc:	str	w8, [sp, #20]
  408200:	ldr	w8, [sp, #20]
  408204:	tbnz	w8, #0, 40820c <ferror@plt+0x593c>
  408208:	b	4082b0 <ferror@plt+0x59e0>
  40820c:	ldur	x1, [x29, #-16]
  408210:	add	x8, sp, #0x21
  408214:	mov	x0, x8
  408218:	mov	x2, #0x2                   	// #2
  40821c:	str	x8, [sp, #8]
  408220:	bl	4027f0 <strncpy@plt>
  408224:	mov	w9, #0x0                   	// #0
  408228:	ldr	x8, [sp, #8]
  40822c:	strb	w9, [x8, #2]
  408230:	bl	402840 <__errno_location@plt>
  408234:	str	wzr, [x0]
  408238:	ldr	x0, [sp, #8]
  40823c:	add	x1, sp, #0x28
  408240:	mov	w2, #0x10                  	// #16
  408244:	bl	402200 <strtoul@plt>
  408248:	str	w0, [sp, #36]
  40824c:	bl	402840 <__errno_location@plt>
  408250:	ldr	w9, [x0]
  408254:	cbnz	w9, 408270 <ferror@plt+0x59a0>
  408258:	ldr	w8, [sp, #36]
  40825c:	cmp	w8, #0xff
  408260:	b.hi	408270 <ferror@plt+0x59a0>  // b.pmore
  408264:	ldr	x8, [sp, #40]
  408268:	ldrb	w9, [x8]
  40826c:	cbz	w9, 40827c <ferror@plt+0x59ac>
  408270:	mov	x8, xzr
  408274:	stur	x8, [x29, #-8]
  408278:	b	4082cc <ferror@plt+0x59fc>
  40827c:	ldr	w8, [sp, #36]
  408280:	ldur	x9, [x29, #-24]
  408284:	ldur	w10, [x29, #-44]
  408288:	mov	w11, w10
  40828c:	mov	w10, w11
  408290:	add	w10, w10, #0x1
  408294:	stur	w10, [x29, #-44]
  408298:	add	x9, x9, x11
  40829c:	strb	w8, [x9]
  4082a0:	ldur	x9, [x29, #-16]
  4082a4:	add	x9, x9, #0x2
  4082a8:	stur	x9, [x29, #-16]
  4082ac:	b	4081d4 <ferror@plt+0x5904>
  4082b0:	ldur	x8, [x29, #-40]
  4082b4:	cbz	x8, 4082c4 <ferror@plt+0x59f4>
  4082b8:	ldur	w8, [x29, #-44]
  4082bc:	ldur	x9, [x29, #-40]
  4082c0:	str	w8, [x9]
  4082c4:	ldur	x8, [x29, #-24]
  4082c8:	stur	x8, [x29, #-8]
  4082cc:	ldur	x0, [x29, #-8]
  4082d0:	ldp	x29, x30, [sp, #96]
  4082d4:	add	sp, sp, #0x70
  4082d8:	ret
  4082dc:	sub	sp, sp, #0x40
  4082e0:	stp	x29, x30, [sp, #48]
  4082e4:	add	x29, sp, #0x30
  4082e8:	stur	x0, [x29, #-16]
  4082ec:	str	x1, [sp, #24]
  4082f0:	str	w2, [sp, #20]
  4082f4:	str	wzr, [sp, #16]
  4082f8:	str	wzr, [sp, #12]
  4082fc:	ldr	w8, [sp, #16]
  408300:	ldr	w9, [sp, #20]
  408304:	cmp	w8, w9
  408308:	b.ge	4083c0 <ferror@plt+0x5af0>  // b.tcont
  40830c:	ldur	x8, [x29, #-16]
  408310:	ldrsw	x9, [sp, #12]
  408314:	ldrb	w0, [x8, x9]
  408318:	bl	4059ac <ferror@plt+0x30dc>
  40831c:	str	w0, [sp, #8]
  408320:	ldr	w10, [sp, #8]
  408324:	cmp	w10, #0x0
  408328:	cset	w10, ge  // ge = tcont
  40832c:	tbnz	w10, #0, 40833c <ferror@plt+0x5a6c>
  408330:	mov	w8, #0xffffffff            	// #-1
  408334:	stur	w8, [x29, #-4]
  408338:	b	4083c4 <ferror@plt+0x5af4>
  40833c:	ldr	w8, [sp, #8]
  408340:	lsl	w8, w8, #4
  408344:	ldr	x9, [sp, #24]
  408348:	ldrsw	x10, [sp, #16]
  40834c:	add	x9, x9, x10
  408350:	strb	w8, [x9]
  408354:	ldur	x9, [x29, #-16]
  408358:	ldr	w8, [sp, #12]
  40835c:	add	w8, w8, #0x1
  408360:	ldrb	w0, [x9, w8, sxtw]
  408364:	bl	4059ac <ferror@plt+0x30dc>
  408368:	str	w0, [sp, #8]
  40836c:	ldr	w8, [sp, #8]
  408370:	cmp	w8, #0x0
  408374:	cset	w8, ge  // ge = tcont
  408378:	tbnz	w8, #0, 408388 <ferror@plt+0x5ab8>
  40837c:	mov	w8, #0xffffffff            	// #-1
  408380:	stur	w8, [x29, #-4]
  408384:	b	4083c4 <ferror@plt+0x5af4>
  408388:	ldr	w8, [sp, #8]
  40838c:	ldr	x9, [sp, #24]
  408390:	ldrsw	x10, [sp, #16]
  408394:	add	x9, x9, x10
  408398:	ldrb	w11, [x9]
  40839c:	orr	w8, w11, w8
  4083a0:	strb	w8, [x9]
  4083a4:	ldr	w8, [sp, #16]
  4083a8:	add	w8, w8, #0x1
  4083ac:	str	w8, [sp, #16]
  4083b0:	ldr	w8, [sp, #12]
  4083b4:	add	w8, w8, #0x2
  4083b8:	str	w8, [sp, #12]
  4083bc:	b	4082fc <ferror@plt+0x5a2c>
  4083c0:	stur	wzr, [x29, #-4]
  4083c4:	ldur	w0, [x29, #-4]
  4083c8:	ldp	x29, x30, [sp, #48]
  4083cc:	add	sp, sp, #0x40
  4083d0:	ret
  4083d4:	sub	sp, sp, #0x60
  4083d8:	stp	x29, x30, [sp, #80]
  4083dc:	add	x29, sp, #0x50
  4083e0:	adrp	x8, 411000 <ferror@plt+0xe730>
  4083e4:	add	x8, x8, #0x480
  4083e8:	sub	x9, x29, #0x10
  4083ec:	stur	x0, [x29, #-16]
  4083f0:	stur	x1, [x29, #-24]
  4083f4:	stur	x2, [x29, #-32]
  4083f8:	str	x9, [sp, #40]
  4083fc:	str	xzr, [sp, #16]
  408400:	str	x8, [sp, #8]
  408404:	str	wzr, [sp, #32]
  408408:	ldr	w8, [sp, #32]
  40840c:	cmp	w8, #0x4
  408410:	b.ge	4084ac <ferror@plt+0x5bdc>  // b.tcont
  408414:	ldr	x8, [sp, #40]
  408418:	ldrsw	x9, [sp, #32]
  40841c:	ldrh	w0, [x8, x9, lsl #1]
  408420:	bl	4023e0 <ntohs@plt>
  408424:	strh	w0, [sp, #38]
  408428:	ldr	w10, [sp, #32]
  40842c:	cmp	w10, #0x3
  408430:	b.ne	408440 <ferror@plt+0x5b70>  // b.any
  408434:	adrp	x8, 412000 <ferror@plt+0xf730>
  408438:	add	x8, x8, #0x775
  40843c:	str	x8, [sp, #8]
  408440:	ldur	x8, [x29, #-24]
  408444:	ldr	x9, [sp, #16]
  408448:	add	x0, x8, x9
  40844c:	ldur	x8, [x29, #-32]
  408450:	ldr	x9, [sp, #16]
  408454:	subs	x1, x8, x9
  408458:	ldrh	w3, [sp, #38]
  40845c:	ldr	x4, [sp, #8]
  408460:	adrp	x2, 412000 <ferror@plt+0xf730>
  408464:	add	x2, x2, #0x115
  408468:	bl	402350 <snprintf@plt>
  40846c:	str	w0, [sp, #28]
  408470:	ldr	w10, [sp, #28]
  408474:	cmp	w10, #0x0
  408478:	cset	w10, ge  // ge = tcont
  40847c:	tbnz	w10, #0, 40848c <ferror@plt+0x5bbc>
  408480:	ldr	w8, [sp, #28]
  408484:	stur	w8, [x29, #-4]
  408488:	b	4084b4 <ferror@plt+0x5be4>
  40848c:	ldrsw	x8, [sp, #28]
  408490:	ldr	x9, [sp, #16]
  408494:	add	x8, x9, x8
  408498:	str	x8, [sp, #16]
  40849c:	ldr	w8, [sp, #32]
  4084a0:	add	w8, w8, #0x1
  4084a4:	str	w8, [sp, #32]
  4084a8:	b	408408 <ferror@plt+0x5b38>
  4084ac:	ldr	x8, [sp, #16]
  4084b0:	stur	w8, [x29, #-4]
  4084b4:	ldur	w0, [x29, #-4]
  4084b8:	ldp	x29, x30, [sp, #80]
  4084bc:	add	sp, sp, #0x60
  4084c0:	ret
  4084c4:	sub	sp, sp, #0x30
  4084c8:	stp	x29, x30, [sp, #32]
  4084cc:	add	x29, sp, #0x20
  4084d0:	stur	x0, [x29, #-8]
  4084d4:	str	x1, [sp, #16]
  4084d8:	str	x2, [sp, #8]
  4084dc:	str	xzr, [sp]
  4084e0:	ldr	x8, [sp]
  4084e4:	ldr	x9, [sp, #16]
  4084e8:	cmp	x8, x9
  4084ec:	b.cs	408580 <ferror@plt+0x5cb0>  // b.hs, b.nlast
  4084f0:	bl	402600 <__ctype_b_loc@plt>
  4084f4:	ldr	x8, [x0]
  4084f8:	ldur	x9, [x29, #-8]
  4084fc:	ldr	x10, [sp]
  408500:	ldrb	w11, [x9, x10]
  408504:	ldrh	w11, [x8, w11, sxtw #1]
  408508:	and	w11, w11, #0x4000
  40850c:	cbz	w11, 408558 <ferror@plt+0x5c88>
  408510:	ldur	x8, [x29, #-8]
  408514:	ldr	x9, [sp]
  408518:	ldrb	w10, [x8, x9]
  40851c:	cmp	w10, #0x5c
  408520:	b.eq	408558 <ferror@plt+0x5c88>  // b.none
  408524:	ldr	x0, [sp, #8]
  408528:	ldur	x8, [x29, #-8]
  40852c:	ldr	x9, [sp]
  408530:	ldrb	w1, [x8, x9]
  408534:	bl	4026c0 <strchr@plt>
  408538:	cbnz	x0, 408558 <ferror@plt+0x5c88>
  40853c:	ldur	x8, [x29, #-8]
  408540:	ldr	x9, [sp]
  408544:	ldrb	w1, [x8, x9]
  408548:	adrp	x0, 412000 <ferror@plt+0xf730>
  40854c:	add	x0, x0, #0x11a
  408550:	bl	402820 <printf@plt>
  408554:	b	408570 <ferror@plt+0x5ca0>
  408558:	ldur	x8, [x29, #-8]
  40855c:	ldr	x9, [sp]
  408560:	ldrb	w1, [x8, x9]
  408564:	adrp	x0, 412000 <ferror@plt+0xf730>
  408568:	add	x0, x0, #0x11d
  40856c:	bl	402820 <printf@plt>
  408570:	ldr	x8, [sp]
  408574:	add	x8, x8, #0x1
  408578:	str	x8, [sp]
  40857c:	b	4084e0 <ferror@plt+0x5c10>
  408580:	ldp	x29, x30, [sp, #32]
  408584:	add	sp, sp, #0x30
  408588:	ret
  40858c:	sub	sp, sp, #0x80
  408590:	stp	x29, x30, [sp, #112]
  408594:	add	x29, sp, #0x70
  408598:	mov	x8, xzr
  40859c:	adrp	x9, 422000 <ferror@plt+0x1f730>
  4085a0:	ldr	x9, [x9, #4032]
  4085a4:	sub	x10, x29, #0x18
  4085a8:	stur	x0, [x29, #-8]
  4085ac:	mov	x0, x10
  4085b0:	mov	x1, x8
  4085b4:	str	x9, [sp, #24]
  4085b8:	str	x10, [sp, #16]
  4085bc:	bl	4024a0 <gettimeofday@plt>
  4085c0:	ldr	x8, [sp, #16]
  4085c4:	mov	x0, x8
  4085c8:	bl	402370 <localtime@plt>
  4085cc:	stur	x0, [x29, #-32]
  4085d0:	ldr	x8, [sp, #24]
  4085d4:	ldr	w11, [x8]
  4085d8:	cbz	w11, 40861c <ferror@plt+0x5d4c>
  4085dc:	ldur	x3, [x29, #-32]
  4085e0:	add	x8, sp, #0x28
  4085e4:	mov	x0, x8
  4085e8:	mov	x1, #0x28                  	// #40
  4085ec:	adrp	x2, 412000 <ferror@plt+0xf730>
  4085f0:	add	x2, x2, #0x123
  4085f4:	str	x8, [sp, #8]
  4085f8:	bl	402330 <strftime@plt>
  4085fc:	ldur	x8, [x29, #-8]
  408600:	ldur	x3, [x29, #-16]
  408604:	mov	x0, x8
  408608:	adrp	x1, 412000 <ferror@plt+0xf730>
  40860c:	add	x1, x1, #0x135
  408610:	ldr	x2, [sp, #8]
  408614:	bl	402890 <fprintf@plt>
  408618:	b	408664 <ferror@plt+0x5d94>
  40861c:	ldur	x0, [x29, #-32]
  408620:	bl	402790 <asctime@plt>
  408624:	str	x0, [sp, #32]
  408628:	ldr	x8, [sp, #32]
  40862c:	ldr	x0, [sp, #32]
  408630:	str	x8, [sp]
  408634:	bl	402210 <strlen@plt>
  408638:	subs	x8, x0, #0x1
  40863c:	ldr	x9, [sp]
  408640:	add	x8, x9, x8
  408644:	mov	w10, #0x0                   	// #0
  408648:	strb	w10, [x8]
  40864c:	ldur	x0, [x29, #-8]
  408650:	ldr	x2, [sp, #32]
  408654:	ldur	x3, [x29, #-16]
  408658:	adrp	x1, 412000 <ferror@plt+0xf730>
  40865c:	add	x1, x1, #0x141
  408660:	bl	402890 <fprintf@plt>
  408664:	mov	w8, wzr
  408668:	mov	w0, w8
  40866c:	ldp	x29, x30, [sp, #112]
  408670:	add	sp, sp, #0x80
  408674:	ret
  408678:	sub	sp, sp, #0x90
  40867c:	stp	x29, x30, [sp, #128]
  408680:	add	x29, sp, #0x80
  408684:	mov	x8, xzr
  408688:	stur	x0, [x29, #-8]
  40868c:	stur	x1, [x29, #-16]
  408690:	stur	x2, [x29, #-24]
  408694:	stur	x8, [x29, #-32]
  408698:	stur	wzr, [x29, #-36]
  40869c:	ldur	x8, [x29, #-24]
  4086a0:	ldr	x8, [x8, #40]
  4086a4:	cbz	x8, 4087dc <ferror@plt+0x5f0c>
  4086a8:	ldur	x8, [x29, #-24]
  4086ac:	ldr	x0, [x8, #40]
  4086b0:	bl	40880c <ferror@plt+0x5f3c>
  4086b4:	str	w0, [sp, #24]
  4086b8:	ldr	w9, [sp, #24]
  4086bc:	cbz	w9, 408770 <ferror@plt+0x5ea0>
  4086c0:	ldur	x8, [x29, #-24]
  4086c4:	ldr	x8, [x8, #296]
  4086c8:	cbz	x8, 408708 <ferror@plt+0x5e38>
  4086cc:	bl	40bd88 <ferror@plt+0x94b8>
  4086d0:	tbnz	w0, #0, 4086d8 <ferror@plt+0x5e08>
  4086d4:	b	4086f8 <ferror@plt+0x5e28>
  4086d8:	ldr	w3, [sp, #24]
  4086dc:	mov	w0, #0x2                   	// #2
  4086e0:	adrp	x1, 412000 <ferror@plt+0xf730>
  4086e4:	add	x1, x1, #0x159
  4086e8:	mov	x8, xzr
  4086ec:	mov	x2, x8
  4086f0:	bl	408824 <ferror@plt+0x5f54>
  4086f4:	b	408704 <ferror@plt+0x5e34>
  4086f8:	ldr	w0, [sp, #24]
  4086fc:	bl	409de4 <ferror@plt+0x7514>
  408700:	stur	x0, [x29, #-32]
  408704:	b	40876c <ferror@plt+0x5e9c>
  408708:	ldr	w0, [sp, #24]
  40870c:	bl	409e2c <ferror@plt+0x755c>
  408710:	stur	x0, [x29, #-32]
  408714:	bl	40bd88 <ferror@plt+0x94b8>
  408718:	tbnz	w0, #0, 408720 <ferror@plt+0x5e50>
  40871c:	b	408748 <ferror@plt+0x5e78>
  408720:	ldur	x3, [x29, #-32]
  408724:	mov	w0, #0x2                   	// #2
  408728:	adrp	x1, 412000 <ferror@plt+0xf730>
  40872c:	add	x1, x1, #0x73f
  408730:	mov	x8, xzr
  408734:	mov	x2, x8
  408738:	str	x8, [sp, #16]
  40873c:	bl	408868 <ferror@plt+0x5f98>
  408740:	ldr	x8, [sp, #16]
  408744:	stur	x8, [x29, #-32]
  408748:	ldr	w0, [sp, #24]
  40874c:	bl	40a128 <ferror@plt+0x7858>
  408750:	stur	w0, [x29, #-36]
  408754:	ldur	w8, [x29, #-36]
  408758:	tst	w8, #0x1
  40875c:	cset	w8, ne  // ne = any
  408760:	eor	w8, w8, #0x1
  408764:	and	w8, w8, #0x1
  408768:	stur	w8, [x29, #-36]
  40876c:	b	4087a8 <ferror@plt+0x5ed8>
  408770:	bl	40bd88 <ferror@plt+0x94b8>
  408774:	tbnz	w0, #0, 40877c <ferror@plt+0x5eac>
  408778:	b	40879c <ferror@plt+0x5ecc>
  40877c:	mov	w0, #0x2                   	// #2
  408780:	adrp	x1, 412000 <ferror@plt+0xf730>
  408784:	add	x1, x1, #0x73f
  408788:	mov	x8, xzr
  40878c:	mov	x2, x8
  408790:	mov	x3, x8
  408794:	bl	4088ac <ferror@plt+0x5fdc>
  408798:	b	4087a8 <ferror@plt+0x5ed8>
  40879c:	adrp	x8, 412000 <ferror@plt+0xf730>
  4087a0:	add	x8, x8, #0x164
  4087a4:	stur	x8, [x29, #-32]
  4087a8:	ldur	x8, [x29, #-32]
  4087ac:	cbz	x8, 4087dc <ferror@plt+0x5f0c>
  4087b0:	ldur	x3, [x29, #-16]
  4087b4:	ldur	x4, [x29, #-32]
  4087b8:	add	x8, sp, #0x1c
  4087bc:	mov	x0, x8
  4087c0:	mov	x1, #0x40                  	// #64
  4087c4:	adrp	x2, 412000 <ferror@plt+0xf730>
  4087c8:	add	x2, x2, #0x169
  4087cc:	str	x8, [sp, #8]
  4087d0:	bl	402350 <snprintf@plt>
  4087d4:	ldr	x8, [sp, #8]
  4087d8:	stur	x8, [x29, #-16]
  4087dc:	ldur	x3, [x29, #-8]
  4087e0:	ldur	x4, [x29, #-16]
  4087e4:	mov	w0, #0x4                   	// #4
  4087e8:	mov	w8, wzr
  4087ec:	mov	w1, w8
  4087f0:	adrp	x2, 412000 <ferror@plt+0xf730>
  4087f4:	add	x2, x2, #0x16f
  4087f8:	bl	40c818 <ferror@plt+0x9f48>
  4087fc:	ldur	w0, [x29, #-36]
  408800:	ldp	x29, x30, [sp, #128]
  408804:	add	sp, sp, #0x90
  408808:	ret
  40880c:	sub	sp, sp, #0x10
  408810:	str	x0, [sp, #8]
  408814:	ldr	x8, [sp, #8]
  408818:	ldr	w0, [x8, #4]
  40881c:	add	sp, sp, #0x10
  408820:	ret
  408824:	sub	sp, sp, #0x30
  408828:	stp	x29, x30, [sp, #32]
  40882c:	add	x29, sp, #0x20
  408830:	mov	w8, #0x6                   	// #6
  408834:	stur	w0, [x29, #-4]
  408838:	str	x1, [sp, #16]
  40883c:	str	x2, [sp, #8]
  408840:	str	w3, [sp, #4]
  408844:	ldur	w0, [x29, #-4]
  408848:	ldr	x2, [sp, #16]
  40884c:	ldr	x3, [sp, #8]
  408850:	ldr	w4, [sp, #4]
  408854:	mov	w1, w8
  408858:	bl	40bf78 <ferror@plt+0x96a8>
  40885c:	ldp	x29, x30, [sp, #32]
  408860:	add	sp, sp, #0x30
  408864:	ret
  408868:	sub	sp, sp, #0x30
  40886c:	stp	x29, x30, [sp, #32]
  408870:	add	x29, sp, #0x20
  408874:	mov	w8, #0x6                   	// #6
  408878:	stur	w0, [x29, #-4]
  40887c:	str	x1, [sp, #16]
  408880:	str	x2, [sp, #8]
  408884:	str	x3, [sp]
  408888:	ldur	w0, [x29, #-4]
  40888c:	ldr	x2, [sp, #16]
  408890:	ldr	x3, [sp, #8]
  408894:	ldr	x4, [sp]
  408898:	mov	w1, w8
  40889c:	bl	40c818 <ferror@plt+0x9f48>
  4088a0:	ldp	x29, x30, [sp, #32]
  4088a4:	add	sp, sp, #0x30
  4088a8:	ret
  4088ac:	sub	sp, sp, #0x30
  4088b0:	stp	x29, x30, [sp, #32]
  4088b4:	add	x29, sp, #0x20
  4088b8:	mov	w8, #0x6                   	// #6
  4088bc:	stur	w0, [x29, #-4]
  4088c0:	str	x1, [sp, #16]
  4088c4:	str	x2, [sp, #8]
  4088c8:	str	x3, [sp]
  4088cc:	ldur	w0, [x29, #-4]
  4088d0:	ldr	x2, [sp, #16]
  4088d4:	ldr	x3, [sp, #8]
  4088d8:	ldr	x4, [sp]
  4088dc:	mov	w1, w8
  4088e0:	bl	40cbcc <ferror@plt+0xa2fc>
  4088e4:	ldp	x29, x30, [sp, #32]
  4088e8:	add	sp, sp, #0x30
  4088ec:	ret
  4088f0:	sub	sp, sp, #0x70
  4088f4:	stp	x29, x30, [sp, #96]
  4088f8:	add	x29, sp, #0x60
  4088fc:	adrp	x8, 422000 <ferror@plt+0x1f730>
  408900:	ldr	x8, [x8, #4000]
  408904:	stur	x0, [x29, #-16]
  408908:	stur	x1, [x29, #-24]
  40890c:	stur	x2, [x29, #-32]
  408910:	ldur	x0, [x29, #-16]
  408914:	ldur	x1, [x29, #-24]
  408918:	ldur	x2, [x29, #-32]
  40891c:	str	x8, [sp, #16]
  408920:	bl	402640 <getline@plt>
  408924:	stur	x0, [x29, #-40]
  408928:	ldur	x8, [x29, #-40]
  40892c:	cmp	x8, #0x0
  408930:	cset	w9, ge  // ge = tcont
  408934:	tbnz	w9, #0, 408944 <ferror@plt+0x6074>
  408938:	ldur	x8, [x29, #-40]
  40893c:	stur	x8, [x29, #-8]
  408940:	b	408aec <ferror@plt+0x621c>
  408944:	ldr	x8, [sp, #16]
  408948:	ldr	w9, [x8]
  40894c:	add	w9, w9, #0x1
  408950:	str	w9, [x8]
  408954:	ldur	x10, [x29, #-16]
  408958:	ldr	x0, [x10]
  40895c:	mov	w1, #0x23                  	// #35
  408960:	bl	4026c0 <strchr@plt>
  408964:	str	x0, [sp, #48]
  408968:	ldr	x8, [sp, #48]
  40896c:	cbz	x8, 40897c <ferror@plt+0x60ac>
  408970:	ldr	x8, [sp, #48]
  408974:	mov	w9, #0x0                   	// #0
  408978:	strb	w9, [x8]
  40897c:	ldur	x8, [x29, #-16]
  408980:	ldr	x0, [x8]
  408984:	adrp	x1, 412000 <ferror@plt+0xf730>
  408988:	add	x1, x1, #0x176
  40898c:	bl	4027d0 <strstr@plt>
  408990:	str	x0, [sp, #48]
  408994:	cbz	x0, 408ae4 <ferror@plt+0x6214>
  408998:	add	x0, sp, #0x28
  40899c:	mov	x8, xzr
  4089a0:	str	x8, [sp, #40]
  4089a4:	add	x1, sp, #0x20
  4089a8:	str	xzr, [sp, #32]
  4089ac:	ldur	x2, [x29, #-32]
  4089b0:	bl	402640 <getline@plt>
  4089b4:	str	x0, [sp, #24]
  4089b8:	ldr	x8, [sp, #24]
  4089bc:	cmp	x8, #0x0
  4089c0:	cset	w9, ge  // ge = tcont
  4089c4:	tbnz	w9, #0, 4089ec <ferror@plt+0x611c>
  4089c8:	adrp	x8, 422000 <ferror@plt+0x1f730>
  4089cc:	ldr	x8, [x8, #3992]
  4089d0:	ldr	x0, [x8]
  4089d4:	adrp	x1, 412000 <ferror@plt+0xf730>
  4089d8:	add	x1, x1, #0x179
  4089dc:	bl	402890 <fprintf@plt>
  4089e0:	ldr	x8, [sp, #24]
  4089e4:	stur	x8, [x29, #-8]
  4089e8:	b	408aec <ferror@plt+0x621c>
  4089ec:	ldr	x8, [sp, #16]
  4089f0:	ldr	w9, [x8]
  4089f4:	add	w9, w9, #0x1
  4089f8:	str	w9, [x8]
  4089fc:	ldr	x10, [sp, #48]
  408a00:	mov	w9, #0x0                   	// #0
  408a04:	strb	w9, [x10]
  408a08:	ldr	x0, [sp, #40]
  408a0c:	mov	w1, #0x23                  	// #35
  408a10:	bl	4026c0 <strchr@plt>
  408a14:	str	x0, [sp, #48]
  408a18:	ldr	x8, [sp, #48]
  408a1c:	cbz	x8, 408a2c <ferror@plt+0x615c>
  408a20:	ldr	x8, [sp, #48]
  408a24:	mov	w9, #0x0                   	// #0
  408a28:	strb	w9, [x8]
  408a2c:	ldur	x8, [x29, #-16]
  408a30:	ldr	x0, [x8]
  408a34:	bl	402210 <strlen@plt>
  408a38:	ldr	x8, [sp, #40]
  408a3c:	str	x0, [sp, #8]
  408a40:	mov	x0, x8
  408a44:	bl	402210 <strlen@plt>
  408a48:	ldr	x8, [sp, #8]
  408a4c:	add	x9, x8, x0
  408a50:	add	x9, x9, #0x1
  408a54:	ldur	x10, [x29, #-24]
  408a58:	str	x9, [x10]
  408a5c:	ldur	x9, [x29, #-16]
  408a60:	ldr	x0, [x9]
  408a64:	ldur	x9, [x29, #-24]
  408a68:	ldr	x1, [x9]
  408a6c:	bl	402510 <realloc@plt>
  408a70:	ldur	x8, [x29, #-16]
  408a74:	str	x0, [x8]
  408a78:	ldur	x8, [x29, #-16]
  408a7c:	ldr	x8, [x8]
  408a80:	cbnz	x8, 408ab0 <ferror@plt+0x61e0>
  408a84:	adrp	x8, 422000 <ferror@plt+0x1f730>
  408a88:	ldr	x8, [x8, #3992]
  408a8c:	ldr	x0, [x8]
  408a90:	adrp	x1, 412000 <ferror@plt+0xf730>
  408a94:	add	x1, x1, #0x194
  408a98:	bl	402890 <fprintf@plt>
  408a9c:	ldur	x8, [x29, #-24]
  408aa0:	str	xzr, [x8]
  408aa4:	mov	x8, #0xffffffffffffffff    	// #-1
  408aa8:	stur	x8, [x29, #-8]
  408aac:	b	408aec <ferror@plt+0x621c>
  408ab0:	ldr	x8, [sp, #24]
  408ab4:	subs	x8, x8, #0x2
  408ab8:	ldur	x9, [x29, #-40]
  408abc:	add	x8, x9, x8
  408ac0:	stur	x8, [x29, #-40]
  408ac4:	ldur	x8, [x29, #-16]
  408ac8:	ldr	x0, [x8]
  408acc:	ldr	x1, [sp, #40]
  408ad0:	bl	402450 <strcat@plt>
  408ad4:	ldr	x8, [sp, #40]
  408ad8:	mov	x0, x8
  408adc:	bl	402660 <free@plt>
  408ae0:	b	40897c <ferror@plt+0x60ac>
  408ae4:	ldur	x8, [x29, #-40]
  408ae8:	stur	x8, [x29, #-8]
  408aec:	ldur	x0, [x29, #-8]
  408af0:	ldp	x29, x30, [sp, #96]
  408af4:	add	sp, sp, #0x70
  408af8:	ret
  408afc:	sub	sp, sp, #0x40
  408b00:	stp	x29, x30, [sp, #48]
  408b04:	add	x29, sp, #0x30
  408b08:	stur	x0, [x29, #-8]
  408b0c:	stur	x1, [x29, #-16]
  408b10:	stur	w2, [x29, #-20]
  408b14:	ldur	x8, [x29, #-8]
  408b18:	str	x8, [sp, #16]
  408b1c:	str	wzr, [sp, #12]
  408b20:	ldr	x8, [sp, #16]
  408b24:	ldrb	w9, [x8]
  408b28:	cbz	w9, 408c98 <ferror@plt+0x63c8>
  408b2c:	ldr	x0, [sp, #16]
  408b30:	adrp	x1, 411000 <ferror@plt+0xe730>
  408b34:	add	x1, x1, #0xdd4
  408b38:	bl	4026b0 <strspn@plt>
  408b3c:	ldr	x8, [sp, #16]
  408b40:	add	x8, x8, x0
  408b44:	str	x8, [sp, #16]
  408b48:	ldr	x8, [sp, #16]
  408b4c:	ldrb	w9, [x8]
  408b50:	cbnz	w9, 408b58 <ferror@plt+0x6288>
  408b54:	b	408c98 <ferror@plt+0x63c8>
  408b58:	ldr	w8, [sp, #12]
  408b5c:	ldur	w9, [x29, #-20]
  408b60:	subs	w9, w9, #0x1
  408b64:	cmp	w8, w9
  408b68:	b.lt	408b90 <ferror@plt+0x62c0>  // b.tstop
  408b6c:	adrp	x8, 422000 <ferror@plt+0x1f730>
  408b70:	ldr	x8, [x8, #3992]
  408b74:	ldr	x0, [x8]
  408b78:	adrp	x1, 412000 <ferror@plt+0xf730>
  408b7c:	add	x1, x1, #0x1a3
  408b80:	bl	402890 <fprintf@plt>
  408b84:	mov	w9, #0x1                   	// #1
  408b88:	mov	w0, w9
  408b8c:	bl	402230 <exit@plt>
  408b90:	ldr	x8, [sp, #16]
  408b94:	ldrb	w9, [x8]
  408b98:	cmp	w9, #0x27
  408b9c:	b.eq	408bb0 <ferror@plt+0x62e0>  // b.none
  408ba0:	ldr	x8, [sp, #16]
  408ba4:	ldrb	w9, [x8]
  408ba8:	cmp	w9, #0x22
  408bac:	b.ne	408c2c <ferror@plt+0x635c>  // b.any
  408bb0:	ldr	x8, [sp, #16]
  408bb4:	add	x9, x8, #0x1
  408bb8:	str	x9, [sp, #16]
  408bbc:	ldrb	w10, [x8]
  408bc0:	strb	w10, [sp, #11]
  408bc4:	ldr	x8, [sp, #16]
  408bc8:	ldur	x9, [x29, #-16]
  408bcc:	ldrsw	x11, [sp, #12]
  408bd0:	mov	w10, w11
  408bd4:	add	w10, w10, #0x1
  408bd8:	str	w10, [sp, #12]
  408bdc:	mov	x12, #0x8                   	// #8
  408be0:	mul	x11, x12, x11
  408be4:	add	x9, x9, x11
  408be8:	str	x8, [x9]
  408bec:	ldr	x0, [sp, #16]
  408bf0:	ldrb	w1, [sp, #11]
  408bf4:	bl	4026c0 <strchr@plt>
  408bf8:	str	x0, [sp, #16]
  408bfc:	ldr	x8, [sp, #16]
  408c00:	cbnz	x8, 408c28 <ferror@plt+0x6358>
  408c04:	adrp	x8, 422000 <ferror@plt+0x1f730>
  408c08:	ldr	x8, [x8, #3992]
  408c0c:	ldr	x0, [x8]
  408c10:	adrp	x1, 412000 <ferror@plt+0xf730>
  408c14:	add	x1, x1, #0x1c2
  408c18:	bl	402890 <fprintf@plt>
  408c1c:	mov	w9, #0x1                   	// #1
  408c20:	mov	w0, w9
  408c24:	bl	402230 <exit@plt>
  408c28:	b	408c80 <ferror@plt+0x63b0>
  408c2c:	ldr	x8, [sp, #16]
  408c30:	ldur	x9, [x29, #-16]
  408c34:	ldrsw	x10, [sp, #12]
  408c38:	mov	w11, w10
  408c3c:	add	w11, w11, #0x1
  408c40:	str	w11, [sp, #12]
  408c44:	mov	x12, #0x8                   	// #8
  408c48:	mul	x10, x12, x10
  408c4c:	add	x9, x9, x10
  408c50:	str	x8, [x9]
  408c54:	ldr	x0, [sp, #16]
  408c58:	adrp	x1, 411000 <ferror@plt+0xe730>
  408c5c:	add	x1, x1, #0xdd4
  408c60:	bl	402800 <strcspn@plt>
  408c64:	ldr	x8, [sp, #16]
  408c68:	add	x8, x8, x0
  408c6c:	str	x8, [sp, #16]
  408c70:	ldr	x8, [sp, #16]
  408c74:	ldrb	w11, [x8]
  408c78:	cbnz	w11, 408c80 <ferror@plt+0x63b0>
  408c7c:	b	408c98 <ferror@plt+0x63c8>
  408c80:	ldr	x8, [sp, #16]
  408c84:	add	x9, x8, #0x1
  408c88:	str	x9, [sp, #16]
  408c8c:	mov	w10, #0x0                   	// #0
  408c90:	strb	w10, [x8]
  408c94:	b	408b20 <ferror@plt+0x6250>
  408c98:	ldur	x8, [x29, #-16]
  408c9c:	ldrsw	x9, [sp, #12]
  408ca0:	mov	x10, #0x8                   	// #8
  408ca4:	mul	x9, x10, x9
  408ca8:	add	x8, x8, x9
  408cac:	mov	x9, xzr
  408cb0:	str	x9, [x8]
  408cb4:	ldr	w0, [sp, #12]
  408cb8:	ldp	x29, x30, [sp, #48]
  408cbc:	add	sp, sp, #0x40
  408cc0:	ret
  408cc4:	sub	sp, sp, #0x50
  408cc8:	stp	x29, x30, [sp, #64]
  408ccc:	add	x29, sp, #0x40
  408cd0:	mov	w8, #0x0                   	// #0
  408cd4:	adrp	x9, 412000 <ferror@plt+0xf730>
  408cd8:	add	x9, x9, #0x1de
  408cdc:	add	x10, sp, #0x20
  408ce0:	stur	x0, [x29, #-8]
  408ce4:	stur	x1, [x29, #-16]
  408ce8:	ldur	x11, [x29, #-16]
  408cec:	ldr	w12, [x11, #16]
  408cf0:	mov	w11, w12
  408cf4:	str	x11, [sp, #32]
  408cf8:	ldur	x11, [x29, #-16]
  408cfc:	ldr	w12, [x11, #20]
  408d00:	mov	w11, w12
  408d04:	str	x11, [sp, #24]
  408d08:	mov	x0, x10
  408d0c:	str	w8, [sp, #20]
  408d10:	str	x9, [sp, #8]
  408d14:	bl	402370 <localtime@plt>
  408d18:	bl	402790 <asctime@plt>
  408d1c:	stur	x0, [x29, #-24]
  408d20:	ldur	x9, [x29, #-24]
  408d24:	ldur	x0, [x29, #-24]
  408d28:	str	x9, [sp]
  408d2c:	bl	402210 <strlen@plt>
  408d30:	subs	x9, x0, #0x1
  408d34:	ldr	x10, [sp]
  408d38:	add	x9, x10, x9
  408d3c:	ldr	w8, [sp, #20]
  408d40:	strb	w8, [x9]
  408d44:	ldur	x0, [x29, #-8]
  408d48:	ldur	x2, [x29, #-24]
  408d4c:	ldr	x3, [sp, #24]
  408d50:	ldr	x1, [sp, #8]
  408d54:	bl	402890 <fprintf@plt>
  408d58:	ldp	x29, x30, [sp, #64]
  408d5c:	add	sp, sp, #0x50
  408d60:	ret
  408d64:	sub	sp, sp, #0x20
  408d68:	stp	x29, x30, [sp, #16]
  408d6c:	add	x29, sp, #0x10
  408d70:	adrp	x8, 411000 <ferror@plt+0xe730>
  408d74:	add	x8, x8, #0xa41
  408d78:	stur	w0, [x29, #-4]
  408d7c:	str	x1, [sp]
  408d80:	ldr	x0, [sp]
  408d84:	ldur	w2, [x29, #-4]
  408d88:	mov	x1, x8
  408d8c:	bl	402300 <sprintf@plt>
  408d90:	ldr	x8, [sp]
  408d94:	mov	x0, x8
  408d98:	ldp	x29, x30, [sp, #16]
  408d9c:	add	sp, sp, #0x20
  408da0:	ret
  408da4:	sub	sp, sp, #0x40
  408da8:	stp	x29, x30, [sp, #48]
  408dac:	add	x29, sp, #0x30
  408db0:	stur	x0, [x29, #-16]
  408db4:	str	x1, [sp, #24]
  408db8:	ldr	x0, [sp, #24]
  408dbc:	bl	402210 <strlen@plt>
  408dc0:	cmp	x0, #0x17
  408dc4:	b.eq	408dd4 <ferror@plt+0x6504>  // b.none
  408dc8:	mov	w8, #0xffffffff            	// #-1
  408dcc:	stur	w8, [x29, #-4]
  408dd0:	b	408efc <ferror@plt+0x662c>
  408dd4:	str	wzr, [sp, #4]
  408dd8:	ldr	w8, [sp, #4]
  408ddc:	cmp	w8, #0x7
  408de0:	b.ge	408e20 <ferror@plt+0x6550>  // b.tcont
  408de4:	ldr	x8, [sp, #24]
  408de8:	ldr	w9, [sp, #4]
  408dec:	mov	w10, #0x3                   	// #3
  408df0:	mul	w9, w9, w10
  408df4:	add	w9, w9, #0x2
  408df8:	ldrb	w9, [x8, w9, sxtw]
  408dfc:	cmp	w9, #0x3a
  408e00:	b.eq	408e10 <ferror@plt+0x6540>  // b.none
  408e04:	mov	w8, #0xffffffff            	// #-1
  408e08:	stur	w8, [x29, #-4]
  408e0c:	b	408efc <ferror@plt+0x662c>
  408e10:	ldr	w8, [sp, #4]
  408e14:	add	w8, w8, #0x1
  408e18:	str	w8, [sp, #4]
  408e1c:	b	408dd8 <ferror@plt+0x6508>
  408e20:	ldur	x8, [x29, #-16]
  408e24:	str	xzr, [x8]
  408e28:	str	wzr, [sp, #4]
  408e2c:	ldr	w8, [sp, #4]
  408e30:	cmp	w8, #0x8
  408e34:	b.ge	408ef8 <ferror@plt+0x6628>  // b.tcont
  408e38:	ldr	x8, [sp, #24]
  408e3c:	ldr	w9, [sp, #4]
  408e40:	mov	w10, #0x3                   	// #3
  408e44:	mul	w9, w9, w10
  408e48:	mov	w0, w9
  408e4c:	sxtw	x11, w0
  408e50:	add	x0, x8, x11
  408e54:	add	x1, sp, #0x8
  408e58:	mov	w2, #0x10                  	// #16
  408e5c:	str	w10, [sp]
  408e60:	bl	402200 <strtoul@plt>
  408e64:	str	x0, [sp, #16]
  408e68:	ldr	x8, [sp, #8]
  408e6c:	ldr	x11, [sp, #24]
  408e70:	ldr	w9, [sp, #4]
  408e74:	ldr	w10, [sp]
  408e78:	mul	w9, w9, w10
  408e7c:	mov	w0, w9
  408e80:	sxtw	x12, w0
  408e84:	add	x11, x11, x12
  408e88:	add	x11, x11, #0x2
  408e8c:	cmp	x8, x11
  408e90:	b.eq	408ea0 <ferror@plt+0x65d0>  // b.none
  408e94:	mov	w8, #0xffffffff            	// #-1
  408e98:	stur	w8, [x29, #-4]
  408e9c:	b	408efc <ferror@plt+0x662c>
  408ea0:	ldr	x8, [sp, #16]
  408ea4:	cmp	x8, #0xff
  408ea8:	b.ls	408eb8 <ferror@plt+0x65e8>  // b.plast
  408eac:	mov	w8, #0xffffffff            	// #-1
  408eb0:	stur	w8, [x29, #-4]
  408eb4:	b	408efc <ferror@plt+0x662c>
  408eb8:	ldr	x8, [sp, #16]
  408ebc:	ldr	w9, [sp, #4]
  408ec0:	mov	w10, #0x8                   	// #8
  408ec4:	mul	w9, w10, w9
  408ec8:	mov	w10, #0x38                  	// #56
  408ecc:	subs	w9, w10, w9
  408ed0:	mov	w11, w9
  408ed4:	lsl	x8, x8, x11
  408ed8:	ldur	x11, [x29, #-16]
  408edc:	ldr	x12, [x11]
  408ee0:	orr	x8, x12, x8
  408ee4:	str	x8, [x11]
  408ee8:	ldr	w8, [sp, #4]
  408eec:	add	w8, w8, #0x1
  408ef0:	str	w8, [sp, #4]
  408ef4:	b	408e2c <ferror@plt+0x655c>
  408ef8:	stur	wzr, [x29, #-4]
  408efc:	ldur	w0, [x29, #-4]
  408f00:	ldp	x29, x30, [sp, #48]
  408f04:	add	sp, sp, #0x40
  408f08:	ret
  408f0c:	sub	sp, sp, #0x10
  408f10:	str	w0, [sp, #8]
  408f14:	str	w1, [sp, #4]
  408f18:	ldr	w8, [sp, #8]
  408f1c:	cmp	w8, #0x5
  408f20:	b.eq	408f30 <ferror@plt+0x6660>  // b.none
  408f24:	ldr	w8, [sp, #4]
  408f28:	str	w8, [sp, #12]
  408f2c:	b	408f68 <ferror@plt+0x6698>
  408f30:	ldr	w8, [sp, #4]
  408f34:	cmp	w8, #0x80
  408f38:	b.ne	408f48 <ferror@plt+0x6678>  // b.any
  408f3c:	mov	w8, #0x2                   	// #2
  408f40:	str	w8, [sp, #12]
  408f44:	b	408f68 <ferror@plt+0x6698>
  408f48:	ldr	w8, [sp, #4]
  408f4c:	cmp	w8, #0x81
  408f50:	b.ne	408f60 <ferror@plt+0x6690>  // b.any
  408f54:	mov	w8, #0xa                   	// #10
  408f58:	str	w8, [sp, #12]
  408f5c:	b	408f68 <ferror@plt+0x6698>
  408f60:	ldr	w8, [sp, #4]
  408f64:	str	w8, [sp, #12]
  408f68:	ldr	w0, [sp, #12]
  408f6c:	add	sp, sp, #0x10
  408f70:	ret
  408f74:	stp	x29, x30, [sp, #-32]!
  408f78:	str	x28, [sp, #16]
  408f7c:	mov	x29, sp
  408f80:	sub	sp, sp, #0x9e0
  408f84:	stur	x0, [x29, #-16]
  408f88:	stur	x1, [x29, #-24]
  408f8c:	ldur	x8, [x29, #-24]
  408f90:	ldr	x8, [x8, #184]
  408f94:	cbz	x8, 408fb8 <ferror@plt+0x66e8>
  408f98:	ldur	x8, [x29, #-24]
  408f9c:	ldr	x8, [x8, #184]
  408fa0:	stur	x8, [x29, #-136]
  408fa4:	mov	w9, #0xc0                  	// #192
  408fa8:	stur	w9, [x29, #-140]
  408fac:	ldur	x8, [x29, #-16]
  408fb0:	stur	x8, [x29, #-128]
  408fb4:	b	409060 <ferror@plt+0x6790>
  408fb8:	ldur	x8, [x29, #-24]
  408fbc:	ldr	x8, [x8, #56]
  408fc0:	cbz	x8, 408fe4 <ferror@plt+0x6714>
  408fc4:	ldur	x8, [x29, #-24]
  408fc8:	ldr	x8, [x8, #56]
  408fcc:	stur	x8, [x29, #-136]
  408fd0:	mov	w9, #0x60                  	// #96
  408fd4:	stur	w9, [x29, #-140]
  408fd8:	sub	x8, x29, #0x78
  408fdc:	stur	x8, [x29, #-128]
  408fe0:	b	409060 <ferror@plt+0x6790>
  408fe4:	ldur	x8, [x29, #-24]
  408fe8:	ldr	x8, [x8, #96]
  408fec:	cbz	x8, 409054 <ferror@plt+0x6784>
  408ff0:	ldur	x8, [x29, #-24]
  408ff4:	ldr	x8, [x8, #96]
  408ff8:	add	x2, x8, #0x4
  408ffc:	ldur	x8, [x29, #-24]
  409000:	ldr	x8, [x8, #96]
  409004:	ldrh	w9, [x8]
  409008:	mov	w0, w9
  40900c:	sxtw	x8, w0
  409010:	subs	x8, x8, #0x4
  409014:	add	x10, sp, #0x8
  409018:	mov	x0, x10
  40901c:	mov	w1, #0x128                 	// #296
  409020:	mov	w3, w8
  409024:	str	x10, [sp]
  409028:	bl	41051c <ferror@plt+0xdc4c>
  40902c:	ldr	x10, [sp]
  409030:	ldr	x11, [x10, #24]
  409034:	cbz	x11, 409048 <ferror@plt+0x6778>
  409038:	ldur	x0, [x29, #-16]
  40903c:	add	x8, sp, #0x8
  409040:	ldr	x1, [x8, #24]
  409044:	bl	40910c <ferror@plt+0x683c>
  409048:	mov	w8, #0xc0                  	// #192
  40904c:	stur	w8, [x29, #-4]
  409050:	b	4090f8 <ferror@plt+0x6828>
  409054:	mov	w8, #0xffffffff            	// #-1
  409058:	stur	w8, [x29, #-4]
  40905c:	b	4090f8 <ferror@plt+0x6828>
  409060:	ldur	x8, [x29, #-136]
  409064:	ldrh	w9, [x8]
  409068:	mov	w0, w9
  40906c:	sxtw	x8, w0
  409070:	subs	x8, x8, #0x4
  409074:	stur	w8, [x29, #-144]
  409078:	ldur	w8, [x29, #-144]
  40907c:	ldur	w9, [x29, #-140]
  409080:	cmp	w8, w9
  409084:	b.ge	4090b8 <ferror@plt+0x67e8>  // b.tcont
  409088:	ldur	x8, [x29, #-128]
  40908c:	ldursw	x9, [x29, #-144]
  409090:	add	x0, x8, x9
  409094:	ldur	w10, [x29, #-140]
  409098:	ldur	w11, [x29, #-144]
  40909c:	subs	w10, w10, w11
  4090a0:	mov	w1, w10
  4090a4:	sxtw	x2, w1
  4090a8:	mov	w10, wzr
  4090ac:	mov	w1, w10
  4090b0:	bl	402480 <memset@plt>
  4090b4:	b	4090c0 <ferror@plt+0x67f0>
  4090b8:	ldur	w8, [x29, #-140]
  4090bc:	stur	w8, [x29, #-144]
  4090c0:	ldur	x0, [x29, #-128]
  4090c4:	ldur	x8, [x29, #-136]
  4090c8:	add	x1, x8, #0x4
  4090cc:	ldursw	x2, [x29, #-144]
  4090d0:	bl	4021e0 <memcpy@plt>
  4090d4:	ldur	x8, [x29, #-128]
  4090d8:	ldur	x9, [x29, #-16]
  4090dc:	cmp	x8, x9
  4090e0:	b.eq	4090f0 <ferror@plt+0x6820>  // b.none
  4090e4:	ldur	x0, [x29, #-16]
  4090e8:	ldur	x1, [x29, #-128]
  4090ec:	bl	4091cc <ferror@plt+0x68fc>
  4090f0:	ldur	w8, [x29, #-140]
  4090f4:	stur	w8, [x29, #-4]
  4090f8:	ldur	w0, [x29, #-4]
  4090fc:	add	sp, sp, #0x9e0
  409100:	ldr	x28, [sp, #16]
  409104:	ldp	x29, x30, [sp], #32
  409108:	ret
  40910c:	sub	sp, sp, #0x30
  409110:	stp	x29, x30, [sp, #32]
  409114:	add	x29, sp, #0x20
  409118:	mov	x2, #0xc0                  	// #192
  40911c:	stur	x0, [x29, #-8]
  409120:	str	x1, [sp, #16]
  409124:	ldr	x8, [sp, #16]
  409128:	add	x8, x8, #0x4
  40912c:	str	x8, [sp, #8]
  409130:	ldur	x0, [x29, #-8]
  409134:	mov	w9, wzr
  409138:	mov	w1, w9
  40913c:	bl	402480 <memset@plt>
  409140:	ldr	x8, [sp, #8]
  409144:	ldr	x8, [x8, #8]
  409148:	ldur	x10, [x29, #-8]
  40914c:	str	x8, [x10]
  409150:	ldr	x8, [sp, #8]
  409154:	ldr	x8, [x8, #16]
  409158:	ldur	x10, [x29, #-8]
  40915c:	str	x8, [x10, #16]
  409160:	ldr	x8, [sp, #8]
  409164:	ldr	x8, [x8, #40]
  409168:	ldur	x10, [x29, #-8]
  40916c:	str	x8, [x10, #8]
  409170:	ldr	x8, [sp, #8]
  409174:	ldr	x8, [x8, #48]
  409178:	ldur	x10, [x29, #-8]
  40917c:	str	x8, [x10, #24]
  409180:	ldr	x8, [sp, #8]
  409184:	ldr	x8, [x8, #104]
  409188:	ldur	x10, [x29, #-8]
  40918c:	str	x8, [x10, #32]
  409190:	ldr	x8, [sp, #8]
  409194:	ldr	x8, [x8, #112]
  409198:	ldur	x10, [x29, #-8]
  40919c:	str	x8, [x10, #40]
  4091a0:	ldr	x8, [sp, #8]
  4091a4:	ldr	x8, [x8, #184]
  4091a8:	ldur	x10, [x29, #-8]
  4091ac:	str	x8, [x10, #64]
  4091b0:	ldr	x8, [sp, #8]
  4091b4:	ldr	x8, [x8, #248]
  4091b8:	ldur	x10, [x29, #-8]
  4091bc:	str	x8, [x10, #104]
  4091c0:	ldp	x29, x30, [sp, #32]
  4091c4:	add	sp, sp, #0x30
  4091c8:	ret
  4091cc:	sub	sp, sp, #0x30
  4091d0:	str	x0, [sp, #40]
  4091d4:	str	x1, [sp, #32]
  4091d8:	ldr	x8, [sp, #40]
  4091dc:	str	x8, [sp, #24]
  4091e0:	ldr	x8, [sp, #32]
  4091e4:	str	x8, [sp, #16]
  4091e8:	ldr	x8, [sp, #16]
  4091ec:	add	x8, x8, #0x60
  4091f0:	str	x8, [sp, #8]
  4091f4:	ldr	x8, [sp, #16]
  4091f8:	ldr	x9, [sp, #8]
  4091fc:	cmp	x8, x9
  409200:	b.cs	40922c <ferror@plt+0x695c>  // b.hs, b.nlast
  409204:	ldr	x8, [sp, #16]
  409208:	add	x9, x8, #0x4
  40920c:	str	x9, [sp, #16]
  409210:	ldr	w10, [x8]
  409214:	mov	w8, w10
  409218:	ldr	x9, [sp, #24]
  40921c:	add	x11, x9, #0x8
  409220:	str	x11, [sp, #24]
  409224:	str	x8, [x9]
  409228:	b	4091f4 <ferror@plt+0x6924>
  40922c:	add	sp, sp, #0x30
  409230:	ret
  409234:	sub	sp, sp, #0x60
  409238:	stp	x29, x30, [sp, #80]
  40923c:	add	x29, sp, #0x50
  409240:	stur	x0, [x29, #-8]
  409244:	stur	x1, [x29, #-16]
  409248:	stur	x2, [x29, #-24]
  40924c:	ldur	x0, [x29, #-16]
  409250:	bl	402210 <strlen@plt>
  409254:	stur	x0, [x29, #-32]
  409258:	ldur	x8, [x29, #-24]
  40925c:	cbz	x8, 4092cc <ferror@plt+0x69fc>
  409260:	ldur	x8, [x29, #-32]
  409264:	str	x8, [sp, #32]
  409268:	ldur	x8, [x29, #-24]
  40926c:	subs	x8, x8, #0x1
  409270:	str	x8, [sp, #24]
  409274:	ldr	x8, [sp, #32]
  409278:	ldr	x9, [sp, #24]
  40927c:	cmp	x8, x9
  409280:	b.cs	409290 <ferror@plt+0x69c0>  // b.hs, b.nlast
  409284:	ldr	x8, [sp, #32]
  409288:	str	x8, [sp, #8]
  40928c:	b	409298 <ferror@plt+0x69c8>
  409290:	ldr	x8, [sp, #24]
  409294:	str	x8, [sp, #8]
  409298:	ldr	x8, [sp, #8]
  40929c:	str	x8, [sp, #16]
  4092a0:	ldr	x8, [sp, #16]
  4092a4:	str	x8, [sp, #40]
  4092a8:	ldur	x0, [x29, #-8]
  4092ac:	ldur	x1, [x29, #-16]
  4092b0:	ldr	x2, [sp, #40]
  4092b4:	bl	4021e0 <memcpy@plt>
  4092b8:	ldur	x8, [x29, #-8]
  4092bc:	ldr	x9, [sp, #40]
  4092c0:	add	x8, x8, x9
  4092c4:	mov	w10, #0x0                   	// #0
  4092c8:	strb	w10, [x8]
  4092cc:	ldur	x0, [x29, #-32]
  4092d0:	ldp	x29, x30, [sp, #80]
  4092d4:	add	sp, sp, #0x60
  4092d8:	ret
  4092dc:	sub	sp, sp, #0x50
  4092e0:	stp	x29, x30, [sp, #64]
  4092e4:	add	x29, sp, #0x40
  4092e8:	stur	x0, [x29, #-16]
  4092ec:	stur	x1, [x29, #-24]
  4092f0:	str	x2, [sp, #32]
  4092f4:	ldur	x0, [x29, #-16]
  4092f8:	bl	402210 <strlen@plt>
  4092fc:	str	x0, [sp, #24]
  409300:	ldr	x8, [sp, #24]
  409304:	ldr	x9, [sp, #32]
  409308:	cmp	x8, x9
  40930c:	b.cc	409330 <ferror@plt+0x6a60>  // b.lo, b.ul, b.last
  409310:	ldr	x8, [sp, #24]
  409314:	ldur	x0, [x29, #-24]
  409318:	str	x8, [sp, #16]
  40931c:	bl	402210 <strlen@plt>
  409320:	ldr	x8, [sp, #16]
  409324:	add	x9, x8, x0
  409328:	stur	x9, [x29, #-8]
  40932c:	b	409364 <ferror@plt+0x6a94>
  409330:	ldr	x8, [sp, #24]
  409334:	ldur	x9, [x29, #-16]
  409338:	ldr	x10, [sp, #24]
  40933c:	add	x0, x9, x10
  409340:	ldur	x1, [x29, #-24]
  409344:	ldr	x9, [sp, #32]
  409348:	ldr	x10, [sp, #24]
  40934c:	subs	x2, x9, x10
  409350:	str	x8, [sp, #8]
  409354:	bl	409234 <ferror@plt+0x6964>
  409358:	ldr	x8, [sp, #8]
  40935c:	add	x9, x8, x0
  409360:	stur	x9, [x29, #-8]
  409364:	ldur	x0, [x29, #-8]
  409368:	ldp	x29, x30, [sp, #64]
  40936c:	add	sp, sp, #0x50
  409370:	ret
  409374:	sub	sp, sp, #0x30
  409378:	stp	x29, x30, [sp, #32]
  40937c:	add	x29, sp, #0x20
  409380:	bl	402310 <getuid@plt>
  409384:	cbz	w0, 409410 <ferror@plt+0x6b40>
  409388:	bl	4022b0 <geteuid@plt>
  40938c:	cbz	w0, 409410 <ferror@plt+0x6b40>
  409390:	mov	w8, #0xc                   	// #12
  409394:	stur	w8, [x29, #-12]
  409398:	mov	w8, #0x2                   	// #2
  40939c:	str	w8, [sp, #16]
  4093a0:	bl	402620 <cap_get_proc@plt>
  4093a4:	stur	x0, [x29, #-8]
  4093a8:	ldur	x9, [x29, #-8]
  4093ac:	cbnz	x9, 4093b8 <ferror@plt+0x6ae8>
  4093b0:	mov	w0, #0x1                   	// #1
  4093b4:	bl	402230 <exit@plt>
  4093b8:	ldur	x0, [x29, #-8]
  4093bc:	ldur	w1, [x29, #-12]
  4093c0:	ldr	w2, [sp, #16]
  4093c4:	add	x3, sp, #0xc
  4093c8:	bl	4024f0 <cap_get_flag@plt>
  4093cc:	cbz	w0, 4093d8 <ferror@plt+0x6b08>
  4093d0:	mov	w0, #0x1                   	// #1
  4093d4:	bl	402230 <exit@plt>
  4093d8:	ldr	w8, [sp, #12]
  4093dc:	cbnz	w8, 409408 <ferror@plt+0x6b38>
  4093e0:	ldur	x0, [x29, #-8]
  4093e4:	bl	402750 <cap_clear@plt>
  4093e8:	cbz	w0, 4093f4 <ferror@plt+0x6b24>
  4093ec:	mov	w0, #0x1                   	// #1
  4093f0:	bl	402230 <exit@plt>
  4093f4:	ldur	x0, [x29, #-8]
  4093f8:	bl	402540 <cap_set_proc@plt>
  4093fc:	cbz	w0, 409408 <ferror@plt+0x6b38>
  409400:	mov	w0, #0x1                   	// #1
  409404:	bl	402230 <exit@plt>
  409408:	ldur	x0, [x29, #-8]
  40940c:	bl	4027a0 <cap_free@plt>
  409410:	ldp	x29, x30, [sp, #32]
  409414:	add	sp, sp, #0x30
  409418:	ret
  40941c:	sub	sp, sp, #0x40
  409420:	stp	x29, x30, [sp, #48]
  409424:	add	x29, sp, #0x30
  409428:	add	x8, sp, #0x8
  40942c:	stur	x0, [x29, #-16]
  409430:	str	x1, [sp, #24]
  409434:	ldr	x0, [sp, #24]
  409438:	mov	x1, x8
  40943c:	bl	4022a0 <strtod@plt>
  409440:	str	d0, [sp, #16]
  409444:	ldr	x8, [sp, #8]
  409448:	ldr	x9, [sp, #24]
  40944c:	cmp	x8, x9
  409450:	b.ne	409460 <ferror@plt+0x6b90>  // b.any
  409454:	mov	w8, #0xffffffff            	// #-1
  409458:	stur	w8, [x29, #-4]
  40945c:	b	40958c <ferror@plt+0x6cbc>
  409460:	ldr	x8, [sp, #8]
  409464:	ldrb	w9, [x8]
  409468:	cbz	w9, 409578 <ferror@plt+0x6ca8>
  40946c:	ldr	x0, [sp, #8]
  409470:	adrp	x1, 411000 <ferror@plt+0xe730>
  409474:	add	x1, x1, #0xe85
  409478:	bl	402500 <strcasecmp@plt>
  40947c:	cbz	w0, 4094a8 <ferror@plt+0x6bd8>
  409480:	ldr	x0, [sp, #8]
  409484:	adrp	x1, 411000 <ferror@plt+0xe730>
  409488:	add	x1, x1, #0xe9c
  40948c:	bl	402500 <strcasecmp@plt>
  409490:	cbz	w0, 4094a8 <ferror@plt+0x6bd8>
  409494:	ldr	x0, [sp, #8]
  409498:	adrp	x1, 411000 <ferror@plt+0xe730>
  40949c:	add	x1, x1, #0xea1
  4094a0:	bl	402500 <strcasecmp@plt>
  4094a4:	cbnz	w0, 4094c4 <ferror@plt+0x6bf4>
  4094a8:	ldr	d0, [sp, #16]
  4094ac:	mov	x8, #0x848000000000        	// #145685290680320
  4094b0:	movk	x8, #0x412e, lsl #48
  4094b4:	fmov	d1, x8
  4094b8:	fmul	d0, d0, d1
  4094bc:	str	d0, [sp, #16]
  4094c0:	b	409578 <ferror@plt+0x6ca8>
  4094c4:	ldr	x0, [sp, #8]
  4094c8:	adrp	x1, 412000 <ferror@plt+0xf730>
  4094cc:	add	x1, x1, #0x22e
  4094d0:	bl	402500 <strcasecmp@plt>
  4094d4:	cbz	w0, 409500 <ferror@plt+0x6c30>
  4094d8:	ldr	x0, [sp, #8]
  4094dc:	adrp	x1, 411000 <ferror@plt+0xe730>
  4094e0:	add	x1, x1, #0xe9b
  4094e4:	bl	402500 <strcasecmp@plt>
  4094e8:	cbz	w0, 409500 <ferror@plt+0x6c30>
  4094ec:	ldr	x0, [sp, #8]
  4094f0:	adrp	x1, 411000 <ferror@plt+0xe730>
  4094f4:	add	x1, x1, #0xea0
  4094f8:	bl	402500 <strcasecmp@plt>
  4094fc:	cbnz	w0, 40951c <ferror@plt+0x6c4c>
  409500:	ldr	d0, [sp, #16]
  409504:	mov	x8, #0x400000000000        	// #70368744177664
  409508:	movk	x8, #0x408f, lsl #48
  40950c:	fmov	d1, x8
  409510:	fmul	d0, d0, d1
  409514:	str	d0, [sp, #16]
  409518:	b	409578 <ferror@plt+0x6ca8>
  40951c:	ldr	x0, [sp, #8]
  409520:	adrp	x1, 412000 <ferror@plt+0xf730>
  409524:	add	x1, x1, #0x247
  409528:	bl	402500 <strcasecmp@plt>
  40952c:	cbz	w0, 409558 <ferror@plt+0x6c88>
  409530:	ldr	x0, [sp, #8]
  409534:	adrp	x1, 412000 <ferror@plt+0xf730>
  409538:	add	x1, x1, #0x1f4
  40953c:	bl	402500 <strcasecmp@plt>
  409540:	cbz	w0, 409558 <ferror@plt+0x6c88>
  409544:	ldr	x0, [sp, #8]
  409548:	adrp	x1, 412000 <ferror@plt+0xf730>
  40954c:	add	x1, x1, #0x1f9
  409550:	bl	402500 <strcasecmp@plt>
  409554:	cbnz	w0, 40956c <ferror@plt+0x6c9c>
  409558:	ldr	d0, [sp, #16]
  40955c:	fmov	d1, #1.000000000000000000e+00
  409560:	fmul	d0, d0, d1
  409564:	str	d0, [sp, #16]
  409568:	b	409578 <ferror@plt+0x6ca8>
  40956c:	mov	w8, #0xffffffff            	// #-1
  409570:	stur	w8, [x29, #-4]
  409574:	b	40958c <ferror@plt+0x6cbc>
  409578:	ldr	d0, [sp, #16]
  40957c:	fcvtzu	w8, d0
  409580:	ldur	x9, [x29, #-16]
  409584:	str	w8, [x9]
  409588:	stur	wzr, [x29, #-4]
  40958c:	ldur	w0, [x29, #-4]
  409590:	ldp	x29, x30, [sp, #48]
  409594:	add	sp, sp, #0x40
  409598:	ret
  40959c:	sub	sp, sp, #0x20
  4095a0:	stp	x29, x30, [sp, #16]
  4095a4:	add	x29, sp, #0x10
  4095a8:	mov	w8, #0x3f                  	// #63
  4095ac:	stur	w0, [x29, #-4]
  4095b0:	str	x1, [sp]
  4095b4:	ldr	x0, [sp]
  4095b8:	ldur	w2, [x29, #-4]
  4095bc:	mov	w1, w8
  4095c0:	bl	4095d4 <ferror@plt+0x6d04>
  4095c4:	ldr	x0, [sp]
  4095c8:	ldp	x29, x30, [sp, #16]
  4095cc:	add	sp, sp, #0x20
  4095d0:	ret
  4095d4:	sub	sp, sp, #0x30
  4095d8:	stp	x29, x30, [sp, #32]
  4095dc:	add	x29, sp, #0x20
  4095e0:	mov	x8, #0x848000000000        	// #145685290680320
  4095e4:	movk	x8, #0x412e, lsl #48
  4095e8:	fmov	d0, x8
  4095ec:	stur	x0, [x29, #-8]
  4095f0:	stur	w1, [x29, #-12]
  4095f4:	str	w2, [sp, #16]
  4095f8:	ldr	s1, [sp, #16]
  4095fc:	mov	v2.16b, v1.16b
  409600:	ucvtf	d2, d2
  409604:	str	d2, [sp, #8]
  409608:	ldr	d2, [sp, #8]
  40960c:	fcmp	d2, d0
  409610:	cset	w9, ge  // ge = tcont
  409614:	tbnz	w9, #0, 40961c <ferror@plt+0x6d4c>
  409618:	b	409648 <ferror@plt+0x6d78>
  40961c:	ldur	x0, [x29, #-8]
  409620:	ldursw	x1, [x29, #-12]
  409624:	ldr	d0, [sp, #8]
  409628:	mov	x8, #0x848000000000        	// #145685290680320
  40962c:	movk	x8, #0x412e, lsl #48
  409630:	fmov	d1, x8
  409634:	fdiv	d0, d0, d1
  409638:	adrp	x2, 412000 <ferror@plt+0xf730>
  40963c:	add	x2, x2, #0x224
  409640:	bl	402350 <snprintf@plt>
  409644:	b	4096ac <ferror@plt+0x6ddc>
  409648:	ldr	d0, [sp, #8]
  40964c:	mov	x8, #0x400000000000        	// #70368744177664
  409650:	movk	x8, #0x408f, lsl #48
  409654:	fmov	d1, x8
  409658:	fcmp	d0, d1
  40965c:	cset	w9, ge  // ge = tcont
  409660:	tbnz	w9, #0, 409668 <ferror@plt+0x6d98>
  409664:	b	409694 <ferror@plt+0x6dc4>
  409668:	ldur	x0, [x29, #-8]
  40966c:	ldursw	x1, [x29, #-12]
  409670:	ldr	d0, [sp, #8]
  409674:	mov	x8, #0x400000000000        	// #70368744177664
  409678:	movk	x8, #0x408f, lsl #48
  40967c:	fmov	d1, x8
  409680:	fdiv	d0, d0, d1
  409684:	adrp	x2, 412000 <ferror@plt+0xf730>
  409688:	add	x2, x2, #0x22a
  40968c:	bl	402350 <snprintf@plt>
  409690:	b	4096ac <ferror@plt+0x6ddc>
  409694:	ldur	x0, [x29, #-8]
  409698:	ldursw	x1, [x29, #-12]
  40969c:	ldr	w3, [sp, #16]
  4096a0:	adrp	x2, 412000 <ferror@plt+0xf730>
  4096a4:	add	x2, x2, #0x231
  4096a8:	bl	402350 <snprintf@plt>
  4096ac:	ldp	x29, x30, [sp, #32]
  4096b0:	add	sp, sp, #0x30
  4096b4:	ret
  4096b8:	sub	sp, sp, #0x40
  4096bc:	stp	x29, x30, [sp, #48]
  4096c0:	add	x29, sp, #0x30
  4096c4:	add	x8, sp, #0x8
  4096c8:	stur	x0, [x29, #-16]
  4096cc:	str	x1, [sp, #24]
  4096d0:	ldr	x0, [sp, #24]
  4096d4:	mov	x1, x8
  4096d8:	bl	4022a0 <strtod@plt>
  4096dc:	str	d0, [sp, #16]
  4096e0:	ldr	x8, [sp, #8]
  4096e4:	ldr	x9, [sp, #24]
  4096e8:	cmp	x8, x9
  4096ec:	b.ne	4096fc <ferror@plt+0x6e2c>  // b.any
  4096f0:	mov	w8, #0xffffffff            	// #-1
  4096f4:	stur	w8, [x29, #-4]
  4096f8:	b	409880 <ferror@plt+0x6fb0>
  4096fc:	ldr	x8, [sp, #8]
  409700:	ldrb	w9, [x8]
  409704:	cbz	w9, 40986c <ferror@plt+0x6f9c>
  409708:	ldr	x0, [sp, #8]
  40970c:	adrp	x1, 411000 <ferror@plt+0xe730>
  409710:	add	x1, x1, #0xe85
  409714:	bl	402500 <strcasecmp@plt>
  409718:	cbz	w0, 409744 <ferror@plt+0x6e74>
  40971c:	ldr	x0, [sp, #8]
  409720:	adrp	x1, 411000 <ferror@plt+0xe730>
  409724:	add	x1, x1, #0xe9c
  409728:	bl	402500 <strcasecmp@plt>
  40972c:	cbz	w0, 409744 <ferror@plt+0x6e74>
  409730:	ldr	x0, [sp, #8]
  409734:	adrp	x1, 411000 <ferror@plt+0xe730>
  409738:	add	x1, x1, #0xea1
  40973c:	bl	402500 <strcasecmp@plt>
  409740:	cbnz	w0, 409760 <ferror@plt+0x6e90>
  409744:	ldr	d0, [sp, #16]
  409748:	mov	x8, #0xcd6500000000        	// #225833675390976
  40974c:	movk	x8, #0x41cd, lsl #48
  409750:	fmov	d1, x8
  409754:	fmul	d0, d0, d1
  409758:	str	d0, [sp, #16]
  40975c:	b	40986c <ferror@plt+0x6f9c>
  409760:	ldr	x0, [sp, #8]
  409764:	adrp	x1, 412000 <ferror@plt+0xf730>
  409768:	add	x1, x1, #0x22e
  40976c:	bl	402500 <strcasecmp@plt>
  409770:	cbz	w0, 40979c <ferror@plt+0x6ecc>
  409774:	ldr	x0, [sp, #8]
  409778:	adrp	x1, 411000 <ferror@plt+0xe730>
  40977c:	add	x1, x1, #0xe9b
  409780:	bl	402500 <strcasecmp@plt>
  409784:	cbz	w0, 40979c <ferror@plt+0x6ecc>
  409788:	ldr	x0, [sp, #8]
  40978c:	adrp	x1, 411000 <ferror@plt+0xe730>
  409790:	add	x1, x1, #0xea0
  409794:	bl	402500 <strcasecmp@plt>
  409798:	cbnz	w0, 4097b8 <ferror@plt+0x6ee8>
  40979c:	ldr	d0, [sp, #16]
  4097a0:	mov	x8, #0x848000000000        	// #145685290680320
  4097a4:	movk	x8, #0x412e, lsl #48
  4097a8:	fmov	d1, x8
  4097ac:	fmul	d0, d0, d1
  4097b0:	str	d0, [sp, #16]
  4097b4:	b	40986c <ferror@plt+0x6f9c>
  4097b8:	ldr	x0, [sp, #8]
  4097bc:	adrp	x1, 412000 <ferror@plt+0xf730>
  4097c0:	add	x1, x1, #0x247
  4097c4:	bl	402500 <strcasecmp@plt>
  4097c8:	cbz	w0, 4097f4 <ferror@plt+0x6f24>
  4097cc:	ldr	x0, [sp, #8]
  4097d0:	adrp	x1, 412000 <ferror@plt+0xf730>
  4097d4:	add	x1, x1, #0x1f4
  4097d8:	bl	402500 <strcasecmp@plt>
  4097dc:	cbz	w0, 4097f4 <ferror@plt+0x6f24>
  4097e0:	ldr	x0, [sp, #8]
  4097e4:	adrp	x1, 412000 <ferror@plt+0xf730>
  4097e8:	add	x1, x1, #0x1f9
  4097ec:	bl	402500 <strcasecmp@plt>
  4097f0:	cbnz	w0, 409810 <ferror@plt+0x6f40>
  4097f4:	ldr	d0, [sp, #16]
  4097f8:	mov	x8, #0x400000000000        	// #70368744177664
  4097fc:	movk	x8, #0x408f, lsl #48
  409800:	fmov	d1, x8
  409804:	fmul	d0, d0, d1
  409808:	str	d0, [sp, #16]
  40980c:	b	40986c <ferror@plt+0x6f9c>
  409810:	ldr	x0, [sp, #8]
  409814:	adrp	x1, 412000 <ferror@plt+0xf730>
  409818:	add	x1, x1, #0x24e
  40981c:	bl	402500 <strcasecmp@plt>
  409820:	cbz	w0, 40984c <ferror@plt+0x6f7c>
  409824:	ldr	x0, [sp, #8]
  409828:	adrp	x1, 412000 <ferror@plt+0xf730>
  40982c:	add	x1, x1, #0x1ff
  409830:	bl	402500 <strcasecmp@plt>
  409834:	cbz	w0, 40984c <ferror@plt+0x6f7c>
  409838:	ldr	x0, [sp, #8]
  40983c:	adrp	x1, 412000 <ferror@plt+0xf730>
  409840:	add	x1, x1, #0x204
  409844:	bl	402500 <strcasecmp@plt>
  409848:	cbnz	w0, 409860 <ferror@plt+0x6f90>
  40984c:	ldr	d0, [sp, #16]
  409850:	fmov	d1, #1.000000000000000000e+00
  409854:	fmul	d0, d0, d1
  409858:	str	d0, [sp, #16]
  40985c:	b	40986c <ferror@plt+0x6f9c>
  409860:	mov	w8, #0xffffffff            	// #-1
  409864:	stur	w8, [x29, #-4]
  409868:	b	409880 <ferror@plt+0x6fb0>
  40986c:	ldr	d0, [sp, #16]
  409870:	fcvtzs	x8, d0
  409874:	ldur	x9, [x29, #-16]
  409878:	str	x8, [x9]
  40987c:	stur	wzr, [x29, #-4]
  409880:	ldur	w0, [x29, #-4]
  409884:	ldp	x29, x30, [sp, #48]
  409888:	add	sp, sp, #0x40
  40988c:	ret
  409890:	sub	sp, sp, #0x20
  409894:	stp	x29, x30, [sp, #16]
  409898:	add	x29, sp, #0x10
  40989c:	mov	w8, #0x3f                  	// #63
  4098a0:	str	x0, [sp, #8]
  4098a4:	str	x1, [sp]
  4098a8:	ldr	x0, [sp]
  4098ac:	ldr	x2, [sp, #8]
  4098b0:	mov	w1, w8
  4098b4:	bl	4098c8 <ferror@plt+0x6ff8>
  4098b8:	ldr	x0, [sp]
  4098bc:	ldp	x29, x30, [sp, #16]
  4098c0:	add	sp, sp, #0x20
  4098c4:	ret
  4098c8:	sub	sp, sp, #0x30
  4098cc:	stp	x29, x30, [sp, #32]
  4098d0:	add	x29, sp, #0x20
  4098d4:	mov	x8, #0xca00                	// #51712
  4098d8:	movk	x8, #0x3b9a, lsl #16
  4098dc:	stur	x0, [x29, #-8]
  4098e0:	stur	w1, [x29, #-12]
  4098e4:	str	x2, [sp, #8]
  4098e8:	ldr	x9, [sp, #8]
  4098ec:	scvtf	d0, x9
  4098f0:	str	d0, [sp]
  4098f4:	ldr	x9, [sp, #8]
  4098f8:	cmp	x9, x8
  4098fc:	b.lt	40992c <ferror@plt+0x705c>  // b.tstop
  409900:	ldur	x0, [x29, #-8]
  409904:	ldursw	x1, [x29, #-12]
  409908:	ldr	d0, [sp]
  40990c:	mov	x8, #0xcd6500000000        	// #225833675390976
  409910:	movk	x8, #0x41cd, lsl #48
  409914:	fmov	d1, x8
  409918:	fdiv	d0, d0, d1
  40991c:	adrp	x2, 412000 <ferror@plt+0xf730>
  409920:	add	x2, x2, #0x236
  409924:	bl	402350 <snprintf@plt>
  409928:	b	4099bc <ferror@plt+0x70ec>
  40992c:	ldr	x8, [sp, #8]
  409930:	mov	x9, #0x4240                	// #16960
  409934:	movk	x9, #0xf, lsl #16
  409938:	cmp	x8, x9
  40993c:	b.lt	40996c <ferror@plt+0x709c>  // b.tstop
  409940:	ldur	x0, [x29, #-8]
  409944:	ldursw	x1, [x29, #-12]
  409948:	ldr	d0, [sp]
  40994c:	mov	x8, #0x848000000000        	// #145685290680320
  409950:	movk	x8, #0x412e, lsl #48
  409954:	fmov	d1, x8
  409958:	fdiv	d0, d0, d1
  40995c:	adrp	x2, 412000 <ferror@plt+0xf730>
  409960:	add	x2, x2, #0x23c
  409964:	bl	402350 <snprintf@plt>
  409968:	b	4099bc <ferror@plt+0x70ec>
  40996c:	ldr	x8, [sp, #8]
  409970:	cmp	x8, #0x3e8
  409974:	b.lt	4099a4 <ferror@plt+0x70d4>  // b.tstop
  409978:	ldur	x0, [x29, #-8]
  40997c:	ldursw	x1, [x29, #-12]
  409980:	ldr	d0, [sp]
  409984:	mov	x8, #0x400000000000        	// #70368744177664
  409988:	movk	x8, #0x408f, lsl #48
  40998c:	fmov	d1, x8
  409990:	fdiv	d0, d0, d1
  409994:	adrp	x2, 412000 <ferror@plt+0xf730>
  409998:	add	x2, x2, #0x243
  40999c:	bl	402350 <snprintf@plt>
  4099a0:	b	4099bc <ferror@plt+0x70ec>
  4099a4:	ldur	x0, [x29, #-8]
  4099a8:	ldursw	x1, [x29, #-12]
  4099ac:	ldr	x3, [sp, #8]
  4099b0:	adrp	x2, 412000 <ferror@plt+0xf730>
  4099b4:	add	x2, x2, #0x24a
  4099b8:	bl	402350 <snprintf@plt>
  4099bc:	ldp	x29, x30, [sp, #32]
  4099c0:	add	sp, sp, #0x30
  4099c4:	ret
  4099c8:	sub	sp, sp, #0x40
  4099cc:	stp	x29, x30, [sp, #48]
  4099d0:	add	x29, sp, #0x30
  4099d4:	stur	x0, [x29, #-16]
  4099d8:	str	x1, [sp, #24]
  4099dc:	str	wzr, [sp, #20]
  4099e0:	ldr	w8, [sp, #20]
  4099e4:	cmp	w8, #0x4
  4099e8:	b.ge	409aa0 <ferror@plt+0x71d0>  // b.tcont
  4099ec:	ldr	x0, [sp, #24]
  4099f0:	mov	x1, sp
  4099f4:	mov	w8, wzr
  4099f8:	mov	w2, w8
  4099fc:	bl	402200 <strtoul@plt>
  409a00:	str	x0, [sp, #8]
  409a04:	ldr	x9, [sp, #8]
  409a08:	cmp	x9, #0xff
  409a0c:	b.ls	409a1c <ferror@plt+0x714c>  // b.plast
  409a10:	mov	w8, #0xffffffff            	// #-1
  409a14:	stur	w8, [x29, #-4]
  409a18:	b	409aa8 <ferror@plt+0x71d8>
  409a1c:	ldr	x8, [sp]
  409a20:	ldr	x9, [sp, #24]
  409a24:	cmp	x8, x9
  409a28:	b.ne	409a38 <ferror@plt+0x7168>  // b.any
  409a2c:	mov	w8, #0xffffffff            	// #-1
  409a30:	stur	w8, [x29, #-4]
  409a34:	b	409aa8 <ferror@plt+0x71d8>
  409a38:	ldr	x8, [sp, #8]
  409a3c:	ldur	x9, [x29, #-16]
  409a40:	ldrsw	x10, [sp, #20]
  409a44:	add	x9, x9, x10
  409a48:	strb	w8, [x9]
  409a4c:	ldr	x9, [sp]
  409a50:	ldrb	w8, [x9]
  409a54:	cbnz	w8, 409a5c <ferror@plt+0x718c>
  409a58:	b	409aa0 <ferror@plt+0x71d0>
  409a5c:	ldr	w8, [sp, #20]
  409a60:	cmp	w8, #0x3
  409a64:	b.eq	409a78 <ferror@plt+0x71a8>  // b.none
  409a68:	ldr	x8, [sp]
  409a6c:	ldrb	w9, [x8]
  409a70:	cmp	w9, #0x2e
  409a74:	b.eq	409a84 <ferror@plt+0x71b4>  // b.none
  409a78:	mov	w8, #0xffffffff            	// #-1
  409a7c:	stur	w8, [x29, #-4]
  409a80:	b	409aa8 <ferror@plt+0x71d8>
  409a84:	ldr	x8, [sp]
  409a88:	add	x8, x8, #0x1
  409a8c:	str	x8, [sp, #24]
  409a90:	ldr	w8, [sp, #20]
  409a94:	add	w8, w8, #0x1
  409a98:	str	w8, [sp, #20]
  409a9c:	b	4099e0 <ferror@plt+0x7110>
  409aa0:	mov	w8, #0x1                   	// #1
  409aa4:	stur	w8, [x29, #-4]
  409aa8:	ldur	w0, [x29, #-4]
  409aac:	ldp	x29, x30, [sp, #48]
  409ab0:	add	sp, sp, #0x40
  409ab4:	ret
  409ab8:	sub	sp, sp, #0x10
  409abc:	mov	w8, #0x1505                	// #5381
  409ac0:	str	x0, [sp, #8]
  409ac4:	str	w8, [sp, #4]
  409ac8:	ldr	x8, [sp, #8]
  409acc:	ldrb	w9, [x8]
  409ad0:	cbz	w9, 409afc <ferror@plt+0x722c>
  409ad4:	ldr	w8, [sp, #4]
  409ad8:	ldr	w9, [sp, #4]
  409adc:	add	w8, w9, w8, lsl #5
  409ae0:	ldr	x10, [sp, #8]
  409ae4:	add	x11, x10, #0x1
  409ae8:	str	x11, [sp, #8]
  409aec:	ldrb	w9, [x10]
  409af0:	add	w8, w8, w9
  409af4:	str	w8, [sp, #4]
  409af8:	b	409ac8 <ferror@plt+0x71f8>
  409afc:	ldr	w0, [sp, #4]
  409b00:	add	sp, sp, #0x10
  409b04:	ret
  409b08:	stp	x29, x30, [sp, #-32]!
  409b0c:	str	x28, [sp, #16]
  409b10:	mov	x29, sp
  409b14:	sub	sp, sp, #0x1e0
  409b18:	stur	x0, [x29, #-16]
  409b1c:	stur	x1, [x29, #-24]
  409b20:	ldur	x8, [x29, #-16]
  409b24:	add	x8, x8, #0x10
  409b28:	stur	x8, [x29, #-32]
  409b2c:	ldur	x8, [x29, #-16]
  409b30:	ldrh	w9, [x8, #4]
  409b34:	cmp	w9, #0x10
  409b38:	b.eq	409b54 <ferror@plt+0x7284>  // b.none
  409b3c:	ldur	x8, [x29, #-16]
  409b40:	ldrh	w9, [x8, #4]
  409b44:	cmp	w9, #0x11
  409b48:	b.eq	409b54 <ferror@plt+0x7284>  // b.none
  409b4c:	stur	wzr, [x29, #-4]
  409b50:	b	409c04 <ferror@plt+0x7334>
  409b54:	ldur	x8, [x29, #-16]
  409b58:	ldr	w9, [x8]
  409b5c:	mov	w8, w9
  409b60:	cmp	x8, #0x20
  409b64:	b.cs	409b74 <ferror@plt+0x72a4>  // b.hs, b.nlast
  409b68:	mov	w8, #0xffffffff            	// #-1
  409b6c:	stur	w8, [x29, #-4]
  409b70:	b	409c04 <ferror@plt+0x7334>
  409b74:	ldur	x8, [x29, #-32]
  409b78:	ldr	w0, [x8, #4]
  409b7c:	bl	409c18 <ferror@plt+0x7348>
  409b80:	stur	x0, [x29, #-40]
  409b84:	ldur	x8, [x29, #-16]
  409b88:	ldrh	w9, [x8, #4]
  409b8c:	cmp	w9, #0x11
  409b90:	b.ne	409bac <ferror@plt+0x72dc>  // b.any
  409b94:	ldur	x8, [x29, #-40]
  409b98:	cbz	x8, 409ba4 <ferror@plt+0x72d4>
  409b9c:	ldur	x0, [x29, #-40]
  409ba0:	bl	409cb4 <ferror@plt+0x73e4>
  409ba4:	stur	wzr, [x29, #-4]
  409ba8:	b	409c04 <ferror@plt+0x7334>
  409bac:	ldur	x8, [x29, #-32]
  409bb0:	add	x2, x8, #0x10
  409bb4:	ldur	x8, [x29, #-16]
  409bb8:	ldr	w9, [x8]
  409bbc:	mov	w8, w9
  409bc0:	subs	x8, x8, #0x20
  409bc4:	add	x0, sp, #0x8
  409bc8:	mov	w1, #0x35                  	// #53
  409bcc:	mov	w3, w8
  409bd0:	mov	w4, #0xffff8000            	// #-32768
  409bd4:	bl	410560 <ferror@plt+0xdc90>
  409bd8:	ldur	x10, [x29, #-40]
  409bdc:	cbz	x10, 409bf4 <ferror@plt+0x7324>
  409be0:	ldur	x0, [x29, #-40]
  409be4:	ldur	x1, [x29, #-32]
  409be8:	add	x2, sp, #0x8
  409bec:	bl	409ce8 <ferror@plt+0x7418>
  409bf0:	b	409c00 <ferror@plt+0x7330>
  409bf4:	ldur	x0, [x29, #-32]
  409bf8:	add	x1, sp, #0x8
  409bfc:	bl	409d60 <ferror@plt+0x7490>
  409c00:	stur	wzr, [x29, #-4]
  409c04:	ldur	w0, [x29, #-4]
  409c08:	add	sp, sp, #0x1e0
  409c0c:	ldr	x28, [sp, #16]
  409c10:	ldp	x29, x30, [sp], #32
  409c14:	ret
  409c18:	sub	sp, sp, #0x40
  409c1c:	adrp	x8, 423000 <ferror@plt+0x20730>
  409c20:	add	x8, x8, #0xef8
  409c24:	str	w0, [sp, #52]
  409c28:	ldr	w9, [sp, #52]
  409c2c:	and	w9, w9, #0x3ff
  409c30:	str	w9, [sp, #36]
  409c34:	ldr	w9, [sp, #36]
  409c38:	mov	w10, w9
  409c3c:	mov	x11, #0x8                   	// #8
  409c40:	mul	x10, x11, x10
  409c44:	add	x8, x8, x10
  409c48:	ldr	x8, [x8]
  409c4c:	str	x8, [sp, #40]
  409c50:	ldr	x8, [sp, #40]
  409c54:	cbz	x8, 409ca0 <ferror@plt+0x73d0>
  409c58:	ldr	x8, [sp, #40]
  409c5c:	str	x8, [sp, #16]
  409c60:	ldr	x8, [sp, #16]
  409c64:	str	x8, [sp, #8]
  409c68:	ldr	x8, [sp, #8]
  409c6c:	str	x8, [sp, #24]
  409c70:	ldr	x8, [sp, #24]
  409c74:	ldr	w9, [x8, #36]
  409c78:	ldr	w10, [sp, #52]
  409c7c:	cmp	w9, w10
  409c80:	b.ne	409c90 <ferror@plt+0x73c0>  // b.any
  409c84:	ldr	x8, [sp, #24]
  409c88:	str	x8, [sp, #56]
  409c8c:	b	409ca8 <ferror@plt+0x73d8>
  409c90:	ldr	x8, [sp, #40]
  409c94:	ldr	x8, [x8]
  409c98:	str	x8, [sp, #40]
  409c9c:	b	409c50 <ferror@plt+0x7380>
  409ca0:	mov	x8, xzr
  409ca4:	str	x8, [sp, #56]
  409ca8:	ldr	x0, [sp, #56]
  409cac:	add	sp, sp, #0x40
  409cb0:	ret
  409cb4:	sub	sp, sp, #0x20
  409cb8:	stp	x29, x30, [sp, #16]
  409cbc:	add	x29, sp, #0x10
  409cc0:	str	x0, [sp, #8]
  409cc4:	ldr	x0, [sp, #8]
  409cc8:	bl	40a484 <ferror@plt+0x7bb4>
  409ccc:	ldr	x0, [sp, #8]
  409cd0:	mov	w8, #0x1                   	// #1
  409cd4:	and	w1, w8, #0x1
  409cd8:	bl	40a53c <ferror@plt+0x7c6c>
  409cdc:	ldp	x29, x30, [sp, #16]
  409ce0:	add	sp, sp, #0x20
  409ce4:	ret
  409ce8:	sub	sp, sp, #0x40
  409cec:	stp	x29, x30, [sp, #48]
  409cf0:	add	x29, sp, #0x30
  409cf4:	stur	x0, [x29, #-8]
  409cf8:	stur	x1, [x29, #-16]
  409cfc:	str	x2, [sp, #24]
  409d00:	ldr	x8, [sp, #24]
  409d04:	ldr	x8, [x8, #24]
  409d08:	cbz	x8, 409d44 <ferror@plt+0x7474>
  409d0c:	ldur	x0, [x29, #-8]
  409d10:	ldur	x1, [x29, #-16]
  409d14:	ldr	x8, [sp, #24]
  409d18:	ldr	x8, [x8, #24]
  409d1c:	str	x0, [sp, #16]
  409d20:	mov	x0, x8
  409d24:	str	x1, [sp, #8]
  409d28:	bl	40a684 <ferror@plt+0x7db4>
  409d2c:	ldr	x8, [sp, #16]
  409d30:	str	x0, [sp]
  409d34:	mov	x0, x8
  409d38:	ldr	x1, [sp, #8]
  409d3c:	ldr	x2, [sp]
  409d40:	bl	40a5f4 <ferror@plt+0x7d24>
  409d44:	ldur	x0, [x29, #-8]
  409d48:	ldur	x1, [x29, #-16]
  409d4c:	ldr	x2, [sp, #24]
  409d50:	bl	40a69c <ferror@plt+0x7dcc>
  409d54:	ldp	x29, x30, [sp, #48]
  409d58:	add	sp, sp, #0x40
  409d5c:	ret
  409d60:	sub	sp, sp, #0x40
  409d64:	stp	x29, x30, [sp, #48]
  409d68:	add	x29, sp, #0x30
  409d6c:	stur	x0, [x29, #-8]
  409d70:	stur	x1, [x29, #-16]
  409d74:	ldur	x8, [x29, #-16]
  409d78:	ldr	x8, [x8, #24]
  409d7c:	cbnz	x8, 409d84 <ferror@plt+0x74b4>
  409d80:	b	409dd8 <ferror@plt+0x7508>
  409d84:	ldur	x0, [x29, #-8]
  409d88:	ldur	x8, [x29, #-16]
  409d8c:	ldr	x8, [x8, #24]
  409d90:	str	x0, [sp, #16]
  409d94:	mov	x0, x8
  409d98:	bl	40a684 <ferror@plt+0x7db4>
  409d9c:	ldr	x8, [sp, #16]
  409da0:	str	x0, [sp, #8]
  409da4:	mov	x0, x8
  409da8:	ldr	x1, [sp, #8]
  409dac:	mov	x9, xzr
  409db0:	mov	x2, x9
  409db4:	bl	40aa00 <ferror@plt+0x8130>
  409db8:	str	x0, [sp, #24]
  409dbc:	ldr	x8, [sp, #24]
  409dc0:	cbnz	x8, 409dc8 <ferror@plt+0x74f8>
  409dc4:	b	409dd8 <ferror@plt+0x7508>
  409dc8:	ldr	x0, [sp, #24]
  409dcc:	ldur	x1, [x29, #-8]
  409dd0:	ldur	x2, [x29, #-16]
  409dd4:	bl	40a8c0 <ferror@plt+0x7ff0>
  409dd8:	ldp	x29, x30, [sp, #48]
  409ddc:	add	sp, sp, #0x40
  409de0:	ret
  409de4:	sub	sp, sp, #0x20
  409de8:	stp	x29, x30, [sp, #16]
  409dec:	add	x29, sp, #0x10
  409df0:	adrp	x8, 423000 <ferror@plt+0x20730>
  409df4:	add	x8, x8, #0xed0
  409df8:	mov	x1, #0x10                  	// #16
  409dfc:	adrp	x2, 412000 <ferror@plt+0xf730>
  409e00:	add	x2, x2, #0x251
  409e04:	stur	w0, [x29, #-4]
  409e08:	ldur	w3, [x29, #-4]
  409e0c:	mov	x0, x8
  409e10:	str	x8, [sp]
  409e14:	bl	402350 <snprintf@plt>
  409e18:	ldr	x8, [sp]
  409e1c:	mov	x0, x8
  409e20:	ldp	x29, x30, [sp, #16]
  409e24:	add	sp, sp, #0x20
  409e28:	ret
  409e2c:	sub	sp, sp, #0x30
  409e30:	stp	x29, x30, [sp, #32]
  409e34:	add	x29, sp, #0x20
  409e38:	adrp	x8, 423000 <ferror@plt+0x20730>
  409e3c:	add	x8, x8, #0xee0
  409e40:	stur	w0, [x29, #-12]
  409e44:	ldur	w9, [x29, #-12]
  409e48:	str	x8, [sp]
  409e4c:	cbnz	w9, 409e60 <ferror@plt+0x7590>
  409e50:	adrp	x8, 412000 <ferror@plt+0xf730>
  409e54:	add	x8, x8, #0x256
  409e58:	stur	x8, [x29, #-8]
  409e5c:	b	409ef4 <ferror@plt+0x7624>
  409e60:	ldur	w0, [x29, #-12]
  409e64:	bl	409c18 <ferror@plt+0x7348>
  409e68:	str	x0, [sp, #8]
  409e6c:	ldr	x8, [sp, #8]
  409e70:	cbz	x8, 409e84 <ferror@plt+0x75b4>
  409e74:	ldr	x8, [sp, #8]
  409e78:	add	x8, x8, #0x40
  409e7c:	stur	x8, [x29, #-8]
  409e80:	b	409ef4 <ferror@plt+0x7624>
  409e84:	ldur	w1, [x29, #-12]
  409e88:	mov	x8, xzr
  409e8c:	mov	x0, x8
  409e90:	bl	409f04 <ferror@plt+0x7634>
  409e94:	ldur	w9, [x29, #-12]
  409e98:	cmp	w0, w9
  409e9c:	b.ne	409ec4 <ferror@plt+0x75f4>  // b.any
  409ea0:	ldur	w0, [x29, #-12]
  409ea4:	bl	409c18 <ferror@plt+0x7348>
  409ea8:	str	x0, [sp, #8]
  409eac:	ldr	x8, [sp, #8]
  409eb0:	cbz	x8, 409ec4 <ferror@plt+0x75f4>
  409eb4:	ldr	x8, [sp, #8]
  409eb8:	add	x8, x8, #0x40
  409ebc:	stur	x8, [x29, #-8]
  409ec0:	b	409ef4 <ferror@plt+0x7624>
  409ec4:	ldur	w0, [x29, #-12]
  409ec8:	ldr	x1, [sp]
  409ecc:	bl	402470 <if_indextoname@plt>
  409ed0:	cbnz	x0, 409eec <ferror@plt+0x761c>
  409ed4:	ldur	w3, [x29, #-12]
  409ed8:	ldr	x0, [sp]
  409edc:	mov	x1, #0x10                  	// #16
  409ee0:	adrp	x2, 412000 <ferror@plt+0xf730>
  409ee4:	add	x2, x2, #0x251
  409ee8:	bl	402350 <snprintf@plt>
  409eec:	ldr	x8, [sp]
  409ef0:	stur	x8, [x29, #-8]
  409ef4:	ldur	x0, [x29, #-8]
  409ef8:	ldp	x29, x30, [sp, #32]
  409efc:	add	sp, sp, #0x30
  409f00:	ret
  409f04:	stp	x29, x30, [sp, #-32]!
  409f08:	str	x28, [sp, #16]
  409f0c:	mov	x29, sp
  409f10:	sub	sp, sp, #0x4d0
  409f14:	mov	x2, #0x420                 	// #1056
  409f18:	mov	w8, #0x20                  	// #32
  409f1c:	mov	w9, #0x12                  	// #18
  409f20:	mov	w10, #0x1                   	// #1
  409f24:	mov	w11, #0x9                   	// #9
  409f28:	mov	x12, #0x38                  	// #56
  409f2c:	mov	w13, wzr
  409f30:	add	x14, sp, #0x9c
  409f34:	add	x15, sp, #0x60
  409f38:	stur	x0, [x29, #-16]
  409f3c:	stur	w1, [x29, #-20]
  409f40:	mov	x0, x14
  409f44:	mov	w1, w13
  409f48:	str	w8, [sp, #68]
  409f4c:	str	w9, [sp, #64]
  409f50:	str	w10, [sp, #60]
  409f54:	str	w11, [sp, #56]
  409f58:	str	x12, [sp, #48]
  409f5c:	str	w13, [sp, #44]
  409f60:	str	x14, [sp, #32]
  409f64:	str	x15, [sp, #24]
  409f68:	bl	402480 <memset@plt>
  409f6c:	ldr	w8, [sp, #68]
  409f70:	str	w8, [sp, #156]
  409f74:	ldr	w9, [sp, #64]
  409f78:	ldr	x12, [sp, #32]
  409f7c:	strh	w9, [x12, #4]
  409f80:	ldr	w10, [sp, #60]
  409f84:	strh	w10, [x12, #6]
  409f88:	ldur	w11, [x29, #-20]
  409f8c:	str	w11, [sp, #176]
  409f90:	ldr	w11, [sp, #56]
  409f94:	str	w11, [sp, #152]
  409f98:	ldr	x0, [sp, #24]
  409f9c:	ldr	w13, [sp, #44]
  409fa0:	mov	w1, w13
  409fa4:	ldr	x2, [sp, #48]
  409fa8:	bl	402480 <memset@plt>
  409fac:	str	wzr, [sp, #84]
  409fb0:	ldr	x0, [sp, #24]
  409fb4:	ldr	w1, [sp, #44]
  409fb8:	bl	40d900 <ferror@plt+0xb030>
  409fbc:	cmp	w0, #0x0
  409fc0:	cset	w8, ge  // ge = tcont
  409fc4:	tbnz	w8, #0, 409fd0 <ferror@plt+0x7700>
  409fc8:	stur	wzr, [x29, #-4]
  409fcc:	b	40a0ac <ferror@plt+0x77dc>
  409fd0:	ldr	w3, [sp, #152]
  409fd4:	add	x0, sp, #0x9c
  409fd8:	mov	w1, #0x420                 	// #1056
  409fdc:	mov	w2, #0x1d                  	// #29
  409fe0:	bl	40fd40 <ferror@plt+0xd470>
  409fe4:	ldur	x8, [x29, #-16]
  409fe8:	cbz	x8, 40a040 <ferror@plt+0x7770>
  409fec:	ldur	x0, [x29, #-16]
  409ff0:	bl	407488 <ferror@plt+0x4bb8>
  409ff4:	cmp	w0, #0x0
  409ff8:	cset	w8, ne  // ne = any
  409ffc:	eor	w8, w8, #0x1
  40a000:	mov	w9, #0x35                  	// #53
  40a004:	mov	w10, #0x3                   	// #3
  40a008:	tst	w8, #0x1
  40a00c:	csel	w2, w10, w9, ne  // ne = any
  40a010:	ldur	x3, [x29, #-16]
  40a014:	ldur	x0, [x29, #-16]
  40a018:	str	w2, [sp, #20]
  40a01c:	str	x3, [sp, #8]
  40a020:	bl	402210 <strlen@plt>
  40a024:	add	x11, x0, #0x1
  40a028:	add	x0, sp, #0x9c
  40a02c:	mov	w1, #0x420                 	// #1056
  40a030:	ldr	w2, [sp, #20]
  40a034:	ldr	x3, [sp, #8]
  40a038:	mov	w4, w11
  40a03c:	bl	40fb90 <ferror@plt+0xd2c0>
  40a040:	add	x0, sp, #0x60
  40a044:	add	x1, sp, #0x9c
  40a048:	add	x2, sp, #0x58
  40a04c:	bl	40f3cc <ferror@plt+0xcafc>
  40a050:	cmp	w0, #0x0
  40a054:	cset	w8, ge  // ge = tcont
  40a058:	tbnz	w8, #0, 40a060 <ferror@plt+0x7790>
  40a05c:	b	40a09c <ferror@plt+0x77cc>
  40a060:	ldr	x0, [sp, #88]
  40a064:	mov	x8, xzr
  40a068:	mov	x1, x8
  40a06c:	bl	409b08 <ferror@plt+0x7238>
  40a070:	str	w0, [sp, #84]
  40a074:	ldr	w9, [sp, #84]
  40a078:	cbnz	w9, 40a094 <ferror@plt+0x77c4>
  40a07c:	ldr	x8, [sp, #88]
  40a080:	add	x8, x8, #0x10
  40a084:	str	x8, [sp, #72]
  40a088:	ldr	x8, [sp, #72]
  40a08c:	ldr	w9, [x8, #4]
  40a090:	str	w9, [sp, #84]
  40a094:	ldr	x0, [sp, #88]
  40a098:	bl	402660 <free@plt>
  40a09c:	add	x0, sp, #0x60
  40a0a0:	bl	40d620 <ferror@plt+0xad50>
  40a0a4:	ldr	w8, [sp, #84]
  40a0a8:	stur	w8, [x29, #-4]
  40a0ac:	ldur	w0, [x29, #-4]
  40a0b0:	add	sp, sp, #0x4d0
  40a0b4:	ldr	x28, [sp, #16]
  40a0b8:	ldp	x29, x30, [sp], #32
  40a0bc:	ret
  40a0c0:	sub	sp, sp, #0x30
  40a0c4:	stp	x29, x30, [sp, #32]
  40a0c8:	add	x29, sp, #0x20
  40a0cc:	stur	w0, [x29, #-8]
  40a0d0:	ldur	w8, [x29, #-8]
  40a0d4:	cbnz	w8, 40a0e4 <ferror@plt+0x7814>
  40a0d8:	mov	w8, #0xffffffff            	// #-1
  40a0dc:	stur	w8, [x29, #-4]
  40a0e0:	b	40a118 <ferror@plt+0x7848>
  40a0e4:	ldur	w0, [x29, #-8]
  40a0e8:	bl	409c18 <ferror@plt+0x7348>
  40a0ec:	str	x0, [sp, #16]
  40a0f0:	ldr	x8, [sp, #16]
  40a0f4:	cbz	x8, 40a108 <ferror@plt+0x7838>
  40a0f8:	ldr	x8, [sp, #16]
  40a0fc:	ldrh	w9, [x8, #40]
  40a100:	str	w9, [sp, #12]
  40a104:	b	40a110 <ferror@plt+0x7840>
  40a108:	mov	w8, #0xffffffff            	// #-1
  40a10c:	str	w8, [sp, #12]
  40a110:	ldr	w8, [sp, #12]
  40a114:	stur	w8, [x29, #-4]
  40a118:	ldur	w0, [x29, #-4]
  40a11c:	ldp	x29, x30, [sp, #32]
  40a120:	add	sp, sp, #0x30
  40a124:	ret
  40a128:	sub	sp, sp, #0x30
  40a12c:	stp	x29, x30, [sp, #32]
  40a130:	add	x29, sp, #0x20
  40a134:	stur	w0, [x29, #-8]
  40a138:	ldur	w8, [x29, #-8]
  40a13c:	cbnz	w8, 40a148 <ferror@plt+0x7878>
  40a140:	stur	wzr, [x29, #-4]
  40a144:	b	40a17c <ferror@plt+0x78ac>
  40a148:	ldur	w0, [x29, #-8]
  40a14c:	bl	409c18 <ferror@plt+0x7348>
  40a150:	str	x0, [sp, #16]
  40a154:	ldr	x8, [sp, #16]
  40a158:	cbz	x8, 40a16c <ferror@plt+0x789c>
  40a15c:	ldr	x8, [sp, #16]
  40a160:	ldr	w9, [x8, #32]
  40a164:	str	w9, [sp, #12]
  40a168:	b	40a174 <ferror@plt+0x78a4>
  40a16c:	mov	w8, #0xffffffff            	// #-1
  40a170:	str	w8, [sp, #12]
  40a174:	ldr	w8, [sp, #12]
  40a178:	stur	w8, [x29, #-4]
  40a17c:	ldur	w0, [x29, #-4]
  40a180:	ldp	x29, x30, [sp, #32]
  40a184:	add	sp, sp, #0x30
  40a188:	ret
  40a18c:	sub	sp, sp, #0x30
  40a190:	stp	x29, x30, [sp, #32]
  40a194:	add	x29, sp, #0x20
  40a198:	str	x0, [sp, #16]
  40a19c:	ldr	x8, [sp, #16]
  40a1a0:	cbnz	x8, 40a1ac <ferror@plt+0x78dc>
  40a1a4:	stur	wzr, [x29, #-4]
  40a1a8:	b	40a214 <ferror@plt+0x7944>
  40a1ac:	ldr	x0, [sp, #16]
  40a1b0:	bl	40a224 <ferror@plt+0x7954>
  40a1b4:	str	x0, [sp, #8]
  40a1b8:	ldr	x8, [sp, #8]
  40a1bc:	cbz	x8, 40a1d0 <ferror@plt+0x7900>
  40a1c0:	ldr	x8, [sp, #8]
  40a1c4:	ldr	w9, [x8, #36]
  40a1c8:	stur	w9, [x29, #-4]
  40a1cc:	b	40a214 <ferror@plt+0x7944>
  40a1d0:	ldr	x0, [sp, #16]
  40a1d4:	mov	w8, wzr
  40a1d8:	mov	w1, w8
  40a1dc:	bl	409f04 <ferror@plt+0x7634>
  40a1e0:	str	w0, [sp, #4]
  40a1e4:	ldr	w8, [sp, #4]
  40a1e8:	cbnz	w8, 40a1f8 <ferror@plt+0x7928>
  40a1ec:	ldr	x0, [sp, #16]
  40a1f0:	bl	4027b0 <if_nametoindex@plt>
  40a1f4:	str	w0, [sp, #4]
  40a1f8:	ldr	w8, [sp, #4]
  40a1fc:	cbnz	w8, 40a20c <ferror@plt+0x793c>
  40a200:	ldr	x0, [sp, #16]
  40a204:	bl	40a2e0 <ferror@plt+0x7a10>
  40a208:	str	w0, [sp, #4]
  40a20c:	ldr	w8, [sp, #4]
  40a210:	stur	w8, [x29, #-4]
  40a214:	ldur	w0, [x29, #-4]
  40a218:	ldp	x29, x30, [sp, #32]
  40a21c:	add	sp, sp, #0x30
  40a220:	ret
  40a224:	sub	sp, sp, #0x50
  40a228:	stp	x29, x30, [sp, #64]
  40a22c:	add	x29, sp, #0x40
  40a230:	adrp	x8, 425000 <stdout@@GLIBC_2.17+0x1b50>
  40a234:	add	x8, x8, #0xef8
  40a238:	stur	x0, [x29, #-16]
  40a23c:	ldur	x0, [x29, #-16]
  40a240:	str	x8, [sp]
  40a244:	bl	409ab8 <ferror@plt+0x71e8>
  40a248:	and	w9, w0, #0x3ff
  40a24c:	stur	w9, [x29, #-28]
  40a250:	ldur	w9, [x29, #-28]
  40a254:	mov	w8, w9
  40a258:	mov	x10, #0x8                   	// #8
  40a25c:	mul	x8, x10, x8
  40a260:	ldr	x10, [sp]
  40a264:	add	x8, x10, x8
  40a268:	ldr	x8, [x8]
  40a26c:	stur	x8, [x29, #-24]
  40a270:	ldur	x8, [x29, #-24]
  40a274:	cbz	x8, 40a2c8 <ferror@plt+0x79f8>
  40a278:	ldur	x8, [x29, #-24]
  40a27c:	str	x8, [sp, #16]
  40a280:	ldr	x8, [sp, #16]
  40a284:	mov	x9, #0xfffffffffffffff0    	// #-16
  40a288:	add	x8, x8, x9
  40a28c:	str	x8, [sp, #8]
  40a290:	ldr	x8, [sp, #8]
  40a294:	str	x8, [sp, #24]
  40a298:	ldr	x8, [sp, #24]
  40a29c:	add	x0, x8, #0x40
  40a2a0:	ldur	x1, [x29, #-16]
  40a2a4:	bl	4025f0 <strcmp@plt>
  40a2a8:	cbnz	w0, 40a2b8 <ferror@plt+0x79e8>
  40a2ac:	ldr	x8, [sp, #24]
  40a2b0:	stur	x8, [x29, #-8]
  40a2b4:	b	40a2d0 <ferror@plt+0x7a00>
  40a2b8:	ldur	x8, [x29, #-24]
  40a2bc:	ldr	x8, [x8]
  40a2c0:	stur	x8, [x29, #-24]
  40a2c4:	b	40a270 <ferror@plt+0x79a0>
  40a2c8:	mov	x8, xzr
  40a2cc:	stur	x8, [x29, #-8]
  40a2d0:	ldur	x0, [x29, #-8]
  40a2d4:	ldp	x29, x30, [sp, #64]
  40a2d8:	add	sp, sp, #0x50
  40a2dc:	ret
  40a2e0:	sub	sp, sp, #0x30
  40a2e4:	stp	x29, x30, [sp, #32]
  40a2e8:	add	x29, sp, #0x20
  40a2ec:	adrp	x1, 412000 <ferror@plt+0xf730>
  40a2f0:	add	x1, x1, #0x251
  40a2f4:	add	x2, sp, #0xc
  40a2f8:	str	x0, [sp, #16]
  40a2fc:	ldr	x0, [sp, #16]
  40a300:	bl	4027e0 <__isoc99_sscanf@plt>
  40a304:	cmp	w0, #0x1
  40a308:	b.eq	40a314 <ferror@plt+0x7a44>  // b.none
  40a30c:	stur	wzr, [x29, #-4]
  40a310:	b	40a31c <ferror@plt+0x7a4c>
  40a314:	ldr	w8, [sp, #12]
  40a318:	stur	w8, [x29, #-4]
  40a31c:	ldur	w0, [x29, #-4]
  40a320:	ldp	x29, x30, [sp, #32]
  40a324:	add	sp, sp, #0x30
  40a328:	ret
  40a32c:	sub	sp, sp, #0x20
  40a330:	stp	x29, x30, [sp, #16]
  40a334:	add	x29, sp, #0x10
  40a338:	stur	w0, [x29, #-4]
  40a33c:	ldur	w0, [x29, #-4]
  40a340:	bl	409c18 <ferror@plt+0x7348>
  40a344:	str	x0, [sp]
  40a348:	ldr	x8, [sp]
  40a34c:	cbnz	x8, 40a354 <ferror@plt+0x7a84>
  40a350:	b	40a370 <ferror@plt+0x7aa0>
  40a354:	ldr	x0, [sp]
  40a358:	bl	40a37c <ferror@plt+0x7aac>
  40a35c:	ldr	x8, [sp]
  40a360:	add	x0, x8, #0x10
  40a364:	bl	40a37c <ferror@plt+0x7aac>
  40a368:	ldr	x0, [sp]
  40a36c:	bl	402660 <free@plt>
  40a370:	ldp	x29, x30, [sp, #16]
  40a374:	add	sp, sp, #0x20
  40a378:	ret
  40a37c:	sub	sp, sp, #0x20
  40a380:	str	x0, [sp, #24]
  40a384:	ldr	x8, [sp, #24]
  40a388:	ldr	x8, [x8]
  40a38c:	str	x8, [sp, #16]
  40a390:	ldr	x8, [sp, #24]
  40a394:	ldr	x8, [x8, #8]
  40a398:	str	x8, [sp, #8]
  40a39c:	ldr	x8, [sp, #16]
  40a3a0:	ldr	x9, [sp, #8]
  40a3a4:	str	x8, [x9]
  40a3a8:	ldr	x8, [sp, #16]
  40a3ac:	cbz	x8, 40a3bc <ferror@plt+0x7aec>
  40a3b0:	ldr	x8, [sp, #8]
  40a3b4:	ldr	x9, [sp, #16]
  40a3b8:	str	x8, [x9, #8]
  40a3bc:	add	sp, sp, #0x20
  40a3c0:	ret
  40a3c4:	sub	sp, sp, #0x20
  40a3c8:	stp	x29, x30, [sp, #16]
  40a3cc:	add	x29, sp, #0x10
  40a3d0:	adrp	x8, 423000 <ferror@plt+0x20730>
  40a3d4:	add	x8, x8, #0xef0
  40a3d8:	str	x0, [sp, #8]
  40a3dc:	ldr	w9, [x8]
  40a3e0:	cbz	w9, 40a3e8 <ferror@plt+0x7b18>
  40a3e4:	b	40a478 <ferror@plt+0x7ba8>
  40a3e8:	ldr	x0, [sp, #8]
  40a3ec:	mov	w8, wzr
  40a3f0:	mov	w1, w8
  40a3f4:	bl	40e0fc <ferror@plt+0xb82c>
  40a3f8:	cmp	w0, #0x0
  40a3fc:	cset	w8, ge  // ge = tcont
  40a400:	tbnz	w8, #0, 40a418 <ferror@plt+0x7b48>
  40a404:	adrp	x0, 411000 <ferror@plt+0xe730>
  40a408:	add	x0, x0, #0xa4b
  40a40c:	bl	402240 <perror@plt>
  40a410:	mov	w0, #0x1                   	// #1
  40a414:	bl	402230 <exit@plt>
  40a418:	ldr	x0, [sp, #8]
  40a41c:	adrp	x1, 422000 <ferror@plt+0x1f730>
  40a420:	ldr	x1, [x1, #4008]
  40a424:	mov	x8, xzr
  40a428:	mov	x2, x8
  40a42c:	mov	w9, wzr
  40a430:	mov	w3, w9
  40a434:	bl	40e978 <ferror@plt+0xc0a8>
  40a438:	cmp	w0, #0x0
  40a43c:	cset	w9, ge  // ge = tcont
  40a440:	tbnz	w9, #0, 40a468 <ferror@plt+0x7b98>
  40a444:	adrp	x8, 422000 <ferror@plt+0x1f730>
  40a448:	ldr	x8, [x8, #3992]
  40a44c:	ldr	x0, [x8]
  40a450:	adrp	x1, 411000 <ferror@plt+0xe730>
  40a454:	add	x1, x1, #0xa64
  40a458:	bl	402890 <fprintf@plt>
  40a45c:	mov	w9, #0x1                   	// #1
  40a460:	mov	w0, w9
  40a464:	bl	402230 <exit@plt>
  40a468:	mov	w8, #0x1                   	// #1
  40a46c:	adrp	x9, 423000 <ferror@plt+0x20730>
  40a470:	add	x9, x9, #0xef0
  40a474:	str	w8, [x9]
  40a478:	ldp	x29, x30, [sp, #16]
  40a47c:	add	sp, sp, #0x20
  40a480:	ret
  40a484:	sub	sp, sp, #0x60
  40a488:	stp	x29, x30, [sp, #80]
  40a48c:	add	x29, sp, #0x50
  40a490:	stur	x0, [x29, #-8]
  40a494:	ldur	x8, [x29, #-8]
  40a498:	ldr	x8, [x8, #48]
  40a49c:	stur	x8, [x29, #-32]
  40a4a0:	ldur	x8, [x29, #-32]
  40a4a4:	mov	x9, #0xffffffffffffffd0    	// #-48
  40a4a8:	add	x8, x8, x9
  40a4ac:	str	x8, [sp, #40]
  40a4b0:	ldr	x8, [sp, #40]
  40a4b4:	stur	x8, [x29, #-16]
  40a4b8:	ldur	x8, [x29, #-16]
  40a4bc:	ldr	x8, [x8, #48]
  40a4c0:	str	x8, [sp, #32]
  40a4c4:	ldr	x8, [sp, #32]
  40a4c8:	add	x8, x8, x9
  40a4cc:	str	x8, [sp, #24]
  40a4d0:	ldr	x8, [sp, #24]
  40a4d4:	stur	x8, [x29, #-24]
  40a4d8:	ldur	x8, [x29, #-16]
  40a4dc:	add	x8, x8, #0x30
  40a4e0:	ldur	x9, [x29, #-8]
  40a4e4:	add	x9, x9, #0x30
  40a4e8:	cmp	x8, x9
  40a4ec:	b.eq	40a530 <ferror@plt+0x7c60>  // b.none
  40a4f0:	ldur	x0, [x29, #-16]
  40a4f4:	mov	w8, wzr
  40a4f8:	and	w1, w8, #0x1
  40a4fc:	bl	40a53c <ferror@plt+0x7c6c>
  40a500:	ldur	x8, [x29, #-24]
  40a504:	stur	x8, [x29, #-16]
  40a508:	ldur	x8, [x29, #-24]
  40a50c:	ldr	x8, [x8, #48]
  40a510:	str	x8, [sp, #16]
  40a514:	ldr	x8, [sp, #16]
  40a518:	mov	x9, #0xffffffffffffffd0    	// #-48
  40a51c:	add	x8, x8, x9
  40a520:	str	x8, [sp, #8]
  40a524:	ldr	x8, [sp, #8]
  40a528:	stur	x8, [x29, #-24]
  40a52c:	b	40a4d8 <ferror@plt+0x7c08>
  40a530:	ldp	x29, x30, [sp, #80]
  40a534:	add	sp, sp, #0x60
  40a538:	ret
  40a53c:	sub	sp, sp, #0x20
  40a540:	stp	x29, x30, [sp, #16]
  40a544:	add	x29, sp, #0x10
  40a548:	str	x0, [sp, #8]
  40a54c:	and	w8, w1, #0x1
  40a550:	strb	w8, [sp, #7]
  40a554:	ldr	x9, [sp, #8]
  40a558:	add	x0, x9, #0x10
  40a55c:	bl	40a37c <ferror@plt+0x7aac>
  40a560:	ldrb	w8, [sp, #7]
  40a564:	tbnz	w8, #0, 40a56c <ferror@plt+0x7c9c>
  40a568:	b	40a578 <ferror@plt+0x7ca8>
  40a56c:	ldr	x0, [sp, #8]
  40a570:	bl	40a37c <ferror@plt+0x7aac>
  40a574:	b	40a584 <ferror@plt+0x7cb4>
  40a578:	ldr	x8, [sp, #8]
  40a57c:	add	x0, x8, #0x30
  40a580:	bl	40a598 <ferror@plt+0x7cc8>
  40a584:	ldr	x0, [sp, #8]
  40a588:	bl	402660 <free@plt>
  40a58c:	ldp	x29, x30, [sp, #16]
  40a590:	add	sp, sp, #0x20
  40a594:	ret
  40a598:	sub	sp, sp, #0x20
  40a59c:	stp	x29, x30, [sp, #16]
  40a5a0:	add	x29, sp, #0x10
  40a5a4:	str	x0, [sp, #8]
  40a5a8:	ldr	x8, [sp, #8]
  40a5ac:	ldr	x0, [x8, #8]
  40a5b0:	ldr	x8, [sp, #8]
  40a5b4:	ldr	x1, [x8]
  40a5b8:	bl	40a5c8 <ferror@plt+0x7cf8>
  40a5bc:	ldp	x29, x30, [sp, #16]
  40a5c0:	add	sp, sp, #0x20
  40a5c4:	ret
  40a5c8:	sub	sp, sp, #0x10
  40a5cc:	str	x0, [sp, #8]
  40a5d0:	str	x1, [sp]
  40a5d4:	ldr	x8, [sp, #8]
  40a5d8:	ldr	x9, [sp]
  40a5dc:	str	x8, [x9, #8]
  40a5e0:	ldr	x8, [sp]
  40a5e4:	ldr	x9, [sp, #8]
  40a5e8:	str	x8, [x9]
  40a5ec:	add	sp, sp, #0x10
  40a5f0:	ret
  40a5f4:	sub	sp, sp, #0x30
  40a5f8:	stp	x29, x30, [sp, #32]
  40a5fc:	add	x29, sp, #0x20
  40a600:	stur	x0, [x29, #-8]
  40a604:	str	x1, [sp, #16]
  40a608:	str	x2, [sp, #8]
  40a60c:	ldr	x8, [sp, #16]
  40a610:	ldr	w9, [x8, #8]
  40a614:	ldur	x8, [x29, #-8]
  40a618:	str	w9, [x8, #32]
  40a61c:	ldur	x8, [x29, #-8]
  40a620:	add	x0, x8, #0x40
  40a624:	ldr	x1, [sp, #8]
  40a628:	bl	4025f0 <strcmp@plt>
  40a62c:	cbnz	w0, 40a634 <ferror@plt+0x7d64>
  40a630:	b	40a678 <ferror@plt+0x7da8>
  40a634:	ldur	x8, [x29, #-8]
  40a638:	add	x0, x8, #0x10
  40a63c:	bl	40a37c <ferror@plt+0x7aac>
  40a640:	ldr	x0, [sp, #8]
  40a644:	bl	409ab8 <ferror@plt+0x71e8>
  40a648:	and	w9, w0, #0x3ff
  40a64c:	str	w9, [sp, #4]
  40a650:	ldur	x8, [x29, #-8]
  40a654:	add	x0, x8, #0x10
  40a658:	ldr	w9, [sp, #4]
  40a65c:	mov	w8, w9
  40a660:	mov	x10, #0x8                   	// #8
  40a664:	mul	x8, x10, x8
  40a668:	adrp	x10, 425000 <stdout@@GLIBC_2.17+0x1b50>
  40a66c:	add	x10, x10, #0xef8
  40a670:	add	x1, x10, x8
  40a674:	bl	40a868 <ferror@plt+0x7f98>
  40a678:	ldp	x29, x30, [sp, #32]
  40a67c:	add	sp, sp, #0x30
  40a680:	ret
  40a684:	sub	sp, sp, #0x10
  40a688:	str	x0, [sp, #8]
  40a68c:	ldr	x8, [sp, #8]
  40a690:	add	x0, x8, #0x4
  40a694:	add	sp, sp, #0x10
  40a698:	ret
  40a69c:	sub	sp, sp, #0x80
  40a6a0:	stp	x29, x30, [sp, #112]
  40a6a4:	add	x29, sp, #0x70
  40a6a8:	stur	x0, [x29, #-8]
  40a6ac:	stur	x1, [x29, #-16]
  40a6b0:	stur	x2, [x29, #-24]
  40a6b4:	ldur	x8, [x29, #-24]
  40a6b8:	ldr	x8, [x8, #416]
  40a6bc:	stur	x8, [x29, #-40]
  40a6c0:	ldur	x8, [x29, #-40]
  40a6c4:	cbnz	x8, 40a6d4 <ferror@plt+0x7e04>
  40a6c8:	ldur	x0, [x29, #-8]
  40a6cc:	bl	40a484 <ferror@plt+0x7bb4>
  40a6d0:	b	40a85c <ferror@plt+0x7f8c>
  40a6d4:	ldur	x8, [x29, #-8]
  40a6d8:	ldr	x8, [x8, #48]
  40a6dc:	str	x8, [sp, #48]
  40a6e0:	ldr	x8, [sp, #48]
  40a6e4:	mov	x9, #0xffffffffffffffd0    	// #-48
  40a6e8:	add	x8, x8, x9
  40a6ec:	str	x8, [sp, #40]
  40a6f0:	ldr	x8, [sp, #40]
  40a6f4:	stur	x8, [x29, #-48]
  40a6f8:	ldur	x8, [x29, #-40]
  40a6fc:	ldrh	w10, [x8]
  40a700:	mov	w0, w10
  40a704:	sxtw	x8, w0
  40a708:	subs	x8, x8, #0x4
  40a70c:	stur	w8, [x29, #-52]
  40a710:	ldur	x9, [x29, #-40]
  40a714:	add	x9, x9, #0x4
  40a718:	stur	x9, [x29, #-32]
  40a71c:	ldur	w8, [x29, #-52]
  40a720:	mov	w9, #0x0                   	// #0
  40a724:	cmp	w8, #0x4
  40a728:	str	w9, [sp, #4]
  40a72c:	b.lt	40a764 <ferror@plt+0x7e94>  // b.tstop
  40a730:	ldur	x8, [x29, #-32]
  40a734:	ldrh	w9, [x8]
  40a738:	mov	w8, w9
  40a73c:	mov	w9, #0x0                   	// #0
  40a740:	cmp	x8, #0x4
  40a744:	str	w9, [sp, #4]
  40a748:	b.cc	40a764 <ferror@plt+0x7e94>  // b.lo, b.ul, b.last
  40a74c:	ldur	x8, [x29, #-32]
  40a750:	ldrh	w9, [x8]
  40a754:	ldur	w10, [x29, #-52]
  40a758:	cmp	w9, w10
  40a75c:	cset	w9, le
  40a760:	str	w9, [sp, #4]
  40a764:	ldr	w8, [sp, #4]
  40a768:	tbnz	w8, #0, 40a770 <ferror@plt+0x7ea0>
  40a76c:	b	40a818 <ferror@plt+0x7f48>
  40a770:	ldur	x8, [x29, #-32]
  40a774:	ldrh	w9, [x8, #2]
  40a778:	cmp	w9, #0x35
  40a77c:	b.eq	40a784 <ferror@plt+0x7eb4>  // b.none
  40a780:	b	40a7cc <ferror@plt+0x7efc>
  40a784:	ldur	x8, [x29, #-48]
  40a788:	cbz	x8, 40a7a4 <ferror@plt+0x7ed4>
  40a78c:	ldur	x0, [x29, #-32]
  40a790:	bl	40a684 <ferror@plt+0x7db4>
  40a794:	ldur	x8, [x29, #-48]
  40a798:	add	x1, x8, #0x40
  40a79c:	bl	4025f0 <strcmp@plt>
  40a7a0:	cbz	w0, 40a7a8 <ferror@plt+0x7ed8>
  40a7a4:	b	40a844 <ferror@plt+0x7f74>
  40a7a8:	ldur	x8, [x29, #-48]
  40a7ac:	ldr	x8, [x8, #48]
  40a7b0:	str	x8, [sp, #32]
  40a7b4:	ldr	x8, [sp, #32]
  40a7b8:	mov	x9, #0xffffffffffffffd0    	// #-48
  40a7bc:	add	x8, x8, x9
  40a7c0:	str	x8, [sp, #24]
  40a7c4:	ldr	x8, [sp, #24]
  40a7c8:	stur	x8, [x29, #-48]
  40a7cc:	ldur	x8, [x29, #-32]
  40a7d0:	ldrh	w9, [x8]
  40a7d4:	add	w9, w9, #0x4
  40a7d8:	subs	w9, w9, #0x1
  40a7dc:	and	w9, w9, #0xfffffffc
  40a7e0:	ldur	w10, [x29, #-52]
  40a7e4:	subs	w9, w10, w9
  40a7e8:	stur	w9, [x29, #-52]
  40a7ec:	ldur	x8, [x29, #-32]
  40a7f0:	ldur	x11, [x29, #-32]
  40a7f4:	ldrh	w9, [x11]
  40a7f8:	add	w9, w9, #0x4
  40a7fc:	subs	w9, w9, #0x1
  40a800:	and	w9, w9, #0xfffffffc
  40a804:	mov	w11, w9
  40a808:	ubfx	x11, x11, #0, #32
  40a80c:	add	x8, x8, x11
  40a810:	stur	x8, [x29, #-32]
  40a814:	b	40a71c <ferror@plt+0x7e4c>
  40a818:	ldur	x8, [x29, #-48]
  40a81c:	ldr	x8, [x8, #48]
  40a820:	str	x8, [sp, #16]
  40a824:	ldr	x8, [sp, #16]
  40a828:	mov	x9, #0xffffffffffffffd0    	// #-48
  40a82c:	add	x8, x8, x9
  40a830:	str	x8, [sp, #8]
  40a834:	ldr	x8, [sp, #8]
  40a838:	cbz	x8, 40a840 <ferror@plt+0x7f70>
  40a83c:	b	40a844 <ferror@plt+0x7f74>
  40a840:	b	40a85c <ferror@plt+0x7f8c>
  40a844:	ldur	x0, [x29, #-8]
  40a848:	bl	40a484 <ferror@plt+0x7bb4>
  40a84c:	ldur	x0, [x29, #-8]
  40a850:	ldur	x1, [x29, #-16]
  40a854:	ldur	x2, [x29, #-24]
  40a858:	bl	40a8c0 <ferror@plt+0x7ff0>
  40a85c:	ldp	x29, x30, [sp, #112]
  40a860:	add	sp, sp, #0x80
  40a864:	ret
  40a868:	sub	sp, sp, #0x20
  40a86c:	str	x0, [sp, #24]
  40a870:	str	x1, [sp, #16]
  40a874:	ldr	x8, [sp, #16]
  40a878:	ldr	x8, [x8]
  40a87c:	str	x8, [sp, #8]
  40a880:	ldr	x8, [sp, #8]
  40a884:	ldr	x9, [sp, #24]
  40a888:	str	x8, [x9]
  40a88c:	ldr	x8, [sp, #8]
  40a890:	cbz	x8, 40a8a0 <ferror@plt+0x7fd0>
  40a894:	ldr	x8, [sp, #24]
  40a898:	ldr	x9, [sp, #8]
  40a89c:	str	x8, [x9, #8]
  40a8a0:	ldr	x8, [sp, #24]
  40a8a4:	ldr	x9, [sp, #16]
  40a8a8:	str	x8, [x9]
  40a8ac:	ldr	x8, [sp, #16]
  40a8b0:	ldr	x9, [sp, #24]
  40a8b4:	str	x8, [x9, #8]
  40a8b8:	add	sp, sp, #0x20
  40a8bc:	ret
  40a8c0:	sub	sp, sp, #0x50
  40a8c4:	stp	x29, x30, [sp, #64]
  40a8c8:	add	x29, sp, #0x40
  40a8cc:	stur	x0, [x29, #-8]
  40a8d0:	stur	x1, [x29, #-16]
  40a8d4:	stur	x2, [x29, #-24]
  40a8d8:	ldur	x8, [x29, #-24]
  40a8dc:	ldr	x8, [x8, #416]
  40a8e0:	str	x8, [sp, #24]
  40a8e4:	ldr	x8, [sp, #24]
  40a8e8:	cbnz	x8, 40a8f0 <ferror@plt+0x8020>
  40a8ec:	b	40a9f4 <ferror@plt+0x8124>
  40a8f0:	ldr	x8, [sp, #24]
  40a8f4:	ldrh	w9, [x8]
  40a8f8:	mov	w0, w9
  40a8fc:	sxtw	x8, w0
  40a900:	subs	x8, x8, #0x4
  40a904:	str	w8, [sp, #20]
  40a908:	ldr	x10, [sp, #24]
  40a90c:	add	x10, x10, #0x4
  40a910:	str	x10, [sp, #32]
  40a914:	ldr	w8, [sp, #20]
  40a918:	mov	w9, #0x0                   	// #0
  40a91c:	cmp	w8, #0x4
  40a920:	str	w9, [sp, #16]
  40a924:	b.lt	40a95c <ferror@plt+0x808c>  // b.tstop
  40a928:	ldr	x8, [sp, #32]
  40a92c:	ldrh	w9, [x8]
  40a930:	mov	w8, w9
  40a934:	mov	w9, #0x0                   	// #0
  40a938:	cmp	x8, #0x4
  40a93c:	str	w9, [sp, #16]
  40a940:	b.cc	40a95c <ferror@plt+0x808c>  // b.lo, b.ul, b.last
  40a944:	ldr	x8, [sp, #32]
  40a948:	ldrh	w9, [x8]
  40a94c:	ldr	w10, [sp, #20]
  40a950:	cmp	w9, w10
  40a954:	cset	w9, le
  40a958:	str	w9, [sp, #16]
  40a95c:	ldr	w8, [sp, #16]
  40a960:	tbnz	w8, #0, 40a968 <ferror@plt+0x8098>
  40a964:	b	40a9f4 <ferror@plt+0x8124>
  40a968:	ldr	x8, [sp, #32]
  40a96c:	ldrh	w9, [x8, #2]
  40a970:	cmp	w9, #0x35
  40a974:	b.eq	40a97c <ferror@plt+0x80ac>  // b.none
  40a978:	b	40a9a8 <ferror@plt+0x80d8>
  40a97c:	ldur	x0, [x29, #-16]
  40a980:	ldr	x8, [sp, #32]
  40a984:	str	x0, [sp, #8]
  40a988:	mov	x0, x8
  40a98c:	bl	40a684 <ferror@plt+0x7db4>
  40a990:	ldur	x2, [x29, #-8]
  40a994:	ldr	x8, [sp, #8]
  40a998:	str	x0, [sp]
  40a99c:	mov	x0, x8
  40a9a0:	ldr	x1, [sp]
  40a9a4:	bl	40aa00 <ferror@plt+0x8130>
  40a9a8:	ldr	x8, [sp, #32]
  40a9ac:	ldrh	w9, [x8]
  40a9b0:	add	w9, w9, #0x4
  40a9b4:	subs	w9, w9, #0x1
  40a9b8:	and	w9, w9, #0xfffffffc
  40a9bc:	ldr	w10, [sp, #20]
  40a9c0:	subs	w9, w10, w9
  40a9c4:	str	w9, [sp, #20]
  40a9c8:	ldr	x8, [sp, #32]
  40a9cc:	ldr	x11, [sp, #32]
  40a9d0:	ldrh	w9, [x11]
  40a9d4:	add	w9, w9, #0x4
  40a9d8:	subs	w9, w9, #0x1
  40a9dc:	and	w9, w9, #0xfffffffc
  40a9e0:	mov	w11, w9
  40a9e4:	ubfx	x11, x11, #0, #32
  40a9e8:	add	x8, x8, x11
  40a9ec:	str	x8, [sp, #32]
  40a9f0:	b	40a914 <ferror@plt+0x8044>
  40a9f4:	ldp	x29, x30, [sp, #64]
  40a9f8:	add	sp, sp, #0x50
  40a9fc:	ret
  40aa00:	sub	sp, sp, #0x40
  40aa04:	stp	x29, x30, [sp, #48]
  40aa08:	add	x29, sp, #0x30
  40aa0c:	stur	x0, [x29, #-16]
  40aa10:	str	x1, [sp, #24]
  40aa14:	str	x2, [sp, #16]
  40aa18:	ldr	x0, [sp, #24]
  40aa1c:	bl	402210 <strlen@plt>
  40aa20:	add	x8, x0, #0x40
  40aa24:	add	x0, x8, #0x1
  40aa28:	bl	4023f0 <malloc@plt>
  40aa2c:	str	x0, [sp, #8]
  40aa30:	ldr	x8, [sp, #8]
  40aa34:	cbnz	x8, 40aa44 <ferror@plt+0x8174>
  40aa38:	mov	x8, xzr
  40aa3c:	stur	x8, [x29, #-8]
  40aa40:	b	40ab24 <ferror@plt+0x8254>
  40aa44:	ldur	x8, [x29, #-16]
  40aa48:	ldr	w9, [x8, #4]
  40aa4c:	ldr	x8, [sp, #8]
  40aa50:	str	w9, [x8, #36]
  40aa54:	ldr	x8, [sp, #8]
  40aa58:	add	x0, x8, #0x40
  40aa5c:	ldr	x1, [sp, #24]
  40aa60:	bl	402720 <strcpy@plt>
  40aa64:	ldur	x8, [x29, #-16]
  40aa68:	ldrh	w9, [x8, #2]
  40aa6c:	ldr	x8, [sp, #8]
  40aa70:	strh	w9, [x8, #40]
  40aa74:	ldur	x8, [x29, #-16]
  40aa78:	ldr	w9, [x8, #8]
  40aa7c:	ldr	x8, [sp, #8]
  40aa80:	str	w9, [x8, #32]
  40aa84:	ldr	x8, [sp, #16]
  40aa88:	cbz	x8, 40aaa4 <ferror@plt+0x81d4>
  40aa8c:	ldr	x8, [sp, #8]
  40aa90:	add	x0, x8, #0x30
  40aa94:	ldr	x8, [sp, #16]
  40aa98:	add	x1, x8, #0x30
  40aa9c:	bl	40ab34 <ferror@plt+0x8264>
  40aaa0:	b	40aae4 <ferror@plt+0x8214>
  40aaa4:	ldur	x8, [x29, #-16]
  40aaa8:	ldr	w9, [x8, #4]
  40aaac:	and	w9, w9, #0x3ff
  40aab0:	str	w9, [sp, #4]
  40aab4:	ldr	x0, [sp, #8]
  40aab8:	ldr	w9, [sp, #4]
  40aabc:	mov	w8, w9
  40aac0:	mov	x10, #0x8                   	// #8
  40aac4:	mul	x8, x10, x8
  40aac8:	adrp	x10, 423000 <ferror@plt+0x20730>
  40aacc:	add	x10, x10, #0xef8
  40aad0:	add	x1, x10, x8
  40aad4:	bl	40a868 <ferror@plt+0x7f98>
  40aad8:	ldr	x8, [sp, #8]
  40aadc:	add	x0, x8, #0x30
  40aae0:	bl	40ab68 <ferror@plt+0x8298>
  40aae4:	ldr	x0, [sp, #24]
  40aae8:	bl	409ab8 <ferror@plt+0x71e8>
  40aaec:	and	w8, w0, #0x3ff
  40aaf0:	str	w8, [sp, #4]
  40aaf4:	ldr	x9, [sp, #8]
  40aaf8:	add	x0, x9, #0x10
  40aafc:	ldr	w8, [sp, #4]
  40ab00:	mov	w9, w8
  40ab04:	mov	x10, #0x8                   	// #8
  40ab08:	mul	x9, x10, x9
  40ab0c:	adrp	x10, 425000 <stdout@@GLIBC_2.17+0x1b50>
  40ab10:	add	x10, x10, #0xef8
  40ab14:	add	x1, x10, x9
  40ab18:	bl	40a868 <ferror@plt+0x7f98>
  40ab1c:	ldr	x9, [sp, #8]
  40ab20:	stur	x9, [x29, #-8]
  40ab24:	ldur	x0, [x29, #-8]
  40ab28:	ldp	x29, x30, [sp, #48]
  40ab2c:	add	sp, sp, #0x40
  40ab30:	ret
  40ab34:	sub	sp, sp, #0x20
  40ab38:	stp	x29, x30, [sp, #16]
  40ab3c:	add	x29, sp, #0x10
  40ab40:	str	x0, [sp, #8]
  40ab44:	str	x1, [sp]
  40ab48:	ldr	x0, [sp, #8]
  40ab4c:	ldr	x8, [sp]
  40ab50:	ldr	x1, [x8, #8]
  40ab54:	ldr	x2, [sp]
  40ab58:	bl	40ab90 <ferror@plt+0x82c0>
  40ab5c:	ldp	x29, x30, [sp, #16]
  40ab60:	add	sp, sp, #0x20
  40ab64:	ret
  40ab68:	sub	sp, sp, #0x10
  40ab6c:	str	x0, [sp, #8]
  40ab70:	ldr	x8, [sp, #8]
  40ab74:	ldr	x9, [sp, #8]
  40ab78:	str	x8, [x9]
  40ab7c:	ldr	x8, [sp, #8]
  40ab80:	ldr	x9, [sp, #8]
  40ab84:	str	x8, [x9, #8]
  40ab88:	add	sp, sp, #0x10
  40ab8c:	ret
  40ab90:	sub	sp, sp, #0x20
  40ab94:	str	x0, [sp, #24]
  40ab98:	str	x1, [sp, #16]
  40ab9c:	str	x2, [sp, #8]
  40aba0:	ldr	x8, [sp, #24]
  40aba4:	ldr	x9, [sp, #8]
  40aba8:	str	x8, [x9, #8]
  40abac:	ldr	x8, [sp, #8]
  40abb0:	ldr	x9, [sp, #24]
  40abb4:	str	x8, [x9]
  40abb8:	ldr	x8, [sp, #16]
  40abbc:	ldr	x9, [sp, #24]
  40abc0:	str	x8, [x9, #8]
  40abc4:	ldr	x8, [sp, #24]
  40abc8:	ldr	x9, [sp, #16]
  40abcc:	str	x8, [x9]
  40abd0:	add	sp, sp, #0x20
  40abd4:	ret
  40abd8:	sub	sp, sp, #0x40
  40abdc:	stp	x29, x30, [sp, #48]
  40abe0:	add	x29, sp, #0x30
  40abe4:	stur	x0, [x29, #-16]
  40abe8:	stur	w1, [x29, #-20]
  40abec:	str	w2, [sp, #24]
  40abf0:	str	x3, [sp, #16]
  40abf4:	str	w4, [sp, #12]
  40abf8:	ldur	w8, [x29, #-20]
  40abfc:	cmp	w8, #0x4
  40ac00:	b.ne	40ac44 <ferror@plt+0x8374>  // b.any
  40ac04:	ldr	w8, [sp, #24]
  40ac08:	cmp	w8, #0x300
  40ac0c:	b.eq	40ac28 <ferror@plt+0x8358>  // b.none
  40ac10:	ldr	w8, [sp, #24]
  40ac14:	cmp	w8, #0x308
  40ac18:	b.eq	40ac28 <ferror@plt+0x8358>  // b.none
  40ac1c:	ldr	w8, [sp, #24]
  40ac20:	cmp	w8, #0x30a
  40ac24:	b.ne	40ac44 <ferror@plt+0x8374>  // b.any
  40ac28:	ldur	x1, [x29, #-16]
  40ac2c:	ldr	x2, [sp, #16]
  40ac30:	ldr	w3, [sp, #12]
  40ac34:	mov	w0, #0x2                   	// #2
  40ac38:	bl	4028c0 <inet_ntop@plt>
  40ac3c:	stur	x0, [x29, #-8]
  40ac40:	b	40ad44 <ferror@plt+0x8474>
  40ac44:	ldur	w8, [x29, #-20]
  40ac48:	cmp	w8, #0x10
  40ac4c:	b.ne	40ac84 <ferror@plt+0x83b4>  // b.any
  40ac50:	ldr	w8, [sp, #24]
  40ac54:	cmp	w8, #0x301
  40ac58:	b.eq	40ac68 <ferror@plt+0x8398>  // b.none
  40ac5c:	ldr	w8, [sp, #24]
  40ac60:	cmp	w8, #0x337
  40ac64:	b.ne	40ac84 <ferror@plt+0x83b4>  // b.any
  40ac68:	ldur	x1, [x29, #-16]
  40ac6c:	ldr	x2, [sp, #16]
  40ac70:	ldr	w3, [sp, #12]
  40ac74:	mov	w0, #0xa                   	// #10
  40ac78:	bl	4028c0 <inet_ntop@plt>
  40ac7c:	stur	x0, [x29, #-8]
  40ac80:	b	40ad44 <ferror@plt+0x8474>
  40ac84:	ldr	x0, [sp, #16]
  40ac88:	ldrsw	x1, [sp, #12]
  40ac8c:	ldur	x8, [x29, #-16]
  40ac90:	ldrb	w3, [x8]
  40ac94:	adrp	x2, 412000 <ferror@plt+0xf730>
  40ac98:	add	x2, x2, #0x259
  40ac9c:	bl	402350 <snprintf@plt>
  40aca0:	mov	w9, #0x1                   	// #1
  40aca4:	str	w9, [sp, #8]
  40aca8:	mov	w9, #0x2                   	// #2
  40acac:	str	w9, [sp, #4]
  40acb0:	ldr	w8, [sp, #8]
  40acb4:	ldur	w9, [x29, #-20]
  40acb8:	mov	w10, #0x0                   	// #0
  40acbc:	cmp	w8, w9
  40acc0:	str	w10, [sp]
  40acc4:	b.ge	40acdc <ferror@plt+0x840c>  // b.tcont
  40acc8:	ldr	w8, [sp, #4]
  40accc:	ldr	w9, [sp, #12]
  40acd0:	cmp	w8, w9
  40acd4:	cset	w8, lt  // lt = tstop
  40acd8:	str	w8, [sp]
  40acdc:	ldr	w8, [sp]
  40ace0:	tbnz	w8, #0, 40ace8 <ferror@plt+0x8418>
  40ace4:	b	40ad3c <ferror@plt+0x846c>
  40ace8:	ldr	x8, [sp, #16]
  40acec:	ldrsw	x9, [sp, #4]
  40acf0:	add	x0, x8, x9
  40acf4:	ldr	w10, [sp, #12]
  40acf8:	ldr	w11, [sp, #4]
  40acfc:	subs	w10, w10, w11
  40ad00:	mov	w1, w10
  40ad04:	sxtw	x1, w1
  40ad08:	ldur	x8, [x29, #-16]
  40ad0c:	ldrsw	x9, [sp, #8]
  40ad10:	ldrb	w3, [x8, x9]
  40ad14:	adrp	x2, 412000 <ferror@plt+0xf730>
  40ad18:	add	x2, x2, #0x258
  40ad1c:	bl	402350 <snprintf@plt>
  40ad20:	ldr	w8, [sp, #8]
  40ad24:	add	w8, w8, #0x1
  40ad28:	str	w8, [sp, #8]
  40ad2c:	ldr	w8, [sp, #4]
  40ad30:	add	w8, w8, #0x3
  40ad34:	str	w8, [sp, #4]
  40ad38:	b	40acb0 <ferror@plt+0x83e0>
  40ad3c:	ldr	x8, [sp, #16]
  40ad40:	stur	x8, [x29, #-8]
  40ad44:	ldur	x0, [x29, #-8]
  40ad48:	ldp	x29, x30, [sp, #48]
  40ad4c:	add	sp, sp, #0x40
  40ad50:	ret
  40ad54:	sub	sp, sp, #0x170
  40ad58:	stp	x29, x30, [sp, #336]
  40ad5c:	str	x28, [sp, #352]
  40ad60:	add	x29, sp, #0x150
  40ad64:	mov	w8, #0x2e                  	// #46
  40ad68:	adrp	x9, 422000 <ferror@plt+0x1f730>
  40ad6c:	ldr	x9, [x9, #3992]
  40ad70:	adrp	x10, 412000 <ferror@plt+0xf730>
  40ad74:	add	x10, x10, #0x25e
  40ad78:	stur	x0, [x29, #-16]
  40ad7c:	stur	w1, [x29, #-20]
  40ad80:	stur	x2, [x29, #-32]
  40ad84:	ldur	x0, [x29, #-32]
  40ad88:	mov	w1, w8
  40ad8c:	str	x9, [sp, #16]
  40ad90:	str	x10, [sp, #8]
  40ad94:	bl	4026c0 <strchr@plt>
  40ad98:	cbz	x0, 40ae00 <ferror@plt+0x8530>
  40ad9c:	ldur	x1, [x29, #-32]
  40ada0:	add	x0, sp, #0x28
  40ada4:	mov	w2, #0x2                   	// #2
  40ada8:	bl	40679c <ferror@plt+0x3ecc>
  40adac:	cbz	w0, 40add0 <ferror@plt+0x8500>
  40adb0:	ldr	x8, [sp, #16]
  40adb4:	ldr	x0, [x8]
  40adb8:	ldur	x2, [x29, #-32]
  40adbc:	ldr	x1, [sp, #8]
  40adc0:	bl	402890 <fprintf@plt>
  40adc4:	mov	w9, #0xffffffff            	// #-1
  40adc8:	stur	w9, [x29, #-4]
  40adcc:	b	40af00 <ferror@plt+0x8630>
  40add0:	ldur	w8, [x29, #-20]
  40add4:	cmp	w8, #0x4
  40add8:	b.ge	40ade8 <ferror@plt+0x8518>  // b.tcont
  40addc:	mov	w8, #0xffffffff            	// #-1
  40ade0:	stur	w8, [x29, #-4]
  40ade4:	b	40af00 <ferror@plt+0x8630>
  40ade8:	ldur	x8, [x29, #-16]
  40adec:	ldr	w9, [sp, #48]
  40adf0:	str	w9, [x8]
  40adf4:	mov	w9, #0x4                   	// #4
  40adf8:	stur	w9, [x29, #-4]
  40adfc:	b	40af00 <ferror@plt+0x8630>
  40ae00:	str	wzr, [sp, #36]
  40ae04:	ldr	w8, [sp, #36]
  40ae08:	ldur	w9, [x29, #-20]
  40ae0c:	cmp	w8, w9
  40ae10:	b.ge	40aef4 <ferror@plt+0x8624>  // b.tcont
  40ae14:	ldur	x0, [x29, #-32]
  40ae18:	mov	w1, #0x3a                  	// #58
  40ae1c:	bl	4026c0 <strchr@plt>
  40ae20:	str	x0, [sp, #24]
  40ae24:	ldr	x8, [sp, #24]
  40ae28:	cbz	x8, 40ae44 <ferror@plt+0x8574>
  40ae2c:	ldr	x8, [sp, #24]
  40ae30:	mov	w9, #0x0                   	// #0
  40ae34:	strb	w9, [x8]
  40ae38:	ldr	x8, [sp, #24]
  40ae3c:	add	x8, x8, #0x1
  40ae40:	str	x8, [sp, #24]
  40ae44:	ldur	x0, [x29, #-32]
  40ae48:	adrp	x1, 412000 <ferror@plt+0xf730>
  40ae4c:	add	x1, x1, #0x277
  40ae50:	add	x2, sp, #0x20
  40ae54:	bl	4027e0 <__isoc99_sscanf@plt>
  40ae58:	cmp	w0, #0x1
  40ae5c:	b.eq	40ae80 <ferror@plt+0x85b0>  // b.none
  40ae60:	ldr	x8, [sp, #16]
  40ae64:	ldr	x0, [x8]
  40ae68:	ldur	x2, [x29, #-32]
  40ae6c:	ldr	x1, [sp, #8]
  40ae70:	bl	402890 <fprintf@plt>
  40ae74:	mov	w9, #0xffffffff            	// #-1
  40ae78:	stur	w9, [x29, #-4]
  40ae7c:	b	40af00 <ferror@plt+0x8630>
  40ae80:	ldr	w8, [sp, #32]
  40ae84:	cmp	w8, #0x0
  40ae88:	cset	w8, lt  // lt = tstop
  40ae8c:	tbnz	w8, #0, 40ae9c <ferror@plt+0x85cc>
  40ae90:	ldr	w8, [sp, #32]
  40ae94:	cmp	w8, #0xff
  40ae98:	b.le	40aebc <ferror@plt+0x85ec>
  40ae9c:	ldr	x8, [sp, #16]
  40aea0:	ldr	x0, [x8]
  40aea4:	ldur	x2, [x29, #-32]
  40aea8:	ldr	x1, [sp, #8]
  40aeac:	bl	402890 <fprintf@plt>
  40aeb0:	mov	w9, #0xffffffff            	// #-1
  40aeb4:	stur	w9, [x29, #-4]
  40aeb8:	b	40af00 <ferror@plt+0x8630>
  40aebc:	ldr	w8, [sp, #32]
  40aec0:	ldur	x9, [x29, #-16]
  40aec4:	ldrsw	x10, [sp, #36]
  40aec8:	add	x9, x9, x10
  40aecc:	strb	w8, [x9]
  40aed0:	ldr	x9, [sp, #24]
  40aed4:	cbnz	x9, 40aedc <ferror@plt+0x860c>
  40aed8:	b	40aef4 <ferror@plt+0x8624>
  40aedc:	ldr	x8, [sp, #24]
  40aee0:	stur	x8, [x29, #-32]
  40aee4:	ldr	w8, [sp, #36]
  40aee8:	add	w8, w8, #0x1
  40aeec:	str	w8, [sp, #36]
  40aef0:	b	40ae04 <ferror@plt+0x8534>
  40aef4:	ldr	w8, [sp, #36]
  40aef8:	add	w8, w8, #0x1
  40aefc:	stur	w8, [x29, #-4]
  40af00:	ldur	w0, [x29, #-4]
  40af04:	ldr	x28, [sp, #352]
  40af08:	ldp	x29, x30, [sp, #336]
  40af0c:	add	sp, sp, #0x170
  40af10:	ret
  40af14:	sub	sp, sp, #0x20
  40af18:	stp	x29, x30, [sp, #16]
  40af1c:	add	x29, sp, #0x10
  40af20:	mov	x8, #0x10                  	// #16
  40af24:	str	x0, [sp, #8]
  40af28:	mov	x0, x8
  40af2c:	bl	4023f0 <malloc@plt>
  40af30:	str	x0, [sp]
  40af34:	ldr	x8, [sp]
  40af38:	cbz	x8, 40af64 <ferror@plt+0x8694>
  40af3c:	ldr	x8, [sp, #8]
  40af40:	ldr	x9, [sp]
  40af44:	str	x8, [x9]
  40af48:	ldr	x8, [sp]
  40af4c:	str	wzr, [x8, #8]
  40af50:	ldr	x8, [sp]
  40af54:	mov	w10, #0x0                   	// #0
  40af58:	strb	w10, [x8, #12]
  40af5c:	ldr	x8, [sp]
  40af60:	strb	w10, [x8, #13]
  40af64:	ldr	x0, [sp]
  40af68:	ldp	x29, x30, [sp, #16]
  40af6c:	add	sp, sp, #0x20
  40af70:	ret
  40af74:	sub	sp, sp, #0x20
  40af78:	stp	x29, x30, [sp, #16]
  40af7c:	add	x29, sp, #0x10
  40af80:	str	x0, [sp, #8]
  40af84:	ldr	x8, [sp, #8]
  40af88:	ldr	x8, [x8]
  40af8c:	str	x8, [sp]
  40af90:	ldr	x8, [sp]
  40af94:	ldr	w9, [x8, #8]
  40af98:	cbnz	w9, 40afa0 <ferror@plt+0x86d0>
  40af9c:	b	40afc0 <ferror@plt+0x86f0>
  40afa0:	adrp	x0, 412000 <ferror@plt+0xf730>
  40afa4:	add	x0, x0, #0x27a
  40afa8:	adrp	x1, 412000 <ferror@plt+0xf730>
  40afac:	add	x1, x1, #0x28b
  40afb0:	mov	w2, #0x6e                  	// #110
  40afb4:	adrp	x3, 412000 <ferror@plt+0xf730>
  40afb8:	add	x3, x3, #0x299
  40afbc:	bl	402830 <__assert_fail@plt>
  40afc0:	ldr	x8, [sp]
  40afc4:	ldr	x1, [x8]
  40afc8:	adrp	x0, 412000 <ferror@plt+0xf730>
  40afcc:	add	x0, x0, #0x774
  40afd0:	bl	402220 <fputs@plt>
  40afd4:	ldr	x8, [sp]
  40afd8:	ldr	x8, [x8]
  40afdc:	mov	x0, x8
  40afe0:	bl	402710 <fflush@plt>
  40afe4:	ldr	x8, [sp]
  40afe8:	mov	x0, x8
  40afec:	bl	402660 <free@plt>
  40aff0:	ldr	x8, [sp, #8]
  40aff4:	mov	x9, xzr
  40aff8:	str	x9, [x8]
  40affc:	ldp	x29, x30, [sp, #16]
  40b000:	add	sp, sp, #0x20
  40b004:	ret
  40b008:	sub	sp, sp, #0x10
  40b00c:	str	x0, [sp, #8]
  40b010:	mov	w8, #0x1                   	// #1
  40b014:	and	w8, w1, w8
  40b018:	strb	w8, [sp, #7]
  40b01c:	ldrb	w8, [sp, #7]
  40b020:	ldr	x9, [sp, #8]
  40b024:	and	w8, w8, #0x1
  40b028:	strb	w8, [x9, #12]
  40b02c:	add	sp, sp, #0x10
  40b030:	ret
  40b034:	sub	sp, sp, #0x30
  40b038:	stp	x29, x30, [sp, #32]
  40b03c:	add	x29, sp, #0x20
  40b040:	mov	w8, #0x0                   	// #0
  40b044:	mov	w9, #0x3a                  	// #58
  40b048:	stur	x0, [x29, #-8]
  40b04c:	str	x1, [sp, #16]
  40b050:	ldur	x0, [x29, #-8]
  40b054:	str	w8, [sp, #12]
  40b058:	str	w9, [sp, #8]
  40b05c:	bl	40b0bc <ferror@plt+0x87ec>
  40b060:	ldur	x0, [x29, #-8]
  40b064:	bl	40b104 <ferror@plt+0x8834>
  40b068:	ldur	x10, [x29, #-8]
  40b06c:	ldr	w8, [sp, #12]
  40b070:	strb	w8, [x10, #13]
  40b074:	ldur	x0, [x29, #-8]
  40b078:	ldr	x1, [sp, #16]
  40b07c:	bl	40b14c <ferror@plt+0x887c>
  40b080:	ldur	x10, [x29, #-8]
  40b084:	ldr	x1, [x10]
  40b088:	ldr	w0, [sp, #8]
  40b08c:	bl	402320 <putc@plt>
  40b090:	ldur	x10, [x29, #-8]
  40b094:	ldrb	w8, [x10, #12]
  40b098:	tbnz	w8, #0, 40b0a0 <ferror@plt+0x87d0>
  40b09c:	b	40b0b0 <ferror@plt+0x87e0>
  40b0a0:	ldur	x8, [x29, #-8]
  40b0a4:	ldr	x1, [x8]
  40b0a8:	mov	w0, #0x20                  	// #32
  40b0ac:	bl	402320 <putc@plt>
  40b0b0:	ldp	x29, x30, [sp, #32]
  40b0b4:	add	sp, sp, #0x30
  40b0b8:	ret
  40b0bc:	sub	sp, sp, #0x20
  40b0c0:	stp	x29, x30, [sp, #16]
  40b0c4:	add	x29, sp, #0x10
  40b0c8:	str	x0, [sp, #8]
  40b0cc:	ldr	x8, [sp, #8]
  40b0d0:	ldrb	w9, [x8, #13]
  40b0d4:	cbz	w9, 40b0ec <ferror@plt+0x881c>
  40b0d8:	ldr	x8, [sp, #8]
  40b0dc:	ldrb	w0, [x8, #13]
  40b0e0:	ldr	x8, [sp, #8]
  40b0e4:	ldr	x1, [x8]
  40b0e8:	bl	402320 <putc@plt>
  40b0ec:	ldr	x8, [sp, #8]
  40b0f0:	mov	w9, #0x2c                  	// #44
  40b0f4:	strb	w9, [x8, #13]
  40b0f8:	ldp	x29, x30, [sp, #16]
  40b0fc:	add	sp, sp, #0x20
  40b100:	ret
  40b104:	sub	sp, sp, #0x20
  40b108:	stp	x29, x30, [sp, #16]
  40b10c:	add	x29, sp, #0x10
  40b110:	str	x0, [sp, #8]
  40b114:	ldr	x8, [sp, #8]
  40b118:	ldrb	w9, [x8, #12]
  40b11c:	tbnz	w9, #0, 40b124 <ferror@plt+0x8854>
  40b120:	b	40b140 <ferror@plt+0x8870>
  40b124:	ldr	x8, [sp, #8]
  40b128:	ldr	x1, [x8]
  40b12c:	mov	w0, #0xa                   	// #10
  40b130:	bl	402320 <putc@plt>
  40b134:	ldr	x8, [sp, #8]
  40b138:	mov	x0, x8
  40b13c:	bl	40bba0 <ferror@plt+0x92d0>
  40b140:	ldp	x29, x30, [sp, #16]
  40b144:	add	sp, sp, #0x20
  40b148:	ret
  40b14c:	sub	sp, sp, #0x30
  40b150:	stp	x29, x30, [sp, #32]
  40b154:	add	x29, sp, #0x20
  40b158:	mov	w8, #0x22                  	// #34
  40b15c:	stur	x0, [x29, #-8]
  40b160:	str	x1, [sp, #16]
  40b164:	ldur	x9, [x29, #-8]
  40b168:	ldr	x1, [x9]
  40b16c:	mov	w0, w8
  40b170:	bl	402320 <putc@plt>
  40b174:	ldr	x8, [sp, #16]
  40b178:	ldrb	w9, [x8]
  40b17c:	cbz	w9, 40b2ec <ferror@plt+0x8a1c>
  40b180:	ldr	x8, [sp, #16]
  40b184:	ldrb	w9, [x8]
  40b188:	cmp	w9, #0x8
  40b18c:	str	w9, [sp, #12]
  40b190:	b.eq	40b268 <ferror@plt+0x8998>  // b.none
  40b194:	b	40b198 <ferror@plt+0x88c8>
  40b198:	ldr	w8, [sp, #12]
  40b19c:	cmp	w8, #0x9
  40b1a0:	b.eq	40b208 <ferror@plt+0x8938>  // b.none
  40b1a4:	b	40b1a8 <ferror@plt+0x88d8>
  40b1a8:	ldr	w8, [sp, #12]
  40b1ac:	cmp	w8, #0xa
  40b1b0:	b.eq	40b220 <ferror@plt+0x8950>  // b.none
  40b1b4:	b	40b1b8 <ferror@plt+0x88e8>
  40b1b8:	ldr	w8, [sp, #12]
  40b1bc:	cmp	w8, #0xc
  40b1c0:	b.eq	40b250 <ferror@plt+0x8980>  // b.none
  40b1c4:	b	40b1c8 <ferror@plt+0x88f8>
  40b1c8:	ldr	w8, [sp, #12]
  40b1cc:	cmp	w8, #0xd
  40b1d0:	b.eq	40b238 <ferror@plt+0x8968>  // b.none
  40b1d4:	b	40b1d8 <ferror@plt+0x8908>
  40b1d8:	ldr	w8, [sp, #12]
  40b1dc:	cmp	w8, #0x22
  40b1e0:	b.eq	40b298 <ferror@plt+0x89c8>  // b.none
  40b1e4:	b	40b1e8 <ferror@plt+0x8918>
  40b1e8:	ldr	w8, [sp, #12]
  40b1ec:	cmp	w8, #0x27
  40b1f0:	b.eq	40b2b0 <ferror@plt+0x89e0>  // b.none
  40b1f4:	b	40b1f8 <ferror@plt+0x8928>
  40b1f8:	ldr	w8, [sp, #12]
  40b1fc:	cmp	w8, #0x5c
  40b200:	b.eq	40b280 <ferror@plt+0x89b0>  // b.none
  40b204:	b	40b2c8 <ferror@plt+0x89f8>
  40b208:	ldur	x8, [x29, #-8]
  40b20c:	ldr	x1, [x8]
  40b210:	adrp	x0, 412000 <ferror@plt+0xf730>
  40b214:	add	x0, x0, #0x2e7
  40b218:	bl	402220 <fputs@plt>
  40b21c:	b	40b2dc <ferror@plt+0x8a0c>
  40b220:	ldur	x8, [x29, #-8]
  40b224:	ldr	x1, [x8]
  40b228:	adrp	x0, 412000 <ferror@plt+0xf730>
  40b22c:	add	x0, x0, #0x2ea
  40b230:	bl	402220 <fputs@plt>
  40b234:	b	40b2dc <ferror@plt+0x8a0c>
  40b238:	ldur	x8, [x29, #-8]
  40b23c:	ldr	x1, [x8]
  40b240:	adrp	x0, 412000 <ferror@plt+0xf730>
  40b244:	add	x0, x0, #0x2ed
  40b248:	bl	402220 <fputs@plt>
  40b24c:	b	40b2dc <ferror@plt+0x8a0c>
  40b250:	ldur	x8, [x29, #-8]
  40b254:	ldr	x1, [x8]
  40b258:	adrp	x0, 412000 <ferror@plt+0xf730>
  40b25c:	add	x0, x0, #0x2f0
  40b260:	bl	402220 <fputs@plt>
  40b264:	b	40b2dc <ferror@plt+0x8a0c>
  40b268:	ldur	x8, [x29, #-8]
  40b26c:	ldr	x1, [x8]
  40b270:	adrp	x0, 412000 <ferror@plt+0xf730>
  40b274:	add	x0, x0, #0x2f3
  40b278:	bl	402220 <fputs@plt>
  40b27c:	b	40b2dc <ferror@plt+0x8a0c>
  40b280:	ldur	x8, [x29, #-8]
  40b284:	ldr	x1, [x8]
  40b288:	adrp	x0, 412000 <ferror@plt+0xf730>
  40b28c:	add	x0, x0, #0x2f6
  40b290:	bl	402220 <fputs@plt>
  40b294:	b	40b2dc <ferror@plt+0x8a0c>
  40b298:	ldur	x8, [x29, #-8]
  40b29c:	ldr	x1, [x8]
  40b2a0:	adrp	x0, 412000 <ferror@plt+0xf730>
  40b2a4:	add	x0, x0, #0x2f9
  40b2a8:	bl	402220 <fputs@plt>
  40b2ac:	b	40b2dc <ferror@plt+0x8a0c>
  40b2b0:	ldur	x8, [x29, #-8]
  40b2b4:	ldr	x1, [x8]
  40b2b8:	adrp	x0, 412000 <ferror@plt+0xf730>
  40b2bc:	add	x0, x0, #0x2fc
  40b2c0:	bl	402220 <fputs@plt>
  40b2c4:	b	40b2dc <ferror@plt+0x8a0c>
  40b2c8:	ldr	x8, [sp, #16]
  40b2cc:	ldrb	w0, [x8]
  40b2d0:	ldur	x8, [x29, #-8]
  40b2d4:	ldr	x1, [x8]
  40b2d8:	bl	402320 <putc@plt>
  40b2dc:	ldr	x8, [sp, #16]
  40b2e0:	add	x8, x8, #0x1
  40b2e4:	str	x8, [sp, #16]
  40b2e8:	b	40b174 <ferror@plt+0x88a4>
  40b2ec:	ldur	x8, [x29, #-8]
  40b2f0:	ldr	x1, [x8]
  40b2f4:	mov	w0, #0x22                  	// #34
  40b2f8:	bl	402320 <putc@plt>
  40b2fc:	ldp	x29, x30, [sp, #32]
  40b300:	add	sp, sp, #0x30
  40b304:	ret
  40b308:	sub	sp, sp, #0x120
  40b30c:	stp	x29, x30, [sp, #256]
  40b310:	str	x28, [sp, #272]
  40b314:	add	x29, sp, #0x100
  40b318:	str	q7, [sp, #112]
  40b31c:	str	q6, [sp, #96]
  40b320:	str	q5, [sp, #80]
  40b324:	str	q4, [sp, #64]
  40b328:	str	q3, [sp, #48]
  40b32c:	str	q2, [sp, #32]
  40b330:	str	q1, [sp, #16]
  40b334:	str	q0, [sp]
  40b338:	str	x7, [sp, #168]
  40b33c:	str	x6, [sp, #160]
  40b340:	str	x5, [sp, #152]
  40b344:	str	x4, [sp, #144]
  40b348:	str	x3, [sp, #136]
  40b34c:	str	x2, [sp, #128]
  40b350:	stur	x0, [x29, #-8]
  40b354:	stur	x1, [x29, #-16]
  40b358:	mov	w8, #0xffffff80            	// #-128
  40b35c:	stur	w8, [x29, #-20]
  40b360:	mov	w8, #0xffffffd0            	// #-48
  40b364:	stur	w8, [x29, #-24]
  40b368:	mov	x9, sp
  40b36c:	add	x9, x9, #0x80
  40b370:	stur	x9, [x29, #-32]
  40b374:	add	x9, sp, #0x80
  40b378:	add	x9, x9, #0x30
  40b37c:	stur	x9, [x29, #-40]
  40b380:	add	x9, x29, #0x20
  40b384:	stur	x9, [x29, #-48]
  40b388:	ldur	x0, [x29, #-8]
  40b38c:	bl	40b0bc <ferror@plt+0x87ec>
  40b390:	ldur	x9, [x29, #-8]
  40b394:	ldr	x0, [x9]
  40b398:	ldur	x1, [x29, #-16]
  40b39c:	ldur	q0, [x29, #-48]
  40b3a0:	ldur	q1, [x29, #-32]
  40b3a4:	stur	q1, [x29, #-64]
  40b3a8:	stur	q0, [x29, #-80]
  40b3ac:	sub	x2, x29, #0x50
  40b3b0:	bl	402810 <vfprintf@plt>
  40b3b4:	ldr	x28, [sp, #272]
  40b3b8:	ldp	x29, x30, [sp, #256]
  40b3bc:	add	sp, sp, #0x120
  40b3c0:	ret
  40b3c4:	sub	sp, sp, #0x20
  40b3c8:	stp	x29, x30, [sp, #16]
  40b3cc:	add	x29, sp, #0x10
  40b3d0:	mov	w1, #0x7b                  	// #123
  40b3d4:	str	x0, [sp, #8]
  40b3d8:	ldr	x0, [sp, #8]
  40b3dc:	bl	40b3ec <ferror@plt+0x8b1c>
  40b3e0:	ldp	x29, x30, [sp, #16]
  40b3e4:	add	sp, sp, #0x20
  40b3e8:	ret
  40b3ec:	sub	sp, sp, #0x20
  40b3f0:	stp	x29, x30, [sp, #16]
  40b3f4:	add	x29, sp, #0x10
  40b3f8:	mov	w8, #0x0                   	// #0
  40b3fc:	str	x0, [sp, #8]
  40b400:	str	w1, [sp, #4]
  40b404:	ldr	x0, [sp, #8]
  40b408:	str	w8, [sp]
  40b40c:	bl	40b0bc <ferror@plt+0x87ec>
  40b410:	ldr	w0, [sp, #4]
  40b414:	ldr	x9, [sp, #8]
  40b418:	ldr	x1, [x9]
  40b41c:	bl	402320 <putc@plt>
  40b420:	ldr	x9, [sp, #8]
  40b424:	ldr	w8, [x9, #8]
  40b428:	add	w8, w8, #0x1
  40b42c:	str	w8, [x9, #8]
  40b430:	ldr	x9, [sp, #8]
  40b434:	ldr	w8, [sp]
  40b438:	strb	w8, [x9, #13]
  40b43c:	ldp	x29, x30, [sp, #16]
  40b440:	add	sp, sp, #0x20
  40b444:	ret
  40b448:	sub	sp, sp, #0x20
  40b44c:	stp	x29, x30, [sp, #16]
  40b450:	add	x29, sp, #0x10
  40b454:	mov	w1, #0x7d                  	// #125
  40b458:	str	x0, [sp, #8]
  40b45c:	ldr	x0, [sp, #8]
  40b460:	bl	40b470 <ferror@plt+0x8ba0>
  40b464:	ldp	x29, x30, [sp, #16]
  40b468:	add	sp, sp, #0x20
  40b46c:	ret
  40b470:	sub	sp, sp, #0x20
  40b474:	stp	x29, x30, [sp, #16]
  40b478:	add	x29, sp, #0x10
  40b47c:	str	x0, [sp, #8]
  40b480:	str	w1, [sp, #4]
  40b484:	ldr	x8, [sp, #8]
  40b488:	ldr	w9, [x8, #8]
  40b48c:	cmp	w9, #0x0
  40b490:	cset	w9, ls  // ls = plast
  40b494:	tbnz	w9, #0, 40b49c <ferror@plt+0x8bcc>
  40b498:	b	40b4bc <ferror@plt+0x8bec>
  40b49c:	adrp	x0, 412000 <ferror@plt+0xf730>
  40b4a0:	add	x0, x0, #0x2ff
  40b4a4:	adrp	x1, 412000 <ferror@plt+0xf730>
  40b4a8:	add	x1, x1, #0x28b
  40b4ac:	mov	w2, #0x85                  	// #133
  40b4b0:	adrp	x3, 412000 <ferror@plt+0xf730>
  40b4b4:	add	x3, x3, #0x30f
  40b4b8:	bl	402830 <__assert_fail@plt>
  40b4bc:	ldr	x8, [sp, #8]
  40b4c0:	ldr	w9, [x8, #8]
  40b4c4:	subs	w9, w9, #0x1
  40b4c8:	str	w9, [x8, #8]
  40b4cc:	ldr	x8, [sp, #8]
  40b4d0:	ldrb	w9, [x8, #13]
  40b4d4:	cbz	w9, 40b4e0 <ferror@plt+0x8c10>
  40b4d8:	ldr	x0, [sp, #8]
  40b4dc:	bl	40b104 <ferror@plt+0x8834>
  40b4e0:	ldr	w0, [sp, #4]
  40b4e4:	ldr	x8, [sp, #8]
  40b4e8:	ldr	x1, [x8]
  40b4ec:	bl	402320 <putc@plt>
  40b4f0:	ldr	x8, [sp, #8]
  40b4f4:	mov	w9, #0x2c                  	// #44
  40b4f8:	strb	w9, [x8, #13]
  40b4fc:	ldp	x29, x30, [sp, #16]
  40b500:	add	sp, sp, #0x20
  40b504:	ret
  40b508:	sub	sp, sp, #0x20
  40b50c:	stp	x29, x30, [sp, #16]
  40b510:	add	x29, sp, #0x10
  40b514:	mov	w1, #0x5b                  	// #91
  40b518:	str	x0, [sp, #8]
  40b51c:	ldr	x0, [sp, #8]
  40b520:	bl	40b3ec <ferror@plt+0x8b1c>
  40b524:	ldr	x8, [sp, #8]
  40b528:	ldrb	w9, [x8, #12]
  40b52c:	tbnz	w9, #0, 40b534 <ferror@plt+0x8c64>
  40b530:	b	40b544 <ferror@plt+0x8c74>
  40b534:	ldr	x8, [sp, #8]
  40b538:	ldr	x1, [x8]
  40b53c:	mov	w0, #0x20                  	// #32
  40b540:	bl	402320 <putc@plt>
  40b544:	ldp	x29, x30, [sp, #16]
  40b548:	add	sp, sp, #0x20
  40b54c:	ret
  40b550:	sub	sp, sp, #0x20
  40b554:	stp	x29, x30, [sp, #16]
  40b558:	add	x29, sp, #0x10
  40b55c:	str	x0, [sp, #8]
  40b560:	ldr	x8, [sp, #8]
  40b564:	ldrb	w9, [x8, #12]
  40b568:	tbnz	w9, #0, 40b570 <ferror@plt+0x8ca0>
  40b56c:	b	40b58c <ferror@plt+0x8cbc>
  40b570:	ldr	x8, [sp, #8]
  40b574:	ldrb	w9, [x8, #13]
  40b578:	cbz	w9, 40b58c <ferror@plt+0x8cbc>
  40b57c:	ldr	x8, [sp, #8]
  40b580:	ldr	x1, [x8]
  40b584:	mov	w0, #0x20                  	// #32
  40b588:	bl	402320 <putc@plt>
  40b58c:	ldr	x8, [sp, #8]
  40b590:	mov	w9, #0x0                   	// #0
  40b594:	strb	w9, [x8, #13]
  40b598:	ldr	x0, [sp, #8]
  40b59c:	mov	w1, #0x5d                  	// #93
  40b5a0:	bl	40b470 <ferror@plt+0x8ba0>
  40b5a4:	ldp	x29, x30, [sp, #16]
  40b5a8:	add	sp, sp, #0x20
  40b5ac:	ret
  40b5b0:	sub	sp, sp, #0x20
  40b5b4:	stp	x29, x30, [sp, #16]
  40b5b8:	add	x29, sp, #0x10
  40b5bc:	str	x0, [sp, #8]
  40b5c0:	str	x1, [sp]
  40b5c4:	ldr	x0, [sp, #8]
  40b5c8:	bl	40b0bc <ferror@plt+0x87ec>
  40b5cc:	ldr	x0, [sp, #8]
  40b5d0:	ldr	x1, [sp]
  40b5d4:	bl	40b14c <ferror@plt+0x887c>
  40b5d8:	ldp	x29, x30, [sp, #16]
  40b5dc:	add	sp, sp, #0x20
  40b5e0:	ret
  40b5e4:	sub	sp, sp, #0x20
  40b5e8:	stp	x29, x30, [sp, #16]
  40b5ec:	add	x29, sp, #0x10
  40b5f0:	adrp	x8, 412000 <ferror@plt+0xf730>
  40b5f4:	add	x8, x8, #0x2be
  40b5f8:	adrp	x9, 412000 <ferror@plt+0xf730>
  40b5fc:	add	x9, x9, #0x2c3
  40b600:	adrp	x10, 411000 <ferror@plt+0xe730>
  40b604:	add	x10, x10, #0xe84
  40b608:	str	x0, [sp, #8]
  40b60c:	and	w11, w1, #0x1
  40b610:	strb	w11, [sp, #7]
  40b614:	ldr	x0, [sp, #8]
  40b618:	ldrb	w11, [sp, #7]
  40b61c:	tst	w11, #0x1
  40b620:	csel	x2, x8, x9, ne  // ne = any
  40b624:	mov	x1, x10
  40b628:	bl	40b308 <ferror@plt+0x8a38>
  40b62c:	ldp	x29, x30, [sp, #16]
  40b630:	add	sp, sp, #0x20
  40b634:	ret
  40b638:	sub	sp, sp, #0x20
  40b63c:	stp	x29, x30, [sp, #16]
  40b640:	add	x29, sp, #0x10
  40b644:	adrp	x1, 412000 <ferror@plt+0xf730>
  40b648:	add	x1, x1, #0x2c9
  40b64c:	str	x0, [sp, #8]
  40b650:	ldr	x0, [sp, #8]
  40b654:	bl	40b308 <ferror@plt+0x8a38>
  40b658:	ldp	x29, x30, [sp, #16]
  40b65c:	add	sp, sp, #0x20
  40b660:	ret
  40b664:	sub	sp, sp, #0x20
  40b668:	stp	x29, x30, [sp, #16]
  40b66c:	add	x29, sp, #0x10
  40b670:	adrp	x1, 412000 <ferror@plt+0xf730>
  40b674:	add	x1, x1, #0x2ce
  40b678:	str	x0, [sp, #8]
  40b67c:	str	d0, [sp]
  40b680:	ldr	x0, [sp, #8]
  40b684:	ldr	d0, [sp]
  40b688:	bl	40b308 <ferror@plt+0x8a38>
  40b68c:	ldp	x29, x30, [sp, #16]
  40b690:	add	sp, sp, #0x20
  40b694:	ret
  40b698:	sub	sp, sp, #0x20
  40b69c:	stp	x29, x30, [sp, #16]
  40b6a0:	add	x29, sp, #0x10
  40b6a4:	adrp	x8, 412000 <ferror@plt+0xf730>
  40b6a8:	add	x8, x8, #0x2d1
  40b6ac:	str	x0, [sp, #8]
  40b6b0:	strb	w1, [sp, #7]
  40b6b4:	ldr	x0, [sp, #8]
  40b6b8:	ldrb	w2, [sp, #7]
  40b6bc:	mov	x1, x8
  40b6c0:	bl	40b308 <ferror@plt+0x8a38>
  40b6c4:	ldp	x29, x30, [sp, #16]
  40b6c8:	add	sp, sp, #0x20
  40b6cc:	ret
  40b6d0:	sub	sp, sp, #0x20
  40b6d4:	stp	x29, x30, [sp, #16]
  40b6d8:	add	x29, sp, #0x10
  40b6dc:	adrp	x8, 412000 <ferror@plt+0xf730>
  40b6e0:	add	x8, x8, #0x2d6
  40b6e4:	str	x0, [sp, #8]
  40b6e8:	strh	w1, [sp, #6]
  40b6ec:	ldr	x0, [sp, #8]
  40b6f0:	ldrh	w2, [sp, #6]
  40b6f4:	mov	x1, x8
  40b6f8:	bl	40b308 <ferror@plt+0x8a38>
  40b6fc:	ldp	x29, x30, [sp, #16]
  40b700:	add	sp, sp, #0x20
  40b704:	ret
  40b708:	sub	sp, sp, #0x20
  40b70c:	stp	x29, x30, [sp, #16]
  40b710:	add	x29, sp, #0x10
  40b714:	adrp	x8, 412000 <ferror@plt+0xf730>
  40b718:	add	x8, x8, #0x338
  40b71c:	str	x0, [sp, #8]
  40b720:	str	w1, [sp, #4]
  40b724:	ldr	x0, [sp, #8]
  40b728:	ldr	w2, [sp, #4]
  40b72c:	mov	x1, x8
  40b730:	bl	40b308 <ferror@plt+0x8a38>
  40b734:	ldp	x29, x30, [sp, #16]
  40b738:	add	sp, sp, #0x20
  40b73c:	ret
  40b740:	sub	sp, sp, #0x20
  40b744:	stp	x29, x30, [sp, #16]
  40b748:	add	x29, sp, #0x10
  40b74c:	adrp	x8, 412000 <ferror@plt+0xf730>
  40b750:	add	x8, x8, #0x2da
  40b754:	str	x0, [sp, #8]
  40b758:	str	x1, [sp]
  40b75c:	ldr	x0, [sp, #8]
  40b760:	ldr	x2, [sp]
  40b764:	mov	x1, x8
  40b768:	bl	40b308 <ferror@plt+0x8a38>
  40b76c:	ldp	x29, x30, [sp, #16]
  40b770:	add	sp, sp, #0x20
  40b774:	ret
  40b778:	sub	sp, sp, #0x20
  40b77c:	stp	x29, x30, [sp, #16]
  40b780:	add	x29, sp, #0x10
  40b784:	adrp	x8, 412000 <ferror@plt+0xf730>
  40b788:	add	x8, x8, #0x2de
  40b78c:	str	x0, [sp, #8]
  40b790:	str	x1, [sp]
  40b794:	ldr	x0, [sp, #8]
  40b798:	ldr	x2, [sp]
  40b79c:	mov	x1, x8
  40b7a0:	bl	40b308 <ferror@plt+0x8a38>
  40b7a4:	ldp	x29, x30, [sp, #16]
  40b7a8:	add	sp, sp, #0x20
  40b7ac:	ret
  40b7b0:	sub	sp, sp, #0x20
  40b7b4:	stp	x29, x30, [sp, #16]
  40b7b8:	add	x29, sp, #0x10
  40b7bc:	adrp	x8, 412000 <ferror@plt+0xf730>
  40b7c0:	add	x8, x8, #0x2da
  40b7c4:	str	x0, [sp, #8]
  40b7c8:	str	x1, [sp]
  40b7cc:	ldr	x0, [sp, #8]
  40b7d0:	ldr	x2, [sp]
  40b7d4:	mov	x1, x8
  40b7d8:	bl	40b308 <ferror@plt+0x8a38>
  40b7dc:	ldp	x29, x30, [sp, #16]
  40b7e0:	add	sp, sp, #0x20
  40b7e4:	ret
  40b7e8:	sub	sp, sp, #0x20
  40b7ec:	stp	x29, x30, [sp, #16]
  40b7f0:	add	x29, sp, #0x10
  40b7f4:	adrp	x8, 411000 <ferror@plt+0xe730>
  40b7f8:	add	x8, x8, #0xa46
  40b7fc:	str	x0, [sp, #8]
  40b800:	str	x1, [sp]
  40b804:	ldr	x0, [sp, #8]
  40b808:	ldr	x2, [sp]
  40b80c:	mov	x1, x8
  40b810:	bl	40b308 <ferror@plt+0x8a38>
  40b814:	ldp	x29, x30, [sp, #16]
  40b818:	add	sp, sp, #0x20
  40b81c:	ret
  40b820:	sub	sp, sp, #0x20
  40b824:	stp	x29, x30, [sp, #16]
  40b828:	add	x29, sp, #0x10
  40b82c:	adrp	x8, 411000 <ferror@plt+0xe730>
  40b830:	add	x8, x8, #0xa41
  40b834:	str	x0, [sp, #8]
  40b838:	str	w1, [sp, #4]
  40b83c:	ldr	x0, [sp, #8]
  40b840:	ldr	w2, [sp, #4]
  40b844:	mov	x1, x8
  40b848:	bl	40b308 <ferror@plt+0x8a38>
  40b84c:	ldp	x29, x30, [sp, #16]
  40b850:	add	sp, sp, #0x20
  40b854:	ret
  40b858:	sub	sp, sp, #0x20
  40b85c:	stp	x29, x30, [sp, #16]
  40b860:	add	x29, sp, #0x10
  40b864:	adrp	x8, 411000 <ferror@plt+0xe730>
  40b868:	add	x8, x8, #0x62b
  40b86c:	str	x0, [sp, #8]
  40b870:	str	x1, [sp]
  40b874:	ldr	x0, [sp, #8]
  40b878:	ldr	x2, [sp]
  40b87c:	mov	x1, x8
  40b880:	bl	40b308 <ferror@plt+0x8a38>
  40b884:	ldp	x29, x30, [sp, #16]
  40b888:	add	sp, sp, #0x20
  40b88c:	ret
  40b890:	sub	sp, sp, #0x30
  40b894:	stp	x29, x30, [sp, #32]
  40b898:	add	x29, sp, #0x20
  40b89c:	stur	x0, [x29, #-8]
  40b8a0:	str	x1, [sp, #16]
  40b8a4:	str	x2, [sp, #8]
  40b8a8:	ldur	x0, [x29, #-8]
  40b8ac:	ldr	x1, [sp, #16]
  40b8b0:	bl	40b034 <ferror@plt+0x8764>
  40b8b4:	ldur	x0, [x29, #-8]
  40b8b8:	ldr	x1, [sp, #8]
  40b8bc:	bl	40b5b0 <ferror@plt+0x8ce0>
  40b8c0:	ldp	x29, x30, [sp, #32]
  40b8c4:	add	sp, sp, #0x30
  40b8c8:	ret
  40b8cc:	sub	sp, sp, #0x30
  40b8d0:	stp	x29, x30, [sp, #32]
  40b8d4:	add	x29, sp, #0x20
  40b8d8:	stur	x0, [x29, #-8]
  40b8dc:	str	x1, [sp, #16]
  40b8e0:	mov	w8, #0x1                   	// #1
  40b8e4:	and	w8, w2, w8
  40b8e8:	strb	w8, [sp, #15]
  40b8ec:	ldur	x0, [x29, #-8]
  40b8f0:	ldr	x1, [sp, #16]
  40b8f4:	bl	40b034 <ferror@plt+0x8764>
  40b8f8:	ldur	x0, [x29, #-8]
  40b8fc:	ldrb	w8, [sp, #15]
  40b900:	and	w1, w8, #0x1
  40b904:	bl	40b5e4 <ferror@plt+0x8d14>
  40b908:	ldp	x29, x30, [sp, #32]
  40b90c:	add	sp, sp, #0x30
  40b910:	ret
  40b914:	sub	sp, sp, #0x30
  40b918:	stp	x29, x30, [sp, #32]
  40b91c:	add	x29, sp, #0x20
  40b920:	stur	x0, [x29, #-8]
  40b924:	str	x1, [sp, #16]
  40b928:	str	d0, [sp, #8]
  40b92c:	ldur	x0, [x29, #-8]
  40b930:	ldr	x1, [sp, #16]
  40b934:	bl	40b034 <ferror@plt+0x8764>
  40b938:	ldur	x0, [x29, #-8]
  40b93c:	ldr	d0, [sp, #8]
  40b940:	bl	40b664 <ferror@plt+0x8d94>
  40b944:	ldp	x29, x30, [sp, #32]
  40b948:	add	sp, sp, #0x30
  40b94c:	ret
  40b950:	sub	sp, sp, #0x30
  40b954:	stp	x29, x30, [sp, #32]
  40b958:	add	x29, sp, #0x20
  40b95c:	stur	x0, [x29, #-8]
  40b960:	str	x1, [sp, #16]
  40b964:	str	w2, [sp, #12]
  40b968:	ldur	x0, [x29, #-8]
  40b96c:	ldr	x1, [sp, #16]
  40b970:	bl	40b034 <ferror@plt+0x8764>
  40b974:	ldur	x0, [x29, #-8]
  40b978:	ldr	w1, [sp, #12]
  40b97c:	bl	40b708 <ferror@plt+0x8e38>
  40b980:	ldp	x29, x30, [sp, #32]
  40b984:	add	sp, sp, #0x30
  40b988:	ret
  40b98c:	sub	sp, sp, #0x30
  40b990:	stp	x29, x30, [sp, #32]
  40b994:	add	x29, sp, #0x20
  40b998:	stur	x0, [x29, #-8]
  40b99c:	str	x1, [sp, #16]
  40b9a0:	str	x2, [sp, #8]
  40b9a4:	ldur	x0, [x29, #-8]
  40b9a8:	ldr	x1, [sp, #16]
  40b9ac:	bl	40b034 <ferror@plt+0x8764>
  40b9b0:	ldur	x0, [x29, #-8]
  40b9b4:	ldr	x1, [sp, #8]
  40b9b8:	bl	40b740 <ferror@plt+0x8e70>
  40b9bc:	ldp	x29, x30, [sp, #32]
  40b9c0:	add	sp, sp, #0x30
  40b9c4:	ret
  40b9c8:	sub	sp, sp, #0x30
  40b9cc:	stp	x29, x30, [sp, #32]
  40b9d0:	add	x29, sp, #0x20
  40b9d4:	stur	x0, [x29, #-8]
  40b9d8:	str	x1, [sp, #16]
  40b9dc:	str	x2, [sp, #8]
  40b9e0:	ldur	x0, [x29, #-8]
  40b9e4:	ldr	x1, [sp, #16]
  40b9e8:	bl	40b034 <ferror@plt+0x8764>
  40b9ec:	ldur	x0, [x29, #-8]
  40b9f0:	ldr	x1, [sp, #8]
  40b9f4:	bl	40b778 <ferror@plt+0x8ea8>
  40b9f8:	ldp	x29, x30, [sp, #32]
  40b9fc:	add	sp, sp, #0x30
  40ba00:	ret
  40ba04:	sub	sp, sp, #0x30
  40ba08:	stp	x29, x30, [sp, #32]
  40ba0c:	add	x29, sp, #0x20
  40ba10:	stur	x0, [x29, #-8]
  40ba14:	str	x1, [sp, #16]
  40ba18:	strb	w2, [sp, #15]
  40ba1c:	ldur	x0, [x29, #-8]
  40ba20:	ldr	x1, [sp, #16]
  40ba24:	bl	40b034 <ferror@plt+0x8764>
  40ba28:	ldur	x0, [x29, #-8]
  40ba2c:	ldrb	w1, [sp, #15]
  40ba30:	bl	40b698 <ferror@plt+0x8dc8>
  40ba34:	ldp	x29, x30, [sp, #32]
  40ba38:	add	sp, sp, #0x30
  40ba3c:	ret
  40ba40:	sub	sp, sp, #0x30
  40ba44:	stp	x29, x30, [sp, #32]
  40ba48:	add	x29, sp, #0x20
  40ba4c:	stur	x0, [x29, #-8]
  40ba50:	str	x1, [sp, #16]
  40ba54:	strh	w2, [sp, #14]
  40ba58:	ldur	x0, [x29, #-8]
  40ba5c:	ldr	x1, [sp, #16]
  40ba60:	bl	40b034 <ferror@plt+0x8764>
  40ba64:	ldur	x0, [x29, #-8]
  40ba68:	ldrh	w1, [sp, #14]
  40ba6c:	bl	40b6d0 <ferror@plt+0x8e00>
  40ba70:	ldp	x29, x30, [sp, #32]
  40ba74:	add	sp, sp, #0x30
  40ba78:	ret
  40ba7c:	sub	sp, sp, #0x30
  40ba80:	stp	x29, x30, [sp, #32]
  40ba84:	add	x29, sp, #0x20
  40ba88:	stur	x0, [x29, #-8]
  40ba8c:	str	x1, [sp, #16]
  40ba90:	str	x2, [sp, #8]
  40ba94:	ldur	x0, [x29, #-8]
  40ba98:	ldr	x1, [sp, #16]
  40ba9c:	bl	40b034 <ferror@plt+0x8764>
  40baa0:	ldur	x0, [x29, #-8]
  40baa4:	ldr	x1, [sp, #8]
  40baa8:	bl	40b7b0 <ferror@plt+0x8ee0>
  40baac:	ldp	x29, x30, [sp, #32]
  40bab0:	add	sp, sp, #0x30
  40bab4:	ret
  40bab8:	sub	sp, sp, #0x30
  40babc:	stp	x29, x30, [sp, #32]
  40bac0:	add	x29, sp, #0x20
  40bac4:	stur	x0, [x29, #-8]
  40bac8:	str	x1, [sp, #16]
  40bacc:	str	x2, [sp, #8]
  40bad0:	ldur	x0, [x29, #-8]
  40bad4:	ldr	x1, [sp, #16]
  40bad8:	bl	40b034 <ferror@plt+0x8764>
  40badc:	ldur	x0, [x29, #-8]
  40bae0:	ldr	x1, [sp, #8]
  40bae4:	bl	40b7e8 <ferror@plt+0x8f18>
  40bae8:	ldp	x29, x30, [sp, #32]
  40baec:	add	sp, sp, #0x30
  40baf0:	ret
  40baf4:	sub	sp, sp, #0x30
  40baf8:	stp	x29, x30, [sp, #32]
  40bafc:	add	x29, sp, #0x20
  40bb00:	stur	x0, [x29, #-8]
  40bb04:	str	x1, [sp, #16]
  40bb08:	str	w2, [sp, #12]
  40bb0c:	ldur	x0, [x29, #-8]
  40bb10:	ldr	x1, [sp, #16]
  40bb14:	bl	40b034 <ferror@plt+0x8764>
  40bb18:	ldur	x0, [x29, #-8]
  40bb1c:	ldr	w1, [sp, #12]
  40bb20:	bl	40b820 <ferror@plt+0x8f50>
  40bb24:	ldp	x29, x30, [sp, #32]
  40bb28:	add	sp, sp, #0x30
  40bb2c:	ret
  40bb30:	sub	sp, sp, #0x30
  40bb34:	stp	x29, x30, [sp, #32]
  40bb38:	add	x29, sp, #0x20
  40bb3c:	stur	x0, [x29, #-8]
  40bb40:	str	x1, [sp, #16]
  40bb44:	str	x2, [sp, #8]
  40bb48:	ldur	x0, [x29, #-8]
  40bb4c:	ldr	x1, [sp, #16]
  40bb50:	bl	40b034 <ferror@plt+0x8764>
  40bb54:	ldur	x0, [x29, #-8]
  40bb58:	ldr	x1, [sp, #8]
  40bb5c:	bl	40b858 <ferror@plt+0x8f88>
  40bb60:	ldp	x29, x30, [sp, #32]
  40bb64:	add	sp, sp, #0x30
  40bb68:	ret
  40bb6c:	sub	sp, sp, #0x20
  40bb70:	stp	x29, x30, [sp, #16]
  40bb74:	add	x29, sp, #0x10
  40bb78:	str	x0, [sp, #8]
  40bb7c:	str	x1, [sp]
  40bb80:	ldr	x0, [sp, #8]
  40bb84:	ldr	x1, [sp]
  40bb88:	bl	40b034 <ferror@plt+0x8764>
  40bb8c:	ldr	x0, [sp, #8]
  40bb90:	bl	40b638 <ferror@plt+0x8d68>
  40bb94:	ldp	x29, x30, [sp, #16]
  40bb98:	add	sp, sp, #0x20
  40bb9c:	ret
  40bba0:	sub	sp, sp, #0x20
  40bba4:	stp	x29, x30, [sp, #16]
  40bba8:	add	x29, sp, #0x10
  40bbac:	str	x0, [sp, #8]
  40bbb0:	str	wzr, [sp, #4]
  40bbb4:	ldr	w8, [sp, #4]
  40bbb8:	ldr	x9, [sp, #8]
  40bbbc:	ldr	w10, [x9, #8]
  40bbc0:	cmp	w8, w10
  40bbc4:	b.cs	40bbec <ferror@plt+0x931c>  // b.hs, b.nlast
  40bbc8:	ldr	x8, [sp, #8]
  40bbcc:	ldr	x1, [x8]
  40bbd0:	adrp	x0, 412000 <ferror@plt+0xf730>
  40bbd4:	add	x0, x0, #0x2e2
  40bbd8:	bl	402220 <fputs@plt>
  40bbdc:	ldr	w8, [sp, #4]
  40bbe0:	add	w8, w8, #0x1
  40bbe4:	str	w8, [sp, #4]
  40bbe8:	b	40bbb4 <ferror@plt+0x92e4>
  40bbec:	ldp	x29, x30, [sp, #16]
  40bbf0:	add	sp, sp, #0x20
  40bbf4:	ret
  40bbf8:	sub	sp, sp, #0x20
  40bbfc:	stp	x29, x30, [sp, #16]
  40bc00:	add	x29, sp, #0x10
  40bc04:	stur	w0, [x29, #-4]
  40bc08:	ldur	w0, [x29, #-4]
  40bc0c:	mov	w8, #0x1                   	// #1
  40bc10:	and	w1, w8, #0x1
  40bc14:	bl	40bc24 <ferror@plt+0x9354>
  40bc18:	ldp	x29, x30, [sp, #16]
  40bc1c:	add	sp, sp, #0x20
  40bc20:	ret
  40bc24:	sub	sp, sp, #0x20
  40bc28:	stp	x29, x30, [sp, #16]
  40bc2c:	add	x29, sp, #0x10
  40bc30:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  40bc34:	add	x8, x8, #0xef8
  40bc38:	mov	w9, #0x1                   	// #1
  40bc3c:	stur	w0, [x29, #-4]
  40bc40:	and	w9, w1, w9
  40bc44:	sturb	w9, [x29, #-5]
  40bc48:	ldur	w9, [x29, #-4]
  40bc4c:	str	x8, [sp]
  40bc50:	cbz	w9, 40bcc4 <ferror@plt+0x93f4>
  40bc54:	adrp	x8, 422000 <ferror@plt+0x1f730>
  40bc58:	ldr	x8, [x8, #4016]
  40bc5c:	ldr	x0, [x8]
  40bc60:	bl	40af14 <ferror@plt+0x8644>
  40bc64:	ldr	x8, [sp]
  40bc68:	str	x0, [x8]
  40bc6c:	ldr	x9, [x8]
  40bc70:	cbnz	x9, 40bc88 <ferror@plt+0x93b8>
  40bc74:	adrp	x0, 412000 <ferror@plt+0xf730>
  40bc78:	add	x0, x0, #0x348
  40bc7c:	bl	402240 <perror@plt>
  40bc80:	mov	w0, #0x1                   	// #1
  40bc84:	bl	402230 <exit@plt>
  40bc88:	adrp	x8, 422000 <ferror@plt+0x1f730>
  40bc8c:	ldr	x8, [x8, #4056]
  40bc90:	ldr	w9, [x8]
  40bc94:	cbz	w9, 40bcac <ferror@plt+0x93dc>
  40bc98:	ldr	x8, [sp]
  40bc9c:	ldr	x0, [x8]
  40bca0:	mov	w9, #0x1                   	// #1
  40bca4:	and	w1, w9, #0x1
  40bca8:	bl	40b008 <ferror@plt+0x8738>
  40bcac:	ldurb	w8, [x29, #-5]
  40bcb0:	tbnz	w8, #0, 40bcb8 <ferror@plt+0x93e8>
  40bcb4:	b	40bcc4 <ferror@plt+0x93f4>
  40bcb8:	ldr	x8, [sp]
  40bcbc:	ldr	x0, [x8]
  40bcc0:	bl	40b508 <ferror@plt+0x8c38>
  40bcc4:	ldp	x29, x30, [sp, #16]
  40bcc8:	add	sp, sp, #0x20
  40bccc:	ret
  40bcd0:	stp	x29, x30, [sp, #-16]!
  40bcd4:	mov	x29, sp
  40bcd8:	mov	w8, #0x1                   	// #1
  40bcdc:	and	w0, w8, #0x1
  40bce0:	bl	40bcec <ferror@plt+0x941c>
  40bce4:	ldp	x29, x30, [sp], #16
  40bce8:	ret
  40bcec:	sub	sp, sp, #0x20
  40bcf0:	stp	x29, x30, [sp, #16]
  40bcf4:	add	x29, sp, #0x10
  40bcf8:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  40bcfc:	add	x8, x8, #0xef8
  40bd00:	and	w9, w0, #0x1
  40bd04:	sturb	w9, [x29, #-1]
  40bd08:	ldr	x10, [x8]
  40bd0c:	str	x8, [sp]
  40bd10:	cbz	x10, 40bd34 <ferror@plt+0x9464>
  40bd14:	ldurb	w8, [x29, #-1]
  40bd18:	tbnz	w8, #0, 40bd20 <ferror@plt+0x9450>
  40bd1c:	b	40bd2c <ferror@plt+0x945c>
  40bd20:	ldr	x8, [sp]
  40bd24:	ldr	x0, [x8]
  40bd28:	bl	40b550 <ferror@plt+0x8c80>
  40bd2c:	ldr	x0, [sp]
  40bd30:	bl	40af74 <ferror@plt+0x86a4>
  40bd34:	ldp	x29, x30, [sp, #16]
  40bd38:	add	sp, sp, #0x20
  40bd3c:	ret
  40bd40:	sub	sp, sp, #0x20
  40bd44:	stp	x29, x30, [sp, #16]
  40bd48:	add	x29, sp, #0x10
  40bd4c:	stur	w0, [x29, #-4]
  40bd50:	ldur	w0, [x29, #-4]
  40bd54:	mov	w8, wzr
  40bd58:	and	w1, w8, #0x1
  40bd5c:	bl	40bc24 <ferror@plt+0x9354>
  40bd60:	ldp	x29, x30, [sp, #16]
  40bd64:	add	sp, sp, #0x20
  40bd68:	ret
  40bd6c:	stp	x29, x30, [sp, #-16]!
  40bd70:	mov	x29, sp
  40bd74:	mov	w8, wzr
  40bd78:	and	w0, w8, #0x1
  40bd7c:	bl	40bcec <ferror@plt+0x941c>
  40bd80:	ldp	x29, x30, [sp], #16
  40bd84:	ret
  40bd88:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  40bd8c:	add	x8, x8, #0xef8
  40bd90:	ldr	x8, [x8]
  40bd94:	cmp	x8, #0x0
  40bd98:	cset	w9, ne  // ne = any
  40bd9c:	and	w0, w9, #0x1
  40bda0:	ret
  40bda4:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  40bda8:	add	x8, x8, #0xef8
  40bdac:	ldr	x0, [x8]
  40bdb0:	ret
  40bdb4:	sub	sp, sp, #0x20
  40bdb8:	stp	x29, x30, [sp, #16]
  40bdbc:	add	x29, sp, #0x10
  40bdc0:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  40bdc4:	add	x8, x8, #0xef8
  40bdc8:	str	x0, [sp, #8]
  40bdcc:	ldr	x9, [x8]
  40bdd0:	str	x8, [sp]
  40bdd4:	cbz	x9, 40bdfc <ferror@plt+0x952c>
  40bdd8:	ldr	x8, [sp, #8]
  40bddc:	cbz	x8, 40bdf0 <ferror@plt+0x9520>
  40bde0:	ldr	x8, [sp]
  40bde4:	ldr	x0, [x8]
  40bde8:	ldr	x1, [sp, #8]
  40bdec:	bl	40b034 <ferror@plt+0x8764>
  40bdf0:	ldr	x8, [sp]
  40bdf4:	ldr	x0, [x8]
  40bdf8:	bl	40b3c4 <ferror@plt+0x8af4>
  40bdfc:	ldp	x29, x30, [sp, #16]
  40be00:	add	sp, sp, #0x20
  40be04:	ret
  40be08:	stp	x29, x30, [sp, #-16]!
  40be0c:	mov	x29, sp
  40be10:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  40be14:	add	x8, x8, #0xef8
  40be18:	ldr	x8, [x8]
  40be1c:	cbz	x8, 40be30 <ferror@plt+0x9560>
  40be20:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  40be24:	add	x8, x8, #0xef8
  40be28:	ldr	x0, [x8]
  40be2c:	bl	40b448 <ferror@plt+0x8b78>
  40be30:	ldp	x29, x30, [sp], #16
  40be34:	ret
  40be38:	sub	sp, sp, #0x30
  40be3c:	stp	x29, x30, [sp, #32]
  40be40:	add	x29, sp, #0x20
  40be44:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  40be48:	add	x8, x8, #0xef8
  40be4c:	stur	w0, [x29, #-4]
  40be50:	str	x1, [sp, #16]
  40be54:	ldur	w9, [x29, #-4]
  40be58:	and	w9, w9, #0x2
  40be5c:	str	x8, [sp, #8]
  40be60:	cbnz	w9, 40be70 <ferror@plt+0x95a0>
  40be64:	ldur	w8, [x29, #-4]
  40be68:	and	w8, w8, #0x4
  40be6c:	cbz	w8, 40bea4 <ferror@plt+0x95d4>
  40be70:	ldr	x8, [sp, #8]
  40be74:	ldr	x9, [x8]
  40be78:	cbz	x9, 40bea4 <ferror@plt+0x95d4>
  40be7c:	ldr	x8, [sp, #16]
  40be80:	cbz	x8, 40be94 <ferror@plt+0x95c4>
  40be84:	ldr	x8, [sp, #8]
  40be88:	ldr	x0, [x8]
  40be8c:	ldr	x1, [sp, #16]
  40be90:	bl	40b034 <ferror@plt+0x8764>
  40be94:	ldr	x8, [sp, #8]
  40be98:	ldr	x0, [x8]
  40be9c:	bl	40b508 <ferror@plt+0x8c38>
  40bea0:	b	40bed8 <ferror@plt+0x9608>
  40bea4:	ldr	x8, [sp, #8]
  40bea8:	ldr	x9, [x8]
  40beac:	cbnz	x9, 40bed8 <ferror@plt+0x9608>
  40beb0:	ldur	w8, [x29, #-4]
  40beb4:	and	w8, w8, #0x1
  40beb8:	cbnz	w8, 40bec8 <ferror@plt+0x95f8>
  40bebc:	ldur	w8, [x29, #-4]
  40bec0:	and	w8, w8, #0x4
  40bec4:	cbz	w8, 40bed8 <ferror@plt+0x9608>
  40bec8:	ldr	x1, [sp, #16]
  40becc:	adrp	x0, 411000 <ferror@plt+0xe730>
  40bed0:	add	x0, x0, #0xe84
  40bed4:	bl	402820 <printf@plt>
  40bed8:	ldp	x29, x30, [sp, #32]
  40bedc:	add	sp, sp, #0x30
  40bee0:	ret
  40bee4:	sub	sp, sp, #0x30
  40bee8:	stp	x29, x30, [sp, #32]
  40beec:	add	x29, sp, #0x20
  40bef0:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  40bef4:	add	x8, x8, #0xef8
  40bef8:	stur	w0, [x29, #-4]
  40befc:	str	x1, [sp, #16]
  40bf00:	ldur	w9, [x29, #-4]
  40bf04:	and	w9, w9, #0x2
  40bf08:	str	x8, [sp, #8]
  40bf0c:	cbnz	w9, 40bf1c <ferror@plt+0x964c>
  40bf10:	ldur	w8, [x29, #-4]
  40bf14:	and	w8, w8, #0x4
  40bf18:	cbz	w8, 40bf38 <ferror@plt+0x9668>
  40bf1c:	ldr	x8, [sp, #8]
  40bf20:	ldr	x9, [x8]
  40bf24:	cbz	x9, 40bf38 <ferror@plt+0x9668>
  40bf28:	ldr	x8, [sp, #8]
  40bf2c:	ldr	x0, [x8]
  40bf30:	bl	40b550 <ferror@plt+0x8c80>
  40bf34:	b	40bf6c <ferror@plt+0x969c>
  40bf38:	ldr	x8, [sp, #8]
  40bf3c:	ldr	x9, [x8]
  40bf40:	cbnz	x9, 40bf6c <ferror@plt+0x969c>
  40bf44:	ldur	w8, [x29, #-4]
  40bf48:	and	w8, w8, #0x1
  40bf4c:	cbnz	w8, 40bf5c <ferror@plt+0x968c>
  40bf50:	ldur	w8, [x29, #-4]
  40bf54:	and	w8, w8, #0x4
  40bf58:	cbz	w8, 40bf6c <ferror@plt+0x969c>
  40bf5c:	ldr	x1, [sp, #16]
  40bf60:	adrp	x0, 411000 <ferror@plt+0xe730>
  40bf64:	add	x0, x0, #0xe84
  40bf68:	bl	402820 <printf@plt>
  40bf6c:	ldp	x29, x30, [sp, #32]
  40bf70:	add	sp, sp, #0x30
  40bf74:	ret
  40bf78:	sub	sp, sp, #0x40
  40bf7c:	stp	x29, x30, [sp, #48]
  40bf80:	add	x29, sp, #0x30
  40bf84:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  40bf88:	add	x8, x8, #0xef8
  40bf8c:	stur	w0, [x29, #-4]
  40bf90:	stur	w1, [x29, #-8]
  40bf94:	stur	x2, [x29, #-16]
  40bf98:	str	x3, [sp, #24]
  40bf9c:	str	w4, [sp, #20]
  40bfa0:	ldur	w9, [x29, #-4]
  40bfa4:	and	w9, w9, #0x2
  40bfa8:	str	x8, [sp, #8]
  40bfac:	cbnz	w9, 40bfbc <ferror@plt+0x96ec>
  40bfb0:	ldur	w8, [x29, #-4]
  40bfb4:	and	w8, w8, #0x4
  40bfb8:	cbz	w8, 40bffc <ferror@plt+0x972c>
  40bfbc:	ldr	x8, [sp, #8]
  40bfc0:	ldr	x9, [x8]
  40bfc4:	cbz	x9, 40bffc <ferror@plt+0x972c>
  40bfc8:	ldur	x8, [x29, #-16]
  40bfcc:	cbnz	x8, 40bfe4 <ferror@plt+0x9714>
  40bfd0:	ldr	x8, [sp, #8]
  40bfd4:	ldr	x0, [x8]
  40bfd8:	ldr	w1, [sp, #20]
  40bfdc:	bl	40b820 <ferror@plt+0x8f50>
  40bfe0:	b	40bff8 <ferror@plt+0x9728>
  40bfe4:	ldr	x8, [sp, #8]
  40bfe8:	ldr	x0, [x8]
  40bfec:	ldur	x1, [x29, #-16]
  40bff0:	ldr	w2, [sp, #20]
  40bff4:	bl	40baf4 <ferror@plt+0x9224>
  40bff8:	b	40c03c <ferror@plt+0x976c>
  40bffc:	ldr	x8, [sp, #8]
  40c000:	ldr	x9, [x8]
  40c004:	cbnz	x9, 40c03c <ferror@plt+0x976c>
  40c008:	ldur	w8, [x29, #-4]
  40c00c:	and	w8, w8, #0x1
  40c010:	cbnz	w8, 40c020 <ferror@plt+0x9750>
  40c014:	ldur	w8, [x29, #-4]
  40c018:	and	w8, w8, #0x4
  40c01c:	cbz	w8, 40c03c <ferror@plt+0x976c>
  40c020:	adrp	x8, 422000 <ferror@plt+0x1f730>
  40c024:	ldr	x8, [x8, #4016]
  40c028:	ldr	x0, [x8]
  40c02c:	ldur	w1, [x29, #-8]
  40c030:	ldr	x2, [sp, #24]
  40c034:	ldr	w3, [sp, #20]
  40c038:	bl	40cf08 <ferror@plt+0xa638>
  40c03c:	ldp	x29, x30, [sp, #48]
  40c040:	add	sp, sp, #0x40
  40c044:	ret
  40c048:	sub	sp, sp, #0x40
  40c04c:	stp	x29, x30, [sp, #48]
  40c050:	add	x29, sp, #0x30
  40c054:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  40c058:	add	x8, x8, #0xef8
  40c05c:	stur	w0, [x29, #-4]
  40c060:	stur	w1, [x29, #-8]
  40c064:	stur	x2, [x29, #-16]
  40c068:	str	x3, [sp, #24]
  40c06c:	str	x4, [sp, #16]
  40c070:	ldur	w9, [x29, #-4]
  40c074:	and	w9, w9, #0x2
  40c078:	str	x8, [sp, #8]
  40c07c:	cbnz	w9, 40c08c <ferror@plt+0x97bc>
  40c080:	ldur	w8, [x29, #-4]
  40c084:	and	w8, w8, #0x4
  40c088:	cbz	w8, 40c0cc <ferror@plt+0x97fc>
  40c08c:	ldr	x8, [sp, #8]
  40c090:	ldr	x9, [x8]
  40c094:	cbz	x9, 40c0cc <ferror@plt+0x97fc>
  40c098:	ldur	x8, [x29, #-16]
  40c09c:	cbnz	x8, 40c0b4 <ferror@plt+0x97e4>
  40c0a0:	ldr	x8, [sp, #8]
  40c0a4:	ldr	x0, [x8]
  40c0a8:	ldr	x1, [sp, #16]
  40c0ac:	bl	40b858 <ferror@plt+0x8f88>
  40c0b0:	b	40c0c8 <ferror@plt+0x97f8>
  40c0b4:	ldr	x8, [sp, #8]
  40c0b8:	ldr	x0, [x8]
  40c0bc:	ldur	x1, [x29, #-16]
  40c0c0:	ldr	x2, [sp, #16]
  40c0c4:	bl	40bb30 <ferror@plt+0x9260>
  40c0c8:	b	40c10c <ferror@plt+0x983c>
  40c0cc:	ldr	x8, [sp, #8]
  40c0d0:	ldr	x9, [x8]
  40c0d4:	cbnz	x9, 40c10c <ferror@plt+0x983c>
  40c0d8:	ldur	w8, [x29, #-4]
  40c0dc:	and	w8, w8, #0x1
  40c0e0:	cbnz	w8, 40c0f0 <ferror@plt+0x9820>
  40c0e4:	ldur	w8, [x29, #-4]
  40c0e8:	and	w8, w8, #0x4
  40c0ec:	cbz	w8, 40c10c <ferror@plt+0x983c>
  40c0f0:	adrp	x8, 422000 <ferror@plt+0x1f730>
  40c0f4:	ldr	x8, [x8, #4016]
  40c0f8:	ldr	x0, [x8]
  40c0fc:	ldur	w1, [x29, #-8]
  40c100:	ldr	x2, [sp, #24]
  40c104:	ldr	x3, [sp, #16]
  40c108:	bl	40cf08 <ferror@plt+0xa638>
  40c10c:	ldp	x29, x30, [sp, #48]
  40c110:	add	sp, sp, #0x40
  40c114:	ret
  40c118:	sub	sp, sp, #0x40
  40c11c:	stp	x29, x30, [sp, #48]
  40c120:	add	x29, sp, #0x30
  40c124:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  40c128:	add	x8, x8, #0xef8
  40c12c:	stur	w0, [x29, #-4]
  40c130:	stur	w1, [x29, #-8]
  40c134:	stur	x2, [x29, #-16]
  40c138:	str	x3, [sp, #24]
  40c13c:	strb	w4, [sp, #23]
  40c140:	ldur	w9, [x29, #-4]
  40c144:	and	w9, w9, #0x2
  40c148:	str	x8, [sp, #8]
  40c14c:	cbnz	w9, 40c15c <ferror@plt+0x988c>
  40c150:	ldur	w8, [x29, #-4]
  40c154:	and	w8, w8, #0x4
  40c158:	cbz	w8, 40c19c <ferror@plt+0x98cc>
  40c15c:	ldr	x8, [sp, #8]
  40c160:	ldr	x9, [x8]
  40c164:	cbz	x9, 40c19c <ferror@plt+0x98cc>
  40c168:	ldur	x8, [x29, #-16]
  40c16c:	cbnz	x8, 40c184 <ferror@plt+0x98b4>
  40c170:	ldr	x8, [sp, #8]
  40c174:	ldr	x0, [x8]
  40c178:	ldrb	w1, [sp, #23]
  40c17c:	bl	40b698 <ferror@plt+0x8dc8>
  40c180:	b	40c198 <ferror@plt+0x98c8>
  40c184:	ldr	x8, [sp, #8]
  40c188:	ldr	x0, [x8]
  40c18c:	ldur	x1, [x29, #-16]
  40c190:	ldrb	w2, [sp, #23]
  40c194:	bl	40ba04 <ferror@plt+0x9134>
  40c198:	b	40c1dc <ferror@plt+0x990c>
  40c19c:	ldr	x8, [sp, #8]
  40c1a0:	ldr	x9, [x8]
  40c1a4:	cbnz	x9, 40c1dc <ferror@plt+0x990c>
  40c1a8:	ldur	w8, [x29, #-4]
  40c1ac:	and	w8, w8, #0x1
  40c1b0:	cbnz	w8, 40c1c0 <ferror@plt+0x98f0>
  40c1b4:	ldur	w8, [x29, #-4]
  40c1b8:	and	w8, w8, #0x4
  40c1bc:	cbz	w8, 40c1dc <ferror@plt+0x990c>
  40c1c0:	adrp	x8, 422000 <ferror@plt+0x1f730>
  40c1c4:	ldr	x8, [x8, #4016]
  40c1c8:	ldr	x0, [x8]
  40c1cc:	ldur	w1, [x29, #-8]
  40c1d0:	ldr	x2, [sp, #24]
  40c1d4:	ldrb	w3, [sp, #23]
  40c1d8:	bl	40cf08 <ferror@plt+0xa638>
  40c1dc:	ldp	x29, x30, [sp, #48]
  40c1e0:	add	sp, sp, #0x40
  40c1e4:	ret
  40c1e8:	sub	sp, sp, #0x40
  40c1ec:	stp	x29, x30, [sp, #48]
  40c1f0:	add	x29, sp, #0x30
  40c1f4:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  40c1f8:	add	x8, x8, #0xef8
  40c1fc:	stur	w0, [x29, #-4]
  40c200:	stur	w1, [x29, #-8]
  40c204:	stur	x2, [x29, #-16]
  40c208:	str	x3, [sp, #24]
  40c20c:	strh	w4, [sp, #22]
  40c210:	ldur	w9, [x29, #-4]
  40c214:	and	w9, w9, #0x2
  40c218:	str	x8, [sp, #8]
  40c21c:	cbnz	w9, 40c22c <ferror@plt+0x995c>
  40c220:	ldur	w8, [x29, #-4]
  40c224:	and	w8, w8, #0x4
  40c228:	cbz	w8, 40c26c <ferror@plt+0x999c>
  40c22c:	ldr	x8, [sp, #8]
  40c230:	ldr	x9, [x8]
  40c234:	cbz	x9, 40c26c <ferror@plt+0x999c>
  40c238:	ldur	x8, [x29, #-16]
  40c23c:	cbnz	x8, 40c254 <ferror@plt+0x9984>
  40c240:	ldr	x8, [sp, #8]
  40c244:	ldr	x0, [x8]
  40c248:	ldrh	w1, [sp, #22]
  40c24c:	bl	40b6d0 <ferror@plt+0x8e00>
  40c250:	b	40c268 <ferror@plt+0x9998>
  40c254:	ldr	x8, [sp, #8]
  40c258:	ldr	x0, [x8]
  40c25c:	ldur	x1, [x29, #-16]
  40c260:	ldrh	w2, [sp, #22]
  40c264:	bl	40ba40 <ferror@plt+0x9170>
  40c268:	b	40c2ac <ferror@plt+0x99dc>
  40c26c:	ldr	x8, [sp, #8]
  40c270:	ldr	x9, [x8]
  40c274:	cbnz	x9, 40c2ac <ferror@plt+0x99dc>
  40c278:	ldur	w8, [x29, #-4]
  40c27c:	and	w8, w8, #0x1
  40c280:	cbnz	w8, 40c290 <ferror@plt+0x99c0>
  40c284:	ldur	w8, [x29, #-4]
  40c288:	and	w8, w8, #0x4
  40c28c:	cbz	w8, 40c2ac <ferror@plt+0x99dc>
  40c290:	adrp	x8, 422000 <ferror@plt+0x1f730>
  40c294:	ldr	x8, [x8, #4016]
  40c298:	ldr	x0, [x8]
  40c29c:	ldur	w1, [x29, #-8]
  40c2a0:	ldr	x2, [sp, #24]
  40c2a4:	ldrh	w3, [sp, #22]
  40c2a8:	bl	40cf08 <ferror@plt+0xa638>
  40c2ac:	ldp	x29, x30, [sp, #48]
  40c2b0:	add	sp, sp, #0x40
  40c2b4:	ret
  40c2b8:	sub	sp, sp, #0x40
  40c2bc:	stp	x29, x30, [sp, #48]
  40c2c0:	add	x29, sp, #0x30
  40c2c4:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  40c2c8:	add	x8, x8, #0xef8
  40c2cc:	stur	w0, [x29, #-4]
  40c2d0:	stur	w1, [x29, #-8]
  40c2d4:	stur	x2, [x29, #-16]
  40c2d8:	str	x3, [sp, #24]
  40c2dc:	str	w4, [sp, #20]
  40c2e0:	ldur	w9, [x29, #-4]
  40c2e4:	and	w9, w9, #0x2
  40c2e8:	str	x8, [sp, #8]
  40c2ec:	cbnz	w9, 40c2fc <ferror@plt+0x9a2c>
  40c2f0:	ldur	w8, [x29, #-4]
  40c2f4:	and	w8, w8, #0x4
  40c2f8:	cbz	w8, 40c33c <ferror@plt+0x9a6c>
  40c2fc:	ldr	x8, [sp, #8]
  40c300:	ldr	x9, [x8]
  40c304:	cbz	x9, 40c33c <ferror@plt+0x9a6c>
  40c308:	ldur	x8, [x29, #-16]
  40c30c:	cbnz	x8, 40c324 <ferror@plt+0x9a54>
  40c310:	ldr	x8, [sp, #8]
  40c314:	ldr	x0, [x8]
  40c318:	ldr	w1, [sp, #20]
  40c31c:	bl	40b708 <ferror@plt+0x8e38>
  40c320:	b	40c338 <ferror@plt+0x9a68>
  40c324:	ldr	x8, [sp, #8]
  40c328:	ldr	x0, [x8]
  40c32c:	ldur	x1, [x29, #-16]
  40c330:	ldr	w2, [sp, #20]
  40c334:	bl	40b950 <ferror@plt+0x9080>
  40c338:	b	40c37c <ferror@plt+0x9aac>
  40c33c:	ldr	x8, [sp, #8]
  40c340:	ldr	x9, [x8]
  40c344:	cbnz	x9, 40c37c <ferror@plt+0x9aac>
  40c348:	ldur	w8, [x29, #-4]
  40c34c:	and	w8, w8, #0x1
  40c350:	cbnz	w8, 40c360 <ferror@plt+0x9a90>
  40c354:	ldur	w8, [x29, #-4]
  40c358:	and	w8, w8, #0x4
  40c35c:	cbz	w8, 40c37c <ferror@plt+0x9aac>
  40c360:	adrp	x8, 422000 <ferror@plt+0x1f730>
  40c364:	ldr	x8, [x8, #4016]
  40c368:	ldr	x0, [x8]
  40c36c:	ldur	w1, [x29, #-8]
  40c370:	ldr	x2, [sp, #24]
  40c374:	ldr	w3, [sp, #20]
  40c378:	bl	40cf08 <ferror@plt+0xa638>
  40c37c:	ldp	x29, x30, [sp, #48]
  40c380:	add	sp, sp, #0x40
  40c384:	ret
  40c388:	sub	sp, sp, #0x40
  40c38c:	stp	x29, x30, [sp, #48]
  40c390:	add	x29, sp, #0x30
  40c394:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  40c398:	add	x8, x8, #0xef8
  40c39c:	stur	w0, [x29, #-4]
  40c3a0:	stur	w1, [x29, #-8]
  40c3a4:	stur	x2, [x29, #-16]
  40c3a8:	str	x3, [sp, #24]
  40c3ac:	str	x4, [sp, #16]
  40c3b0:	ldur	w9, [x29, #-4]
  40c3b4:	and	w9, w9, #0x2
  40c3b8:	str	x8, [sp, #8]
  40c3bc:	cbnz	w9, 40c3cc <ferror@plt+0x9afc>
  40c3c0:	ldur	w8, [x29, #-4]
  40c3c4:	and	w8, w8, #0x4
  40c3c8:	cbz	w8, 40c40c <ferror@plt+0x9b3c>
  40c3cc:	ldr	x8, [sp, #8]
  40c3d0:	ldr	x9, [x8]
  40c3d4:	cbz	x9, 40c40c <ferror@plt+0x9b3c>
  40c3d8:	ldur	x8, [x29, #-16]
  40c3dc:	cbnz	x8, 40c3f4 <ferror@plt+0x9b24>
  40c3e0:	ldr	x8, [sp, #8]
  40c3e4:	ldr	x0, [x8]
  40c3e8:	ldr	x1, [sp, #16]
  40c3ec:	bl	40b740 <ferror@plt+0x8e70>
  40c3f0:	b	40c408 <ferror@plt+0x9b38>
  40c3f4:	ldr	x8, [sp, #8]
  40c3f8:	ldr	x0, [x8]
  40c3fc:	ldur	x1, [x29, #-16]
  40c400:	ldr	x2, [sp, #16]
  40c404:	bl	40b98c <ferror@plt+0x90bc>
  40c408:	b	40c44c <ferror@plt+0x9b7c>
  40c40c:	ldr	x8, [sp, #8]
  40c410:	ldr	x9, [x8]
  40c414:	cbnz	x9, 40c44c <ferror@plt+0x9b7c>
  40c418:	ldur	w8, [x29, #-4]
  40c41c:	and	w8, w8, #0x1
  40c420:	cbnz	w8, 40c430 <ferror@plt+0x9b60>
  40c424:	ldur	w8, [x29, #-4]
  40c428:	and	w8, w8, #0x4
  40c42c:	cbz	w8, 40c44c <ferror@plt+0x9b7c>
  40c430:	adrp	x8, 422000 <ferror@plt+0x1f730>
  40c434:	ldr	x8, [x8, #4016]
  40c438:	ldr	x0, [x8]
  40c43c:	ldur	w1, [x29, #-8]
  40c440:	ldr	x2, [sp, #24]
  40c444:	ldr	x3, [sp, #16]
  40c448:	bl	40cf08 <ferror@plt+0xa638>
  40c44c:	ldp	x29, x30, [sp, #48]
  40c450:	add	sp, sp, #0x40
  40c454:	ret
  40c458:	sub	sp, sp, #0x40
  40c45c:	stp	x29, x30, [sp, #48]
  40c460:	add	x29, sp, #0x30
  40c464:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  40c468:	add	x8, x8, #0xef8
  40c46c:	stur	w0, [x29, #-4]
  40c470:	stur	w1, [x29, #-8]
  40c474:	stur	x2, [x29, #-16]
  40c478:	str	x3, [sp, #24]
  40c47c:	str	x4, [sp, #16]
  40c480:	ldur	w9, [x29, #-4]
  40c484:	and	w9, w9, #0x2
  40c488:	str	x8, [sp, #8]
  40c48c:	cbnz	w9, 40c49c <ferror@plt+0x9bcc>
  40c490:	ldur	w8, [x29, #-4]
  40c494:	and	w8, w8, #0x4
  40c498:	cbz	w8, 40c4dc <ferror@plt+0x9c0c>
  40c49c:	ldr	x8, [sp, #8]
  40c4a0:	ldr	x9, [x8]
  40c4a4:	cbz	x9, 40c4dc <ferror@plt+0x9c0c>
  40c4a8:	ldur	x8, [x29, #-16]
  40c4ac:	cbnz	x8, 40c4c4 <ferror@plt+0x9bf4>
  40c4b0:	ldr	x8, [sp, #8]
  40c4b4:	ldr	x0, [x8]
  40c4b8:	ldr	x1, [sp, #16]
  40c4bc:	bl	40b7b0 <ferror@plt+0x8ee0>
  40c4c0:	b	40c4d8 <ferror@plt+0x9c08>
  40c4c4:	ldr	x8, [sp, #8]
  40c4c8:	ldr	x0, [x8]
  40c4cc:	ldur	x1, [x29, #-16]
  40c4d0:	ldr	x2, [sp, #16]
  40c4d4:	bl	40ba7c <ferror@plt+0x91ac>
  40c4d8:	b	40c51c <ferror@plt+0x9c4c>
  40c4dc:	ldr	x8, [sp, #8]
  40c4e0:	ldr	x9, [x8]
  40c4e4:	cbnz	x9, 40c51c <ferror@plt+0x9c4c>
  40c4e8:	ldur	w8, [x29, #-4]
  40c4ec:	and	w8, w8, #0x1
  40c4f0:	cbnz	w8, 40c500 <ferror@plt+0x9c30>
  40c4f4:	ldur	w8, [x29, #-4]
  40c4f8:	and	w8, w8, #0x4
  40c4fc:	cbz	w8, 40c51c <ferror@plt+0x9c4c>
  40c500:	adrp	x8, 422000 <ferror@plt+0x1f730>
  40c504:	ldr	x8, [x8, #4016]
  40c508:	ldr	x0, [x8]
  40c50c:	ldur	w1, [x29, #-8]
  40c510:	ldr	x2, [sp, #24]
  40c514:	ldr	x3, [sp, #16]
  40c518:	bl	40cf08 <ferror@plt+0xa638>
  40c51c:	ldp	x29, x30, [sp, #48]
  40c520:	add	sp, sp, #0x40
  40c524:	ret
  40c528:	sub	sp, sp, #0x40
  40c52c:	stp	x29, x30, [sp, #48]
  40c530:	add	x29, sp, #0x30
  40c534:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  40c538:	add	x8, x8, #0xef8
  40c53c:	stur	w0, [x29, #-4]
  40c540:	stur	w1, [x29, #-8]
  40c544:	stur	x2, [x29, #-16]
  40c548:	str	x3, [sp, #24]
  40c54c:	str	x4, [sp, #16]
  40c550:	ldur	w9, [x29, #-4]
  40c554:	and	w9, w9, #0x2
  40c558:	str	x8, [sp, #8]
  40c55c:	cbnz	w9, 40c56c <ferror@plt+0x9c9c>
  40c560:	ldur	w8, [x29, #-4]
  40c564:	and	w8, w8, #0x4
  40c568:	cbz	w8, 40c5ac <ferror@plt+0x9cdc>
  40c56c:	ldr	x8, [sp, #8]
  40c570:	ldr	x9, [x8]
  40c574:	cbz	x9, 40c5ac <ferror@plt+0x9cdc>
  40c578:	ldur	x8, [x29, #-16]
  40c57c:	cbnz	x8, 40c594 <ferror@plt+0x9cc4>
  40c580:	ldr	x8, [sp, #8]
  40c584:	ldr	x0, [x8]
  40c588:	ldr	x1, [sp, #16]
  40c58c:	bl	40b7e8 <ferror@plt+0x8f18>
  40c590:	b	40c5a8 <ferror@plt+0x9cd8>
  40c594:	ldr	x8, [sp, #8]
  40c598:	ldr	x0, [x8]
  40c59c:	ldur	x1, [x29, #-16]
  40c5a0:	ldr	x2, [sp, #16]
  40c5a4:	bl	40bab8 <ferror@plt+0x91e8>
  40c5a8:	b	40c5ec <ferror@plt+0x9d1c>
  40c5ac:	ldr	x8, [sp, #8]
  40c5b0:	ldr	x9, [x8]
  40c5b4:	cbnz	x9, 40c5ec <ferror@plt+0x9d1c>
  40c5b8:	ldur	w8, [x29, #-4]
  40c5bc:	and	w8, w8, #0x1
  40c5c0:	cbnz	w8, 40c5d0 <ferror@plt+0x9d00>
  40c5c4:	ldur	w8, [x29, #-4]
  40c5c8:	and	w8, w8, #0x4
  40c5cc:	cbz	w8, 40c5ec <ferror@plt+0x9d1c>
  40c5d0:	adrp	x8, 422000 <ferror@plt+0x1f730>
  40c5d4:	ldr	x8, [x8, #4016]
  40c5d8:	ldr	x0, [x8]
  40c5dc:	ldur	w1, [x29, #-8]
  40c5e0:	ldr	x2, [sp, #24]
  40c5e4:	ldr	x3, [sp, #16]
  40c5e8:	bl	40cf08 <ferror@plt+0xa638>
  40c5ec:	ldp	x29, x30, [sp, #48]
  40c5f0:	add	sp, sp, #0x40
  40c5f4:	ret
  40c5f8:	sub	sp, sp, #0x40
  40c5fc:	stp	x29, x30, [sp, #48]
  40c600:	add	x29, sp, #0x30
  40c604:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  40c608:	add	x8, x8, #0xef8
  40c60c:	stur	w0, [x29, #-4]
  40c610:	stur	w1, [x29, #-8]
  40c614:	stur	x2, [x29, #-16]
  40c618:	str	x3, [sp, #24]
  40c61c:	str	d0, [sp, #16]
  40c620:	ldur	w9, [x29, #-4]
  40c624:	and	w9, w9, #0x2
  40c628:	str	x8, [sp, #8]
  40c62c:	cbnz	w9, 40c63c <ferror@plt+0x9d6c>
  40c630:	ldur	w8, [x29, #-4]
  40c634:	and	w8, w8, #0x4
  40c638:	cbz	w8, 40c67c <ferror@plt+0x9dac>
  40c63c:	ldr	x8, [sp, #8]
  40c640:	ldr	x9, [x8]
  40c644:	cbz	x9, 40c67c <ferror@plt+0x9dac>
  40c648:	ldur	x8, [x29, #-16]
  40c64c:	cbnz	x8, 40c664 <ferror@plt+0x9d94>
  40c650:	ldr	x8, [sp, #8]
  40c654:	ldr	x0, [x8]
  40c658:	ldr	d0, [sp, #16]
  40c65c:	bl	40b664 <ferror@plt+0x8d94>
  40c660:	b	40c678 <ferror@plt+0x9da8>
  40c664:	ldr	x8, [sp, #8]
  40c668:	ldr	x0, [x8]
  40c66c:	ldur	x1, [x29, #-16]
  40c670:	ldr	d0, [sp, #16]
  40c674:	bl	40b914 <ferror@plt+0x9044>
  40c678:	b	40c6bc <ferror@plt+0x9dec>
  40c67c:	ldr	x8, [sp, #8]
  40c680:	ldr	x9, [x8]
  40c684:	cbnz	x9, 40c6bc <ferror@plt+0x9dec>
  40c688:	ldur	w8, [x29, #-4]
  40c68c:	and	w8, w8, #0x1
  40c690:	cbnz	w8, 40c6a0 <ferror@plt+0x9dd0>
  40c694:	ldur	w8, [x29, #-4]
  40c698:	and	w8, w8, #0x4
  40c69c:	cbz	w8, 40c6bc <ferror@plt+0x9dec>
  40c6a0:	adrp	x8, 422000 <ferror@plt+0x1f730>
  40c6a4:	ldr	x8, [x8, #4016]
  40c6a8:	ldr	x0, [x8]
  40c6ac:	ldur	w1, [x29, #-8]
  40c6b0:	ldr	x2, [sp, #24]
  40c6b4:	ldr	d0, [sp, #16]
  40c6b8:	bl	40cf08 <ferror@plt+0xa638>
  40c6bc:	ldp	x29, x30, [sp, #48]
  40c6c0:	add	sp, sp, #0x40
  40c6c4:	ret
  40c6c8:	sub	sp, sp, #0x70
  40c6cc:	stp	x29, x30, [sp, #96]
  40c6d0:	add	x29, sp, #0x60
  40c6d4:	mov	x8, #0x40                  	// #64
  40c6d8:	adrp	x2, 412000 <ferror@plt+0xf730>
  40c6dc:	add	x2, x2, #0x334
  40c6e0:	mov	w9, #0x4                   	// #4
  40c6e4:	add	x10, sp, #0x14
  40c6e8:	stur	x0, [x29, #-8]
  40c6ec:	stur	w1, [x29, #-12]
  40c6f0:	ldur	x3, [x29, #-8]
  40c6f4:	mov	x0, x10
  40c6f8:	mov	x1, x8
  40c6fc:	str	w9, [sp, #16]
  40c700:	str	x10, [sp, #8]
  40c704:	bl	402350 <snprintf@plt>
  40c708:	ldur	x1, [x29, #-8]
  40c70c:	ldur	w3, [x29, #-12]
  40c710:	ldr	w9, [sp, #16]
  40c714:	mov	w0, w9
  40c718:	ldr	x2, [sp, #8]
  40c71c:	bl	40c72c <ferror@plt+0x9e5c>
  40c720:	ldp	x29, x30, [sp, #96]
  40c724:	add	sp, sp, #0x70
  40c728:	ret
  40c72c:	sub	sp, sp, #0x30
  40c730:	stp	x29, x30, [sp, #32]
  40c734:	add	x29, sp, #0x20
  40c738:	mov	w8, #0x6                   	// #6
  40c73c:	stur	w0, [x29, #-4]
  40c740:	str	x1, [sp, #16]
  40c744:	str	x2, [sp, #8]
  40c748:	str	w3, [sp, #4]
  40c74c:	ldur	w0, [x29, #-4]
  40c750:	ldr	x2, [sp, #16]
  40c754:	ldr	x3, [sp, #8]
  40c758:	ldr	w4, [sp, #4]
  40c75c:	mov	w1, w8
  40c760:	bl	40c2b8 <ferror@plt+0x99e8>
  40c764:	ldp	x29, x30, [sp, #32]
  40c768:	add	sp, sp, #0x30
  40c76c:	ret
  40c770:	sub	sp, sp, #0x70
  40c774:	stp	x29, x30, [sp, #96]
  40c778:	add	x29, sp, #0x60
  40c77c:	mov	x8, #0x40                  	// #64
  40c780:	adrp	x2, 412000 <ferror@plt+0xf730>
  40c784:	add	x2, x2, #0x33b
  40c788:	mov	w9, #0x4                   	// #4
  40c78c:	add	x10, sp, #0x10
  40c790:	stur	x0, [x29, #-8]
  40c794:	stur	x1, [x29, #-16]
  40c798:	ldur	x3, [x29, #-8]
  40c79c:	mov	x0, x10
  40c7a0:	mov	x1, x8
  40c7a4:	str	w9, [sp, #12]
  40c7a8:	str	x10, [sp]
  40c7ac:	bl	402350 <snprintf@plt>
  40c7b0:	ldur	x1, [x29, #-8]
  40c7b4:	ldur	x3, [x29, #-16]
  40c7b8:	ldr	w9, [sp, #12]
  40c7bc:	mov	w0, w9
  40c7c0:	ldr	x2, [sp]
  40c7c4:	bl	40c7d4 <ferror@plt+0x9f04>
  40c7c8:	ldp	x29, x30, [sp, #96]
  40c7cc:	add	sp, sp, #0x70
  40c7d0:	ret
  40c7d4:	sub	sp, sp, #0x30
  40c7d8:	stp	x29, x30, [sp, #32]
  40c7dc:	add	x29, sp, #0x20
  40c7e0:	mov	w8, #0x6                   	// #6
  40c7e4:	stur	w0, [x29, #-4]
  40c7e8:	str	x1, [sp, #16]
  40c7ec:	str	x2, [sp, #8]
  40c7f0:	str	x3, [sp]
  40c7f4:	ldur	w0, [x29, #-4]
  40c7f8:	ldr	x2, [sp, #16]
  40c7fc:	ldr	x3, [sp, #8]
  40c800:	ldr	x4, [sp]
  40c804:	mov	w1, w8
  40c808:	bl	40c818 <ferror@plt+0x9f48>
  40c80c:	ldp	x29, x30, [sp, #32]
  40c810:	add	sp, sp, #0x30
  40c814:	ret
  40c818:	sub	sp, sp, #0x40
  40c81c:	stp	x29, x30, [sp, #48]
  40c820:	add	x29, sp, #0x30
  40c824:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  40c828:	add	x8, x8, #0xef8
  40c82c:	stur	w0, [x29, #-4]
  40c830:	stur	w1, [x29, #-8]
  40c834:	stur	x2, [x29, #-16]
  40c838:	str	x3, [sp, #24]
  40c83c:	str	x4, [sp, #16]
  40c840:	ldur	w9, [x29, #-4]
  40c844:	and	w9, w9, #0x2
  40c848:	str	x8, [sp, #8]
  40c84c:	cbnz	w9, 40c85c <ferror@plt+0x9f8c>
  40c850:	ldur	w8, [x29, #-4]
  40c854:	and	w8, w8, #0x4
  40c858:	cbz	w8, 40c8c8 <ferror@plt+0x9ff8>
  40c85c:	ldr	x8, [sp, #8]
  40c860:	ldr	x9, [x8]
  40c864:	cbz	x9, 40c8c8 <ferror@plt+0x9ff8>
  40c868:	ldur	x8, [x29, #-16]
  40c86c:	cbz	x8, 40c88c <ferror@plt+0x9fbc>
  40c870:	ldr	x8, [sp, #16]
  40c874:	cbnz	x8, 40c88c <ferror@plt+0x9fbc>
  40c878:	ldr	x8, [sp, #8]
  40c87c:	ldr	x0, [x8]
  40c880:	ldur	x1, [x29, #-16]
  40c884:	bl	40b034 <ferror@plt+0x8764>
  40c888:	b	40c8c4 <ferror@plt+0x9ff4>
  40c88c:	ldur	x8, [x29, #-16]
  40c890:	cbnz	x8, 40c8b0 <ferror@plt+0x9fe0>
  40c894:	ldr	x8, [sp, #16]
  40c898:	cbz	x8, 40c8b0 <ferror@plt+0x9fe0>
  40c89c:	ldr	x8, [sp, #8]
  40c8a0:	ldr	x0, [x8]
  40c8a4:	ldr	x1, [sp, #16]
  40c8a8:	bl	40b5b0 <ferror@plt+0x8ce0>
  40c8ac:	b	40c8c4 <ferror@plt+0x9ff4>
  40c8b0:	ldr	x8, [sp, #8]
  40c8b4:	ldr	x0, [x8]
  40c8b8:	ldur	x1, [x29, #-16]
  40c8bc:	ldr	x2, [sp, #16]
  40c8c0:	bl	40b890 <ferror@plt+0x8fc0>
  40c8c4:	b	40c908 <ferror@plt+0xa038>
  40c8c8:	ldr	x8, [sp, #8]
  40c8cc:	ldr	x9, [x8]
  40c8d0:	cbnz	x9, 40c908 <ferror@plt+0xa038>
  40c8d4:	ldur	w8, [x29, #-4]
  40c8d8:	and	w8, w8, #0x1
  40c8dc:	cbnz	w8, 40c8ec <ferror@plt+0xa01c>
  40c8e0:	ldur	w8, [x29, #-4]
  40c8e4:	and	w8, w8, #0x4
  40c8e8:	cbz	w8, 40c908 <ferror@plt+0xa038>
  40c8ec:	adrp	x8, 422000 <ferror@plt+0x1f730>
  40c8f0:	ldr	x8, [x8, #4016]
  40c8f4:	ldr	x0, [x8]
  40c8f8:	ldur	w1, [x29, #-8]
  40c8fc:	ldr	x2, [sp, #24]
  40c900:	ldr	x3, [sp, #16]
  40c904:	bl	40cf08 <ferror@plt+0xa638>
  40c908:	ldp	x29, x30, [sp, #48]
  40c90c:	add	sp, sp, #0x40
  40c910:	ret
  40c914:	sub	sp, sp, #0x40
  40c918:	stp	x29, x30, [sp, #48]
  40c91c:	add	x29, sp, #0x30
  40c920:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  40c924:	add	x8, x8, #0xef8
  40c928:	mov	w9, #0x1                   	// #1
  40c92c:	stur	w0, [x29, #-4]
  40c930:	stur	w1, [x29, #-8]
  40c934:	stur	x2, [x29, #-16]
  40c938:	str	x3, [sp, #24]
  40c93c:	and	w9, w4, w9
  40c940:	strb	w9, [sp, #23]
  40c944:	ldur	w9, [x29, #-4]
  40c948:	and	w9, w9, #0x2
  40c94c:	str	x8, [sp, #8]
  40c950:	cbnz	w9, 40c960 <ferror@plt+0xa090>
  40c954:	ldur	w8, [x29, #-4]
  40c958:	and	w8, w8, #0x4
  40c95c:	cbz	w8, 40c9a8 <ferror@plt+0xa0d8>
  40c960:	ldr	x8, [sp, #8]
  40c964:	ldr	x9, [x8]
  40c968:	cbz	x9, 40c9a8 <ferror@plt+0xa0d8>
  40c96c:	ldur	x8, [x29, #-16]
  40c970:	cbz	x8, 40c990 <ferror@plt+0xa0c0>
  40c974:	ldr	x8, [sp, #8]
  40c978:	ldr	x0, [x8]
  40c97c:	ldur	x1, [x29, #-16]
  40c980:	ldrb	w9, [sp, #23]
  40c984:	and	w2, w9, #0x1
  40c988:	bl	40b8cc <ferror@plt+0x8ffc>
  40c98c:	b	40c9a4 <ferror@plt+0xa0d4>
  40c990:	ldr	x8, [sp, #8]
  40c994:	ldr	x0, [x8]
  40c998:	ldrb	w9, [sp, #23]
  40c99c:	and	w1, w9, #0x1
  40c9a0:	bl	40b5e4 <ferror@plt+0x8d14>
  40c9a4:	b	40ca00 <ferror@plt+0xa130>
  40c9a8:	ldr	x8, [sp, #8]
  40c9ac:	ldr	x9, [x8]
  40c9b0:	cbnz	x9, 40ca00 <ferror@plt+0xa130>
  40c9b4:	ldur	w8, [x29, #-4]
  40c9b8:	and	w8, w8, #0x1
  40c9bc:	cbnz	w8, 40c9cc <ferror@plt+0xa0fc>
  40c9c0:	ldur	w8, [x29, #-4]
  40c9c4:	and	w8, w8, #0x4
  40c9c8:	cbz	w8, 40ca00 <ferror@plt+0xa130>
  40c9cc:	adrp	x8, 422000 <ferror@plt+0x1f730>
  40c9d0:	ldr	x8, [x8, #4016]
  40c9d4:	ldr	x0, [x8]
  40c9d8:	ldur	w1, [x29, #-8]
  40c9dc:	ldr	x2, [sp, #24]
  40c9e0:	ldrb	w9, [sp, #23]
  40c9e4:	adrp	x8, 412000 <ferror@plt+0xf730>
  40c9e8:	add	x8, x8, #0x2c3
  40c9ec:	adrp	x10, 412000 <ferror@plt+0xf730>
  40c9f0:	add	x10, x10, #0x2be
  40c9f4:	tst	w9, #0x1
  40c9f8:	csel	x3, x10, x8, ne  // ne = any
  40c9fc:	bl	40cf08 <ferror@plt+0xa638>
  40ca00:	ldp	x29, x30, [sp, #48]
  40ca04:	add	sp, sp, #0x40
  40ca08:	ret
  40ca0c:	sub	sp, sp, #0x80
  40ca10:	stp	x29, x30, [sp, #112]
  40ca14:	add	x29, sp, #0x70
  40ca18:	stur	w0, [x29, #-4]
  40ca1c:	stur	w1, [x29, #-8]
  40ca20:	stur	x2, [x29, #-16]
  40ca24:	stur	x3, [x29, #-24]
  40ca28:	stur	x4, [x29, #-32]
  40ca2c:	ldur	w8, [x29, #-4]
  40ca30:	and	w8, w8, #0x2
  40ca34:	cbnz	w8, 40ca44 <ferror@plt+0xa174>
  40ca38:	ldur	w8, [x29, #-4]
  40ca3c:	and	w8, w8, #0x4
  40ca40:	cbz	w8, 40ca94 <ferror@plt+0xa1c4>
  40ca44:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  40ca48:	add	x8, x8, #0xef8
  40ca4c:	ldr	x8, [x8]
  40ca50:	cbz	x8, 40ca94 <ferror@plt+0xa1c4>
  40ca54:	ldur	x3, [x29, #-32]
  40ca58:	add	x8, sp, #0x10
  40ca5c:	mov	x0, x8
  40ca60:	mov	x1, #0x40                  	// #64
  40ca64:	adrp	x2, 412000 <ferror@plt+0xf730>
  40ca68:	add	x2, x2, #0x342
  40ca6c:	str	x8, [sp, #8]
  40ca70:	bl	402350 <snprintf@plt>
  40ca74:	ldur	x1, [x29, #-16]
  40ca78:	mov	w9, #0x2                   	// #2
  40ca7c:	mov	w0, w9
  40ca80:	mov	x8, xzr
  40ca84:	mov	x2, x8
  40ca88:	ldr	x3, [sp, #8]
  40ca8c:	bl	40c7d4 <ferror@plt+0x9f04>
  40ca90:	b	40cad8 <ferror@plt+0xa208>
  40ca94:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  40ca98:	add	x8, x8, #0xef8
  40ca9c:	ldr	x8, [x8]
  40caa0:	cbnz	x8, 40cad8 <ferror@plt+0xa208>
  40caa4:	ldur	w8, [x29, #-4]
  40caa8:	and	w8, w8, #0x1
  40caac:	cbnz	w8, 40cabc <ferror@plt+0xa1ec>
  40cab0:	ldur	w8, [x29, #-4]
  40cab4:	and	w8, w8, #0x4
  40cab8:	cbz	w8, 40cad8 <ferror@plt+0xa208>
  40cabc:	adrp	x8, 422000 <ferror@plt+0x1f730>
  40cac0:	ldr	x8, [x8, #4016]
  40cac4:	ldr	x0, [x8]
  40cac8:	ldur	w1, [x29, #-8]
  40cacc:	ldur	x2, [x29, #-24]
  40cad0:	ldur	x3, [x29, #-32]
  40cad4:	bl	40cf08 <ferror@plt+0xa638>
  40cad8:	ldp	x29, x30, [sp, #112]
  40cadc:	add	sp, sp, #0x80
  40cae0:	ret
  40cae4:	sub	sp, sp, #0x80
  40cae8:	stp	x29, x30, [sp, #112]
  40caec:	add	x29, sp, #0x70
  40caf0:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  40caf4:	add	x8, x8, #0xef8
  40caf8:	stur	w0, [x29, #-4]
  40cafc:	stur	w1, [x29, #-8]
  40cb00:	stur	x2, [x29, #-16]
  40cb04:	stur	x3, [x29, #-24]
  40cb08:	stur	w4, [x29, #-28]
  40cb0c:	ldur	w9, [x29, #-4]
  40cb10:	and	w9, w9, #0x2
  40cb14:	str	x8, [sp, #8]
  40cb18:	cbnz	w9, 40cb28 <ferror@plt+0xa258>
  40cb1c:	ldur	w8, [x29, #-4]
  40cb20:	and	w8, w8, #0x4
  40cb24:	cbz	w8, 40cb80 <ferror@plt+0xa2b0>
  40cb28:	ldr	x8, [sp, #8]
  40cb2c:	ldr	x9, [x8]
  40cb30:	cbz	x9, 40cb80 <ferror@plt+0xa2b0>
  40cb34:	ldur	w3, [x29, #-28]
  40cb38:	add	x0, sp, #0x14
  40cb3c:	mov	x1, #0x40                  	// #64
  40cb40:	adrp	x2, 412000 <ferror@plt+0xf730>
  40cb44:	add	x2, x2, #0x277
  40cb48:	bl	402350 <snprintf@plt>
  40cb4c:	ldur	x8, [x29, #-16]
  40cb50:	cbz	x8, 40cb6c <ferror@plt+0xa29c>
  40cb54:	ldr	x8, [sp, #8]
  40cb58:	ldr	x0, [x8]
  40cb5c:	ldur	x1, [x29, #-16]
  40cb60:	add	x2, sp, #0x14
  40cb64:	bl	40b890 <ferror@plt+0x8fc0>
  40cb68:	b	40cb7c <ferror@plt+0xa2ac>
  40cb6c:	ldr	x8, [sp, #8]
  40cb70:	ldr	x0, [x8]
  40cb74:	add	x1, sp, #0x14
  40cb78:	bl	40b5b0 <ferror@plt+0x8ce0>
  40cb7c:	b	40cbc0 <ferror@plt+0xa2f0>
  40cb80:	ldr	x8, [sp, #8]
  40cb84:	ldr	x9, [x8]
  40cb88:	cbnz	x9, 40cbc0 <ferror@plt+0xa2f0>
  40cb8c:	ldur	w8, [x29, #-4]
  40cb90:	and	w8, w8, #0x1
  40cb94:	cbnz	w8, 40cba4 <ferror@plt+0xa2d4>
  40cb98:	ldur	w8, [x29, #-4]
  40cb9c:	and	w8, w8, #0x4
  40cba0:	cbz	w8, 40cbc0 <ferror@plt+0xa2f0>
  40cba4:	adrp	x8, 422000 <ferror@plt+0x1f730>
  40cba8:	ldr	x8, [x8, #4016]
  40cbac:	ldr	x0, [x8]
  40cbb0:	ldur	w1, [x29, #-8]
  40cbb4:	ldur	x2, [x29, #-24]
  40cbb8:	ldur	w3, [x29, #-28]
  40cbbc:	bl	40cf08 <ferror@plt+0xa638>
  40cbc0:	ldp	x29, x30, [sp, #112]
  40cbc4:	add	sp, sp, #0x80
  40cbc8:	ret
  40cbcc:	sub	sp, sp, #0x40
  40cbd0:	stp	x29, x30, [sp, #48]
  40cbd4:	add	x29, sp, #0x30
  40cbd8:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  40cbdc:	add	x8, x8, #0xef8
  40cbe0:	stur	w0, [x29, #-4]
  40cbe4:	stur	w1, [x29, #-8]
  40cbe8:	stur	x2, [x29, #-16]
  40cbec:	str	x3, [sp, #24]
  40cbf0:	str	x4, [sp, #16]
  40cbf4:	ldur	w9, [x29, #-4]
  40cbf8:	and	w9, w9, #0x2
  40cbfc:	str	x8, [sp, #8]
  40cc00:	cbnz	w9, 40cc10 <ferror@plt+0xa340>
  40cc04:	ldur	w8, [x29, #-4]
  40cc08:	and	w8, w8, #0x4
  40cc0c:	cbz	w8, 40cc48 <ferror@plt+0xa378>
  40cc10:	ldr	x8, [sp, #8]
  40cc14:	ldr	x9, [x8]
  40cc18:	cbz	x9, 40cc48 <ferror@plt+0xa378>
  40cc1c:	ldur	x8, [x29, #-16]
  40cc20:	cbz	x8, 40cc38 <ferror@plt+0xa368>
  40cc24:	ldr	x8, [sp, #8]
  40cc28:	ldr	x0, [x8]
  40cc2c:	ldur	x1, [x29, #-16]
  40cc30:	bl	40bb6c <ferror@plt+0x929c>
  40cc34:	b	40cc44 <ferror@plt+0xa374>
  40cc38:	ldr	x8, [sp, #8]
  40cc3c:	ldr	x0, [x8]
  40cc40:	bl	40b638 <ferror@plt+0x8d68>
  40cc44:	b	40cc88 <ferror@plt+0xa3b8>
  40cc48:	ldr	x8, [sp, #8]
  40cc4c:	ldr	x9, [x8]
  40cc50:	cbnz	x9, 40cc88 <ferror@plt+0xa3b8>
  40cc54:	ldur	w8, [x29, #-4]
  40cc58:	and	w8, w8, #0x1
  40cc5c:	cbnz	w8, 40cc6c <ferror@plt+0xa39c>
  40cc60:	ldur	w8, [x29, #-4]
  40cc64:	and	w8, w8, #0x4
  40cc68:	cbz	w8, 40cc88 <ferror@plt+0xa3b8>
  40cc6c:	adrp	x8, 422000 <ferror@plt+0x1f730>
  40cc70:	ldr	x8, [x8, #4016]
  40cc74:	ldr	x0, [x8]
  40cc78:	ldur	w1, [x29, #-8]
  40cc7c:	ldr	x2, [sp, #24]
  40cc80:	ldr	x3, [sp, #16]
  40cc84:	bl	40cf08 <ferror@plt+0xa638>
  40cc88:	ldp	x29, x30, [sp, #48]
  40cc8c:	add	sp, sp, #0x40
  40cc90:	ret
  40cc94:	stp	x29, x30, [sp, #-16]!
  40cc98:	mov	x29, sp
  40cc9c:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  40cca0:	add	x8, x8, #0xef8
  40cca4:	ldr	x8, [x8]
  40cca8:	cbnz	x8, 40ccc4 <ferror@plt+0xa3f4>
  40ccac:	adrp	x8, 422000 <ferror@plt+0x1f730>
  40ccb0:	ldr	x8, [x8, #4048]
  40ccb4:	ldr	x1, [x8]
  40ccb8:	adrp	x0, 411000 <ferror@plt+0xe730>
  40ccbc:	add	x0, x0, #0xe84
  40ccc0:	bl	402820 <printf@plt>
  40ccc4:	ldp	x29, x30, [sp], #16
  40ccc8:	ret
  40cccc:	sub	sp, sp, #0x20
  40ccd0:	stp	x29, x30, [sp, #16]
  40ccd4:	add	x29, sp, #0x10
  40ccd8:	str	w0, [sp, #8]
  40ccdc:	str	w1, [sp, #4]
  40cce0:	ldr	w8, [sp, #4]
  40cce4:	cbnz	w8, 40ccf0 <ferror@plt+0xa420>
  40cce8:	ldr	w8, [sp, #8]
  40ccec:	cbnz	w8, 40cd00 <ferror@plt+0xa430>
  40ccf0:	mov	w8, wzr
  40ccf4:	and	w8, w8, #0x1
  40ccf8:	sturb	w8, [x29, #-1]
  40ccfc:	b	40cd44 <ferror@plt+0xa474>
  40cd00:	ldr	w8, [sp, #8]
  40cd04:	cmp	w8, #0x2
  40cd08:	b.eq	40cd24 <ferror@plt+0xa454>  // b.none
  40cd0c:	adrp	x8, 422000 <ferror@plt+0x1f730>
  40cd10:	ldr	x8, [x8, #4016]
  40cd14:	ldr	x0, [x8]
  40cd18:	bl	402360 <fileno@plt>
  40cd1c:	bl	402760 <isatty@plt>
  40cd20:	cbz	w0, 40cd38 <ferror@plt+0xa468>
  40cd24:	bl	40cd58 <ferror@plt+0xa488>
  40cd28:	mov	w8, #0x1                   	// #1
  40cd2c:	and	w8, w8, #0x1
  40cd30:	sturb	w8, [x29, #-1]
  40cd34:	b	40cd44 <ferror@plt+0xa474>
  40cd38:	mov	w8, wzr
  40cd3c:	and	w8, w8, #0x1
  40cd40:	sturb	w8, [x29, #-1]
  40cd44:	ldurb	w8, [x29, #-1]
  40cd48:	and	w0, w8, #0x1
  40cd4c:	ldp	x29, x30, [sp, #16]
  40cd50:	add	sp, sp, #0x20
  40cd54:	ret
  40cd58:	stp	x29, x30, [sp, #-16]!
  40cd5c:	mov	x29, sp
  40cd60:	mov	w8, #0x1                   	// #1
  40cd64:	adrp	x9, 427000 <stdout@@GLIBC_2.17+0x3b50>
  40cd68:	add	x9, x9, #0xf00
  40cd6c:	str	w8, [x9]
  40cd70:	bl	40d17c <ferror@plt+0xa8ac>
  40cd74:	ldp	x29, x30, [sp], #16
  40cd78:	ret
  40cd7c:	stp	x29, x30, [sp, #-16]!
  40cd80:	mov	x29, sp
  40cd84:	sub	sp, sp, #0x50
  40cd88:	stur	x0, [x29, #-16]
  40cd8c:	stur	x1, [x29, #-24]
  40cd90:	ldur	x8, [x29, #-24]
  40cd94:	cbnz	x8, 40cda8 <ferror@plt+0xa4d8>
  40cd98:	mov	w8, wzr
  40cd9c:	and	w8, w8, #0x1
  40cda0:	sturb	w8, [x29, #-1]
  40cda4:	b	40cef4 <ferror@plt+0xa624>
  40cda8:	ldur	x8, [x29, #-16]
  40cdac:	stur	x8, [x29, #-48]
  40cdb0:	ldur	x0, [x29, #-48]
  40cdb4:	bl	402210 <strlen@plt>
  40cdb8:	mov	x8, #0x1                   	// #1
  40cdbc:	add	x9, x0, #0x1
  40cdc0:	stur	x9, [x29, #-56]
  40cdc4:	ldur	x9, [x29, #-56]
  40cdc8:	mul	x8, x9, x8
  40cdcc:	add	x8, x8, #0xf
  40cdd0:	and	x8, x8, #0xfffffffffffffff0
  40cdd4:	mov	x9, sp
  40cdd8:	subs	x8, x9, x8
  40cddc:	mov	sp, x8
  40cde0:	stur	x8, [x29, #-64]
  40cde4:	ldur	x8, [x29, #-64]
  40cde8:	ldur	x1, [x29, #-48]
  40cdec:	ldur	x2, [x29, #-56]
  40cdf0:	mov	x0, x8
  40cdf4:	stur	x8, [x29, #-80]
  40cdf8:	bl	4021e0 <memcpy@plt>
  40cdfc:	ldur	x8, [x29, #-80]
  40ce00:	stur	x8, [x29, #-72]
  40ce04:	ldur	x9, [x29, #-72]
  40ce08:	stur	x9, [x29, #-32]
  40ce0c:	ldur	x0, [x29, #-32]
  40ce10:	mov	w1, #0x3d                  	// #61
  40ce14:	bl	4027c0 <strchrnul@plt>
  40ce18:	stur	x0, [x29, #-40]
  40ce1c:	ldur	x8, [x29, #-40]
  40ce20:	ldrb	w10, [x8]
  40ce24:	cbz	w10, 40ce3c <ferror@plt+0xa56c>
  40ce28:	ldur	x8, [x29, #-40]
  40ce2c:	add	x9, x8, #0x1
  40ce30:	stur	x9, [x29, #-40]
  40ce34:	mov	w10, #0x0                   	// #0
  40ce38:	strb	w10, [x8]
  40ce3c:	ldur	x0, [x29, #-32]
  40ce40:	adrp	x1, 412000 <ferror@plt+0xf730>
  40ce44:	add	x1, x1, #0x354
  40ce48:	bl	40766c <ferror@plt+0x4d9c>
  40ce4c:	tbnz	w0, #0, 40ce54 <ferror@plt+0xa584>
  40ce50:	b	40ce64 <ferror@plt+0xa594>
  40ce54:	mov	w8, wzr
  40ce58:	and	w8, w8, #0x1
  40ce5c:	sturb	w8, [x29, #-1]
  40ce60:	b	40cef4 <ferror@plt+0xa624>
  40ce64:	ldur	x8, [x29, #-40]
  40ce68:	ldrb	w9, [x8]
  40ce6c:	cbz	w9, 40ce84 <ferror@plt+0xa5b4>
  40ce70:	ldur	x0, [x29, #-40]
  40ce74:	adrp	x1, 412000 <ferror@plt+0xf730>
  40ce78:	add	x1, x1, #0x35b
  40ce7c:	bl	4025f0 <strcmp@plt>
  40ce80:	cbnz	w0, 40ce94 <ferror@plt+0xa5c4>
  40ce84:	ldur	x8, [x29, #-24]
  40ce88:	mov	w9, #0x2                   	// #2
  40ce8c:	str	w9, [x8]
  40ce90:	b	40cee8 <ferror@plt+0xa618>
  40ce94:	ldur	x0, [x29, #-40]
  40ce98:	adrp	x1, 412000 <ferror@plt+0xf730>
  40ce9c:	add	x1, x1, #0x362
  40cea0:	bl	4025f0 <strcmp@plt>
  40cea4:	cbnz	w0, 40ceb8 <ferror@plt+0xa5e8>
  40cea8:	ldur	x8, [x29, #-24]
  40ceac:	mov	w9, #0x1                   	// #1
  40ceb0:	str	w9, [x8]
  40ceb4:	b	40cee8 <ferror@plt+0xa618>
  40ceb8:	ldur	x0, [x29, #-40]
  40cebc:	adrp	x1, 412000 <ferror@plt+0xf730>
  40cec0:	add	x1, x1, #0x367
  40cec4:	bl	4025f0 <strcmp@plt>
  40cec8:	cbnz	w0, 40ced8 <ferror@plt+0xa608>
  40cecc:	ldur	x8, [x29, #-24]
  40ced0:	str	wzr, [x8]
  40ced4:	b	40cee8 <ferror@plt+0xa618>
  40ced8:	mov	w8, wzr
  40cedc:	and	w8, w8, #0x1
  40cee0:	sturb	w8, [x29, #-1]
  40cee4:	b	40cef4 <ferror@plt+0xa624>
  40cee8:	mov	w8, #0x1                   	// #1
  40ceec:	and	w8, w8, #0x1
  40cef0:	sturb	w8, [x29, #-1]
  40cef4:	ldurb	w8, [x29, #-1]
  40cef8:	and	w0, w8, #0x1
  40cefc:	mov	sp, x29
  40cf00:	ldp	x29, x30, [sp], #16
  40cf04:	ret
  40cf08:	sub	sp, sp, #0x170
  40cf0c:	stp	x29, x30, [sp, #336]
  40cf10:	str	x28, [sp, #352]
  40cf14:	add	x29, sp, #0x150
  40cf18:	str	q7, [sp, #144]
  40cf1c:	str	q6, [sp, #128]
  40cf20:	str	q5, [sp, #112]
  40cf24:	str	q4, [sp, #96]
  40cf28:	str	q3, [sp, #80]
  40cf2c:	str	q2, [sp, #64]
  40cf30:	str	q1, [sp, #48]
  40cf34:	str	q0, [sp, #32]
  40cf38:	str	x7, [sp, #200]
  40cf3c:	str	x6, [sp, #192]
  40cf40:	str	x5, [sp, #184]
  40cf44:	str	x4, [sp, #176]
  40cf48:	str	x3, [sp, #168]
  40cf4c:	stur	x0, [x29, #-8]
  40cf50:	stur	w1, [x29, #-12]
  40cf54:	stur	x2, [x29, #-24]
  40cf58:	mov	w8, wzr
  40cf5c:	stur	w8, [x29, #-28]
  40cf60:	mov	w8, #0xffffff80            	// #-128
  40cf64:	stur	w8, [x29, #-36]
  40cf68:	mov	w8, #0xffffffd8            	// #-40
  40cf6c:	stur	w8, [x29, #-40]
  40cf70:	add	x9, sp, #0x20
  40cf74:	add	x9, x9, #0x80
  40cf78:	stur	x9, [x29, #-48]
  40cf7c:	add	x9, sp, #0xa8
  40cf80:	add	x9, x9, #0x28
  40cf84:	stur	x9, [x29, #-56]
  40cf88:	add	x9, x29, #0x20
  40cf8c:	stur	x9, [x29, #-64]
  40cf90:	adrp	x9, 427000 <stdout@@GLIBC_2.17+0x3b50>
  40cf94:	ldr	w8, [x9, #3840]
  40cf98:	cbz	w8, 40cfb0 <ferror@plt+0xa6e0>
  40cf9c:	b	40cfa0 <ferror@plt+0xa6d0>
  40cfa0:	ldur	w8, [x29, #-12]
  40cfa4:	subs	w8, w8, #0x6
  40cfa8:	b.ne	40cfd8 <ferror@plt+0xa708>  // b.any
  40cfac:	b	40cfb0 <ferror@plt+0xa6e0>
  40cfb0:	ldur	x0, [x29, #-8]
  40cfb4:	ldur	x1, [x29, #-24]
  40cfb8:	ldur	q0, [x29, #-64]
  40cfbc:	ldur	q1, [x29, #-48]
  40cfc0:	stur	q1, [x29, #-80]
  40cfc4:	stur	q0, [x29, #-96]
  40cfc8:	sub	x2, x29, #0x60
  40cfcc:	bl	402810 <vfprintf@plt>
  40cfd0:	stur	w0, [x29, #-28]
  40cfd4:	b	40d0b0 <ferror@plt+0xa7e0>
  40cfd8:	ldur	x8, [x29, #-8]
  40cfdc:	adrp	x9, 427000 <stdout@@GLIBC_2.17+0x3b50>
  40cfe0:	ldr	w10, [x9, #3844]
  40cfe4:	str	x8, [sp, #24]
  40cfe8:	cbz	w10, 40d00c <ferror@plt+0xa73c>
  40cfec:	b	40cff0 <ferror@plt+0xa720>
  40cff0:	ldur	w8, [x29, #-12]
  40cff4:	mov	w9, w8
  40cff8:	adrp	x10, 423000 <ferror@plt+0x20730>
  40cffc:	add	x10, x10, #0x458
  40d000:	ldr	w8, [x10, x9, lsl #2]
  40d004:	str	w8, [sp, #20]
  40d008:	b	40d028 <ferror@plt+0xa758>
  40d00c:	ldur	w8, [x29, #-12]
  40d010:	mov	w9, w8
  40d014:	adrp	x10, 423000 <ferror@plt+0x20730>
  40d018:	add	x10, x10, #0x474
  40d01c:	ldr	w8, [x10, x9, lsl #2]
  40d020:	str	w8, [sp, #20]
  40d024:	b	40d028 <ferror@plt+0xa758>
  40d028:	ldr	w8, [sp, #20]
  40d02c:	adrp	x9, 422000 <ferror@plt+0x1f730>
  40d030:	add	x9, x9, #0xd10
  40d034:	ldr	x2, [x9, w8, uxtw #3]
  40d038:	adrp	x10, 411000 <ferror@plt+0xe730>
  40d03c:	add	x10, x10, #0xe84
  40d040:	ldr	x0, [sp, #24]
  40d044:	mov	x1, x10
  40d048:	str	x9, [sp, #8]
  40d04c:	str	x10, [sp]
  40d050:	bl	402890 <fprintf@plt>
  40d054:	ldur	w8, [x29, #-28]
  40d058:	add	w8, w8, w0
  40d05c:	stur	w8, [x29, #-28]
  40d060:	ldur	x0, [x29, #-8]
  40d064:	ldur	x1, [x29, #-24]
  40d068:	ldur	q0, [x29, #-64]
  40d06c:	ldur	q1, [x29, #-48]
  40d070:	stur	q1, [x29, #-112]
  40d074:	stur	q0, [x29, #-128]
  40d078:	sub	x2, x29, #0x80
  40d07c:	bl	402810 <vfprintf@plt>
  40d080:	ldur	w8, [x29, #-28]
  40d084:	add	w8, w8, w0
  40d088:	stur	w8, [x29, #-28]
  40d08c:	ldur	x0, [x29, #-8]
  40d090:	ldr	x9, [sp, #8]
  40d094:	ldr	x2, [x9, #112]
  40d098:	ldr	x1, [sp]
  40d09c:	bl	402890 <fprintf@plt>
  40d0a0:	ldur	w8, [x29, #-28]
  40d0a4:	add	w8, w8, w0
  40d0a8:	stur	w8, [x29, #-28]
  40d0ac:	b	40d0b0 <ferror@plt+0xa7e0>
  40d0b0:	ldur	w0, [x29, #-28]
  40d0b4:	ldr	x28, [sp, #352]
  40d0b8:	ldp	x29, x30, [sp, #336]
  40d0bc:	add	sp, sp, #0x170
  40d0c0:	ret
  40d0c4:	sub	sp, sp, #0x10
  40d0c8:	strb	w0, [sp, #11]
  40d0cc:	ldrb	w8, [sp, #11]
  40d0d0:	cmp	w8, #0x2
  40d0d4:	str	w8, [sp, #4]
  40d0d8:	b.eq	40d0f0 <ferror@plt+0xa820>  // b.none
  40d0dc:	b	40d0e0 <ferror@plt+0xa810>
  40d0e0:	ldr	w8, [sp, #4]
  40d0e4:	cmp	w8, #0xa
  40d0e8:	b.eq	40d0fc <ferror@plt+0xa82c>  // b.none
  40d0ec:	b	40d108 <ferror@plt+0xa838>
  40d0f0:	mov	w8, #0x2                   	// #2
  40d0f4:	str	w8, [sp, #12]
  40d0f8:	b	40d110 <ferror@plt+0xa840>
  40d0fc:	mov	w8, #0x3                   	// #3
  40d100:	str	w8, [sp, #12]
  40d104:	b	40d110 <ferror@plt+0xa840>
  40d108:	mov	w8, #0x6                   	// #6
  40d10c:	str	w8, [sp, #12]
  40d110:	ldr	w0, [sp, #12]
  40d114:	add	sp, sp, #0x10
  40d118:	ret
  40d11c:	sub	sp, sp, #0x10
  40d120:	strb	w0, [sp, #11]
  40d124:	ldrb	w8, [sp, #11]
  40d128:	cmp	w8, #0x2
  40d12c:	str	w8, [sp, #4]
  40d130:	b.eq	40d15c <ferror@plt+0xa88c>  // b.none
  40d134:	b	40d138 <ferror@plt+0xa868>
  40d138:	ldr	w8, [sp, #4]
  40d13c:	cmp	w8, #0x6
  40d140:	cset	w9, eq  // eq = none
  40d144:	eor	w9, w9, #0x1
  40d148:	tbnz	w9, #0, 40d168 <ferror@plt+0xa898>
  40d14c:	b	40d150 <ferror@plt+0xa880>
  40d150:	mov	w8, #0x4                   	// #4
  40d154:	str	w8, [sp, #12]
  40d158:	b	40d170 <ferror@plt+0xa8a0>
  40d15c:	mov	w8, #0x5                   	// #5
  40d160:	str	w8, [sp, #12]
  40d164:	b	40d170 <ferror@plt+0xa8a0>
  40d168:	mov	w8, #0x6                   	// #6
  40d16c:	str	w8, [sp, #12]
  40d170:	ldr	w0, [sp, #12]
  40d174:	add	sp, sp, #0x10
  40d178:	ret
  40d17c:	sub	sp, sp, #0x20
  40d180:	stp	x29, x30, [sp, #16]
  40d184:	add	x29, sp, #0x10
  40d188:	adrp	x0, 412000 <ferror@plt+0xf730>
  40d18c:	add	x0, x0, #0x36d
  40d190:	bl	402850 <getenv@plt>
  40d194:	str	x0, [sp, #8]
  40d198:	ldr	x8, [sp, #8]
  40d19c:	cbz	x8, 40d200 <ferror@plt+0xa930>
  40d1a0:	ldr	x0, [sp, #8]
  40d1a4:	mov	w1, #0x3b                  	// #59
  40d1a8:	bl	402580 <strrchr@plt>
  40d1ac:	str	x0, [sp, #8]
  40d1b0:	cbz	x0, 40d200 <ferror@plt+0xa930>
  40d1b4:	ldr	x8, [sp, #8]
  40d1b8:	ldrb	w9, [x8, #1]
  40d1bc:	cmp	w9, #0x30
  40d1c0:	b.lt	40d1d4 <ferror@plt+0xa904>  // b.tstop
  40d1c4:	ldr	x8, [sp, #8]
  40d1c8:	ldrb	w9, [x8, #1]
  40d1cc:	cmp	w9, #0x36
  40d1d0:	b.le	40d1e4 <ferror@plt+0xa914>
  40d1d4:	ldr	x8, [sp, #8]
  40d1d8:	ldrb	w9, [x8, #1]
  40d1dc:	cmp	w9, #0x38
  40d1e0:	b.ne	40d200 <ferror@plt+0xa930>  // b.any
  40d1e4:	ldr	x8, [sp, #8]
  40d1e8:	ldrb	w9, [x8, #2]
  40d1ec:	cbnz	w9, 40d200 <ferror@plt+0xa930>
  40d1f0:	adrp	x8, 427000 <stdout@@GLIBC_2.17+0x3b50>
  40d1f4:	add	x8, x8, #0xf04
  40d1f8:	mov	w9, #0x1                   	// #1
  40d1fc:	str	w9, [x8]
  40d200:	ldp	x29, x30, [sp, #16]
  40d204:	add	sp, sp, #0x20
  40d208:	ret
  40d20c:	sub	sp, sp, #0x40
  40d210:	stp	x29, x30, [sp, #48]
  40d214:	add	x29, sp, #0x30
  40d218:	stur	w0, [x29, #-12]
  40d21c:	str	x1, [sp, #24]
  40d220:	str	x2, [sp, #16]
  40d224:	str	x3, [sp, #8]
  40d228:	ldur	w8, [x29, #-12]
  40d22c:	cmp	w8, #0x1c
  40d230:	cset	w8, eq  // eq = none
  40d234:	eor	w8, w8, #0x1
  40d238:	tbnz	w8, #0, 40d260 <ferror@plt+0xa990>
  40d23c:	b	40d240 <ferror@plt+0xa970>
  40d240:	bl	402840 <__errno_location@plt>
  40d244:	str	wzr, [x0]
  40d248:	ldr	x0, [sp, #24]
  40d24c:	ldr	x1, [sp, #16]
  40d250:	ldr	x2, [sp, #8]
  40d254:	bl	40d284 <ferror@plt+0xa9b4>
  40d258:	stur	x0, [x29, #-8]
  40d25c:	b	40d274 <ferror@plt+0xa9a4>
  40d260:	bl	402840 <__errno_location@plt>
  40d264:	mov	w8, #0x61                  	// #97
  40d268:	str	w8, [x0]
  40d26c:	mov	x8, xzr
  40d270:	stur	x8, [x29, #-8]
  40d274:	ldur	x0, [x29, #-8]
  40d278:	ldp	x29, x30, [sp, #48]
  40d27c:	add	sp, sp, #0x40
  40d280:	ret
  40d284:	sub	sp, sp, #0x50
  40d288:	stp	x29, x30, [sp, #64]
  40d28c:	add	x29, sp, #0x40
  40d290:	stur	x0, [x29, #-16]
  40d294:	stur	x1, [x29, #-24]
  40d298:	str	x2, [sp, #32]
  40d29c:	ldr	x8, [sp, #32]
  40d2a0:	str	x8, [sp, #24]
  40d2a4:	ldur	x8, [x29, #-24]
  40d2a8:	str	x8, [sp, #16]
  40d2ac:	str	wzr, [sp, #12]
  40d2b0:	ldur	x8, [x29, #-16]
  40d2b4:	ldrsw	x9, [sp, #12]
  40d2b8:	mov	w10, w9
  40d2bc:	add	w10, w10, #0x1
  40d2c0:	str	w10, [sp, #12]
  40d2c4:	ldr	w0, [x8, x9, lsl #2]
  40d2c8:	bl	4022e0 <ntohl@plt>
  40d2cc:	str	w0, [sp, #8]
  40d2d0:	ldr	w10, [sp, #8]
  40d2d4:	and	w10, w10, #0xfffff000
  40d2d8:	lsr	w10, w10, #12
  40d2dc:	str	w10, [sp, #4]
  40d2e0:	ldr	x0, [sp, #16]
  40d2e4:	ldr	x1, [sp, #24]
  40d2e8:	ldr	w3, [sp, #4]
  40d2ec:	adrp	x2, 412000 <ferror@plt+0xf730>
  40d2f0:	add	x2, x2, #0x338
  40d2f4:	bl	402350 <snprintf@plt>
  40d2f8:	str	w0, [sp]
  40d2fc:	ldrsw	x8, [sp]
  40d300:	ldr	x9, [sp, #24]
  40d304:	cmp	x8, x9
  40d308:	b.cc	40d310 <ferror@plt+0xaa40>  // b.lo, b.ul, b.last
  40d30c:	b	40d378 <ferror@plt+0xaaa8>
  40d310:	ldr	w8, [sp, #8]
  40d314:	and	w8, w8, #0x100
  40d318:	cbz	w8, 40d328 <ferror@plt+0xaa58>
  40d31c:	ldur	x8, [x29, #-24]
  40d320:	stur	x8, [x29, #-8]
  40d324:	b	40d38c <ferror@plt+0xaabc>
  40d328:	ldrsw	x8, [sp]
  40d32c:	ldr	x9, [sp, #16]
  40d330:	add	x8, x9, x8
  40d334:	str	x8, [sp, #16]
  40d338:	ldrsw	x8, [sp]
  40d33c:	ldr	x9, [sp, #24]
  40d340:	subs	x8, x9, x8
  40d344:	str	x8, [sp, #24]
  40d348:	ldr	x8, [sp, #24]
  40d34c:	cbz	x8, 40d374 <ferror@plt+0xaaa4>
  40d350:	ldr	x8, [sp, #16]
  40d354:	mov	w9, #0x2f                  	// #47
  40d358:	strb	w9, [x8]
  40d35c:	ldr	x8, [sp, #16]
  40d360:	add	x8, x8, #0x1
  40d364:	str	x8, [sp, #16]
  40d368:	ldr	x8, [sp, #24]
  40d36c:	subs	x8, x8, #0x1
  40d370:	str	x8, [sp, #24]
  40d374:	b	40d2b0 <ferror@plt+0xa9e0>
  40d378:	bl	402840 <__errno_location@plt>
  40d37c:	mov	w8, #0xfffffff9            	// #-7
  40d380:	str	w8, [x0]
  40d384:	mov	x9, xzr
  40d388:	stur	x9, [x29, #-8]
  40d38c:	ldur	x0, [x29, #-8]
  40d390:	ldp	x29, x30, [sp, #64]
  40d394:	add	sp, sp, #0x50
  40d398:	ret
  40d39c:	sub	sp, sp, #0x40
  40d3a0:	stp	x29, x30, [sp, #48]
  40d3a4:	add	x29, sp, #0x30
  40d3a8:	mov	x8, #0x4                   	// #4
  40d3ac:	stur	w0, [x29, #-4]
  40d3b0:	stur	x1, [x29, #-16]
  40d3b4:	str	x2, [sp, #24]
  40d3b8:	str	x3, [sp, #16]
  40d3bc:	ldr	x9, [sp, #16]
  40d3c0:	udiv	x8, x9, x8
  40d3c4:	str	w8, [sp, #12]
  40d3c8:	ldur	w8, [x29, #-4]
  40d3cc:	cmp	w8, #0x1c
  40d3d0:	cset	w8, eq  // eq = none
  40d3d4:	eor	w8, w8, #0x1
  40d3d8:	tbnz	w8, #0, 40d400 <ferror@plt+0xab30>
  40d3dc:	b	40d3e0 <ferror@plt+0xab10>
  40d3e0:	bl	402840 <__errno_location@plt>
  40d3e4:	str	wzr, [x0]
  40d3e8:	ldur	x0, [x29, #-16]
  40d3ec:	ldr	x1, [sp, #24]
  40d3f0:	ldr	w2, [sp, #12]
  40d3f4:	bl	40d424 <ferror@plt+0xab54>
  40d3f8:	str	w0, [sp, #8]
  40d3fc:	b	40d414 <ferror@plt+0xab44>
  40d400:	bl	402840 <__errno_location@plt>
  40d404:	mov	w8, #0x61                  	// #97
  40d408:	str	w8, [x0]
  40d40c:	mov	w8, #0xffffffff            	// #-1
  40d410:	str	w8, [sp, #8]
  40d414:	ldr	w0, [sp, #8]
  40d418:	ldp	x29, x30, [sp, #48]
  40d41c:	add	sp, sp, #0x40
  40d420:	ret
  40d424:	sub	sp, sp, #0x50
  40d428:	stp	x29, x30, [sp, #64]
  40d42c:	add	x29, sp, #0x40
  40d430:	stur	x0, [x29, #-16]
  40d434:	stur	x1, [x29, #-24]
  40d438:	stur	w2, [x29, #-28]
  40d43c:	str	wzr, [sp, #20]
  40d440:	ldr	w8, [sp, #20]
  40d444:	ldur	w9, [x29, #-28]
  40d448:	cmp	w8, w9
  40d44c:	b.cs	40d51c <ferror@plt+0xac4c>  // b.hs, b.nlast
  40d450:	ldur	x0, [x29, #-16]
  40d454:	add	x1, sp, #0x18
  40d458:	mov	w8, wzr
  40d45c:	mov	w2, w8
  40d460:	bl	402200 <strtoul@plt>
  40d464:	str	x0, [sp, #8]
  40d468:	ldr	x9, [sp, #8]
  40d46c:	cmp	x9, #0x100, lsl #12
  40d470:	b.cc	40d47c <ferror@plt+0xabac>  // b.lo, b.ul, b.last
  40d474:	stur	wzr, [x29, #-4]
  40d478:	b	40d538 <ferror@plt+0xac68>
  40d47c:	ldr	x8, [sp, #24]
  40d480:	ldur	x9, [x29, #-16]
  40d484:	cmp	x8, x9
  40d488:	b.ne	40d494 <ferror@plt+0xabc4>  // b.any
  40d48c:	stur	wzr, [x29, #-4]
  40d490:	b	40d538 <ferror@plt+0xac68>
  40d494:	ldr	x8, [sp, #8]
  40d498:	lsl	x8, x8, #12
  40d49c:	mov	w0, w8
  40d4a0:	bl	402270 <htonl@plt>
  40d4a4:	ldur	x9, [x29, #-24]
  40d4a8:	str	w0, [x9]
  40d4ac:	ldr	x9, [sp, #24]
  40d4b0:	ldrb	w8, [x9]
  40d4b4:	cbnz	w8, 40d4dc <ferror@plt+0xac0c>
  40d4b8:	mov	w0, #0x100                 	// #256
  40d4bc:	bl	402270 <htonl@plt>
  40d4c0:	ldur	x8, [x29, #-24]
  40d4c4:	ldr	w9, [x8]
  40d4c8:	orr	w9, w9, w0
  40d4cc:	str	w9, [x8]
  40d4d0:	mov	w9, #0x1                   	// #1
  40d4d4:	stur	w9, [x29, #-4]
  40d4d8:	b	40d538 <ferror@plt+0xac68>
  40d4dc:	ldr	x8, [sp, #24]
  40d4e0:	ldrb	w9, [x8]
  40d4e4:	cmp	w9, #0x2f
  40d4e8:	b.eq	40d4f4 <ferror@plt+0xac24>  // b.none
  40d4ec:	stur	wzr, [x29, #-4]
  40d4f0:	b	40d538 <ferror@plt+0xac68>
  40d4f4:	ldr	x8, [sp, #24]
  40d4f8:	add	x8, x8, #0x1
  40d4fc:	stur	x8, [x29, #-16]
  40d500:	ldur	x8, [x29, #-24]
  40d504:	add	x8, x8, #0x4
  40d508:	stur	x8, [x29, #-24]
  40d50c:	ldr	w8, [sp, #20]
  40d510:	add	w8, w8, #0x1
  40d514:	str	w8, [sp, #20]
  40d518:	b	40d440 <ferror@plt+0xab70>
  40d51c:	adrp	x8, 422000 <ferror@plt+0x1f730>
  40d520:	ldr	x8, [x8, #3992]
  40d524:	ldr	x0, [x8]
  40d528:	adrp	x1, 412000 <ferror@plt+0xf730>
  40d52c:	add	x1, x1, #0x3de
  40d530:	bl	402890 <fprintf@plt>
  40d534:	stur	wzr, [x29, #-4]
  40d538:	ldur	w0, [x29, #-4]
  40d53c:	ldp	x29, x30, [sp, #64]
  40d540:	add	sp, sp, #0x50
  40d544:	ret
  40d548:	sub	sp, sp, #0x10
  40d54c:	mov	w8, wzr
  40d550:	str	x0, [sp, #8]
  40d554:	str	x1, [sp]
  40d558:	mov	w0, w8
  40d55c:	add	sp, sp, #0x10
  40d560:	ret
  40d564:	sub	sp, sp, #0x10
  40d568:	mov	w8, wzr
  40d56c:	str	x0, [sp, #8]
  40d570:	str	w1, [sp, #4]
  40d574:	mov	w0, w8
  40d578:	add	sp, sp, #0x10
  40d57c:	ret
  40d580:	sub	sp, sp, #0x20
  40d584:	stp	x29, x30, [sp, #16]
  40d588:	add	x29, sp, #0x10
  40d58c:	mov	w8, #0x1                   	// #1
  40d590:	mov	w1, #0x10e                 	// #270
  40d594:	mov	w2, #0xc                   	// #12
  40d598:	mov	w4, #0x4                   	// #4
  40d59c:	add	x3, sp, #0x4
  40d5a0:	str	x0, [sp, #8]
  40d5a4:	str	w8, [sp, #4]
  40d5a8:	ldr	x9, [sp, #8]
  40d5ac:	ldr	w0, [x9]
  40d5b0:	bl	402400 <setsockopt@plt>
  40d5b4:	cmp	w0, #0x0
  40d5b8:	cset	w8, ge  // ge = tcont
  40d5bc:	tbnz	w8, #0, 40d5c4 <ferror@plt+0xacf4>
  40d5c0:	b	40d5d4 <ferror@plt+0xad04>
  40d5c4:	ldr	x8, [sp, #8]
  40d5c8:	ldr	w9, [x8, #48]
  40d5cc:	orr	w9, w9, #0x4
  40d5d0:	str	w9, [x8, #48]
  40d5d4:	ldp	x29, x30, [sp, #16]
  40d5d8:	add	sp, sp, #0x20
  40d5dc:	ret
  40d5e0:	sub	sp, sp, #0x20
  40d5e4:	stp	x29, x30, [sp, #16]
  40d5e8:	add	x29, sp, #0x10
  40d5ec:	mov	w8, #0x10e                 	// #270
  40d5f0:	mov	w2, #0x1                   	// #1
  40d5f4:	mov	w4, #0x4                   	// #4
  40d5f8:	add	x3, sp, #0x4
  40d5fc:	str	x0, [sp, #8]
  40d600:	str	w1, [sp, #4]
  40d604:	ldr	x9, [sp, #8]
  40d608:	ldr	w0, [x9]
  40d60c:	mov	w1, w8
  40d610:	bl	402400 <setsockopt@plt>
  40d614:	ldp	x29, x30, [sp, #16]
  40d618:	add	sp, sp, #0x20
  40d61c:	ret
  40d620:	sub	sp, sp, #0x20
  40d624:	stp	x29, x30, [sp, #16]
  40d628:	add	x29, sp, #0x10
  40d62c:	str	x0, [sp, #8]
  40d630:	ldr	x8, [sp, #8]
  40d634:	ldr	w9, [x8]
  40d638:	cmp	w9, #0x0
  40d63c:	cset	w9, lt  // lt = tstop
  40d640:	tbnz	w9, #0, 40d65c <ferror@plt+0xad8c>
  40d644:	ldr	x8, [sp, #8]
  40d648:	ldr	w0, [x8]
  40d64c:	bl	402570 <close@plt>
  40d650:	ldr	x8, [sp, #8]
  40d654:	mov	w9, #0xffffffff            	// #-1
  40d658:	str	w9, [x8]
  40d65c:	ldp	x29, x30, [sp, #16]
  40d660:	add	sp, sp, #0x20
  40d664:	ret
  40d668:	sub	sp, sp, #0x50
  40d66c:	stp	x29, x30, [sp, #64]
  40d670:	add	x29, sp, #0x40
  40d674:	mov	w8, #0x8000                	// #32768
  40d678:	mov	w9, #0x1                   	// #1
  40d67c:	mov	x10, #0x38                  	// #56
  40d680:	mov	w11, #0x10                  	// #16
  40d684:	mov	w12, #0x3                   	// #3
  40d688:	movk	w12, #0x8, lsl #16
  40d68c:	mov	w13, wzr
  40d690:	stur	x0, [x29, #-16]
  40d694:	stur	w1, [x29, #-20]
  40d698:	stur	w2, [x29, #-24]
  40d69c:	str	w8, [sp, #32]
  40d6a0:	str	w9, [sp, #28]
  40d6a4:	ldur	x0, [x29, #-16]
  40d6a8:	mov	w1, w13
  40d6ac:	mov	x2, x10
  40d6b0:	str	w11, [sp, #4]
  40d6b4:	str	w12, [sp]
  40d6b8:	bl	402480 <memset@plt>
  40d6bc:	ldur	w8, [x29, #-24]
  40d6c0:	ldur	x10, [x29, #-16]
  40d6c4:	str	w8, [x10, #36]
  40d6c8:	ldur	w2, [x29, #-24]
  40d6cc:	ldr	w0, [sp, #4]
  40d6d0:	ldr	w1, [sp]
  40d6d4:	bl	402700 <socket@plt>
  40d6d8:	ldur	x10, [x29, #-16]
  40d6dc:	str	w0, [x10]
  40d6e0:	ldur	x10, [x29, #-16]
  40d6e4:	ldr	w8, [x10]
  40d6e8:	cmp	w8, #0x0
  40d6ec:	cset	w8, ge  // ge = tcont
  40d6f0:	tbnz	w8, #0, 40d70c <ferror@plt+0xae3c>
  40d6f4:	adrp	x0, 412000 <ferror@plt+0xf730>
  40d6f8:	add	x0, x0, #0x3f7
  40d6fc:	bl	402240 <perror@plt>
  40d700:	mov	w8, #0xffffffff            	// #-1
  40d704:	stur	w8, [x29, #-4]
  40d708:	b	40d8f0 <ferror@plt+0xb020>
  40d70c:	ldur	x8, [x29, #-16]
  40d710:	ldr	w0, [x8]
  40d714:	mov	w1, #0x1                   	// #1
  40d718:	mov	w2, #0x7                   	// #7
  40d71c:	add	x3, sp, #0x20
  40d720:	mov	w4, #0x4                   	// #4
  40d724:	bl	402400 <setsockopt@plt>
  40d728:	cmp	w0, #0x0
  40d72c:	cset	w9, ge  // ge = tcont
  40d730:	tbnz	w9, #0, 40d74c <ferror@plt+0xae7c>
  40d734:	adrp	x0, 412000 <ferror@plt+0xf730>
  40d738:	add	x0, x0, #0x412
  40d73c:	bl	402240 <perror@plt>
  40d740:	mov	w8, #0xffffffff            	// #-1
  40d744:	stur	w8, [x29, #-4]
  40d748:	b	40d8f0 <ferror@plt+0xb020>
  40d74c:	ldur	x8, [x29, #-16]
  40d750:	ldr	w0, [x8]
  40d754:	mov	w1, #0x1                   	// #1
  40d758:	mov	w2, #0x8                   	// #8
  40d75c:	adrp	x3, 422000 <ferror@plt+0x1f730>
  40d760:	ldr	x3, [x3, #4024]
  40d764:	mov	w4, #0x4                   	// #4
  40d768:	bl	402400 <setsockopt@plt>
  40d76c:	cmp	w0, #0x0
  40d770:	cset	w9, ge  // ge = tcont
  40d774:	tbnz	w9, #0, 40d790 <ferror@plt+0xaec0>
  40d778:	adrp	x0, 412000 <ferror@plt+0xf730>
  40d77c:	add	x0, x0, #0x41c
  40d780:	bl	402240 <perror@plt>
  40d784:	mov	w8, #0xffffffff            	// #-1
  40d788:	stur	w8, [x29, #-4]
  40d78c:	b	40d8f0 <ferror@plt+0xb020>
  40d790:	ldur	x8, [x29, #-16]
  40d794:	ldr	w0, [x8]
  40d798:	mov	w1, #0x10e                 	// #270
  40d79c:	mov	w2, #0xb                   	// #11
  40d7a0:	add	x3, sp, #0x1c
  40d7a4:	mov	w4, #0x4                   	// #4
  40d7a8:	bl	402400 <setsockopt@plt>
  40d7ac:	ldur	x8, [x29, #-16]
  40d7b0:	stur	xzr, [x8, #4]
  40d7b4:	str	wzr, [x8, #12]
  40d7b8:	ldur	x8, [x29, #-16]
  40d7bc:	mov	w9, #0x10                  	// #16
  40d7c0:	strh	w9, [x8, #4]
  40d7c4:	ldur	w9, [x29, #-20]
  40d7c8:	ldur	x8, [x29, #-16]
  40d7cc:	str	w9, [x8, #12]
  40d7d0:	ldur	x8, [x29, #-16]
  40d7d4:	ldr	w9, [x8]
  40d7d8:	ldur	x8, [x29, #-16]
  40d7dc:	add	x8, x8, #0x4
  40d7e0:	str	x8, [sp, #16]
  40d7e4:	ldr	x1, [sp, #16]
  40d7e8:	mov	w0, w9
  40d7ec:	mov	w2, #0xc                   	// #12
  40d7f0:	bl	4022d0 <bind@plt>
  40d7f4:	cmp	w0, #0x0
  40d7f8:	cset	w9, ge  // ge = tcont
  40d7fc:	tbnz	w9, #0, 40d818 <ferror@plt+0xaf48>
  40d800:	adrp	x0, 412000 <ferror@plt+0xf730>
  40d804:	add	x0, x0, #0x426
  40d808:	bl	402240 <perror@plt>
  40d80c:	mov	w8, #0xffffffff            	// #-1
  40d810:	stur	w8, [x29, #-4]
  40d814:	b	40d8f0 <ferror@plt+0xb020>
  40d818:	sub	x2, x29, #0x1c
  40d81c:	mov	w8, #0xc                   	// #12
  40d820:	stur	w8, [x29, #-28]
  40d824:	ldur	x9, [x29, #-16]
  40d828:	ldr	w0, [x9]
  40d82c:	ldur	x9, [x29, #-16]
  40d830:	add	x9, x9, #0x4
  40d834:	str	x9, [sp, #8]
  40d838:	ldr	x1, [sp, #8]
  40d83c:	bl	402860 <getsockname@plt>
  40d840:	cmp	w0, #0x0
  40d844:	cset	w8, ge  // ge = tcont
  40d848:	tbnz	w8, #0, 40d864 <ferror@plt+0xaf94>
  40d84c:	adrp	x0, 412000 <ferror@plt+0xf730>
  40d850:	add	x0, x0, #0x441
  40d854:	bl	402240 <perror@plt>
  40d858:	mov	w8, #0xffffffff            	// #-1
  40d85c:	stur	w8, [x29, #-4]
  40d860:	b	40d8f0 <ferror@plt+0xb020>
  40d864:	ldur	w8, [x29, #-28]
  40d868:	mov	w9, w8
  40d86c:	cmp	x9, #0xc
  40d870:	b.eq	40d89c <ferror@plt+0xafcc>  // b.none
  40d874:	adrp	x8, 422000 <ferror@plt+0x1f730>
  40d878:	ldr	x8, [x8, #3992]
  40d87c:	ldr	x0, [x8]
  40d880:	ldur	w2, [x29, #-28]
  40d884:	adrp	x1, 412000 <ferror@plt+0xf730>
  40d888:	add	x1, x1, #0x454
  40d88c:	bl	402890 <fprintf@plt>
  40d890:	mov	w9, #0xffffffff            	// #-1
  40d894:	stur	w9, [x29, #-4]
  40d898:	b	40d8f0 <ferror@plt+0xb020>
  40d89c:	ldur	x8, [x29, #-16]
  40d8a0:	ldrh	w9, [x8, #4]
  40d8a4:	cmp	w9, #0x10
  40d8a8:	b.eq	40d8d8 <ferror@plt+0xb008>  // b.none
  40d8ac:	adrp	x8, 422000 <ferror@plt+0x1f730>
  40d8b0:	ldr	x8, [x8, #3992]
  40d8b4:	ldr	x0, [x8]
  40d8b8:	ldur	x8, [x29, #-16]
  40d8bc:	ldrh	w2, [x8, #4]
  40d8c0:	adrp	x1, 412000 <ferror@plt+0xf730>
  40d8c4:	add	x1, x1, #0x46d
  40d8c8:	bl	402890 <fprintf@plt>
  40d8cc:	mov	w9, #0xffffffff            	// #-1
  40d8d0:	stur	w9, [x29, #-4]
  40d8d4:	b	40d8f0 <ferror@plt+0xb020>
  40d8d8:	mov	x8, xzr
  40d8dc:	mov	x0, x8
  40d8e0:	bl	4023d0 <time@plt>
  40d8e4:	ldur	x8, [x29, #-16]
  40d8e8:	str	w0, [x8, #28]
  40d8ec:	stur	wzr, [x29, #-4]
  40d8f0:	ldur	w0, [x29, #-4]
  40d8f4:	ldp	x29, x30, [sp, #64]
  40d8f8:	add	sp, sp, #0x50
  40d8fc:	ret
  40d900:	sub	sp, sp, #0x20
  40d904:	stp	x29, x30, [sp, #16]
  40d908:	add	x29, sp, #0x10
  40d90c:	mov	w8, wzr
  40d910:	str	x0, [sp, #8]
  40d914:	str	w1, [sp, #4]
  40d918:	ldr	x0, [sp, #8]
  40d91c:	ldr	w1, [sp, #4]
  40d920:	mov	w2, w8
  40d924:	bl	40d668 <ferror@plt+0xad98>
  40d928:	ldp	x29, x30, [sp, #16]
  40d92c:	add	sp, sp, #0x20
  40d930:	ret
  40d934:	sub	sp, sp, #0xf0
  40d938:	stp	x29, x30, [sp, #224]
  40d93c:	add	x29, sp, #0xe0
  40d940:	sub	x8, x29, #0x20
  40d944:	mov	x9, #0x98                  	// #152
  40d948:	mov	w10, #0x18                  	// #24
  40d94c:	mov	w11, #0x6a                  	// #106
  40d950:	mov	w12, #0x301                 	// #769
  40d954:	mov	w13, wzr
  40d958:	add	x14, sp, #0x28
  40d95c:	str	x0, [x8, #16]
  40d960:	stur	w1, [x29, #-20]
  40d964:	str	x2, [x8]
  40d968:	mov	x0, x14
  40d96c:	mov	w1, w13
  40d970:	mov	x2, x9
  40d974:	str	x8, [sp, #24]
  40d978:	str	w10, [sp, #20]
  40d97c:	str	w11, [sp, #16]
  40d980:	str	w12, [sp, #12]
  40d984:	str	x14, [sp]
  40d988:	bl	402480 <memset@plt>
  40d98c:	ldr	w10, [sp, #20]
  40d990:	str	w10, [sp, #40]
  40d994:	ldr	w11, [sp, #16]
  40d998:	ldr	x8, [sp]
  40d99c:	strh	w11, [x8, #4]
  40d9a0:	ldr	w12, [sp, #12]
  40d9a4:	strh	w12, [x8, #6]
  40d9a8:	ldr	x9, [sp, #24]
  40d9ac:	ldr	x14, [x9, #16]
  40d9b0:	ldr	w13, [x14, #28]
  40d9b4:	add	w13, w13, #0x1
  40d9b8:	str	w13, [x14, #28]
  40d9bc:	ldr	x14, [x9, #16]
  40d9c0:	str	w13, [x14, #32]
  40d9c4:	str	w13, [sp, #48]
  40d9c8:	ldur	w13, [x29, #-20]
  40d9cc:	strb	w13, [x8, #16]
  40d9d0:	ldr	x14, [x9]
  40d9d4:	cbz	x14, 40da04 <ferror@plt+0xb134>
  40d9d8:	ldr	x8, [sp, #24]
  40d9dc:	ldr	x9, [x8]
  40d9e0:	add	x0, sp, #0x28
  40d9e4:	mov	w1, #0x98                  	// #152
  40d9e8:	blr	x9
  40d9ec:	str	w0, [sp, #36]
  40d9f0:	ldr	w10, [sp, #36]
  40d9f4:	cbz	w10, 40da04 <ferror@plt+0xb134>
  40d9f8:	ldr	w8, [sp, #36]
  40d9fc:	stur	w8, [x29, #-4]
  40da00:	b	40da28 <ferror@plt+0xb158>
  40da04:	ldr	x8, [sp, #24]
  40da08:	ldr	x9, [x8, #16]
  40da0c:	ldr	w0, [x9]
  40da10:	add	x1, sp, #0x28
  40da14:	mov	x2, #0x98                  	// #152
  40da18:	mov	w10, wzr
  40da1c:	mov	w3, w10
  40da20:	bl	402690 <send@plt>
  40da24:	stur	w0, [x29, #-4]
  40da28:	ldur	w0, [x29, #-4]
  40da2c:	ldp	x29, x30, [sp, #224]
  40da30:	add	sp, sp, #0xf0
  40da34:	ret
  40da38:	sub	sp, sp, #0xf0
  40da3c:	stp	x29, x30, [sp, #224]
  40da40:	add	x29, sp, #0xe0
  40da44:	sub	x8, x29, #0x20
  40da48:	mov	x9, #0x98                  	// #152
  40da4c:	mov	w10, #0x18                  	// #24
  40da50:	mov	w11, #0x16                  	// #22
  40da54:	mov	w12, #0x301                 	// #769
  40da58:	mov	w13, wzr
  40da5c:	add	x14, sp, #0x28
  40da60:	str	x0, [x8, #16]
  40da64:	stur	w1, [x29, #-20]
  40da68:	str	x2, [x8]
  40da6c:	mov	x0, x14
  40da70:	mov	w1, w13
  40da74:	mov	x2, x9
  40da78:	str	x8, [sp, #24]
  40da7c:	str	w10, [sp, #20]
  40da80:	str	w11, [sp, #16]
  40da84:	str	w12, [sp, #12]
  40da88:	str	x14, [sp]
  40da8c:	bl	402480 <memset@plt>
  40da90:	ldr	w10, [sp, #20]
  40da94:	str	w10, [sp, #40]
  40da98:	ldr	w11, [sp, #16]
  40da9c:	ldr	x8, [sp]
  40daa0:	strh	w11, [x8, #4]
  40daa4:	ldr	w12, [sp, #12]
  40daa8:	strh	w12, [x8, #6]
  40daac:	ldr	x9, [sp, #24]
  40dab0:	ldr	x14, [x9, #16]
  40dab4:	ldr	w13, [x14, #28]
  40dab8:	add	w13, w13, #0x1
  40dabc:	str	w13, [x14, #28]
  40dac0:	ldr	x14, [x9, #16]
  40dac4:	str	w13, [x14, #32]
  40dac8:	str	w13, [sp, #48]
  40dacc:	ldur	w13, [x29, #-20]
  40dad0:	strb	w13, [x8, #16]
  40dad4:	ldr	x14, [x9]
  40dad8:	cbz	x14, 40db08 <ferror@plt+0xb238>
  40dadc:	ldr	x8, [sp, #24]
  40dae0:	ldr	x9, [x8]
  40dae4:	add	x0, sp, #0x28
  40dae8:	mov	w1, #0x98                  	// #152
  40daec:	blr	x9
  40daf0:	str	w0, [sp, #36]
  40daf4:	ldr	w10, [sp, #36]
  40daf8:	cbz	w10, 40db08 <ferror@plt+0xb238>
  40dafc:	ldr	w8, [sp, #36]
  40db00:	stur	w8, [x29, #-4]
  40db04:	b	40db2c <ferror@plt+0xb25c>
  40db08:	ldr	x8, [sp, #24]
  40db0c:	ldr	x9, [x8, #16]
  40db10:	ldr	w0, [x9]
  40db14:	add	x1, sp, #0x28
  40db18:	mov	x2, #0x98                  	// #152
  40db1c:	mov	w10, wzr
  40db20:	mov	w3, w10
  40db24:	bl	402690 <send@plt>
  40db28:	stur	w0, [x29, #-4]
  40db2c:	ldur	w0, [x29, #-4]
  40db30:	ldp	x29, x30, [sp, #224]
  40db34:	add	sp, sp, #0xf0
  40db38:	ret
  40db3c:	sub	sp, sp, #0x40
  40db40:	stp	x29, x30, [sp, #48]
  40db44:	add	x29, sp, #0x30
  40db48:	mov	w8, #0x1c                  	// #28
  40db4c:	mov	w9, #0x4a                  	// #74
  40db50:	mov	w10, #0x301                 	// #769
  40db54:	mov	w11, wzr
  40db58:	mov	w12, #0x0                   	// #0
  40db5c:	mov	x2, #0x1c                  	// #28
  40db60:	add	x13, sp, #0x8
  40db64:	stur	x0, [x29, #-8]
  40db68:	stur	w1, [x29, #-12]
  40db6c:	str	w8, [sp, #8]
  40db70:	strh	w9, [x13, #4]
  40db74:	strh	w10, [x13, #6]
  40db78:	ldur	x14, [x29, #-8]
  40db7c:	ldr	w8, [x14, #28]
  40db80:	add	w8, w8, #0x1
  40db84:	str	w8, [x14, #28]
  40db88:	ldur	x14, [x29, #-8]
  40db8c:	str	w8, [x14, #32]
  40db90:	str	w8, [sp, #16]
  40db94:	str	wzr, [sp, #20]
  40db98:	ldur	w8, [x29, #-12]
  40db9c:	strb	w8, [x13, #16]
  40dba0:	strb	w12, [x13, #17]
  40dba4:	strb	w12, [x13, #18]
  40dba8:	strb	w12, [x13, #19]
  40dbac:	str	wzr, [sp, #28]
  40dbb0:	str	wzr, [sp, #32]
  40dbb4:	ldur	x14, [x29, #-8]
  40dbb8:	ldr	w0, [x14]
  40dbbc:	mov	x1, x13
  40dbc0:	mov	w3, w11
  40dbc4:	bl	402690 <send@plt>
  40dbc8:	ldp	x29, x30, [sp, #48]
  40dbcc:	add	sp, sp, #0x40
  40dbd0:	ret
  40dbd4:	sub	sp, sp, #0xf0
  40dbd8:	stp	x29, x30, [sp, #224]
  40dbdc:	add	x29, sp, #0xe0
  40dbe0:	mov	x8, #0x9c                  	// #156
  40dbe4:	mov	w9, #0x1c                  	// #28
  40dbe8:	mov	w10, #0x1a                  	// #26
  40dbec:	mov	w11, #0x301                 	// #769
  40dbf0:	mov	w12, wzr
  40dbf4:	add	x13, sp, #0x24
  40dbf8:	stur	x0, [x29, #-16]
  40dbfc:	stur	w1, [x29, #-20]
  40dc00:	stur	x2, [x29, #-32]
  40dc04:	mov	x0, x13
  40dc08:	mov	w1, w12
  40dc0c:	mov	x2, x8
  40dc10:	str	w9, [sp, #28]
  40dc14:	str	w10, [sp, #24]
  40dc18:	str	w11, [sp, #20]
  40dc1c:	str	x13, [sp, #8]
  40dc20:	bl	402480 <memset@plt>
  40dc24:	ldr	w9, [sp, #28]
  40dc28:	str	w9, [sp, #36]
  40dc2c:	ldr	w10, [sp, #24]
  40dc30:	ldr	x8, [sp, #8]
  40dc34:	strh	w10, [x8, #4]
  40dc38:	ldr	w11, [sp, #20]
  40dc3c:	strh	w11, [x8, #6]
  40dc40:	ldur	x13, [x29, #-16]
  40dc44:	ldr	w12, [x13, #28]
  40dc48:	add	w12, w12, #0x1
  40dc4c:	str	w12, [x13, #28]
  40dc50:	ldur	x13, [x29, #-16]
  40dc54:	str	w12, [x13, #32]
  40dc58:	str	w12, [sp, #44]
  40dc5c:	ldur	w12, [x29, #-20]
  40dc60:	strb	w12, [x8, #16]
  40dc64:	ldur	x13, [x29, #-32]
  40dc68:	cbz	x13, 40dc94 <ferror@plt+0xb3c4>
  40dc6c:	ldur	x8, [x29, #-32]
  40dc70:	add	x0, sp, #0x24
  40dc74:	mov	w1, #0x9c                  	// #156
  40dc78:	blr	x8
  40dc7c:	str	w0, [sp, #32]
  40dc80:	ldr	w9, [sp, #32]
  40dc84:	cbz	w9, 40dc94 <ferror@plt+0xb3c4>
  40dc88:	ldr	w8, [sp, #32]
  40dc8c:	stur	w8, [x29, #-4]
  40dc90:	b	40dcb4 <ferror@plt+0xb3e4>
  40dc94:	ldur	x8, [x29, #-16]
  40dc98:	ldr	w0, [x8]
  40dc9c:	add	x1, sp, #0x24
  40dca0:	mov	x2, #0x9c                  	// #156
  40dca4:	mov	w9, wzr
  40dca8:	mov	w3, w9
  40dcac:	bl	402690 <send@plt>
  40dcb0:	stur	w0, [x29, #-4]
  40dcb4:	ldur	w0, [x29, #-4]
  40dcb8:	ldp	x29, x30, [sp, #224]
  40dcbc:	add	sp, sp, #0xf0
  40dcc0:	ret
  40dcc4:	sub	sp, sp, #0x40
  40dcc8:	stp	x29, x30, [sp, #48]
  40dccc:	add	x29, sp, #0x30
  40dcd0:	mov	w8, #0x1c                  	// #28
  40dcd4:	mov	w9, #0x22                  	// #34
  40dcd8:	mov	w10, #0x301                 	// #769
  40dcdc:	mov	w11, wzr
  40dce0:	mov	w12, #0x0                   	// #0
  40dce4:	mov	x2, #0x1c                  	// #28
  40dce8:	add	x13, sp, #0x8
  40dcec:	stur	x0, [x29, #-8]
  40dcf0:	stur	w1, [x29, #-12]
  40dcf4:	str	w8, [sp, #8]
  40dcf8:	strh	w9, [x13, #4]
  40dcfc:	strh	w10, [x13, #6]
  40dd00:	ldur	x14, [x29, #-8]
  40dd04:	ldr	w8, [x14, #28]
  40dd08:	add	w8, w8, #0x1
  40dd0c:	str	w8, [x14, #28]
  40dd10:	ldur	x14, [x29, #-8]
  40dd14:	str	w8, [x14, #32]
  40dd18:	str	w8, [sp, #16]
  40dd1c:	str	wzr, [sp, #20]
  40dd20:	ldur	w8, [x29, #-12]
  40dd24:	strb	w8, [x13, #16]
  40dd28:	strb	w12, [x13, #17]
  40dd2c:	strb	w12, [x13, #18]
  40dd30:	strb	w12, [x13, #19]
  40dd34:	strb	w12, [x13, #20]
  40dd38:	strb	w12, [x13, #21]
  40dd3c:	strb	w12, [x13, #22]
  40dd40:	strb	w12, [x13, #23]
  40dd44:	str	wzr, [sp, #32]
  40dd48:	ldur	x14, [x29, #-8]
  40dd4c:	ldr	w0, [x14]
  40dd50:	mov	x1, x13
  40dd54:	mov	w3, w11
  40dd58:	bl	402690 <send@plt>
  40dd5c:	ldp	x29, x30, [sp, #48]
  40dd60:	add	sp, sp, #0x40
  40dd64:	ret
  40dd68:	sub	sp, sp, #0x180
  40dd6c:	stp	x29, x30, [sp, #352]
  40dd70:	str	x28, [sp, #368]
  40dd74:	add	x29, sp, #0x160
  40dd78:	mov	x8, #0x11c                 	// #284
  40dd7c:	mov	w9, #0x1c                  	// #28
  40dd80:	mov	w10, #0x1e                  	// #30
  40dd84:	mov	w11, #0x301                 	// #769
  40dd88:	mov	w12, wzr
  40dd8c:	add	x13, sp, #0x24
  40dd90:	stur	x0, [x29, #-16]
  40dd94:	stur	w1, [x29, #-20]
  40dd98:	stur	x2, [x29, #-32]
  40dd9c:	mov	x0, x13
  40dda0:	mov	w1, w12
  40dda4:	mov	x2, x8
  40dda8:	str	w9, [sp, #28]
  40ddac:	str	w10, [sp, #24]
  40ddb0:	str	w11, [sp, #20]
  40ddb4:	str	x13, [sp, #8]
  40ddb8:	bl	402480 <memset@plt>
  40ddbc:	ldr	w9, [sp, #28]
  40ddc0:	str	w9, [sp, #36]
  40ddc4:	ldr	w10, [sp, #24]
  40ddc8:	ldr	x8, [sp, #8]
  40ddcc:	strh	w10, [x8, #4]
  40ddd0:	ldr	w11, [sp, #20]
  40ddd4:	strh	w11, [x8, #6]
  40ddd8:	ldur	x13, [x29, #-16]
  40dddc:	ldr	w12, [x13, #28]
  40dde0:	add	w12, w12, #0x1
  40dde4:	str	w12, [x13, #28]
  40dde8:	ldur	x13, [x29, #-16]
  40ddec:	str	w12, [x13, #32]
  40ddf0:	str	w12, [sp, #44]
  40ddf4:	ldur	w12, [x29, #-20]
  40ddf8:	strb	w12, [x8, #16]
  40ddfc:	ldur	x13, [x29, #-32]
  40de00:	cbz	x13, 40de2c <ferror@plt+0xb55c>
  40de04:	ldur	x8, [x29, #-32]
  40de08:	add	x0, sp, #0x24
  40de0c:	mov	w1, #0x11c                 	// #284
  40de10:	blr	x8
  40de14:	str	w0, [sp, #32]
  40de18:	ldr	w9, [sp, #32]
  40de1c:	cbz	w9, 40de2c <ferror@plt+0xb55c>
  40de20:	ldr	w8, [sp, #32]
  40de24:	stur	w8, [x29, #-4]
  40de28:	b	40de4c <ferror@plt+0xb57c>
  40de2c:	ldur	x8, [x29, #-16]
  40de30:	ldr	w0, [x8]
  40de34:	add	x1, sp, #0x24
  40de38:	mov	x2, #0x11c                 	// #284
  40de3c:	mov	w9, wzr
  40de40:	mov	w3, w9
  40de44:	bl	402690 <send@plt>
  40de48:	stur	w0, [x29, #-4]
  40de4c:	ldur	w0, [x29, #-4]
  40de50:	ldr	x28, [sp, #368]
  40de54:	ldp	x29, x30, [sp, #352]
  40de58:	add	sp, sp, #0x180
  40de5c:	ret
  40de60:	sub	sp, sp, #0x30
  40de64:	stp	x29, x30, [sp, #32]
  40de68:	add	x29, sp, #0x20
  40de6c:	mov	w8, #0x14                  	// #20
  40de70:	mov	w9, #0x42                  	// #66
  40de74:	mov	w10, #0x301                 	// #769
  40de78:	mov	w11, wzr
  40de7c:	mov	w12, #0x0                   	// #0
  40de80:	mov	w13, #0x0                   	// #0
  40de84:	mov	x2, #0x14                  	// #20
  40de88:	mov	x14, sp
  40de8c:	stur	x0, [x29, #-8]
  40de90:	stur	w1, [x29, #-12]
  40de94:	str	w8, [sp]
  40de98:	strh	w9, [x14, #4]
  40de9c:	strh	w10, [x14, #6]
  40dea0:	ldur	x15, [x29, #-8]
  40dea4:	ldr	w8, [x15, #28]
  40dea8:	add	w8, w8, #0x1
  40deac:	str	w8, [x15, #28]
  40deb0:	ldur	x15, [x29, #-8]
  40deb4:	str	w8, [x15, #32]
  40deb8:	str	w8, [sp, #8]
  40debc:	str	wzr, [sp, #12]
  40dec0:	ldur	w8, [x29, #-12]
  40dec4:	strb	w8, [x14, #16]
  40dec8:	strb	w12, [x14, #17]
  40decc:	strh	w13, [x14, #18]
  40ded0:	ldur	x15, [x29, #-8]
  40ded4:	ldr	w0, [x15]
  40ded8:	mov	x1, x14
  40dedc:	mov	w3, w11
  40dee0:	bl	402690 <send@plt>
  40dee4:	ldp	x29, x30, [sp, #32]
  40dee8:	add	sp, sp, #0x30
  40deec:	ret
  40def0:	sub	sp, sp, #0x40
  40def4:	stp	x29, x30, [sp, #48]
  40def8:	add	x29, sp, #0x30
  40defc:	mov	w8, #0x18                  	// #24
  40df00:	mov	w9, #0x56                  	// #86
  40df04:	mov	w10, #0x301                 	// #769
  40df08:	mov	w11, wzr
  40df0c:	mov	x2, #0x18                  	// #24
  40df10:	add	x12, sp, #0xc
  40df14:	stur	x0, [x29, #-8]
  40df18:	stur	w1, [x29, #-12]
  40df1c:	str	w8, [sp, #12]
  40df20:	strh	w9, [x12, #4]
  40df24:	strh	w10, [x12, #6]
  40df28:	ldur	x13, [x29, #-8]
  40df2c:	ldr	w8, [x13, #28]
  40df30:	add	w8, w8, #0x1
  40df34:	str	w8, [x13, #28]
  40df38:	ldur	x13, [x29, #-8]
  40df3c:	str	w8, [x13, #32]
  40df40:	str	w8, [sp, #20]
  40df44:	str	wzr, [sp, #24]
  40df48:	ldur	w8, [x29, #-12]
  40df4c:	strb	w8, [x12, #16]
  40df50:	str	wzr, [sp, #32]
  40df54:	ldur	x13, [x29, #-8]
  40df58:	ldr	w0, [x13]
  40df5c:	mov	x1, x12
  40df60:	mov	w3, w11
  40df64:	bl	402690 <send@plt>
  40df68:	ldp	x29, x30, [sp, #48]
  40df6c:	add	sp, sp, #0x40
  40df70:	ret
  40df74:	sub	sp, sp, #0x30
  40df78:	stp	x29, x30, [sp, #32]
  40df7c:	add	x29, sp, #0x20
  40df80:	mov	w8, #0x14                  	// #20
  40df84:	mov	w9, #0x52                  	// #82
  40df88:	mov	w10, #0x301                 	// #769
  40df8c:	mov	w11, wzr
  40df90:	mov	x2, #0x14                  	// #20
  40df94:	mov	x12, sp
  40df98:	stur	x0, [x29, #-8]
  40df9c:	stur	w1, [x29, #-12]
  40dfa0:	str	w8, [sp]
  40dfa4:	strh	w9, [x12, #4]
  40dfa8:	strh	w10, [x12, #6]
  40dfac:	ldur	x13, [x29, #-8]
  40dfb0:	ldr	w8, [x13, #28]
  40dfb4:	add	w8, w8, #0x1
  40dfb8:	str	w8, [x13, #28]
  40dfbc:	ldur	x13, [x29, #-8]
  40dfc0:	str	w8, [x13, #32]
  40dfc4:	str	w8, [sp, #8]
  40dfc8:	str	wzr, [sp, #12]
  40dfcc:	ldur	w8, [x29, #-12]
  40dfd0:	strb	w8, [x12, #16]
  40dfd4:	ldur	x13, [x29, #-8]
  40dfd8:	ldr	w0, [x13]
  40dfdc:	mov	x1, x12
  40dfe0:	mov	w3, w11
  40dfe4:	bl	402690 <send@plt>
  40dfe8:	ldp	x29, x30, [sp, #32]
  40dfec:	add	sp, sp, #0x30
  40dff0:	ret
  40dff4:	stp	x29, x30, [sp, #-32]!
  40dff8:	str	x28, [sp, #16]
  40dffc:	mov	x29, sp
  40e000:	sub	sp, sp, #0x450
  40e004:	mov	x8, #0x414                 	// #1044
  40e008:	mov	w9, #0x14                  	// #20
  40e00c:	mov	w10, #0x5a                  	// #90
  40e010:	mov	w11, #0x301                 	// #769
  40e014:	mov	w12, wzr
  40e018:	add	x13, sp, #0x1c
  40e01c:	stur	x0, [x29, #-16]
  40e020:	stur	w1, [x29, #-20]
  40e024:	stur	x2, [x29, #-32]
  40e028:	mov	x0, x13
  40e02c:	mov	w1, w12
  40e030:	mov	x2, x8
  40e034:	str	w9, [sp, #20]
  40e038:	str	w10, [sp, #16]
  40e03c:	str	w11, [sp, #12]
  40e040:	str	x13, [sp]
  40e044:	bl	402480 <memset@plt>
  40e048:	ldr	w9, [sp, #20]
  40e04c:	str	w9, [sp, #28]
  40e050:	ldr	w10, [sp, #16]
  40e054:	ldr	x8, [sp]
  40e058:	strh	w10, [x8, #4]
  40e05c:	ldr	w11, [sp, #12]
  40e060:	strh	w11, [x8, #6]
  40e064:	ldur	x13, [x29, #-16]
  40e068:	ldr	w12, [x13, #28]
  40e06c:	add	w12, w12, #0x1
  40e070:	str	w12, [x13, #28]
  40e074:	ldur	x13, [x29, #-16]
  40e078:	str	w12, [x13, #32]
  40e07c:	str	w12, [sp, #36]
  40e080:	ldur	w12, [x29, #-20]
  40e084:	strb	w12, [x8, #16]
  40e088:	ldur	x13, [x29, #-32]
  40e08c:	cbnz	x13, 40e09c <ferror@plt+0xb7cc>
  40e090:	mov	w8, #0xffffffea            	// #-22
  40e094:	stur	w8, [x29, #-4]
  40e098:	b	40e0e8 <ferror@plt+0xb818>
  40e09c:	ldur	x8, [x29, #-32]
  40e0a0:	add	x0, sp, #0x1c
  40e0a4:	mov	w1, #0x414                 	// #1044
  40e0a8:	blr	x8
  40e0ac:	str	w0, [sp, #24]
  40e0b0:	ldr	w9, [sp, #24]
  40e0b4:	cbz	w9, 40e0c4 <ferror@plt+0xb7f4>
  40e0b8:	ldr	w8, [sp, #24]
  40e0bc:	stur	w8, [x29, #-4]
  40e0c0:	b	40e0e8 <ferror@plt+0xb818>
  40e0c4:	ldur	x8, [x29, #-16]
  40e0c8:	ldr	w0, [x8]
  40e0cc:	add	x1, sp, #0x1c
  40e0d0:	ldr	w9, [sp, #28]
  40e0d4:	mov	w2, w9
  40e0d8:	mov	w9, wzr
  40e0dc:	mov	w3, w9
  40e0e0:	bl	402690 <send@plt>
  40e0e4:	stur	w0, [x29, #-4]
  40e0e8:	ldur	w0, [x29, #-4]
  40e0ec:	add	sp, sp, #0x450
  40e0f0:	ldr	x28, [sp, #16]
  40e0f4:	ldp	x29, x30, [sp], #32
  40e0f8:	ret
  40e0fc:	sub	sp, sp, #0x30
  40e100:	stp	x29, x30, [sp, #32]
  40e104:	add	x29, sp, #0x20
  40e108:	str	x0, [sp, #16]
  40e10c:	str	w1, [sp, #12]
  40e110:	ldr	w8, [sp, #12]
  40e114:	cbnz	w8, 40e130 <ferror@plt+0xb860>
  40e118:	ldr	x0, [sp, #16]
  40e11c:	ldr	w1, [sp, #12]
  40e120:	mov	w2, #0x1                   	// #1
  40e124:	bl	40e150 <ferror@plt+0xb880>
  40e128:	stur	w0, [x29, #-4]
  40e12c:	b	40e140 <ferror@plt+0xb870>
  40e130:	ldr	x0, [sp, #16]
  40e134:	ldr	w1, [sp, #12]
  40e138:	bl	40e238 <ferror@plt+0xb968>
  40e13c:	stur	w0, [x29, #-4]
  40e140:	ldur	w0, [x29, #-4]
  40e144:	ldp	x29, x30, [sp, #32]
  40e148:	add	sp, sp, #0x30
  40e14c:	ret
  40e150:	sub	sp, sp, #0x50
  40e154:	stp	x29, x30, [sp, #64]
  40e158:	add	x29, sp, #0x40
  40e15c:	stur	x0, [x29, #-16]
  40e160:	stur	w1, [x29, #-20]
  40e164:	stur	w2, [x29, #-24]
  40e168:	ldur	w8, [x29, #-20]
  40e16c:	cbz	w8, 40e17c <ferror@plt+0xb8ac>
  40e170:	ldur	w8, [x29, #-20]
  40e174:	cmp	w8, #0x7
  40e178:	b.ne	40e218 <ferror@plt+0xb948>  // b.any
  40e17c:	mov	x8, sp
  40e180:	mov	w9, #0x28                  	// #40
  40e184:	str	w9, [sp]
  40e188:	mov	w9, #0x12                  	// #18
  40e18c:	strh	w9, [x8, #4]
  40e190:	mov	w9, #0x301                 	// #769
  40e194:	strh	w9, [x8, #6]
  40e198:	ldur	x10, [x29, #-16]
  40e19c:	ldr	w9, [x10, #28]
  40e1a0:	add	w9, w9, #0x1
  40e1a4:	str	w9, [x10, #28]
  40e1a8:	ldur	x10, [x29, #-16]
  40e1ac:	str	w9, [x10, #32]
  40e1b0:	str	w9, [sp, #8]
  40e1b4:	mov	w9, wzr
  40e1b8:	str	wzr, [sp, #12]
  40e1bc:	ldur	w11, [x29, #-20]
  40e1c0:	strb	w11, [x8, #16]
  40e1c4:	mov	w11, #0x0                   	// #0
  40e1c8:	strb	w11, [x8, #17]
  40e1cc:	mov	w11, #0x0                   	// #0
  40e1d0:	strh	w11, [x8, #18]
  40e1d4:	str	wzr, [sp, #20]
  40e1d8:	str	wzr, [sp, #24]
  40e1dc:	str	wzr, [sp, #28]
  40e1e0:	mov	w11, #0x8                   	// #8
  40e1e4:	strh	w11, [x8, #32]
  40e1e8:	mov	w11, #0x1d                  	// #29
  40e1ec:	strh	w11, [x8, #34]
  40e1f0:	ldur	w11, [x29, #-24]
  40e1f4:	str	w11, [sp, #36]
  40e1f8:	ldur	x10, [x29, #-16]
  40e1fc:	ldr	w0, [x10]
  40e200:	mov	x1, x8
  40e204:	mov	x2, #0x28                  	// #40
  40e208:	mov	w3, w9
  40e20c:	bl	402690 <send@plt>
  40e210:	stur	w0, [x29, #-4]
  40e214:	b	40e228 <ferror@plt+0xb958>
  40e218:	ldur	x0, [x29, #-16]
  40e21c:	ldur	w1, [x29, #-20]
  40e220:	bl	40e238 <ferror@plt+0xb968>
  40e224:	stur	w0, [x29, #-4]
  40e228:	ldur	w0, [x29, #-4]
  40e22c:	ldp	x29, x30, [sp, #64]
  40e230:	add	sp, sp, #0x50
  40e234:	ret
  40e238:	sub	sp, sp, #0x40
  40e23c:	stp	x29, x30, [sp, #48]
  40e240:	add	x29, sp, #0x30
  40e244:	mov	w8, #0x20                  	// #32
  40e248:	mov	w9, #0x12                  	// #18
  40e24c:	mov	w10, #0x301                 	// #769
  40e250:	mov	w11, wzr
  40e254:	mov	w12, #0x0                   	// #0
  40e258:	mov	w13, #0x0                   	// #0
  40e25c:	mov	x2, #0x20                  	// #32
  40e260:	add	x14, sp, #0x4
  40e264:	stur	x0, [x29, #-8]
  40e268:	stur	w1, [x29, #-12]
  40e26c:	str	w8, [sp, #4]
  40e270:	strh	w9, [x14, #4]
  40e274:	strh	w10, [x14, #6]
  40e278:	ldur	x15, [x29, #-8]
  40e27c:	ldr	w8, [x15, #28]
  40e280:	add	w8, w8, #0x1
  40e284:	str	w8, [x15, #28]
  40e288:	ldur	x15, [x29, #-8]
  40e28c:	str	w8, [x15, #32]
  40e290:	str	w8, [sp, #12]
  40e294:	str	wzr, [sp, #16]
  40e298:	ldur	w8, [x29, #-12]
  40e29c:	strb	w8, [x14, #16]
  40e2a0:	strb	w12, [x14, #17]
  40e2a4:	strh	w13, [x14, #18]
  40e2a8:	str	wzr, [sp, #24]
  40e2ac:	str	wzr, [sp, #28]
  40e2b0:	str	wzr, [sp, #32]
  40e2b4:	ldur	x15, [x29, #-8]
  40e2b8:	ldr	w0, [x15]
  40e2bc:	mov	x1, x14
  40e2c0:	mov	w3, w11
  40e2c4:	bl	402690 <send@plt>
  40e2c8:	ldp	x29, x30, [sp, #48]
  40e2cc:	add	sp, sp, #0x40
  40e2d0:	ret
  40e2d4:	stp	x29, x30, [sp, #-32]!
  40e2d8:	str	x28, [sp, #16]
  40e2dc:	mov	x29, sp
  40e2e0:	sub	sp, sp, #0x460
  40e2e4:	sub	x8, x29, #0x20
  40e2e8:	str	x0, [x8, #16]
  40e2ec:	stur	w1, [x29, #-20]
  40e2f0:	str	x2, [x8]
  40e2f4:	ldur	w9, [x29, #-20]
  40e2f8:	str	x8, [sp, #16]
  40e2fc:	cbz	w9, 40e30c <ferror@plt+0xba3c>
  40e300:	ldur	w8, [x29, #-20]
  40e304:	cmp	w8, #0x11
  40e308:	b.ne	40e3d8 <ferror@plt+0xbb08>  // b.any
  40e30c:	add	x8, sp, #0x20
  40e310:	mov	x0, x8
  40e314:	mov	w9, wzr
  40e318:	mov	w1, w9
  40e31c:	mov	x2, #0x420                 	// #1056
  40e320:	str	x8, [sp, #8]
  40e324:	bl	402480 <memset@plt>
  40e328:	mov	w9, #0x20                  	// #32
  40e32c:	str	w9, [sp, #32]
  40e330:	mov	w9, #0x12                  	// #18
  40e334:	ldr	x8, [sp, #8]
  40e338:	strh	w9, [x8, #4]
  40e33c:	mov	w9, #0x301                 	// #769
  40e340:	strh	w9, [x8, #6]
  40e344:	ldr	x10, [sp, #16]
  40e348:	ldr	x11, [x10, #16]
  40e34c:	ldr	w9, [x11, #28]
  40e350:	add	w9, w9, #0x1
  40e354:	str	w9, [x11, #28]
  40e358:	ldr	x11, [x10, #16]
  40e35c:	str	w9, [x11, #32]
  40e360:	str	w9, [sp, #40]
  40e364:	ldur	w9, [x29, #-20]
  40e368:	strb	w9, [x8, #16]
  40e36c:	ldr	x11, [x10]
  40e370:	cbnz	x11, 40e380 <ferror@plt+0xbab0>
  40e374:	mov	w8, #0xffffffea            	// #-22
  40e378:	stur	w8, [x29, #-4]
  40e37c:	b	40e3ec <ferror@plt+0xbb1c>
  40e380:	ldr	x8, [sp, #16]
  40e384:	ldr	x9, [x8]
  40e388:	add	x0, sp, #0x20
  40e38c:	mov	w1, #0x420                 	// #1056
  40e390:	blr	x9
  40e394:	str	w0, [sp, #28]
  40e398:	ldr	w10, [sp, #28]
  40e39c:	cbz	w10, 40e3ac <ferror@plt+0xbadc>
  40e3a0:	ldr	w8, [sp, #28]
  40e3a4:	stur	w8, [x29, #-4]
  40e3a8:	b	40e3ec <ferror@plt+0xbb1c>
  40e3ac:	ldr	x8, [sp, #16]
  40e3b0:	ldr	x9, [x8, #16]
  40e3b4:	ldr	w0, [x9]
  40e3b8:	add	x1, sp, #0x20
  40e3bc:	ldr	w10, [sp, #32]
  40e3c0:	mov	w2, w10
  40e3c4:	mov	w10, wzr
  40e3c8:	mov	w3, w10
  40e3cc:	bl	402690 <send@plt>
  40e3d0:	stur	w0, [x29, #-4]
  40e3d4:	b	40e3ec <ferror@plt+0xbb1c>
  40e3d8:	ldr	x8, [sp, #16]
  40e3dc:	ldr	x0, [x8, #16]
  40e3e0:	ldur	w1, [x29, #-20]
  40e3e4:	bl	40e238 <ferror@plt+0xb968>
  40e3e8:	stur	w0, [x29, #-4]
  40e3ec:	ldur	w0, [x29, #-4]
  40e3f0:	add	sp, sp, #0x460
  40e3f4:	ldr	x28, [sp, #16]
  40e3f8:	ldp	x29, x30, [sp], #32
  40e3fc:	ret
  40e400:	sub	sp, sp, #0x100
  40e404:	stp	x29, x30, [sp, #240]
  40e408:	add	x29, sp, #0xf0
  40e40c:	sub	x8, x29, #0x18
  40e410:	mov	x2, #0xa0                  	// #160
  40e414:	mov	w9, #0x20                  	// #32
  40e418:	mov	w10, #0x1e                  	// #30
  40e41c:	mov	w11, #0x301                 	// #769
  40e420:	mov	w12, #0x7                   	// #7
  40e424:	mov	w13, #0xa0                  	// #160
  40e428:	mov	w14, wzr
  40e42c:	add	x15, sp, #0x38
  40e430:	str	x0, [x8, #8]
  40e434:	str	x1, [x8]
  40e438:	mov	x0, x15
  40e43c:	mov	w1, w14
  40e440:	str	x8, [sp, #40]
  40e444:	str	w9, [sp, #36]
  40e448:	str	w10, [sp, #32]
  40e44c:	str	w11, [sp, #28]
  40e450:	str	w12, [sp, #24]
  40e454:	str	w13, [sp, #20]
  40e458:	str	x15, [sp, #8]
  40e45c:	bl	402480 <memset@plt>
  40e460:	ldr	w9, [sp, #36]
  40e464:	str	w9, [sp, #56]
  40e468:	ldr	w10, [sp, #32]
  40e46c:	ldr	x8, [sp, #8]
  40e470:	strh	w10, [x8, #4]
  40e474:	ldr	w11, [sp, #28]
  40e478:	strh	w11, [x8, #6]
  40e47c:	ldr	x15, [sp, #40]
  40e480:	ldr	x16, [x15, #8]
  40e484:	ldr	w12, [x16, #28]
  40e488:	add	w12, w12, #0x1
  40e48c:	str	w12, [x16, #28]
  40e490:	ldr	x16, [x15, #8]
  40e494:	str	w12, [x16, #32]
  40e498:	str	w12, [sp, #64]
  40e49c:	ldr	w12, [sp, #24]
  40e4a0:	strb	w12, [x8, #16]
  40e4a4:	ldr	x16, [x15]
  40e4a8:	mov	x0, x8
  40e4ac:	ldr	w1, [sp, #20]
  40e4b0:	blr	x16
  40e4b4:	str	w0, [sp, #52]
  40e4b8:	ldr	w9, [sp, #52]
  40e4bc:	cbz	w9, 40e4cc <ferror@plt+0xbbfc>
  40e4c0:	ldr	w8, [sp, #52]
  40e4c4:	stur	w8, [x29, #-4]
  40e4c8:	b	40e4f0 <ferror@plt+0xbc20>
  40e4cc:	ldr	x8, [sp, #40]
  40e4d0:	ldr	x9, [x8, #8]
  40e4d4:	ldr	w0, [x9]
  40e4d8:	add	x1, sp, #0x38
  40e4dc:	mov	x2, #0xa0                  	// #160
  40e4e0:	mov	w10, wzr
  40e4e4:	mov	w3, w10
  40e4e8:	bl	402690 <send@plt>
  40e4ec:	stur	w0, [x29, #-4]
  40e4f0:	ldur	w0, [x29, #-4]
  40e4f4:	ldp	x29, x30, [sp, #240]
  40e4f8:	add	sp, sp, #0x100
  40e4fc:	ret
  40e500:	sub	sp, sp, #0x40
  40e504:	stp	x29, x30, [sp, #48]
  40e508:	add	x29, sp, #0x30
  40e50c:	mov	x8, #0x1c                  	// #28
  40e510:	mov	w9, #0x1c                  	// #28
  40e514:	mov	w10, #0x5e                  	// #94
  40e518:	mov	w11, #0x301                 	// #769
  40e51c:	mov	w12, wzr
  40e520:	mov	x13, sp
  40e524:	stur	x0, [x29, #-8]
  40e528:	stur	w1, [x29, #-12]
  40e52c:	stur	w2, [x29, #-16]
  40e530:	str	xzr, [sp]
  40e534:	str	xzr, [sp, #8]
  40e538:	str	xzr, [sp, #16]
  40e53c:	str	wzr, [sp, #24]
  40e540:	str	w9, [sp]
  40e544:	strh	w10, [x13, #4]
  40e548:	strh	w11, [x13, #6]
  40e54c:	str	wzr, [sp, #12]
  40e550:	ldur	x14, [x29, #-8]
  40e554:	ldr	w9, [x14, #28]
  40e558:	add	w9, w9, #0x1
  40e55c:	str	w9, [x14, #28]
  40e560:	ldur	x14, [x29, #-8]
  40e564:	str	w9, [x14, #32]
  40e568:	str	w9, [sp, #8]
  40e56c:	ldur	w9, [x29, #-12]
  40e570:	strb	w9, [x13, #16]
  40e574:	ldur	w9, [x29, #-16]
  40e578:	str	w9, [sp, #24]
  40e57c:	ldur	x14, [x29, #-8]
  40e580:	ldr	w0, [x14]
  40e584:	mov	x1, x13
  40e588:	mov	x2, x8
  40e58c:	mov	w3, w12
  40e590:	bl	402690 <send@plt>
  40e594:	ldp	x29, x30, [sp, #48]
  40e598:	add	sp, sp, #0x40
  40e59c:	ret
  40e5a0:	sub	sp, sp, #0x30
  40e5a4:	stp	x29, x30, [sp, #32]
  40e5a8:	add	x29, sp, #0x20
  40e5ac:	mov	w8, wzr
  40e5b0:	stur	x0, [x29, #-8]
  40e5b4:	str	x1, [sp, #16]
  40e5b8:	str	w2, [sp, #12]
  40e5bc:	ldur	x9, [x29, #-8]
  40e5c0:	ldr	w0, [x9]
  40e5c4:	ldr	x1, [sp, #16]
  40e5c8:	ldrsw	x2, [sp, #12]
  40e5cc:	mov	w3, w8
  40e5d0:	bl	402690 <send@plt>
  40e5d4:	ldp	x29, x30, [sp, #32]
  40e5d8:	add	sp, sp, #0x30
  40e5dc:	ret
  40e5e0:	stp	x29, x30, [sp, #-32]!
  40e5e4:	str	x28, [sp, #16]
  40e5e8:	mov	x29, sp
  40e5ec:	sub	sp, sp, #0x440
  40e5f0:	mov	w8, wzr
  40e5f4:	stur	x0, [x29, #-16]
  40e5f8:	stur	x1, [x29, #-24]
  40e5fc:	stur	w2, [x29, #-28]
  40e600:	ldur	x9, [x29, #-16]
  40e604:	ldr	w0, [x9]
  40e608:	ldur	x1, [x29, #-24]
  40e60c:	ldursw	x2, [x29, #-28]
  40e610:	mov	w3, w8
  40e614:	bl	402690 <send@plt>
  40e618:	stur	w0, [x29, #-44]
  40e61c:	ldur	w8, [x29, #-44]
  40e620:	cmp	w8, #0x0
  40e624:	cset	w8, ge  // ge = tcont
  40e628:	tbnz	w8, #0, 40e638 <ferror@plt+0xbd68>
  40e62c:	ldur	w8, [x29, #-44]
  40e630:	stur	w8, [x29, #-4]
  40e634:	b	40e7ac <ferror@plt+0xbedc>
  40e638:	ldur	x8, [x29, #-16]
  40e63c:	ldr	w0, [x8]
  40e640:	add	x1, sp, #0x14
  40e644:	mov	x2, #0x400                 	// #1024
  40e648:	mov	w3, #0x42                  	// #66
  40e64c:	bl	402590 <recv@plt>
  40e650:	stur	w0, [x29, #-44]
  40e654:	ldur	w9, [x29, #-44]
  40e658:	cmp	w9, #0x0
  40e65c:	cset	w9, ge  // ge = tcont
  40e660:	tbnz	w9, #0, 40e688 <ferror@plt+0xbdb8>
  40e664:	bl	402840 <__errno_location@plt>
  40e668:	ldr	w8, [x0]
  40e66c:	cmp	w8, #0xb
  40e670:	b.ne	40e67c <ferror@plt+0xbdac>  // b.any
  40e674:	stur	wzr, [x29, #-4]
  40e678:	b	40e7ac <ferror@plt+0xbedc>
  40e67c:	mov	w8, #0xffffffff            	// #-1
  40e680:	stur	w8, [x29, #-4]
  40e684:	b	40e7ac <ferror@plt+0xbedc>
  40e688:	add	x8, sp, #0x14
  40e68c:	stur	x8, [x29, #-40]
  40e690:	ldur	w8, [x29, #-44]
  40e694:	mov	w9, #0x0                   	// #0
  40e698:	cmp	w8, #0x10
  40e69c:	str	w9, [sp, #4]
  40e6a0:	b.lt	40e6d8 <ferror@plt+0xbe08>  // b.tstop
  40e6a4:	ldur	x8, [x29, #-40]
  40e6a8:	ldr	w9, [x8]
  40e6ac:	mov	w8, w9
  40e6b0:	mov	w9, #0x0                   	// #0
  40e6b4:	cmp	x8, #0x10
  40e6b8:	str	w9, [sp, #4]
  40e6bc:	b.cc	40e6d8 <ferror@plt+0xbe08>  // b.lo, b.ul, b.last
  40e6c0:	ldur	x8, [x29, #-40]
  40e6c4:	ldr	w9, [x8]
  40e6c8:	ldur	w10, [x29, #-44]
  40e6cc:	cmp	w9, w10
  40e6d0:	cset	w9, ls  // ls = plast
  40e6d4:	str	w9, [sp, #4]
  40e6d8:	ldr	w8, [sp, #4]
  40e6dc:	tbnz	w8, #0, 40e6e4 <ferror@plt+0xbe14>
  40e6e0:	b	40e7a8 <ferror@plt+0xbed8>
  40e6e4:	ldur	x8, [x29, #-40]
  40e6e8:	ldrh	w9, [x8, #4]
  40e6ec:	cmp	w9, #0x2
  40e6f0:	b.ne	40e75c <ferror@plt+0xbe8c>  // b.any
  40e6f4:	ldur	x8, [x29, #-40]
  40e6f8:	add	x8, x8, #0x10
  40e6fc:	str	x8, [sp, #8]
  40e700:	ldur	x8, [x29, #-40]
  40e704:	ldr	w9, [x8]
  40e708:	mov	w8, w9
  40e70c:	cmp	x8, #0x24
  40e710:	b.cs	40e730 <ferror@plt+0xbe60>  // b.hs, b.nlast
  40e714:	adrp	x8, 422000 <ferror@plt+0x1f730>
  40e718:	ldr	x8, [x8, #3992]
  40e71c:	ldr	x0, [x8]
  40e720:	adrp	x1, 412000 <ferror@plt+0xf730>
  40e724:	add	x1, x1, #0x486
  40e728:	bl	402890 <fprintf@plt>
  40e72c:	b	40e750 <ferror@plt+0xbe80>
  40e730:	ldr	x8, [sp, #8]
  40e734:	ldr	w9, [x8]
  40e738:	mov	w10, wzr
  40e73c:	subs	w9, w10, w9
  40e740:	str	w9, [sp]
  40e744:	bl	402840 <__errno_location@plt>
  40e748:	ldr	w9, [sp]
  40e74c:	str	w9, [x0]
  40e750:	mov	w8, #0xffffffff            	// #-1
  40e754:	stur	w8, [x29, #-4]
  40e758:	b	40e7ac <ferror@plt+0xbedc>
  40e75c:	ldur	x8, [x29, #-40]
  40e760:	ldr	w9, [x8]
  40e764:	add	w9, w9, #0x4
  40e768:	subs	w9, w9, #0x1
  40e76c:	and	w9, w9, #0xfffffffc
  40e770:	ldur	w10, [x29, #-44]
  40e774:	subs	w9, w10, w9
  40e778:	stur	w9, [x29, #-44]
  40e77c:	ldur	x8, [x29, #-40]
  40e780:	ldur	x11, [x29, #-40]
  40e784:	ldr	w9, [x11]
  40e788:	add	w9, w9, #0x4
  40e78c:	subs	w9, w9, #0x1
  40e790:	and	w9, w9, #0xfffffffc
  40e794:	mov	w11, w9
  40e798:	ubfx	x11, x11, #0, #32
  40e79c:	add	x8, x8, x11
  40e7a0:	stur	x8, [x29, #-40]
  40e7a4:	b	40e690 <ferror@plt+0xbdc0>
  40e7a8:	stur	wzr, [x29, #-4]
  40e7ac:	ldur	w0, [x29, #-4]
  40e7b0:	add	sp, sp, #0x440
  40e7b4:	ldr	x28, [sp, #16]
  40e7b8:	ldp	x29, x30, [sp], #32
  40e7bc:	ret
  40e7c0:	sub	sp, sp, #0xa0
  40e7c4:	stp	x29, x30, [sp, #144]
  40e7c8:	add	x29, sp, #0x90
  40e7cc:	mov	w8, #0x301                 	// #769
  40e7d0:	mov	w9, wzr
  40e7d4:	adrp	x10, 412000 <ferror@plt+0xf730>
  40e7d8:	add	x10, x10, #0x790
  40e7dc:	mov	x11, #0x10                  	// #16
  40e7e0:	mov	w12, #0xc                   	// #12
  40e7e4:	mov	x13, #0x2                   	// #2
  40e7e8:	mov	x14, xzr
  40e7ec:	sub	x15, x29, #0x2c
  40e7f0:	sub	x16, x29, #0x38
  40e7f4:	add	x17, sp, #0x38
  40e7f8:	mov	x18, sp
  40e7fc:	stur	x0, [x29, #-8]
  40e800:	stur	w1, [x29, #-12]
  40e804:	stur	x2, [x29, #-24]
  40e808:	stur	w3, [x29, #-28]
  40e80c:	ldur	w1, [x29, #-28]
  40e810:	add	w1, w1, #0x10
  40e814:	stur	w1, [x29, #-44]
  40e818:	ldur	w1, [x29, #-12]
  40e81c:	strh	w1, [x15, #4]
  40e820:	strh	w8, [x15, #6]
  40e824:	ldur	x0, [x29, #-8]
  40e828:	ldr	w8, [x0, #28]
  40e82c:	add	w8, w8, #0x1
  40e830:	str	w8, [x0, #28]
  40e834:	ldur	x0, [x29, #-8]
  40e838:	str	w8, [x0, #32]
  40e83c:	stur	w8, [x29, #-36]
  40e840:	stur	wzr, [x29, #-32]
  40e844:	ldr	x0, [x10]
  40e848:	stur	x0, [x29, #-56]
  40e84c:	ldr	w8, [x10, #8]
  40e850:	stur	w8, [x29, #-48]
  40e854:	str	x15, [sp, #56]
  40e858:	str	x11, [sp, #64]
  40e85c:	ldur	x10, [x29, #-24]
  40e860:	str	x10, [x17, #16]
  40e864:	ldursw	x10, [x29, #-28]
  40e868:	str	x10, [sp, #80]
  40e86c:	str	x16, [sp]
  40e870:	str	w12, [sp, #8]
  40e874:	str	x17, [x18, #16]
  40e878:	str	x13, [sp, #24]
  40e87c:	str	x14, [x18, #32]
  40e880:	str	xzr, [sp, #40]
  40e884:	str	wzr, [sp, #48]
  40e888:	ldur	x10, [x29, #-8]
  40e88c:	ldr	w0, [x10]
  40e890:	mov	x1, x18
  40e894:	mov	w2, w9
  40e898:	bl	4024e0 <sendmsg@plt>
  40e89c:	ldp	x29, x30, [sp, #144]
  40e8a0:	add	sp, sp, #0xa0
  40e8a4:	ret
  40e8a8:	sub	sp, sp, #0x80
  40e8ac:	stp	x29, x30, [sp, #112]
  40e8b0:	add	x29, sp, #0x70
  40e8b4:	adrp	x8, 412000 <ferror@plt+0xf730>
  40e8b8:	add	x8, x8, #0x79c
  40e8bc:	mov	w9, #0xc                   	// #12
  40e8c0:	mov	x10, #0x1                   	// #1
  40e8c4:	mov	x11, xzr
  40e8c8:	mov	w12, wzr
  40e8cc:	mov	w13, #0x301                 	// #769
  40e8d0:	sub	x14, x29, #0x20
  40e8d4:	sub	x15, x29, #0x30
  40e8d8:	add	x16, sp, #0x8
  40e8dc:	stur	x0, [x29, #-8]
  40e8e0:	stur	x1, [x29, #-16]
  40e8e4:	ldr	x17, [x8]
  40e8e8:	stur	x17, [x29, #-32]
  40e8ec:	ldr	w18, [x8, #8]
  40e8f0:	stur	w18, [x29, #-24]
  40e8f4:	ldur	x8, [x29, #-16]
  40e8f8:	stur	x8, [x29, #-48]
  40e8fc:	ldur	x8, [x29, #-16]
  40e900:	ldr	w18, [x8]
  40e904:	mov	w8, w18
  40e908:	stur	x8, [x29, #-40]
  40e90c:	str	x14, [sp, #8]
  40e910:	str	w9, [sp, #16]
  40e914:	str	x15, [x16, #16]
  40e918:	str	x10, [sp, #32]
  40e91c:	str	x11, [x16, #32]
  40e920:	str	xzr, [sp, #48]
  40e924:	str	wzr, [sp, #56]
  40e928:	ldur	x8, [x29, #-16]
  40e92c:	strh	w13, [x8, #6]
  40e930:	ldur	x8, [x29, #-16]
  40e934:	str	wzr, [x8, #12]
  40e938:	ldur	x8, [x29, #-8]
  40e93c:	ldr	w9, [x8, #28]
  40e940:	add	w9, w9, #0x1
  40e944:	str	w9, [x8, #28]
  40e948:	ldur	x8, [x29, #-8]
  40e94c:	str	w9, [x8, #32]
  40e950:	ldur	x8, [x29, #-16]
  40e954:	str	w9, [x8, #8]
  40e958:	ldur	x8, [x29, #-8]
  40e95c:	ldr	w0, [x8]
  40e960:	mov	x1, x16
  40e964:	mov	w2, w12
  40e968:	bl	4024e0 <sendmsg@plt>
  40e96c:	ldp	x29, x30, [sp, #112]
  40e970:	add	sp, sp, #0x80
  40e974:	ret
  40e978:	sub	sp, sp, #0x60
  40e97c:	stp	x29, x30, [sp, #80]
  40e980:	add	x29, sp, #0x50
  40e984:	mov	w8, #0x0                   	// #0
  40e988:	mov	x9, sp
  40e98c:	stur	x0, [x29, #-8]
  40e990:	stur	x1, [x29, #-16]
  40e994:	stur	x2, [x29, #-24]
  40e998:	sturh	w3, [x29, #-26]
  40e99c:	ldur	x10, [x29, #-16]
  40e9a0:	str	x10, [sp]
  40e9a4:	ldur	x10, [x29, #-24]
  40e9a8:	str	x10, [x9, #8]
  40e9ac:	ldurh	w11, [x29, #-26]
  40e9b0:	strh	w11, [x9, #16]
  40e9b4:	str	xzr, [sp, #24]
  40e9b8:	str	xzr, [sp, #32]
  40e9bc:	str	xzr, [sp, #40]
  40e9c0:	strh	w8, [x9, #40]
  40e9c4:	ldur	x0, [x29, #-8]
  40e9c8:	mov	x1, x9
  40e9cc:	bl	40e9dc <ferror@plt+0xc10c>
  40e9d0:	ldp	x29, x30, [sp, #80]
  40e9d4:	add	sp, sp, #0x60
  40e9d8:	ret
  40e9dc:	sub	sp, sp, #0xd0
  40e9e0:	stp	x29, x30, [sp, #192]
  40e9e4:	add	x29, sp, #0xc0
  40e9e8:	sub	x8, x29, #0x18
  40e9ec:	mov	w9, #0xc                   	// #12
  40e9f0:	mov	x10, #0x1                   	// #1
  40e9f4:	mov	x11, xzr
  40e9f8:	adrp	x12, 422000 <ferror@plt+0x1f730>
  40e9fc:	ldr	x12, [x12, #3992]
  40ea00:	sub	x13, x29, #0x24
  40ea04:	sub	x14, x29, #0x38
  40ea08:	add	x15, sp, #0x50
  40ea0c:	str	x0, [x8, #8]
  40ea10:	str	x1, [x8]
  40ea14:	str	x13, [sp, #80]
  40ea18:	str	w9, [sp, #88]
  40ea1c:	str	x14, [x15, #16]
  40ea20:	str	x10, [sp, #104]
  40ea24:	str	x11, [x15, #32]
  40ea28:	str	xzr, [sp, #120]
  40ea2c:	str	wzr, [sp, #128]
  40ea30:	str	wzr, [sp, #68]
  40ea34:	str	x8, [sp, #24]
  40ea38:	str	x12, [sp, #16]
  40ea3c:	str	wzr, [sp, #52]
  40ea40:	str	wzr, [sp, #48]
  40ea44:	ldr	x8, [sp, #24]
  40ea48:	ldr	x9, [x8, #8]
  40ea4c:	ldr	w0, [x9]
  40ea50:	add	x1, sp, #0x50
  40ea54:	add	x2, sp, #0x48
  40ea58:	bl	410920 <ferror@plt+0xe050>
  40ea5c:	str	w0, [sp, #64]
  40ea60:	ldr	w10, [sp, #64]
  40ea64:	cmp	w10, #0x0
  40ea68:	cset	w10, ge  // ge = tcont
  40ea6c:	tbnz	w10, #0, 40ea7c <ferror@plt+0xc1ac>
  40ea70:	ldr	w8, [sp, #64]
  40ea74:	stur	w8, [x29, #-4]
  40ea78:	b	40ed64 <ferror@plt+0xc494>
  40ea7c:	ldr	x8, [sp, #24]
  40ea80:	ldr	x9, [x8, #8]
  40ea84:	ldr	x9, [x9, #40]
  40ea88:	cbz	x9, 40eabc <ferror@plt+0xc1ec>
  40ea8c:	ldr	x0, [sp, #72]
  40ea90:	ldr	w8, [sp, #64]
  40ea94:	add	w8, w8, #0x4
  40ea98:	subs	w8, w8, #0x1
  40ea9c:	and	w8, w8, #0xfffffffc
  40eaa0:	mov	w9, w8
  40eaa4:	ubfx	x2, x9, #0, #32
  40eaa8:	ldr	x9, [sp, #24]
  40eaac:	ldr	x10, [x9, #8]
  40eab0:	ldr	x3, [x10, #40]
  40eab4:	mov	x1, #0x1                   	// #1
  40eab8:	bl	4026e0 <fwrite@plt>
  40eabc:	ldr	x8, [sp, #24]
  40eac0:	ldr	x9, [x8]
  40eac4:	str	x9, [sp, #56]
  40eac8:	ldr	x8, [sp, #56]
  40eacc:	ldr	x8, [x8]
  40ead0:	cbz	x8, 40ecdc <ferror@plt+0xc40c>
  40ead4:	ldr	x8, [sp, #72]
  40ead8:	str	x8, [sp, #40]
  40eadc:	ldr	w9, [sp, #64]
  40eae0:	str	w9, [sp, #48]
  40eae4:	ldr	w8, [sp, #48]
  40eae8:	mov	w9, #0x0                   	// #0
  40eaec:	cmp	w8, #0x10
  40eaf0:	str	w9, [sp, #12]
  40eaf4:	b.lt	40eb2c <ferror@plt+0xc25c>  // b.tstop
  40eaf8:	ldr	x8, [sp, #40]
  40eafc:	ldr	w9, [x8]
  40eb00:	mov	w8, w9
  40eb04:	mov	w9, #0x0                   	// #0
  40eb08:	cmp	x8, #0x10
  40eb0c:	str	w9, [sp, #12]
  40eb10:	b.cc	40eb2c <ferror@plt+0xc25c>  // b.lo, b.ul, b.last
  40eb14:	ldr	x8, [sp, #40]
  40eb18:	ldr	w9, [x8]
  40eb1c:	ldr	w10, [sp, #48]
  40eb20:	cmp	w9, w10
  40eb24:	cset	w9, ls  // ls = plast
  40eb28:	str	w9, [sp, #12]
  40eb2c:	ldr	w8, [sp, #12]
  40eb30:	tbnz	w8, #0, 40eb38 <ferror@plt+0xc268>
  40eb34:	b	40eccc <ferror@plt+0xc3fc>
  40eb38:	str	wzr, [sp, #36]
  40eb3c:	ldr	x8, [sp, #56]
  40eb40:	ldrh	w9, [x8, #16]
  40eb44:	ldr	x8, [sp, #40]
  40eb48:	ldrh	w10, [x8, #6]
  40eb4c:	bic	w9, w10, w9
  40eb50:	strh	w9, [x8, #6]
  40eb54:	ldur	w9, [x29, #-32]
  40eb58:	cbnz	w9, 40eb94 <ferror@plt+0xc2c4>
  40eb5c:	ldr	x8, [sp, #40]
  40eb60:	ldr	w9, [x8, #12]
  40eb64:	ldr	x8, [sp, #24]
  40eb68:	ldr	x10, [x8, #8]
  40eb6c:	ldr	w11, [x10, #8]
  40eb70:	cmp	w9, w11
  40eb74:	b.ne	40eb94 <ferror@plt+0xc2c4>  // b.any
  40eb78:	ldr	x8, [sp, #40]
  40eb7c:	ldr	w9, [x8, #8]
  40eb80:	ldr	x8, [sp, #24]
  40eb84:	ldr	x10, [x8, #8]
  40eb88:	ldr	w11, [x10, #32]
  40eb8c:	cmp	w9, w11
  40eb90:	b.eq	40eb98 <ferror@plt+0xc2c8>  // b.none
  40eb94:	b	40ec80 <ferror@plt+0xc3b0>
  40eb98:	ldr	x8, [sp, #40]
  40eb9c:	ldrh	w9, [x8, #6]
  40eba0:	and	w9, w9, #0x10
  40eba4:	cbz	w9, 40ebb0 <ferror@plt+0xc2e0>
  40eba8:	mov	w8, #0x1                   	// #1
  40ebac:	str	w8, [sp, #68]
  40ebb0:	ldr	x8, [sp, #40]
  40ebb4:	ldrh	w9, [x8, #4]
  40ebb8:	cmp	w9, #0x3
  40ebbc:	b.ne	40ebfc <ferror@plt+0xc32c>  // b.any
  40ebc0:	ldr	x0, [sp, #40]
  40ebc4:	bl	410a64 <ferror@plt+0xe194>
  40ebc8:	str	w0, [sp, #36]
  40ebcc:	ldr	w8, [sp, #36]
  40ebd0:	cmp	w8, #0x0
  40ebd4:	cset	w8, ge  // ge = tcont
  40ebd8:	tbnz	w8, #0, 40ebf0 <ferror@plt+0xc320>
  40ebdc:	ldr	x0, [sp, #72]
  40ebe0:	bl	402660 <free@plt>
  40ebe4:	mov	w8, #0xffffffff            	// #-1
  40ebe8:	stur	w8, [x29, #-4]
  40ebec:	b	40ed64 <ferror@plt+0xc494>
  40ebf0:	mov	w8, #0x1                   	// #1
  40ebf4:	str	w8, [sp, #52]
  40ebf8:	b	40eccc <ferror@plt+0xc3fc>
  40ebfc:	ldr	x8, [sp, #40]
  40ec00:	ldrh	w9, [x8, #4]
  40ec04:	cmp	w9, #0x2
  40ec08:	b.ne	40ec30 <ferror@plt+0xc360>  // b.any
  40ec0c:	ldr	x8, [sp, #24]
  40ec10:	ldr	x0, [x8, #8]
  40ec14:	ldr	x1, [sp, #40]
  40ec18:	bl	410ba4 <ferror@plt+0xe2d4>
  40ec1c:	ldr	x0, [sp, #72]
  40ec20:	bl	402660 <free@plt>
  40ec24:	mov	w9, #0xffffffff            	// #-1
  40ec28:	stur	w9, [x29, #-4]
  40ec2c:	b	40ed64 <ferror@plt+0xc494>
  40ec30:	ldr	x8, [sp, #24]
  40ec34:	ldr	x9, [x8, #8]
  40ec38:	ldr	x9, [x9, #40]
  40ec3c:	cbnz	x9, 40ec80 <ferror@plt+0xc3b0>
  40ec40:	ldr	x8, [sp, #56]
  40ec44:	ldr	x8, [x8]
  40ec48:	ldr	x0, [sp, #40]
  40ec4c:	ldr	x9, [sp, #56]
  40ec50:	ldr	x1, [x9, #8]
  40ec54:	blr	x8
  40ec58:	str	w0, [sp, #36]
  40ec5c:	ldr	w10, [sp, #36]
  40ec60:	cmp	w10, #0x0
  40ec64:	cset	w10, ge  // ge = tcont
  40ec68:	tbnz	w10, #0, 40ec80 <ferror@plt+0xc3b0>
  40ec6c:	ldr	x0, [sp, #72]
  40ec70:	bl	402660 <free@plt>
  40ec74:	ldr	w8, [sp, #36]
  40ec78:	stur	w8, [x29, #-4]
  40ec7c:	b	40ed64 <ferror@plt+0xc494>
  40ec80:	ldr	x8, [sp, #40]
  40ec84:	ldr	w9, [x8]
  40ec88:	add	w9, w9, #0x4
  40ec8c:	subs	w9, w9, #0x1
  40ec90:	and	w9, w9, #0xfffffffc
  40ec94:	ldr	w10, [sp, #48]
  40ec98:	subs	w9, w10, w9
  40ec9c:	str	w9, [sp, #48]
  40eca0:	ldr	x8, [sp, #40]
  40eca4:	ldr	x11, [sp, #40]
  40eca8:	ldr	w9, [x11]
  40ecac:	add	w9, w9, #0x4
  40ecb0:	subs	w9, w9, #0x1
  40ecb4:	and	w9, w9, #0xfffffffc
  40ecb8:	mov	w11, w9
  40ecbc:	ubfx	x11, x11, #0, #32
  40ecc0:	add	x8, x8, x11
  40ecc4:	str	x8, [sp, #40]
  40ecc8:	b	40eae4 <ferror@plt+0xc214>
  40eccc:	ldr	x8, [sp, #56]
  40ecd0:	add	x8, x8, #0x18
  40ecd4:	str	x8, [sp, #56]
  40ecd8:	b	40eac8 <ferror@plt+0xc1f8>
  40ecdc:	ldr	x0, [sp, #72]
  40ece0:	bl	402660 <free@plt>
  40ece4:	ldr	w8, [sp, #52]
  40ece8:	cbz	w8, 40ed10 <ferror@plt+0xc440>
  40ecec:	ldr	w8, [sp, #68]
  40ecf0:	cbz	w8, 40ed08 <ferror@plt+0xc438>
  40ecf4:	ldr	x8, [sp, #16]
  40ecf8:	ldr	x0, [x8]
  40ecfc:	adrp	x1, 412000 <ferror@plt+0xf730>
  40ed00:	add	x1, x1, #0x694
  40ed04:	bl	402890 <fprintf@plt>
  40ed08:	stur	wzr, [x29, #-4]
  40ed0c:	b	40ed64 <ferror@plt+0xc494>
  40ed10:	ldr	w8, [sp, #128]
  40ed14:	and	w8, w8, #0x20
  40ed18:	cbz	w8, 40ed34 <ferror@plt+0xc464>
  40ed1c:	ldr	x8, [sp, #16]
  40ed20:	ldr	x0, [x8]
  40ed24:	adrp	x1, 412000 <ferror@plt+0xf730>
  40ed28:	add	x1, x1, #0x52c
  40ed2c:	bl	402890 <fprintf@plt>
  40ed30:	b	40ea3c <ferror@plt+0xc16c>
  40ed34:	ldr	w8, [sp, #48]
  40ed38:	cbz	w8, 40ed60 <ferror@plt+0xc490>
  40ed3c:	ldr	x8, [sp, #16]
  40ed40:	ldr	x0, [x8]
  40ed44:	ldr	w2, [sp, #48]
  40ed48:	adrp	x1, 412000 <ferror@plt+0xf730>
  40ed4c:	add	x1, x1, #0x53f
  40ed50:	bl	402890 <fprintf@plt>
  40ed54:	mov	w9, #0x1                   	// #1
  40ed58:	mov	w0, w9
  40ed5c:	bl	402230 <exit@plt>
  40ed60:	b	40ea3c <ferror@plt+0xc16c>
  40ed64:	ldur	w0, [x29, #-4]
  40ed68:	ldp	x29, x30, [sp, #192]
  40ed6c:	add	sp, sp, #0xd0
  40ed70:	ret
  40ed74:	sub	sp, sp, #0x30
  40ed78:	stp	x29, x30, [sp, #32]
  40ed7c:	add	x29, sp, #0x20
  40ed80:	mov	x8, xzr
  40ed84:	stur	x0, [x29, #-8]
  40ed88:	str	x1, [sp, #16]
  40ed8c:	str	x2, [sp, #8]
  40ed90:	ldur	x0, [x29, #-8]
  40ed94:	ldr	x1, [sp, #16]
  40ed98:	ldr	x2, [sp, #8]
  40ed9c:	mov	w9, #0x1                   	// #1
  40eda0:	and	w3, w9, #0x1
  40eda4:	mov	x4, x8
  40eda8:	bl	40edb8 <ferror@plt+0xc4e8>
  40edac:	ldp	x29, x30, [sp, #32]
  40edb0:	add	sp, sp, #0x30
  40edb4:	ret
  40edb8:	sub	sp, sp, #0x50
  40edbc:	stp	x29, x30, [sp, #64]
  40edc0:	add	x29, sp, #0x40
  40edc4:	mov	x8, #0x1                   	// #1
  40edc8:	add	x9, sp, #0x8
  40edcc:	stur	x0, [x29, #-8]
  40edd0:	stur	x1, [x29, #-16]
  40edd4:	stur	x2, [x29, #-24]
  40edd8:	mov	w10, #0x1                   	// #1
  40eddc:	and	w10, w3, w10
  40ede0:	sturb	w10, [x29, #-25]
  40ede4:	str	x4, [sp, #24]
  40ede8:	ldur	x11, [x29, #-16]
  40edec:	str	x11, [sp, #8]
  40edf0:	ldur	x11, [x29, #-16]
  40edf4:	ldr	w10, [x11]
  40edf8:	mov	w11, w10
  40edfc:	str	x11, [sp, #16]
  40ee00:	ldur	x0, [x29, #-8]
  40ee04:	ldur	x3, [x29, #-24]
  40ee08:	ldurb	w10, [x29, #-25]
  40ee0c:	ldr	x5, [sp, #24]
  40ee10:	mov	x1, x9
  40ee14:	mov	x2, x8
  40ee18:	and	w4, w10, #0x1
  40ee1c:	bl	40ee78 <ferror@plt+0xc5a8>
  40ee20:	ldp	x29, x30, [sp, #64]
  40ee24:	add	sp, sp, #0x50
  40ee28:	ret
  40ee2c:	sub	sp, sp, #0x30
  40ee30:	stp	x29, x30, [sp, #32]
  40ee34:	add	x29, sp, #0x20
  40ee38:	mov	x8, xzr
  40ee3c:	stur	x0, [x29, #-8]
  40ee40:	str	x1, [sp, #16]
  40ee44:	str	x2, [sp, #8]
  40ee48:	str	x3, [sp]
  40ee4c:	ldur	x0, [x29, #-8]
  40ee50:	ldr	x1, [sp, #16]
  40ee54:	ldr	x2, [sp, #8]
  40ee58:	ldr	x3, [sp]
  40ee5c:	mov	w9, #0x1                   	// #1
  40ee60:	and	w4, w9, #0x1
  40ee64:	mov	x5, x8
  40ee68:	bl	40ee78 <ferror@plt+0xc5a8>
  40ee6c:	ldp	x29, x30, [sp, #32]
  40ee70:	add	sp, sp, #0x30
  40ee74:	ret
  40ee78:	sub	sp, sp, #0xf0
  40ee7c:	stp	x29, x30, [sp, #224]
  40ee80:	add	x29, sp, #0xe0
  40ee84:	sub	x8, x29, #0x38
  40ee88:	adrp	x9, 412000 <ferror@plt+0xf730>
  40ee8c:	add	x9, x9, #0x7b4
  40ee90:	mov	w10, #0xc                   	// #12
  40ee94:	mov	x11, xzr
  40ee98:	mov	w12, #0x1                   	// #1
  40ee9c:	adrp	x13, 422000 <ferror@plt+0x1f730>
  40eea0:	ldr	x13, [x13, #3992]
  40eea4:	sub	x14, x29, #0x48
  40eea8:	add	x15, sp, #0x50
  40eeac:	str	x0, [x8, #40]
  40eeb0:	str	x1, [x8, #32]
  40eeb4:	str	x2, [x8, #24]
  40eeb8:	str	x3, [x8, #16]
  40eebc:	and	w12, w4, w12
  40eec0:	sturb	w12, [x29, #-41]
  40eec4:	str	x5, [x8]
  40eec8:	ldr	x16, [x9]
  40eecc:	stur	x16, [x29, #-72]
  40eed0:	ldr	w12, [x9, #8]
  40eed4:	stur	w12, [x29, #-64]
  40eed8:	str	x14, [sp, #80]
  40eedc:	str	w10, [sp, #88]
  40eee0:	ldr	x9, [x8, #32]
  40eee4:	str	x9, [x15, #16]
  40eee8:	ldr	x9, [x8, #24]
  40eeec:	str	x9, [sp, #104]
  40eef0:	str	x11, [x15, #32]
  40eef4:	str	xzr, [sp, #120]
  40eef8:	str	wzr, [sp, #128]
  40eefc:	str	wzr, [sp, #76]
  40ef00:	str	wzr, [sp, #60]
  40ef04:	str	x8, [sp, #16]
  40ef08:	str	x13, [sp, #8]
  40ef0c:	ldrsw	x8, [sp, #60]
  40ef10:	ldr	x9, [sp, #16]
  40ef14:	ldr	x10, [x9, #24]
  40ef18:	cmp	x8, x10
  40ef1c:	b.cs	40ef84 <ferror@plt+0xc6b4>  // b.hs, b.nlast
  40ef20:	ldr	x8, [sp, #16]
  40ef24:	ldr	x9, [x8, #32]
  40ef28:	ldrsw	x10, [sp, #60]
  40ef2c:	mov	x11, #0x10                  	// #16
  40ef30:	mul	x10, x11, x10
  40ef34:	add	x9, x9, x10
  40ef38:	ldr	x9, [x9]
  40ef3c:	str	x9, [sp, #64]
  40ef40:	ldr	x9, [x8, #40]
  40ef44:	ldr	w12, [x9, #28]
  40ef48:	add	w12, w12, #0x1
  40ef4c:	str	w12, [x9, #28]
  40ef50:	str	w12, [sp, #76]
  40ef54:	ldr	x9, [sp, #64]
  40ef58:	str	w12, [x9, #8]
  40ef5c:	ldr	x9, [x8, #16]
  40ef60:	cbnz	x9, 40ef74 <ferror@plt+0xc6a4>
  40ef64:	ldr	x8, [sp, #64]
  40ef68:	ldrh	w9, [x8, #6]
  40ef6c:	orr	w9, w9, #0x4
  40ef70:	strh	w9, [x8, #6]
  40ef74:	ldr	w8, [sp, #60]
  40ef78:	add	w8, w8, #0x1
  40ef7c:	str	w8, [sp, #60]
  40ef80:	b	40ef0c <ferror@plt+0xc63c>
  40ef84:	ldr	x8, [sp, #16]
  40ef88:	ldr	x9, [x8, #40]
  40ef8c:	ldr	w0, [x9]
  40ef90:	add	x1, sp, #0x50
  40ef94:	mov	w10, wzr
  40ef98:	mov	w2, w10
  40ef9c:	bl	4024e0 <sendmsg@plt>
  40efa0:	str	w0, [sp, #56]
  40efa4:	ldr	w10, [sp, #56]
  40efa8:	cmp	w10, #0x0
  40efac:	cset	w10, ge  // ge = tcont
  40efb0:	tbnz	w10, #0, 40efcc <ferror@plt+0xc6fc>
  40efb4:	adrp	x0, 412000 <ferror@plt+0xf730>
  40efb8:	add	x0, x0, #0x72b
  40efbc:	bl	402240 <perror@plt>
  40efc0:	mov	w8, #0xffffffff            	// #-1
  40efc4:	stur	w8, [x29, #-4]
  40efc8:	b	40f3bc <ferror@plt+0xcaec>
  40efcc:	add	x8, sp, #0x50
  40efd0:	sub	x9, x29, #0x58
  40efd4:	str	x9, [x8, #16]
  40efd8:	mov	x8, #0x1                   	// #1
  40efdc:	str	x8, [sp, #104]
  40efe0:	str	wzr, [sp, #60]
  40efe4:	ldr	x8, [sp, #16]
  40efe8:	ldr	x9, [x8, #40]
  40efec:	ldr	w0, [x9]
  40eff0:	add	x1, sp, #0x50
  40eff4:	add	x2, sp, #0x30
  40eff8:	bl	410920 <ferror@plt+0xe050>
  40effc:	str	w0, [sp, #56]
  40f000:	ldr	w10, [sp, #60]
  40f004:	add	w10, w10, #0x1
  40f008:	str	w10, [sp, #60]
  40f00c:	ldr	w10, [sp, #56]
  40f010:	cmp	w10, #0x0
  40f014:	cset	w10, ge  // ge = tcont
  40f018:	tbnz	w10, #0, 40f028 <ferror@plt+0xc758>
  40f01c:	ldr	w8, [sp, #56]
  40f020:	stur	w8, [x29, #-4]
  40f024:	b	40f3bc <ferror@plt+0xcaec>
  40f028:	ldr	w8, [sp, #88]
  40f02c:	mov	w9, w8
  40f030:	cmp	x9, #0xc
  40f034:	b.eq	40f05c <ferror@plt+0xc78c>  // b.none
  40f038:	ldr	x8, [sp, #8]
  40f03c:	ldr	x0, [x8]
  40f040:	ldr	w2, [sp, #88]
  40f044:	adrp	x1, 412000 <ferror@plt+0xf730>
  40f048:	add	x1, x1, #0x744
  40f04c:	bl	402890 <fprintf@plt>
  40f050:	mov	w9, #0x1                   	// #1
  40f054:	mov	w0, w9
  40f058:	bl	402230 <exit@plt>
  40f05c:	ldr	x8, [sp, #48]
  40f060:	str	x8, [sp, #64]
  40f064:	ldrsw	x8, [sp, #56]
  40f068:	cmp	x8, #0x10
  40f06c:	b.cc	40f360 <ferror@plt+0xca90>  // b.lo, b.ul, b.last
  40f070:	ldr	x8, [sp, #64]
  40f074:	ldr	w9, [x8]
  40f078:	str	w9, [sp, #44]
  40f07c:	ldrsw	x8, [sp, #44]
  40f080:	subs	x8, x8, #0x10
  40f084:	str	w8, [sp, #40]
  40f088:	ldr	w8, [sp, #40]
  40f08c:	cmp	w8, #0x0
  40f090:	cset	w8, lt  // lt = tstop
  40f094:	tbnz	w8, #0, 40f0a8 <ferror@plt+0xc7d8>
  40f098:	ldr	w8, [sp, #44]
  40f09c:	ldr	w9, [sp, #56]
  40f0a0:	cmp	w8, w9
  40f0a4:	b.le	40f104 <ferror@plt+0xc834>
  40f0a8:	ldr	w8, [sp, #128]
  40f0ac:	and	w8, w8, #0x20
  40f0b0:	cbz	w8, 40f0e0 <ferror@plt+0xc810>
  40f0b4:	ldr	x8, [sp, #8]
  40f0b8:	ldr	x0, [x8]
  40f0bc:	adrp	x1, 412000 <ferror@plt+0xf730>
  40f0c0:	add	x1, x1, #0x4fb
  40f0c4:	bl	402890 <fprintf@plt>
  40f0c8:	ldr	x8, [sp, #48]
  40f0cc:	mov	x0, x8
  40f0d0:	bl	402660 <free@plt>
  40f0d4:	mov	w9, #0xffffffff            	// #-1
  40f0d8:	stur	w9, [x29, #-4]
  40f0dc:	b	40f3bc <ferror@plt+0xcaec>
  40f0e0:	ldr	x8, [sp, #8]
  40f0e4:	ldr	x0, [x8]
  40f0e8:	ldr	w2, [sp, #44]
  40f0ec:	adrp	x1, 412000 <ferror@plt+0xf730>
  40f0f0:	add	x1, x1, #0x50e
  40f0f4:	bl	402890 <fprintf@plt>
  40f0f8:	mov	w9, #0x1                   	// #1
  40f0fc:	mov	w0, w9
  40f100:	bl	402230 <exit@plt>
  40f104:	ldur	w8, [x29, #-68]
  40f108:	cbnz	w8, 40f164 <ferror@plt+0xc894>
  40f10c:	ldr	x8, [sp, #64]
  40f110:	ldr	w9, [x8, #12]
  40f114:	ldr	x8, [sp, #16]
  40f118:	ldr	x10, [x8, #40]
  40f11c:	ldr	w11, [x10, #8]
  40f120:	cmp	w9, w11
  40f124:	b.ne	40f164 <ferror@plt+0xc894>  // b.any
  40f128:	ldr	x8, [sp, #64]
  40f12c:	ldr	w9, [x8, #8]
  40f130:	ldr	w10, [sp, #76]
  40f134:	cmp	w9, w10
  40f138:	b.hi	40f164 <ferror@plt+0xc894>  // b.pmore
  40f13c:	ldr	x8, [sp, #64]
  40f140:	ldr	w9, [x8, #8]
  40f144:	mov	w8, w9
  40f148:	ldr	w9, [sp, #76]
  40f14c:	mov	w10, w9
  40f150:	ldr	x11, [sp, #16]
  40f154:	ldr	x12, [x11, #24]
  40f158:	subs	x10, x10, x12
  40f15c:	cmp	x8, x10
  40f160:	b.cs	40f1a8 <ferror@plt+0xc8d8>  // b.hs, b.nlast
  40f164:	ldr	w8, [sp, #44]
  40f168:	add	w8, w8, #0x4
  40f16c:	subs	w8, w8, #0x1
  40f170:	and	w8, w8, #0xfffffffc
  40f174:	ldr	w9, [sp, #56]
  40f178:	subs	w8, w9, w8
  40f17c:	str	w8, [sp, #56]
  40f180:	ldr	x10, [sp, #64]
  40f184:	ldr	w8, [sp, #44]
  40f188:	add	w8, w8, #0x4
  40f18c:	subs	w8, w8, #0x1
  40f190:	and	w8, w8, #0xfffffffc
  40f194:	mov	w11, w8
  40f198:	ubfx	x11, x11, #0, #32
  40f19c:	add	x10, x10, x11
  40f1a0:	str	x10, [sp, #64]
  40f1a4:	b	40f064 <ferror@plt+0xc794>
  40f1a8:	ldr	x8, [sp, #64]
  40f1ac:	ldrh	w9, [x8, #4]
  40f1b0:	cmp	w9, #0x2
  40f1b4:	b.ne	40f2e4 <ferror@plt+0xca14>  // b.any
  40f1b8:	ldr	x8, [sp, #64]
  40f1bc:	add	x8, x8, #0x10
  40f1c0:	str	x8, [sp, #32]
  40f1c4:	ldr	x8, [sp, #32]
  40f1c8:	ldr	w9, [x8]
  40f1cc:	str	w9, [sp, #28]
  40f1d0:	ldrsw	x8, [sp, #40]
  40f1d4:	cmp	x8, #0x14
  40f1d8:	b.cs	40f208 <ferror@plt+0xc938>  // b.hs, b.nlast
  40f1dc:	ldr	x8, [sp, #8]
  40f1e0:	ldr	x0, [x8]
  40f1e4:	adrp	x1, 412000 <ferror@plt+0xf730>
  40f1e8:	add	x1, x1, #0x486
  40f1ec:	bl	402890 <fprintf@plt>
  40f1f0:	ldr	x8, [sp, #48]
  40f1f4:	mov	x0, x8
  40f1f8:	bl	402660 <free@plt>
  40f1fc:	mov	w9, #0xffffffff            	// #-1
  40f200:	stur	w9, [x29, #-4]
  40f204:	b	40f3bc <ferror@plt+0xcaec>
  40f208:	ldr	w8, [sp, #28]
  40f20c:	cbnz	w8, 40f224 <ferror@plt+0xc954>
  40f210:	ldr	x0, [sp, #64]
  40f214:	ldr	x8, [sp, #16]
  40f218:	ldr	x1, [x8]
  40f21c:	bl	40d548 <ferror@plt+0xac78>
  40f220:	b	40f274 <ferror@plt+0xc9a4>
  40f224:	ldr	w8, [sp, #28]
  40f228:	mov	w9, wzr
  40f22c:	subs	w8, w9, w8
  40f230:	str	w8, [sp, #4]
  40f234:	bl	402840 <__errno_location@plt>
  40f238:	ldr	w8, [sp, #4]
  40f23c:	str	w8, [x0]
  40f240:	ldr	x10, [sp, #16]
  40f244:	ldr	x11, [x10, #40]
  40f248:	ldr	w9, [x11, #36]
  40f24c:	cmp	w9, #0x4
  40f250:	b.eq	40f274 <ferror@plt+0xc9a4>  // b.none
  40f254:	ldurb	w8, [x29, #-41]
  40f258:	tbnz	w8, #0, 40f260 <ferror@plt+0xc990>
  40f25c:	b	40f274 <ferror@plt+0xc9a4>
  40f260:	ldr	x0, [sp, #64]
  40f264:	ldr	x1, [sp, #32]
  40f268:	ldr	x8, [sp, #16]
  40f26c:	ldr	x2, [x8]
  40f270:	bl	410d98 <ferror@plt+0xe4c8>
  40f274:	ldr	x8, [sp, #16]
  40f278:	ldr	x9, [x8, #16]
  40f27c:	cbz	x9, 40f294 <ferror@plt+0xc9c4>
  40f280:	ldr	x8, [sp, #48]
  40f284:	ldr	x9, [sp, #16]
  40f288:	ldr	x10, [x9, #16]
  40f28c:	str	x8, [x10]
  40f290:	b	40f29c <ferror@plt+0xc9cc>
  40f294:	ldr	x0, [sp, #48]
  40f298:	bl	402660 <free@plt>
  40f29c:	ldrsw	x8, [sp, #60]
  40f2a0:	ldr	x9, [sp, #16]
  40f2a4:	ldr	x10, [x9, #24]
  40f2a8:	cmp	x8, x10
  40f2ac:	b.cs	40f2b4 <ferror@plt+0xc9e4>  // b.hs, b.nlast
  40f2b0:	b	40efe4 <ferror@plt+0xc714>
  40f2b4:	ldr	w8, [sp, #28]
  40f2b8:	cbz	w8, 40f2d0 <ferror@plt+0xca00>
  40f2bc:	ldr	w8, [sp, #60]
  40f2c0:	mov	w9, wzr
  40f2c4:	subs	w8, w9, w8
  40f2c8:	str	w8, [sp]
  40f2cc:	b	40f2d8 <ferror@plt+0xca08>
  40f2d0:	mov	w8, wzr
  40f2d4:	str	w8, [sp]
  40f2d8:	ldr	w8, [sp]
  40f2dc:	stur	w8, [x29, #-4]
  40f2e0:	b	40f3bc <ferror@plt+0xcaec>
  40f2e4:	ldr	x8, [sp, #16]
  40f2e8:	ldr	x9, [x8, #16]
  40f2ec:	cbz	x9, 40f308 <ferror@plt+0xca38>
  40f2f0:	ldr	x8, [sp, #48]
  40f2f4:	ldr	x9, [sp, #16]
  40f2f8:	ldr	x10, [x9, #16]
  40f2fc:	str	x8, [x10]
  40f300:	stur	wzr, [x29, #-4]
  40f304:	b	40f3bc <ferror@plt+0xcaec>
  40f308:	ldr	x8, [sp, #8]
  40f30c:	ldr	x0, [x8]
  40f310:	adrp	x1, 412000 <ferror@plt+0xf730>
  40f314:	add	x1, x1, #0x761
  40f318:	bl	402890 <fprintf@plt>
  40f31c:	ldr	w9, [sp, #44]
  40f320:	add	w9, w9, #0x4
  40f324:	subs	w9, w9, #0x1
  40f328:	and	w9, w9, #0xfffffffc
  40f32c:	ldr	w10, [sp, #56]
  40f330:	subs	w9, w10, w9
  40f334:	str	w9, [sp, #56]
  40f338:	ldr	x8, [sp, #64]
  40f33c:	ldr	w9, [sp, #44]
  40f340:	add	w9, w9, #0x4
  40f344:	subs	w9, w9, #0x1
  40f348:	and	w9, w9, #0xfffffffc
  40f34c:	mov	w11, w9
  40f350:	ubfx	x11, x11, #0, #32
  40f354:	add	x8, x8, x11
  40f358:	str	x8, [sp, #64]
  40f35c:	b	40f064 <ferror@plt+0xc794>
  40f360:	ldr	x0, [sp, #48]
  40f364:	bl	402660 <free@plt>
  40f368:	ldr	w8, [sp, #128]
  40f36c:	and	w8, w8, #0x20
  40f370:	cbz	w8, 40f38c <ferror@plt+0xcabc>
  40f374:	ldr	x8, [sp, #8]
  40f378:	ldr	x0, [x8]
  40f37c:	adrp	x1, 412000 <ferror@plt+0xf730>
  40f380:	add	x1, x1, #0x52c
  40f384:	bl	402890 <fprintf@plt>
  40f388:	b	40efe4 <ferror@plt+0xc714>
  40f38c:	ldr	w8, [sp, #56]
  40f390:	cbz	w8, 40f3b8 <ferror@plt+0xcae8>
  40f394:	ldr	x8, [sp, #8]
  40f398:	ldr	x0, [x8]
  40f39c:	ldr	w2, [sp, #56]
  40f3a0:	adrp	x1, 412000 <ferror@plt+0xf730>
  40f3a4:	add	x1, x1, #0x53f
  40f3a8:	bl	402890 <fprintf@plt>
  40f3ac:	mov	w9, #0x1                   	// #1
  40f3b0:	mov	w0, w9
  40f3b4:	bl	402230 <exit@plt>
  40f3b8:	b	40efe4 <ferror@plt+0xc714>
  40f3bc:	ldur	w0, [x29, #-4]
  40f3c0:	ldp	x29, x30, [sp, #224]
  40f3c4:	add	sp, sp, #0xf0
  40f3c8:	ret
  40f3cc:	sub	sp, sp, #0x30
  40f3d0:	stp	x29, x30, [sp, #32]
  40f3d4:	add	x29, sp, #0x20
  40f3d8:	mov	x8, xzr
  40f3dc:	stur	x0, [x29, #-8]
  40f3e0:	str	x1, [sp, #16]
  40f3e4:	str	x2, [sp, #8]
  40f3e8:	ldur	x0, [x29, #-8]
  40f3ec:	ldr	x1, [sp, #16]
  40f3f0:	ldr	x2, [sp, #8]
  40f3f4:	mov	w9, wzr
  40f3f8:	and	w3, w9, #0x1
  40f3fc:	mov	x4, x8
  40f400:	bl	40edb8 <ferror@plt+0xc4e8>
  40f404:	ldp	x29, x30, [sp, #32]
  40f408:	add	sp, sp, #0x30
  40f40c:	ret
  40f410:	sub	sp, sp, #0x30
  40f414:	stp	x29, x30, [sp, #32]
  40f418:	add	x29, sp, #0x20
  40f41c:	mov	w8, #0x1                   	// #1
  40f420:	mov	w1, #0x10e                 	// #270
  40f424:	mov	w2, #0x8                   	// #8
  40f428:	mov	w4, #0x4                   	// #4
  40f42c:	add	x3, sp, #0xc
  40f430:	str	x0, [sp, #16]
  40f434:	str	w8, [sp, #12]
  40f438:	ldr	x9, [sp, #16]
  40f43c:	ldr	w0, [x9]
  40f440:	bl	402400 <setsockopt@plt>
  40f444:	cmp	w0, #0x0
  40f448:	cset	w8, ge  // ge = tcont
  40f44c:	tbnz	w8, #0, 40f468 <ferror@plt+0xcb98>
  40f450:	adrp	x0, 412000 <ferror@plt+0xf730>
  40f454:	add	x0, x0, #0x497
  40f458:	bl	402240 <perror@plt>
  40f45c:	mov	w8, #0xffffffff            	// #-1
  40f460:	stur	w8, [x29, #-4]
  40f464:	b	40f47c <ferror@plt+0xcbac>
  40f468:	ldr	x8, [sp, #16]
  40f46c:	ldr	w9, [x8, #48]
  40f470:	orr	w9, w9, #0x1
  40f474:	str	w9, [x8, #48]
  40f478:	stur	wzr, [x29, #-4]
  40f47c:	ldur	w0, [x29, #-4]
  40f480:	ldp	x29, x30, [sp, #32]
  40f484:	add	sp, sp, #0x30
  40f488:	ret
  40f48c:	stp	x29, x30, [sp, #-32]!
  40f490:	str	x28, [sp, #16]
  40f494:	mov	x29, sp
  40f498:	sub	sp, sp, #0x6, lsl #12
  40f49c:	sub	sp, sp, #0xe0
  40f4a0:	sub	x8, x29, #0x88
  40f4a4:	adrp	x9, 412000 <ferror@plt+0xf730>
  40f4a8:	add	x9, x9, #0x7a8
  40f4ac:	mov	w10, #0xc                   	// #12
  40f4b0:	mov	x11, #0x1                   	// #1
  40f4b4:	mov	x12, xzr
  40f4b8:	adrp	x13, 422000 <ferror@plt+0x1f730>
  40f4bc:	ldr	x13, [x13, #3992]
  40f4c0:	sub	x14, x29, #0x40
  40f4c4:	sub	x15, x29, #0x50
  40f4c8:	sub	x16, x29, #0x88
  40f4cc:	str	x0, [x8, #120]
  40f4d0:	str	x1, [x8, #112]
  40f4d4:	str	x2, [x8, #104]
  40f4d8:	ldr	x17, [x9]
  40f4dc:	str	x17, [x8, #72]
  40f4e0:	ldr	w18, [x9, #8]
  40f4e4:	str	w18, [x8, #80]
  40f4e8:	str	x14, [x8]
  40f4ec:	str	w10, [x8, #8]
  40f4f0:	str	x15, [x16, #16]
  40f4f4:	str	x11, [x8, #24]
  40f4f8:	str	x12, [x16, #32]
  40f4fc:	str	xzr, [x8, #40]
  40f500:	str	wzr, [x8, #48]
  40f504:	ldr	x9, [x8, #120]
  40f508:	ldr	w10, [x9, #48]
  40f50c:	and	w10, w10, #0x1
  40f510:	str	x8, [sp, #40]
  40f514:	str	x13, [sp, #32]
  40f518:	cbz	w10, 40f534 <ferror@plt+0xcc64>
  40f51c:	sub	x8, x29, #0x88
  40f520:	add	x9, sp, #0x58
  40f524:	str	x9, [x8, #32]
  40f528:	mov	x8, #0x2000                	// #8192
  40f52c:	ldr	x9, [sp, #40]
  40f530:	str	x8, [x9, #40]
  40f534:	add	x8, sp, #0x2, lsl #12
  40f538:	add	x8, x8, #0x58
  40f53c:	ldr	x9, [sp, #40]
  40f540:	str	x8, [x9, #56]
  40f544:	mov	x8, #0x4000                	// #16384
  40f548:	ldr	x9, [sp, #40]
  40f54c:	str	x8, [x9, #64]
  40f550:	ldr	x8, [x9, #120]
  40f554:	ldr	w0, [x8]
  40f558:	sub	x1, x29, #0x88
  40f55c:	mov	w10, wzr
  40f560:	mov	w2, w10
  40f564:	bl	4021f0 <recvmsg@plt>
  40f568:	ldr	x8, [sp, #40]
  40f56c:	str	w0, [x8, #100]
  40f570:	ldr	w10, [x8, #100]
  40f574:	cmp	w10, #0x0
  40f578:	cset	w10, ge  // ge = tcont
  40f57c:	tbnz	w10, #0, 40f600 <ferror@plt+0xcd30>
  40f580:	bl	402840 <__errno_location@plt>
  40f584:	ldr	w8, [x0]
  40f588:	cmp	w8, #0x4
  40f58c:	b.eq	40f5a0 <ferror@plt+0xccd0>  // b.none
  40f590:	bl	402840 <__errno_location@plt>
  40f594:	ldr	w8, [x0]
  40f598:	cmp	w8, #0xb
  40f59c:	b.ne	40f5a4 <ferror@plt+0xccd4>  // b.any
  40f5a0:	b	40f544 <ferror@plt+0xcc74>
  40f5a4:	ldr	x8, [sp, #32]
  40f5a8:	ldr	x0, [x8]
  40f5ac:	str	x0, [sp, #24]
  40f5b0:	bl	402840 <__errno_location@plt>
  40f5b4:	ldr	w0, [x0]
  40f5b8:	bl	402560 <strerror@plt>
  40f5bc:	str	x0, [sp, #16]
  40f5c0:	bl	402840 <__errno_location@plt>
  40f5c4:	ldr	w3, [x0]
  40f5c8:	ldr	x0, [sp, #24]
  40f5cc:	adrp	x1, 412000 <ferror@plt+0xf730>
  40f5d0:	add	x1, x1, #0x4af
  40f5d4:	ldr	x2, [sp, #16]
  40f5d8:	bl	402890 <fprintf@plt>
  40f5dc:	bl	402840 <__errno_location@plt>
  40f5e0:	ldr	w9, [x0]
  40f5e4:	cmp	w9, #0x69
  40f5e8:	b.ne	40f5f0 <ferror@plt+0xcd20>  // b.any
  40f5ec:	b	40f544 <ferror@plt+0xcc74>
  40f5f0:	mov	w8, #0xffffffff            	// #-1
  40f5f4:	ldr	x9, [sp, #40]
  40f5f8:	str	w8, [x9, #132]
  40f5fc:	b	40f8bc <ferror@plt+0xcfec>
  40f600:	ldr	x8, [sp, #40]
  40f604:	ldr	w9, [x8, #100]
  40f608:	cbnz	w9, 40f630 <ferror@plt+0xcd60>
  40f60c:	ldr	x8, [sp, #32]
  40f610:	ldr	x0, [x8]
  40f614:	adrp	x1, 412000 <ferror@plt+0xf730>
  40f618:	add	x1, x1, #0x4ce
  40f61c:	bl	402890 <fprintf@plt>
  40f620:	mov	w9, #0xffffffff            	// #-1
  40f624:	ldr	x8, [sp, #40]
  40f628:	str	w9, [x8, #132]
  40f62c:	b	40f8bc <ferror@plt+0xcfec>
  40f630:	ldr	x8, [sp, #40]
  40f634:	ldr	w9, [x8, #8]
  40f638:	mov	w10, w9
  40f63c:	cmp	x10, #0xc
  40f640:	b.eq	40f66c <ferror@plt+0xcd9c>  // b.none
  40f644:	ldr	x8, [sp, #32]
  40f648:	ldr	x0, [x8]
  40f64c:	ldr	x9, [sp, #40]
  40f650:	ldr	w2, [x9, #8]
  40f654:	adrp	x1, 412000 <ferror@plt+0xf730>
  40f658:	add	x1, x1, #0x4de
  40f65c:	bl	402890 <fprintf@plt>
  40f660:	mov	w10, #0x1                   	// #1
  40f664:	mov	w0, w10
  40f668:	bl	402230 <exit@plt>
  40f66c:	ldr	x8, [sp, #40]
  40f670:	ldr	x9, [x8, #120]
  40f674:	ldr	w10, [x9, #48]
  40f678:	and	w10, w10, #0x1
  40f67c:	cbz	w10, 40f720 <ferror@plt+0xce50>
  40f680:	str	wzr, [sp, #84]
  40f684:	mov	w8, #0xffffffff            	// #-1
  40f688:	str	w8, [sp, #84]
  40f68c:	ldr	x9, [sp, #40]
  40f690:	ldr	x10, [x9, #40]
  40f694:	cmp	x10, #0x10
  40f698:	b.cc	40f6ac <ferror@plt+0xcddc>  // b.lo, b.ul, b.last
  40f69c:	sub	x8, x29, #0x88
  40f6a0:	ldr	x8, [x8, #32]
  40f6a4:	str	x8, [sp, #8]
  40f6a8:	b	40f6b4 <ferror@plt+0xcde4>
  40f6ac:	mov	x8, xzr
  40f6b0:	str	x8, [sp, #8]
  40f6b4:	ldr	x8, [sp, #8]
  40f6b8:	str	x8, [sp, #72]
  40f6bc:	ldr	x8, [sp, #72]
  40f6c0:	cbz	x8, 40f720 <ferror@plt+0xce50>
  40f6c4:	ldr	x8, [sp, #72]
  40f6c8:	ldr	w9, [x8, #8]
  40f6cc:	cmp	w9, #0x10e
  40f6d0:	b.ne	40f70c <ferror@plt+0xce3c>  // b.any
  40f6d4:	ldr	x8, [sp, #72]
  40f6d8:	ldr	w9, [x8, #12]
  40f6dc:	cmp	w9, #0x8
  40f6e0:	b.ne	40f70c <ferror@plt+0xce3c>  // b.any
  40f6e4:	ldr	x8, [sp, #72]
  40f6e8:	ldr	x8, [x8]
  40f6ec:	cmp	x8, #0x14
  40f6f0:	b.ne	40f70c <ferror@plt+0xce3c>  // b.any
  40f6f4:	ldr	x8, [sp, #72]
  40f6f8:	add	x8, x8, #0x10
  40f6fc:	str	x8, [sp, #64]
  40f700:	ldr	x8, [sp, #64]
  40f704:	ldr	w9, [x8]
  40f708:	str	w9, [sp, #84]
  40f70c:	ldr	x1, [sp, #72]
  40f710:	sub	x0, x29, #0x88
  40f714:	bl	402250 <__cmsg_nxthdr@plt>
  40f718:	str	x0, [sp, #72]
  40f71c:	b	40f6bc <ferror@plt+0xcdec>
  40f720:	add	x8, sp, #0x2, lsl #12
  40f724:	add	x8, x8, #0x58
  40f728:	ldr	x9, [sp, #40]
  40f72c:	str	x8, [x9, #88]
  40f730:	ldr	x8, [sp, #40]
  40f734:	ldrsw	x9, [x8, #100]
  40f738:	cmp	x9, #0x10
  40f73c:	b.cc	40f85c <ferror@plt+0xcf8c>  // b.lo, b.ul, b.last
  40f740:	ldr	x8, [sp, #40]
  40f744:	ldr	x9, [x8, #88]
  40f748:	ldr	w10, [x9]
  40f74c:	str	w10, [sp, #56]
  40f750:	ldrsw	x9, [sp, #56]
  40f754:	subs	x9, x9, #0x10
  40f758:	str	w9, [sp, #52]
  40f75c:	ldr	w9, [sp, #52]
  40f760:	cmp	w9, #0x0
  40f764:	cset	w9, lt  // lt = tstop
  40f768:	tbnz	w9, #0, 40f780 <ferror@plt+0xceb0>
  40f76c:	ldr	w8, [sp, #56]
  40f770:	ldr	x9, [sp, #40]
  40f774:	ldr	w10, [x9, #100]
  40f778:	cmp	w8, w10
  40f77c:	b.le	40f7d8 <ferror@plt+0xcf08>
  40f780:	ldr	x8, [sp, #40]
  40f784:	ldr	w9, [x8, #48]
  40f788:	and	w9, w9, #0x20
  40f78c:	cbz	w9, 40f7b4 <ferror@plt+0xcee4>
  40f790:	ldr	x8, [sp, #32]
  40f794:	ldr	x0, [x8]
  40f798:	adrp	x1, 412000 <ferror@plt+0xf730>
  40f79c:	add	x1, x1, #0x4fb
  40f7a0:	bl	402890 <fprintf@plt>
  40f7a4:	mov	w9, #0xffffffff            	// #-1
  40f7a8:	ldr	x8, [sp, #40]
  40f7ac:	str	w9, [x8, #132]
  40f7b0:	b	40f8bc <ferror@plt+0xcfec>
  40f7b4:	ldr	x8, [sp, #32]
  40f7b8:	ldr	x0, [x8]
  40f7bc:	ldr	w2, [sp, #56]
  40f7c0:	adrp	x1, 412000 <ferror@plt+0xf730>
  40f7c4:	add	x1, x1, #0x50e
  40f7c8:	bl	402890 <fprintf@plt>
  40f7cc:	mov	w9, #0x1                   	// #1
  40f7d0:	mov	w0, w9
  40f7d4:	bl	402230 <exit@plt>
  40f7d8:	ldr	x8, [sp, #40]
  40f7dc:	ldr	x9, [x8, #112]
  40f7e0:	ldr	x1, [x8, #88]
  40f7e4:	ldr	x2, [x8, #104]
  40f7e8:	add	x0, sp, #0x54
  40f7ec:	blr	x9
  40f7f0:	str	w0, [sp, #60]
  40f7f4:	ldr	w10, [sp, #60]
  40f7f8:	cmp	w10, #0x0
  40f7fc:	cset	w10, ge  // ge = tcont
  40f800:	tbnz	w10, #0, 40f814 <ferror@plt+0xcf44>
  40f804:	ldr	w8, [sp, #60]
  40f808:	ldr	x9, [sp, #40]
  40f80c:	str	w8, [x9, #132]
  40f810:	b	40f8bc <ferror@plt+0xcfec>
  40f814:	ldr	w8, [sp, #56]
  40f818:	add	w8, w8, #0x4
  40f81c:	subs	w8, w8, #0x1
  40f820:	and	w8, w8, #0xfffffffc
  40f824:	ldr	x9, [sp, #40]
  40f828:	ldr	w10, [x9, #100]
  40f82c:	subs	w8, w10, w8
  40f830:	str	w8, [x9, #100]
  40f834:	ldr	x11, [x9, #88]
  40f838:	ldr	w8, [sp, #56]
  40f83c:	add	w8, w8, #0x4
  40f840:	subs	w8, w8, #0x1
  40f844:	and	w8, w8, #0xfffffffc
  40f848:	mov	w12, w8
  40f84c:	ubfx	x12, x12, #0, #32
  40f850:	add	x11, x11, x12
  40f854:	str	x11, [x9, #88]
  40f858:	b	40f730 <ferror@plt+0xce60>
  40f85c:	ldr	x8, [sp, #40]
  40f860:	ldr	w9, [x8, #48]
  40f864:	and	w9, w9, #0x20
  40f868:	cbz	w9, 40f884 <ferror@plt+0xcfb4>
  40f86c:	ldr	x8, [sp, #32]
  40f870:	ldr	x0, [x8]
  40f874:	adrp	x1, 412000 <ferror@plt+0xf730>
  40f878:	add	x1, x1, #0x52c
  40f87c:	bl	402890 <fprintf@plt>
  40f880:	b	40f544 <ferror@plt+0xcc74>
  40f884:	ldr	x8, [sp, #40]
  40f888:	ldr	w9, [x8, #100]
  40f88c:	cbz	w9, 40f8b8 <ferror@plt+0xcfe8>
  40f890:	ldr	x8, [sp, #32]
  40f894:	ldr	x0, [x8]
  40f898:	ldr	x9, [sp, #40]
  40f89c:	ldr	w2, [x9, #100]
  40f8a0:	adrp	x1, 412000 <ferror@plt+0xf730>
  40f8a4:	add	x1, x1, #0x53f
  40f8a8:	bl	402890 <fprintf@plt>
  40f8ac:	mov	w10, #0x1                   	// #1
  40f8b0:	mov	w0, w10
  40f8b4:	bl	402230 <exit@plt>
  40f8b8:	b	40f544 <ferror@plt+0xcc74>
  40f8bc:	ldr	x8, [sp, #40]
  40f8c0:	ldr	w0, [x8, #132]
  40f8c4:	add	sp, sp, #0x6, lsl #12
  40f8c8:	add	sp, sp, #0xe0
  40f8cc:	ldr	x28, [sp, #16]
  40f8d0:	ldp	x29, x30, [sp], #32
  40f8d4:	ret
  40f8d8:	stp	x29, x30, [sp, #-32]!
  40f8dc:	str	x28, [sp, #16]
  40f8e0:	mov	x29, sp
  40f8e4:	sub	sp, sp, #0x4, lsl #12
  40f8e8:	sub	sp, sp, #0x70
  40f8ec:	sub	x8, x29, #0x28
  40f8f0:	adrp	x9, 422000 <ferror@plt+0x1f730>
  40f8f4:	ldr	x9, [x9, #3992]
  40f8f8:	add	x10, sp, #0x48
  40f8fc:	str	x0, [x8, #24]
  40f900:	str	x1, [x8, #16]
  40f904:	str	x2, [x8, #8]
  40f908:	str	x10, [sp, #64]
  40f90c:	str	x8, [sp, #40]
  40f910:	str	x9, [sp, #32]
  40f914:	ldr	x8, [sp, #40]
  40f918:	ldr	x3, [x8, #24]
  40f91c:	add	x0, sp, #0x48
  40f920:	mov	x1, #0x1                   	// #1
  40f924:	mov	x2, #0x10                  	// #16
  40f928:	bl	402630 <fread@plt>
  40f92c:	ldr	x8, [sp, #40]
  40f930:	str	x0, [x8]
  40f934:	ldr	x9, [x8]
  40f938:	cbnz	x9, 40f958 <ferror@plt+0xd088>
  40f93c:	ldr	x8, [sp, #40]
  40f940:	ldr	x0, [x8, #24]
  40f944:	bl	4025c0 <feof@plt>
  40f948:	cbz	w0, 40f958 <ferror@plt+0xd088>
  40f94c:	ldr	x8, [sp, #40]
  40f950:	str	wzr, [x8, #36]
  40f954:	b	40fb30 <ferror@plt+0xd260>
  40f958:	ldr	x8, [sp, #40]
  40f95c:	ldr	x9, [x8]
  40f960:	cmp	x9, #0x10
  40f964:	b.eq	40f9b8 <ferror@plt+0xd0e8>  // b.none
  40f968:	ldr	x8, [sp, #40]
  40f96c:	ldr	x0, [x8, #24]
  40f970:	bl	4028d0 <ferror@plt>
  40f974:	cbz	w0, 40f984 <ferror@plt+0xd0b4>
  40f978:	adrp	x0, 412000 <ferror@plt+0xf730>
  40f97c:	add	x0, x0, #0x556
  40f980:	bl	402240 <perror@plt>
  40f984:	ldr	x8, [sp, #40]
  40f988:	ldr	x0, [x8, #24]
  40f98c:	bl	4025c0 <feof@plt>
  40f990:	cbz	w0, 40f9a8 <ferror@plt+0xd0d8>
  40f994:	ldr	x8, [sp, #32]
  40f998:	ldr	x0, [x8]
  40f99c:	adrp	x1, 412000 <ferror@plt+0xf730>
  40f9a0:	add	x1, x1, #0x56c
  40f9a4:	bl	402890 <fprintf@plt>
  40f9a8:	mov	w8, #0xffffffff            	// #-1
  40f9ac:	ldr	x9, [sp, #40]
  40f9b0:	str	w8, [x9, #36]
  40f9b4:	b	40fb30 <ferror@plt+0xd260>
  40f9b8:	ldr	x8, [sp, #64]
  40f9bc:	ldr	w9, [x8]
  40f9c0:	str	w9, [sp, #56]
  40f9c4:	ldrsw	x8, [sp, #56]
  40f9c8:	subs	x8, x8, #0x10
  40f9cc:	str	w8, [sp, #52]
  40f9d0:	ldr	w8, [sp, #52]
  40f9d4:	cmp	w8, #0x0
  40f9d8:	cset	w8, lt  // lt = tstop
  40f9dc:	tbnz	w8, #0, 40f9ec <ferror@plt+0xd11c>
  40f9e0:	ldrsw	x8, [sp, #56]
  40f9e4:	cmp	x8, #0x4, lsl #12
  40f9e8:	b.ls	40fa40 <ferror@plt+0xd170>  // b.plast
  40f9ec:	ldr	x8, [sp, #32]
  40f9f0:	ldr	x0, [x8]
  40f9f4:	ldr	w2, [sp, #56]
  40f9f8:	ldr	x9, [sp, #40]
  40f9fc:	ldr	x10, [x9, #24]
  40fa00:	str	x0, [sp, #24]
  40fa04:	mov	x0, x10
  40fa08:	str	w2, [sp, #20]
  40fa0c:	bl	4022f0 <ftell@plt>
  40fa10:	ldr	x8, [sp, #24]
  40fa14:	str	x0, [sp, #8]
  40fa18:	mov	x0, x8
  40fa1c:	adrp	x1, 412000 <ferror@plt+0xf730>
  40fa20:	add	x1, x1, #0x58f
  40fa24:	ldr	w2, [sp, #20]
  40fa28:	ldr	x3, [sp, #8]
  40fa2c:	bl	402890 <fprintf@plt>
  40fa30:	mov	w11, #0xffffffff            	// #-1
  40fa34:	ldr	x8, [sp, #40]
  40fa38:	str	w11, [x8, #36]
  40fa3c:	b	40fb30 <ferror@plt+0xd260>
  40fa40:	ldr	x8, [sp, #64]
  40fa44:	add	x0, x8, #0x10
  40fa48:	ldr	w9, [sp, #52]
  40fa4c:	add	w9, w9, #0x4
  40fa50:	subs	w9, w9, #0x1
  40fa54:	and	w9, w9, #0xfffffffc
  40fa58:	mov	w8, w9
  40fa5c:	ubfx	x2, x8, #0, #32
  40fa60:	ldr	x8, [sp, #40]
  40fa64:	ldr	x3, [x8, #24]
  40fa68:	mov	x1, #0x1                   	// #1
  40fa6c:	bl	402630 <fread@plt>
  40fa70:	ldr	x8, [sp, #40]
  40fa74:	str	x0, [x8]
  40fa78:	ldr	x10, [x8]
  40fa7c:	ldr	w9, [sp, #52]
  40fa80:	add	w9, w9, #0x4
  40fa84:	subs	w9, w9, #0x1
  40fa88:	and	w9, w9, #0xfffffffc
  40fa8c:	mov	w11, w9
  40fa90:	ubfx	x11, x11, #0, #32
  40fa94:	cmp	x10, x11
  40fa98:	b.eq	40faec <ferror@plt+0xd21c>  // b.none
  40fa9c:	ldr	x8, [sp, #40]
  40faa0:	ldr	x0, [x8, #24]
  40faa4:	bl	4028d0 <ferror@plt>
  40faa8:	cbz	w0, 40fab8 <ferror@plt+0xd1e8>
  40faac:	adrp	x0, 412000 <ferror@plt+0xf730>
  40fab0:	add	x0, x0, #0x556
  40fab4:	bl	402240 <perror@plt>
  40fab8:	ldr	x8, [sp, #40]
  40fabc:	ldr	x0, [x8, #24]
  40fac0:	bl	4025c0 <feof@plt>
  40fac4:	cbz	w0, 40fadc <ferror@plt+0xd20c>
  40fac8:	ldr	x8, [sp, #32]
  40facc:	ldr	x0, [x8]
  40fad0:	adrp	x1, 412000 <ferror@plt+0xf730>
  40fad4:	add	x1, x1, #0x56c
  40fad8:	bl	402890 <fprintf@plt>
  40fadc:	mov	w8, #0xffffffff            	// #-1
  40fae0:	ldr	x9, [sp, #40]
  40fae4:	str	w8, [x9, #36]
  40fae8:	b	40fb30 <ferror@plt+0xd260>
  40faec:	ldr	x8, [sp, #40]
  40faf0:	ldr	x9, [x8, #16]
  40faf4:	ldr	x1, [sp, #64]
  40faf8:	ldr	x2, [x8, #8]
  40fafc:	mov	x10, xzr
  40fb00:	mov	x0, x10
  40fb04:	blr	x9
  40fb08:	str	w0, [sp, #60]
  40fb0c:	ldr	w11, [sp, #60]
  40fb10:	cmp	w11, #0x0
  40fb14:	cset	w11, ge  // ge = tcont
  40fb18:	tbnz	w11, #0, 40fb2c <ferror@plt+0xd25c>
  40fb1c:	ldr	w8, [sp, #60]
  40fb20:	ldr	x9, [sp, #40]
  40fb24:	str	w8, [x9, #36]
  40fb28:	b	40fb30 <ferror@plt+0xd260>
  40fb2c:	b	40f914 <ferror@plt+0xd044>
  40fb30:	ldr	x8, [sp, #40]
  40fb34:	ldr	w0, [x8, #36]
  40fb38:	add	sp, sp, #0x4, lsl #12
  40fb3c:	add	sp, sp, #0x70
  40fb40:	ldr	x28, [sp, #16]
  40fb44:	ldp	x29, x30, [sp], #32
  40fb48:	ret
  40fb4c:	sub	sp, sp, #0x20
  40fb50:	stp	x29, x30, [sp, #16]
  40fb54:	add	x29, sp, #0x10
  40fb58:	mov	x8, xzr
  40fb5c:	mov	w9, wzr
  40fb60:	str	x0, [sp, #8]
  40fb64:	str	w1, [sp, #4]
  40fb68:	str	w2, [sp]
  40fb6c:	ldr	x0, [sp, #8]
  40fb70:	ldr	w1, [sp, #4]
  40fb74:	ldr	w2, [sp]
  40fb78:	mov	x3, x8
  40fb7c:	mov	w4, w9
  40fb80:	bl	40fb90 <ferror@plt+0xd2c0>
  40fb84:	ldp	x29, x30, [sp, #16]
  40fb88:	add	sp, sp, #0x20
  40fb8c:	ret
  40fb90:	sub	sp, sp, #0x40
  40fb94:	stp	x29, x30, [sp, #48]
  40fb98:	add	x29, sp, #0x30
  40fb9c:	stur	x0, [x29, #-16]
  40fba0:	stur	w1, [x29, #-20]
  40fba4:	str	w2, [sp, #24]
  40fba8:	str	x3, [sp, #16]
  40fbac:	str	w4, [sp, #12]
  40fbb0:	ldrsw	x8, [sp, #12]
  40fbb4:	add	x8, x8, #0x4
  40fbb8:	str	w8, [sp, #8]
  40fbbc:	ldur	x9, [x29, #-16]
  40fbc0:	ldr	w8, [x9]
  40fbc4:	add	w8, w8, #0x4
  40fbc8:	subs	w8, w8, #0x1
  40fbcc:	and	w8, w8, #0xfffffffc
  40fbd0:	ldr	w10, [sp, #8]
  40fbd4:	add	w10, w10, #0x4
  40fbd8:	subs	w10, w10, #0x1
  40fbdc:	and	w10, w10, #0xfffffffc
  40fbe0:	add	w8, w8, w10
  40fbe4:	ldur	w10, [x29, #-20]
  40fbe8:	cmp	w8, w10
  40fbec:	b.ls	40fc18 <ferror@plt+0xd348>  // b.plast
  40fbf0:	adrp	x8, 422000 <ferror@plt+0x1f730>
  40fbf4:	ldr	x8, [x8, #3992]
  40fbf8:	ldr	x0, [x8]
  40fbfc:	ldur	w2, [x29, #-20]
  40fc00:	adrp	x1, 412000 <ferror@plt+0xf730>
  40fc04:	add	x1, x1, #0x5b2
  40fc08:	bl	402890 <fprintf@plt>
  40fc0c:	mov	w9, #0xffffffff            	// #-1
  40fc10:	stur	w9, [x29, #-4]
  40fc14:	b	40fca8 <ferror@plt+0xd3d8>
  40fc18:	ldur	x8, [x29, #-16]
  40fc1c:	ldur	x9, [x29, #-16]
  40fc20:	ldr	w10, [x9]
  40fc24:	add	w10, w10, #0x4
  40fc28:	subs	w10, w10, #0x1
  40fc2c:	and	w10, w10, #0xfffffffc
  40fc30:	mov	w9, w10
  40fc34:	ubfx	x9, x9, #0, #32
  40fc38:	add	x8, x8, x9
  40fc3c:	str	x8, [sp]
  40fc40:	ldr	w10, [sp, #24]
  40fc44:	ldr	x8, [sp]
  40fc48:	strh	w10, [x8, #2]
  40fc4c:	ldr	w10, [sp, #8]
  40fc50:	ldr	x8, [sp]
  40fc54:	strh	w10, [x8]
  40fc58:	ldr	w10, [sp, #12]
  40fc5c:	cbz	w10, 40fc74 <ferror@plt+0xd3a4>
  40fc60:	ldr	x8, [sp]
  40fc64:	add	x0, x8, #0x4
  40fc68:	ldr	x1, [sp, #16]
  40fc6c:	ldrsw	x2, [sp, #12]
  40fc70:	bl	4021e0 <memcpy@plt>
  40fc74:	ldur	x8, [x29, #-16]
  40fc78:	ldr	w9, [x8]
  40fc7c:	add	w9, w9, #0x4
  40fc80:	subs	w9, w9, #0x1
  40fc84:	and	w9, w9, #0xfffffffc
  40fc88:	ldr	w10, [sp, #8]
  40fc8c:	add	w10, w10, #0x4
  40fc90:	subs	w10, w10, #0x1
  40fc94:	and	w10, w10, #0xfffffffc
  40fc98:	add	w9, w9, w10
  40fc9c:	ldur	x8, [x29, #-16]
  40fca0:	str	w9, [x8]
  40fca4:	stur	wzr, [x29, #-4]
  40fca8:	ldur	w0, [x29, #-4]
  40fcac:	ldp	x29, x30, [sp, #48]
  40fcb0:	add	sp, sp, #0x40
  40fcb4:	ret
  40fcb8:	sub	sp, sp, #0x30
  40fcbc:	stp	x29, x30, [sp, #32]
  40fcc0:	add	x29, sp, #0x20
  40fcc4:	mov	w4, #0x1                   	// #1
  40fcc8:	add	x8, sp, #0xf
  40fccc:	stur	x0, [x29, #-8]
  40fcd0:	stur	w1, [x29, #-12]
  40fcd4:	str	w2, [sp, #16]
  40fcd8:	strb	w3, [sp, #15]
  40fcdc:	ldur	x0, [x29, #-8]
  40fce0:	ldur	w1, [x29, #-12]
  40fce4:	ldr	w2, [sp, #16]
  40fce8:	mov	x3, x8
  40fcec:	bl	40fb90 <ferror@plt+0xd2c0>
  40fcf0:	ldp	x29, x30, [sp, #32]
  40fcf4:	add	sp, sp, #0x30
  40fcf8:	ret
  40fcfc:	sub	sp, sp, #0x30
  40fd00:	stp	x29, x30, [sp, #32]
  40fd04:	add	x29, sp, #0x20
  40fd08:	mov	w4, #0x2                   	// #2
  40fd0c:	add	x8, sp, #0xe
  40fd10:	stur	x0, [x29, #-8]
  40fd14:	stur	w1, [x29, #-12]
  40fd18:	str	w2, [sp, #16]
  40fd1c:	strh	w3, [sp, #14]
  40fd20:	ldur	x0, [x29, #-8]
  40fd24:	ldur	w1, [x29, #-12]
  40fd28:	ldr	w2, [sp, #16]
  40fd2c:	mov	x3, x8
  40fd30:	bl	40fb90 <ferror@plt+0xd2c0>
  40fd34:	ldp	x29, x30, [sp, #32]
  40fd38:	add	sp, sp, #0x30
  40fd3c:	ret
  40fd40:	sub	sp, sp, #0x30
  40fd44:	stp	x29, x30, [sp, #32]
  40fd48:	add	x29, sp, #0x20
  40fd4c:	mov	w4, #0x4                   	// #4
  40fd50:	add	x8, sp, #0xc
  40fd54:	stur	x0, [x29, #-8]
  40fd58:	stur	w1, [x29, #-12]
  40fd5c:	str	w2, [sp, #16]
  40fd60:	str	w3, [sp, #12]
  40fd64:	ldur	x0, [x29, #-8]
  40fd68:	ldur	w1, [x29, #-12]
  40fd6c:	ldr	w2, [sp, #16]
  40fd70:	mov	x3, x8
  40fd74:	bl	40fb90 <ferror@plt+0xd2c0>
  40fd78:	ldp	x29, x30, [sp, #32]
  40fd7c:	add	sp, sp, #0x30
  40fd80:	ret
  40fd84:	sub	sp, sp, #0x30
  40fd88:	stp	x29, x30, [sp, #32]
  40fd8c:	add	x29, sp, #0x20
  40fd90:	mov	w4, #0x8                   	// #8
  40fd94:	add	x8, sp, #0x8
  40fd98:	stur	x0, [x29, #-8]
  40fd9c:	stur	w1, [x29, #-12]
  40fda0:	str	w2, [sp, #16]
  40fda4:	str	x3, [sp, #8]
  40fda8:	ldur	x0, [x29, #-8]
  40fdac:	ldur	w1, [x29, #-12]
  40fdb0:	ldr	w2, [sp, #16]
  40fdb4:	mov	x3, x8
  40fdb8:	bl	40fb90 <ferror@plt+0xd2c0>
  40fdbc:	ldp	x29, x30, [sp, #32]
  40fdc0:	add	sp, sp, #0x30
  40fdc4:	ret
  40fdc8:	sub	sp, sp, #0x40
  40fdcc:	stp	x29, x30, [sp, #48]
  40fdd0:	add	x29, sp, #0x30
  40fdd4:	stur	x0, [x29, #-8]
  40fdd8:	stur	w1, [x29, #-12]
  40fddc:	stur	w2, [x29, #-16]
  40fde0:	str	x3, [sp, #24]
  40fde4:	ldur	x0, [x29, #-8]
  40fde8:	ldur	w1, [x29, #-12]
  40fdec:	ldur	w2, [x29, #-16]
  40fdf0:	ldr	x3, [sp, #24]
  40fdf4:	ldr	x8, [sp, #24]
  40fdf8:	str	x0, [sp, #16]
  40fdfc:	mov	x0, x8
  40fe00:	str	w1, [sp, #12]
  40fe04:	str	w2, [sp, #8]
  40fe08:	str	x3, [sp]
  40fe0c:	bl	402210 <strlen@plt>
  40fe10:	add	x8, x0, #0x1
  40fe14:	ldr	x0, [sp, #16]
  40fe18:	ldr	w1, [sp, #12]
  40fe1c:	ldr	w2, [sp, #8]
  40fe20:	ldr	x3, [sp]
  40fe24:	mov	w4, w8
  40fe28:	bl	40fb90 <ferror@plt+0xd2c0>
  40fe2c:	ldp	x29, x30, [sp, #48]
  40fe30:	add	sp, sp, #0x40
  40fe34:	ret
  40fe38:	sub	sp, sp, #0x40
  40fe3c:	stp	x29, x30, [sp, #48]
  40fe40:	add	x29, sp, #0x30
  40fe44:	stur	x0, [x29, #-16]
  40fe48:	stur	w1, [x29, #-20]
  40fe4c:	str	x2, [sp, #16]
  40fe50:	str	w3, [sp, #12]
  40fe54:	ldur	x8, [x29, #-16]
  40fe58:	ldr	w9, [x8]
  40fe5c:	add	w9, w9, #0x4
  40fe60:	subs	w9, w9, #0x1
  40fe64:	and	w9, w9, #0xfffffffc
  40fe68:	ldr	w10, [sp, #12]
  40fe6c:	add	w10, w10, #0x4
  40fe70:	subs	w10, w10, #0x1
  40fe74:	and	w10, w10, #0xfffffffc
  40fe78:	add	w9, w9, w10
  40fe7c:	ldur	w10, [x29, #-20]
  40fe80:	cmp	w9, w10
  40fe84:	b.ls	40feb0 <ferror@plt+0xd5e0>  // b.plast
  40fe88:	adrp	x8, 422000 <ferror@plt+0x1f730>
  40fe8c:	ldr	x8, [x8, #3992]
  40fe90:	ldr	x0, [x8]
  40fe94:	ldur	w2, [x29, #-20]
  40fe98:	adrp	x1, 412000 <ferror@plt+0xf730>
  40fe9c:	add	x1, x1, #0x5e1
  40fea0:	bl	402890 <fprintf@plt>
  40fea4:	mov	w9, #0xffffffff            	// #-1
  40fea8:	stur	w9, [x29, #-4]
  40feac:	b	40ff6c <ferror@plt+0xd69c>
  40feb0:	ldur	x8, [x29, #-16]
  40feb4:	ldur	x9, [x29, #-16]
  40feb8:	ldr	w10, [x9]
  40febc:	add	w10, w10, #0x4
  40fec0:	subs	w10, w10, #0x1
  40fec4:	and	w10, w10, #0xfffffffc
  40fec8:	mov	w9, w10
  40fecc:	ubfx	x9, x9, #0, #32
  40fed0:	add	x0, x8, x9
  40fed4:	ldr	x1, [sp, #16]
  40fed8:	ldrsw	x2, [sp, #12]
  40fedc:	bl	4021e0 <memcpy@plt>
  40fee0:	ldur	x8, [x29, #-16]
  40fee4:	ldur	x9, [x29, #-16]
  40fee8:	ldr	w10, [x9]
  40feec:	add	w10, w10, #0x4
  40fef0:	subs	w10, w10, #0x1
  40fef4:	and	w10, w10, #0xfffffffc
  40fef8:	mov	w9, w10
  40fefc:	ubfx	x9, x9, #0, #32
  40ff00:	add	x8, x8, x9
  40ff04:	ldrsw	x9, [sp, #12]
  40ff08:	add	x0, x8, x9
  40ff0c:	ldr	w10, [sp, #12]
  40ff10:	add	w10, w10, #0x4
  40ff14:	subs	w10, w10, #0x1
  40ff18:	and	w10, w10, #0xfffffffc
  40ff1c:	ldr	w11, [sp, #12]
  40ff20:	subs	w10, w10, w11
  40ff24:	mov	w8, w10
  40ff28:	ubfx	x2, x8, #0, #32
  40ff2c:	mov	w10, wzr
  40ff30:	mov	w1, w10
  40ff34:	bl	402480 <memset@plt>
  40ff38:	ldur	x8, [x29, #-16]
  40ff3c:	ldr	w10, [x8]
  40ff40:	add	w10, w10, #0x4
  40ff44:	subs	w10, w10, #0x1
  40ff48:	and	w10, w10, #0xfffffffc
  40ff4c:	ldr	w11, [sp, #12]
  40ff50:	add	w11, w11, #0x4
  40ff54:	subs	w11, w11, #0x1
  40ff58:	and	w11, w11, #0xfffffffc
  40ff5c:	add	w10, w10, w11
  40ff60:	ldur	x8, [x29, #-16]
  40ff64:	str	w10, [x8]
  40ff68:	stur	wzr, [x29, #-4]
  40ff6c:	ldur	w0, [x29, #-4]
  40ff70:	ldp	x29, x30, [sp, #48]
  40ff74:	add	sp, sp, #0x40
  40ff78:	ret
  40ff7c:	sub	sp, sp, #0x30
  40ff80:	stp	x29, x30, [sp, #32]
  40ff84:	add	x29, sp, #0x20
  40ff88:	mov	x8, xzr
  40ff8c:	mov	w9, wzr
  40ff90:	stur	x0, [x29, #-8]
  40ff94:	stur	w1, [x29, #-12]
  40ff98:	str	w2, [sp, #16]
  40ff9c:	ldur	x10, [x29, #-8]
  40ffa0:	ldur	x11, [x29, #-8]
  40ffa4:	ldr	w12, [x11]
  40ffa8:	add	w12, w12, #0x4
  40ffac:	subs	w12, w12, #0x1
  40ffb0:	and	w12, w12, #0xfffffffc
  40ffb4:	mov	w11, w12
  40ffb8:	ubfx	x11, x11, #0, #32
  40ffbc:	add	x10, x10, x11
  40ffc0:	str	x10, [sp, #8]
  40ffc4:	ldur	x0, [x29, #-8]
  40ffc8:	ldur	w1, [x29, #-12]
  40ffcc:	ldr	w2, [sp, #16]
  40ffd0:	mov	x3, x8
  40ffd4:	mov	w4, w9
  40ffd8:	bl	40fb90 <ferror@plt+0xd2c0>
  40ffdc:	ldr	x8, [sp, #8]
  40ffe0:	mov	x0, x8
  40ffe4:	ldp	x29, x30, [sp, #32]
  40ffe8:	add	sp, sp, #0x30
  40ffec:	ret
  40fff0:	sub	sp, sp, #0x10
  40fff4:	str	x0, [sp, #8]
  40fff8:	str	x1, [sp]
  40fffc:	ldr	x8, [sp, #8]
  410000:	ldr	x9, [sp, #8]
  410004:	ldr	w10, [x9]
  410008:	add	w10, w10, #0x4
  41000c:	subs	w10, w10, #0x1
  410010:	and	w10, w10, #0xfffffffc
  410014:	mov	w9, w10
  410018:	ubfx	x9, x9, #0, #32
  41001c:	add	x8, x8, x9
  410020:	ldr	x9, [sp]
  410024:	subs	x8, x8, x9
  410028:	ldr	x9, [sp]
  41002c:	strh	w8, [x9]
  410030:	ldr	x9, [sp, #8]
  410034:	ldr	w0, [x9]
  410038:	add	sp, sp, #0x10
  41003c:	ret
  410040:	sub	sp, sp, #0x40
  410044:	stp	x29, x30, [sp, #48]
  410048:	add	x29, sp, #0x30
  41004c:	stur	x0, [x29, #-8]
  410050:	stur	w1, [x29, #-12]
  410054:	stur	w2, [x29, #-16]
  410058:	str	x3, [sp, #24]
  41005c:	str	w4, [sp, #20]
  410060:	ldur	x8, [x29, #-8]
  410064:	ldur	x9, [x29, #-8]
  410068:	ldr	w10, [x9]
  41006c:	add	w10, w10, #0x4
  410070:	subs	w10, w10, #0x1
  410074:	and	w10, w10, #0xfffffffc
  410078:	mov	w9, w10
  41007c:	ubfx	x9, x9, #0, #32
  410080:	add	x8, x8, x9
  410084:	str	x8, [sp, #8]
  410088:	ldur	x0, [x29, #-8]
  41008c:	ldur	w1, [x29, #-12]
  410090:	ldur	w2, [x29, #-16]
  410094:	ldr	x3, [sp, #24]
  410098:	ldr	w4, [sp, #20]
  41009c:	bl	40fb90 <ferror@plt+0xd2c0>
  4100a0:	ldur	x8, [x29, #-8]
  4100a4:	ldur	w1, [x29, #-12]
  4100a8:	ldur	w2, [x29, #-16]
  4100ac:	mov	x0, x8
  4100b0:	bl	40ff7c <ferror@plt+0xd6ac>
  4100b4:	ldr	x8, [sp, #8]
  4100b8:	mov	x0, x8
  4100bc:	ldp	x29, x30, [sp, #48]
  4100c0:	add	sp, sp, #0x40
  4100c4:	ret
  4100c8:	sub	sp, sp, #0x30
  4100cc:	stp	x29, x30, [sp, #32]
  4100d0:	add	x29, sp, #0x20
  4100d4:	stur	x0, [x29, #-8]
  4100d8:	str	x1, [sp, #16]
  4100dc:	ldr	x8, [sp, #16]
  4100e0:	ldr	x9, [sp, #16]
  4100e4:	ldrh	w10, [x9]
  4100e8:	add	w10, w10, #0x4
  4100ec:	subs	w10, w10, #0x1
  4100f0:	and	w10, w10, #0xfffffffc
  4100f4:	mov	w9, w10
  4100f8:	ubfx	x9, x9, #0, #32
  4100fc:	add	x8, x8, x9
  410100:	str	x8, [sp, #8]
  410104:	ldur	x8, [x29, #-8]
  410108:	ldur	x9, [x29, #-8]
  41010c:	ldr	w10, [x9]
  410110:	add	w10, w10, #0x4
  410114:	subs	w10, w10, #0x1
  410118:	and	w10, w10, #0xfffffffc
  41011c:	mov	w9, w10
  410120:	ubfx	x9, x9, #0, #32
  410124:	add	x8, x8, x9
  410128:	ldr	x9, [sp, #16]
  41012c:	subs	x8, x8, x9
  410130:	ldr	x9, [sp, #16]
  410134:	strh	w8, [x9]
  410138:	ldur	x0, [x29, #-8]
  41013c:	ldr	x1, [sp, #8]
  410140:	bl	40fff0 <ferror@plt+0xd720>
  410144:	ldur	x9, [x29, #-8]
  410148:	ldr	w8, [x9]
  41014c:	mov	w0, w8
  410150:	ldp	x29, x30, [sp, #32]
  410154:	add	sp, sp, #0x30
  410158:	ret
  41015c:	sub	sp, sp, #0x40
  410160:	stp	x29, x30, [sp, #48]
  410164:	add	x29, sp, #0x30
  410168:	mov	w8, #0x8                   	// #8
  41016c:	stur	x0, [x29, #-16]
  410170:	stur	w1, [x29, #-20]
  410174:	str	w2, [sp, #24]
  410178:	str	w3, [sp, #20]
  41017c:	str	w8, [sp, #16]
  410180:	ldur	x9, [x29, #-16]
  410184:	ldrh	w8, [x9]
  410188:	add	w8, w8, #0x4
  41018c:	subs	w8, w8, #0x1
  410190:	and	w8, w8, #0xfffffffc
  410194:	ldr	w10, [sp, #16]
  410198:	add	w8, w8, w10
  41019c:	ldur	w10, [x29, #-20]
  4101a0:	cmp	w8, w10
  4101a4:	b.ls	4101d0 <ferror@plt+0xd900>  // b.plast
  4101a8:	adrp	x8, 422000 <ferror@plt+0x1f730>
  4101ac:	ldr	x8, [x8, #3992]
  4101b0:	ldr	x0, [x8]
  4101b4:	ldur	w2, [x29, #-20]
  4101b8:	adrp	x1, 412000 <ferror@plt+0xf730>
  4101bc:	add	x1, x1, #0x60f
  4101c0:	bl	402890 <fprintf@plt>
  4101c4:	mov	w9, #0xffffffff            	// #-1
  4101c8:	stur	w9, [x29, #-4]
  4101cc:	b	410244 <ferror@plt+0xd974>
  4101d0:	ldur	x8, [x29, #-16]
  4101d4:	ldur	x9, [x29, #-16]
  4101d8:	ldrh	w10, [x9]
  4101dc:	add	w10, w10, #0x4
  4101e0:	subs	w10, w10, #0x1
  4101e4:	and	w10, w10, #0xfffffffc
  4101e8:	mov	w9, w10
  4101ec:	ubfx	x9, x9, #0, #32
  4101f0:	add	x8, x8, x9
  4101f4:	str	x8, [sp, #8]
  4101f8:	ldr	w10, [sp, #24]
  4101fc:	ldr	x8, [sp, #8]
  410200:	strh	w10, [x8, #2]
  410204:	ldr	w10, [sp, #16]
  410208:	ldr	x8, [sp, #8]
  41020c:	strh	w10, [x8]
  410210:	ldr	x8, [sp, #8]
  410214:	ldr	w10, [sp, #20]
  410218:	str	w10, [x8, #4]
  41021c:	ldur	x8, [x29, #-16]
  410220:	ldrh	w10, [x8]
  410224:	add	w10, w10, #0x4
  410228:	subs	w10, w10, #0x1
  41022c:	and	w10, w10, #0xfffffffc
  410230:	ldr	w11, [sp, #16]
  410234:	add	w10, w10, w11
  410238:	ldur	x8, [x29, #-16]
  41023c:	strh	w10, [x8]
  410240:	stur	wzr, [x29, #-4]
  410244:	ldur	w0, [x29, #-4]
  410248:	ldp	x29, x30, [sp, #48]
  41024c:	add	sp, sp, #0x40
  410250:	ret
  410254:	sub	sp, sp, #0x50
  410258:	stp	x29, x30, [sp, #64]
  41025c:	add	x29, sp, #0x40
  410260:	stur	x0, [x29, #-16]
  410264:	stur	w1, [x29, #-20]
  410268:	stur	w2, [x29, #-24]
  41026c:	str	x3, [sp, #32]
  410270:	str	w4, [sp, #28]
  410274:	ldrsw	x8, [sp, #28]
  410278:	add	x8, x8, #0x4
  41027c:	str	w8, [sp, #12]
  410280:	ldur	x9, [x29, #-16]
  410284:	ldrh	w8, [x9]
  410288:	add	w8, w8, #0x4
  41028c:	subs	w8, w8, #0x1
  410290:	and	w8, w8, #0xfffffffc
  410294:	ldr	w10, [sp, #12]
  410298:	add	w10, w10, #0x4
  41029c:	subs	w10, w10, #0x1
  4102a0:	and	w10, w10, #0xfffffffc
  4102a4:	add	w8, w8, w10
  4102a8:	ldur	w10, [x29, #-20]
  4102ac:	cmp	w8, w10
  4102b0:	b.ls	4102dc <ferror@plt+0xda0c>  // b.plast
  4102b4:	adrp	x8, 422000 <ferror@plt+0x1f730>
  4102b8:	ldr	x8, [x8, #3992]
  4102bc:	ldr	x0, [x8]
  4102c0:	ldur	w2, [x29, #-20]
  4102c4:	adrp	x1, 412000 <ferror@plt+0xf730>
  4102c8:	add	x1, x1, #0x644
  4102cc:	bl	402890 <fprintf@plt>
  4102d0:	mov	w9, #0xffffffff            	// #-1
  4102d4:	stur	w9, [x29, #-4]
  4102d8:	b	41036c <ferror@plt+0xda9c>
  4102dc:	ldur	x8, [x29, #-16]
  4102e0:	ldur	x9, [x29, #-16]
  4102e4:	ldrh	w10, [x9]
  4102e8:	add	w10, w10, #0x4
  4102ec:	subs	w10, w10, #0x1
  4102f0:	and	w10, w10, #0xfffffffc
  4102f4:	mov	w9, w10
  4102f8:	ubfx	x9, x9, #0, #32
  4102fc:	add	x8, x8, x9
  410300:	str	x8, [sp, #16]
  410304:	ldur	w10, [x29, #-24]
  410308:	ldr	x8, [sp, #16]
  41030c:	strh	w10, [x8, #2]
  410310:	ldr	w10, [sp, #12]
  410314:	ldr	x8, [sp, #16]
  410318:	strh	w10, [x8]
  41031c:	ldr	w10, [sp, #28]
  410320:	cbz	w10, 410338 <ferror@plt+0xda68>
  410324:	ldr	x8, [sp, #16]
  410328:	add	x0, x8, #0x4
  41032c:	ldr	x1, [sp, #32]
  410330:	ldrsw	x2, [sp, #28]
  410334:	bl	4021e0 <memcpy@plt>
  410338:	ldur	x8, [x29, #-16]
  41033c:	ldrh	w9, [x8]
  410340:	add	w9, w9, #0x4
  410344:	subs	w9, w9, #0x1
  410348:	and	w9, w9, #0xfffffffc
  41034c:	ldr	w10, [sp, #12]
  410350:	add	w10, w10, #0x4
  410354:	subs	w10, w10, #0x1
  410358:	and	w10, w10, #0xfffffffc
  41035c:	add	w9, w9, w10
  410360:	ldur	x8, [x29, #-16]
  410364:	strh	w9, [x8]
  410368:	stur	wzr, [x29, #-4]
  41036c:	ldur	w0, [x29, #-4]
  410370:	ldp	x29, x30, [sp, #64]
  410374:	add	sp, sp, #0x50
  410378:	ret
  41037c:	sub	sp, sp, #0x30
  410380:	stp	x29, x30, [sp, #32]
  410384:	add	x29, sp, #0x20
  410388:	mov	w4, #0x1                   	// #1
  41038c:	add	x8, sp, #0xf
  410390:	stur	x0, [x29, #-8]
  410394:	stur	w1, [x29, #-12]
  410398:	str	w2, [sp, #16]
  41039c:	strb	w3, [sp, #15]
  4103a0:	ldur	x0, [x29, #-8]
  4103a4:	ldur	w1, [x29, #-12]
  4103a8:	ldr	w2, [sp, #16]
  4103ac:	mov	x3, x8
  4103b0:	bl	410254 <ferror@plt+0xd984>
  4103b4:	ldp	x29, x30, [sp, #32]
  4103b8:	add	sp, sp, #0x30
  4103bc:	ret
  4103c0:	sub	sp, sp, #0x30
  4103c4:	stp	x29, x30, [sp, #32]
  4103c8:	add	x29, sp, #0x20
  4103cc:	mov	w4, #0x2                   	// #2
  4103d0:	add	x8, sp, #0xe
  4103d4:	stur	x0, [x29, #-8]
  4103d8:	stur	w1, [x29, #-12]
  4103dc:	str	w2, [sp, #16]
  4103e0:	strh	w3, [sp, #14]
  4103e4:	ldur	x0, [x29, #-8]
  4103e8:	ldur	w1, [x29, #-12]
  4103ec:	ldr	w2, [sp, #16]
  4103f0:	mov	x3, x8
  4103f4:	bl	410254 <ferror@plt+0xd984>
  4103f8:	ldp	x29, x30, [sp, #32]
  4103fc:	add	sp, sp, #0x30
  410400:	ret
  410404:	sub	sp, sp, #0x30
  410408:	stp	x29, x30, [sp, #32]
  41040c:	add	x29, sp, #0x20
  410410:	mov	w4, #0x8                   	// #8
  410414:	add	x8, sp, #0x8
  410418:	stur	x0, [x29, #-8]
  41041c:	stur	w1, [x29, #-12]
  410420:	str	w2, [sp, #16]
  410424:	str	x3, [sp, #8]
  410428:	ldur	x0, [x29, #-8]
  41042c:	ldur	w1, [x29, #-12]
  410430:	ldr	w2, [sp, #16]
  410434:	mov	x3, x8
  410438:	bl	410254 <ferror@plt+0xd984>
  41043c:	ldp	x29, x30, [sp, #32]
  410440:	add	sp, sp, #0x30
  410444:	ret
  410448:	sub	sp, sp, #0x30
  41044c:	stp	x29, x30, [sp, #32]
  410450:	add	x29, sp, #0x20
  410454:	mov	x8, xzr
  410458:	mov	w9, wzr
  41045c:	stur	x0, [x29, #-8]
  410460:	stur	w1, [x29, #-12]
  410464:	str	w2, [sp, #16]
  410468:	ldur	x10, [x29, #-8]
  41046c:	ldur	x11, [x29, #-8]
  410470:	ldrh	w12, [x11]
  410474:	add	w12, w12, #0x4
  410478:	subs	w12, w12, #0x1
  41047c:	and	w12, w12, #0xfffffffc
  410480:	mov	w11, w12
  410484:	ubfx	x11, x11, #0, #32
  410488:	add	x10, x10, x11
  41048c:	str	x10, [sp, #8]
  410490:	ldur	x0, [x29, #-8]
  410494:	ldur	w1, [x29, #-12]
  410498:	ldr	w2, [sp, #16]
  41049c:	mov	x3, x8
  4104a0:	mov	w4, w9
  4104a4:	bl	410254 <ferror@plt+0xd984>
  4104a8:	ldr	x8, [sp, #8]
  4104ac:	ldrh	w9, [x8, #2]
  4104b0:	orr	w9, w9, #0x8000
  4104b4:	strh	w9, [x8, #2]
  4104b8:	ldr	x8, [sp, #8]
  4104bc:	mov	x0, x8
  4104c0:	ldp	x29, x30, [sp, #32]
  4104c4:	add	sp, sp, #0x30
  4104c8:	ret
  4104cc:	sub	sp, sp, #0x10
  4104d0:	str	x0, [sp, #8]
  4104d4:	str	x1, [sp]
  4104d8:	ldr	x8, [sp, #8]
  4104dc:	ldr	x9, [sp, #8]
  4104e0:	ldrh	w10, [x9]
  4104e4:	add	w10, w10, #0x4
  4104e8:	subs	w10, w10, #0x1
  4104ec:	and	w10, w10, #0xfffffffc
  4104f0:	mov	w9, w10
  4104f4:	ubfx	x9, x9, #0, #32
  4104f8:	add	x8, x8, x9
  4104fc:	ldr	x9, [sp]
  410500:	subs	x8, x8, x9
  410504:	ldr	x9, [sp]
  410508:	strh	w8, [x9]
  41050c:	ldr	x9, [sp, #8]
  410510:	ldrh	w0, [x9]
  410514:	add	sp, sp, #0x10
  410518:	ret
  41051c:	sub	sp, sp, #0x30
  410520:	stp	x29, x30, [sp, #32]
  410524:	add	x29, sp, #0x20
  410528:	stur	x0, [x29, #-8]
  41052c:	stur	w1, [x29, #-12]
  410530:	str	x2, [sp, #8]
  410534:	str	w3, [sp, #4]
  410538:	ldur	x0, [x29, #-8]
  41053c:	ldur	w1, [x29, #-12]
  410540:	ldr	x2, [sp, #8]
  410544:	ldr	w3, [sp, #4]
  410548:	mov	w8, wzr
  41054c:	mov	w4, w8
  410550:	bl	410560 <ferror@plt+0xdc90>
  410554:	ldp	x29, x30, [sp, #32]
  410558:	add	sp, sp, #0x30
  41055c:	ret
  410560:	sub	sp, sp, #0x40
  410564:	stp	x29, x30, [sp, #48]
  410568:	add	x29, sp, #0x30
  41056c:	mov	x8, #0x8                   	// #8
  410570:	mov	w9, wzr
  410574:	stur	x0, [x29, #-8]
  410578:	stur	w1, [x29, #-12]
  41057c:	str	x2, [sp, #24]
  410580:	str	w3, [sp, #20]
  410584:	strh	w4, [sp, #18]
  410588:	ldur	x0, [x29, #-8]
  41058c:	ldur	w10, [x29, #-12]
  410590:	add	w10, w10, #0x1
  410594:	mov	w2, w10
  410598:	sxtw	x11, w2
  41059c:	mul	x2, x8, x11
  4105a0:	mov	w1, w9
  4105a4:	bl	402480 <memset@plt>
  4105a8:	ldr	w8, [sp, #20]
  4105ac:	mov	w9, #0x0                   	// #0
  4105b0:	cmp	w8, #0x4
  4105b4:	str	w9, [sp, #12]
  4105b8:	b.lt	4105f0 <ferror@plt+0xdd20>  // b.tstop
  4105bc:	ldr	x8, [sp, #24]
  4105c0:	ldrh	w9, [x8]
  4105c4:	mov	w8, w9
  4105c8:	mov	w9, #0x0                   	// #0
  4105cc:	cmp	x8, #0x4
  4105d0:	str	w9, [sp, #12]
  4105d4:	b.cc	4105f0 <ferror@plt+0xdd20>  // b.lo, b.ul, b.last
  4105d8:	ldr	x8, [sp, #24]
  4105dc:	ldrh	w9, [x8]
  4105e0:	ldr	w10, [sp, #20]
  4105e4:	cmp	w9, w10
  4105e8:	cset	w9, le
  4105ec:	str	w9, [sp, #12]
  4105f0:	ldr	w8, [sp, #12]
  4105f4:	tbnz	w8, #0, 4105fc <ferror@plt+0xdd2c>
  4105f8:	b	4106ac <ferror@plt+0xdddc>
  4105fc:	ldr	x8, [sp, #24]
  410600:	ldrh	w9, [x8, #2]
  410604:	ldrh	w10, [sp, #18]
  410608:	bic	w9, w9, w10
  41060c:	strh	w9, [sp, #16]
  410610:	ldrh	w9, [sp, #16]
  410614:	ldur	w10, [x29, #-12]
  410618:	cmp	w9, w10
  41061c:	b.gt	410660 <ferror@plt+0xdd90>
  410620:	ldur	x8, [x29, #-8]
  410624:	ldrh	w9, [sp, #16]
  410628:	mov	w10, w9
  41062c:	mov	x11, #0x8                   	// #8
  410630:	mul	x10, x11, x10
  410634:	add	x8, x8, x10
  410638:	ldr	x8, [x8]
  41063c:	cbnz	x8, 410660 <ferror@plt+0xdd90>
  410640:	ldr	x8, [sp, #24]
  410644:	ldur	x9, [x29, #-8]
  410648:	ldrh	w10, [sp, #16]
  41064c:	mov	w11, w10
  410650:	mov	x12, #0x8                   	// #8
  410654:	mul	x11, x12, x11
  410658:	add	x9, x9, x11
  41065c:	str	x8, [x9]
  410660:	ldr	x8, [sp, #24]
  410664:	ldrh	w9, [x8]
  410668:	add	w9, w9, #0x4
  41066c:	subs	w9, w9, #0x1
  410670:	and	w9, w9, #0xfffffffc
  410674:	ldr	w10, [sp, #20]
  410678:	subs	w9, w10, w9
  41067c:	str	w9, [sp, #20]
  410680:	ldr	x8, [sp, #24]
  410684:	ldr	x11, [sp, #24]
  410688:	ldrh	w9, [x11]
  41068c:	add	w9, w9, #0x4
  410690:	subs	w9, w9, #0x1
  410694:	and	w9, w9, #0xfffffffc
  410698:	mov	w11, w9
  41069c:	ubfx	x11, x11, #0, #32
  4106a0:	add	x8, x8, x11
  4106a4:	str	x8, [sp, #24]
  4106a8:	b	4105a8 <ferror@plt+0xdcd8>
  4106ac:	ldr	w8, [sp, #20]
  4106b0:	cbz	w8, 4106d8 <ferror@plt+0xde08>
  4106b4:	adrp	x8, 422000 <ferror@plt+0x1f730>
  4106b8:	ldr	x8, [x8, #3992]
  4106bc:	ldr	x0, [x8]
  4106c0:	ldr	w2, [sp, #20]
  4106c4:	ldr	x8, [sp, #24]
  4106c8:	ldrh	w3, [x8]
  4106cc:	adrp	x1, 412000 <ferror@plt+0xf730>
  4106d0:	add	x1, x1, #0x679
  4106d4:	bl	402890 <fprintf@plt>
  4106d8:	mov	w8, wzr
  4106dc:	mov	w0, w8
  4106e0:	ldp	x29, x30, [sp, #48]
  4106e4:	add	sp, sp, #0x40
  4106e8:	ret
  4106ec:	sub	sp, sp, #0x30
  4106f0:	stp	x29, x30, [sp, #32]
  4106f4:	add	x29, sp, #0x20
  4106f8:	stur	w0, [x29, #-12]
  4106fc:	str	x1, [sp, #8]
  410700:	str	w2, [sp, #4]
  410704:	ldr	w8, [sp, #4]
  410708:	mov	w9, #0x0                   	// #0
  41070c:	cmp	w8, #0x4
  410710:	str	w9, [sp]
  410714:	b.lt	41074c <ferror@plt+0xde7c>  // b.tstop
  410718:	ldr	x8, [sp, #8]
  41071c:	ldrh	w9, [x8]
  410720:	mov	w8, w9
  410724:	mov	w9, #0x0                   	// #0
  410728:	cmp	x8, #0x4
  41072c:	str	w9, [sp]
  410730:	b.cc	41074c <ferror@plt+0xde7c>  // b.lo, b.ul, b.last
  410734:	ldr	x8, [sp, #8]
  410738:	ldrh	w9, [x8]
  41073c:	ldr	w10, [sp, #4]
  410740:	cmp	w9, w10
  410744:	cset	w9, le
  410748:	str	w9, [sp]
  41074c:	ldr	w8, [sp]
  410750:	tbnz	w8, #0, 410758 <ferror@plt+0xde88>
  410754:	b	4107c4 <ferror@plt+0xdef4>
  410758:	ldr	x8, [sp, #8]
  41075c:	ldrh	w9, [x8, #2]
  410760:	ldur	w10, [x29, #-12]
  410764:	cmp	w9, w10
  410768:	b.ne	410778 <ferror@plt+0xdea8>  // b.any
  41076c:	ldr	x8, [sp, #8]
  410770:	stur	x8, [x29, #-8]
  410774:	b	4107f8 <ferror@plt+0xdf28>
  410778:	ldr	x8, [sp, #8]
  41077c:	ldrh	w9, [x8]
  410780:	add	w9, w9, #0x4
  410784:	subs	w9, w9, #0x1
  410788:	and	w9, w9, #0xfffffffc
  41078c:	ldr	w10, [sp, #4]
  410790:	subs	w9, w10, w9
  410794:	str	w9, [sp, #4]
  410798:	ldr	x8, [sp, #8]
  41079c:	ldr	x11, [sp, #8]
  4107a0:	ldrh	w9, [x11]
  4107a4:	add	w9, w9, #0x4
  4107a8:	subs	w9, w9, #0x1
  4107ac:	and	w9, w9, #0xfffffffc
  4107b0:	mov	w11, w9
  4107b4:	ubfx	x11, x11, #0, #32
  4107b8:	add	x8, x8, x11
  4107bc:	str	x8, [sp, #8]
  4107c0:	b	410704 <ferror@plt+0xde34>
  4107c4:	ldr	w8, [sp, #4]
  4107c8:	cbz	w8, 4107f0 <ferror@plt+0xdf20>
  4107cc:	adrp	x8, 422000 <ferror@plt+0x1f730>
  4107d0:	ldr	x8, [x8, #3992]
  4107d4:	ldr	x0, [x8]
  4107d8:	ldr	w2, [sp, #4]
  4107dc:	ldr	x8, [sp, #8]
  4107e0:	ldrh	w3, [x8]
  4107e4:	adrp	x1, 412000 <ferror@plt+0xf730>
  4107e8:	add	x1, x1, #0x679
  4107ec:	bl	402890 <fprintf@plt>
  4107f0:	mov	x8, xzr
  4107f4:	stur	x8, [x29, #-8]
  4107f8:	ldur	x0, [x29, #-8]
  4107fc:	ldp	x29, x30, [sp, #32]
  410800:	add	sp, sp, #0x30
  410804:	ret
  410808:	sub	sp, sp, #0x40
  41080c:	stp	x29, x30, [sp, #48]
  410810:	add	x29, sp, #0x30
  410814:	stur	x0, [x29, #-16]
  410818:	stur	w1, [x29, #-20]
  41081c:	str	x2, [sp, #16]
  410820:	str	w3, [sp, #12]
  410824:	ldr	x8, [sp, #16]
  410828:	ldrh	w9, [x8]
  41082c:	mov	w0, w9
  410830:	sxtw	x8, w0
  410834:	subs	x8, x8, #0x4
  410838:	ldrsw	x10, [sp, #12]
  41083c:	cmp	x8, x10
  410840:	b.cs	410850 <ferror@plt+0xdf80>  // b.hs, b.nlast
  410844:	mov	w8, #0xffffffff            	// #-1
  410848:	stur	w8, [x29, #-4]
  41084c:	b	410910 <ferror@plt+0xe040>
  410850:	ldr	x8, [sp, #16]
  410854:	ldrh	w9, [x8]
  410858:	mov	w0, w9
  41085c:	sxtw	x8, w0
  410860:	subs	x8, x8, #0x4
  410864:	ldr	w9, [sp, #12]
  410868:	add	w9, w9, #0x4
  41086c:	subs	w9, w9, #0x1
  410870:	and	w9, w9, #0xfffffffc
  410874:	mov	w10, w9
  410878:	ubfx	x10, x10, #0, #32
  41087c:	add	x10, x10, #0x4
  410880:	cmp	x8, x10
  410884:	b.cc	4108e4 <ferror@plt+0xe014>  // b.lo, b.ul, b.last
  410888:	ldr	x8, [sp, #16]
  41088c:	add	x8, x8, #0x4
  410890:	ldr	w9, [sp, #12]
  410894:	add	w9, w9, #0x4
  410898:	subs	w9, w9, #0x1
  41089c:	and	w9, w9, #0xfffffffc
  4108a0:	mov	w10, w9
  4108a4:	ubfx	x10, x10, #0, #32
  4108a8:	add	x8, x8, x10
  4108ac:	str	x8, [sp, #16]
  4108b0:	ldur	x0, [x29, #-16]
  4108b4:	ldur	w1, [x29, #-20]
  4108b8:	ldr	x8, [sp, #16]
  4108bc:	add	x2, x8, #0x4
  4108c0:	ldr	x8, [sp, #16]
  4108c4:	ldrh	w9, [x8]
  4108c8:	mov	w3, w9
  4108cc:	sxtw	x8, w3
  4108d0:	subs	x8, x8, #0x4
  4108d4:	mov	w3, w8
  4108d8:	bl	41051c <ferror@plt+0xdc4c>
  4108dc:	stur	w0, [x29, #-4]
  4108e0:	b	410910 <ferror@plt+0xe040>
  4108e4:	ldur	x0, [x29, #-16]
  4108e8:	ldur	w8, [x29, #-20]
  4108ec:	add	w8, w8, #0x1
  4108f0:	mov	w1, w8
  4108f4:	sxtw	x9, w1
  4108f8:	mov	x10, #0x8                   	// #8
  4108fc:	mul	x2, x10, x9
  410900:	mov	w8, wzr
  410904:	mov	w1, w8
  410908:	bl	402480 <memset@plt>
  41090c:	stur	wzr, [x29, #-4]
  410910:	ldur	w0, [x29, #-4]
  410914:	ldp	x29, x30, [sp, #48]
  410918:	add	sp, sp, #0x40
  41091c:	ret
  410920:	sub	sp, sp, #0x40
  410924:	stp	x29, x30, [sp, #48]
  410928:	add	x29, sp, #0x30
  41092c:	mov	x8, xzr
  410930:	mov	w9, #0x22                  	// #34
  410934:	stur	w0, [x29, #-8]
  410938:	stur	x1, [x29, #-16]
  41093c:	str	x2, [sp, #24]
  410940:	ldur	x10, [x29, #-16]
  410944:	ldr	x10, [x10, #16]
  410948:	str	x10, [sp, #16]
  41094c:	ldr	x10, [sp, #16]
  410950:	str	x8, [x10]
  410954:	ldr	x8, [sp, #16]
  410958:	str	xzr, [x8, #8]
  41095c:	ldur	w0, [x29, #-8]
  410960:	ldur	x1, [x29, #-16]
  410964:	mov	w2, w9
  410968:	bl	410c70 <ferror@plt+0xe3a0>
  41096c:	str	w0, [sp, #4]
  410970:	ldr	w9, [sp, #4]
  410974:	cmp	w9, #0x0
  410978:	cset	w9, ge  // ge = tcont
  41097c:	tbnz	w9, #0, 41098c <ferror@plt+0xe0bc>
  410980:	ldr	w8, [sp, #4]
  410984:	stur	w8, [x29, #-4]
  410988:	b	410a54 <ferror@plt+0xe184>
  41098c:	ldr	w8, [sp, #4]
  410990:	cmp	w8, #0x8, lsl #12
  410994:	b.ge	4109a0 <ferror@plt+0xe0d0>  // b.tcont
  410998:	mov	w8, #0x8000                	// #32768
  41099c:	str	w8, [sp, #4]
  4109a0:	ldrsw	x0, [sp, #4]
  4109a4:	bl	4023f0 <malloc@plt>
  4109a8:	str	x0, [sp, #8]
  4109ac:	ldr	x8, [sp, #8]
  4109b0:	cbnz	x8, 4109d8 <ferror@plt+0xe108>
  4109b4:	adrp	x8, 422000 <ferror@plt+0x1f730>
  4109b8:	ldr	x8, [x8, #3992]
  4109bc:	ldr	x0, [x8]
  4109c0:	adrp	x1, 412000 <ferror@plt+0xf730>
  4109c4:	add	x1, x1, #0x6c3
  4109c8:	bl	402890 <fprintf@plt>
  4109cc:	mov	w9, #0xfffffff4            	// #-12
  4109d0:	stur	w9, [x29, #-4]
  4109d4:	b	410a54 <ferror@plt+0xe184>
  4109d8:	ldr	x8, [sp, #8]
  4109dc:	ldr	x9, [sp, #16]
  4109e0:	str	x8, [x9]
  4109e4:	ldrsw	x8, [sp, #4]
  4109e8:	ldr	x9, [sp, #16]
  4109ec:	str	x8, [x9, #8]
  4109f0:	ldur	w0, [x29, #-8]
  4109f4:	ldur	x1, [x29, #-16]
  4109f8:	mov	w10, wzr
  4109fc:	mov	w2, w10
  410a00:	bl	410c70 <ferror@plt+0xe3a0>
  410a04:	str	w0, [sp, #4]
  410a08:	ldr	w10, [sp, #4]
  410a0c:	cmp	w10, #0x0
  410a10:	cset	w10, ge  // ge = tcont
  410a14:	tbnz	w10, #0, 410a2c <ferror@plt+0xe15c>
  410a18:	ldr	x0, [sp, #8]
  410a1c:	bl	402660 <free@plt>
  410a20:	ldr	w8, [sp, #4]
  410a24:	stur	w8, [x29, #-4]
  410a28:	b	410a54 <ferror@plt+0xe184>
  410a2c:	ldr	x8, [sp, #24]
  410a30:	cbz	x8, 410a44 <ferror@plt+0xe174>
  410a34:	ldr	x8, [sp, #8]
  410a38:	ldr	x9, [sp, #24]
  410a3c:	str	x8, [x9]
  410a40:	b	410a4c <ferror@plt+0xe17c>
  410a44:	ldr	x0, [sp, #8]
  410a48:	bl	402660 <free@plt>
  410a4c:	ldr	w8, [sp, #4]
  410a50:	stur	w8, [x29, #-4]
  410a54:	ldur	w0, [x29, #-4]
  410a58:	ldp	x29, x30, [sp, #48]
  410a5c:	add	sp, sp, #0x40
  410a60:	ret
  410a64:	sub	sp, sp, #0x30
  410a68:	stp	x29, x30, [sp, #32]
  410a6c:	add	x29, sp, #0x20
  410a70:	str	x0, [sp, #16]
  410a74:	ldr	x8, [sp, #16]
  410a78:	ldr	w9, [x8, #16]
  410a7c:	str	w9, [sp, #12]
  410a80:	ldr	x8, [sp, #16]
  410a84:	ldr	w9, [x8]
  410a88:	mov	w8, w9
  410a8c:	cmp	x8, #0x14
  410a90:	b.cs	410ab8 <ferror@plt+0xe1e8>  // b.hs, b.nlast
  410a94:	adrp	x8, 422000 <ferror@plt+0x1f730>
  410a98:	ldr	x8, [x8, #3992]
  410a9c:	ldr	x0, [x8]
  410aa0:	adrp	x1, 412000 <ferror@plt+0xf730>
  410aa4:	add	x1, x1, #0x6e4
  410aa8:	bl	402890 <fprintf@plt>
  410aac:	mov	w9, #0xffffffff            	// #-1
  410ab0:	stur	w9, [x29, #-4]
  410ab4:	b	410b94 <ferror@plt+0xe2c4>
  410ab8:	ldr	w8, [sp, #12]
  410abc:	cmp	w8, #0x0
  410ac0:	cset	w8, ge  // ge = tcont
  410ac4:	tbnz	w8, #0, 410b80 <ferror@plt+0xe2b0>
  410ac8:	ldr	x0, [sp, #16]
  410acc:	ldr	w1, [sp, #12]
  410ad0:	bl	40d564 <ferror@plt+0xac94>
  410ad4:	cbz	w0, 410ae4 <ferror@plt+0xe214>
  410ad8:	ldr	w8, [sp, #12]
  410adc:	stur	w8, [x29, #-4]
  410ae0:	b	410b94 <ferror@plt+0xe2c4>
  410ae4:	ldr	w8, [sp, #12]
  410ae8:	mov	w9, wzr
  410aec:	subs	w8, w9, w8
  410af0:	str	w8, [sp, #8]
  410af4:	bl	402840 <__errno_location@plt>
  410af8:	ldr	w8, [sp, #8]
  410afc:	str	w8, [x0]
  410b00:	bl	402840 <__errno_location@plt>
  410b04:	ldr	w8, [x0]
  410b08:	cmp	w8, #0x2
  410b0c:	str	w8, [sp, #4]
  410b10:	b.eq	410b40 <ferror@plt+0xe270>  // b.none
  410b14:	b	410b18 <ferror@plt+0xe248>
  410b18:	ldr	w8, [sp, #4]
  410b1c:	cmp	w8, #0x5a
  410b20:	b.eq	410b4c <ferror@plt+0xe27c>  // b.none
  410b24:	b	410b28 <ferror@plt+0xe258>
  410b28:	ldr	w8, [sp, #4]
  410b2c:	cmp	w8, #0x5f
  410b30:	cset	w9, eq  // eq = none
  410b34:	eor	w9, w9, #0x1
  410b38:	tbnz	w9, #0, 410b68 <ferror@plt+0xe298>
  410b3c:	b	410b40 <ferror@plt+0xe270>
  410b40:	mov	w8, #0xffffffff            	// #-1
  410b44:	stur	w8, [x29, #-4]
  410b48:	b	410b94 <ferror@plt+0xe2c4>
  410b4c:	adrp	x8, 422000 <ferror@plt+0x1f730>
  410b50:	ldr	x8, [x8, #3992]
  410b54:	ldr	x0, [x8]
  410b58:	adrp	x1, 412000 <ferror@plt+0xf730>
  410b5c:	add	x1, x1, #0x6f4
  410b60:	bl	402890 <fprintf@plt>
  410b64:	b	410b74 <ferror@plt+0xe2a4>
  410b68:	adrp	x0, 412000 <ferror@plt+0xf730>
  410b6c:	add	x0, x0, #0x719
  410b70:	bl	402240 <perror@plt>
  410b74:	ldr	w8, [sp, #12]
  410b78:	stur	w8, [x29, #-4]
  410b7c:	b	410b94 <ferror@plt+0xe2c4>
  410b80:	ldr	x0, [sp, #16]
  410b84:	mov	x8, xzr
  410b88:	mov	x1, x8
  410b8c:	bl	40d548 <ferror@plt+0xac78>
  410b90:	stur	wzr, [x29, #-4]
  410b94:	ldur	w0, [x29, #-4]
  410b98:	ldp	x29, x30, [sp, #32]
  410b9c:	add	sp, sp, #0x30
  410ba0:	ret
  410ba4:	sub	sp, sp, #0x30
  410ba8:	stp	x29, x30, [sp, #32]
  410bac:	add	x29, sp, #0x20
  410bb0:	stur	x0, [x29, #-8]
  410bb4:	str	x1, [sp, #16]
  410bb8:	ldr	x8, [sp, #16]
  410bbc:	ldr	w9, [x8]
  410bc0:	mov	w8, w9
  410bc4:	cmp	x8, #0x24
  410bc8:	b.cs	410be8 <ferror@plt+0xe318>  // b.hs, b.nlast
  410bcc:	adrp	x8, 422000 <ferror@plt+0x1f730>
  410bd0:	ldr	x8, [x8, #3992]
  410bd4:	ldr	x0, [x8]
  410bd8:	adrp	x1, 412000 <ferror@plt+0xf730>
  410bdc:	add	x1, x1, #0x486
  410be0:	bl	402890 <fprintf@plt>
  410be4:	b	410c64 <ferror@plt+0xe394>
  410be8:	ldr	x8, [sp, #16]
  410bec:	add	x8, x8, #0x10
  410bf0:	str	x8, [sp, #8]
  410bf4:	ldr	x8, [sp, #8]
  410bf8:	ldr	w9, [x8]
  410bfc:	mov	w10, wzr
  410c00:	subs	w9, w10, w9
  410c04:	str	w9, [sp, #4]
  410c08:	bl	402840 <__errno_location@plt>
  410c0c:	ldr	w9, [sp, #4]
  410c10:	str	w9, [x0]
  410c14:	ldur	x8, [x29, #-8]
  410c18:	ldr	w10, [x8, #36]
  410c1c:	cmp	w10, #0x4
  410c20:	b.ne	410c48 <ferror@plt+0xe378>  // b.any
  410c24:	bl	402840 <__errno_location@plt>
  410c28:	ldr	w8, [x0]
  410c2c:	cmp	w8, #0x2
  410c30:	b.eq	410c44 <ferror@plt+0xe374>  // b.none
  410c34:	bl	402840 <__errno_location@plt>
  410c38:	ldr	w8, [x0]
  410c3c:	cmp	w8, #0x5f
  410c40:	b.ne	410c48 <ferror@plt+0xe378>  // b.any
  410c44:	b	410c64 <ferror@plt+0xe394>
  410c48:	ldur	x8, [x29, #-8]
  410c4c:	ldr	w9, [x8, #48]
  410c50:	and	w9, w9, #0x2
  410c54:	cbnz	w9, 410c64 <ferror@plt+0xe394>
  410c58:	adrp	x0, 412000 <ferror@plt+0xf730>
  410c5c:	add	x0, x0, #0x719
  410c60:	bl	402240 <perror@plt>
  410c64:	ldp	x29, x30, [sp, #32]
  410c68:	add	sp, sp, #0x30
  410c6c:	ret
  410c70:	sub	sp, sp, #0x40
  410c74:	stp	x29, x30, [sp, #48]
  410c78:	add	x29, sp, #0x30
  410c7c:	stur	w0, [x29, #-8]
  410c80:	stur	x1, [x29, #-16]
  410c84:	stur	w2, [x29, #-20]
  410c88:	ldur	w0, [x29, #-8]
  410c8c:	ldur	x1, [x29, #-16]
  410c90:	ldur	w2, [x29, #-20]
  410c94:	bl	4021f0 <recvmsg@plt>
  410c98:	str	w0, [sp, #24]
  410c9c:	ldr	w8, [sp, #24]
  410ca0:	cmp	w8, #0x0
  410ca4:	cset	w8, ge  // ge = tcont
  410ca8:	mov	w9, #0x0                   	// #0
  410cac:	str	w9, [sp, #20]
  410cb0:	tbnz	w8, #0, 410ce8 <ferror@plt+0xe418>
  410cb4:	bl	402840 <__errno_location@plt>
  410cb8:	ldr	w8, [x0]
  410cbc:	mov	w9, #0x1                   	// #1
  410cc0:	cmp	w8, #0x4
  410cc4:	str	w9, [sp, #16]
  410cc8:	b.eq	410ce0 <ferror@plt+0xe410>  // b.none
  410ccc:	bl	402840 <__errno_location@plt>
  410cd0:	ldr	w8, [x0]
  410cd4:	cmp	w8, #0xb
  410cd8:	cset	w8, eq  // eq = none
  410cdc:	str	w8, [sp, #16]
  410ce0:	ldr	w8, [sp, #16]
  410ce4:	str	w8, [sp, #20]
  410ce8:	ldr	w8, [sp, #20]
  410cec:	tbnz	w8, #0, 410c88 <ferror@plt+0xe3b8>
  410cf0:	ldr	w8, [sp, #24]
  410cf4:	cmp	w8, #0x0
  410cf8:	cset	w8, ge  // ge = tcont
  410cfc:	tbnz	w8, #0, 410d54 <ferror@plt+0xe484>
  410d00:	adrp	x8, 422000 <ferror@plt+0x1f730>
  410d04:	ldr	x8, [x8, #3992]
  410d08:	ldr	x0, [x8]
  410d0c:	str	x0, [sp, #8]
  410d10:	bl	402840 <__errno_location@plt>
  410d14:	ldr	w0, [x0]
  410d18:	bl	402560 <strerror@plt>
  410d1c:	str	x0, [sp]
  410d20:	bl	402840 <__errno_location@plt>
  410d24:	ldr	w3, [x0]
  410d28:	ldr	x0, [sp, #8]
  410d2c:	adrp	x1, 412000 <ferror@plt+0xf730>
  410d30:	add	x1, x1, #0x4af
  410d34:	ldr	x2, [sp]
  410d38:	bl	402890 <fprintf@plt>
  410d3c:	bl	402840 <__errno_location@plt>
  410d40:	ldr	w9, [x0]
  410d44:	mov	w10, wzr
  410d48:	subs	w9, w10, w9
  410d4c:	stur	w9, [x29, #-4]
  410d50:	b	410d88 <ferror@plt+0xe4b8>
  410d54:	ldr	w8, [sp, #24]
  410d58:	cbnz	w8, 410d80 <ferror@plt+0xe4b0>
  410d5c:	adrp	x8, 422000 <ferror@plt+0x1f730>
  410d60:	ldr	x8, [x8, #3992]
  410d64:	ldr	x0, [x8]
  410d68:	adrp	x1, 412000 <ferror@plt+0xf730>
  410d6c:	add	x1, x1, #0x4ce
  410d70:	bl	402890 <fprintf@plt>
  410d74:	mov	w9, #0xffffffc3            	// #-61
  410d78:	stur	w9, [x29, #-4]
  410d7c:	b	410d88 <ferror@plt+0xe4b8>
  410d80:	ldr	w8, [sp, #24]
  410d84:	stur	w8, [x29, #-4]
  410d88:	ldur	w0, [x29, #-4]
  410d8c:	ldp	x29, x30, [sp, #48]
  410d90:	add	sp, sp, #0x40
  410d94:	ret
  410d98:	sub	sp, sp, #0x40
  410d9c:	stp	x29, x30, [sp, #48]
  410da0:	add	x29, sp, #0x30
  410da4:	stur	x0, [x29, #-8]
  410da8:	stur	x1, [x29, #-16]
  410dac:	str	x2, [sp, #24]
  410db0:	ldur	x0, [x29, #-8]
  410db4:	ldr	x1, [sp, #24]
  410db8:	bl	40d548 <ferror@plt+0xac78>
  410dbc:	cbz	w0, 410dc4 <ferror@plt+0xe4f4>
  410dc0:	b	410e08 <ferror@plt+0xe538>
  410dc4:	adrp	x8, 422000 <ferror@plt+0x1f730>
  410dc8:	ldr	x8, [x8, #3992]
  410dcc:	ldr	x0, [x8]
  410dd0:	ldur	x8, [x29, #-16]
  410dd4:	ldr	w9, [x8]
  410dd8:	mov	w10, wzr
  410ddc:	subs	w9, w10, w9
  410de0:	str	x0, [sp, #16]
  410de4:	mov	w0, w9
  410de8:	bl	402560 <strerror@plt>
  410dec:	ldr	x8, [sp, #16]
  410df0:	str	x0, [sp, #8]
  410df4:	mov	x0, x8
  410df8:	adrp	x1, 412000 <ferror@plt+0xf730>
  410dfc:	add	x1, x1, #0x776
  410e00:	ldr	x2, [sp, #8]
  410e04:	bl	402890 <fprintf@plt>
  410e08:	ldp	x29, x30, [sp, #48]
  410e0c:	add	sp, sp, #0x40
  410e10:	ret
  410e14:	nop
  410e18:	stp	x29, x30, [sp, #-48]!
  410e1c:	mov	x29, sp
  410e20:	str	q0, [sp, #16]
  410e24:	str	q1, [sp, #32]
  410e28:	ldp	x6, x1, [sp, #16]
  410e2c:	ldp	x7, x0, [sp, #32]
  410e30:	mrs	x2, fpcr
  410e34:	ubfx	x4, x1, #48, #15
  410e38:	lsr	x2, x1, #63
  410e3c:	lsr	x3, x0, #63
  410e40:	ubfx	x9, x0, #0, #48
  410e44:	mov	x5, #0x7fff                	// #32767
  410e48:	mov	x10, x6
  410e4c:	cmp	x4, x5
  410e50:	and	w2, w2, #0xff
  410e54:	ubfx	x1, x1, #0, #48
  410e58:	and	w3, w3, #0xff
  410e5c:	ubfx	x0, x0, #48, #15
  410e60:	b.eq	410e94 <ferror@plt+0xe5c4>  // b.none
  410e64:	cmp	x0, x5
  410e68:	b.eq	410e80 <ferror@plt+0xe5b0>  // b.none
  410e6c:	cmp	x4, x0
  410e70:	mov	w0, #0x1                   	// #1
  410e74:	b.eq	410eac <ferror@plt+0xe5dc>  // b.none
  410e78:	ldp	x29, x30, [sp], #48
  410e7c:	ret
  410e80:	orr	x8, x9, x7
  410e84:	cbnz	x8, 410f10 <ferror@plt+0xe640>
  410e88:	mov	w0, #0x1                   	// #1
  410e8c:	ldp	x29, x30, [sp], #48
  410e90:	ret
  410e94:	orr	x5, x1, x6
  410e98:	cbnz	x5, 410ee0 <ferror@plt+0xe610>
  410e9c:	cmp	x0, x4
  410ea0:	b.ne	410e88 <ferror@plt+0xe5b8>  // b.any
  410ea4:	orr	x8, x9, x7
  410ea8:	cbnz	x8, 410f10 <ferror@plt+0xe640>
  410eac:	cmp	x1, x9
  410eb0:	mov	w0, #0x1                   	// #1
  410eb4:	ccmp	x6, x7, #0x0, eq  // eq = none
  410eb8:	b.ne	410e78 <ferror@plt+0xe5a8>  // b.any
  410ebc:	cmp	w2, w3
  410ec0:	mov	w0, #0x0                   	// #0
  410ec4:	b.eq	410e78 <ferror@plt+0xe5a8>  // b.none
  410ec8:	mov	w0, #0x1                   	// #1
  410ecc:	cbnz	x4, 410e78 <ferror@plt+0xe5a8>
  410ed0:	orr	x1, x1, x10
  410ed4:	cmp	x1, #0x0
  410ed8:	cset	w0, ne  // ne = any
  410edc:	b	410e78 <ferror@plt+0xe5a8>
  410ee0:	tst	x1, #0x800000000000
  410ee4:	b.ne	410efc <ferror@plt+0xe62c>  // b.any
  410ee8:	mov	w0, #0x1                   	// #1
  410eec:	bl	411070 <ferror@plt+0xe7a0>
  410ef0:	mov	w0, #0x1                   	// #1
  410ef4:	ldp	x29, x30, [sp], #48
  410ef8:	ret
  410efc:	cmp	x0, x4
  410f00:	mov	w0, #0x1                   	// #1
  410f04:	b.ne	410e78 <ferror@plt+0xe5a8>  // b.any
  410f08:	orr	x8, x9, x7
  410f0c:	cbz	x8, 410e78 <ferror@plt+0xe5a8>
  410f10:	tst	x9, #0x800000000000
  410f14:	b.eq	410ee8 <ferror@plt+0xe618>  // b.none
  410f18:	b	410e88 <ferror@plt+0xe5b8>
  410f1c:	nop
  410f20:	mrs	x0, fpcr
  410f24:	fmov	x0, d0
  410f28:	ubfx	x1, x0, #52, #11
  410f2c:	lsr	x4, x0, #63
  410f30:	add	x2, x1, #0x1
  410f34:	and	w4, w4, #0xff
  410f38:	tst	x2, #0x7fe
  410f3c:	ubfx	x0, x0, #0, #52
  410f40:	b.eq	410f74 <ferror@plt+0xe6a4>  // b.none
  410f44:	lsr	x5, x0, #4
  410f48:	mov	x3, #0x0                   	// #0
  410f4c:	and	x5, x5, #0xffffffffffff
  410f50:	mov	w2, #0x3c00                	// #15360
  410f54:	add	w1, w1, w2
  410f58:	lsl	x0, x0, #60
  410f5c:	bfxil	x3, x5, #0, #48
  410f60:	fmov	d0, x0
  410f64:	bfi	x3, x1, #48, #15
  410f68:	bfi	x3, x4, #63, #1
  410f6c:	fmov	v0.d[1], x3
  410f70:	ret
  410f74:	cbnz	x1, 410fc8 <ferror@plt+0xe6f8>
  410f78:	cbz	x0, 411014 <ferror@plt+0xe744>
  410f7c:	clz	x2, x0
  410f80:	cmp	w2, #0xe
  410f84:	b.gt	411060 <ferror@plt+0xe790>
  410f88:	add	w1, w2, #0x31
  410f8c:	mov	w5, #0xf                   	// #15
  410f90:	sub	w5, w5, w2
  410f94:	lsr	x5, x0, x5
  410f98:	lsl	x0, x0, x1
  410f9c:	and	x5, x5, #0xffffffffffff
  410fa0:	mov	w1, #0x3c0c                	// #15372
  410fa4:	mov	x3, #0x0                   	// #0
  410fa8:	sub	w1, w1, w2
  410fac:	and	w1, w1, #0x7fff
  410fb0:	bfxil	x3, x5, #0, #48
  410fb4:	fmov	d0, x0
  410fb8:	bfi	x3, x1, #48, #15
  410fbc:	bfi	x3, x4, #63, #1
  410fc0:	fmov	v0.d[1], x3
  410fc4:	ret
  410fc8:	cbz	x0, 411038 <ferror@plt+0xe768>
  410fcc:	lsr	x1, x0, #4
  410fd0:	mov	x3, #0x0                   	// #0
  410fd4:	orr	x1, x1, #0x800000000000
  410fd8:	lsl	x2, x0, #60
  410fdc:	fmov	d0, x2
  410fe0:	bfxil	x3, x1, #0, #48
  410fe4:	orr	x3, x3, #0x7fff000000000000
  410fe8:	bfi	x3, x4, #63, #1
  410fec:	fmov	v0.d[1], x3
  410ff0:	tbnz	x0, #51, 41105c <ferror@plt+0xe78c>
  410ff4:	stp	x29, x30, [sp, #-32]!
  410ff8:	mov	w0, #0x1                   	// #1
  410ffc:	mov	x29, sp
  411000:	str	q0, [sp, #16]
  411004:	bl	411070 <ferror@plt+0xe7a0>
  411008:	ldr	q0, [sp, #16]
  41100c:	ldp	x29, x30, [sp], #32
  411010:	ret
  411014:	mov	x5, #0x0                   	// #0
  411018:	mov	x3, #0x0                   	// #0
  41101c:	bfxil	x3, x5, #0, #48
  411020:	mov	w1, #0x0                   	// #0
  411024:	fmov	d0, x0
  411028:	bfi	x3, x1, #48, #15
  41102c:	bfi	x3, x4, #63, #1
  411030:	fmov	v0.d[1], x3
  411034:	ret
  411038:	mov	x5, #0x0                   	// #0
  41103c:	mov	x3, #0x0                   	// #0
  411040:	bfxil	x3, x5, #0, #48
  411044:	mov	w1, #0x7fff                	// #32767
  411048:	fmov	d0, x0
  41104c:	bfi	x3, x1, #48, #15
  411050:	bfi	x3, x4, #63, #1
  411054:	fmov	v0.d[1], x3
  411058:	ret
  41105c:	ret
  411060:	sub	w5, w2, #0xf
  411064:	lsl	x5, x0, x5
  411068:	mov	x0, #0x0                   	// #0
  41106c:	b	410f9c <ferror@plt+0xe6cc>
  411070:	tbz	w0, #0, 411080 <ferror@plt+0xe7b0>
  411074:	movi	v1.2s, #0x0
  411078:	fdiv	s0, s1, s1
  41107c:	mrs	x1, fpsr
  411080:	tbz	w0, #1, 411094 <ferror@plt+0xe7c4>
  411084:	fmov	s1, #1.000000000000000000e+00
  411088:	movi	v2.2s, #0x0
  41108c:	fdiv	s0, s1, s2
  411090:	mrs	x1, fpsr
  411094:	tbz	w0, #2, 4110b4 <ferror@plt+0xe7e4>
  411098:	mov	w2, #0xc5ae                	// #50606
  41109c:	mov	w1, #0x7f7fffff            	// #2139095039
  4110a0:	movk	w2, #0x749d, lsl #16
  4110a4:	fmov	s1, w1
  4110a8:	fmov	s2, w2
  4110ac:	fadd	s0, s1, s2
  4110b0:	mrs	x1, fpsr
  4110b4:	tbz	w0, #3, 4110c4 <ferror@plt+0xe7f4>
  4110b8:	movi	v1.2s, #0x80, lsl #16
  4110bc:	fmul	s0, s1, s1
  4110c0:	mrs	x1, fpsr
  4110c4:	tbz	w0, #4, 4110dc <ferror@plt+0xe80c>
  4110c8:	mov	w0, #0x7f7fffff            	// #2139095039
  4110cc:	fmov	s2, #1.000000000000000000e+00
  4110d0:	fmov	s1, w0
  4110d4:	fsub	s0, s1, s2
  4110d8:	mrs	x0, fpsr
  4110dc:	ret
  4110e0:	stp	x29, x30, [sp, #-64]!
  4110e4:	mov	x29, sp
  4110e8:	stp	x19, x20, [sp, #16]
  4110ec:	adrp	x20, 422000 <ferror@plt+0x1f730>
  4110f0:	add	x20, x20, #0xd08
  4110f4:	stp	x21, x22, [sp, #32]
  4110f8:	adrp	x21, 422000 <ferror@plt+0x1f730>
  4110fc:	add	x21, x21, #0xd00
  411100:	sub	x20, x20, x21
  411104:	mov	w22, w0
  411108:	stp	x23, x24, [sp, #48]
  41110c:	mov	x23, x1
  411110:	mov	x24, x2
  411114:	bl	4021a8 <memcpy@plt-0x38>
  411118:	cmp	xzr, x20, asr #3
  41111c:	b.eq	411148 <ferror@plt+0xe878>  // b.none
  411120:	asr	x20, x20, #3
  411124:	mov	x19, #0x0                   	// #0
  411128:	ldr	x3, [x21, x19, lsl #3]
  41112c:	mov	x2, x24
  411130:	add	x19, x19, #0x1
  411134:	mov	x1, x23
  411138:	mov	w0, w22
  41113c:	blr	x3
  411140:	cmp	x20, x19
  411144:	b.ne	411128 <ferror@plt+0xe858>  // b.any
  411148:	ldp	x19, x20, [sp, #16]
  41114c:	ldp	x21, x22, [sp, #32]
  411150:	ldp	x23, x24, [sp, #48]
  411154:	ldp	x29, x30, [sp], #64
  411158:	ret
  41115c:	nop
  411160:	ret
  411164:	nop
  411168:	mov	x2, x1
  41116c:	mov	w1, w0
  411170:	mov	w0, #0x0                   	// #0
  411174:	b	402680 <__fxstat64@plt>

Disassembly of section .fini:

0000000000411178 <.fini>:
  411178:	stp	x29, x30, [sp, #-16]!
  41117c:	mov	x29, sp
  411180:	ldp	x29, x30, [sp], #16
  411184:	ret
