<profile>

<ReportVersion>
<Version>2024.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynq</ProductFamily>
<Part>xc7z020-clg400-2</Part>
<TopModelName>bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<FlowTarget>vivado</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>loop auto-rewind stp (delay=0 cycles)</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>7.627</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>5130</Best-caseLatency>
<Average-caseLatency>5130</Average-caseLatency>
<Worst-caseLatency>5130</Worst-caseLatency>
<Best-caseRealTimeLatency>51.300 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>51.300 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>51.300 us</Worst-caseRealTimeLatency>
<Interval-min>5124</Interval-min>
<Interval-max>5124</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<LAYER2_VITIS_LOOP_64_2>
<Slack>7.30</Slack>
<TripCount>1280</TripCount>
<Latency>5128</Latency>
<AbsoluteTimeLatency>51280</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>13</PipelineDepth>
<InstanceList>
</InstanceList>
</LAYER2_VITIS_LOOP_64_2>
</SummaryOfLoopLatency>
<SummaryOfViolations>
<IssueType>Timing Violation</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>top.cpp:64</SourceLocation>
<SummaryOfLoopViolations>
<LAYER2_VITIS_LOOP_64_2>
<Name>LAYER2_VITIS_LOOP_64_2</Name>
<IssueType>II Violation</IssueType>
<ViolationType>Memory Dependency</ViolationType>
<IterationDistance>1</IterationDistance>
<SourceLocation>top.cpp:61</SourceLocation>
</LAYER2_VITIS_LOOP_64_2>
</SummaryOfLoopViolations>
</SummaryOfViolations>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>32</BRAM_18K>
<DSP>3</DSP>
<FF>674</FF>
<LUT>823</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>280</BRAM_18K>
<DSP>220</DSP>
<FF>106400</FF>
<LUT>53200</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_113_p_din0</name>
<Object>bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_113_p_din1</name>
<Object>bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_113_p_opcode</name>
<Object>bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_113_p_dout0</name>
<Object>bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_113_p_ce</name>
<Object>bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_117_p_din0</name>
<Object>bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_117_p_din1</name>
<Object>bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_117_p_opcode</name>
<Object>bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>5</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_117_p_dout0</name>
<Object>bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>grp_fu_117_p_ce</name>
<Object>bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>hidden_out_address0</name>
<Object>hidden_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>7</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>hidden_out_ce0</name>
<Object>hidden_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>hidden_out_q0</name>
<Object>hidden_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>class_idx_23_out</name>
<Object>class_idx_23_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>class_idx_23_out_ap_vld</name>
<Object>class_idx_23_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
