#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-538-g8c56b2d11)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x56316e07c4e0 .scope module, "tb" "tb" 2 1;
 .timescale 0 0;
P_0x56316e07baa0 .param/l "K_SIZE" 0 2 14, +C4<00000000000000000000000000000100>;
P_0x56316e07bae0 .param/l "M_SIZE" 0 2 13, +C4<00000000000000000000000000000100>;
P_0x56316e07bb20 .param/l "N_SIZE" 0 2 15, +C4<00000000000000000000000000000100>;
v0x56316e1a0f40_0 .net *"_ivl_0", 31 0, L_0x56316e1a6ae0;  1 drivers
v0x56316e1a1000_0 .net *"_ivl_10", 31 0, L_0x56316e1b6fd0;  1 drivers
L_0x7ffb7670a9a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56316e1a10e0_0 .net *"_ivl_13", 26 0, L_0x7ffb7670a9a8;  1 drivers
L_0x7ffb7670a9f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56316e1a11a0_0 .net/2u *"_ivl_14", 31 0, L_0x7ffb7670a9f0;  1 drivers
v0x56316e1a1280_0 .net *"_ivl_16", 31 0, L_0x56316e1b70c0;  1 drivers
L_0x7ffb7670aa38 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56316e1a1360_0 .net/2u *"_ivl_18", 7 0, L_0x7ffb7670aa38;  1 drivers
v0x56316e1a1440_0 .net *"_ivl_22", 31 0, L_0x56316e1b7420;  1 drivers
L_0x7ffb7670aa80 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56316e1a1520_0 .net *"_ivl_25", 30 0, L_0x7ffb7670aa80;  1 drivers
L_0x7ffb7670aac8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56316e1a1600_0 .net/2u *"_ivl_26", 31 0, L_0x7ffb7670aac8;  1 drivers
v0x56316e1a1770_0 .net *"_ivl_28", 0 0, L_0x56316e1b7560;  1 drivers
L_0x7ffb7670a918 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56316e1a1830_0 .net *"_ivl_3", 30 0, L_0x7ffb7670a918;  1 drivers
v0x56316e1a1910_0 .net *"_ivl_30", 7 0, L_0x56316e1b76f0;  1 drivers
v0x56316e1a19f0_0 .net *"_ivl_32", 31 0, L_0x56316e1b7790;  1 drivers
L_0x7ffb7670ab10 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56316e1a1ad0_0 .net *"_ivl_35", 26 0, L_0x7ffb7670ab10;  1 drivers
L_0x7ffb7670ab58 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56316e1a1bb0_0 .net/2u *"_ivl_36", 31 0, L_0x7ffb7670ab58;  1 drivers
v0x56316e1a1c90_0 .net *"_ivl_38", 31 0, L_0x56316e1b78e0;  1 drivers
L_0x7ffb7670a960 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56316e1a1d70_0 .net/2u *"_ivl_4", 31 0, L_0x7ffb7670a960;  1 drivers
L_0x7ffb7670aba0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56316e1a1e50_0 .net/2u *"_ivl_40", 7 0, L_0x7ffb7670aba0;  1 drivers
v0x56316e1a1f30_0 .net *"_ivl_6", 0 0, L_0x56316e1b6df0;  1 drivers
v0x56316e1a1ff0_0 .net *"_ivl_8", 7 0, L_0x56316e1b6f30;  1 drivers
v0x56316e1a20d0_0 .var "add_A_cnt", 4 0;
v0x56316e1a21b0_0 .var "clk", 0 0;
v0x56316e1a2250_0 .net "data_in_A", 7 0, L_0x56316e1b7250;  1 drivers
v0x56316e1a2310_0 .net "data_in_B", 7 0, L_0x56316e1b7a70;  1 drivers
v0x56316e1a23d0_0 .var "data_valid", 0 0;
v0x56316e1a2470_0 .net "done", 0 0, v0x56316e18cb00_0;  1 drivers
v0x56316e1a2510_0 .var/i "file", 31 0;
v0x56316e1a25f0 .array "golden_matrix", 0 15, 7 0;
v0x56316e1a26b0_0 .var/i "i", 31 0;
v0x56316e1a2790_0 .var/i "j", 31 0;
v0x56316e1a2870 .array "matrix_A", 0 15, 7 0;
v0x56316e1a2930 .array "matrix_B", 0 15, 7 0;
v0x56316e1a29f0 .array "matrix_C", 0 15, 7 0;
v0x56316e1a2cc0_0 .net "read_data", 0 0, v0x56316e18cf40_0;  1 drivers
v0x56316e1a2db0_0 .var "read_reg", 0 0;
v0x56316e1a2e70_0 .var "rst_n", 0 0;
v0x56316e1a2f10_0 .var "start_compute", 0 0;
E_0x56316e0d9470 .event anyedge, v0x56316e18cb00_0;
E_0x56316e0d9e00 .event posedge, v0x56316e18cb00_0;
L_0x56316e1a6ae0 .concat [ 1 31 0 0], v0x56316e1a2db0_0, L_0x7ffb7670a918;
L_0x56316e1b6df0 .cmp/eq 32, L_0x56316e1a6ae0, L_0x7ffb7670a960;
L_0x56316e1b6f30 .array/port v0x56316e1a2870, L_0x56316e1b70c0;
L_0x56316e1b6fd0 .concat [ 5 27 0 0], v0x56316e1a20d0_0, L_0x7ffb7670a9a8;
L_0x56316e1b70c0 .arith/sub 32, L_0x56316e1b6fd0, L_0x7ffb7670a9f0;
L_0x56316e1b7250 .functor MUXZ 8, L_0x7ffb7670aa38, L_0x56316e1b6f30, L_0x56316e1b6df0, C4<>;
L_0x56316e1b7420 .concat [ 1 31 0 0], v0x56316e1a2db0_0, L_0x7ffb7670aa80;
L_0x56316e1b7560 .cmp/eq 32, L_0x56316e1b7420, L_0x7ffb7670aac8;
L_0x56316e1b76f0 .array/port v0x56316e1a2930, L_0x56316e1b78e0;
L_0x56316e1b7790 .concat [ 5 27 0 0], v0x56316e1a20d0_0, L_0x7ffb7670ab10;
L_0x56316e1b78e0 .arith/sub 32, L_0x56316e1b7790, L_0x7ffb7670ab58;
L_0x56316e1b7a70 .functor MUXZ 8, L_0x7ffb7670aba0, L_0x56316e1b76f0, L_0x56316e1b7560, C4<>;
S_0x56316e107580 .scope task, "compare" "compare" 2 45, 2 45 0, S_0x56316e07c4e0;
 .timescale 0 0;
v0x56316e134e60_0 .var/i "i", 31 0;
TD_tb.compare ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56316e134e60_0, 0, 32;
T_0.0 ; Top of for-loop
    %load/vec4 v0x56316e134e60_0;
    %cmpi/s 16, 0, 32;
	  %jmp/0xz T_0.1, 5;
    %vpi_call 2 49 "$display", " matrix C : %d", &A<v0x56316e1a29f0, v0x56316e134e60_0 > {0 0 0};
    %vpi_call 2 50 "$display", " matrix golden : %d", &A<v0x56316e1a25f0, v0x56316e134e60_0 > {0 0 0};
    %ix/getv/s 4, v0x56316e134e60_0;
    %load/vec4a v0x56316e1a29f0, 4;
    %ix/getv/s 4, v0x56316e134e60_0;
    %load/vec4a v0x56316e1a25f0, 4;
    %cmp/ne;
    %jmp/0xz  T_0.3, 4;
    %vpi_call 2 52 "$display", "NO PASS in %d", v0x56316e134e60_0 {0 0 0};
    %disable S_0x56316e107580;
T_0.3 ;
T_0.2 ; for-loop step statement
    %load/vec4 v0x56316e134e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56316e134e60_0, 0, 32;
    %jmp T_0.0;
T_0.1 ; for-loop exit label
    %vpi_call 2 56 "$display", "PASS TEST" {0 0 0};
    %end;
S_0x56316e1865b0 .scope module, "top" "TOP" 2 17, 3 1 0, S_0x56316e07c4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "data_valid";
    .port_info 3 /INPUT 1 "start_compute";
    .port_info 4 /INPUT 8 "data_in_A";
    .port_info 5 /INPUT 8 "data_in_B";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 1 "read_data";
P_0x56316e16ddb0 .param/l "BUFFER_SIZE" 0 3 1, +C4<00000000000000000000000000000100>;
P_0x56316e16ddf0 .param/l "DATA_WIDTH" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x56316e16de30 .param/l "HEIGHT" 0 3 1, +C4<00000000000000000000000000000100>;
P_0x56316e16de70 .param/l "WIDTH" 0 3 1, +C4<00000000000000000000000000000100>;
v0x56316e19d960_0 .net "B_pe00", 7 0, v0x56316e18e170_0;  1 drivers
v0x56316e19da40_0 .net "B_pe01", 7 0, v0x56316e18f080_0;  1 drivers
v0x56316e19db50_0 .net "B_pe02", 7 0, v0x56316e18ffd0_0;  1 drivers
v0x56316e19dc40_0 .net "B_pe03", 7 0, v0x56316e190fb0_0;  1 drivers
v0x56316e19dd50_0 .net "B_pe10", 7 0, v0x56316e191f90_0;  1 drivers
v0x56316e19deb0_0 .net "B_pe11", 7 0, v0x56316e192f80_0;  1 drivers
v0x56316e19dfc0_0 .net "B_pe12", 7 0, v0x56316e193f70_0;  1 drivers
v0x56316e19e0d0_0 .net "B_pe13", 7 0, v0x56316e194fe0_0;  1 drivers
v0x56316e19e1e0_0 .net "B_pe20", 7 0, v0x56316e1961d0_0;  1 drivers
v0x56316e19e330_0 .net "B_pe21", 7 0, v0x56316e1971a0_0;  1 drivers
v0x56316e19e440_0 .net "B_pe22", 7 0, v0x56316e198170_0;  1 drivers
v0x56316e19e550_0 .net "B_pe23", 7 0, v0x56316e199160_0;  1 drivers
v0x56316e19e660_0 .net "R_pe00", 7 0, v0x56316e18e4c0_0;  1 drivers
v0x56316e19e770_0 .net "R_pe01", 7 0, v0x56316e18f3d0_0;  1 drivers
v0x56316e19e880_0 .net "R_pe02", 7 0, v0x56316e190320_0;  1 drivers
v0x56316e19e990_0 .net "R_pe10", 7 0, v0x56316e1922e0_0;  1 drivers
v0x56316e19eaa0_0 .net "R_pe11", 7 0, v0x56316e1932d0_0;  1 drivers
v0x56316e19ebb0_0 .net "R_pe12", 7 0, v0x56316e1942c0_0;  1 drivers
v0x56316e19ecc0_0 .net "R_pe20", 7 0, v0x56316e196520_0;  1 drivers
v0x56316e19edd0_0 .net "R_pe21", 7 0, v0x56316e1974f0_0;  1 drivers
v0x56316e19eee0_0 .net "R_pe22", 7 0, v0x56316e1984c0_0;  1 drivers
v0x56316e19eff0_0 .net "R_pe30", 7 0, v0x56316e19a490_0;  1 drivers
v0x56316e19f100_0 .net "R_pe31", 7 0, v0x56316e19b4a0_0;  1 drivers
v0x56316e19f210_0 .net "R_pe32", 7 0, v0x56316e19c470_0;  1 drivers
v0x56316e19f320_0 .net "bf_to_pe_1", 7 0, v0x56316e130180_0;  1 drivers
v0x56316e19f430_0 .net "bf_to_pe_2", 7 0, v0x56316e187820_0;  1 drivers
v0x56316e19f540_0 .net "bf_to_pe_3", 7 0, v0x56316e1882f0_0;  1 drivers
v0x56316e19f650_0 .net "bf_to_pe_4", 7 0, v0x56316e188d60_0;  1 drivers
v0x56316e19f760_0 .net "bf_to_pe_5", 7 0, v0x56316e189800_0;  1 drivers
v0x56316e19f870_0 .net "bf_to_pe_6", 7 0, v0x56316e18a350_0;  1 drivers
v0x56316e19f980_0 .net "bf_to_pe_7", 7 0, v0x56316e18ae00_0;  1 drivers
v0x56316e19fa90_0 .net "bf_to_pe_8", 7 0, v0x56316e18b850_0;  1 drivers
v0x56316e19fba0_0 .net "clk", 0 0, v0x56316e1a21b0_0;  1 drivers
v0x56316e19fe50_0 .net "data_in_A", 7 0, L_0x56316e1b7250;  alias, 1 drivers
v0x56316e19ff10_0 .net "data_in_B", 7 0, L_0x56316e1b7a70;  alias, 1 drivers
v0x56316e1a0060_0 .net "data_valid", 0 0, v0x56316e1a23d0_0;  1 drivers
v0x56316e1a0100_0 .net "done", 0 0, v0x56316e18cb00_0;  alias, 1 drivers
v0x56316e1a01a0_0 .net "in_valid_1", 0 0, L_0x56316e1a2fb0;  1 drivers
v0x56316e1a0240_0 .net "in_valid_2", 0 0, L_0x56316e1a30f0;  1 drivers
v0x56316e1a02e0_0 .net "in_valid_3", 0 0, L_0x56316e1a31e0;  1 drivers
v0x56316e1a0380_0 .net "in_valid_4", 0 0, L_0x56316e1a32d0;  1 drivers
v0x56316e1a0420_0 .net "in_valid_5", 0 0, L_0x56316e1a3370;  1 drivers
v0x56316e1a04c0_0 .net "in_valid_6", 0 0, L_0x56316e1a34b0;  1 drivers
v0x56316e1a0560_0 .net "in_valid_7", 0 0, L_0x56316e1a35e0;  1 drivers
v0x56316e1a0600_0 .net "in_valid_8", 0 0, L_0x56316e1a3760;  1 drivers
v0x56316e1a06a0_0 .net "in_valid_A", 3 0, v0x56316e18cbc0_0;  1 drivers
v0x56316e1a0740_0 .net "in_valid_B", 3 0, v0x56316e18cca0_0;  1 drivers
v0x56316e1a07e0_0 .net "read_data", 0 0, v0x56316e18cf40_0;  alias, 1 drivers
v0x56316e1a0880_0 .net "rst_n", 0 0, v0x56316e1a2e70_0;  1 drivers
v0x56316e1a0920_0 .net "set_reg_path_1", 0 0, v0x56316e18d1b0_0;  1 drivers
v0x56316e1a09c0_0 .net "set_reg_path_2", 0 0, v0x56316e18d270_0;  1 drivers
v0x56316e1a0a60_0 .net "set_reg_path_3", 0 0, v0x56316e18d330_0;  1 drivers
v0x56316e1a0b90_0 .net "set_reg_path_4", 0 0, v0x56316e18d500_0;  1 drivers
v0x56316e1a0c30_0 .net "set_reg_path_5", 0 0, v0x56316e18d5c0_0;  1 drivers
v0x56316e1a0d60_0 .net "set_reg_path_6", 0 0, v0x56316e18d680_0;  1 drivers
v0x56316e1a0e00_0 .net "set_reg_path_7", 0 0, v0x56316e18d740_0;  1 drivers
v0x56316e1a0ea0_0 .net "start_compute", 0 0, v0x56316e1a2f10_0;  1 drivers
L_0x56316e1a2fb0 .part v0x56316e18cbc0_0, 3, 1;
L_0x56316e1a30f0 .part v0x56316e18cbc0_0, 2, 1;
L_0x56316e1a31e0 .part v0x56316e18cbc0_0, 1, 1;
L_0x56316e1a32d0 .part v0x56316e18cbc0_0, 0, 1;
L_0x56316e1a3370 .part v0x56316e18cca0_0, 3, 1;
L_0x56316e1a34b0 .part v0x56316e18cca0_0, 2, 1;
L_0x56316e1a35e0 .part v0x56316e18cca0_0, 1, 1;
L_0x56316e1a3760 .part v0x56316e18cca0_0, 0, 1;
S_0x56316e1869a0 .scope module, "buffer_row_A1" "BUFFER" 3 97, 4 1 0, S_0x56316e1865b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x56316e16d930 .param/l "BUFFER_SIZE" 0 4 1, +C4<00000000000000000000000000000100>;
P_0x56316e16d970 .param/l "DATA_WIDTH" 0 4 1, +C4<00000000000000000000000000001000>;
v0x56316e132750 .array "buffer", 0 3, 7 0;
v0x56316e1327f0_0 .net "clk", 0 0, v0x56316e1a21b0_0;  alias, 1 drivers
v0x56316e1300e0_0 .net "data_in", 7 0, L_0x56316e1b7250;  alias, 1 drivers
v0x56316e130180_0 .var "data_out", 7 0;
v0x56316e12da70_0 .var/i "i", 31 0;
v0x56316e12db10_0 .net "in_valid", 0 0, L_0x56316e1a2fb0;  alias, 1 drivers
v0x56316e186fd0_0 .net "rst_n", 0 0, v0x56316e1a2e70_0;  alias, 1 drivers
E_0x56316e0d8a20/0 .event negedge, v0x56316e186fd0_0;
E_0x56316e0d8a20/1 .event posedge, v0x56316e1327f0_0;
E_0x56316e0d8a20 .event/or E_0x56316e0d8a20/0, E_0x56316e0d8a20/1;
S_0x56316e187130 .scope module, "buffer_row_A2" "BUFFER" 3 104, 4 1 0, S_0x56316e1865b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x56316e186bd0 .param/l "BUFFER_SIZE" 0 4 1, +C4<00000000000000000000000000000100>;
P_0x56316e186c10 .param/l "DATA_WIDTH" 0 4 1, +C4<00000000000000000000000000001000>;
v0x56316e187570 .array "buffer", 0 3, 7 0;
v0x56316e187630_0 .net "clk", 0 0, v0x56316e1a21b0_0;  alias, 1 drivers
v0x56316e187720_0 .net "data_in", 7 0, L_0x56316e1b7250;  alias, 1 drivers
v0x56316e187820_0 .var "data_out", 7 0;
v0x56316e1878c0_0 .var/i "i", 31 0;
v0x56316e1879d0_0 .net "in_valid", 0 0, L_0x56316e1a30f0;  alias, 1 drivers
v0x56316e187a90_0 .net "rst_n", 0 0, v0x56316e1a2e70_0;  alias, 1 drivers
S_0x56316e187be0 .scope module, "buffer_row_A3" "BUFFER" 3 111, 4 1 0, S_0x56316e1865b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x56316e187380 .param/l "BUFFER_SIZE" 0 4 1, +C4<00000000000000000000000000000100>;
P_0x56316e1873c0 .param/l "DATA_WIDTH" 0 4 1, +C4<00000000000000000000000000001000>;
v0x56316e188030 .array "buffer", 0 3, 7 0;
v0x56316e1880f0_0 .net "clk", 0 0, v0x56316e1a21b0_0;  alias, 1 drivers
v0x56316e188200_0 .net "data_in", 7 0, L_0x56316e1b7250;  alias, 1 drivers
v0x56316e1882f0_0 .var "data_out", 7 0;
v0x56316e1883b0_0 .var/i "i", 31 0;
v0x56316e1884e0_0 .net "in_valid", 0 0, L_0x56316e1a31e0;  alias, 1 drivers
v0x56316e1885a0_0 .net "rst_n", 0 0, v0x56316e1a2e70_0;  alias, 1 drivers
S_0x56316e188730 .scope module, "buffer_row_A4" "BUFFER" 3 118, 4 1 0, S_0x56316e1865b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x56316e187e10 .param/l "BUFFER_SIZE" 0 4 1, +C4<00000000000000000000000000000100>;
P_0x56316e187e50 .param/l "DATA_WIDTH" 0 4 1, +C4<00000000000000000000000000001000>;
v0x56316e188af0 .array "buffer", 0 3, 7 0;
v0x56316e188bd0_0 .net "clk", 0 0, v0x56316e1a21b0_0;  alias, 1 drivers
v0x56316e188c90_0 .net "data_in", 7 0, L_0x56316e1b7250;  alias, 1 drivers
v0x56316e188d60_0 .var "data_out", 7 0;
v0x56316e188e20_0 .var/i "i", 31 0;
v0x56316e188f50_0 .net "in_valid", 0 0, L_0x56316e1a32d0;  alias, 1 drivers
v0x56316e189010_0 .net "rst_n", 0 0, v0x56316e1a2e70_0;  alias, 1 drivers
S_0x56316e189150 .scope module, "buffer_row_B1" "BUFFER" 3 126, 4 1 0, S_0x56316e1865b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x56316e188960 .param/l "BUFFER_SIZE" 0 4 1, +C4<00000000000000000000000000000100>;
P_0x56316e1889a0 .param/l "DATA_WIDTH" 0 4 1, +C4<00000000000000000000000000001000>;
v0x56316e189590 .array "buffer", 0 3, 7 0;
v0x56316e189670_0 .net "clk", 0 0, v0x56316e1a21b0_0;  alias, 1 drivers
v0x56316e189730_0 .net "data_in", 7 0, L_0x56316e1b7a70;  alias, 1 drivers
v0x56316e189800_0 .var "data_out", 7 0;
v0x56316e1898e0_0 .var/i "i", 31 0;
v0x56316e1899c0_0 .net "in_valid", 0 0, L_0x56316e1a3370;  alias, 1 drivers
v0x56316e189a80_0 .net "rst_n", 0 0, v0x56316e1a2e70_0;  alias, 1 drivers
S_0x56316e189c50 .scope module, "buffer_row_B2" "BUFFER" 3 133, 4 1 0, S_0x56316e1865b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x56316e189de0 .param/l "BUFFER_SIZE" 0 4 1, +C4<00000000000000000000000000000100>;
P_0x56316e189e20 .param/l "DATA_WIDTH" 0 4 1, +C4<00000000000000000000000000001000>;
v0x56316e18a0b0 .array "buffer", 0 3, 7 0;
v0x56316e18a190_0 .net "clk", 0 0, v0x56316e1a21b0_0;  alias, 1 drivers
v0x56316e18a250_0 .net "data_in", 7 0, L_0x56316e1b7a70;  alias, 1 drivers
v0x56316e18a350_0 .var "data_out", 7 0;
v0x56316e18a3f0_0 .var/i "i", 31 0;
v0x56316e18a520_0 .net "in_valid", 0 0, L_0x56316e1a34b0;  alias, 1 drivers
v0x56316e18a5e0_0 .net "rst_n", 0 0, v0x56316e1a2e70_0;  alias, 1 drivers
S_0x56316e18a720 .scope module, "buffer_row_B3" "BUFFER" 3 140, 4 1 0, S_0x56316e1865b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x56316e189ec0 .param/l "BUFFER_SIZE" 0 4 1, +C4<00000000000000000000000000000100>;
P_0x56316e189f00 .param/l "DATA_WIDTH" 0 4 1, +C4<00000000000000000000000000001000>;
v0x56316e18ab40 .array "buffer", 0 3, 7 0;
v0x56316e18ac20_0 .net "clk", 0 0, v0x56316e1a21b0_0;  alias, 1 drivers
v0x56316e18ace0_0 .net "data_in", 7 0, L_0x56316e1b7a70;  alias, 1 drivers
v0x56316e18ae00_0 .var "data_out", 7 0;
v0x56316e18aec0_0 .var/i "i", 31 0;
v0x56316e18aff0_0 .net "in_valid", 0 0, L_0x56316e1a35e0;  alias, 1 drivers
v0x56316e18b0b0_0 .net "rst_n", 0 0, v0x56316e1a2e70_0;  alias, 1 drivers
S_0x56316e18b1f0 .scope module, "buffer_row_B4" "BUFFER" 3 147, 4 1 0, S_0x56316e1865b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x56316e18a950 .param/l "BUFFER_SIZE" 0 4 1, +C4<00000000000000000000000000000100>;
P_0x56316e18a990 .param/l "DATA_WIDTH" 0 4 1, +C4<00000000000000000000000000001000>;
v0x56316e18b5e0 .array "buffer", 0 3, 7 0;
v0x56316e18b6c0_0 .net "clk", 0 0, v0x56316e1a21b0_0;  alias, 1 drivers
v0x56316e18b780_0 .net "data_in", 7 0, L_0x56316e1b7a70;  alias, 1 drivers
v0x56316e18b850_0 .var "data_out", 7 0;
v0x56316e18b910_0 .var/i "i", 31 0;
v0x56316e18ba40_0 .net "in_valid", 0 0, L_0x56316e1a3760;  alias, 1 drivers
v0x56316e18bb00_0 .net "rst_n", 0 0, v0x56316e1a2e70_0;  alias, 1 drivers
S_0x56316e18bc40 .scope module, "control" "controller" 3 305, 5 1 0, S_0x56316e1865b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "data_valid";
    .port_info 3 /OUTPUT 4 "mux_select";
    .port_info 4 /OUTPUT 4 "in_valid_A";
    .port_info 5 /OUTPUT 4 "in_valid_B";
    .port_info 6 /OUTPUT 1 "set_reg_path_1";
    .port_info 7 /OUTPUT 1 "set_reg_path_2";
    .port_info 8 /OUTPUT 1 "set_reg_path_3";
    .port_info 9 /OUTPUT 1 "set_reg_path_4";
    .port_info 10 /OUTPUT 1 "set_reg_path_5";
    .port_info 11 /OUTPUT 1 "set_reg_path_6";
    .port_info 12 /OUTPUT 1 "set_reg_path_7";
    .port_info 13 /OUTPUT 1 "read_data";
    .port_info 14 /OUTPUT 1 "done";
P_0x56316e125130 .param/l "COMPUTE" 1 5 21, C4<010>;
P_0x56316e125170 .param/l "DONE" 1 5 22, C4<011>;
P_0x56316e1251b0 .param/l "HEIGHT" 0 5 1, +C4<00000000000000000000000000000100>;
P_0x56316e1251f0 .param/l "IDLE" 1 5 19, C4<000>;
P_0x56316e125230 .param/l "LOAD_DATA" 1 5 20, C4<001>;
P_0x56316e125270 .param/l "ROW_NUM" 0 5 1, +C4<00000000000000000000000000000100>;
P_0x56316e1252b0 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000000100>;
v0x56316e18c400_0 .net "clk", 0 0, v0x56316e1a21b0_0;  alias, 1 drivers
v0x56316e18c5d0_0 .var "counter", 4 0;
v0x56316e18c6b0_0 .var "counter_buffer", 4 0;
v0x56316e18c7a0_0 .var "counter_input", 4 0;
v0x56316e18c880_0 .var "counter_pixel", 4 0;
v0x56316e18c960_0 .var "current_state", 1 0;
v0x56316e18ca40_0 .net "data_valid", 0 0, v0x56316e1a23d0_0;  alias, 1 drivers
v0x56316e18cb00_0 .var "done", 0 0;
v0x56316e18cbc0_0 .var "in_valid_A", 3 0;
v0x56316e18cca0_0 .var "in_valid_B", 3 0;
v0x56316e18cd80_0 .var "mux_select", 3 0;
v0x56316e18ce60_0 .var "next_state", 1 0;
v0x56316e18cf40_0 .var "read_data", 0 0;
v0x56316e18d000_0 .net "rst_n", 0 0, v0x56316e1a2e70_0;  alias, 1 drivers
v0x56316e18d1b0_0 .var "set_reg_path_1", 0 0;
v0x56316e18d270_0 .var "set_reg_path_2", 0 0;
v0x56316e18d330_0 .var "set_reg_path_3", 0 0;
v0x56316e18d500_0 .var "set_reg_path_4", 0 0;
v0x56316e18d5c0_0 .var "set_reg_path_5", 0 0;
v0x56316e18d680_0 .var "set_reg_path_6", 0 0;
v0x56316e18d740_0 .var "set_reg_path_7", 0 0;
v0x56316e18d800_0 .var "start_compute", 0 0;
E_0x56316e0d87d0 .event anyedge, v0x56316e18c960_0, v0x56316e18ca40_0, v0x56316e18d800_0, v0x56316e18c880_0;
S_0x56316e18daa0 .scope module, "pe00" "PE" 3 157, 6 1 0, S_0x56316e1865b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 8 "top_in";
    .port_info 4 /INPUT 8 "left_in";
    .port_info 5 /OUTPUT 8 "right_out";
    .port_info 6 /OUTPUT 8 "bottom_out";
P_0x56316e18dc30 .param/l "DATA_WIDTH" 0 6 1, +C4<00000000000000000000000000001000>;
v0x56316e18ddc0_0 .net *"_ivl_0", 15 0, L_0x56316e1a3850;  1 drivers
L_0x7ffb7670a018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56316e18dec0_0 .net *"_ivl_3", 7 0, L_0x7ffb7670a018;  1 drivers
v0x56316e18dfa0_0 .net *"_ivl_4", 15 0, L_0x56316e1a3940;  1 drivers
L_0x7ffb7670a060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56316e18e090_0 .net *"_ivl_7", 7 0, L_0x7ffb7670a060;  1 drivers
v0x56316e18e170_0 .var "bottom_out", 7 0;
v0x56316e18e2a0_0 .net "clk", 0 0, v0x56316e1a21b0_0;  alias, 1 drivers
v0x56316e18e340_0 .net "left_in", 7 0, v0x56316e130180_0;  alias, 1 drivers
v0x56316e18e400_0 .var "result", 15 0;
v0x56316e18e4c0_0 .var "right_out", 7 0;
v0x56316e18e5a0_0 .net "rst_n", 0 0, v0x56316e1a2e70_0;  alias, 1 drivers
v0x56316e18e640_0 .net "set_reg", 0 0, v0x56316e18d1b0_0;  alias, 1 drivers
v0x56316e18e710_0 .net "sum", 15 0, L_0x56316e1a3a30;  1 drivers
v0x56316e18e7d0_0 .net "top_in", 7 0, v0x56316e189800_0;  alias, 1 drivers
L_0x56316e1a3850 .concat [ 8 8 0 0], v0x56316e189800_0, L_0x7ffb7670a018;
L_0x56316e1a3940 .concat [ 8 8 0 0], v0x56316e130180_0, L_0x7ffb7670a060;
L_0x56316e1a3a30 .arith/mult 16, L_0x56316e1a3850, L_0x56316e1a3940;
S_0x56316e18e980 .scope module, "pe01" "PE" 3 166, 6 1 0, S_0x56316e1865b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 8 "top_in";
    .port_info 4 /INPUT 8 "left_in";
    .port_info 5 /OUTPUT 8 "right_out";
    .port_info 6 /OUTPUT 8 "bottom_out";
P_0x56316e18eb10 .param/l "DATA_WIDTH" 0 6 1, +C4<00000000000000000000000000001000>;
v0x56316e18ecd0_0 .net *"_ivl_0", 15 0, L_0x56316e1a3b70;  1 drivers
L_0x7ffb7670a0a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56316e18edd0_0 .net *"_ivl_3", 7 0, L_0x7ffb7670a0a8;  1 drivers
v0x56316e18eeb0_0 .net *"_ivl_4", 15 0, L_0x56316e1a3c60;  1 drivers
L_0x7ffb7670a0f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56316e18efa0_0 .net *"_ivl_7", 7 0, L_0x7ffb7670a0f0;  1 drivers
v0x56316e18f080_0 .var "bottom_out", 7 0;
v0x56316e18f1b0_0 .net "clk", 0 0, v0x56316e1a21b0_0;  alias, 1 drivers
v0x56316e18f250_0 .net "left_in", 7 0, v0x56316e18e4c0_0;  alias, 1 drivers
v0x56316e18f310_0 .var "result", 15 0;
v0x56316e18f3d0_0 .var "right_out", 7 0;
v0x56316e18f4b0_0 .net "rst_n", 0 0, v0x56316e1a2e70_0;  alias, 1 drivers
v0x56316e18f550_0 .net "set_reg", 0 0, v0x56316e18d270_0;  alias, 1 drivers
v0x56316e18f620_0 .net "sum", 15 0, L_0x56316e1a3d50;  1 drivers
v0x56316e18f6e0_0 .net "top_in", 7 0, v0x56316e18a350_0;  alias, 1 drivers
L_0x56316e1a3b70 .concat [ 8 8 0 0], v0x56316e18a350_0, L_0x7ffb7670a0a8;
L_0x56316e1a3c60 .concat [ 8 8 0 0], v0x56316e18e4c0_0, L_0x7ffb7670a0f0;
L_0x56316e1a3d50 .arith/mult 16, L_0x56316e1a3b70, L_0x56316e1a3c60;
S_0x56316e18f8d0 .scope module, "pe02" "PE" 3 175, 6 1 0, S_0x56316e1865b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 8 "top_in";
    .port_info 4 /INPUT 8 "left_in";
    .port_info 5 /OUTPUT 8 "right_out";
    .port_info 6 /OUTPUT 8 "bottom_out";
P_0x56316e18fa60 .param/l "DATA_WIDTH" 0 6 1, +C4<00000000000000000000000000001000>;
v0x56316e18fc20_0 .net *"_ivl_0", 15 0, L_0x56316e1a3e90;  1 drivers
L_0x7ffb7670a138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56316e18fd20_0 .net *"_ivl_3", 7 0, L_0x7ffb7670a138;  1 drivers
v0x56316e18fe00_0 .net *"_ivl_4", 15 0, L_0x56316e1a3fd0;  1 drivers
L_0x7ffb7670a180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56316e18fef0_0 .net *"_ivl_7", 7 0, L_0x7ffb7670a180;  1 drivers
v0x56316e18ffd0_0 .var "bottom_out", 7 0;
v0x56316e190100_0 .net "clk", 0 0, v0x56316e1a21b0_0;  alias, 1 drivers
v0x56316e1901a0_0 .net "left_in", 7 0, v0x56316e18f3d0_0;  alias, 1 drivers
v0x56316e190260_0 .var "result", 15 0;
v0x56316e190320_0 .var "right_out", 7 0;
v0x56316e190400_0 .net "rst_n", 0 0, v0x56316e1a2e70_0;  alias, 1 drivers
v0x56316e1904a0_0 .net "set_reg", 0 0, v0x56316e18d330_0;  alias, 1 drivers
v0x56316e190570_0 .net "sum", 15 0, L_0x56316e1a40c0;  1 drivers
v0x56316e190630_0 .net "top_in", 7 0, v0x56316e18ae00_0;  alias, 1 drivers
L_0x56316e1a3e90 .concat [ 8 8 0 0], v0x56316e18ae00_0, L_0x7ffb7670a138;
L_0x56316e1a3fd0 .concat [ 8 8 0 0], v0x56316e18f3d0_0, L_0x7ffb7670a180;
L_0x56316e1a40c0 .arith/mult 16, L_0x56316e1a3e90, L_0x56316e1a3fd0;
S_0x56316e190820 .scope module, "pe03" "PE" 3 184, 6 1 0, S_0x56316e1865b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 8 "top_in";
    .port_info 4 /INPUT 8 "left_in";
    .port_info 5 /OUTPUT 8 "right_out";
    .port_info 6 /OUTPUT 8 "bottom_out";
P_0x56316e1909b0 .param/l "DATA_WIDTH" 0 6 1, +C4<00000000000000000000000000001000>;
v0x56316e190c00_0 .net *"_ivl_0", 15 0, L_0x56316e1a4200;  1 drivers
L_0x7ffb7670a1c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56316e190d00_0 .net *"_ivl_3", 7 0, L_0x7ffb7670a1c8;  1 drivers
v0x56316e190de0_0 .net *"_ivl_4", 15 0, L_0x56316e1a42f0;  1 drivers
L_0x7ffb7670a210 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56316e190ed0_0 .net *"_ivl_7", 7 0, L_0x7ffb7670a210;  1 drivers
v0x56316e190fb0_0 .var "bottom_out", 7 0;
v0x56316e1910e0_0 .net "clk", 0 0, v0x56316e1a21b0_0;  alias, 1 drivers
v0x56316e191180_0 .net "left_in", 7 0, v0x56316e190320_0;  alias, 1 drivers
v0x56316e191240_0 .var "result", 15 0;
v0x56316e191300_0 .var "right_out", 7 0;
v0x56316e1913e0_0 .net "rst_n", 0 0, v0x56316e1a2e70_0;  alias, 1 drivers
v0x56316e191480_0 .net "set_reg", 0 0, v0x56316e18d500_0;  alias, 1 drivers
v0x56316e191550_0 .net "sum", 15 0, L_0x56316e1a43e0;  1 drivers
v0x56316e191610_0 .net "top_in", 7 0, v0x56316e18b850_0;  alias, 1 drivers
L_0x56316e1a4200 .concat [ 8 8 0 0], v0x56316e18b850_0, L_0x7ffb7670a1c8;
L_0x56316e1a42f0 .concat [ 8 8 0 0], v0x56316e190320_0, L_0x7ffb7670a210;
L_0x56316e1a43e0 .arith/mult 16, L_0x56316e1a4200, L_0x56316e1a42f0;
S_0x56316e191800 .scope module, "pe10" "PE" 3 194, 6 1 0, S_0x56316e1865b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 8 "top_in";
    .port_info 4 /INPUT 8 "left_in";
    .port_info 5 /OUTPUT 8 "right_out";
    .port_info 6 /OUTPUT 8 "bottom_out";
P_0x56316e191990 .param/l "DATA_WIDTH" 0 6 1, +C4<00000000000000000000000000001000>;
v0x56316e191be0_0 .net *"_ivl_0", 15 0, L_0x56316e1a4520;  1 drivers
L_0x7ffb7670a258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56316e191ce0_0 .net *"_ivl_3", 7 0, L_0x7ffb7670a258;  1 drivers
v0x56316e191dc0_0 .net *"_ivl_4", 15 0, L_0x56316e1a46a0;  1 drivers
L_0x7ffb7670a2a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56316e191eb0_0 .net *"_ivl_7", 7 0, L_0x7ffb7670a2a0;  1 drivers
v0x56316e191f90_0 .var "bottom_out", 7 0;
v0x56316e1920c0_0 .net "clk", 0 0, v0x56316e1a21b0_0;  alias, 1 drivers
v0x56316e192160_0 .net "left_in", 7 0, v0x56316e187820_0;  alias, 1 drivers
v0x56316e192220_0 .var "result", 15 0;
v0x56316e1922e0_0 .var "right_out", 7 0;
v0x56316e1923c0_0 .net "rst_n", 0 0, v0x56316e1a2e70_0;  alias, 1 drivers
v0x56316e192460_0 .net "set_reg", 0 0, v0x56316e18d270_0;  alias, 1 drivers
v0x56316e192500_0 .net "sum", 15 0, L_0x56316e1a4740;  1 drivers
v0x56316e1925e0_0 .net "top_in", 7 0, v0x56316e18e170_0;  alias, 1 drivers
L_0x56316e1a4520 .concat [ 8 8 0 0], v0x56316e18e170_0, L_0x7ffb7670a258;
L_0x56316e1a46a0 .concat [ 8 8 0 0], v0x56316e187820_0, L_0x7ffb7670a2a0;
L_0x56316e1a4740 .arith/mult 16, L_0x56316e1a4520, L_0x56316e1a46a0;
S_0x56316e1927a0 .scope module, "pe11" "PE" 3 203, 6 1 0, S_0x56316e1865b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 8 "top_in";
    .port_info 4 /INPUT 8 "left_in";
    .port_info 5 /OUTPUT 8 "right_out";
    .port_info 6 /OUTPUT 8 "bottom_out";
P_0x56316e192980 .param/l "DATA_WIDTH" 0 6 1, +C4<00000000000000000000000000001000>;
v0x56316e192bd0_0 .net *"_ivl_0", 15 0, L_0x56316e1a4880;  1 drivers
L_0x7ffb7670a2e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56316e192cd0_0 .net *"_ivl_3", 7 0, L_0x7ffb7670a2e8;  1 drivers
v0x56316e192db0_0 .net *"_ivl_4", 15 0, L_0x56316e1a4970;  1 drivers
L_0x7ffb7670a330 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56316e192ea0_0 .net *"_ivl_7", 7 0, L_0x7ffb7670a330;  1 drivers
v0x56316e192f80_0 .var "bottom_out", 7 0;
v0x56316e1930b0_0 .net "clk", 0 0, v0x56316e1a21b0_0;  alias, 1 drivers
v0x56316e193150_0 .net "left_in", 7 0, v0x56316e1922e0_0;  alias, 1 drivers
v0x56316e193210_0 .var "result", 15 0;
v0x56316e1932d0_0 .var "right_out", 7 0;
v0x56316e1933b0_0 .net "rst_n", 0 0, v0x56316e1a2e70_0;  alias, 1 drivers
v0x56316e193450_0 .net "set_reg", 0 0, v0x56316e18d330_0;  alias, 1 drivers
v0x56316e1934f0_0 .net "sum", 15 0, L_0x56316e1a4a60;  1 drivers
v0x56316e1935d0_0 .net "top_in", 7 0, v0x56316e18f080_0;  alias, 1 drivers
L_0x56316e1a4880 .concat [ 8 8 0 0], v0x56316e18f080_0, L_0x7ffb7670a2e8;
L_0x56316e1a4970 .concat [ 8 8 0 0], v0x56316e1922e0_0, L_0x7ffb7670a330;
L_0x56316e1a4a60 .arith/mult 16, L_0x56316e1a4880, L_0x56316e1a4970;
S_0x56316e193790 .scope module, "pe12" "PE" 3 212, 6 1 0, S_0x56316e1865b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 8 "top_in";
    .port_info 4 /INPUT 8 "left_in";
    .port_info 5 /OUTPUT 8 "right_out";
    .port_info 6 /OUTPUT 8 "bottom_out";
P_0x56316e193970 .param/l "DATA_WIDTH" 0 6 1, +C4<00000000000000000000000000001000>;
v0x56316e193bc0_0 .net *"_ivl_0", 15 0, L_0x56316e1a4ba0;  1 drivers
L_0x7ffb7670a378 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56316e193cc0_0 .net *"_ivl_3", 7 0, L_0x7ffb7670a378;  1 drivers
v0x56316e193da0_0 .net *"_ivl_4", 15 0, L_0x56316e1a4c90;  1 drivers
L_0x7ffb7670a3c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56316e193e90_0 .net *"_ivl_7", 7 0, L_0x7ffb7670a3c0;  1 drivers
v0x56316e193f70_0 .var "bottom_out", 7 0;
v0x56316e1940a0_0 .net "clk", 0 0, v0x56316e1a21b0_0;  alias, 1 drivers
v0x56316e194140_0 .net "left_in", 7 0, v0x56316e1932d0_0;  alias, 1 drivers
v0x56316e194200_0 .var "result", 15 0;
v0x56316e1942c0_0 .var "right_out", 7 0;
v0x56316e1943a0_0 .net "rst_n", 0 0, v0x56316e1a2e70_0;  alias, 1 drivers
v0x56316e194440_0 .net "set_reg", 0 0, v0x56316e18d500_0;  alias, 1 drivers
v0x56316e1944e0_0 .net "sum", 15 0, L_0x56316e1a4d80;  1 drivers
v0x56316e1945c0_0 .net "top_in", 7 0, v0x56316e18ffd0_0;  alias, 1 drivers
L_0x56316e1a4ba0 .concat [ 8 8 0 0], v0x56316e18ffd0_0, L_0x7ffb7670a378;
L_0x56316e1a4c90 .concat [ 8 8 0 0], v0x56316e1932d0_0, L_0x7ffb7670a3c0;
L_0x56316e1a4d80 .arith/mult 16, L_0x56316e1a4ba0, L_0x56316e1a4c90;
S_0x56316e194780 .scope module, "pe13" "PE" 3 221, 6 1 0, S_0x56316e1865b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 8 "top_in";
    .port_info 4 /INPUT 8 "left_in";
    .port_info 5 /OUTPUT 8 "right_out";
    .port_info 6 /OUTPUT 8 "bottom_out";
P_0x56316e194a70 .param/l "DATA_WIDTH" 0 6 1, +C4<00000000000000000000000000001000>;
v0x56316e194c30_0 .net *"_ivl_0", 15 0, L_0x56316e1a4ec0;  1 drivers
L_0x7ffb7670a408 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56316e194d30_0 .net *"_ivl_3", 7 0, L_0x7ffb7670a408;  1 drivers
v0x56316e194e10_0 .net *"_ivl_4", 15 0, L_0x56316e1a4fb0;  1 drivers
L_0x7ffb7670a450 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56316e194f00_0 .net *"_ivl_7", 7 0, L_0x7ffb7670a450;  1 drivers
v0x56316e194fe0_0 .var "bottom_out", 7 0;
v0x56316e195110_0 .net "clk", 0 0, v0x56316e1a21b0_0;  alias, 1 drivers
v0x56316e1951b0_0 .net "left_in", 7 0, v0x56316e1942c0_0;  alias, 1 drivers
v0x56316e195270_0 .var "result", 15 0;
v0x56316e195330_0 .var "right_out", 7 0;
v0x56316e195410_0 .net "rst_n", 0 0, v0x56316e1a2e70_0;  alias, 1 drivers
v0x56316e1956c0_0 .net "set_reg", 0 0, v0x56316e18d5c0_0;  alias, 1 drivers
v0x56316e195790_0 .net "sum", 15 0, L_0x56316e1a50a0;  1 drivers
v0x56316e195850_0 .net "top_in", 7 0, v0x56316e190fb0_0;  alias, 1 drivers
L_0x56316e1a4ec0 .concat [ 8 8 0 0], v0x56316e190fb0_0, L_0x7ffb7670a408;
L_0x56316e1a4fb0 .concat [ 8 8 0 0], v0x56316e1942c0_0, L_0x7ffb7670a450;
L_0x56316e1a50a0 .arith/mult 16, L_0x56316e1a4ec0, L_0x56316e1a4fb0;
S_0x56316e195a40 .scope module, "pe20" "PE" 3 231, 6 1 0, S_0x56316e1865b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 8 "top_in";
    .port_info 4 /INPUT 8 "left_in";
    .port_info 5 /OUTPUT 8 "right_out";
    .port_info 6 /OUTPUT 8 "bottom_out";
P_0x56316e195bd0 .param/l "DATA_WIDTH" 0 6 1, +C4<00000000000000000000000000001000>;
v0x56316e195e20_0 .net *"_ivl_0", 15 0, L_0x56316e1a51e0;  1 drivers
L_0x7ffb7670a498 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56316e195f20_0 .net *"_ivl_3", 7 0, L_0x7ffb7670a498;  1 drivers
v0x56316e196000_0 .net *"_ivl_4", 15 0, L_0x56316e1a52d0;  1 drivers
L_0x7ffb7670a4e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56316e1960f0_0 .net *"_ivl_7", 7 0, L_0x7ffb7670a4e0;  1 drivers
v0x56316e1961d0_0 .var "bottom_out", 7 0;
v0x56316e196300_0 .net "clk", 0 0, v0x56316e1a21b0_0;  alias, 1 drivers
v0x56316e1963a0_0 .net "left_in", 7 0, v0x56316e1882f0_0;  alias, 1 drivers
v0x56316e196460_0 .var "result", 15 0;
v0x56316e196520_0 .var "right_out", 7 0;
v0x56316e196600_0 .net "rst_n", 0 0, v0x56316e1a2e70_0;  alias, 1 drivers
v0x56316e1966a0_0 .net "set_reg", 0 0, v0x56316e18d330_0;  alias, 1 drivers
v0x56316e196740_0 .net "sum", 15 0, L_0x56316e1a53c0;  1 drivers
v0x56316e196820_0 .net "top_in", 7 0, v0x56316e191f90_0;  alias, 1 drivers
L_0x56316e1a51e0 .concat [ 8 8 0 0], v0x56316e191f90_0, L_0x7ffb7670a498;
L_0x56316e1a52d0 .concat [ 8 8 0 0], v0x56316e1882f0_0, L_0x7ffb7670a4e0;
L_0x56316e1a53c0 .arith/mult 16, L_0x56316e1a51e0, L_0x56316e1a52d0;
S_0x56316e196a10 .scope module, "pe21" "PE" 3 240, 6 1 0, S_0x56316e1865b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 8 "top_in";
    .port_info 4 /INPUT 8 "left_in";
    .port_info 5 /OUTPUT 8 "right_out";
    .port_info 6 /OUTPUT 8 "bottom_out";
P_0x56316e196ba0 .param/l "DATA_WIDTH" 0 6 1, +C4<00000000000000000000000000001000>;
v0x56316e196df0_0 .net *"_ivl_0", 15 0, L_0x56316e1a5500;  1 drivers
L_0x7ffb7670a528 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56316e196ef0_0 .net *"_ivl_3", 7 0, L_0x7ffb7670a528;  1 drivers
v0x56316e196fd0_0 .net *"_ivl_4", 15 0, L_0x56316e1a55f0;  1 drivers
L_0x7ffb7670a570 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56316e1970c0_0 .net *"_ivl_7", 7 0, L_0x7ffb7670a570;  1 drivers
v0x56316e1971a0_0 .var "bottom_out", 7 0;
v0x56316e1972d0_0 .net "clk", 0 0, v0x56316e1a21b0_0;  alias, 1 drivers
v0x56316e197370_0 .net "left_in", 7 0, v0x56316e196520_0;  alias, 1 drivers
v0x56316e197430_0 .var "result", 15 0;
v0x56316e1974f0_0 .var "right_out", 7 0;
v0x56316e1975d0_0 .net "rst_n", 0 0, v0x56316e1a2e70_0;  alias, 1 drivers
v0x56316e197670_0 .net "set_reg", 0 0, v0x56316e18d500_0;  alias, 1 drivers
v0x56316e197710_0 .net "sum", 15 0, L_0x56316e1a56e0;  1 drivers
v0x56316e1977f0_0 .net "top_in", 7 0, v0x56316e192f80_0;  alias, 1 drivers
L_0x56316e1a5500 .concat [ 8 8 0 0], v0x56316e192f80_0, L_0x7ffb7670a528;
L_0x56316e1a55f0 .concat [ 8 8 0 0], v0x56316e196520_0, L_0x7ffb7670a570;
L_0x56316e1a56e0 .arith/mult 16, L_0x56316e1a5500, L_0x56316e1a55f0;
S_0x56316e1979e0 .scope module, "pe22" "PE" 3 249, 6 1 0, S_0x56316e1865b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 8 "top_in";
    .port_info 4 /INPUT 8 "left_in";
    .port_info 5 /OUTPUT 8 "right_out";
    .port_info 6 /OUTPUT 8 "bottom_out";
P_0x56316e197b70 .param/l "DATA_WIDTH" 0 6 1, +C4<00000000000000000000000000001000>;
v0x56316e197dc0_0 .net *"_ivl_0", 15 0, L_0x56316e1a5820;  1 drivers
L_0x7ffb7670a5b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56316e197ec0_0 .net *"_ivl_3", 7 0, L_0x7ffb7670a5b8;  1 drivers
v0x56316e197fa0_0 .net *"_ivl_4", 15 0, L_0x56316e1a5910;  1 drivers
L_0x7ffb7670a600 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56316e198090_0 .net *"_ivl_7", 7 0, L_0x7ffb7670a600;  1 drivers
v0x56316e198170_0 .var "bottom_out", 7 0;
v0x56316e1982a0_0 .net "clk", 0 0, v0x56316e1a21b0_0;  alias, 1 drivers
v0x56316e198340_0 .net "left_in", 7 0, v0x56316e1974f0_0;  alias, 1 drivers
v0x56316e198400_0 .var "result", 15 0;
v0x56316e1984c0_0 .var "right_out", 7 0;
v0x56316e1985a0_0 .net "rst_n", 0 0, v0x56316e1a2e70_0;  alias, 1 drivers
v0x56316e198640_0 .net "set_reg", 0 0, v0x56316e18d5c0_0;  alias, 1 drivers
v0x56316e1986e0_0 .net "sum", 15 0, L_0x56316e1a5a00;  1 drivers
v0x56316e1987c0_0 .net "top_in", 7 0, v0x56316e193f70_0;  alias, 1 drivers
L_0x56316e1a5820 .concat [ 8 8 0 0], v0x56316e193f70_0, L_0x7ffb7670a5b8;
L_0x56316e1a5910 .concat [ 8 8 0 0], v0x56316e1974f0_0, L_0x7ffb7670a600;
L_0x56316e1a5a00 .arith/mult 16, L_0x56316e1a5820, L_0x56316e1a5910;
S_0x56316e198980 .scope module, "pe23" "PE" 3 258, 6 1 0, S_0x56316e1865b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 8 "top_in";
    .port_info 4 /INPUT 8 "left_in";
    .port_info 5 /OUTPUT 8 "right_out";
    .port_info 6 /OUTPUT 8 "bottom_out";
P_0x56316e198b60 .param/l "DATA_WIDTH" 0 6 1, +C4<00000000000000000000000000001000>;
v0x56316e198db0_0 .net *"_ivl_0", 15 0, L_0x56316e1a5b40;  1 drivers
L_0x7ffb7670a648 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56316e198eb0_0 .net *"_ivl_3", 7 0, L_0x7ffb7670a648;  1 drivers
v0x56316e198f90_0 .net *"_ivl_4", 15 0, L_0x56316e1a5c30;  1 drivers
L_0x7ffb7670a690 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56316e199080_0 .net *"_ivl_7", 7 0, L_0x7ffb7670a690;  1 drivers
v0x56316e199160_0 .var "bottom_out", 7 0;
v0x56316e199290_0 .net "clk", 0 0, v0x56316e1a21b0_0;  alias, 1 drivers
v0x56316e199330_0 .net "left_in", 7 0, v0x56316e1984c0_0;  alias, 1 drivers
v0x56316e1993f0_0 .var "result", 15 0;
v0x56316e1994b0_0 .var "right_out", 7 0;
v0x56316e199590_0 .net "rst_n", 0 0, v0x56316e1a2e70_0;  alias, 1 drivers
v0x56316e199630_0 .net "set_reg", 0 0, v0x56316e18d680_0;  alias, 1 drivers
v0x56316e199700_0 .net "sum", 15 0, L_0x56316e1a5d20;  1 drivers
v0x56316e1997c0_0 .net "top_in", 7 0, v0x56316e194fe0_0;  alias, 1 drivers
L_0x56316e1a5b40 .concat [ 8 8 0 0], v0x56316e194fe0_0, L_0x7ffb7670a648;
L_0x56316e1a5c30 .concat [ 8 8 0 0], v0x56316e1984c0_0, L_0x7ffb7670a690;
L_0x56316e1a5d20 .arith/mult 16, L_0x56316e1a5b40, L_0x56316e1a5c30;
S_0x56316e1999b0 .scope module, "pe30" "PE" 3 268, 6 1 0, S_0x56316e1865b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 8 "top_in";
    .port_info 4 /INPUT 8 "left_in";
    .port_info 5 /OUTPUT 8 "right_out";
    .port_info 6 /OUTPUT 8 "bottom_out";
P_0x56316e199b40 .param/l "DATA_WIDTH" 0 6 1, +C4<00000000000000000000000000001000>;
v0x56316e199d90_0 .net *"_ivl_0", 15 0, L_0x56316e1a5e60;  1 drivers
L_0x7ffb7670a6d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56316e199e90_0 .net *"_ivl_3", 7 0, L_0x7ffb7670a6d8;  1 drivers
v0x56316e199f70_0 .net *"_ivl_4", 15 0, L_0x56316e1a5f50;  1 drivers
L_0x7ffb7670a720 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56316e19a060_0 .net *"_ivl_7", 7 0, L_0x7ffb7670a720;  1 drivers
v0x56316e19a140_0 .var "bottom_out", 7 0;
v0x56316e19a270_0 .net "clk", 0 0, v0x56316e1a21b0_0;  alias, 1 drivers
v0x56316e19a310_0 .net "left_in", 7 0, v0x56316e188d60_0;  alias, 1 drivers
v0x56316e19a3d0_0 .var "result", 15 0;
v0x56316e19a490_0 .var "right_out", 7 0;
v0x56316e19a570_0 .net "rst_n", 0 0, v0x56316e1a2e70_0;  alias, 1 drivers
v0x56316e19a610_0 .net "set_reg", 0 0, v0x56316e18d500_0;  alias, 1 drivers
v0x56316e19a740_0 .net "sum", 15 0, L_0x56316e1a6040;  1 drivers
v0x56316e19a820_0 .net "top_in", 7 0, v0x56316e1961d0_0;  alias, 1 drivers
L_0x56316e1a5e60 .concat [ 8 8 0 0], v0x56316e1961d0_0, L_0x7ffb7670a6d8;
L_0x56316e1a5f50 .concat [ 8 8 0 0], v0x56316e188d60_0, L_0x7ffb7670a720;
L_0x56316e1a6040 .arith/mult 16, L_0x56316e1a5e60, L_0x56316e1a5f50;
S_0x56316e19aa10 .scope module, "pe31" "PE" 3 277, 6 1 0, S_0x56316e1865b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 8 "top_in";
    .port_info 4 /INPUT 8 "left_in";
    .port_info 5 /OUTPUT 8 "right_out";
    .port_info 6 /OUTPUT 8 "bottom_out";
P_0x56316e19a1e0 .param/l "DATA_WIDTH" 0 6 1, +C4<00000000000000000000000000001000>;
v0x56316e19ada0_0 .net *"_ivl_0", 15 0, L_0x56316e1a6180;  1 drivers
L_0x7ffb7670a768 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56316e19aea0_0 .net *"_ivl_3", 7 0, L_0x7ffb7670a768;  1 drivers
v0x56316e19af80_0 .net *"_ivl_4", 15 0, L_0x56316e1a6270;  1 drivers
L_0x7ffb7670a7b0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56316e19b070_0 .net *"_ivl_7", 7 0, L_0x7ffb7670a7b0;  1 drivers
v0x56316e19b150_0 .var "bottom_out", 7 0;
v0x56316e19b280_0 .net "clk", 0 0, v0x56316e1a21b0_0;  alias, 1 drivers
v0x56316e19b320_0 .net "left_in", 7 0, v0x56316e19a490_0;  alias, 1 drivers
v0x56316e19b3e0_0 .var "result", 15 0;
v0x56316e19b4a0_0 .var "right_out", 7 0;
v0x56316e19b580_0 .net "rst_n", 0 0, v0x56316e1a2e70_0;  alias, 1 drivers
v0x56316e19b620_0 .net "set_reg", 0 0, v0x56316e18d5c0_0;  alias, 1 drivers
v0x56316e19b6c0_0 .net "sum", 15 0, L_0x56316e1a6360;  1 drivers
v0x56316e19b7a0_0 .net "top_in", 7 0, v0x56316e1971a0_0;  alias, 1 drivers
L_0x56316e1a6180 .concat [ 8 8 0 0], v0x56316e1971a0_0, L_0x7ffb7670a768;
L_0x56316e1a6270 .concat [ 8 8 0 0], v0x56316e19a490_0, L_0x7ffb7670a7b0;
L_0x56316e1a6360 .arith/mult 16, L_0x56316e1a6180, L_0x56316e1a6270;
S_0x56316e19b990 .scope module, "pe32" "PE" 3 286, 6 1 0, S_0x56316e1865b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 8 "top_in";
    .port_info 4 /INPUT 8 "left_in";
    .port_info 5 /OUTPUT 8 "right_out";
    .port_info 6 /OUTPUT 8 "bottom_out";
P_0x56316e19bb20 .param/l "DATA_WIDTH" 0 6 1, +C4<00000000000000000000000000001000>;
v0x56316e19bd70_0 .net *"_ivl_0", 15 0, L_0x56316e1a64a0;  1 drivers
L_0x7ffb7670a7f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56316e19be70_0 .net *"_ivl_3", 7 0, L_0x7ffb7670a7f8;  1 drivers
v0x56316e19bf50_0 .net *"_ivl_4", 15 0, L_0x56316e1a6590;  1 drivers
L_0x7ffb7670a840 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56316e19c040_0 .net *"_ivl_7", 7 0, L_0x7ffb7670a840;  1 drivers
v0x56316e19c120_0 .var "bottom_out", 7 0;
v0x56316e19c250_0 .net "clk", 0 0, v0x56316e1a21b0_0;  alias, 1 drivers
v0x56316e19c2f0_0 .net "left_in", 7 0, v0x56316e19b4a0_0;  alias, 1 drivers
v0x56316e19c3b0_0 .var "result", 15 0;
v0x56316e19c470_0 .var "right_out", 7 0;
v0x56316e19c550_0 .net "rst_n", 0 0, v0x56316e1a2e70_0;  alias, 1 drivers
v0x56316e19c5f0_0 .net "set_reg", 0 0, v0x56316e18d680_0;  alias, 1 drivers
v0x56316e19c690_0 .net "sum", 15 0, L_0x56316e1a6680;  1 drivers
v0x56316e19c770_0 .net "top_in", 7 0, v0x56316e198170_0;  alias, 1 drivers
L_0x56316e1a64a0 .concat [ 8 8 0 0], v0x56316e198170_0, L_0x7ffb7670a7f8;
L_0x56316e1a6590 .concat [ 8 8 0 0], v0x56316e19b4a0_0, L_0x7ffb7670a840;
L_0x56316e1a6680 .arith/mult 16, L_0x56316e1a64a0, L_0x56316e1a6590;
S_0x56316e19c930 .scope module, "pe33" "PE" 3 295, 6 1 0, S_0x56316e1865b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 8 "top_in";
    .port_info 4 /INPUT 8 "left_in";
    .port_info 5 /OUTPUT 8 "right_out";
    .port_info 6 /OUTPUT 8 "bottom_out";
P_0x56316e19cb10 .param/l "DATA_WIDTH" 0 6 1, +C4<00000000000000000000000000001000>;
v0x56316e19cd60_0 .net *"_ivl_0", 15 0, L_0x56316e1a67c0;  1 drivers
L_0x7ffb7670a888 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56316e19ce60_0 .net *"_ivl_3", 7 0, L_0x7ffb7670a888;  1 drivers
v0x56316e19cf40_0 .net *"_ivl_4", 15 0, L_0x56316e1a68b0;  1 drivers
L_0x7ffb7670a8d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56316e19d030_0 .net *"_ivl_7", 7 0, L_0x7ffb7670a8d0;  1 drivers
v0x56316e19d110_0 .var "bottom_out", 7 0;
v0x56316e19d240_0 .net "clk", 0 0, v0x56316e1a21b0_0;  alias, 1 drivers
v0x56316e19d2e0_0 .net "left_in", 7 0, v0x56316e19c470_0;  alias, 1 drivers
v0x56316e19d3a0_0 .var "result", 15 0;
v0x56316e19d460_0 .var "right_out", 7 0;
v0x56316e19d540_0 .net "rst_n", 0 0, v0x56316e1a2e70_0;  alias, 1 drivers
v0x56316e19d5e0_0 .net "set_reg", 0 0, v0x56316e18d740_0;  alias, 1 drivers
v0x56316e19d6b0_0 .net "sum", 15 0, L_0x56316e1a69a0;  1 drivers
v0x56316e19d770_0 .net "top_in", 7 0, v0x56316e199160_0;  alias, 1 drivers
L_0x56316e1a67c0 .concat [ 8 8 0 0], v0x56316e199160_0, L_0x7ffb7670a888;
L_0x56316e1a68b0 .concat [ 8 8 0 0], v0x56316e19c470_0, L_0x7ffb7670a8d0;
L_0x56316e1a69a0 .arith/mult 16, L_0x56316e1a67c0, L_0x56316e1a68b0;
    .scope S_0x56316e1869a0;
T_1 ;
    %wait E_0x56316e0d8a20;
    %load/vec4 v0x56316e186fd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56316e130180_0, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e132750, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e132750, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e132750, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e132750, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x56316e12db10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56316e132750, 4;
    %assign/vec4 v0x56316e130180_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56316e132750, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e132750, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56316e132750, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e132750, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56316e132750, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e132750, 0, 4;
    %load/vec4 v0x56316e1300e0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e132750, 0, 4;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56316e12da70_0, 0, 32;
T_1.4 ; Top of for-loop
    %load/vec4 v0x56316e12da70_0;
    %cmpi/s 4, 0, 32;
	  %jmp/0xz T_1.5, 5;
    %ix/getv/s 4, v0x56316e12da70_0;
    %load/vec4a v0x56316e132750, 4;
    %ix/getv/s 3, v0x56316e12da70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e132750, 0, 4;
T_1.6 ; for-loop step statement
    %load/vec4 v0x56316e12da70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56316e12da70_0, 0, 32;
    %jmp T_1.4;
T_1.5 ; for-loop exit label
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56316e187130;
T_2 ;
    %wait E_0x56316e0d8a20;
    %load/vec4 v0x56316e187a90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56316e187820_0, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e187570, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e187570, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e187570, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e187570, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x56316e1879d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56316e187570, 4;
    %assign/vec4 v0x56316e187820_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56316e187570, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e187570, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56316e187570, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e187570, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56316e187570, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e187570, 0, 4;
    %load/vec4 v0x56316e187720_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e187570, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56316e1878c0_0, 0, 32;
T_2.4 ; Top of for-loop
    %load/vec4 v0x56316e1878c0_0;
    %cmpi/s 4, 0, 32;
	  %jmp/0xz T_2.5, 5;
    %ix/getv/s 4, v0x56316e1878c0_0;
    %load/vec4a v0x56316e187570, 4;
    %ix/getv/s 3, v0x56316e1878c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e187570, 0, 4;
T_2.6 ; for-loop step statement
    %load/vec4 v0x56316e1878c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56316e1878c0_0, 0, 32;
    %jmp T_2.4;
T_2.5 ; for-loop exit label
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x56316e187be0;
T_3 ;
    %wait E_0x56316e0d8a20;
    %load/vec4 v0x56316e1885a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56316e1882f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e188030, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e188030, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e188030, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e188030, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x56316e1884e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56316e188030, 4;
    %assign/vec4 v0x56316e1882f0_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56316e188030, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e188030, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56316e188030, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e188030, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56316e188030, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e188030, 0, 4;
    %load/vec4 v0x56316e188200_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e188030, 0, 4;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56316e1883b0_0, 0, 32;
T_3.4 ; Top of for-loop
    %load/vec4 v0x56316e1883b0_0;
    %cmpi/s 4, 0, 32;
	  %jmp/0xz T_3.5, 5;
    %ix/getv/s 4, v0x56316e1883b0_0;
    %load/vec4a v0x56316e188030, 4;
    %ix/getv/s 3, v0x56316e1883b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e188030, 0, 4;
T_3.6 ; for-loop step statement
    %load/vec4 v0x56316e1883b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56316e1883b0_0, 0, 32;
    %jmp T_3.4;
T_3.5 ; for-loop exit label
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56316e188730;
T_4 ;
    %wait E_0x56316e0d8a20;
    %load/vec4 v0x56316e189010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56316e188d60_0, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e188af0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e188af0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e188af0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e188af0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x56316e188f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56316e188af0, 4;
    %assign/vec4 v0x56316e188d60_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56316e188af0, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e188af0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56316e188af0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e188af0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56316e188af0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e188af0, 0, 4;
    %load/vec4 v0x56316e188c90_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e188af0, 0, 4;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56316e188e20_0, 0, 32;
T_4.4 ; Top of for-loop
    %load/vec4 v0x56316e188e20_0;
    %cmpi/s 4, 0, 32;
	  %jmp/0xz T_4.5, 5;
    %ix/getv/s 4, v0x56316e188e20_0;
    %load/vec4a v0x56316e188af0, 4;
    %ix/getv/s 3, v0x56316e188e20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e188af0, 0, 4;
T_4.6 ; for-loop step statement
    %load/vec4 v0x56316e188e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56316e188e20_0, 0, 32;
    %jmp T_4.4;
T_4.5 ; for-loop exit label
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x56316e189150;
T_5 ;
    %wait E_0x56316e0d8a20;
    %load/vec4 v0x56316e189a80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56316e189800_0, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e189590, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e189590, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e189590, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e189590, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x56316e1899c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56316e189590, 4;
    %assign/vec4 v0x56316e189800_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56316e189590, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e189590, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56316e189590, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e189590, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56316e189590, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e189590, 0, 4;
    %load/vec4 v0x56316e189730_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e189590, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56316e1898e0_0, 0, 32;
T_5.4 ; Top of for-loop
    %load/vec4 v0x56316e1898e0_0;
    %cmpi/s 4, 0, 32;
	  %jmp/0xz T_5.5, 5;
    %ix/getv/s 4, v0x56316e1898e0_0;
    %load/vec4a v0x56316e189590, 4;
    %ix/getv/s 3, v0x56316e1898e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e189590, 0, 4;
T_5.6 ; for-loop step statement
    %load/vec4 v0x56316e1898e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56316e1898e0_0, 0, 32;
    %jmp T_5.4;
T_5.5 ; for-loop exit label
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x56316e189c50;
T_6 ;
    %wait E_0x56316e0d8a20;
    %load/vec4 v0x56316e18a5e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56316e18a350_0, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e18a0b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e18a0b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e18a0b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e18a0b0, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x56316e18a520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56316e18a0b0, 4;
    %assign/vec4 v0x56316e18a350_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56316e18a0b0, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e18a0b0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56316e18a0b0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e18a0b0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56316e18a0b0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e18a0b0, 0, 4;
    %load/vec4 v0x56316e18a250_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e18a0b0, 0, 4;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56316e18a3f0_0, 0, 32;
T_6.4 ; Top of for-loop
    %load/vec4 v0x56316e18a3f0_0;
    %cmpi/s 4, 0, 32;
	  %jmp/0xz T_6.5, 5;
    %ix/getv/s 4, v0x56316e18a3f0_0;
    %load/vec4a v0x56316e18a0b0, 4;
    %ix/getv/s 3, v0x56316e18a3f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e18a0b0, 0, 4;
T_6.6 ; for-loop step statement
    %load/vec4 v0x56316e18a3f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56316e18a3f0_0, 0, 32;
    %jmp T_6.4;
T_6.5 ; for-loop exit label
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x56316e18a720;
T_7 ;
    %wait E_0x56316e0d8a20;
    %load/vec4 v0x56316e18b0b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56316e18ae00_0, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e18ab40, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e18ab40, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e18ab40, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e18ab40, 0, 4;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x56316e18aff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56316e18ab40, 4;
    %assign/vec4 v0x56316e18ae00_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56316e18ab40, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e18ab40, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56316e18ab40, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e18ab40, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56316e18ab40, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e18ab40, 0, 4;
    %load/vec4 v0x56316e18ace0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e18ab40, 0, 4;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56316e18aec0_0, 0, 32;
T_7.4 ; Top of for-loop
    %load/vec4 v0x56316e18aec0_0;
    %cmpi/s 4, 0, 32;
	  %jmp/0xz T_7.5, 5;
    %ix/getv/s 4, v0x56316e18aec0_0;
    %load/vec4a v0x56316e18ab40, 4;
    %ix/getv/s 3, v0x56316e18aec0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e18ab40, 0, 4;
T_7.6 ; for-loop step statement
    %load/vec4 v0x56316e18aec0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56316e18aec0_0, 0, 32;
    %jmp T_7.4;
T_7.5 ; for-loop exit label
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x56316e18b1f0;
T_8 ;
    %wait E_0x56316e0d8a20;
    %load/vec4 v0x56316e18bb00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56316e18b850_0, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e18b5e0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e18b5e0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e18b5e0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e18b5e0, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x56316e18ba40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56316e18b5e0, 4;
    %assign/vec4 v0x56316e18b850_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56316e18b5e0, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e18b5e0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56316e18b5e0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e18b5e0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56316e18b5e0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e18b5e0, 0, 4;
    %load/vec4 v0x56316e18b780_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e18b5e0, 0, 4;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56316e18b910_0, 0, 32;
T_8.4 ; Top of for-loop
    %load/vec4 v0x56316e18b910_0;
    %cmpi/s 4, 0, 32;
	  %jmp/0xz T_8.5, 5;
    %ix/getv/s 4, v0x56316e18b910_0;
    %load/vec4a v0x56316e18b5e0, 4;
    %ix/getv/s 3, v0x56316e18b910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56316e18b5e0, 0, 4;
T_8.6 ; for-loop step statement
    %load/vec4 v0x56316e18b910_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56316e18b910_0, 0, 32;
    %jmp T_8.4;
T_8.5 ; for-loop exit label
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x56316e18daa0;
T_9 ;
    %wait E_0x56316e0d8a20;
    %load/vec4 v0x56316e18e5a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56316e18e400_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56316e18e4c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56316e18e170_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x56316e18e640_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.2, 8;
    %load/vec4 v0x56316e18e400_0;
    %load/vec4 v0x56316e18e710_0;
    %add;
    %jmp/1 T_9.3, 8;
T_9.2 ; End of true expr.
    %load/vec4 v0x56316e18e400_0;
    %jmp/0 T_9.3, 8;
 ; End of false expr.
    %blend;
T_9.3;
    %assign/vec4 v0x56316e18e400_0, 0;
    %load/vec4 v0x56316e18e340_0;
    %assign/vec4 v0x56316e18e4c0_0, 0;
    %load/vec4 v0x56316e18e7d0_0;
    %assign/vec4 v0x56316e18e170_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x56316e18e980;
T_10 ;
    %wait E_0x56316e0d8a20;
    %load/vec4 v0x56316e18f4b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56316e18f310_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56316e18f3d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56316e18f080_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x56316e18f550_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.2, 8;
    %load/vec4 v0x56316e18f310_0;
    %load/vec4 v0x56316e18f620_0;
    %add;
    %jmp/1 T_10.3, 8;
T_10.2 ; End of true expr.
    %load/vec4 v0x56316e18f310_0;
    %jmp/0 T_10.3, 8;
 ; End of false expr.
    %blend;
T_10.3;
    %assign/vec4 v0x56316e18f310_0, 0;
    %load/vec4 v0x56316e18f250_0;
    %assign/vec4 v0x56316e18f3d0_0, 0;
    %load/vec4 v0x56316e18f6e0_0;
    %assign/vec4 v0x56316e18f080_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x56316e18f8d0;
T_11 ;
    %wait E_0x56316e0d8a20;
    %load/vec4 v0x56316e190400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56316e190260_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56316e190320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56316e18ffd0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x56316e1904a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.2, 8;
    %load/vec4 v0x56316e190260_0;
    %load/vec4 v0x56316e190570_0;
    %add;
    %jmp/1 T_11.3, 8;
T_11.2 ; End of true expr.
    %load/vec4 v0x56316e190260_0;
    %jmp/0 T_11.3, 8;
 ; End of false expr.
    %blend;
T_11.3;
    %assign/vec4 v0x56316e190260_0, 0;
    %load/vec4 v0x56316e1901a0_0;
    %assign/vec4 v0x56316e190320_0, 0;
    %load/vec4 v0x56316e190630_0;
    %assign/vec4 v0x56316e18ffd0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x56316e190820;
T_12 ;
    %wait E_0x56316e0d8a20;
    %load/vec4 v0x56316e1913e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56316e191240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56316e191300_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56316e190fb0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x56316e191480_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.2, 8;
    %load/vec4 v0x56316e191240_0;
    %load/vec4 v0x56316e191550_0;
    %add;
    %jmp/1 T_12.3, 8;
T_12.2 ; End of true expr.
    %load/vec4 v0x56316e191240_0;
    %jmp/0 T_12.3, 8;
 ; End of false expr.
    %blend;
T_12.3;
    %assign/vec4 v0x56316e191240_0, 0;
    %load/vec4 v0x56316e191180_0;
    %assign/vec4 v0x56316e191300_0, 0;
    %load/vec4 v0x56316e191610_0;
    %assign/vec4 v0x56316e190fb0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x56316e191800;
T_13 ;
    %wait E_0x56316e0d8a20;
    %load/vec4 v0x56316e1923c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56316e192220_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56316e1922e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56316e191f90_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x56316e192460_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.2, 8;
    %load/vec4 v0x56316e192220_0;
    %load/vec4 v0x56316e192500_0;
    %add;
    %jmp/1 T_13.3, 8;
T_13.2 ; End of true expr.
    %load/vec4 v0x56316e192220_0;
    %jmp/0 T_13.3, 8;
 ; End of false expr.
    %blend;
T_13.3;
    %assign/vec4 v0x56316e192220_0, 0;
    %load/vec4 v0x56316e192160_0;
    %assign/vec4 v0x56316e1922e0_0, 0;
    %load/vec4 v0x56316e1925e0_0;
    %assign/vec4 v0x56316e191f90_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x56316e1927a0;
T_14 ;
    %wait E_0x56316e0d8a20;
    %load/vec4 v0x56316e1933b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56316e193210_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56316e1932d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56316e192f80_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x56316e193450_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.2, 8;
    %load/vec4 v0x56316e193210_0;
    %load/vec4 v0x56316e1934f0_0;
    %add;
    %jmp/1 T_14.3, 8;
T_14.2 ; End of true expr.
    %load/vec4 v0x56316e193210_0;
    %jmp/0 T_14.3, 8;
 ; End of false expr.
    %blend;
T_14.3;
    %assign/vec4 v0x56316e193210_0, 0;
    %load/vec4 v0x56316e193150_0;
    %assign/vec4 v0x56316e1932d0_0, 0;
    %load/vec4 v0x56316e1935d0_0;
    %assign/vec4 v0x56316e192f80_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x56316e193790;
T_15 ;
    %wait E_0x56316e0d8a20;
    %load/vec4 v0x56316e1943a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56316e194200_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56316e1942c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56316e193f70_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x56316e194440_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.2, 8;
    %load/vec4 v0x56316e194200_0;
    %load/vec4 v0x56316e1944e0_0;
    %add;
    %jmp/1 T_15.3, 8;
T_15.2 ; End of true expr.
    %load/vec4 v0x56316e194200_0;
    %jmp/0 T_15.3, 8;
 ; End of false expr.
    %blend;
T_15.3;
    %assign/vec4 v0x56316e194200_0, 0;
    %load/vec4 v0x56316e194140_0;
    %assign/vec4 v0x56316e1942c0_0, 0;
    %load/vec4 v0x56316e1945c0_0;
    %assign/vec4 v0x56316e193f70_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x56316e194780;
T_16 ;
    %wait E_0x56316e0d8a20;
    %load/vec4 v0x56316e195410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56316e195270_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56316e195330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56316e194fe0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x56316e1956c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_16.2, 8;
    %load/vec4 v0x56316e195270_0;
    %load/vec4 v0x56316e195790_0;
    %add;
    %jmp/1 T_16.3, 8;
T_16.2 ; End of true expr.
    %load/vec4 v0x56316e195270_0;
    %jmp/0 T_16.3, 8;
 ; End of false expr.
    %blend;
T_16.3;
    %assign/vec4 v0x56316e195270_0, 0;
    %load/vec4 v0x56316e1951b0_0;
    %assign/vec4 v0x56316e195330_0, 0;
    %load/vec4 v0x56316e195850_0;
    %assign/vec4 v0x56316e194fe0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x56316e195a40;
T_17 ;
    %wait E_0x56316e0d8a20;
    %load/vec4 v0x56316e196600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56316e196460_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56316e196520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56316e1961d0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x56316e1966a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.2, 8;
    %load/vec4 v0x56316e196460_0;
    %load/vec4 v0x56316e196740_0;
    %add;
    %jmp/1 T_17.3, 8;
T_17.2 ; End of true expr.
    %load/vec4 v0x56316e196460_0;
    %jmp/0 T_17.3, 8;
 ; End of false expr.
    %blend;
T_17.3;
    %assign/vec4 v0x56316e196460_0, 0;
    %load/vec4 v0x56316e1963a0_0;
    %assign/vec4 v0x56316e196520_0, 0;
    %load/vec4 v0x56316e196820_0;
    %assign/vec4 v0x56316e1961d0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x56316e196a10;
T_18 ;
    %wait E_0x56316e0d8a20;
    %load/vec4 v0x56316e1975d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56316e197430_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56316e1974f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56316e1971a0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x56316e197670_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.2, 8;
    %load/vec4 v0x56316e197430_0;
    %load/vec4 v0x56316e197710_0;
    %add;
    %jmp/1 T_18.3, 8;
T_18.2 ; End of true expr.
    %load/vec4 v0x56316e197430_0;
    %jmp/0 T_18.3, 8;
 ; End of false expr.
    %blend;
T_18.3;
    %assign/vec4 v0x56316e197430_0, 0;
    %load/vec4 v0x56316e197370_0;
    %assign/vec4 v0x56316e1974f0_0, 0;
    %load/vec4 v0x56316e1977f0_0;
    %assign/vec4 v0x56316e1971a0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x56316e1979e0;
T_19 ;
    %wait E_0x56316e0d8a20;
    %load/vec4 v0x56316e1985a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56316e198400_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56316e1984c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56316e198170_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x56316e198640_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.2, 8;
    %load/vec4 v0x56316e198400_0;
    %load/vec4 v0x56316e1986e0_0;
    %add;
    %jmp/1 T_19.3, 8;
T_19.2 ; End of true expr.
    %load/vec4 v0x56316e198400_0;
    %jmp/0 T_19.3, 8;
 ; End of false expr.
    %blend;
T_19.3;
    %assign/vec4 v0x56316e198400_0, 0;
    %load/vec4 v0x56316e198340_0;
    %assign/vec4 v0x56316e1984c0_0, 0;
    %load/vec4 v0x56316e1987c0_0;
    %assign/vec4 v0x56316e198170_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x56316e198980;
T_20 ;
    %wait E_0x56316e0d8a20;
    %load/vec4 v0x56316e199590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56316e1993f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56316e1994b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56316e199160_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x56316e199630_0;
    %flag_set/vec4 8;
    %jmp/0 T_20.2, 8;
    %load/vec4 v0x56316e1993f0_0;
    %load/vec4 v0x56316e199700_0;
    %add;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %load/vec4 v0x56316e1993f0_0;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v0x56316e1993f0_0, 0;
    %load/vec4 v0x56316e199330_0;
    %assign/vec4 v0x56316e1994b0_0, 0;
    %load/vec4 v0x56316e1997c0_0;
    %assign/vec4 v0x56316e199160_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x56316e1999b0;
T_21 ;
    %wait E_0x56316e0d8a20;
    %load/vec4 v0x56316e19a570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56316e19a3d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56316e19a490_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56316e19a140_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x56316e19a610_0;
    %flag_set/vec4 8;
    %jmp/0 T_21.2, 8;
    %load/vec4 v0x56316e19a3d0_0;
    %load/vec4 v0x56316e19a740_0;
    %add;
    %jmp/1 T_21.3, 8;
T_21.2 ; End of true expr.
    %load/vec4 v0x56316e19a3d0_0;
    %jmp/0 T_21.3, 8;
 ; End of false expr.
    %blend;
T_21.3;
    %assign/vec4 v0x56316e19a3d0_0, 0;
    %load/vec4 v0x56316e19a310_0;
    %assign/vec4 v0x56316e19a490_0, 0;
    %load/vec4 v0x56316e19a820_0;
    %assign/vec4 v0x56316e19a140_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x56316e19aa10;
T_22 ;
    %wait E_0x56316e0d8a20;
    %load/vec4 v0x56316e19b580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56316e19b3e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56316e19b4a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56316e19b150_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x56316e19b620_0;
    %flag_set/vec4 8;
    %jmp/0 T_22.2, 8;
    %load/vec4 v0x56316e19b3e0_0;
    %load/vec4 v0x56316e19b6c0_0;
    %add;
    %jmp/1 T_22.3, 8;
T_22.2 ; End of true expr.
    %load/vec4 v0x56316e19b3e0_0;
    %jmp/0 T_22.3, 8;
 ; End of false expr.
    %blend;
T_22.3;
    %assign/vec4 v0x56316e19b3e0_0, 0;
    %load/vec4 v0x56316e19b320_0;
    %assign/vec4 v0x56316e19b4a0_0, 0;
    %load/vec4 v0x56316e19b7a0_0;
    %assign/vec4 v0x56316e19b150_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x56316e19b990;
T_23 ;
    %wait E_0x56316e0d8a20;
    %load/vec4 v0x56316e19c550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56316e19c3b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56316e19c470_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56316e19c120_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x56316e19c5f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_23.2, 8;
    %load/vec4 v0x56316e19c3b0_0;
    %load/vec4 v0x56316e19c690_0;
    %add;
    %jmp/1 T_23.3, 8;
T_23.2 ; End of true expr.
    %load/vec4 v0x56316e19c3b0_0;
    %jmp/0 T_23.3, 8;
 ; End of false expr.
    %blend;
T_23.3;
    %assign/vec4 v0x56316e19c3b0_0, 0;
    %load/vec4 v0x56316e19c2f0_0;
    %assign/vec4 v0x56316e19c470_0, 0;
    %load/vec4 v0x56316e19c770_0;
    %assign/vec4 v0x56316e19c120_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x56316e19c930;
T_24 ;
    %wait E_0x56316e0d8a20;
    %load/vec4 v0x56316e19d540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56316e19d3a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56316e19d460_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56316e19d110_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x56316e19d5e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_24.2, 8;
    %load/vec4 v0x56316e19d3a0_0;
    %load/vec4 v0x56316e19d6b0_0;
    %add;
    %jmp/1 T_24.3, 8;
T_24.2 ; End of true expr.
    %load/vec4 v0x56316e19d3a0_0;
    %jmp/0 T_24.3, 8;
 ; End of false expr.
    %blend;
T_24.3;
    %assign/vec4 v0x56316e19d3a0_0, 0;
    %load/vec4 v0x56316e19d2e0_0;
    %assign/vec4 v0x56316e19d460_0, 0;
    %load/vec4 v0x56316e19d770_0;
    %assign/vec4 v0x56316e19d110_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x56316e18bc40;
T_25 ;
    %wait E_0x56316e0d8a20;
    %load/vec4 v0x56316e18d000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56316e18c960_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x56316e18ce60_0;
    %assign/vec4 v0x56316e18c960_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x56316e18bc40;
T_26 ;
    %wait E_0x56316e0d87d0;
    %load/vec4 v0x56316e18c960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56316e18ce60_0, 0, 2;
    %jmp T_26.4;
T_26.0 ;
    %load/vec4 v0x56316e18ca40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56316e18ce60_0, 0, 2;
T_26.5 ;
    %jmp T_26.4;
T_26.1 ;
    %load/vec4 v0x56316e18d800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56316e18ce60_0, 0, 2;
T_26.7 ;
    %jmp T_26.4;
T_26.2 ;
    %load/vec4 v0x56316e18c880_0;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_26.9, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x56316e18ce60_0, 0, 2;
T_26.9 ;
    %jmp T_26.4;
T_26.4 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x56316e18bc40;
T_27 ;
    %wait E_0x56316e0d8a20;
    %load/vec4 v0x56316e18d000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56316e18c5d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56316e18c880_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56316e18c7a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56316e18c6b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56316e18cbc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56316e18cca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56316e18cb00_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x56316e18ce60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %jmp T_27.6;
T_27.2 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56316e18c5d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56316e18c880_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56316e18c7a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56316e18c6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56316e18d800_0, 0;
    %jmp T_27.6;
T_27.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56316e18cf40_0, 0;
    %load/vec4 v0x56316e18c7a0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56316e18c7a0_0, 0;
    %load/vec4 v0x56316e18c6b0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56316e18c6b0_0, 0;
    %load/vec4 v0x56316e18c7a0_0;
    %pad/u 32;
    %cmpi/e 18, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_27.7, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_27.8, 8;
T_27.7 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_27.8, 8;
 ; End of false expr.
    %blend;
T_27.8;
    %pad/s 1;
    %assign/vec4 v0x56316e18d800_0, 0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x56316e18c7a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x56316e18c7a0_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_27.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_27.10, 8;
T_27.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_27.10, 8;
 ; End of false expr.
    %blend;
T_27.10;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56316e18cbc0_0, 4, 5;
    %pushi/vec4 5, 0, 32;
    %load/vec4 v0x56316e18c7a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x56316e18c7a0_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_27.11, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_27.12, 8;
T_27.11 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_27.12, 8;
 ; End of false expr.
    %blend;
T_27.12;
    %pad/s 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56316e18cbc0_0, 4, 5;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v0x56316e18c7a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x56316e18c7a0_0;
    %pad/u 32;
    %cmpi/u 13, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_27.13, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_27.14, 8;
T_27.13 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_27.14, 8;
 ; End of false expr.
    %blend;
T_27.14;
    %pad/s 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56316e18cbc0_0, 4, 5;
    %pushi/vec4 13, 0, 32;
    %load/vec4 v0x56316e18c7a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x56316e18c7a0_0;
    %pad/u 32;
    %cmpi/u 17, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_27.15, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_27.16, 8;
T_27.15 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_27.16, 8;
 ; End of false expr.
    %blend;
T_27.16;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56316e18cbc0_0, 4, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x56316e18c7a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x56316e18c7a0_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_27.17, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_27.18, 8;
T_27.17 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_27.18, 8;
 ; End of false expr.
    %blend;
T_27.18;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56316e18cca0_0, 4, 5;
    %pushi/vec4 5, 0, 32;
    %load/vec4 v0x56316e18c7a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x56316e18c7a0_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_27.19, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_27.20, 8;
T_27.19 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_27.20, 8;
 ; End of false expr.
    %blend;
T_27.20;
    %pad/s 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56316e18cca0_0, 4, 5;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v0x56316e18c7a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x56316e18c7a0_0;
    %pad/u 32;
    %cmpi/u 13, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_27.21, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_27.22, 8;
T_27.21 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_27.22, 8;
 ; End of false expr.
    %blend;
T_27.22;
    %pad/s 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56316e18cca0_0, 4, 5;
    %pushi/vec4 13, 0, 32;
    %load/vec4 v0x56316e18c7a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x56316e18c7a0_0;
    %pad/u 32;
    %cmpi/u 17, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_27.23, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_27.24, 8;
T_27.23 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_27.24, 8;
 ; End of false expr.
    %blend;
T_27.24;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56316e18cca0_0, 4, 5;
    %jmp T_27.6;
T_27.4 ;
    %load/vec4 v0x56316e18c5d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56316e18c5d0_0, 0;
    %load/vec4 v0x56316e18c880_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56316e18c880_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56316e18cbc0_0, 4, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x56316e18c5d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56316e18cbc0_0, 4, 5;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x56316e18c5d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56316e18cbc0_0, 4, 5;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x56316e18c5d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56316e18cbc0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56316e18cca0_0, 4, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x56316e18c5d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56316e18cca0_0, 4, 5;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x56316e18c5d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56316e18cca0_0, 4, 5;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x56316e18c5d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56316e18cca0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56316e18cf40_0, 0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x56316e18c5d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x56316e18c5d0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_27.25, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_27.26, 8;
T_27.25 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_27.26, 8;
 ; End of false expr.
    %blend;
T_27.26;
    %pad/s 1;
    %assign/vec4 v0x56316e18d1b0_0, 0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x56316e18c5d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x56316e18c5d0_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_27.27, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_27.28, 8;
T_27.27 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_27.28, 8;
 ; End of false expr.
    %blend;
T_27.28;
    %pad/s 1;
    %assign/vec4 v0x56316e18d270_0, 0;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x56316e18c5d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x56316e18c5d0_0;
    %pad/u 32;
    %cmpi/u 6, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_27.29, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_27.30, 8;
T_27.29 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_27.30, 8;
 ; End of false expr.
    %blend;
T_27.30;
    %pad/s 1;
    %assign/vec4 v0x56316e18d330_0, 0;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x56316e18c5d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x56316e18c5d0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_27.31, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_27.32, 8;
T_27.31 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_27.32, 8;
 ; End of false expr.
    %blend;
T_27.32;
    %pad/s 1;
    %assign/vec4 v0x56316e18d500_0, 0;
    %pushi/vec4 5, 0, 32;
    %load/vec4 v0x56316e18c5d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x56316e18c5d0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_27.33, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_27.34, 8;
T_27.33 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_27.34, 8;
 ; End of false expr.
    %blend;
T_27.34;
    %pad/s 1;
    %assign/vec4 v0x56316e18d5c0_0, 0;
    %pushi/vec4 6, 0, 32;
    %load/vec4 v0x56316e18c5d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x56316e18c5d0_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_27.35, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_27.36, 8;
T_27.35 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_27.36, 8;
 ; End of false expr.
    %blend;
T_27.36;
    %pad/s 1;
    %assign/vec4 v0x56316e18d680_0, 0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x56316e18c5d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x56316e18c5d0_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_27.37, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_27.38, 8;
T_27.37 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_27.38, 8;
 ; End of false expr.
    %blend;
T_27.38;
    %pad/s 1;
    %assign/vec4 v0x56316e18d740_0, 0;
    %jmp T_27.6;
T_27.5 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56316e18c5d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56316e18c880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56316e18cb00_0, 0;
    %jmp T_27.6;
T_27.6 ;
    %pop/vec4 1;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x56316e07c4e0;
T_28 ;
    %vpi_call 2 29 "$dumpfile", "syntolic.VCD" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x56316e07c4e0 {0 0 0};
    %end;
    .thread T_28;
    .scope S_0x56316e07c4e0;
T_29 ;
    %delay 5, 0;
    %load/vec4 v0x56316e1a21b0_0;
    %inv;
    %store/vec4 v0x56316e1a21b0_0, 0, 1;
    %jmp T_29;
    .thread T_29;
    .scope S_0x56316e07c4e0;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56316e1a21b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56316e1a2e70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56316e1a2e70_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56316e1a23d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56316e1a23d0_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x56316e07c4e0;
T_31 ;
    %wait E_0x56316e0d9e00;
    %load/vec4 v0x56316e1a2470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %fork TD_tb.compare, S_0x56316e107580;
    %join;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x56316e07c4e0;
T_32 ;
    %vpi_call 2 67 "$readmemb", "matrix_bin_C.txt", v0x56316e1a25f0 {0 0 0};
    %end;
    .thread T_32;
    .scope S_0x56316e07c4e0;
T_33 ;
    %vpi_call 2 70 "$readmemb", "matrix_bin_A.txt", v0x56316e1a2870 {0 0 0};
    %end;
    .thread T_33;
    .scope S_0x56316e07c4e0;
T_34 ;
    %vpi_call 2 73 "$readmemb", "matrix_bin_B.txt", v0x56316e1a2930 {0 0 0};
    %end;
    .thread T_34;
    .scope S_0x56316e07c4e0;
T_35 ;
    %delay 1000, 0;
    %vpi_call 2 76 "$finish" {0 0 0};
    %end;
    .thread T_35;
    .scope S_0x56316e07c4e0;
T_36 ;
    %wait E_0x56316e0d8a20;
    %load/vec4 v0x56316e1a2e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56316e1a20d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56316e1a2db0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x56316e1a2cc0_0;
    %assign/vec4 v0x56316e1a2db0_0, 0;
    %load/vec4 v0x56316e1a2f10_0;
    %flag_set/vec4 8;
    %jmp/1 T_36.4, 8;
    %load/vec4 v0x56316e1a20d0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %flag_or 8, 4;
T_36.4;
    %jmp/0xz  T_36.2, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56316e1a20d0_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x56316e1a2cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.5, 8;
    %load/vec4 v0x56316e1a20d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56316e1a20d0_0, 0;
    %jmp T_36.6;
T_36.5 ;
    %load/vec4 v0x56316e1a20d0_0;
    %assign/vec4 v0x56316e1a20d0_0, 0;
T_36.6 ;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x56316e07c4e0;
T_37 ;
T_37.0 ;
    %load/vec4 v0x56316e1a2470_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_37.1, 6;
    %wait E_0x56316e0d9470;
    %jmp T_37.0;
T_37.1 ;
    %load/vec4 v0x56316e18e400_0;
    %pad/u 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316e1a29f0, 4, 0;
    %load/vec4 v0x56316e18f310_0;
    %pad/u 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316e1a29f0, 4, 0;
    %load/vec4 v0x56316e190260_0;
    %pad/u 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316e1a29f0, 4, 0;
    %load/vec4 v0x56316e191240_0;
    %pad/u 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316e1a29f0, 4, 0;
    %load/vec4 v0x56316e192220_0;
    %pad/u 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316e1a29f0, 4, 0;
    %load/vec4 v0x56316e193210_0;
    %pad/u 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316e1a29f0, 4, 0;
    %load/vec4 v0x56316e194200_0;
    %pad/u 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316e1a29f0, 4, 0;
    %load/vec4 v0x56316e195270_0;
    %pad/u 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316e1a29f0, 4, 0;
    %load/vec4 v0x56316e196460_0;
    %pad/u 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316e1a29f0, 4, 0;
    %load/vec4 v0x56316e197430_0;
    %pad/u 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316e1a29f0, 4, 0;
    %load/vec4 v0x56316e198400_0;
    %pad/u 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316e1a29f0, 4, 0;
    %load/vec4 v0x56316e1993f0_0;
    %pad/u 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316e1a29f0, 4, 0;
    %load/vec4 v0x56316e19a3d0_0;
    %pad/u 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316e1a29f0, 4, 0;
    %load/vec4 v0x56316e19b3e0_0;
    %pad/u 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316e1a29f0, 4, 0;
    %load/vec4 v0x56316e19c3b0_0;
    %pad/u 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316e1a29f0, 4, 0;
    %load/vec4 v0x56316e19d3a0_0;
    %pad/u 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56316e1a29f0, 4, 0;
    %vpi_func 2 138 "$fopen" 32, "output_matrix.txt", "w" {0 0 0};
    %store/vec4 v0x56316e1a2510_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56316e1a26b0_0, 0, 32;
T_37.2 ; Top of for-loop
    %load/vec4 v0x56316e1a26b0_0;
    %cmpi/s 4, 0, 32;
	  %jmp/0xz T_37.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56316e1a2790_0, 0, 32;
T_37.5 ; Top of for-loop
    %load/vec4 v0x56316e1a2790_0;
    %cmpi/s 4, 0, 32;
	  %jmp/0xz T_37.6, 5;
    %load/vec4 v0x56316e1a26b0_0;
    %muli 4, 0, 32;
    %load/vec4 v0x56316e1a2790_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x56316e1a29f0, 4;
    %vpi_call 2 141 "$fwrite", v0x56316e1a2510_0, "%0d ", S<0,vec4,u8> {1 0 0};
T_37.7 ; for-loop step statement
    %load/vec4 v0x56316e1a2790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56316e1a2790_0, 0, 32;
    %jmp T_37.5;
T_37.6 ; for-loop exit label
    %vpi_call 2 143 "$fwrite", v0x56316e1a2510_0, "\012" {0 0 0};
T_37.4 ; for-loop step statement
    %load/vec4 v0x56316e1a26b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56316e1a26b0_0, 0, 32;
    %jmp T_37.2;
T_37.3 ; for-loop exit label
    %vpi_call 2 145 "$fclose", v0x56316e1a2510_0 {0 0 0};
    %end;
    .thread T_37;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./rtl/tb.v";
    "./rtl/TOP.v";
    "./rtl/buffer.v";
    "./rtl/control.v";
    "./rtl/PE.v";
