/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2020 MediaTek Inc.
 */

#define HDMIRX_P0_PHY_ATOP_3_BASE A_ADR

//Page P0_HDMIRX_PHY_ATOP_3
#define REG_0000_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x600)
    #define REG_0000_ATOP_3_TEST_DPLPH_L0_OV Fld(14, 0, AC_MSKW10)
#define REG_0004_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x604)
    #define REG_0004_ATOP_3_TEST_DPLPH_L1_OV Fld(14, 0, AC_MSKW10)
#define REG_0008_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x608)
    #define REG_0008_ATOP_3_TEST_DPLPH_L2_OV Fld(14, 0, AC_MSKW10)
#define REG_000C_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x60C)
    #define REG_000C_ATOP_3_TEST_DPLPH_L3_OV Fld(14, 0, AC_MSKW10)
    #define REG_000C_ATOP_3_TEST_EN_LA_DIV_L0_OV Fld(1, 14, AC_MSKB1)
    #define REG_000C_ATOP_3_TEST_EN_LA_DIV_L1_OV Fld(1, 15, AC_MSKB1)
#define REG_0010_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x610)
    #define REG_0010_ATOP_3_TEST_EN_LA_DIV_L2_OV Fld(1, 0, AC_MSKB0)
    #define REG_0010_ATOP_3_TEST_EN_LA_DIV_L3_OV Fld(1, 1, AC_MSKB0)
    #define REG_0010_ATOP_3_TEST_EN_LA_L0_OV Fld(1, 2, AC_MSKB0)
    #define REG_0010_ATOP_3_TEST_EN_LA_L1_OV Fld(1, 3, AC_MSKB0)
    #define REG_0010_ATOP_3_TEST_EN_LA_L2_OV Fld(1, 4, AC_MSKB0)
    #define REG_0010_ATOP_3_TEST_EN_LA_L3_OV Fld(1, 5, AC_MSKB0)
    #define REG_0010_ATOP_3_TEST_PHDAC_CAL_BYPASS_L0_OV Fld(1, 6, AC_MSKB0)
    #define REG_0010_ATOP_3_TEST_PHDAC_CAL_BYPASS_L1_OV Fld(1, 7, AC_MSKB0)
    #define REG_0010_ATOP_3_TEST_PHDAC_CAL_BYPASS_L2_OV Fld(1, 8, AC_MSKB1)
    #define REG_0010_ATOP_3_TEST_PHDAC_CAL_BYPASS_L3_OV Fld(1, 9, AC_MSKB1)
    #define REG_0010_ATOP_3_TEST_RESET_VCO_L0_OV Fld(1, 10, AC_MSKB1)
    #define REG_0010_ATOP_3_TEST_RESET_VCO_L1_OV Fld(1, 11, AC_MSKB1)
    #define REG_0010_ATOP_3_TEST_RESET_VCO_L2_OV Fld(1, 12, AC_MSKB1)
    #define REG_0010_ATOP_3_TEST_RESET_VCO_L3_OV Fld(1, 13, AC_MSKB1)
#define REG_0014_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x614)
    #define REG_0014_ATOP_3_TEST_ATOP_OV_0 Fld(16, 0, AC_FULLW10)
#define REG_0018_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x618)
    #define REG_0018_ATOP_3_TEST_ATOP_OV_1 Fld(16, 0, AC_FULLW10)
#define REG_001C_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x61C)
    #define REG_001C_ATOP_3_TEST_ATOP_OV_2 Fld(16, 0, AC_FULLW10)
#define REG_0020_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x620)
    #define REG_0020_ATOP_3_TEST_ATOP_OV_3 Fld(16, 0, AC_FULLW10)
#define REG_0024_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x624)
    #define REG_0024_ATOP_3_TEST_ATOP2_OV_0 Fld(16, 0, AC_FULLW10)
#define REG_0028_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x628)
    #define REG_0028_ATOP_3_TEST_ATOP2_OV_1 Fld(16, 0, AC_FULLW10)
#define REG_002C_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x62C)
    #define REG_002C_ATOP_3_TEST_ATOP2_OV_2 Fld(16, 0, AC_FULLW10)
#define REG_0030_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x630)
    #define REG_0030_ATOP_3_TEST_ATOP2_OV_3 Fld(16, 0, AC_FULLW10)
#define REG_0034_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x634)
    #define REG_0034_ATOP_3_TEST_BIST_L0_OV Fld(8, 0, AC_FULLB0)
    #define REG_0034_ATOP_3_TEST_BIST_L1_OV Fld(8, 8, AC_FULLB1)
#define REG_0038_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x638)
    #define REG_0038_ATOP_3_TEST_BIST_L2_OV Fld(8, 0, AC_FULLB0)
    #define REG_0038_ATOP_3_TEST_BIST_L3_OV Fld(8, 8, AC_FULLB1)
#define REG_003C_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x63C)
    #define REG_003C_ATOP_3_TEST_CH_L0_OV_0 Fld(16, 0, AC_FULLW10)
#define REG_0040_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x640)
    #define REG_0040_ATOP_3_TEST_CH_L0_OV_1 Fld(16, 0, AC_FULLW10)
#define REG_0044_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x644)
    #define REG_0044_ATOP_3_TEST_CH_L0_OV_2 Fld(8, 0, AC_FULLB0)
#define REG_0048_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x648)
    #define REG_0048_ATOP_3_TEST_CH_L1_OV_0 Fld(16, 0, AC_FULLW10)
#define REG_004C_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x64C)
    #define REG_004C_ATOP_3_TEST_CH_L1_OV_1 Fld(16, 0, AC_FULLW10)
#define REG_0050_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x650)
    #define REG_0050_ATOP_3_TEST_CH_L1_OV_2 Fld(8, 0, AC_FULLB0)
#define REG_0054_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x654)
    #define REG_0054_ATOP_3_TEST_CH_L2_OV_0 Fld(16, 0, AC_FULLW10)
#define REG_0058_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x658)
    #define REG_0058_ATOP_3_TEST_CH_L2_OV_1 Fld(16, 0, AC_FULLW10)
#define REG_005C_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x65C)
    #define REG_005C_ATOP_3_TEST_CH_L2_OV_2 Fld(8, 0, AC_FULLB0)
#define REG_0060_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x660)
    #define REG_0060_ATOP_3_TEST_CH_L3_OV_0 Fld(16, 0, AC_FULLW10)
#define REG_0064_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x664)
    #define REG_0064_ATOP_3_TEST_CH_L3_OV_1 Fld(16, 0, AC_FULLW10)
#define REG_0068_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x668)
    #define REG_0068_ATOP_3_TEST_CH_L3_OV_2 Fld(8, 0, AC_FULLB0)
#define REG_006C_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x66C)
    #define REG_006C_ATOP_3_TEST_CLKAMP_OV Fld(2, 0, AC_MSKB0)
#define REG_0070_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x670)
    #define REG_0070_ATOP_3_TEST_DFE_L0_OV_0 Fld(16, 0, AC_FULLW10)
#define REG_0074_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x674)
    #define REG_0074_ATOP_3_TEST_DFE_L0_OV_1 Fld(16, 0, AC_FULLW10)
#define REG_0078_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x678)
    #define REG_0078_ATOP_3_TEST_DFE_L0_OV_2 Fld(8, 0, AC_FULLB0)
#define REG_007C_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x67C)
    #define REG_007C_ATOP_3_TEST_DFE_L1_OV_0 Fld(16, 0, AC_FULLW10)
#define REG_0080_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x680)
    #define REG_0080_ATOP_3_TEST_DFE_L1_OV_1 Fld(16, 0, AC_FULLW10)
#define REG_0084_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x684)
    #define REG_0084_ATOP_3_TEST_DFE_L1_OV_2 Fld(8, 0, AC_FULLB0)
#define REG_0088_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x688)
    #define REG_0088_ATOP_3_TEST_DFE_L2_OV_0 Fld(16, 0, AC_FULLW10)
#define REG_008C_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x68C)
    #define REG_008C_ATOP_3_TEST_DFE_L2_OV_1 Fld(16, 0, AC_FULLW10)
#define REG_0090_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x690)
    #define REG_0090_ATOP_3_TEST_DFE_L2_OV_2 Fld(8, 0, AC_FULLB0)
#define REG_0094_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x694)
    #define REG_0094_ATOP_3_TEST_DFE_L3_OV_0 Fld(16, 0, AC_FULLW10)
#define REG_0098_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x698)
    #define REG_0098_ATOP_3_TEST_DFE_L3_OV_1 Fld(16, 0, AC_FULLW10)
#define REG_009C_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x69C)
    #define REG_009C_ATOP_3_TEST_DFE_L3_OV_2 Fld(8, 0, AC_FULLB0)
#define REG_00A0_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x6A0)
    #define REG_00A0_ATOP_3_TEST_DLPF_L0_OV_0 Fld(16, 0, AC_FULLW10)
#define REG_00A4_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x6A4)
    #define REG_00A4_ATOP_3_TEST_DLPF_L0_OV_1 Fld(16, 0, AC_FULLW10)
#define REG_00A8_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x6A8)
    #define REG_00A8_ATOP_3_TEST_DLPF_L1_OV_0 Fld(16, 0, AC_FULLW10)
#define REG_00AC_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x6AC)
    #define REG_00AC_ATOP_3_TEST_DLPF_L1_OV_1 Fld(16, 0, AC_FULLW10)
#define REG_00B0_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x6B0)
    #define REG_00B0_ATOP_3_TEST_DLPF_L2_OV_0 Fld(16, 0, AC_FULLW10)
#define REG_00B4_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x6B4)
    #define REG_00B4_ATOP_3_TEST_DLPF_L2_OV_1 Fld(16, 0, AC_FULLW10)
#define REG_00B8_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x6B8)
    #define REG_00B8_ATOP_3_TEST_DLPF_L3_OV_0 Fld(16, 0, AC_FULLW10)
#define REG_00BC_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x6BC)
    #define REG_00BC_ATOP_3_TEST_DLPF_L3_OV_1 Fld(16, 0, AC_FULLW10)
#define REG_00C0_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x6C0)
    #define REG_00C0_ATOP_3_TEST_DVICLK_OV Fld(3, 0, AC_MSKB0)
    #define REG_00C0_ATOP_3_TEST_EN_PHDAC_CAL_CODE_L0_OV Fld(1, 3, AC_MSKB0)
    #define REG_00C0_ATOP_3_TEST_EN_PHDAC_CAL_CODE_L1_OV Fld(1, 4, AC_MSKB0)
    #define REG_00C0_ATOP_3_TEST_EN_PHDAC_CAL_CODE_L2_OV Fld(1, 5, AC_MSKB0)
    #define REG_00C0_ATOP_3_TEST_EN_PHDAC_CAL_CODE_L3_OV Fld(1, 6, AC_MSKB0)
#define REG_00C4_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x6C4)
    #define REG_00C4_ATOP_3_TEST_EQRS_L0_OV Fld(14, 0, AC_MSKW10)
#define REG_00C8_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x6C8)
    #define REG_00C8_ATOP_3_TEST_EQRS_L1_OV Fld(14, 0, AC_MSKW10)
#define REG_00CC_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x6CC)
    #define REG_00CC_ATOP_3_TEST_EQRS_L2_OV Fld(14, 0, AC_MSKW10)
#define REG_00D0_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x6D0)
    #define REG_00D0_ATOP_3_TEST_EQRS_L3_OV Fld(14, 0, AC_MSKW10)
#define REG_00D4_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x6D4)
    #define REG_00D4_ATOP_3_TEST_IO_LOOPBK_OV_0 Fld(16, 0, AC_FULLW10)
#define REG_00D8_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x6D8)
    #define REG_00D8_ATOP_3_TEST_IO_LOOPBK_OV_1 Fld(16, 0, AC_FULLW10)
#define REG_00DC_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x6DC)
    #define REG_00DC_ATOP_3_TEST_LANE_L0_OV Fld(16, 0, AC_FULLW10)
#define REG_00E0_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x6E0)
    #define REG_00E0_ATOP_3_TEST_LANE_L1_OV Fld(16, 0, AC_FULLW10)
#define REG_00E4_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x6E4)
    #define REG_00E4_ATOP_3_TEST_LANE_L2_OV Fld(16, 0, AC_FULLW10)
#define REG_00E8_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x6E8)
    #define REG_00E8_ATOP_3_TEST_LANE_L3_OV Fld(16, 0, AC_FULLW10)
#define REG_00EC_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x6EC)
    #define REG_00EC_ATOP_3_TEST_PGA_L0_OV Fld(8, 0, AC_FULLB0)
    #define REG_00EC_ATOP_3_TEST_PGA_L1_OV Fld(8, 8, AC_FULLB1)
#define REG_00F0_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x6F0)
    #define REG_00F0_ATOP_3_TEST_PGA_L2_OV Fld(8, 0, AC_FULLB0)
    #define REG_00F0_ATOP_3_TEST_PGA_L3_OV Fld(8, 8, AC_FULLB1)
#define REG_00F4_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x6F4)
    #define REG_00F4_ATOP_3_TEST_PGA_RL_L0_OV Fld(4, 0, AC_MSKB0)
    #define REG_00F4_ATOP_3_TEST_PGA_RL_L1_OV Fld(4, 4, AC_MSKB0)
    #define REG_00F4_ATOP_3_TEST_PGA_RL_L2_OV Fld(4, 8, AC_MSKB1)
    #define REG_00F4_ATOP_3_TEST_PGA_RL_L3_OV Fld(4, 12, AC_MSKB1)
#define REG_00F8_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x6F8)
    #define REG_00F8_ATOP_3_TEST_PHDAC_CAL_CODE_L0_OV Fld(6, 0, AC_MSKB0)
    #define REG_00F8_ATOP_3_TEST_PHDAC_CAL_CODE_L1_OV Fld(6, 6, AC_MSKW10)
#define REG_00FC_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x6FC)
    #define REG_00FC_ATOP_3_TEST_PHDAC_CAL_CODE_L2_OV Fld(6, 0, AC_MSKB0)
    #define REG_00FC_ATOP_3_TEST_PHDAC_CAL_CODE_L3_OV Fld(6, 6, AC_MSKW10)
#define REG_0100_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x700)
    #define REG_0100_ATOP_3_TEST_PLL_L0_OV_0 Fld(16, 0, AC_FULLW10)
#define REG_0104_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x704)
    #define REG_0104_ATOP_3_TEST_PLL_L0_OV_1 Fld(16, 0, AC_FULLW10)
#define REG_0108_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x708)
    #define REG_0108_ATOP_3_TEST_PLL_L1_OV_0 Fld(16, 0, AC_FULLW10)
#define REG_010C_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x70C)
    #define REG_010C_ATOP_3_TEST_PLL_L1_OV_1 Fld(16, 0, AC_FULLW10)
#define REG_0110_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x710)
    #define REG_0110_ATOP_3_TEST_PLL_L2_OV_0 Fld(16, 0, AC_FULLW10)
#define REG_0114_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x714)
    #define REG_0114_ATOP_3_TEST_PLL_L2_OV_1 Fld(16, 0, AC_FULLW10)
#define REG_0118_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x718)
    #define REG_0118_ATOP_3_TEST_PLL_L3_OV_0 Fld(16, 0, AC_FULLW10)
#define REG_011C_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x71C)
    #define REG_011C_ATOP_3_TEST_PLL_L3_OV_1 Fld(16, 0, AC_FULLW10)
#define REG_0120_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x720)
    #define REG_0120_ATOP_3_TEST_SAFF_CAL_L0_OV Fld(8, 0, AC_FULLB0)
    #define REG_0120_ATOP_3_TEST_SAFF_CAL_L1_OV Fld(8, 8, AC_FULLB1)
#define REG_0124_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x724)
    #define REG_0124_ATOP_3_TEST_SAFF_CAL_L2_OV Fld(8, 0, AC_FULLB0)
    #define REG_0124_ATOP_3_TEST_SAFF_CAL_L3_OV Fld(8, 8, AC_FULLB1)
#define REG_0128_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x728)
    #define REG_0128_ATOP_3_TEST_DUMMY_L0_OV_0 Fld(16, 0, AC_FULLW10)
#define REG_012C_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x72C)
    #define REG_012C_ATOP_3_TEST_DUMMY_L0_OV_1 Fld(16, 0, AC_FULLW10)
#define REG_0130_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x730)
    #define REG_0130_ATOP_3_TEST_DUMMY_L1_OV_0 Fld(16, 0, AC_FULLW10)
#define REG_0134_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x734)
    #define REG_0134_ATOP_3_TEST_DUMMY_L1_OV_1 Fld(16, 0, AC_FULLW10)
#define REG_0138_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x738)
    #define REG_0138_ATOP_3_TEST_DUMMY_L2_OV_0 Fld(16, 0, AC_FULLW10)
#define REG_013C_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x73C)
    #define REG_013C_ATOP_3_TEST_DUMMY_L2_OV_1 Fld(16, 0, AC_FULLW10)
#define REG_0140_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x740)
    #define REG_0140_ATOP_3_TEST_DUMMY_L3_OV_0 Fld(16, 0, AC_FULLW10)
#define REG_0144_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x744)
    #define REG_0144_ATOP_3_TEST_DUMMY_L3_OV_1 Fld(16, 0, AC_FULLW10)
#define REG_0148_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x748)
    #define REG_0148_ATOP_3_TEST_DUMMY_TOP_OV_0 Fld(16, 0, AC_FULLW10)
#define REG_014C_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x74C)
    #define REG_014C_ATOP_3_TEST_DUMMY_TOP_OV_1 Fld(16, 0, AC_FULLW10)
#define REG_0150_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x750)
    #define REG_0150_ATOP_3_DUMMY_0 Fld(16, 0, AC_FULLW10)
#define REG_0154_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x754)
    #define REG_0154_ATOP_3_DUMMY_1 Fld(16, 0, AC_FULLW10)
#define REG_0158_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x758)
    #define REG_0158_ATOP_3_DUMMY_2 Fld(16, 0, AC_FULLW10)
#define REG_015C_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x75C)
    #define REG_015C_ATOP_3_DUMMY_3 Fld(16, 0, AC_FULLW10)
#define REG_0160_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x760)
    #define REG_0160_ATOP_3_DUMMY_4 Fld(16, 0, AC_FULLW10)
#define REG_0164_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x764)
    #define REG_0164_ATOP_3_DUMMY_5 Fld(16, 0, AC_FULLW10)
#define REG_0168_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x768)
    #define REG_0168_ATOP_3_DUMMY_6 Fld(16, 0, AC_FULLW10)
#define REG_016C_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x76C)
    #define REG_016C_ATOP_3_DUMMY_7 Fld(16, 0, AC_FULLW10)
#define REG_0170_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x770)
    #define REG_0170_ATOP_3_DUMMY_8 Fld(16, 0, AC_FULLW10)
#define REG_0174_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x774)
    #define REG_0174_ATOP_3_DUMMY_9 Fld(16, 0, AC_FULLW10)
#define REG_0178_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x778)
    #define REG_0178_ATOP_3_DUMMY_10 Fld(16, 0, AC_FULLW10)
#define REG_017C_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x77C)
    #define REG_017C_ATOP_3_DUMMY_11 Fld(16, 0, AC_FULLW10)
#define REG_0180_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x780)
    #define REG_0180_ATOP_3_DUMMY_12 Fld(16, 0, AC_FULLW10)
#define REG_0184_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x784)
    #define REG_0184_ATOP_3_DUMMY_13 Fld(16, 0, AC_FULLW10)
#define REG_0188_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x788)
    #define REG_0188_ATOP_3_DUMMY_14 Fld(16, 0, AC_FULLW10)
#define REG_018C_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x78C)
    #define REG_018C_ATOP_3_DUMMY_15 Fld(16, 0, AC_FULLW10)
#define REG_0190_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x790)
    #define REG_0190_ATOP_3_RGS_HDMI2P1RX_DLPF_OVERFLOW_L0 Fld(1, 0, AC_MSKB0)
    #define REG_0190_ATOP_3_RGS_HDMI2P1RX_DLPF_OVERFLOW_L1 Fld(1, 1, AC_MSKB0)
    #define REG_0190_ATOP_3_RGS_HDMI2P1RX_DLPF_OVERFLOW_L2 Fld(1, 2, AC_MSKB0)
    #define REG_0190_ATOP_3_RGS_HDMI2P1RX_DLPF_OVERFLOW_L3 Fld(1, 3, AC_MSKB0)
    #define REG_0190_ATOP_3_RGS_HDMI2P1RX_DLPF_UNDERFLOW_L0 Fld(1, 4, AC_MSKB0)
    #define REG_0190_ATOP_3_RGS_HDMI2P1RX_DLPF_UNDERFLOW_L1 Fld(1, 5, AC_MSKB0)
    #define REG_0190_ATOP_3_RGS_HDMI2P1RX_DLPF_UNDERFLOW_L2 Fld(1, 6, AC_MSKB0)
    #define REG_0190_ATOP_3_RGS_HDMI2P1RX_DLPF_UNDERFLOW_L3 Fld(1, 7, AC_MSKB0)
    #define REG_0190_ATOP_3_RGS_HDMI2P1RX_RO_CAL_L0 Fld(8, 8, AC_FULLB1)
#define REG_0194_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x794)
    #define REG_0194_ATOP_3_RGS_HDMI2P1RX_RO_CAL_L1 Fld(8, 0, AC_FULLB0)
    #define REG_0194_ATOP_3_RGS_HDMI2P1RX_RO_CAL_L2 Fld(8, 8, AC_FULLB1)
#define REG_0198_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x798)
    #define REG_0198_ATOP_3_RGS_HDMI2P1RX_RO_CAL_L3 Fld(8, 0, AC_FULLB0)
    #define REG_0198_ATOP_3_RGS_HDMI2P1RX_RO_ER_OVERFLOW_L0 Fld(1, 8, AC_MSKB1)
    #define REG_0198_ATOP_3_RGS_HDMI2P1RX_RO_ER_OVERFLOW_L1 Fld(1, 9, AC_MSKB1)
    #define REG_0198_ATOP_3_RGS_HDMI2P1RX_RO_ER_OVERFLOW_L2 Fld(1, 10, AC_MSKB1)
    #define REG_0198_ATOP_3_RGS_HDMI2P1RX_RO_ER_OVERFLOW_L3 Fld(1, 11, AC_MSKB1)
    #define REG_0198_ATOP_3_RGS_HDMI2P1RX_RO_PLL_HIGH_L0 Fld(1, 12, AC_MSKB1)
    #define REG_0198_ATOP_3_RGS_HDMI2P1RX_RO_PLL_HIGH_L1 Fld(1, 13, AC_MSKB1)
    #define REG_0198_ATOP_3_RGS_HDMI2P1RX_RO_PLL_HIGH_L2 Fld(1, 14, AC_MSKB1)
    #define REG_0198_ATOP_3_RGS_HDMI2P1RX_RO_PLL_HIGH_L3 Fld(1, 15, AC_MSKB1)
#define REG_019C_ATOP_3 (HDMIRX_P0_PHY_ATOP_3_BASE + 0x79C)
    #define REG_019C_ATOP_3_RGS_HDMI2P1RX_RO_PLL_LOCK_L0 Fld(1, 0, AC_MSKB0)
    #define REG_019C_ATOP_3_RGS_HDMI2P1RX_RO_PLL_LOCK_L1 Fld(1, 1, AC_MSKB0)
    #define REG_019C_ATOP_3_RGS_HDMI2P1RX_RO_PLL_LOCK_L2 Fld(1, 2, AC_MSKB0)
    #define REG_019C_ATOP_3_RGS_HDMI2P1RX_RO_PLL_LOCK_L3 Fld(1, 3, AC_MSKB0)
    #define REG_019C_ATOP_3_RGS_HDMI2P1RX_RO_IO_LOOPBK Fld(8, 4, AC_MSKW10)

