{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538875725235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538875725255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 06 20:28:45 2018 " "Processing started: Sat Oct 06 20:28:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538875725255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875725255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TripleBuffer -c TripleBuffer_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off TripleBuffer -c TripleBuffer_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875725255 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1538875725999 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1538875725999 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dummy_memory.v(66) " "Verilog HDL warning at dummy_memory.v(66): extended using \"x\" or \"z\"" {  } { { "dummy_memory.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/dummy_memory.v" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1538875741533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dummy_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file dummy_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_mem " "Found entity 1: d_mem" {  } { { "dummy_memory.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/dummy_memory.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875741536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875741536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_sender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_sender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_sender-Behavioral " "Found design unit 1: i2c_sender-Behavioral" {  } { { "i2c_sender.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/i2c_sender.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875742022 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_sender " "Found entity 1: i2c_sender" {  } { { "i2c_sender.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/i2c_sender.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875742022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875742022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_capture.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_capture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_capture-Behavioral " "Found design unit 1: ov7670_capture-Behavioral" {  } { { "ov7670_capture.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/ov7670_capture.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875742030 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_capture " "Found entity 1: ov7670_capture" {  } { { "ov7670_capture.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/ov7670_capture.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875742030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875742030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_registers-Behavioral " "Found design unit 1: ov7670_registers-Behavioral" {  } { { "ov7670_registers.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/ov7670_registers.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875742038 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_registers " "Found entity 1: ov7670_registers" {  } { { "ov7670_registers.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/ov7670_registers.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875742038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875742038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_controller-Behavioral " "Found design unit 1: ov7670_controller-Behavioral" {  } { { "ov7670_controller.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/ov7670_controller.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875742046 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_controller " "Found entity 1: ov7670_controller" {  } { { "ov7670_controller.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/ov7670_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875742046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875742046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triplebuffer_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file triplebuffer_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TripleBuffer_top " "Found entity 1: TripleBuffer_top" {  } { { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875742052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875742052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file triple_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 tri_control_1 " "Found entity 1: tri_control_1" {  } { { "triple_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/triple_controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875742061 ""} { "Info" "ISGN_ENTITY_NAME" "2 tri_control " "Found entity 2: tri_control" {  } { { "triple_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/triple_controller.v" 196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875742061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875742061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_muxes.v 3 3 " "Found 3 design units, including 3 entities, in source file triple_muxes.v" { { "Info" "ISGN_ENTITY_NAME" "1 tri_mem_mux " "Found entity 1: tri_mem_mux" {  } { { "triple_muxes.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/triple_muxes.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875742071 ""} { "Info" "ISGN_ENTITY_NAME" "2 tri_data_mux " "Found entity 2: tri_data_mux" {  } { { "triple_muxes.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/triple_muxes.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875742071 ""} { "Info" "ISGN_ENTITY_NAME" "3 tri_ready_mux " "Found entity 3: tri_ready_mux" {  } { { "triple_muxes.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/triple_muxes.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875742071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875742071 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram_controller.v(131) " "Verilog HDL warning at sram_controller.v(131): extended using \"x\" or \"z\"" {  } { { "sram_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/sram_controller.v" 131 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1538875742077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file sram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_ctrl " "Found entity 1: sram_ctrl" {  } { { "sram_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/sram_controller.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875742080 ""} { "Info" "ISGN_ENTITY_NAME" "2 up_conv " "Found entity 2: up_conv" {  } { { "sram_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/sram_controller.v" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875742080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875742080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "capture_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file capture_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 capture_buff " "Found entity 1: capture_buff" {  } { { "capture_buffer.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/capture_buffer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875742087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875742087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmission_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file transmission_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 tr_buff " "Found entity 1: tr_buff" {  } { { "transmission_buffer.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/transmission_buffer.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875742096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875742096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-Behavioral " "Found design unit 1: VGA-Behavioral" {  } { { "vga.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/vga.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875742102 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "vga.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/vga.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875742102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875742102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RGB-Behavioral " "Found design unit 1: RGB-Behavioral" {  } { { "rgb.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/rgb.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875742107 ""} { "Info" "ISGN_ENTITY_NAME" "1 RGB " "Found entity 1: RGB" {  } { { "rgb.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/rgb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875742107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875742107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_addr_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_addr_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Address_Generator-Behavioral " "Found design unit 1: Address_Generator-Behavioral" {  } { { "vga_addr_gen.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/vga_addr_gen.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875742114 ""} { "Info" "ISGN_ENTITY_NAME" "1 Address_Generator " "Found entity 1: Address_Generator" {  } { { "vga_addr_gen.vhd" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/vga_addr_gen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875742114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875742114 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clock_dividers.v(40) " "Verilog HDL information at clock_dividers.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "clock_dividers.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/clock_dividers.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1538875742119 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clock_dividers.v(72) " "Verilog HDL information at clock_dividers.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "clock_dividers.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/clock_dividers.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1538875742119 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clock_dividers.v(102) " "Verilog HDL information at clock_dividers.v(102): always construct contains both blocking and non-blocking assignments" {  } { { "clock_dividers.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/clock_dividers.v" 102 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1538875742119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_dividers.v 6 6 " "Found 6 design units, including 6 entities, in source file clock_dividers.v" { { "Info" "ISGN_ENTITY_NAME" "1 MHz_25 " "Found entity 1: MHz_25" {  } { { "clock_dividers.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/clock_dividers.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875742127 ""} { "Info" "ISGN_ENTITY_NAME" "2 kHz_50 " "Found entity 2: kHz_50" {  } { { "clock_dividers.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/clock_dividers.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875742127 ""} { "Info" "ISGN_ENTITY_NAME" "3 MHz_1 " "Found entity 3: MHz_1" {  } { { "clock_dividers.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/clock_dividers.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875742127 ""} { "Info" "ISGN_ENTITY_NAME" "4 Hz_5 " "Found entity 4: Hz_5" {  } { { "clock_dividers.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/clock_dividers.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875742127 ""} { "Info" "ISGN_ENTITY_NAME" "5 notBlock " "Found entity 5: notBlock" {  } { { "clock_dividers.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/clock_dividers.v" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875742127 ""} { "Info" "ISGN_ENTITY_NAME" "6 andBlock " "Found entity 6: andBlock" {  } { { "clock_dividers.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/clock_dividers.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875742127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875742127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll150.v 1 1 " "Found 1 design units, including 1 entities, in source file pll150.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll150 " "Found entity 1: pll150" {  } { { "pll150.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/pll150.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875742137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875742137 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test_bench.v(124) " "Verilog HDL warning at test_bench.v(124): extended using \"x\" or \"z\"" {  } { { "test_bench.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/test_bench.v" 124 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1538875742146 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test_bench.v(125) " "Verilog HDL warning at test_bench.v(125): extended using \"x\" or \"z\"" {  } { { "test_bench.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/test_bench.v" 125 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1538875742147 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test_bench.v(126) " "Verilog HDL warning at test_bench.v(126): extended using \"x\" or \"z\"" {  } { { "test_bench.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/test_bench.v" 126 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1538875742147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_bench " "Found entity 1: test_bench" {  } { { "test_bench.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/test_bench.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875742151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875742151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triplebuffer_top.v 1 1 " "Found 1 design units, including 1 entities, in source file triplebuffer_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TripleBuffer " "Found entity 1: TripleBuffer" {  } { { "TripleBuffer_top.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875742162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875742162 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TripleBuffer_top " "Elaborating entity \"TripleBuffer_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1538875742303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_controller ov7670_controller:inst5 " "Elaborating entity \"ov7670_controller\" for hierarchy \"ov7670_controller:inst5\"" {  } { { "TripleBuffer_top.bdf" "inst5" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { -272 800 992 -128 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875742353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_sender ov7670_controller:inst5\|i2c_sender:Inst_i2c_sender " "Elaborating entity \"i2c_sender\" for hierarchy \"ov7670_controller:inst5\|i2c_sender:Inst_i2c_sender\"" {  } { { "ov7670_controller.vhd" "Inst_i2c_sender" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/ov7670_controller.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875742357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_registers ov7670_controller:inst5\|ov7670_registers:Inst_ov7670_registers " "Elaborating entity \"ov7670_registers\" for hierarchy \"ov7670_controller:inst5\|ov7670_registers:Inst_ov7670_registers\"" {  } { { "ov7670_controller.vhd" "Inst_ov7670_registers" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/ov7670_controller.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875742362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MHz_25 MHz_25:m25 " "Elaborating entity \"MHz_25\" for hierarchy \"MHz_25:m25\"" {  } { { "TripleBuffer_top.bdf" "m25" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { -216 440 592 -136 "m25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875742369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "notBlock notBlock:inst16 " "Elaborating entity \"notBlock\" for hierarchy \"notBlock:inst16\"" {  } { { "TripleBuffer_top.bdf" "inst16" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { -216 640 760 -136 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875742374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:vga " "Elaborating entity \"VGA\" for hierarchy \"VGA:vga\"" {  } { { "TripleBuffer_top.bdf" "vga" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 584 -104 72 728 "vga" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875742378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_ctrl sram_ctrl:inst2 " "Elaborating entity \"sram_ctrl\" for hierarchy \"sram_ctrl:inst2\"" {  } { { "TripleBuffer_top.bdf" "inst2" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { -128 1040 1272 80 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875742382 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 sram_controller.v(37) " "Verilog HDL assignment warning at sram_controller.v(37): truncated value with size 3 to match size of target (2)" {  } { { "sram_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/sram_controller.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1538875742383 "|TripleBuffer|sram_ctrl:sc_x"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 sram_controller.v(38) " "Verilog HDL assignment warning at sram_controller.v(38): truncated value with size 3 to match size of target (2)" {  } { { "sram_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/sram_controller.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1538875742384 "|TripleBuffer|sram_ctrl:sc_x"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 sram_controller.v(39) " "Verilog HDL assignment warning at sram_controller.v(39): truncated value with size 3 to match size of target (2)" {  } { { "sram_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/sram_controller.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1538875742384 "|TripleBuffer|sram_ctrl:sc_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_mem_mux tri_mem_mux:inst " "Elaborating entity \"tri_mem_mux\" for hierarchy \"tri_mem_mux:inst\"" {  } { { "TripleBuffer_top.bdf" "inst" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 48 640 960 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875742386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "capture_buff capture_buff:inst4 " "Elaborating entity \"capture_buff\" for hierarchy \"capture_buff:inst4\"" {  } { { "TripleBuffer_top.bdf" "inst4" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 48 232 504 192 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875742391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_ready_mux tri_ready_mux:inst6 " "Elaborating entity \"tri_ready_mux\" for hierarchy \"tri_ready_mux:inst6\"" {  } { { "TripleBuffer_top.bdf" "inst6" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 624 808 984 736 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875742395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_control tri_control:inst9 " "Elaborating entity \"tri_control\" for hierarchy \"tri_control:inst9\"" {  } { { "TripleBuffer_top.bdf" "inst9" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 176 -88 160 288 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875742400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_capture ov7670_capture:inst17 " "Elaborating entity \"ov7670_capture\" for hierarchy \"ov7670_capture:inst17\"" {  } { { "TripleBuffer_top.bdf" "inst17" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 8 -48 120 120 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875742404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tr_buff tr_buff:inst8 " "Elaborating entity \"tr_buff\" for hierarchy \"tr_buff:inst8\"" {  } { { "TripleBuffer_top.bdf" "inst8" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 248 192 544 392 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875742408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Address_Generator Address_Generator:inst15 " "Elaborating entity \"Address_Generator\" for hierarchy \"Address_Generator:inst15\"" {  } { { "TripleBuffer_top.bdf" "inst15" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 320 -120 64 432 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875742412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_data_mux tri_data_mux:inst11 " "Elaborating entity \"tri_data_mux\" for hierarchy \"tri_data_mux:inst11\"" {  } { { "TripleBuffer_top.bdf" "inst11" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 512 784 1096 624 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875742416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kHz_50 kHz_50:inst7 " "Elaborating entity \"kHz_50\" for hierarchy \"kHz_50:inst7\"" {  } { { "TripleBuffer_top.bdf" "inst7" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { -320 440 592 -240 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875742419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_conv up_conv:inst12 " "Elaborating entity \"up_conv\" for hierarchy \"up_conv:inst12\"" {  } { { "TripleBuffer_top.bdf" "inst12" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { -96 1544 1768 -16 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875742421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB RGB:inst14 " "Elaborating entity \"RGB\" for hierarchy \"RGB:inst14\"" {  } { { "TripleBuffer_top.bdf" "inst14" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 456 -104 64 568 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875742424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll150 pll150:inst10 " "Elaborating entity \"pll150\" for hierarchy \"pll150:inst10\"" {  } { { "TripleBuffer_top.bdf" "inst10" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { -296 168 408 -144 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875742434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll150:inst10\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll150:inst10\|altpll:altpll_component\"" {  } { { "pll150.v" "altpll_component" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/pll150.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875742512 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll150:inst10\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll150:inst10\|altpll:altpll_component\"" {  } { { "pll150.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/pll150.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875742514 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll150:inst10\|altpll:altpll_component " "Instantiated megafunction \"pll150:inst10\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll150 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll150\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875742515 ""}  } { { "pll150.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/pll150.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1538875742515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll150_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll150_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll150_altpll " "Found entity 1: pll150_altpll" {  } { { "db/pll150_altpll.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/db/pll150_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875742583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875742583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll150_altpll pll150:inst10\|altpll:altpll_component\|pll150_altpll:auto_generated " "Elaborating entity \"pll150_altpll\" for hierarchy \"pll150:inst10\|altpll:altpll_component\|pll150_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875742588 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll150:inst10\|altpll:altpll_component\|pll150_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"pll150:inst10\|altpll:altpll_component\|pll150_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/pll150_altpll.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/db/pll150_altpll.v" 77 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "pll150.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/pll150.v" 90 0 0 } } { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { -296 168 408 -144 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1538875742862 "|TripleBuffer_top|pll150:inst10|altpll:altpll_component|pll150_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1538875742862 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1538875742862 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "ov7670_controller:inst5\|ov7670_registers:Inst_ov7670_registers\|Mux0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ov7670_controller:inst5\|ov7670_registers:Inst_ov7670_registers\|Mux0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538875743435 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538875743435 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538875743435 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538875743435 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538875743435 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538875743435 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE TripleBuffer.TripleBuffer_top0.rtl.mif " "Parameter INIT_FILE set to TripleBuffer.TripleBuffer_top0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538875743435 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1538875743435 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1538875743435 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ov7670_controller:inst5\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0 " "Elaborated megafunction instantiation \"ov7670_controller:inst5\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875743575 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ov7670_controller:inst5\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0 " "Instantiated megafunction \"ov7670_controller:inst5\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875743575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875743575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875743575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875743575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875743575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875743575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE TripleBuffer.TripleBuffer_top0.rtl.mif " "Parameter \"INIT_FILE\" = \"TripleBuffer.TripleBuffer_top0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538875743575 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1538875743575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c411.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c411.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c411 " "Found entity 1: altsyncram_c411" {  } { { "db/altsyncram_c411.tdf" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/db/altsyncram_c411.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538875743655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875743655 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sram_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/sram_controller.v" 61 -1 0 } } { "capture_buffer.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/capture_buffer.v" 20 -1 0 } } { "transmission_buffer.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/transmission_buffer.v" 18 -1 0 } } { "transmission_buffer.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/transmission_buffer.v" 44 -1 0 } } { "sram_controller.v" "" { Text "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/sram_controller.v" 46 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1538875744126 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1538875744127 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "camera_pwdn GND " "Pin \"camera_pwdn\" is stuck at GND" {  } { { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { -184 1000 1176 -168 "camera_pwdn" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538875744307 "|TripleBuffer_top|camera_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "camera_reset VCC " "Pin \"camera_reset\" is stuck at VCC" {  } { { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { -200 1000 1176 -184 "camera_reset" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538875744307 "|TripleBuffer_top|camera_reset"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_Nsync VCC " "Pin \"VGA_Nsync\" is stuck at VCC" {  } { { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 688 104 280 704 "VGA_Nsync" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538875744307 "|TripleBuffer_top|VGA_Nsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_x_ce_a_n GND " "Pin \"sram_x_ce_a_n\" is stuck at GND" {  } { { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { -24 1288 1464 -8 "sram_x_ce_a_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538875744307 "|TripleBuffer_top|sram_x_ce_a_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_x_ub_a_n GND " "Pin \"sram_x_ub_a_n\" is stuck at GND" {  } { { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { -8 1288 1464 8 "sram_x_ub_a_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538875744307 "|TripleBuffer_top|sram_x_ub_a_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_x_lb_a_n GND " "Pin \"sram_x_lb_a_n\" is stuck at GND" {  } { { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 8 1288 1464 24 "sram_x_lb_a_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538875744307 "|TripleBuffer_top|sram_x_lb_a_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_y_ce_a_n GND " "Pin \"sram_y_ce_a_n\" is stuck at GND" {  } { { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 184 1288 1464 200 "sram_y_ce_a_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538875744307 "|TripleBuffer_top|sram_y_ce_a_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_y_ub_a_n GND " "Pin \"sram_y_ub_a_n\" is stuck at GND" {  } { { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 200 1288 1464 216 "sram_y_ub_a_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538875744307 "|TripleBuffer_top|sram_y_ub_a_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_y_lb_a_n GND " "Pin \"sram_y_lb_a_n\" is stuck at GND" {  } { { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 216 1288 1464 232 "sram_y_lb_a_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538875744307 "|TripleBuffer_top|sram_y_lb_a_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_z_ce_a_n GND " "Pin \"sram_z_ce_a_n\" is stuck at GND" {  } { { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 392 1288 1464 408 "sram_z_ce_a_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538875744307 "|TripleBuffer_top|sram_z_ce_a_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_z_ub_a_n GND " "Pin \"sram_z_ub_a_n\" is stuck at GND" {  } { { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 408 1288 1464 424 "sram_z_ub_a_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538875744307 "|TripleBuffer_top|sram_z_ub_a_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_z_lb_a_n GND " "Pin \"sram_z_lb_a_n\" is stuck at GND" {  } { { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { 424 1288 1464 440 "sram_z_lb_a_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538875744307 "|TripleBuffer_top|sram_z_lb_a_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_x_addr\[19\] GND " "Pin \"sram_x_addr\[19\]\" is stuck at GND" {  } { { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { -72 1784 1960 -56 "sram_x_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538875744307 "|TripleBuffer_top|sram_x_addr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_x_addr\[18\] GND " "Pin \"sram_x_addr\[18\]\" is stuck at GND" {  } { { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { -72 1784 1960 -56 "sram_x_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538875744307 "|TripleBuffer_top|sram_x_addr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_x_addr\[17\] GND " "Pin \"sram_x_addr\[17\]\" is stuck at GND" {  } { { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { -72 1784 1960 -56 "sram_x_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538875744307 "|TripleBuffer_top|sram_x_addr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_x_addr\[16\] GND " "Pin \"sram_x_addr\[16\]\" is stuck at GND" {  } { { "TripleBuffer_top.bdf" "" { Schematic "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf" { { -72 1784 1960 -56 "sram_x_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538875744307 "|TripleBuffer_top|sram_x_addr[16]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1538875744307 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1538875744454 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1538875745041 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/output_files/TripleBuffer_top.map.smsg " "Generated suppressed messages file C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/output_files/TripleBuffer_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875745159 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1538875745522 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538875745522 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "693 " "Implemented 693 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1538875745764 ""} { "Info" "ICUT_CUT_TM_OPINS" "102 " "Implemented 102 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1538875745764 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "49 " "Implemented 49 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1538875745764 ""} { "Info" "ICUT_CUT_TM_LCELLS" "513 " "Implemented 513 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1538875745764 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1538875745764 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1538875745764 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538875745835 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 06 20:29:05 2018 " "Processing ended: Sat Oct 06 20:29:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538875745835 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538875745835 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538875745835 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538875745835 ""}
