<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>DRV8353_CTRL02_BITS Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="$relpath/search.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.17 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">DRV8353_CTRL02_BITS Struct Reference<div class="ingroups"><a class="el" href="group___d_r_v8353.html">DRV8353</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Object for the DRV8353 CTRL02 register.  
 <a href="struct_d_r_v8353___c_t_r_l02___b_i_t_s.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="drv8353s_8h_source.html">drv8353s.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a6b8ad0798345fd5f2e05762dd668d007"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8353___c_t_r_l02___b_i_t_s.html#a6b8ad0798345fd5f2e05762dd668d007">CLR_FLT</a>:1</td></tr>
<tr class="separator:a6b8ad0798345fd5f2e05762dd668d007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f0bdd1109ab2bb588bd1fc423c574ac"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8353___c_t_r_l02___b_i_t_s.html#a0f0bdd1109ab2bb588bd1fc423c574ac">BRAKE</a>:1</td></tr>
<tr class="separator:a0f0bdd1109ab2bb588bd1fc423c574ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dc0125a70f95e93a972f294e4e83363"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8353___c_t_r_l02___b_i_t_s.html#a1dc0125a70f95e93a972f294e4e83363">COAST</a>:1</td></tr>
<tr class="separator:a1dc0125a70f95e93a972f294e4e83363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa00756680130f76f9ecc303a40a706b4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8353___c_t_r_l02___b_i_t_s.html#aa00756680130f76f9ecc303a40a706b4">PWM1_DIR</a>:1</td></tr>
<tr class="separator:aa00756680130f76f9ecc303a40a706b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a533ccf067b8a4301785f4d4a01b9e36a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8353___c_t_r_l02___b_i_t_s.html#a533ccf067b8a4301785f4d4a01b9e36a">PWM1_COM</a>:1</td></tr>
<tr class="separator:a533ccf067b8a4301785f4d4a01b9e36a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3412aec71f5b1ac0e92782250ebc492b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8353.html#ga7fe626649a30a5a171ac308e24c67a14">DRV8353_CTRL02_PWMMode_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8353___c_t_r_l02___b_i_t_s.html#a3412aec71f5b1ac0e92782250ebc492b">PWM_MODE</a>:2</td></tr>
<tr class="separator:a3412aec71f5b1ac0e92782250ebc492b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a947ea5ad8e28ccdbc220262b7271ec39"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8353___c_t_r_l02___b_i_t_s.html#a947ea5ad8e28ccdbc220262b7271ec39">OTW_REP</a>:1</td></tr>
<tr class="separator:a947ea5ad8e28ccdbc220262b7271ec39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ee4e9472c6a4a257458fc5324cacc81"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8353___c_t_r_l02___b_i_t_s.html#a7ee4e9472c6a4a257458fc5324cacc81">DIS_GDF</a>:1</td></tr>
<tr class="separator:a7ee4e9472c6a4a257458fc5324cacc81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3b1a4008bc52d45af566f63f4a5a5c2"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8353___c_t_r_l02___b_i_t_s.html#ae3b1a4008bc52d45af566f63f4a5a5c2">DIS_GPUV</a>:1</td></tr>
<tr class="separator:ae3b1a4008bc52d45af566f63f4a5a5c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf66935762ef77cfadcb7e3cc2aa3b34"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8353___c_t_r_l02___b_i_t_s.html#adf66935762ef77cfadcb7e3cc2aa3b34">OCP_ACT</a>:1</td></tr>
<tr class="separator:adf66935762ef77cfadcb7e3cc2aa3b34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e9f6a1fed5d57f53bf853532bc210d4"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8353___c_t_r_l02___b_i_t_s.html#a6e9f6a1fed5d57f53bf853532bc210d4">rsvd2</a>:5</td></tr>
<tr class="separator:a6e9f6a1fed5d57f53bf853532bc210d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Object for the DRV8353 CTRL02 register. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a6b8ad0798345fd5f2e05762dd668d007"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b8ad0798345fd5f2e05762dd668d007">&#9670;&nbsp;</a></span>CLR_FLT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRV8353_CTRL02_BITS::CLR_FLT</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f0bdd1109ab2bb588bd1fc423c574ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f0bdd1109ab2bb588bd1fc423c574ac">&#9670;&nbsp;</a></span>BRAKE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRV8353_CTRL02_BITS::BRAKE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1dc0125a70f95e93a972f294e4e83363"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dc0125a70f95e93a972f294e4e83363">&#9670;&nbsp;</a></span>COAST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRV8353_CTRL02_BITS::COAST</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa00756680130f76f9ecc303a40a706b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa00756680130f76f9ecc303a40a706b4">&#9670;&nbsp;</a></span>PWM1_DIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRV8353_CTRL02_BITS::PWM1_DIR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a533ccf067b8a4301785f4d4a01b9e36a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a533ccf067b8a4301785f4d4a01b9e36a">&#9670;&nbsp;</a></span>PWM1_COM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRV8353_CTRL02_BITS::PWM1_COM</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3412aec71f5b1ac0e92782250ebc492b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3412aec71f5b1ac0e92782250ebc492b">&#9670;&nbsp;</a></span>PWM_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___d_r_v8353.html#ga7fe626649a30a5a171ac308e24c67a14">DRV8353_CTRL02_PWMMode_e</a> DRV8353_CTRL02_BITS::PWM_MODE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a947ea5ad8e28ccdbc220262b7271ec39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a947ea5ad8e28ccdbc220262b7271ec39">&#9670;&nbsp;</a></span>OTW_REP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRV8353_CTRL02_BITS::OTW_REP</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ee4e9472c6a4a257458fc5324cacc81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ee4e9472c6a4a257458fc5324cacc81">&#9670;&nbsp;</a></span>DIS_GDF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRV8353_CTRL02_BITS::DIS_GDF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae3b1a4008bc52d45af566f63f4a5a5c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3b1a4008bc52d45af566f63f4a5a5c2">&#9670;&nbsp;</a></span>DIS_GPUV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRV8353_CTRL02_BITS::DIS_GPUV</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf66935762ef77cfadcb7e3cc2aa3b34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf66935762ef77cfadcb7e3cc2aa3b34">&#9670;&nbsp;</a></span>OCP_ACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRV8353_CTRL02_BITS::OCP_ACT</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e9f6a1fed5d57f53bf853532bc210d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e9f6a1fed5d57f53bf853532bc210d4">&#9670;&nbsp;</a></span>rsvd2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t DRV8353_CTRL02_BITS::rsvd2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="drv8353s_8h_source.html">drv8353s.h</a></li>
</ul>
</div><!-- contents -->
<hr size="1" /><small>
Copyright  2021, Texas Instruments Incorporated</small>
</body>
</html>
