
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/hmmer_397B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Heartbeat CPU 0 instructions: 10000000 cycles: 3996187 heartbeat IPC: 2.50239 cumulative IPC: 2.50239 (Simulation time: 0 hr 1 min 1 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3996190 (Simulation time: 0 hr 1 min 1 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 9352582 heartbeat IPC: 1.86693 cumulative IPC: 1.86693 (Simulation time: 0 hr 2 min 26 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 14215892 heartbeat IPC: 2.05621 cumulative IPC: 1.957 (Simulation time: 0 hr 3 min 49 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 19029235 heartbeat IPC: 2.07756 cumulative IPC: 1.9956 (Simulation time: 0 hr 5 min 12 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 24285583 heartbeat IPC: 1.90246 cumulative IPC: 1.97147 (Simulation time: 0 hr 6 min 38 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 28907339 heartbeat IPC: 2.16368 cumulative IPC: 2.00713 (Simulation time: 0 hr 7 min 59 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 33593482 heartbeat IPC: 2.13395 cumulative IPC: 2.02721 (Simulation time: 0 hr 9 min 21 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 37957278 heartbeat IPC: 2.29158 cumulative IPC: 2.06118 (Simulation time: 0 hr 10 min 40 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 42319186 heartbeat IPC: 2.29258 cumulative IPC: 2.08752 (Simulation time: 0 hr 12 min 0 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 46654888 heartbeat IPC: 2.30643 cumulative IPC: 2.10977 (Simulation time: 0 hr 13 min 18 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 51002382 heartbeat IPC: 2.30018 cumulative IPC: 2.12738 (Simulation time: 0 hr 14 min 37 sec) 
Finished CPU 0 instructions: 100000001 cycles: 47006193 cumulative IPC: 2.12738 (Simulation time: 0 hr 14 min 37 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.12738 instructions: 100000001 cycles: 47006193
cpu0_DTLB TOTAL     ACCESS:   40462912  HIT:   40454958  MISS:       7954
cpu0_DTLB LOAD      ACCESS:   32300216  HIT:   32297344  MISS:       2872
cpu0_DTLB RFO       ACCESS:    8162696  HIT:    8157614  MISS:       5082
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 25.5762 cycles
cpu0_ITLB TOTAL     ACCESS:     796147  HIT:     796040  MISS:        107
cpu0_ITLB LOAD      ACCESS:     796147  HIT:     796040  MISS:        107
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 79.2617 cycles
cpu0_L1I TOTAL     ACCESS:      64616  HIT:      64280  MISS:        336
cpu0_L1I LOAD      ACCESS:      64616  HIT:      64280  MISS:        336
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 317.72 cycles
cpu0_STLB TOTAL     ACCESS:       8061  HIT:       7281  MISS:        780
cpu0_STLB LOAD      ACCESS:       2979  HIT:       2812  MISS:        167
cpu0_STLB RFO       ACCESS:       5082  HIT:       4469  MISS:        613
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 178.581 cycles
cpu0_L1D TOTAL     ACCESS:   32901631  HIT:   32435864  MISS:     465767
cpu0_L1D LOAD      ACCESS:   28660223  HIT:   28503627  MISS:     156596
cpu0_L1D RFO       ACCESS:    4240638  HIT:    3931653  MISS:     308985
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        770  HIT:        584  MISS:        186
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 321.275 cycles
cpu0_L2C TOTAL     ACCESS:     772965  HIT:     485753  MISS:     287212
cpu0_L2C LOAD      ACCESS:     156932  HIT:     142228  MISS:      14704
cpu0_L2C RFO       ACCESS:     308985  HIT:      36531  MISS:     272454
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     306862  HIT:     306825  MISS:         37
cpu0_L2C TRANSLATION ACCESS:        186  HIT:        169  MISS:         17
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 503.514 cycles
LLC TOTAL     ACCESS:     558109  HIT:     353442  MISS:     204667
LLC LOAD      ACCESS:      14704  HIT:      11116  MISS:       3588
LLC RFO       ACCESS:     272307  HIT:     147712  MISS:     124595
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     271081  HIT:     194602  MISS:      76479
LLC TRANSLATION ACCESS:         17  HIT:         12  MISS:          5
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 677.136 cycles
OPTgen accesses: 5079
OPTgen hits: 3120
OPTgen hit rate: 61.4294



DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1774  ROW_BUFFER_MISS:     126411
 DBUS AVG_CONGESTED_CYCLE:    3.99327
 WQ ROW_BUFFER_HIT:       8036  ROW_BUFFER_MISS:     116683  FULL:       2944


CPU 0 Branch Prediction Accuracy: 98.9257% MPKI: 0.41399 Average ROB Occupancy at Mispredict: 250
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00081
BRANCH_INDIRECT: 0.00176
BRANCH_CONDITIONAL: 0.40978
BRANCH_DIRECT_CALL: 0.00081
BRANCH_INDIRECT_CALL: 2e-05
BRANCH_RETURN: 0.00081

