#include "instructions.h"
#include "instructions_ext.h"
#include "instructions_wdc65c02.h"
#include "opcodes_wdc65c02.h"

const Opcode opcodes_wdc65c02[] = {
    [0x00] = {brk_wdc, Implied, "BRK"},
    [0x01] = {ora, XIndexedZeroPageIndirect, "ORA"},
    [0x02] = {nop_wdc, Immediate, "NOP"},
    [0x03] = {nop_wdc, Implied, "NOP"},
    [0x04] = {tsb, ZeroPage, "TSB"},
    [0x05] = {ora, ZeroPage, "ORA"},
    [0x06] = {asl_wdc, ZeroPage, "ASL"},
    [0x07] = {rmb0, ZeroPage, "RMB0"},
    [0x08] = {php, Implied, "PHP"},
    [0x09] = {ora, Immediate, "ORA"},
    [0x0A] = {asla, Accumulator, "ASL"},
    [0x0B] = {nop_wdc, Implied, "NOP"},
    [0x0C] = {tsb, Absolute, "TSB"},
    [0x0D] = {ora, Absolute, "ORA"},
    [0x0E] = {asl_wdc, Absolute, "ASL"},
    [0x0F] = {bbr0, ZeroPageRelative, "BBR0"},

    [0x10] = {bpl, Relative, "BPL"},
    [0x11] = {ora, ZeroPageIndirectYIndexed, "ORA"},
    [0x12] = {ora, ZeroPageIndirect, "ORA"},
    [0x13] = {nop_wdc, Implied, "NOP"},
    [0x14] = {trb, ZeroPage, "TRB"},
    [0x15] = {ora, XIndexedZeroPage, "ORA"},
    [0x16] = {asl_wdc, XIndexedZeroPage, "ASL"},
    [0x17] = {rmb1, ZeroPage, "RMB1"},
    [0x18] = {clc, Implied, "CLC"},
    [0x19] = {ora, YIndexedAbsolute, "ORA"},
    [0x1A] = {inca, Accumulator, "INC"},
    [0x1B] = {nop_wdc, Implied, "NOP"},
    [0x1C] = {trb, Absolute, "TRB"},
    [0x1D] = {ora, XIndexedAbsolute, "ORA"},
    [0x1E] = {asl_wdc, XIndexedAbsolute, "ASL"},
    [0x1F] = {bbr1, ZeroPageRelative, "BBR1"},

    [0x20] = {jsr, Absolute, "JSR"},
    [0x21] = {and, XIndexedZeroPageIndirect, "AND"},
    [0x22] = {nop_wdc, Immediate, "NOP"},
    [0x23] = {nop_wdc, Implied, "NOP"},
    [0x24] = {bit, ZeroPage, "BIT"},
    [0x25] = {and, ZeroPage, "AND"},
    [0x26] = {rol_wdc, ZeroPage, "ROL"},
    [0x27] = {rmb2, ZeroPage, "RMB2"},
    [0x28] = {plp, Implied, "PLP"},
    [0x29] = {and, Immediate, "AND"},
    [0x2A] = {rola, Accumulator, "ROL"},
    [0x2B] = {nop_wdc, Implied, "NOP"},
    [0x2C] = {bit, Absolute, "BIT"},
    [0x2D] = {and, Absolute, "AND"},
    [0x2E] = {rol_wdc, Absolute, "ROL"},
    [0x2F] = {bbr2, ZeroPageRelative, "BBR2"},

    [0x30] = {bmi, Relative, "BMI"},
    [0x31] = {and, ZeroPageIndirectYIndexed, "AND"},
    [0x32] = {and, ZeroPageIndirect, "AND"},
    [0x33] = {nop_wdc, Implied, "NOP"},
    [0x34] = {bit, XIndexedZeroPage, "BIT"},
    [0x35] = {and, XIndexedZeroPage, "AND"},
    [0x36] = {rol_wdc, XIndexedZeroPage, "ROL"},
    [0x37] = {rmb3, ZeroPage, "RMB3"},
    [0x38] = {sec, Implied, "SEC"},
    [0x39] = {and, YIndexedAbsolute, "AND"},
    [0x3A] = {deca, Accumulator, "DEC"},
    [0x3B] = {nop_wdc, Implied, "NOP"},
    [0x3C] = {bit, XIndexedAbsolute, "BIT"},
    [0x3D] = {and, XIndexedAbsolute, "AND"},
    [0x3E] = {rol_wdc, XIndexedAbsolute, "ROL"},
    [0x3F] = {bbr3, ZeroPageRelative, "BBR3"},

    [0x40] = {rti, Implied, "RTI"},
    [0x41] = {eor, XIndexedZeroPageIndirect, "EOR"},
    [0x42] = {nop_wdc, Immediate, "NOP"},
    [0x43] = {nop_wdc, Implied, "NOP"},
    [0x44] = {nop_wdc, ZeroPage, "NOP"},
    [0x45] = {eor, ZeroPage, "EOR"},
    [0x46] = {lsr_wdc, ZeroPage, "LSR"},
    [0x47] = {rmb4, ZeroPage, "RMB4"},
    [0x48] = {pha, Implied, "PHA"},
    [0x49] = {eor, Immediate, "EOR"},
    [0x4A] = {lsra, Accumulator, "LSR"},
    [0x4B] = {nop_wdc, Implied, "NOP"},
    [0x4C] = {jmp_wdc, Absolute, "JMP"},
    [0x4D] = {eor, Absolute, "EOR"},
    [0x4E] = {lsr_wdc, Absolute, "LSR"},
    [0x4F] = {bbr4, ZeroPageRelative, "BBR4"},

    [0x50] = {bvc, Relative, "BVC"},
    [0x51] = {eor, ZeroPageIndirectYIndexed, "EOR"},
    [0x52] = {eor, ZeroPageIndirect, "EOR"},
    [0x53] = {nop_wdc, Implied, "NOP"},
    [0x54] = {nop_wdc, XIndexedZeroPage, "NOP"},
    [0x55] = {eor, XIndexedZeroPage, "EOR"},
    [0x56] = {lsr_wdc, XIndexedZeroPage, "LSR"},
    [0x57] = {rmb5, ZeroPage, "RMB5"},
    [0x58] = {cli, Implied, "CLI"},
    [0x59] = {eor, YIndexedAbsolute, "EOR"},
    [0x5A] = {phy, Implied, "PHY"},
    [0x5B] = {nop_wdc, Implied, "NOP"},
    [0x5C] = {nop_wdc, XIndexedAbsolute, "NOP"},
    [0x5D] = {eor, XIndexedAbsolute, "EOR"},
    [0x5E] = {lsr_wdc, XIndexedAbsolute, "LSR"},
    [0x5F] = {bbr5, ZeroPageRelative, "BBR5"},

    [0x60] = {rts, Implied, "RTS"},
    [0x61] = {adc_wdc, XIndexedZeroPageIndirect, "ADC"},
    [0x62] = {nop_wdc, Immediate, "NOP"},
    [0x63] = {nop_wdc, Implied, "NOP"},
    [0x64] = {stz, ZeroPage, "STZ"},
    [0x65] = {adc_wdc, ZeroPage, "ADC"},
    [0x66] = {ror_wdc, ZeroPage, "ROR"},
    [0x67] = {rmb6, ZeroPage, "RMB6"},
    [0x68] = {pla, Implied, "PLA"},
    [0x69] = {adc_wdc, Immediate, "ADC"},
    [0x6A] = {rora, Accumulator, "ROR"},
    [0x6B] = {nop_wdc, Implied, "NOP"},
    [0x6C] = {jmp_wdc, AbsoluteIndirect, "JMP"},
    [0x6D] = {adc_wdc, Absolute, "ADC"},
    [0x6E] = {ror_wdc, Absolute, "ROR"},
    [0x6F] = {bbr6, ZeroPageRelative, "BBR6"},

    [0x70] = {bvs, Relative, "BVS"},
    [0x71] = {adc_wdc, ZeroPageIndirectYIndexed, "ADC"},
    [0x72] = {adc_wdc, ZeroPageIndirect, "ADC"},
    [0x73] = {nop_wdc, Implied, "NOP"},
    [0x74] = {stz, XIndexedZeroPage, "STZ"},
    [0x75] = {adc_wdc, XIndexedZeroPage, "ADC"},
    [0x76] = {ror_wdc, XIndexedZeroPage, "ROR"},
    [0x77] = {rmb7, ZeroPage, "RMB7"},
    [0x78] = {sei, Implied, "SEI"},
    [0x79] = {adc_wdc, YIndexedAbsolute, "ADC"},
    [0x7A] = {ply, Implied, "PLY"},
    [0x7B] = {nop_wdc, Implied, "NOP"},
    [0x7C] = {jmp, XIndexedAbsoluteIndirect, "JMP"},
    [0x7D] = {adc_wdc, XIndexedAbsolute, "ADC"},
    [0x7E] = {ror_wdc, XIndexedAbsolute, "ROR"},
    [0x7F] = {bbr7, ZeroPageRelative, "BBR7"},

    [0x80] = {bra, Relative, "BRA"},
    [0x81] = {sta_wdc, XIndexedZeroPageIndirect, "STA"},
    [0x83] = {nop_wdc, Implied, "NOP"},
    [0x82] = {nop_wdc, Immediate, "NOP"},
    [0x84] = {sty, ZeroPage, "STY"},
    [0x85] = {sta_wdc, ZeroPage, "STA"},
    [0x86] = {stx, ZeroPage, "STX"},
    [0x87] = {smb0, ZeroPage, "SMB0"},
    [0x88] = {dey, Implied, "DEY"},
    [0x89] = {bit, Immediate, "BIT"},
    [0x8A] = {txa, Implied, "TXA"},
    [0x8B] = {nop_wdc, Implied, "NOP"},
    [0x8C] = {sty, Absolute, "STY"},
    [0x8D] = {sta_wdc, Absolute, "STA"},
    [0x8E] = {stx, Absolute, "STX"},
    [0x8F] = {bbs0, ZeroPageRelative, "BBS0"},

    [0x90] = {bcc, Relative, "BCC"},
    [0x91] = {sta_wdc, ZeroPageIndirectYIndexed, "STA"},
    [0x92] = {sta_wdc, ZeroPageIndirect, "STA"},
    [0x93] = {nop_wdc, Implied, "NOP"},
    [0x94] = {sty, XIndexedZeroPage, "STY"},
    [0x95] = {sta_wdc, XIndexedZeroPage, "STA"},
    [0x96] = {stx, YIndexedZeroPage, "STX"},
    [0x97] = {smb1, ZeroPage, "SMB1"},
    [0x98] = {tya, Implied, "TYA"},
    [0x99] = {sta_wdc, YIndexedAbsolute, "STA"},
    [0x9A] = {txs, Implied, "TXS"},
    [0x9B] = {nop_wdc, Implied, "NOP"},
    [0x9C] = {stz, Absolute, "STZ"},
    [0x9D] = {sta_wdc, XIndexedAbsolute, "STA"},
    [0x9E] = {stz, XIndexedAbsolute, "STZ"},
    [0x9F] = {bbs1, ZeroPageRelative, "BBS1"},

    [0xA0] = {ldy, Immediate, "LDY"},
    [0xA1] = {lda, XIndexedZeroPageIndirect, "LDA"},
    [0xA2] = {ldx, Immediate, "LDX"},
    [0xA3] = {nop_wdc, Implied, "NOP"},
    [0xA4] = {ldy, ZeroPage, "LDY"},
    [0xA5] = {lda, ZeroPage, "LDA"},
    [0xA6] = {ldx, ZeroPage, "LDX"},
    [0xA7] = {smb2, ZeroPage, "SMB2"},
    [0xA8] = {tay, Implied, "TAY"},
    [0xA9] = {lda, Immediate, "LDA"},
    [0xAA] = {tax, Implied, "TAX"},
    [0xAB] = {nop_wdc, Implied, "NOP"},
    [0xAC] = {ldy, Absolute, "LDY"},
    [0xAD] = {lda, Absolute, "LDA"},
    [0xAE] = {ldx, Absolute, "LDX"},
    [0xAF] = {bbs2, ZeroPageRelative, "BBS2"},

    [0xB0] = {bcs, Relative, "BCS"},
    [0xB1] = {lda, ZeroPageIndirectYIndexed, "LDA"},
    [0xB2] = {lda, ZeroPageIndirect, "LDA"},
    [0xB3] = {nop_wdc, Implied, "NOP"},
    [0xB4] = {ldy, XIndexedZeroPage, "LDY"},
    [0xB5] = {lda, XIndexedZeroPage, "LDA"},
    [0xB6] = {ldx, YIndexedZeroPage, "LDX"},
    [0xB7] = {smb3, ZeroPage, "SMB3"},
    [0xB8] = {clv, Implied, "CLV"},
    [0xB9] = {lda, YIndexedAbsolute, "LDA"},
    [0xBA] = {tsx, Implied, "TSX"},
    [0xBB] = {nop_wdc, Implied, "NOP"},
    [0xBC] = {ldy, XIndexedAbsolute, "LDY"},
    [0xBE] = {ldx, YIndexedAbsolute, "LDX"},
    [0xBD] = {lda, XIndexedAbsolute, "LDA"},
    [0xBF] = {bbs3, ZeroPageRelative, "BBS3"},

    [0xC0] = {cpy, Immediate, "CPY"},
    [0xC1] = {cmp, XIndexedZeroPageIndirect, "CMP"},
    [0xC2] = {nop_wdc, Immediate, "NOP"},
    [0xC3] = {nop_wdc, Implied, "NOP"},
    [0xC4] = {cpy, ZeroPage, "CPY"},
    [0xC5] = {cmp, ZeroPage, "CMP"},
    [0xC6] = {dec_wdc, ZeroPage, "DEC"},
    [0xC7] = {smb4, ZeroPage, "SMB4"},
    [0xC8] = {iny, Implied, "INY"},
    [0xC9] = {cmp, Immediate, "CMP"},
    [0xCA] = {dex, Implied, "DEX"},
    [0xCB] = {wai, Implied, "WAI"},
    [0xCC] = {cpy, Absolute, "CPY"},
    [0xCD] = {cmp, Absolute, "CMP"},
    [0xCE] = {dec_wdc, Absolute, "DEC"},
    [0xCF] = {bbs4, ZeroPageRelative, "BBS4"},

    [0xD0] = {bne, Relative, "BNE"},
    [0xD1] = {cmp, ZeroPageIndirectYIndexed, "CMP"},
    [0xD2] = {cmp, ZeroPageIndirect, "CMP"},
    [0xD3] = {nop_wdc, Implied, "NOP"},
    [0xD4] = {nop_wdc, XIndexedZeroPage, "NOP"},
    [0xD5] = {cmp, XIndexedZeroPage, "CMP"},
    [0xD6] = {dec_wdc, XIndexedZeroPage, "DEC"},
    [0xD7] = {smb5, ZeroPage, "SMB5"},
    [0xD8] = {cld, Implied, "CLD"},
    [0xD9] = {cmp, YIndexedAbsolute, "CMP"},
    [0xDA] = {phx, Implied, "PHX"},
    [0xDB] = {stp, Implied, "STP"},
    [0xDC] = {nop_wdc, XIndexedAbsolute, "NOP"},
    [0xDD] = {cmp, XIndexedAbsolute, "CMP"},
    [0xDE] = {dec_wdc, XIndexedAbsolute, "DEC"},
    [0xDF] = {bbs5, ZeroPageRelative, "BBS5"},

    [0xE0] = {cpx, Immediate, "CPX"},
    [0xE1] = {sbc_wdc, XIndexedZeroPageIndirect, "SBC"},
    [0xE2] = {nop_wdc, Immediate, "NOP"},
    [0xE3] = {nop_wdc, Implied, "NOP"},
    [0xE4] = {cpx, ZeroPage, "CPX"},
    [0xE5] = {sbc_wdc, ZeroPage, "SBC"},
    [0xE6] = {inc_wdc, ZeroPage, "INC"},
    [0xE7] = {smb6, ZeroPage, "SMB6"},
    [0xE8] = {inx, Implied, "INX"},
    [0xE9] = {sbc_wdc, Immediate, "SBC"},
    [0xEA] = {nop, Implied, "NOP"},
    [0xEB] = {nop_wdc, Implied, "NOP"},
    [0xEC] = {cpx, Absolute, "CPX"},
    [0xED] = {sbc_wdc, Absolute, "SBC"},
    [0xEE] = {inc_wdc, Absolute, "INC"},
    [0xEF] = {bbs6, ZeroPageRelative, "BBS6"},

    [0xF0] = {beq, Relative, "BEQ"},
    [0xF1] = {sbc_wdc, ZeroPageIndirectYIndexed, "SBC"},
    [0xF2] = {sbc_wdc, ZeroPageIndirect, "SBC"},
    [0xF3] = {nop_wdc, Implied, "NOP"},
    [0xF4] = {nop_ext, XIndexedZeroPage, "NOP"},
    [0xF5] = {sbc_wdc, XIndexedZeroPage, "SBC"},
    [0xF6] = {inc_wdc, XIndexedZeroPage, "INC"},
    [0xF7] = {smb7, ZeroPage, "SMB7"},
    [0xF8] = {sed, Implied, "SED"},
    [0xF9] = {sbc_wdc, YIndexedAbsolute, "SBC"},
    [0xFA] = {plx, Implied, "PLX"},
    [0xFB] = {nop_wdc, Implied, "NOP"},
    [0xFC] = {nop_wdc, XIndexedAbsolute, "NOP"},
    [0xFD] = {sbc_wdc, XIndexedAbsolute, "SBC"},
    [0xFE] = {inc_wdc, XIndexedAbsolute, "INC"},
    [0xFF] = {bbs7, ZeroPageRelative, "BBS7"},
};
