// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        C_7_address0,
        C_7_ce0,
        C_7_we0,
        C_7_d0,
        C_6_address0,
        C_6_ce0,
        C_6_we0,
        C_6_d0,
        C_5_address0,
        C_5_ce0,
        C_5_we0,
        C_5_d0,
        C_4_address0,
        C_4_ce0,
        C_4_we0,
        C_4_d0,
        C_3_address0,
        C_3_ce0,
        C_3_we0,
        C_3_d0,
        C_2_address0,
        C_2_ce0,
        C_2_we0,
        C_2_d0,
        C_1_address0,
        C_1_ce0,
        C_1_we0,
        C_1_d0,
        C_0_address0,
        C_0_ce0,
        C_0_we0,
        C_0_d0,
        scale_bank_reload,
        scale_bank_1_reload,
        scale_bank_2_reload,
        scale_bank_3_reload,
        scale_bank_4_reload,
        scale_bank_5_reload,
        scale_bank_6_reload,
        scale_bank_7_reload,
        scale_bank_8_reload,
        scale_bank_9_reload,
        scale_bank_10_reload,
        scale_bank_11_reload,
        scale_bank_12_reload,
        scale_bank_13_reload,
        scale_bank_14_reload,
        scale_bank_15_reload,
        scale_bank_16_reload,
        scale_bank_17_reload,
        scale_bank_18_reload,
        scale_bank_19_reload,
        scale_bank_20_reload,
        scale_bank_21_reload,
        scale_bank_22_reload,
        scale_bank_23_reload,
        scale_bank_24_reload,
        scale_bank_25_reload,
        scale_bank_26_reload,
        scale_bank_27_reload,
        scale_bank_28_reload,
        scale_bank_29_reload,
        scale_bank_30_reload,
        scale_bank_31_reload,
        scale_bank_32_reload,
        scale_bank_33_reload,
        scale_bank_34_reload,
        scale_bank_35_reload,
        scale_bank_36_reload,
        scale_bank_37_reload,
        scale_bank_38_reload,
        scale_bank_39_reload,
        scale_bank_40_reload,
        scale_bank_41_reload,
        scale_bank_42_reload,
        scale_bank_43_reload,
        scale_bank_44_reload,
        scale_bank_45_reload,
        scale_bank_46_reload,
        scale_bank_47_reload,
        scale_bank_48_reload,
        scale_bank_49_reload,
        scale_bank_50_reload,
        scale_bank_51_reload,
        scale_bank_52_reload,
        scale_bank_53_reload,
        scale_bank_54_reload,
        scale_bank_55_reload,
        scale_bank_56_reload,
        scale_bank_57_reload,
        scale_bank_58_reload,
        scale_bank_59_reload,
        scale_bank_60_reload,
        scale_bank_61_reload,
        scale_bank_62_reload,
        scale_bank_63_reload,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] C_7_address0;
output   C_7_ce0;
output   C_7_we0;
output  [23:0] C_7_d0;
output  [10:0] C_6_address0;
output   C_6_ce0;
output   C_6_we0;
output  [23:0] C_6_d0;
output  [10:0] C_5_address0;
output   C_5_ce0;
output   C_5_we0;
output  [23:0] C_5_d0;
output  [10:0] C_4_address0;
output   C_4_ce0;
output   C_4_we0;
output  [23:0] C_4_d0;
output  [10:0] C_3_address0;
output   C_3_ce0;
output   C_3_we0;
output  [23:0] C_3_d0;
output  [10:0] C_2_address0;
output   C_2_ce0;
output   C_2_we0;
output  [23:0] C_2_d0;
output  [10:0] C_1_address0;
output   C_1_ce0;
output   C_1_we0;
output  [23:0] C_1_d0;
output  [10:0] C_0_address0;
output   C_0_ce0;
output   C_0_we0;
output  [23:0] C_0_d0;
input  [23:0] scale_bank_reload;
input  [23:0] scale_bank_1_reload;
input  [23:0] scale_bank_2_reload;
input  [23:0] scale_bank_3_reload;
input  [23:0] scale_bank_4_reload;
input  [23:0] scale_bank_5_reload;
input  [23:0] scale_bank_6_reload;
input  [23:0] scale_bank_7_reload;
input  [23:0] scale_bank_8_reload;
input  [23:0] scale_bank_9_reload;
input  [23:0] scale_bank_10_reload;
input  [23:0] scale_bank_11_reload;
input  [23:0] scale_bank_12_reload;
input  [23:0] scale_bank_13_reload;
input  [23:0] scale_bank_14_reload;
input  [23:0] scale_bank_15_reload;
input  [23:0] scale_bank_16_reload;
input  [23:0] scale_bank_17_reload;
input  [23:0] scale_bank_18_reload;
input  [23:0] scale_bank_19_reload;
input  [23:0] scale_bank_20_reload;
input  [23:0] scale_bank_21_reload;
input  [23:0] scale_bank_22_reload;
input  [23:0] scale_bank_23_reload;
input  [23:0] scale_bank_24_reload;
input  [23:0] scale_bank_25_reload;
input  [23:0] scale_bank_26_reload;
input  [23:0] scale_bank_27_reload;
input  [23:0] scale_bank_28_reload;
input  [23:0] scale_bank_29_reload;
input  [23:0] scale_bank_30_reload;
input  [23:0] scale_bank_31_reload;
input  [23:0] scale_bank_32_reload;
input  [23:0] scale_bank_33_reload;
input  [23:0] scale_bank_34_reload;
input  [23:0] scale_bank_35_reload;
input  [23:0] scale_bank_36_reload;
input  [23:0] scale_bank_37_reload;
input  [23:0] scale_bank_38_reload;
input  [23:0] scale_bank_39_reload;
input  [23:0] scale_bank_40_reload;
input  [23:0] scale_bank_41_reload;
input  [23:0] scale_bank_42_reload;
input  [23:0] scale_bank_43_reload;
input  [23:0] scale_bank_44_reload;
input  [23:0] scale_bank_45_reload;
input  [23:0] scale_bank_46_reload;
input  [23:0] scale_bank_47_reload;
input  [23:0] scale_bank_48_reload;
input  [23:0] scale_bank_49_reload;
input  [23:0] scale_bank_50_reload;
input  [23:0] scale_bank_51_reload;
input  [23:0] scale_bank_52_reload;
input  [23:0] scale_bank_53_reload;
input  [23:0] scale_bank_54_reload;
input  [23:0] scale_bank_55_reload;
input  [23:0] scale_bank_56_reload;
input  [23:0] scale_bank_57_reload;
input  [23:0] scale_bank_58_reload;
input  [23:0] scale_bank_59_reload;
input  [23:0] scale_bank_60_reload;
input  [23:0] scale_bank_61_reload;
input  [23:0] scale_bank_62_reload;
input  [23:0] scale_bank_63_reload;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln100_fu_914_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln106_9_fu_982_p1;
reg   [63:0] zext_ln106_9_reg_3116;
reg   [63:0] zext_ln106_9_reg_3116_pp0_iter1_reg;
wire   [23:0] tmp_39_fu_998_p19;
reg  signed [23:0] tmp_39_reg_3168;
wire   [23:0] tmp_42_fu_1038_p19;
reg  signed [23:0] tmp_42_reg_3173;
wire   [23:0] tmp_45_fu_1078_p19;
reg  signed [23:0] tmp_45_reg_3178;
wire   [23:0] tmp_48_fu_1118_p19;
reg  signed [23:0] tmp_48_reg_3183;
wire   [23:0] tmp_51_fu_1158_p19;
reg  signed [23:0] tmp_51_reg_3188;
wire   [23:0] tmp_54_fu_1198_p19;
reg  signed [23:0] tmp_54_reg_3193;
wire   [23:0] tmp_57_fu_1238_p19;
reg  signed [23:0] tmp_57_reg_3198;
wire   [23:0] tmp_60_fu_1278_p19;
reg  signed [23:0] tmp_60_reg_3203;
wire   [23:0] select_ln106_3_fu_1550_p3;
reg   [23:0] select_ln106_3_reg_3208;
wire   [23:0] select_ln106_7_fu_1769_p3;
reg   [23:0] select_ln106_7_reg_3213;
wire   [23:0] select_ln106_11_fu_1988_p3;
reg   [23:0] select_ln106_11_reg_3218;
wire   [23:0] select_ln106_15_fu_2207_p3;
reg   [23:0] select_ln106_15_reg_3223;
wire   [23:0] select_ln106_19_fu_2426_p3;
reg   [23:0] select_ln106_19_reg_3228;
wire   [23:0] select_ln106_23_fu_2645_p3;
reg   [23:0] select_ln106_23_reg_3233;
wire   [23:0] select_ln106_27_fu_2864_p3;
reg   [23:0] select_ln106_27_reg_3238;
wire   [23:0] select_ln106_31_fu_3083_p3;
reg   [23:0] select_ln106_31_reg_3243;
wire    ap_block_pp0_stage0;
reg   [3:0] b_fu_260;
wire   [3:0] add_ln101_fu_1318_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_b_load;
reg   [8:0] i_fu_264;
wire   [8:0] select_ln100_1_fu_952_p3;
reg   [8:0] ap_sig_allocacmp_i_load;
reg   [11:0] indvar_flatten_fu_268;
wire   [11:0] add_ln100_1_fu_920_p2;
reg   [11:0] ap_sig_allocacmp_indvar_flatten_load;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local;
reg    C_0_we0_local;
reg    C_0_ce0_local;
reg    C_1_we0_local;
reg    C_1_ce0_local;
reg    C_2_we0_local;
reg    C_2_ce0_local;
reg    C_3_we0_local;
reg    C_3_ce0_local;
reg    C_4_we0_local;
reg    C_4_ce0_local;
reg    C_5_we0_local;
reg    C_5_ce0_local;
reg    C_6_we0_local;
reg    C_6_ce0_local;
reg    C_7_we0_local;
reg    C_7_ce0_local;
wire   [0:0] icmp_ln101_fu_938_p2;
wire   [8:0] add_ln100_fu_932_p2;
wire   [7:0] trunc_ln106_fu_960_p1;
wire   [3:0] select_ln100_fu_944_p3;
wire   [10:0] tmp_s_fu_964_p3;
wire   [10:0] zext_ln106_8_fu_972_p1;
wire   [10:0] add_ln106_8_fu_976_p2;
wire   [23:0] tmp_39_fu_998_p17;
wire   [2:0] trunc_ln101_fu_994_p1;
wire   [23:0] tmp_42_fu_1038_p17;
wire   [23:0] tmp_45_fu_1078_p17;
wire   [23:0] tmp_48_fu_1118_p17;
wire   [23:0] tmp_51_fu_1158_p17;
wire   [23:0] tmp_54_fu_1198_p17;
wire   [23:0] tmp_57_fu_1238_p17;
wire   [23:0] tmp_60_fu_1278_p17;
wire   [47:0] mul_ln106_fu_864_p2;
wire   [0:0] tmp_73_fu_1366_p3;
wire   [23:0] trunc_ln3_fu_1356_p4;
wire   [23:0] zext_ln106_fu_1382_p1;
wire   [23:0] add_ln106_fu_1386_p2;
wire   [0:0] tmp_75_fu_1392_p3;
wire   [0:0] tmp_74_fu_1374_p3;
wire   [0:0] xor_ln106_fu_1400_p2;
wire   [6:0] tmp_40_fu_1420_p3;
wire   [7:0] tmp_41_fu_1434_p3;
wire   [0:0] and_ln106_fu_1406_p2;
wire   [0:0] icmp_ln106_1_fu_1442_p2;
wire   [0:0] icmp_ln106_2_fu_1448_p2;
wire   [0:0] tmp_76_fu_1412_p3;
wire   [0:0] icmp_ln106_fu_1428_p2;
wire   [0:0] xor_ln106_1_fu_1462_p2;
wire   [0:0] and_ln106_1_fu_1468_p2;
wire   [0:0] select_ln106_fu_1454_p3;
wire   [0:0] xor_ln106_2_fu_1488_p2;
wire   [0:0] tmp_fu_1348_p3;
wire   [0:0] or_ln106_fu_1494_p2;
wire   [0:0] xor_ln106_3_fu_1500_p2;
wire   [0:0] select_ln106_1_fu_1474_p3;
wire   [0:0] and_ln106_2_fu_1482_p2;
wire   [0:0] and_ln106_4_fu_1512_p2;
wire   [0:0] or_ln106_16_fu_1518_p2;
wire   [0:0] xor_ln106_4_fu_1524_p2;
wire   [0:0] and_ln106_3_fu_1506_p2;
wire   [0:0] and_ln106_5_fu_1530_p2;
wire   [0:0] or_ln106_1_fu_1544_p2;
wire   [23:0] select_ln106_2_fu_1536_p3;
wire   [47:0] mul_ln106_1_fu_868_p2;
wire   [0:0] tmp_81_fu_1585_p3;
wire   [23:0] trunc_ln106_1_fu_1575_p4;
wire   [23:0] zext_ln106_1_fu_1601_p1;
wire   [23:0] add_ln106_1_fu_1605_p2;
wire   [0:0] tmp_83_fu_1611_p3;
wire   [0:0] tmp_82_fu_1593_p3;
wire   [0:0] xor_ln106_5_fu_1619_p2;
wire   [6:0] tmp_43_fu_1639_p3;
wire   [7:0] tmp_44_fu_1653_p3;
wire   [0:0] and_ln106_6_fu_1625_p2;
wire   [0:0] icmp_ln106_4_fu_1661_p2;
wire   [0:0] icmp_ln106_5_fu_1667_p2;
wire   [0:0] tmp_84_fu_1631_p3;
wire   [0:0] icmp_ln106_3_fu_1647_p2;
wire   [0:0] xor_ln106_6_fu_1681_p2;
wire   [0:0] and_ln106_7_fu_1687_p2;
wire   [0:0] select_ln106_4_fu_1673_p3;
wire   [0:0] xor_ln106_7_fu_1707_p2;
wire   [0:0] tmp_77_fu_1567_p3;
wire   [0:0] or_ln106_2_fu_1713_p2;
wire   [0:0] xor_ln106_8_fu_1719_p2;
wire   [0:0] select_ln106_5_fu_1693_p3;
wire   [0:0] and_ln106_8_fu_1701_p2;
wire   [0:0] and_ln106_10_fu_1731_p2;
wire   [0:0] or_ln106_17_fu_1737_p2;
wire   [0:0] xor_ln106_9_fu_1743_p2;
wire   [0:0] and_ln106_9_fu_1725_p2;
wire   [0:0] and_ln106_11_fu_1749_p2;
wire   [0:0] or_ln106_3_fu_1763_p2;
wire   [23:0] select_ln106_6_fu_1755_p3;
wire   [47:0] mul_ln106_2_fu_872_p2;
wire   [0:0] tmp_89_fu_1804_p3;
wire   [23:0] trunc_ln106_2_fu_1794_p4;
wire   [23:0] zext_ln106_2_fu_1820_p1;
wire   [23:0] add_ln106_2_fu_1824_p2;
wire   [0:0] tmp_91_fu_1830_p3;
wire   [0:0] tmp_90_fu_1812_p3;
wire   [0:0] xor_ln106_10_fu_1838_p2;
wire   [6:0] tmp_46_fu_1858_p3;
wire   [7:0] tmp_47_fu_1872_p3;
wire   [0:0] and_ln106_12_fu_1844_p2;
wire   [0:0] icmp_ln106_7_fu_1880_p2;
wire   [0:0] icmp_ln106_8_fu_1886_p2;
wire   [0:0] tmp_92_fu_1850_p3;
wire   [0:0] icmp_ln106_6_fu_1866_p2;
wire   [0:0] xor_ln106_11_fu_1900_p2;
wire   [0:0] and_ln106_13_fu_1906_p2;
wire   [0:0] select_ln106_8_fu_1892_p3;
wire   [0:0] xor_ln106_12_fu_1926_p2;
wire   [0:0] tmp_85_fu_1786_p3;
wire   [0:0] or_ln106_4_fu_1932_p2;
wire   [0:0] xor_ln106_13_fu_1938_p2;
wire   [0:0] select_ln106_9_fu_1912_p3;
wire   [0:0] and_ln106_14_fu_1920_p2;
wire   [0:0] and_ln106_16_fu_1950_p2;
wire   [0:0] or_ln106_18_fu_1956_p2;
wire   [0:0] xor_ln106_14_fu_1962_p2;
wire   [0:0] and_ln106_15_fu_1944_p2;
wire   [0:0] and_ln106_17_fu_1968_p2;
wire   [0:0] or_ln106_5_fu_1982_p2;
wire   [23:0] select_ln106_10_fu_1974_p3;
wire   [47:0] mul_ln106_3_fu_876_p2;
wire   [0:0] tmp_97_fu_2023_p3;
wire   [23:0] trunc_ln106_3_fu_2013_p4;
wire   [23:0] zext_ln106_3_fu_2039_p1;
wire   [23:0] add_ln106_3_fu_2043_p2;
wire   [0:0] tmp_99_fu_2049_p3;
wire   [0:0] tmp_98_fu_2031_p3;
wire   [0:0] xor_ln106_15_fu_2057_p2;
wire   [6:0] tmp_49_fu_2077_p3;
wire   [7:0] tmp_50_fu_2091_p3;
wire   [0:0] and_ln106_18_fu_2063_p2;
wire   [0:0] icmp_ln106_10_fu_2099_p2;
wire   [0:0] icmp_ln106_11_fu_2105_p2;
wire   [0:0] tmp_100_fu_2069_p3;
wire   [0:0] icmp_ln106_9_fu_2085_p2;
wire   [0:0] xor_ln106_16_fu_2119_p2;
wire   [0:0] and_ln106_19_fu_2125_p2;
wire   [0:0] select_ln106_12_fu_2111_p3;
wire   [0:0] xor_ln106_17_fu_2145_p2;
wire   [0:0] tmp_93_fu_2005_p3;
wire   [0:0] or_ln106_6_fu_2151_p2;
wire   [0:0] xor_ln106_18_fu_2157_p2;
wire   [0:0] select_ln106_13_fu_2131_p3;
wire   [0:0] and_ln106_20_fu_2139_p2;
wire   [0:0] and_ln106_22_fu_2169_p2;
wire   [0:0] or_ln106_19_fu_2175_p2;
wire   [0:0] xor_ln106_19_fu_2181_p2;
wire   [0:0] and_ln106_21_fu_2163_p2;
wire   [0:0] and_ln106_23_fu_2187_p2;
wire   [0:0] or_ln106_7_fu_2201_p2;
wire   [23:0] select_ln106_14_fu_2193_p3;
wire   [47:0] mul_ln106_4_fu_880_p2;
wire   [0:0] tmp_104_fu_2242_p3;
wire   [23:0] trunc_ln106_4_fu_2232_p4;
wire   [23:0] zext_ln106_4_fu_2258_p1;
wire   [23:0] add_ln106_4_fu_2262_p2;
wire   [0:0] tmp_106_fu_2268_p3;
wire   [0:0] tmp_105_fu_2250_p3;
wire   [0:0] xor_ln106_20_fu_2276_p2;
wire   [6:0] tmp_52_fu_2296_p3;
wire   [7:0] tmp_53_fu_2310_p3;
wire   [0:0] and_ln106_24_fu_2282_p2;
wire   [0:0] icmp_ln106_13_fu_2318_p2;
wire   [0:0] icmp_ln106_14_fu_2324_p2;
wire   [0:0] tmp_107_fu_2288_p3;
wire   [0:0] icmp_ln106_12_fu_2304_p2;
wire   [0:0] xor_ln106_21_fu_2338_p2;
wire   [0:0] and_ln106_25_fu_2344_p2;
wire   [0:0] select_ln106_16_fu_2330_p3;
wire   [0:0] xor_ln106_22_fu_2364_p2;
wire   [0:0] tmp_101_fu_2224_p3;
wire   [0:0] or_ln106_8_fu_2370_p2;
wire   [0:0] xor_ln106_23_fu_2376_p2;
wire   [0:0] select_ln106_17_fu_2350_p3;
wire   [0:0] and_ln106_26_fu_2358_p2;
wire   [0:0] and_ln106_28_fu_2388_p2;
wire   [0:0] or_ln106_20_fu_2394_p2;
wire   [0:0] xor_ln106_24_fu_2400_p2;
wire   [0:0] and_ln106_27_fu_2382_p2;
wire   [0:0] and_ln106_29_fu_2406_p2;
wire   [0:0] or_ln106_9_fu_2420_p2;
wire   [23:0] select_ln106_18_fu_2412_p3;
wire   [47:0] mul_ln106_5_fu_884_p2;
wire   [0:0] tmp_109_fu_2461_p3;
wire   [23:0] trunc_ln106_5_fu_2451_p4;
wire   [23:0] zext_ln106_5_fu_2477_p1;
wire   [23:0] add_ln106_5_fu_2481_p2;
wire   [0:0] tmp_111_fu_2487_p3;
wire   [0:0] tmp_110_fu_2469_p3;
wire   [0:0] xor_ln106_25_fu_2495_p2;
wire   [6:0] tmp_55_fu_2515_p3;
wire   [7:0] tmp_56_fu_2529_p3;
wire   [0:0] and_ln106_30_fu_2501_p2;
wire   [0:0] icmp_ln106_16_fu_2537_p2;
wire   [0:0] icmp_ln106_17_fu_2543_p2;
wire   [0:0] tmp_112_fu_2507_p3;
wire   [0:0] icmp_ln106_15_fu_2523_p2;
wire   [0:0] xor_ln106_26_fu_2557_p2;
wire   [0:0] and_ln106_31_fu_2563_p2;
wire   [0:0] select_ln106_20_fu_2549_p3;
wire   [0:0] xor_ln106_27_fu_2583_p2;
wire   [0:0] tmp_108_fu_2443_p3;
wire   [0:0] or_ln106_10_fu_2589_p2;
wire   [0:0] xor_ln106_28_fu_2595_p2;
wire   [0:0] select_ln106_21_fu_2569_p3;
wire   [0:0] and_ln106_32_fu_2577_p2;
wire   [0:0] and_ln106_34_fu_2607_p2;
wire   [0:0] or_ln106_21_fu_2613_p2;
wire   [0:0] xor_ln106_29_fu_2619_p2;
wire   [0:0] and_ln106_33_fu_2601_p2;
wire   [0:0] and_ln106_35_fu_2625_p2;
wire   [0:0] or_ln106_11_fu_2639_p2;
wire   [23:0] select_ln106_22_fu_2631_p3;
wire   [47:0] mul_ln106_6_fu_888_p2;
wire   [0:0] tmp_114_fu_2680_p3;
wire   [23:0] trunc_ln106_6_fu_2670_p4;
wire   [23:0] zext_ln106_6_fu_2696_p1;
wire   [23:0] add_ln106_6_fu_2700_p2;
wire   [0:0] tmp_116_fu_2706_p3;
wire   [0:0] tmp_115_fu_2688_p3;
wire   [0:0] xor_ln106_30_fu_2714_p2;
wire   [6:0] tmp_58_fu_2734_p3;
wire   [7:0] tmp_59_fu_2748_p3;
wire   [0:0] and_ln106_36_fu_2720_p2;
wire   [0:0] icmp_ln106_19_fu_2756_p2;
wire   [0:0] icmp_ln106_20_fu_2762_p2;
wire   [0:0] tmp_117_fu_2726_p3;
wire   [0:0] icmp_ln106_18_fu_2742_p2;
wire   [0:0] xor_ln106_31_fu_2776_p2;
wire   [0:0] and_ln106_37_fu_2782_p2;
wire   [0:0] select_ln106_24_fu_2768_p3;
wire   [0:0] xor_ln106_32_fu_2802_p2;
wire   [0:0] tmp_113_fu_2662_p3;
wire   [0:0] or_ln106_12_fu_2808_p2;
wire   [0:0] xor_ln106_33_fu_2814_p2;
wire   [0:0] select_ln106_25_fu_2788_p3;
wire   [0:0] and_ln106_38_fu_2796_p2;
wire   [0:0] and_ln106_40_fu_2826_p2;
wire   [0:0] or_ln106_22_fu_2832_p2;
wire   [0:0] xor_ln106_34_fu_2838_p2;
wire   [0:0] and_ln106_39_fu_2820_p2;
wire   [0:0] and_ln106_41_fu_2844_p2;
wire   [0:0] or_ln106_13_fu_2858_p2;
wire   [23:0] select_ln106_26_fu_2850_p3;
wire   [47:0] mul_ln106_7_fu_892_p2;
wire   [0:0] tmp_119_fu_2899_p3;
wire   [23:0] trunc_ln106_7_fu_2889_p4;
wire   [23:0] zext_ln106_7_fu_2915_p1;
wire   [23:0] add_ln106_7_fu_2919_p2;
wire   [0:0] tmp_121_fu_2925_p3;
wire   [0:0] tmp_120_fu_2907_p3;
wire   [0:0] xor_ln106_35_fu_2933_p2;
wire   [6:0] tmp_61_fu_2953_p3;
wire   [7:0] tmp_62_fu_2967_p3;
wire   [0:0] and_ln106_42_fu_2939_p2;
wire   [0:0] icmp_ln106_22_fu_2975_p2;
wire   [0:0] icmp_ln106_23_fu_2981_p2;
wire   [0:0] tmp_122_fu_2945_p3;
wire   [0:0] icmp_ln106_21_fu_2961_p2;
wire   [0:0] xor_ln106_36_fu_2995_p2;
wire   [0:0] and_ln106_43_fu_3001_p2;
wire   [0:0] select_ln106_28_fu_2987_p3;
wire   [0:0] xor_ln106_37_fu_3021_p2;
wire   [0:0] tmp_118_fu_2881_p3;
wire   [0:0] or_ln106_14_fu_3027_p2;
wire   [0:0] xor_ln106_38_fu_3033_p2;
wire   [0:0] select_ln106_29_fu_3007_p3;
wire   [0:0] and_ln106_44_fu_3015_p2;
wire   [0:0] and_ln106_46_fu_3045_p2;
wire   [0:0] or_ln106_23_fu_3051_p2;
wire   [0:0] xor_ln106_39_fu_3057_p2;
wire   [0:0] and_ln106_45_fu_3039_p2;
wire   [0:0] and_ln106_47_fu_3063_p2;
wire   [0:0] or_ln106_15_fu_3077_p2;
wire   [23:0] select_ln106_30_fu_3069_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [2:0] tmp_39_fu_998_p1;
wire   [2:0] tmp_39_fu_998_p3;
wire   [2:0] tmp_39_fu_998_p5;
wire   [2:0] tmp_39_fu_998_p7;
wire  signed [2:0] tmp_39_fu_998_p9;
wire  signed [2:0] tmp_39_fu_998_p11;
wire  signed [2:0] tmp_39_fu_998_p13;
wire  signed [2:0] tmp_39_fu_998_p15;
wire   [2:0] tmp_42_fu_1038_p1;
wire   [2:0] tmp_42_fu_1038_p3;
wire   [2:0] tmp_42_fu_1038_p5;
wire   [2:0] tmp_42_fu_1038_p7;
wire  signed [2:0] tmp_42_fu_1038_p9;
wire  signed [2:0] tmp_42_fu_1038_p11;
wire  signed [2:0] tmp_42_fu_1038_p13;
wire  signed [2:0] tmp_42_fu_1038_p15;
wire   [2:0] tmp_45_fu_1078_p1;
wire   [2:0] tmp_45_fu_1078_p3;
wire   [2:0] tmp_45_fu_1078_p5;
wire   [2:0] tmp_45_fu_1078_p7;
wire  signed [2:0] tmp_45_fu_1078_p9;
wire  signed [2:0] tmp_45_fu_1078_p11;
wire  signed [2:0] tmp_45_fu_1078_p13;
wire  signed [2:0] tmp_45_fu_1078_p15;
wire   [2:0] tmp_48_fu_1118_p1;
wire   [2:0] tmp_48_fu_1118_p3;
wire   [2:0] tmp_48_fu_1118_p5;
wire   [2:0] tmp_48_fu_1118_p7;
wire  signed [2:0] tmp_48_fu_1118_p9;
wire  signed [2:0] tmp_48_fu_1118_p11;
wire  signed [2:0] tmp_48_fu_1118_p13;
wire  signed [2:0] tmp_48_fu_1118_p15;
wire   [2:0] tmp_51_fu_1158_p1;
wire   [2:0] tmp_51_fu_1158_p3;
wire   [2:0] tmp_51_fu_1158_p5;
wire   [2:0] tmp_51_fu_1158_p7;
wire  signed [2:0] tmp_51_fu_1158_p9;
wire  signed [2:0] tmp_51_fu_1158_p11;
wire  signed [2:0] tmp_51_fu_1158_p13;
wire  signed [2:0] tmp_51_fu_1158_p15;
wire   [2:0] tmp_54_fu_1198_p1;
wire   [2:0] tmp_54_fu_1198_p3;
wire   [2:0] tmp_54_fu_1198_p5;
wire   [2:0] tmp_54_fu_1198_p7;
wire  signed [2:0] tmp_54_fu_1198_p9;
wire  signed [2:0] tmp_54_fu_1198_p11;
wire  signed [2:0] tmp_54_fu_1198_p13;
wire  signed [2:0] tmp_54_fu_1198_p15;
wire   [2:0] tmp_57_fu_1238_p1;
wire   [2:0] tmp_57_fu_1238_p3;
wire   [2:0] tmp_57_fu_1238_p5;
wire   [2:0] tmp_57_fu_1238_p7;
wire  signed [2:0] tmp_57_fu_1238_p9;
wire  signed [2:0] tmp_57_fu_1238_p11;
wire  signed [2:0] tmp_57_fu_1238_p13;
wire  signed [2:0] tmp_57_fu_1238_p15;
wire   [2:0] tmp_60_fu_1278_p1;
wire   [2:0] tmp_60_fu_1278_p3;
wire   [2:0] tmp_60_fu_1278_p5;
wire   [2:0] tmp_60_fu_1278_p7;
wire  signed [2:0] tmp_60_fu_1278_p9;
wire  signed [2:0] tmp_60_fu_1278_p11;
wire  signed [2:0] tmp_60_fu_1278_p13;
wire  signed [2:0] tmp_60_fu_1278_p15;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 b_fu_260 = 4'd0;
#0 i_fu_264 = 9'd0;
#0 indvar_flatten_fu_268 = 12'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U257(
    .din0(tmp_39_reg_3168),
    .din1(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0),
    .dout(mul_ln106_fu_864_p2)
);

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U258(
    .din0(tmp_42_reg_3173),
    .din1(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0),
    .dout(mul_ln106_1_fu_868_p2)
);

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U259(
    .din0(tmp_45_reg_3178),
    .din1(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0),
    .dout(mul_ln106_2_fu_872_p2)
);

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U260(
    .din0(tmp_48_reg_3183),
    .din1(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0),
    .dout(mul_ln106_3_fu_876_p2)
);

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U261(
    .din0(tmp_51_reg_3188),
    .din1(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0),
    .dout(mul_ln106_4_fu_880_p2)
);

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U262(
    .din0(tmp_54_reg_3193),
    .din1(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0),
    .dout(mul_ln106_5_fu_884_p2)
);

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U263(
    .din0(tmp_57_reg_3198),
    .din1(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0),
    .dout(mul_ln106_6_fu_888_p2)
);

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U264(
    .din0(tmp_60_reg_3203),
    .din1(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0),
    .dout(mul_ln106_7_fu_892_p2)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U265(
    .din0(scale_bank_reload),
    .din1(scale_bank_1_reload),
    .din2(scale_bank_2_reload),
    .din3(scale_bank_3_reload),
    .din4(scale_bank_4_reload),
    .din5(scale_bank_5_reload),
    .din6(scale_bank_6_reload),
    .din7(scale_bank_7_reload),
    .def(tmp_39_fu_998_p17),
    .sel(trunc_ln101_fu_994_p1),
    .dout(tmp_39_fu_998_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U266(
    .din0(scale_bank_8_reload),
    .din1(scale_bank_9_reload),
    .din2(scale_bank_10_reload),
    .din3(scale_bank_11_reload),
    .din4(scale_bank_12_reload),
    .din5(scale_bank_13_reload),
    .din6(scale_bank_14_reload),
    .din7(scale_bank_15_reload),
    .def(tmp_42_fu_1038_p17),
    .sel(trunc_ln101_fu_994_p1),
    .dout(tmp_42_fu_1038_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U267(
    .din0(scale_bank_16_reload),
    .din1(scale_bank_17_reload),
    .din2(scale_bank_18_reload),
    .din3(scale_bank_19_reload),
    .din4(scale_bank_20_reload),
    .din5(scale_bank_21_reload),
    .din6(scale_bank_22_reload),
    .din7(scale_bank_23_reload),
    .def(tmp_45_fu_1078_p17),
    .sel(trunc_ln101_fu_994_p1),
    .dout(tmp_45_fu_1078_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U268(
    .din0(scale_bank_24_reload),
    .din1(scale_bank_25_reload),
    .din2(scale_bank_26_reload),
    .din3(scale_bank_27_reload),
    .din4(scale_bank_28_reload),
    .din5(scale_bank_29_reload),
    .din6(scale_bank_30_reload),
    .din7(scale_bank_31_reload),
    .def(tmp_48_fu_1118_p17),
    .sel(trunc_ln101_fu_994_p1),
    .dout(tmp_48_fu_1118_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U269(
    .din0(scale_bank_32_reload),
    .din1(scale_bank_33_reload),
    .din2(scale_bank_34_reload),
    .din3(scale_bank_35_reload),
    .din4(scale_bank_36_reload),
    .din5(scale_bank_37_reload),
    .din6(scale_bank_38_reload),
    .din7(scale_bank_39_reload),
    .def(tmp_51_fu_1158_p17),
    .sel(trunc_ln101_fu_994_p1),
    .dout(tmp_51_fu_1158_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U270(
    .din0(scale_bank_40_reload),
    .din1(scale_bank_41_reload),
    .din2(scale_bank_42_reload),
    .din3(scale_bank_43_reload),
    .din4(scale_bank_44_reload),
    .din5(scale_bank_45_reload),
    .din6(scale_bank_46_reload),
    .din7(scale_bank_47_reload),
    .def(tmp_54_fu_1198_p17),
    .sel(trunc_ln101_fu_994_p1),
    .dout(tmp_54_fu_1198_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U271(
    .din0(scale_bank_48_reload),
    .din1(scale_bank_49_reload),
    .din2(scale_bank_50_reload),
    .din3(scale_bank_51_reload),
    .din4(scale_bank_52_reload),
    .din5(scale_bank_53_reload),
    .din6(scale_bank_54_reload),
    .din7(scale_bank_55_reload),
    .def(tmp_57_fu_1238_p17),
    .sel(trunc_ln101_fu_994_p1),
    .dout(tmp_57_fu_1238_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U272(
    .din0(scale_bank_56_reload),
    .din1(scale_bank_57_reload),
    .din2(scale_bank_58_reload),
    .din3(scale_bank_59_reload),
    .din4(scale_bank_60_reload),
    .din5(scale_bank_61_reload),
    .din6(scale_bank_62_reload),
    .din7(scale_bank_63_reload),
    .def(tmp_60_fu_1278_p17),
    .sel(trunc_ln101_fu_994_p1),
    .dout(tmp_60_fu_1278_p19)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln100_fu_914_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            b_fu_260 <= add_ln101_fu_1318_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            b_fu_260 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln100_fu_914_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_264 <= select_ln100_1_fu_952_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_264 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln100_fu_914_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_268 <= add_ln100_1_fu_920_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_268 <= 12'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        select_ln106_11_reg_3218 <= select_ln106_11_fu_1988_p3;
        select_ln106_15_reg_3223 <= select_ln106_15_fu_2207_p3;
        select_ln106_19_reg_3228 <= select_ln106_19_fu_2426_p3;
        select_ln106_23_reg_3233 <= select_ln106_23_fu_2645_p3;
        select_ln106_27_reg_3238 <= select_ln106_27_fu_2864_p3;
        select_ln106_31_reg_3243 <= select_ln106_31_fu_3083_p3;
        select_ln106_3_reg_3208 <= select_ln106_3_fu_1550_p3;
        select_ln106_7_reg_3213 <= select_ln106_7_fu_1769_p3;
        tmp_39_reg_3168 <= tmp_39_fu_998_p19;
        tmp_42_reg_3173 <= tmp_42_fu_1038_p19;
        tmp_45_reg_3178 <= tmp_45_fu_1078_p19;
        tmp_48_reg_3183 <= tmp_48_fu_1118_p19;
        tmp_51_reg_3188 <= tmp_51_fu_1158_p19;
        tmp_54_reg_3193 <= tmp_54_fu_1198_p19;
        tmp_57_reg_3198 <= tmp_57_fu_1238_p19;
        tmp_60_reg_3203 <= tmp_60_fu_1278_p19;
        zext_ln106_9_reg_3116[10 : 0] <= zext_ln106_9_fu_982_p1[10 : 0];
        zext_ln106_9_reg_3116_pp0_iter1_reg[10 : 0] <= zext_ln106_9_reg_3116[10 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_0_ce0_local = 1'b1;
    end else begin
        C_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_0_we0_local = 1'b1;
    end else begin
        C_0_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_1_ce0_local = 1'b1;
    end else begin
        C_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_1_we0_local = 1'b1;
    end else begin
        C_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_2_ce0_local = 1'b1;
    end else begin
        C_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_2_we0_local = 1'b1;
    end else begin
        C_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_3_ce0_local = 1'b1;
    end else begin
        C_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_3_we0_local = 1'b1;
    end else begin
        C_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_4_ce0_local = 1'b1;
    end else begin
        C_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_4_we0_local = 1'b1;
    end else begin
        C_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_5_ce0_local = 1'b1;
    end else begin
        C_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_5_we0_local = 1'b1;
    end else begin
        C_5_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_6_ce0_local = 1'b1;
    end else begin
        C_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_6_we0_local = 1'b1;
    end else begin
        C_6_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_7_ce0_local = 1'b1;
    end else begin
        C_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_7_we0_local = 1'b1;
    end else begin
        C_7_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln100_fu_914_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_b_load = 4'd0;
    end else begin
        ap_sig_allocacmp_b_load = b_fu_260;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_load = 9'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_264;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 12'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_268;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign C_0_address0 = zext_ln106_9_reg_3116_pp0_iter1_reg;

assign C_0_ce0 = C_0_ce0_local;

assign C_0_d0 = select_ln106_3_reg_3208;

assign C_0_we0 = C_0_we0_local;

assign C_1_address0 = zext_ln106_9_reg_3116_pp0_iter1_reg;

assign C_1_ce0 = C_1_ce0_local;

assign C_1_d0 = select_ln106_7_reg_3213;

assign C_1_we0 = C_1_we0_local;

assign C_2_address0 = zext_ln106_9_reg_3116_pp0_iter1_reg;

assign C_2_ce0 = C_2_ce0_local;

assign C_2_d0 = select_ln106_11_reg_3218;

assign C_2_we0 = C_2_we0_local;

assign C_3_address0 = zext_ln106_9_reg_3116_pp0_iter1_reg;

assign C_3_ce0 = C_3_ce0_local;

assign C_3_d0 = select_ln106_15_reg_3223;

assign C_3_we0 = C_3_we0_local;

assign C_4_address0 = zext_ln106_9_reg_3116_pp0_iter1_reg;

assign C_4_ce0 = C_4_ce0_local;

assign C_4_d0 = select_ln106_19_reg_3228;

assign C_4_we0 = C_4_we0_local;

assign C_5_address0 = zext_ln106_9_reg_3116_pp0_iter1_reg;

assign C_5_ce0 = C_5_ce0_local;

assign C_5_d0 = select_ln106_23_reg_3233;

assign C_5_we0 = C_5_we0_local;

assign C_6_address0 = zext_ln106_9_reg_3116_pp0_iter1_reg;

assign C_6_ce0 = C_6_ce0_local;

assign C_6_d0 = select_ln106_27_reg_3238;

assign C_6_we0 = C_6_we0_local;

assign C_7_address0 = zext_ln106_9_reg_3116_pp0_iter1_reg;

assign C_7_ce0 = C_7_ce0_local;

assign C_7_d0 = select_ln106_31_reg_3243;

assign C_7_we0 = C_7_we0_local;

assign add_ln100_1_fu_920_p2 = (ap_sig_allocacmp_indvar_flatten_load + 12'd1);

assign add_ln100_fu_932_p2 = (ap_sig_allocacmp_i_load + 9'd1);

assign add_ln101_fu_1318_p2 = (select_ln100_fu_944_p3 + 4'd1);

assign add_ln106_1_fu_1605_p2 = (trunc_ln106_1_fu_1575_p4 + zext_ln106_1_fu_1601_p1);

assign add_ln106_2_fu_1824_p2 = (trunc_ln106_2_fu_1794_p4 + zext_ln106_2_fu_1820_p1);

assign add_ln106_3_fu_2043_p2 = (trunc_ln106_3_fu_2013_p4 + zext_ln106_3_fu_2039_p1);

assign add_ln106_4_fu_2262_p2 = (trunc_ln106_4_fu_2232_p4 + zext_ln106_4_fu_2258_p1);

assign add_ln106_5_fu_2481_p2 = (trunc_ln106_5_fu_2451_p4 + zext_ln106_5_fu_2477_p1);

assign add_ln106_6_fu_2700_p2 = (trunc_ln106_6_fu_2670_p4 + zext_ln106_6_fu_2696_p1);

assign add_ln106_7_fu_2919_p2 = (trunc_ln106_7_fu_2889_p4 + zext_ln106_7_fu_2915_p1);

assign add_ln106_8_fu_976_p2 = (tmp_s_fu_964_p3 + zext_ln106_8_fu_972_p1);

assign add_ln106_fu_1386_p2 = (trunc_ln3_fu_1356_p4 + zext_ln106_fu_1382_p1);

assign and_ln106_10_fu_1731_p2 = (tmp_83_fu_1611_p3 & select_ln106_5_fu_1693_p3);

assign and_ln106_11_fu_1749_p2 = (xor_ln106_9_fu_1743_p2 & tmp_77_fu_1567_p3);

assign and_ln106_12_fu_1844_p2 = (xor_ln106_10_fu_1838_p2 & tmp_90_fu_1812_p3);

assign and_ln106_13_fu_1906_p2 = (xor_ln106_11_fu_1900_p2 & icmp_ln106_6_fu_1866_p2);

assign and_ln106_14_fu_1920_p2 = (icmp_ln106_7_fu_1880_p2 & and_ln106_12_fu_1844_p2);

assign and_ln106_15_fu_1944_p2 = (xor_ln106_13_fu_1938_p2 & or_ln106_4_fu_1932_p2);

assign and_ln106_16_fu_1950_p2 = (tmp_91_fu_1830_p3 & select_ln106_9_fu_1912_p3);

assign and_ln106_17_fu_1968_p2 = (xor_ln106_14_fu_1962_p2 & tmp_85_fu_1786_p3);

assign and_ln106_18_fu_2063_p2 = (xor_ln106_15_fu_2057_p2 & tmp_98_fu_2031_p3);

assign and_ln106_19_fu_2125_p2 = (xor_ln106_16_fu_2119_p2 & icmp_ln106_9_fu_2085_p2);

assign and_ln106_1_fu_1468_p2 = (xor_ln106_1_fu_1462_p2 & icmp_ln106_fu_1428_p2);

assign and_ln106_20_fu_2139_p2 = (icmp_ln106_10_fu_2099_p2 & and_ln106_18_fu_2063_p2);

assign and_ln106_21_fu_2163_p2 = (xor_ln106_18_fu_2157_p2 & or_ln106_6_fu_2151_p2);

assign and_ln106_22_fu_2169_p2 = (tmp_99_fu_2049_p3 & select_ln106_13_fu_2131_p3);

assign and_ln106_23_fu_2187_p2 = (xor_ln106_19_fu_2181_p2 & tmp_93_fu_2005_p3);

assign and_ln106_24_fu_2282_p2 = (xor_ln106_20_fu_2276_p2 & tmp_105_fu_2250_p3);

assign and_ln106_25_fu_2344_p2 = (xor_ln106_21_fu_2338_p2 & icmp_ln106_12_fu_2304_p2);

assign and_ln106_26_fu_2358_p2 = (icmp_ln106_13_fu_2318_p2 & and_ln106_24_fu_2282_p2);

assign and_ln106_27_fu_2382_p2 = (xor_ln106_23_fu_2376_p2 & or_ln106_8_fu_2370_p2);

assign and_ln106_28_fu_2388_p2 = (tmp_106_fu_2268_p3 & select_ln106_17_fu_2350_p3);

assign and_ln106_29_fu_2406_p2 = (xor_ln106_24_fu_2400_p2 & tmp_101_fu_2224_p3);

assign and_ln106_2_fu_1482_p2 = (icmp_ln106_1_fu_1442_p2 & and_ln106_fu_1406_p2);

assign and_ln106_30_fu_2501_p2 = (xor_ln106_25_fu_2495_p2 & tmp_110_fu_2469_p3);

assign and_ln106_31_fu_2563_p2 = (xor_ln106_26_fu_2557_p2 & icmp_ln106_15_fu_2523_p2);

assign and_ln106_32_fu_2577_p2 = (icmp_ln106_16_fu_2537_p2 & and_ln106_30_fu_2501_p2);

assign and_ln106_33_fu_2601_p2 = (xor_ln106_28_fu_2595_p2 & or_ln106_10_fu_2589_p2);

assign and_ln106_34_fu_2607_p2 = (tmp_111_fu_2487_p3 & select_ln106_21_fu_2569_p3);

assign and_ln106_35_fu_2625_p2 = (xor_ln106_29_fu_2619_p2 & tmp_108_fu_2443_p3);

assign and_ln106_36_fu_2720_p2 = (xor_ln106_30_fu_2714_p2 & tmp_115_fu_2688_p3);

assign and_ln106_37_fu_2782_p2 = (xor_ln106_31_fu_2776_p2 & icmp_ln106_18_fu_2742_p2);

assign and_ln106_38_fu_2796_p2 = (icmp_ln106_19_fu_2756_p2 & and_ln106_36_fu_2720_p2);

assign and_ln106_39_fu_2820_p2 = (xor_ln106_33_fu_2814_p2 & or_ln106_12_fu_2808_p2);

assign and_ln106_3_fu_1506_p2 = (xor_ln106_3_fu_1500_p2 & or_ln106_fu_1494_p2);

assign and_ln106_40_fu_2826_p2 = (tmp_116_fu_2706_p3 & select_ln106_25_fu_2788_p3);

assign and_ln106_41_fu_2844_p2 = (xor_ln106_34_fu_2838_p2 & tmp_113_fu_2662_p3);

assign and_ln106_42_fu_2939_p2 = (xor_ln106_35_fu_2933_p2 & tmp_120_fu_2907_p3);

assign and_ln106_43_fu_3001_p2 = (xor_ln106_36_fu_2995_p2 & icmp_ln106_21_fu_2961_p2);

assign and_ln106_44_fu_3015_p2 = (icmp_ln106_22_fu_2975_p2 & and_ln106_42_fu_2939_p2);

assign and_ln106_45_fu_3039_p2 = (xor_ln106_38_fu_3033_p2 & or_ln106_14_fu_3027_p2);

assign and_ln106_46_fu_3045_p2 = (tmp_121_fu_2925_p3 & select_ln106_29_fu_3007_p3);

assign and_ln106_47_fu_3063_p2 = (xor_ln106_39_fu_3057_p2 & tmp_118_fu_2881_p3);

assign and_ln106_4_fu_1512_p2 = (tmp_75_fu_1392_p3 & select_ln106_1_fu_1474_p3);

assign and_ln106_5_fu_1530_p2 = (xor_ln106_4_fu_1524_p2 & tmp_fu_1348_p3);

assign and_ln106_6_fu_1625_p2 = (xor_ln106_5_fu_1619_p2 & tmp_82_fu_1593_p3);

assign and_ln106_7_fu_1687_p2 = (xor_ln106_6_fu_1681_p2 & icmp_ln106_3_fu_1647_p2);

assign and_ln106_8_fu_1701_p2 = (icmp_ln106_4_fu_1661_p2 & and_ln106_6_fu_1625_p2);

assign and_ln106_9_fu_1725_p2 = (xor_ln106_8_fu_1719_p2 & or_ln106_2_fu_1713_p2);

assign and_ln106_fu_1406_p2 = (xor_ln106_fu_1400_p2 & tmp_74_fu_1374_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign icmp_ln100_fu_914_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 12'd2048) ? 1'b1 : 1'b0);

assign icmp_ln101_fu_938_p2 = ((ap_sig_allocacmp_b_load == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln106_10_fu_2099_p2 = ((tmp_50_fu_2091_p3 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln106_11_fu_2105_p2 = ((tmp_50_fu_2091_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln106_12_fu_2304_p2 = ((tmp_52_fu_2296_p3 == 7'd127) ? 1'b1 : 1'b0);

assign icmp_ln106_13_fu_2318_p2 = ((tmp_53_fu_2310_p3 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln106_14_fu_2324_p2 = ((tmp_53_fu_2310_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln106_15_fu_2523_p2 = ((tmp_55_fu_2515_p3 == 7'd127) ? 1'b1 : 1'b0);

assign icmp_ln106_16_fu_2537_p2 = ((tmp_56_fu_2529_p3 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln106_17_fu_2543_p2 = ((tmp_56_fu_2529_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln106_18_fu_2742_p2 = ((tmp_58_fu_2734_p3 == 7'd127) ? 1'b1 : 1'b0);

assign icmp_ln106_19_fu_2756_p2 = ((tmp_59_fu_2748_p3 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln106_1_fu_1442_p2 = ((tmp_41_fu_1434_p3 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln106_20_fu_2762_p2 = ((tmp_59_fu_2748_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln106_21_fu_2961_p2 = ((tmp_61_fu_2953_p3 == 7'd127) ? 1'b1 : 1'b0);

assign icmp_ln106_22_fu_2975_p2 = ((tmp_62_fu_2967_p3 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln106_23_fu_2981_p2 = ((tmp_62_fu_2967_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln106_2_fu_1448_p2 = ((tmp_41_fu_1434_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln106_3_fu_1647_p2 = ((tmp_43_fu_1639_p3 == 7'd127) ? 1'b1 : 1'b0);

assign icmp_ln106_4_fu_1661_p2 = ((tmp_44_fu_1653_p3 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln106_5_fu_1667_p2 = ((tmp_44_fu_1653_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln106_6_fu_1866_p2 = ((tmp_46_fu_1858_p3 == 7'd127) ? 1'b1 : 1'b0);

assign icmp_ln106_7_fu_1880_p2 = ((tmp_47_fu_1872_p3 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln106_8_fu_1886_p2 = ((tmp_47_fu_1872_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln106_9_fu_2085_p2 = ((tmp_49_fu_2077_p3 == 7'd127) ? 1'b1 : 1'b0);

assign icmp_ln106_fu_1428_p2 = ((tmp_40_fu_1420_p3 == 7'd127) ? 1'b1 : 1'b0);

assign or_ln106_10_fu_2589_p2 = (xor_ln106_27_fu_2583_p2 | tmp_111_fu_2487_p3);

assign or_ln106_11_fu_2639_p2 = (and_ln106_35_fu_2625_p2 | and_ln106_33_fu_2601_p2);

assign or_ln106_12_fu_2808_p2 = (xor_ln106_32_fu_2802_p2 | tmp_116_fu_2706_p3);

assign or_ln106_13_fu_2858_p2 = (and_ln106_41_fu_2844_p2 | and_ln106_39_fu_2820_p2);

assign or_ln106_14_fu_3027_p2 = (xor_ln106_37_fu_3021_p2 | tmp_121_fu_2925_p3);

assign or_ln106_15_fu_3077_p2 = (and_ln106_47_fu_3063_p2 | and_ln106_45_fu_3039_p2);

assign or_ln106_16_fu_1518_p2 = (and_ln106_4_fu_1512_p2 | and_ln106_2_fu_1482_p2);

assign or_ln106_17_fu_1737_p2 = (and_ln106_8_fu_1701_p2 | and_ln106_10_fu_1731_p2);

assign or_ln106_18_fu_1956_p2 = (and_ln106_16_fu_1950_p2 | and_ln106_14_fu_1920_p2);

assign or_ln106_19_fu_2175_p2 = (and_ln106_22_fu_2169_p2 | and_ln106_20_fu_2139_p2);

assign or_ln106_1_fu_1544_p2 = (and_ln106_5_fu_1530_p2 | and_ln106_3_fu_1506_p2);

assign or_ln106_20_fu_2394_p2 = (and_ln106_28_fu_2388_p2 | and_ln106_26_fu_2358_p2);

assign or_ln106_21_fu_2613_p2 = (and_ln106_34_fu_2607_p2 | and_ln106_32_fu_2577_p2);

assign or_ln106_22_fu_2832_p2 = (and_ln106_40_fu_2826_p2 | and_ln106_38_fu_2796_p2);

assign or_ln106_23_fu_3051_p2 = (and_ln106_46_fu_3045_p2 | and_ln106_44_fu_3015_p2);

assign or_ln106_2_fu_1713_p2 = (xor_ln106_7_fu_1707_p2 | tmp_83_fu_1611_p3);

assign or_ln106_3_fu_1763_p2 = (and_ln106_9_fu_1725_p2 | and_ln106_11_fu_1749_p2);

assign or_ln106_4_fu_1932_p2 = (xor_ln106_12_fu_1926_p2 | tmp_91_fu_1830_p3);

assign or_ln106_5_fu_1982_p2 = (and_ln106_17_fu_1968_p2 | and_ln106_15_fu_1944_p2);

assign or_ln106_6_fu_2151_p2 = (xor_ln106_17_fu_2145_p2 | tmp_99_fu_2049_p3);

assign or_ln106_7_fu_2201_p2 = (and_ln106_23_fu_2187_p2 | and_ln106_21_fu_2163_p2);

assign or_ln106_8_fu_2370_p2 = (xor_ln106_22_fu_2364_p2 | tmp_106_fu_2268_p3);

assign or_ln106_9_fu_2420_p2 = (and_ln106_29_fu_2406_p2 | and_ln106_27_fu_2382_p2);

assign or_ln106_fu_1494_p2 = (xor_ln106_2_fu_1488_p2 | tmp_75_fu_1392_p3);

assign select_ln100_1_fu_952_p3 = ((icmp_ln101_fu_938_p2[0:0] == 1'b1) ? add_ln100_fu_932_p2 : ap_sig_allocacmp_i_load);

assign select_ln100_fu_944_p3 = ((icmp_ln101_fu_938_p2[0:0] == 1'b1) ? 4'd0 : ap_sig_allocacmp_b_load);

assign select_ln106_10_fu_1974_p3 = ((and_ln106_15_fu_1944_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln106_11_fu_1988_p3 = ((or_ln106_5_fu_1982_p2[0:0] == 1'b1) ? select_ln106_10_fu_1974_p3 : add_ln106_2_fu_1824_p2);

assign select_ln106_12_fu_2111_p3 = ((and_ln106_18_fu_2063_p2[0:0] == 1'b1) ? icmp_ln106_10_fu_2099_p2 : icmp_ln106_11_fu_2105_p2);

assign select_ln106_13_fu_2131_p3 = ((and_ln106_18_fu_2063_p2[0:0] == 1'b1) ? and_ln106_19_fu_2125_p2 : icmp_ln106_10_fu_2099_p2);

assign select_ln106_14_fu_2193_p3 = ((and_ln106_21_fu_2163_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln106_15_fu_2207_p3 = ((or_ln106_7_fu_2201_p2[0:0] == 1'b1) ? select_ln106_14_fu_2193_p3 : add_ln106_3_fu_2043_p2);

assign select_ln106_16_fu_2330_p3 = ((and_ln106_24_fu_2282_p2[0:0] == 1'b1) ? icmp_ln106_13_fu_2318_p2 : icmp_ln106_14_fu_2324_p2);

assign select_ln106_17_fu_2350_p3 = ((and_ln106_24_fu_2282_p2[0:0] == 1'b1) ? and_ln106_25_fu_2344_p2 : icmp_ln106_13_fu_2318_p2);

assign select_ln106_18_fu_2412_p3 = ((and_ln106_27_fu_2382_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln106_19_fu_2426_p3 = ((or_ln106_9_fu_2420_p2[0:0] == 1'b1) ? select_ln106_18_fu_2412_p3 : add_ln106_4_fu_2262_p2);

assign select_ln106_1_fu_1474_p3 = ((and_ln106_fu_1406_p2[0:0] == 1'b1) ? and_ln106_1_fu_1468_p2 : icmp_ln106_1_fu_1442_p2);

assign select_ln106_20_fu_2549_p3 = ((and_ln106_30_fu_2501_p2[0:0] == 1'b1) ? icmp_ln106_16_fu_2537_p2 : icmp_ln106_17_fu_2543_p2);

assign select_ln106_21_fu_2569_p3 = ((and_ln106_30_fu_2501_p2[0:0] == 1'b1) ? and_ln106_31_fu_2563_p2 : icmp_ln106_16_fu_2537_p2);

assign select_ln106_22_fu_2631_p3 = ((and_ln106_33_fu_2601_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln106_23_fu_2645_p3 = ((or_ln106_11_fu_2639_p2[0:0] == 1'b1) ? select_ln106_22_fu_2631_p3 : add_ln106_5_fu_2481_p2);

assign select_ln106_24_fu_2768_p3 = ((and_ln106_36_fu_2720_p2[0:0] == 1'b1) ? icmp_ln106_19_fu_2756_p2 : icmp_ln106_20_fu_2762_p2);

assign select_ln106_25_fu_2788_p3 = ((and_ln106_36_fu_2720_p2[0:0] == 1'b1) ? and_ln106_37_fu_2782_p2 : icmp_ln106_19_fu_2756_p2);

assign select_ln106_26_fu_2850_p3 = ((and_ln106_39_fu_2820_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln106_27_fu_2864_p3 = ((or_ln106_13_fu_2858_p2[0:0] == 1'b1) ? select_ln106_26_fu_2850_p3 : add_ln106_6_fu_2700_p2);

assign select_ln106_28_fu_2987_p3 = ((and_ln106_42_fu_2939_p2[0:0] == 1'b1) ? icmp_ln106_22_fu_2975_p2 : icmp_ln106_23_fu_2981_p2);

assign select_ln106_29_fu_3007_p3 = ((and_ln106_42_fu_2939_p2[0:0] == 1'b1) ? and_ln106_43_fu_3001_p2 : icmp_ln106_22_fu_2975_p2);

assign select_ln106_2_fu_1536_p3 = ((and_ln106_3_fu_1506_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln106_30_fu_3069_p3 = ((and_ln106_45_fu_3039_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln106_31_fu_3083_p3 = ((or_ln106_15_fu_3077_p2[0:0] == 1'b1) ? select_ln106_30_fu_3069_p3 : add_ln106_7_fu_2919_p2);

assign select_ln106_3_fu_1550_p3 = ((or_ln106_1_fu_1544_p2[0:0] == 1'b1) ? select_ln106_2_fu_1536_p3 : add_ln106_fu_1386_p2);

assign select_ln106_4_fu_1673_p3 = ((and_ln106_6_fu_1625_p2[0:0] == 1'b1) ? icmp_ln106_4_fu_1661_p2 : icmp_ln106_5_fu_1667_p2);

assign select_ln106_5_fu_1693_p3 = ((and_ln106_6_fu_1625_p2[0:0] == 1'b1) ? and_ln106_7_fu_1687_p2 : icmp_ln106_4_fu_1661_p2);

assign select_ln106_6_fu_1755_p3 = ((and_ln106_9_fu_1725_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln106_7_fu_1769_p3 = ((or_ln106_3_fu_1763_p2[0:0] == 1'b1) ? select_ln106_6_fu_1755_p3 : add_ln106_1_fu_1605_p2);

assign select_ln106_8_fu_1892_p3 = ((and_ln106_12_fu_1844_p2[0:0] == 1'b1) ? icmp_ln106_7_fu_1880_p2 : icmp_ln106_8_fu_1886_p2);

assign select_ln106_9_fu_1912_p3 = ((and_ln106_12_fu_1844_p2[0:0] == 1'b1) ? and_ln106_13_fu_1906_p2 : icmp_ln106_7_fu_1880_p2);

assign select_ln106_fu_1454_p3 = ((and_ln106_fu_1406_p2[0:0] == 1'b1) ? icmp_ln106_1_fu_1442_p2 : icmp_ln106_2_fu_1448_p2);

assign tmp_100_fu_2069_p3 = mul_ln106_3_fu_876_p2[32'd40];

assign tmp_101_fu_2224_p3 = mul_ln106_4_fu_880_p2[32'd47];

assign tmp_104_fu_2242_p3 = mul_ln106_4_fu_880_p2[32'd15];

assign tmp_105_fu_2250_p3 = mul_ln106_4_fu_880_p2[32'd39];

assign tmp_106_fu_2268_p3 = add_ln106_4_fu_2262_p2[32'd23];

assign tmp_107_fu_2288_p3 = mul_ln106_4_fu_880_p2[32'd40];

assign tmp_108_fu_2443_p3 = mul_ln106_5_fu_884_p2[32'd47];

assign tmp_109_fu_2461_p3 = mul_ln106_5_fu_884_p2[32'd15];

assign tmp_110_fu_2469_p3 = mul_ln106_5_fu_884_p2[32'd39];

assign tmp_111_fu_2487_p3 = add_ln106_5_fu_2481_p2[32'd23];

assign tmp_112_fu_2507_p3 = mul_ln106_5_fu_884_p2[32'd40];

assign tmp_113_fu_2662_p3 = mul_ln106_6_fu_888_p2[32'd47];

assign tmp_114_fu_2680_p3 = mul_ln106_6_fu_888_p2[32'd15];

assign tmp_115_fu_2688_p3 = mul_ln106_6_fu_888_p2[32'd39];

assign tmp_116_fu_2706_p3 = add_ln106_6_fu_2700_p2[32'd23];

assign tmp_117_fu_2726_p3 = mul_ln106_6_fu_888_p2[32'd40];

assign tmp_118_fu_2881_p3 = mul_ln106_7_fu_892_p2[32'd47];

assign tmp_119_fu_2899_p3 = mul_ln106_7_fu_892_p2[32'd15];

assign tmp_120_fu_2907_p3 = mul_ln106_7_fu_892_p2[32'd39];

assign tmp_121_fu_2925_p3 = add_ln106_7_fu_2919_p2[32'd23];

assign tmp_122_fu_2945_p3 = mul_ln106_7_fu_892_p2[32'd40];

assign tmp_39_fu_998_p17 = 'bx;

assign tmp_40_fu_1420_p3 = {{mul_ln106_fu_864_p2[47:41]}};

assign tmp_41_fu_1434_p3 = {{mul_ln106_fu_864_p2[47:40]}};

assign tmp_42_fu_1038_p17 = 'bx;

assign tmp_43_fu_1639_p3 = {{mul_ln106_1_fu_868_p2[47:41]}};

assign tmp_44_fu_1653_p3 = {{mul_ln106_1_fu_868_p2[47:40]}};

assign tmp_45_fu_1078_p17 = 'bx;

assign tmp_46_fu_1858_p3 = {{mul_ln106_2_fu_872_p2[47:41]}};

assign tmp_47_fu_1872_p3 = {{mul_ln106_2_fu_872_p2[47:40]}};

assign tmp_48_fu_1118_p17 = 'bx;

assign tmp_49_fu_2077_p3 = {{mul_ln106_3_fu_876_p2[47:41]}};

assign tmp_50_fu_2091_p3 = {{mul_ln106_3_fu_876_p2[47:40]}};

assign tmp_51_fu_1158_p17 = 'bx;

assign tmp_52_fu_2296_p3 = {{mul_ln106_4_fu_880_p2[47:41]}};

assign tmp_53_fu_2310_p3 = {{mul_ln106_4_fu_880_p2[47:40]}};

assign tmp_54_fu_1198_p17 = 'bx;

assign tmp_55_fu_2515_p3 = {{mul_ln106_5_fu_884_p2[47:41]}};

assign tmp_56_fu_2529_p3 = {{mul_ln106_5_fu_884_p2[47:40]}};

assign tmp_57_fu_1238_p17 = 'bx;

assign tmp_58_fu_2734_p3 = {{mul_ln106_6_fu_888_p2[47:41]}};

assign tmp_59_fu_2748_p3 = {{mul_ln106_6_fu_888_p2[47:40]}};

assign tmp_60_fu_1278_p17 = 'bx;

assign tmp_61_fu_2953_p3 = {{mul_ln106_7_fu_892_p2[47:41]}};

assign tmp_62_fu_2967_p3 = {{mul_ln106_7_fu_892_p2[47:40]}};

assign tmp_73_fu_1366_p3 = mul_ln106_fu_864_p2[32'd15];

assign tmp_74_fu_1374_p3 = mul_ln106_fu_864_p2[32'd39];

assign tmp_75_fu_1392_p3 = add_ln106_fu_1386_p2[32'd23];

assign tmp_76_fu_1412_p3 = mul_ln106_fu_864_p2[32'd40];

assign tmp_77_fu_1567_p3 = mul_ln106_1_fu_868_p2[32'd47];

assign tmp_81_fu_1585_p3 = mul_ln106_1_fu_868_p2[32'd15];

assign tmp_82_fu_1593_p3 = mul_ln106_1_fu_868_p2[32'd39];

assign tmp_83_fu_1611_p3 = add_ln106_1_fu_1605_p2[32'd23];

assign tmp_84_fu_1631_p3 = mul_ln106_1_fu_868_p2[32'd40];

assign tmp_85_fu_1786_p3 = mul_ln106_2_fu_872_p2[32'd47];

assign tmp_89_fu_1804_p3 = mul_ln106_2_fu_872_p2[32'd15];

assign tmp_90_fu_1812_p3 = mul_ln106_2_fu_872_p2[32'd39];

assign tmp_91_fu_1830_p3 = add_ln106_2_fu_1824_p2[32'd23];

assign tmp_92_fu_1850_p3 = mul_ln106_2_fu_872_p2[32'd40];

assign tmp_93_fu_2005_p3 = mul_ln106_3_fu_876_p2[32'd47];

assign tmp_97_fu_2023_p3 = mul_ln106_3_fu_876_p2[32'd15];

assign tmp_98_fu_2031_p3 = mul_ln106_3_fu_876_p2[32'd39];

assign tmp_99_fu_2049_p3 = add_ln106_3_fu_2043_p2[32'd23];

assign tmp_fu_1348_p3 = mul_ln106_fu_864_p2[32'd47];

assign tmp_s_fu_964_p3 = {{trunc_ln106_fu_960_p1}, {3'd0}};

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 = zext_ln106_9_fu_982_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 = zext_ln106_9_fu_982_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 = zext_ln106_9_fu_982_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0 = zext_ln106_9_fu_982_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0 = zext_ln106_9_fu_982_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0 = zext_ln106_9_fu_982_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0 = zext_ln106_9_fu_982_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 = zext_ln106_9_fu_982_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local;

assign trunc_ln101_fu_994_p1 = select_ln100_fu_944_p3[2:0];

assign trunc_ln106_1_fu_1575_p4 = {{mul_ln106_1_fu_868_p2[39:16]}};

assign trunc_ln106_2_fu_1794_p4 = {{mul_ln106_2_fu_872_p2[39:16]}};

assign trunc_ln106_3_fu_2013_p4 = {{mul_ln106_3_fu_876_p2[39:16]}};

assign trunc_ln106_4_fu_2232_p4 = {{mul_ln106_4_fu_880_p2[39:16]}};

assign trunc_ln106_5_fu_2451_p4 = {{mul_ln106_5_fu_884_p2[39:16]}};

assign trunc_ln106_6_fu_2670_p4 = {{mul_ln106_6_fu_888_p2[39:16]}};

assign trunc_ln106_7_fu_2889_p4 = {{mul_ln106_7_fu_892_p2[39:16]}};

assign trunc_ln106_fu_960_p1 = select_ln100_1_fu_952_p3[7:0];

assign trunc_ln3_fu_1356_p4 = {{mul_ln106_fu_864_p2[39:16]}};

assign xor_ln106_10_fu_1838_p2 = (tmp_91_fu_1830_p3 ^ 1'd1);

assign xor_ln106_11_fu_1900_p2 = (tmp_92_fu_1850_p3 ^ 1'd1);

assign xor_ln106_12_fu_1926_p2 = (select_ln106_8_fu_1892_p3 ^ 1'd1);

assign xor_ln106_13_fu_1938_p2 = (tmp_85_fu_1786_p3 ^ 1'd1);

assign xor_ln106_14_fu_1962_p2 = (or_ln106_18_fu_1956_p2 ^ 1'd1);

assign xor_ln106_15_fu_2057_p2 = (tmp_99_fu_2049_p3 ^ 1'd1);

assign xor_ln106_16_fu_2119_p2 = (tmp_100_fu_2069_p3 ^ 1'd1);

assign xor_ln106_17_fu_2145_p2 = (select_ln106_12_fu_2111_p3 ^ 1'd1);

assign xor_ln106_18_fu_2157_p2 = (tmp_93_fu_2005_p3 ^ 1'd1);

assign xor_ln106_19_fu_2181_p2 = (or_ln106_19_fu_2175_p2 ^ 1'd1);

assign xor_ln106_1_fu_1462_p2 = (tmp_76_fu_1412_p3 ^ 1'd1);

assign xor_ln106_20_fu_2276_p2 = (tmp_106_fu_2268_p3 ^ 1'd1);

assign xor_ln106_21_fu_2338_p2 = (tmp_107_fu_2288_p3 ^ 1'd1);

assign xor_ln106_22_fu_2364_p2 = (select_ln106_16_fu_2330_p3 ^ 1'd1);

assign xor_ln106_23_fu_2376_p2 = (tmp_101_fu_2224_p3 ^ 1'd1);

assign xor_ln106_24_fu_2400_p2 = (or_ln106_20_fu_2394_p2 ^ 1'd1);

assign xor_ln106_25_fu_2495_p2 = (tmp_111_fu_2487_p3 ^ 1'd1);

assign xor_ln106_26_fu_2557_p2 = (tmp_112_fu_2507_p3 ^ 1'd1);

assign xor_ln106_27_fu_2583_p2 = (select_ln106_20_fu_2549_p3 ^ 1'd1);

assign xor_ln106_28_fu_2595_p2 = (tmp_108_fu_2443_p3 ^ 1'd1);

assign xor_ln106_29_fu_2619_p2 = (or_ln106_21_fu_2613_p2 ^ 1'd1);

assign xor_ln106_2_fu_1488_p2 = (select_ln106_fu_1454_p3 ^ 1'd1);

assign xor_ln106_30_fu_2714_p2 = (tmp_116_fu_2706_p3 ^ 1'd1);

assign xor_ln106_31_fu_2776_p2 = (tmp_117_fu_2726_p3 ^ 1'd1);

assign xor_ln106_32_fu_2802_p2 = (select_ln106_24_fu_2768_p3 ^ 1'd1);

assign xor_ln106_33_fu_2814_p2 = (tmp_113_fu_2662_p3 ^ 1'd1);

assign xor_ln106_34_fu_2838_p2 = (or_ln106_22_fu_2832_p2 ^ 1'd1);

assign xor_ln106_35_fu_2933_p2 = (tmp_121_fu_2925_p3 ^ 1'd1);

assign xor_ln106_36_fu_2995_p2 = (tmp_122_fu_2945_p3 ^ 1'd1);

assign xor_ln106_37_fu_3021_p2 = (select_ln106_28_fu_2987_p3 ^ 1'd1);

assign xor_ln106_38_fu_3033_p2 = (tmp_118_fu_2881_p3 ^ 1'd1);

assign xor_ln106_39_fu_3057_p2 = (or_ln106_23_fu_3051_p2 ^ 1'd1);

assign xor_ln106_3_fu_1500_p2 = (tmp_fu_1348_p3 ^ 1'd1);

assign xor_ln106_4_fu_1524_p2 = (or_ln106_16_fu_1518_p2 ^ 1'd1);

assign xor_ln106_5_fu_1619_p2 = (tmp_83_fu_1611_p3 ^ 1'd1);

assign xor_ln106_6_fu_1681_p2 = (tmp_84_fu_1631_p3 ^ 1'd1);

assign xor_ln106_7_fu_1707_p2 = (select_ln106_4_fu_1673_p3 ^ 1'd1);

assign xor_ln106_8_fu_1719_p2 = (tmp_77_fu_1567_p3 ^ 1'd1);

assign xor_ln106_9_fu_1743_p2 = (or_ln106_17_fu_1737_p2 ^ 1'd1);

assign xor_ln106_fu_1400_p2 = (tmp_75_fu_1392_p3 ^ 1'd1);

assign zext_ln106_1_fu_1601_p1 = tmp_81_fu_1585_p3;

assign zext_ln106_2_fu_1820_p1 = tmp_89_fu_1804_p3;

assign zext_ln106_3_fu_2039_p1 = tmp_97_fu_2023_p3;

assign zext_ln106_4_fu_2258_p1 = tmp_104_fu_2242_p3;

assign zext_ln106_5_fu_2477_p1 = tmp_109_fu_2461_p3;

assign zext_ln106_6_fu_2696_p1 = tmp_114_fu_2680_p3;

assign zext_ln106_7_fu_2915_p1 = tmp_119_fu_2899_p3;

assign zext_ln106_8_fu_972_p1 = select_ln100_fu_944_p3;

assign zext_ln106_9_fu_982_p1 = add_ln106_8_fu_976_p2;

assign zext_ln106_fu_1382_p1 = tmp_73_fu_1366_p3;

always @ (posedge ap_clk) begin
    zext_ln106_9_reg_3116[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln106_9_reg_3116_pp0_iter1_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
end

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10
