Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Dec 22 00:08:45 2023
| Host         : LegionWells running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MiniPiano_control_sets_placed.rpt
| Design       : MiniPiano
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    21 |
| Unused register locations in slices containing registers |   105 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |           12 |
| No           | No                    | Yes                    |             115 |           61 |
| No           | Yes                   | No                     |               4 |            4 |
| Yes          | No                    | No                     |              19 |            4 |
| Yes          | No                    | Yes                    |              15 |           10 |
| Yes          | Yes                   | No                     |               7 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------+-----------------------------+------------------------------+------------------+----------------+
|             Clock Signal             |        Enable Signal        |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+--------------------------------------+-----------------------------+------------------------------+------------------+----------------+
|  light/seg_reg[5]_LDC_i_1_n_0        |                             | light/seg_reg[5]_LDC_i_2_n_0 |                1 |              1 |
|  light/seg_reg[6]_LDC_i_1_n_0        |                             | light/seg_reg[6]_LDC_i_2_n_0 |                1 |              1 |
|  light/seg_reg[7]_LDC_i_1_n_0        |                             | light/seg_reg[7]_LDC_i_2_n_0 |                1 |              1 |
|  light/seg_reg[1]_LDC_i_1_n_0        |                             | light/seg_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                       |                             | light/seg_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                       |                             | light/seg_reg[6]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                       |                             | light/seg_reg[7]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                       | light/seg[3]_i_1_n_0        | light/seg_reg[6]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                       | light/seg[3]_i_1_n_0        | light/seg_reg[7]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                       | light/seg[3]_i_1_n_0        | light/seg_reg[1]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                       |                             | light/seg_reg[5]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG                       | light/seg[3]_i_1_n_0        | buzzer/u4/cnt_reg[31]_0      |                1 |              2 |
|  clk_IBUF_BUFG                       | light/seg[3]_i_1_n_0        | light/seg_reg[5]_LDC_i_1_n_0 |                2 |              2 |
|  light/nextstate                     |                             |                              |                2 |              4 |
|  clk_IBUF_BUFG                       | buzzer/u1/is_Reaching_125ms | buzzer/u1/cnt[6]_i_1_n_0     |                4 |              7 |
|  clk_IBUF_BUFG                       | light/seg_2[7]_i_1_n_0      |                              |                2 |              7 |
|  clk_IBUF_BUFG                       |                             |                              |                6 |              8 |
|  clk_IBUF_BUFG                       | light/nextstate             | buzzer/u4/cnt_reg[31]_0      |                4 |              8 |
|  buzzer/u3/frequency_reg[10]_i_2_n_0 |                             |                              |                4 |             11 |
|  clk_IBUF_BUFG                       | light/display[6][2]_i_1_n_0 |                              |                2 |             12 |
|  clk_IBUF_BUFG                       |                             | buzzer/u4/cnt_reg[31]_0      |               57 |            110 |
+--------------------------------------+-----------------------------+------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    10 |
| 2      |                     3 |
| 4      |                     1 |
| 7      |                     2 |
| 8      |                     2 |
| 11     |                     1 |
| 12     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


