// Seed: 3553750057
module module_0;
  logic id_1;
  assign module_1._id_6 = 0;
  always @(posedge 1 or 1) begin : LABEL_0
    assign id_1[$realtime+:-1'b0] = id_1;
  end
endmodule
module module_1 #(
    parameter id_1 = 32'd97,
    parameter id_2 = 32'd82,
    parameter id_6 = 32'd20
) (
    _id_1,
    _id_2
);
  output wire _id_2;
  inout wire _id_1;
  logic id_3[-1 : id_2];
  ;
  module_0 modCall_1 ();
  logic id_4;
  ;
  logic [1 : id_2] id_5, _id_6, id_7;
  wire [!  id_1 : id_6] id_8;
  assign id_5 = id_4 ? 1 : 1;
endmodule
