INFO: [VRFC 10-2263] Analyzing Verilog file "E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/IF_ID_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/RISC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
WARNING: [VRFC 10-3676] redeclaration of ansi port 'PCSrc' is not allowed [E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/RISC_V.v:36]
WARNING: [VRFC 10-3248] data object 'RegWrite_WB' is already declared [E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/RISC_V.v:84]
WARNING: [VRFC 10-3703] second declaration of 'RegWrite_WB' ignored [E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/RISC_V.v:84]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/mux2_1.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/mux4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/pipeline_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/pipeline_MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/pipeline_ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sim_1/new/test_bench_riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_TB
