#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027bf690e890 .scope module, "tb" "tb" 2 3;
 .timescale 0 0;
P_0000027bf68e3440 .param/l "AWIDTH" 0 2 4, +C4<00000000000000000000000000000101>;
P_0000027bf68e3478 .param/l "DWIDTH" 0 2 4, +C4<00000000000000000000000000100000>;
v0000027bf6971f10_0 .var/i "i", 31 0;
v0000027bf6971d30_0 .var "r_addr_rd", 4 0;
v0000027bf6971dd0_0 .var "r_addr_rs_1", 4 0;
v0000027bf6971bf0_0 .var "r_addr_rs_2", 4 0;
v0000027bf6971fb0_0 .var "r_clk", 0 0;
v0000027bf69720f0_0 .net "r_data_out_rs1", 31 0, v0000027bf69712e0_0;  1 drivers
v0000027bf6972190_0 .net "r_data_out_rs2", 31 0, v0000027bf6971380_0;  1 drivers
v0000027bf6971470_0 .var "r_data_rd", 31 0;
v0000027bf6971510_0 .var "r_read_reg", 0 0;
v0000027bf69715b0_0 .var "r_rst", 0 0;
v0000027bf6971a10_0 .var "r_we", 0 0;
S_0000027bf690ea20 .scope task, "display" "display" 2 61, 2 61 0, S_0000027bf690e890;
 .timescale 0 0;
v0000027bf6909360_0 .var/i "counter", 31 0;
E_0000027bf6917ac0 .event posedge, v0000027bf6971240_0;
TD_tb.display ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027bf6971f10_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000027bf6971f10_0;
    %load/vec4 v0000027bf6909360_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027bf6971510_0, 0, 1;
    %wait E_0000027bf6917ac0;
    %load/vec4 v0000027bf6971f10_0;
    %pad/s 5;
    %store/vec4 v0000027bf6971dd0_0, 0, 5;
    %load/vec4 v0000027bf6971f10_0;
    %pad/s 5;
    %store/vec4 v0000027bf6971bf0_0, 0, 5;
    %wait E_0000027bf6917ac0;
    %vpi_call 2 69 "$display", $time, " ", "addr 1 = %d, data 1 = %d, addr 2 = %d, data 2 = %d", v0000027bf6971dd0_0, v0000027bf69720f0_0, v0000027bf6971bf0_0, v0000027bf6972190_0 {0 0 0};
    %wait E_0000027bf6917ac0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027bf6971510_0, 0, 1;
    %load/vec4 v0000027bf6971f10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027bf6971f10_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0000027bf68e2d20 .scope task, "load" "load" 2 48, 2 48 0, S_0000027bf690e890;
 .timescale 0 0;
v0000027bf6907750_0 .var/i "counter", 31 0;
TD_tb.load ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027bf6971f10_0, 0, 32;
T_1.2 ;
    %load/vec4 v0000027bf6971f10_0;
    %load/vec4 v0000027bf6907750_0;
    %cmp/s;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027bf6971a10_0, 0, 1;
    %wait E_0000027bf6917ac0;
    %load/vec4 v0000027bf6971f10_0;
    %pad/s 5;
    %store/vec4 v0000027bf6971d30_0, 0, 5;
    %load/vec4 v0000027bf6971f10_0;
    %store/vec4 v0000027bf6971470_0, 0, 32;
    %wait E_0000027bf6917ac0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027bf6971a10_0, 0, 1;
    %load/vec4 v0000027bf6971f10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027bf6971f10_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0000027bf68e2eb0 .scope module, "r" "register" 2 15, 3 4 0, S_0000027bf690e890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "r_rst";
    .port_info 2 /INPUT 5 "r_addr_rs_1";
    .port_info 3 /INPUT 5 "r_addr_rs_2";
    .port_info 4 /INPUT 5 "r_addr_rd";
    .port_info 5 /INPUT 32 "r_data_rd";
    .port_info 6 /OUTPUT 32 "r_data_out_rs1";
    .port_info 7 /OUTPUT 32 "r_data_out_rs2";
    .port_info 8 /INPUT 1 "r_we";
    .port_info 9 /INPUT 1 "r_read_reg";
P_0000027bf69199e0 .param/l "AWIDTH" 0 3 6, +C4<00000000000000000000000000000101>;
P_0000027bf6919a18 .param/l "DWIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
L_0000027bf691bfb0 .functor AND 1, v0000027bf6971a10_0, L_0000027bf6972230, C4<1>, C4<1>;
L_0000027bf69725c8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000027bf6906560_0 .net/2u *"_ivl_0", 4 0, L_0000027bf69725c8;  1 drivers
v0000027bf6907610_0 .net *"_ivl_2", 0 0, L_0000027bf6972230;  1 drivers
v0000027bf68e3040 .array "data", 0 31, 31 0;
v0000027bf68e30e0_0 .var/i "i", 31 0;
v0000027bf6971060_0 .net "r_addr_rd", 4 0, v0000027bf6971d30_0;  1 drivers
v0000027bf6971100_0 .net "r_addr_rs_1", 4 0, v0000027bf6971dd0_0;  1 drivers
v0000027bf69711a0_0 .net "r_addr_rs_2", 4 0, v0000027bf6971bf0_0;  1 drivers
v0000027bf6971240_0 .net "r_clk", 0 0, v0000027bf6971fb0_0;  1 drivers
v0000027bf69712e0_0 .var "r_data_out_rs1", 31 0;
v0000027bf6971380_0 .var "r_data_out_rs2", 31 0;
v0000027bf6971c90_0 .net "r_data_rd", 31 0, v0000027bf6971470_0;  1 drivers
v0000027bf6971970_0 .net "r_read_reg", 0 0, v0000027bf6971510_0;  1 drivers
v0000027bf6971ab0_0 .net "r_rst", 0 0, v0000027bf69715b0_0;  1 drivers
v0000027bf6971e70_0 .net "r_wb", 0 0, L_0000027bf691bfb0;  1 drivers
v0000027bf69718d0_0 .net "r_we", 0 0, v0000027bf6971a10_0;  1 drivers
E_0000027bf6917f00/0 .event negedge, v0000027bf6971ab0_0;
E_0000027bf6917f00/1 .event posedge, v0000027bf6971240_0;
E_0000027bf6917f00 .event/or E_0000027bf6917f00/0, E_0000027bf6917f00/1;
L_0000027bf6972230 .cmp/ne 5, v0000027bf6971d30_0, L_0000027bf69725c8;
S_0000027bf6972430 .scope task, "reset" "reset" 2 40, 2 40 0, S_0000027bf690e890;
 .timescale 0 0;
v0000027bf6972050_0 .var/i "counter", 31 0;
TD_tb.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027bf69715b0_0, 0, 1;
    %load/vec4 v0000027bf6972050_0;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000027bf6917ac0;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027bf69715b0_0, 0, 1;
    %end;
    .scope S_0000027bf68e2eb0;
T_3 ;
    %wait E_0000027bf6917f00;
    %load/vec4 v0000027bf6971ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027bf68e30e0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000027bf68e30e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000027bf68e30e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027bf68e3040, 0, 4;
    %load/vec4 v0000027bf68e30e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027bf68e30e0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027bf69712e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027bf6971380_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000027bf6971e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000027bf6971c90_0;
    %load/vec4 v0000027bf6971060_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027bf68e3040, 0, 4;
T_3.4 ;
    %load/vec4 v0000027bf6971970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0000027bf6971100_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000027bf68e3040, 4;
    %assign/vec4 v0000027bf69712e0_0, 0;
    %load/vec4 v0000027bf69711a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000027bf68e3040, 4;
    %assign/vec4 v0000027bf6971380_0, 0;
T_3.6 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000027bf690e890;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027bf6971fb0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027bf6971f10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027bf6971a10_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0000027bf690e890;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0000027bf6971fb0_0;
    %inv;
    %store/vec4 v0000027bf6971fb0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000027bf690e890;
T_6 ;
    %vpi_call 2 36 "$dumpfile", "./waveform/register_file.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000027bf690e890 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000027bf690e890;
T_7 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000027bf6972050_0, 0, 32;
    %fork TD_tb.reset, S_0000027bf6972430;
    %join;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0000027bf6907750_0, 0, 32;
    %fork TD_tb.load, S_0000027bf68e2d20;
    %join;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000027bf6909360_0, 0, 32;
    %fork TD_tb.display, S_0000027bf690ea20;
    %join;
    %delay 20000, 0;
    %vpi_call 2 80 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\test\tb_register_file.v";
    "././source/register_file.v";
