{
    "pips": {
        "PSS1.PSS0_CLK_B0_0->PSS1_CLK_B0_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B0_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_CLK_B0_0"
        },
        "PSS1.PSS0_CLK_B0_1->PSS1_CLK_B0_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B0_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_CLK_B0_1"
        },
        "PSS1.PSS0_CLK_B0_2->PSS1_CLK_B0_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B0_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_CLK_B0_2"
        },
        "PSS1.PSS0_CLK_B0_3->PSS1_CLK_B0_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B0_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_CLK_B0_3"
        },
        "PSS1.PSS0_CLK_B0_4->PSS1_CLK_B0_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B0_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_CLK_B0_4"
        },
        "PSS1.PSS0_CLK_B0_5->PSS1_CLK_B0_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B0_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_CLK_B0_5"
        },
        "PSS1.PSS0_CLK_B0_6->PSS1_CLK_B0_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B0_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_CLK_B0_6"
        },
        "PSS1.PSS0_CLK_B0_7->PSS1_CLK_B0_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B0_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_CLK_B0_7"
        },
        "PSS1.PSS0_CLK_B0_8->PSS1_CLK_B0_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B0_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_CLK_B0_8"
        },
        "PSS1.PSS0_CLK_B0_9->PSS1_CLK_B0_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B0_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_CLK_B0_9"
        },
        "PSS1.PSS0_CLK_B0_10->PSS1_CLK_B0_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B0_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_CLK_B0_10"
        },
        "PSS1.PSS0_CLK_B0_11->PSS1_CLK_B0_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B0_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_CLK_B0_11"
        },
        "PSS1.PSS0_CLK_B0_12->PSS1_CLK_B0_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B0_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_CLK_B0_12"
        },
        "PSS1.PSS0_CLK_B0_13->PSS1_CLK_B0_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B0_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_CLK_B0_13"
        },
        "PSS1.PSS0_CLK_B0_14->PSS1_CLK_B0_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B0_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_CLK_B0_14"
        },
        "PSS1.PSS0_CLK_B0_15->PSS1_CLK_B0_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B0_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_CLK_B0_15"
        },
        "PSS1.PSS0_CLK_B0_16->PSS1_CLK_B0_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B0_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_CLK_B0_16"
        },
        "PSS1.PSS0_CLK_B0_17->PSS1_CLK_B0_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B0_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_CLK_B0_17"
        },
        "PSS1.PSS0_CLK_B0_18->PSS1_CLK_B0_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B0_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_CLK_B0_18"
        },
        "PSS1.PSS0_CLK_B0_19->PSS1_CLK_B0_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B0_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_CLK_B0_19"
        },
        "PSS1.PSS0_CLK_B1_0->PSS1_CLK_B1_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B1_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_CLK_B1_0"
        },
        "PSS1.PSS0_CLK_B1_1->PSS1_CLK_B1_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B1_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_CLK_B1_1"
        },
        "PSS1.PSS0_CLK_B1_2->PSS1_CLK_B1_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B1_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_CLK_B1_2"
        },
        "PSS1.PSS0_CLK_B1_3->PSS1_CLK_B1_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B1_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_CLK_B1_3"
        },
        "PSS1.PSS0_CLK_B1_4->PSS1_CLK_B1_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B1_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_CLK_B1_4"
        },
        "PSS1.PSS0_CLK_B1_5->PSS1_CLK_B1_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B1_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_CLK_B1_5"
        },
        "PSS1.PSS0_CLK_B1_6->PSS1_CLK_B1_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B1_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_CLK_B1_6"
        },
        "PSS1.PSS0_CLK_B1_7->PSS1_CLK_B1_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B1_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_CLK_B1_7"
        },
        "PSS1.PSS0_CLK_B1_8->PSS1_CLK_B1_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B1_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_CLK_B1_8"
        },
        "PSS1.PSS0_CLK_B1_9->PSS1_CLK_B1_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B1_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_CLK_B1_9"
        },
        "PSS1.PSS0_CLK_B1_10->PSS1_CLK_B1_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B1_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_CLK_B1_10"
        },
        "PSS1.PSS0_CLK_B1_11->PSS1_CLK_B1_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B1_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_CLK_B1_11"
        },
        "PSS1.PSS0_CLK_B1_12->PSS1_CLK_B1_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B1_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_CLK_B1_12"
        },
        "PSS1.PSS0_CLK_B1_13->PSS1_CLK_B1_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B1_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_CLK_B1_13"
        },
        "PSS1.PSS0_CLK_B1_14->PSS1_CLK_B1_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B1_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_CLK_B1_14"
        },
        "PSS1.PSS0_CLK_B1_15->PSS1_CLK_B1_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B1_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_CLK_B1_15"
        },
        "PSS1.PSS0_CLK_B1_16->PSS1_CLK_B1_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B1_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_CLK_B1_16"
        },
        "PSS1.PSS0_CLK_B1_17->PSS1_CLK_B1_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B1_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_CLK_B1_17"
        },
        "PSS1.PSS0_CLK_B1_18->PSS1_CLK_B1_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B1_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_CLK_B1_18"
        },
        "PSS1.PSS0_CLK_B1_19->PSS1_CLK_B1_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B1_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_CLK_B1_19"
        },
        "PSS1.PSS0_IMUX_B0_0->PSS1_IMUX_B0_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B0_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B0_0"
        },
        "PSS1.PSS0_IMUX_B0_1->PSS1_IMUX_B0_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B0_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B0_1"
        },
        "PSS1.PSS0_IMUX_B0_2->PSS1_IMUX_B0_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B0_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B0_2"
        },
        "PSS1.PSS0_IMUX_B0_3->PSS1_IMUX_B0_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B0_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B0_3"
        },
        "PSS1.PSS0_IMUX_B0_4->PSS1_IMUX_B0_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B0_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B0_4"
        },
        "PSS1.PSS0_IMUX_B0_5->PSS1_IMUX_B0_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B0_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B0_5"
        },
        "PSS1.PSS0_IMUX_B0_6->PSS1_IMUX_B0_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B0_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B0_6"
        },
        "PSS1.PSS0_IMUX_B0_7->PSS1_IMUX_B0_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B0_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B0_7"
        },
        "PSS1.PSS0_IMUX_B0_8->PSS1_IMUX_B0_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B0_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B0_8"
        },
        "PSS1.PSS0_IMUX_B0_9->PSS1_IMUX_B0_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B0_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B0_9"
        },
        "PSS1.PSS0_IMUX_B0_10->PSS1_IMUX_B0_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B0_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B0_10"
        },
        "PSS1.PSS0_IMUX_B0_11->PSS1_IMUX_B0_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B0_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B0_11"
        },
        "PSS1.PSS0_IMUX_B0_12->PSS1_IMUX_B0_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B0_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B0_12"
        },
        "PSS1.PSS0_IMUX_B0_13->PSS1_IMUX_B0_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B0_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B0_13"
        },
        "PSS1.PSS0_IMUX_B0_14->PSS1_IMUX_B0_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B0_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B0_14"
        },
        "PSS1.PSS0_IMUX_B0_15->PSS1_IMUX_B0_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B0_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B0_15"
        },
        "PSS1.PSS0_IMUX_B0_16->PSS1_IMUX_B0_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B0_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B0_16"
        },
        "PSS1.PSS0_IMUX_B0_17->PSS1_IMUX_B0_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B0_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B0_17"
        },
        "PSS1.PSS0_IMUX_B0_18->PSS1_IMUX_B0_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B0_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B0_18"
        },
        "PSS1.PSS0_IMUX_B0_19->PSS1_IMUX_B0_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B0_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B0_19"
        },
        "PSS1.PSS0_IMUX_B1_0->PSS1_IMUX_B1_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B1_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B1_0"
        },
        "PSS1.PSS0_IMUX_B1_1->PSS1_IMUX_B1_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B1_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B1_1"
        },
        "PSS1.PSS0_IMUX_B1_2->PSS1_IMUX_B1_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B1_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B1_2"
        },
        "PSS1.PSS0_IMUX_B1_3->PSS1_IMUX_B1_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B1_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B1_3"
        },
        "PSS1.PSS0_IMUX_B1_4->PSS1_IMUX_B1_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B1_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B1_4"
        },
        "PSS1.PSS0_IMUX_B1_5->PSS1_IMUX_B1_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B1_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B1_5"
        },
        "PSS1.PSS0_IMUX_B1_6->PSS1_IMUX_B1_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B1_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B1_6"
        },
        "PSS1.PSS0_IMUX_B1_7->PSS1_IMUX_B1_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B1_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B1_7"
        },
        "PSS1.PSS0_IMUX_B1_8->PSS1_IMUX_B1_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B1_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B1_8"
        },
        "PSS1.PSS0_IMUX_B1_9->PSS1_IMUX_B1_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B1_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B1_9"
        },
        "PSS1.PSS0_IMUX_B1_10->PSS1_IMUX_B1_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B1_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B1_10"
        },
        "PSS1.PSS0_IMUX_B1_11->PSS1_IMUX_B1_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B1_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B1_11"
        },
        "PSS1.PSS0_IMUX_B1_12->PSS1_IMUX_B1_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B1_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B1_12"
        },
        "PSS1.PSS0_IMUX_B1_13->PSS1_IMUX_B1_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B1_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B1_13"
        },
        "PSS1.PSS0_IMUX_B1_14->PSS1_IMUX_B1_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B1_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B1_14"
        },
        "PSS1.PSS0_IMUX_B1_15->PSS1_IMUX_B1_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B1_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B1_15"
        },
        "PSS1.PSS0_IMUX_B1_16->PSS1_IMUX_B1_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B1_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B1_16"
        },
        "PSS1.PSS0_IMUX_B1_17->PSS1_IMUX_B1_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B1_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B1_17"
        },
        "PSS1.PSS0_IMUX_B1_18->PSS1_IMUX_B1_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B1_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B1_18"
        },
        "PSS1.PSS0_IMUX_B1_19->PSS1_IMUX_B1_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B1_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B1_19"
        },
        "PSS1.PSS0_IMUX_B2_0->PSS1_IMUX_B2_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B2_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B2_0"
        },
        "PSS1.PSS0_IMUX_B2_1->PSS1_IMUX_B2_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B2_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B2_1"
        },
        "PSS1.PSS0_IMUX_B2_2->PSS1_IMUX_B2_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B2_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B2_2"
        },
        "PSS1.PSS0_IMUX_B2_3->PSS1_IMUX_B2_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B2_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B2_3"
        },
        "PSS1.PSS0_IMUX_B2_4->PSS1_IMUX_B2_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B2_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B2_4"
        },
        "PSS1.PSS0_IMUX_B2_5->PSS1_IMUX_B2_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B2_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B2_5"
        },
        "PSS1.PSS0_IMUX_B2_6->PSS1_IMUX_B2_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B2_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B2_6"
        },
        "PSS1.PSS0_IMUX_B2_7->PSS1_IMUX_B2_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B2_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B2_7"
        },
        "PSS1.PSS0_IMUX_B2_8->PSS1_IMUX_B2_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B2_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B2_8"
        },
        "PSS1.PSS0_IMUX_B2_9->PSS1_IMUX_B2_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B2_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B2_9"
        },
        "PSS1.PSS0_IMUX_B2_10->PSS1_IMUX_B2_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B2_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B2_10"
        },
        "PSS1.PSS0_IMUX_B2_11->PSS1_IMUX_B2_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B2_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B2_11"
        },
        "PSS1.PSS0_IMUX_B2_12->PSS1_IMUX_B2_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B2_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B2_12"
        },
        "PSS1.PSS0_IMUX_B2_13->PSS1_IMUX_B2_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B2_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B2_13"
        },
        "PSS1.PSS0_IMUX_B2_14->PSS1_IMUX_B2_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B2_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B2_14"
        },
        "PSS1.PSS0_IMUX_B2_15->PSS1_IMUX_B2_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B2_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B2_15"
        },
        "PSS1.PSS0_IMUX_B2_16->PSS1_IMUX_B2_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B2_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B2_16"
        },
        "PSS1.PSS0_IMUX_B2_17->PSS1_IMUX_B2_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B2_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B2_17"
        },
        "PSS1.PSS0_IMUX_B2_18->PSS1_IMUX_B2_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B2_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B2_18"
        },
        "PSS1.PSS0_IMUX_B2_19->PSS1_IMUX_B2_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B2_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B2_19"
        },
        "PSS1.PSS0_IMUX_B3_0->PSS1_IMUX_B3_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B3_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B3_0"
        },
        "PSS1.PSS0_IMUX_B3_1->PSS1_IMUX_B3_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B3_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B3_1"
        },
        "PSS1.PSS0_IMUX_B3_2->PSS1_IMUX_B3_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B3_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B3_2"
        },
        "PSS1.PSS0_IMUX_B3_3->PSS1_IMUX_B3_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B3_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B3_3"
        },
        "PSS1.PSS0_IMUX_B3_4->PSS1_IMUX_B3_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B3_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B3_4"
        },
        "PSS1.PSS0_IMUX_B3_5->PSS1_IMUX_B3_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B3_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B3_5"
        },
        "PSS1.PSS0_IMUX_B3_6->PSS1_IMUX_B3_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B3_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B3_6"
        },
        "PSS1.PSS0_IMUX_B3_7->PSS1_IMUX_B3_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B3_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B3_7"
        },
        "PSS1.PSS0_IMUX_B3_8->PSS1_IMUX_B3_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B3_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B3_8"
        },
        "PSS1.PSS0_IMUX_B3_9->PSS1_IMUX_B3_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B3_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B3_9"
        },
        "PSS1.PSS0_IMUX_B3_10->PSS1_IMUX_B3_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B3_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B3_10"
        },
        "PSS1.PSS0_IMUX_B3_11->PSS1_IMUX_B3_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B3_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B3_11"
        },
        "PSS1.PSS0_IMUX_B3_12->PSS1_IMUX_B3_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B3_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B3_12"
        },
        "PSS1.PSS0_IMUX_B3_13->PSS1_IMUX_B3_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B3_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B3_13"
        },
        "PSS1.PSS0_IMUX_B3_14->PSS1_IMUX_B3_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B3_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B3_14"
        },
        "PSS1.PSS0_IMUX_B3_15->PSS1_IMUX_B3_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B3_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B3_15"
        },
        "PSS1.PSS0_IMUX_B3_16->PSS1_IMUX_B3_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B3_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B3_16"
        },
        "PSS1.PSS0_IMUX_B3_17->PSS1_IMUX_B3_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B3_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B3_17"
        },
        "PSS1.PSS0_IMUX_B3_18->PSS1_IMUX_B3_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B3_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B3_18"
        },
        "PSS1.PSS0_IMUX_B3_19->PSS1_IMUX_B3_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B3_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B3_19"
        },
        "PSS1.PSS0_IMUX_B4_0->PSS1_IMUX_B4_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B4_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B4_0"
        },
        "PSS1.PSS0_IMUX_B4_1->PSS1_IMUX_B4_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B4_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B4_1"
        },
        "PSS1.PSS0_IMUX_B4_2->PSS1_IMUX_B4_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B4_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B4_2"
        },
        "PSS1.PSS0_IMUX_B4_3->PSS1_IMUX_B4_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B4_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B4_3"
        },
        "PSS1.PSS0_IMUX_B4_4->PSS1_IMUX_B4_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B4_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B4_4"
        },
        "PSS1.PSS0_IMUX_B4_5->PSS1_IMUX_B4_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B4_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B4_5"
        },
        "PSS1.PSS0_IMUX_B4_6->PSS1_IMUX_B4_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B4_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B4_6"
        },
        "PSS1.PSS0_IMUX_B4_7->PSS1_IMUX_B4_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B4_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B4_7"
        },
        "PSS1.PSS0_IMUX_B4_8->PSS1_IMUX_B4_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B4_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B4_8"
        },
        "PSS1.PSS0_IMUX_B4_9->PSS1_IMUX_B4_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B4_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B4_9"
        },
        "PSS1.PSS0_IMUX_B4_10->PSS1_IMUX_B4_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B4_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B4_10"
        },
        "PSS1.PSS0_IMUX_B4_11->PSS1_IMUX_B4_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B4_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B4_11"
        },
        "PSS1.PSS0_IMUX_B4_12->PSS1_IMUX_B4_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B4_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B4_12"
        },
        "PSS1.PSS0_IMUX_B4_13->PSS1_IMUX_B4_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B4_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B4_13"
        },
        "PSS1.PSS0_IMUX_B4_14->PSS1_IMUX_B4_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B4_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B4_14"
        },
        "PSS1.PSS0_IMUX_B4_15->PSS1_IMUX_B4_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B4_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B4_15"
        },
        "PSS1.PSS0_IMUX_B4_16->PSS1_IMUX_B4_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B4_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B4_16"
        },
        "PSS1.PSS0_IMUX_B4_17->PSS1_IMUX_B4_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B4_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B4_17"
        },
        "PSS1.PSS0_IMUX_B4_18->PSS1_IMUX_B4_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B4_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B4_18"
        },
        "PSS1.PSS0_IMUX_B4_19->PSS1_IMUX_B4_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B4_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B4_19"
        },
        "PSS1.PSS0_IMUX_B5_0->PSS1_IMUX_B5_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B5_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B5_0"
        },
        "PSS1.PSS0_IMUX_B5_1->PSS1_IMUX_B5_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B5_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B5_1"
        },
        "PSS1.PSS0_IMUX_B5_2->PSS1_IMUX_B5_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B5_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B5_2"
        },
        "PSS1.PSS0_IMUX_B5_3->PSS1_IMUX_B5_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B5_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B5_3"
        },
        "PSS1.PSS0_IMUX_B5_4->PSS1_IMUX_B5_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B5_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B5_4"
        },
        "PSS1.PSS0_IMUX_B5_5->PSS1_IMUX_B5_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B5_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B5_5"
        },
        "PSS1.PSS0_IMUX_B5_6->PSS1_IMUX_B5_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B5_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B5_6"
        },
        "PSS1.PSS0_IMUX_B5_7->PSS1_IMUX_B5_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B5_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B5_7"
        },
        "PSS1.PSS0_IMUX_B5_8->PSS1_IMUX_B5_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B5_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B5_8"
        },
        "PSS1.PSS0_IMUX_B5_9->PSS1_IMUX_B5_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B5_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B5_9"
        },
        "PSS1.PSS0_IMUX_B5_10->PSS1_IMUX_B5_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B5_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B5_10"
        },
        "PSS1.PSS0_IMUX_B5_11->PSS1_IMUX_B5_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B5_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B5_11"
        },
        "PSS1.PSS0_IMUX_B5_12->PSS1_IMUX_B5_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B5_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B5_12"
        },
        "PSS1.PSS0_IMUX_B5_13->PSS1_IMUX_B5_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B5_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B5_13"
        },
        "PSS1.PSS0_IMUX_B5_14->PSS1_IMUX_B5_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B5_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B5_14"
        },
        "PSS1.PSS0_IMUX_B5_15->PSS1_IMUX_B5_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B5_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B5_15"
        },
        "PSS1.PSS0_IMUX_B5_16->PSS1_IMUX_B5_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B5_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B5_16"
        },
        "PSS1.PSS0_IMUX_B5_17->PSS1_IMUX_B5_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B5_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B5_17"
        },
        "PSS1.PSS0_IMUX_B5_18->PSS1_IMUX_B5_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B5_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B5_18"
        },
        "PSS1.PSS0_IMUX_B5_19->PSS1_IMUX_B5_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B5_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B5_19"
        },
        "PSS1.PSS0_IMUX_B6_0->PSS1_IMUX_B6_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B6_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B6_0"
        },
        "PSS1.PSS0_IMUX_B6_1->PSS1_IMUX_B6_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B6_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B6_1"
        },
        "PSS1.PSS0_IMUX_B6_2->PSS1_IMUX_B6_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B6_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B6_2"
        },
        "PSS1.PSS0_IMUX_B6_3->PSS1_IMUX_B6_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B6_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B6_3"
        },
        "PSS1.PSS0_IMUX_B6_4->PSS1_IMUX_B6_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B6_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B6_4"
        },
        "PSS1.PSS0_IMUX_B6_5->PSS1_IMUX_B6_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B6_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B6_5"
        },
        "PSS1.PSS0_IMUX_B6_6->PSS1_IMUX_B6_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B6_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B6_6"
        },
        "PSS1.PSS0_IMUX_B6_7->PSS1_IMUX_B6_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B6_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B6_7"
        },
        "PSS1.PSS0_IMUX_B6_8->PSS1_IMUX_B6_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B6_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B6_8"
        },
        "PSS1.PSS0_IMUX_B6_9->PSS1_IMUX_B6_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B6_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B6_9"
        },
        "PSS1.PSS0_IMUX_B6_10->PSS1_IMUX_B6_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B6_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B6_10"
        },
        "PSS1.PSS0_IMUX_B6_11->PSS1_IMUX_B6_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B6_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B6_11"
        },
        "PSS1.PSS0_IMUX_B6_12->PSS1_IMUX_B6_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B6_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B6_12"
        },
        "PSS1.PSS0_IMUX_B6_13->PSS1_IMUX_B6_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B6_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B6_13"
        },
        "PSS1.PSS0_IMUX_B6_14->PSS1_IMUX_B6_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B6_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B6_14"
        },
        "PSS1.PSS0_IMUX_B6_15->PSS1_IMUX_B6_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B6_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B6_15"
        },
        "PSS1.PSS0_IMUX_B6_16->PSS1_IMUX_B6_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B6_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B6_16"
        },
        "PSS1.PSS0_IMUX_B6_17->PSS1_IMUX_B6_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B6_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B6_17"
        },
        "PSS1.PSS0_IMUX_B6_18->PSS1_IMUX_B6_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B6_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B6_18"
        },
        "PSS1.PSS0_IMUX_B6_19->PSS1_IMUX_B6_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B6_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B6_19"
        },
        "PSS1.PSS0_IMUX_B7_0->PSS1_IMUX_B7_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B7_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B7_0"
        },
        "PSS1.PSS0_IMUX_B7_1->PSS1_IMUX_B7_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B7_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B7_1"
        },
        "PSS1.PSS0_IMUX_B7_2->PSS1_IMUX_B7_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B7_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B7_2"
        },
        "PSS1.PSS0_IMUX_B7_3->PSS1_IMUX_B7_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B7_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B7_3"
        },
        "PSS1.PSS0_IMUX_B7_4->PSS1_IMUX_B7_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B7_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B7_4"
        },
        "PSS1.PSS0_IMUX_B7_5->PSS1_IMUX_B7_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B7_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B7_5"
        },
        "PSS1.PSS0_IMUX_B7_6->PSS1_IMUX_B7_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B7_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B7_6"
        },
        "PSS1.PSS0_IMUX_B7_7->PSS1_IMUX_B7_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B7_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B7_7"
        },
        "PSS1.PSS0_IMUX_B7_8->PSS1_IMUX_B7_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B7_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B7_8"
        },
        "PSS1.PSS0_IMUX_B7_9->PSS1_IMUX_B7_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B7_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B7_9"
        },
        "PSS1.PSS0_IMUX_B7_10->PSS1_IMUX_B7_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B7_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B7_10"
        },
        "PSS1.PSS0_IMUX_B7_11->PSS1_IMUX_B7_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B7_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B7_11"
        },
        "PSS1.PSS0_IMUX_B7_12->PSS1_IMUX_B7_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B7_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B7_12"
        },
        "PSS1.PSS0_IMUX_B7_13->PSS1_IMUX_B7_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B7_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B7_13"
        },
        "PSS1.PSS0_IMUX_B7_14->PSS1_IMUX_B7_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B7_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B7_14"
        },
        "PSS1.PSS0_IMUX_B7_15->PSS1_IMUX_B7_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B7_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B7_15"
        },
        "PSS1.PSS0_IMUX_B7_16->PSS1_IMUX_B7_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B7_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B7_16"
        },
        "PSS1.PSS0_IMUX_B7_17->PSS1_IMUX_B7_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B7_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B7_17"
        },
        "PSS1.PSS0_IMUX_B7_18->PSS1_IMUX_B7_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B7_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B7_18"
        },
        "PSS1.PSS0_IMUX_B7_19->PSS1_IMUX_B7_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B7_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B7_19"
        },
        "PSS1.PSS0_IMUX_B8_0->PSS1_IMUX_B8_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B8_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B8_0"
        },
        "PSS1.PSS0_IMUX_B8_1->PSS1_IMUX_B8_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B8_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B8_1"
        },
        "PSS1.PSS0_IMUX_B8_2->PSS1_IMUX_B8_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B8_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B8_2"
        },
        "PSS1.PSS0_IMUX_B8_3->PSS1_IMUX_B8_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B8_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B8_3"
        },
        "PSS1.PSS0_IMUX_B8_4->PSS1_IMUX_B8_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B8_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B8_4"
        },
        "PSS1.PSS0_IMUX_B8_5->PSS1_IMUX_B8_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B8_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B8_5"
        },
        "PSS1.PSS0_IMUX_B8_6->PSS1_IMUX_B8_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B8_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B8_6"
        },
        "PSS1.PSS0_IMUX_B8_7->PSS1_IMUX_B8_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B8_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B8_7"
        },
        "PSS1.PSS0_IMUX_B8_8->PSS1_IMUX_B8_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B8_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B8_8"
        },
        "PSS1.PSS0_IMUX_B8_9->PSS1_IMUX_B8_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B8_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B8_9"
        },
        "PSS1.PSS0_IMUX_B8_10->PSS1_IMUX_B8_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B8_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B8_10"
        },
        "PSS1.PSS0_IMUX_B8_11->PSS1_IMUX_B8_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B8_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B8_11"
        },
        "PSS1.PSS0_IMUX_B8_12->PSS1_IMUX_B8_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B8_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B8_12"
        },
        "PSS1.PSS0_IMUX_B8_13->PSS1_IMUX_B8_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B8_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B8_13"
        },
        "PSS1.PSS0_IMUX_B8_14->PSS1_IMUX_B8_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B8_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B8_14"
        },
        "PSS1.PSS0_IMUX_B8_15->PSS1_IMUX_B8_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B8_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B8_15"
        },
        "PSS1.PSS0_IMUX_B8_16->PSS1_IMUX_B8_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B8_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B8_16"
        },
        "PSS1.PSS0_IMUX_B8_17->PSS1_IMUX_B8_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B8_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B8_17"
        },
        "PSS1.PSS0_IMUX_B8_18->PSS1_IMUX_B8_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B8_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B8_18"
        },
        "PSS1.PSS0_IMUX_B8_19->PSS1_IMUX_B8_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B8_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B8_19"
        },
        "PSS1.PSS0_IMUX_B9_0->PSS1_IMUX_B9_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B9_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B9_0"
        },
        "PSS1.PSS0_IMUX_B9_1->PSS1_IMUX_B9_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B9_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B9_1"
        },
        "PSS1.PSS0_IMUX_B9_2->PSS1_IMUX_B9_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B9_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B9_2"
        },
        "PSS1.PSS0_IMUX_B9_3->PSS1_IMUX_B9_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B9_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B9_3"
        },
        "PSS1.PSS0_IMUX_B9_4->PSS1_IMUX_B9_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B9_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B9_4"
        },
        "PSS1.PSS0_IMUX_B9_5->PSS1_IMUX_B9_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B9_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B9_5"
        },
        "PSS1.PSS0_IMUX_B9_6->PSS1_IMUX_B9_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B9_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B9_6"
        },
        "PSS1.PSS0_IMUX_B9_7->PSS1_IMUX_B9_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B9_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B9_7"
        },
        "PSS1.PSS0_IMUX_B9_8->PSS1_IMUX_B9_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B9_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B9_8"
        },
        "PSS1.PSS0_IMUX_B9_9->PSS1_IMUX_B9_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B9_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B9_9"
        },
        "PSS1.PSS0_IMUX_B9_10->PSS1_IMUX_B9_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B9_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B9_10"
        },
        "PSS1.PSS0_IMUX_B9_11->PSS1_IMUX_B9_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B9_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B9_11"
        },
        "PSS1.PSS0_IMUX_B9_12->PSS1_IMUX_B9_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B9_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B9_12"
        },
        "PSS1.PSS0_IMUX_B9_13->PSS1_IMUX_B9_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B9_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B9_13"
        },
        "PSS1.PSS0_IMUX_B9_14->PSS1_IMUX_B9_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B9_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B9_14"
        },
        "PSS1.PSS0_IMUX_B9_15->PSS1_IMUX_B9_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B9_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B9_15"
        },
        "PSS1.PSS0_IMUX_B9_16->PSS1_IMUX_B9_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B9_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B9_16"
        },
        "PSS1.PSS0_IMUX_B9_17->PSS1_IMUX_B9_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B9_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B9_17"
        },
        "PSS1.PSS0_IMUX_B9_18->PSS1_IMUX_B9_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B9_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B9_18"
        },
        "PSS1.PSS0_IMUX_B9_19->PSS1_IMUX_B9_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B9_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B9_19"
        },
        "PSS1.PSS0_IMUX_B10_0->PSS1_IMUX_B10_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B10_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B10_0"
        },
        "PSS1.PSS0_IMUX_B10_1->PSS1_IMUX_B10_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B10_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B10_1"
        },
        "PSS1.PSS0_IMUX_B10_2->PSS1_IMUX_B10_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B10_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B10_2"
        },
        "PSS1.PSS0_IMUX_B10_3->PSS1_IMUX_B10_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B10_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B10_3"
        },
        "PSS1.PSS0_IMUX_B10_4->PSS1_IMUX_B10_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B10_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B10_4"
        },
        "PSS1.PSS0_IMUX_B10_5->PSS1_IMUX_B10_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B10_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B10_5"
        },
        "PSS1.PSS0_IMUX_B10_6->PSS1_IMUX_B10_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B10_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B10_6"
        },
        "PSS1.PSS0_IMUX_B10_7->PSS1_IMUX_B10_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B10_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B10_7"
        },
        "PSS1.PSS0_IMUX_B10_8->PSS1_IMUX_B10_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B10_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B10_8"
        },
        "PSS1.PSS0_IMUX_B10_9->PSS1_IMUX_B10_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B10_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B10_9"
        },
        "PSS1.PSS0_IMUX_B10_10->PSS1_IMUX_B10_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B10_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B10_10"
        },
        "PSS1.PSS0_IMUX_B10_11->PSS1_IMUX_B10_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B10_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B10_11"
        },
        "PSS1.PSS0_IMUX_B10_12->PSS1_IMUX_B10_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B10_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B10_12"
        },
        "PSS1.PSS0_IMUX_B10_13->PSS1_IMUX_B10_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B10_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B10_13"
        },
        "PSS1.PSS0_IMUX_B10_14->PSS1_IMUX_B10_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B10_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B10_14"
        },
        "PSS1.PSS0_IMUX_B10_15->PSS1_IMUX_B10_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B10_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B10_15"
        },
        "PSS1.PSS0_IMUX_B10_16->PSS1_IMUX_B10_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B10_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B10_16"
        },
        "PSS1.PSS0_IMUX_B10_17->PSS1_IMUX_B10_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B10_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B10_17"
        },
        "PSS1.PSS0_IMUX_B10_18->PSS1_IMUX_B10_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B10_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B10_18"
        },
        "PSS1.PSS0_IMUX_B10_19->PSS1_IMUX_B10_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B10_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B10_19"
        },
        "PSS1.PSS0_IMUX_B11_0->PSS1_IMUX_B11_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B11_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B11_0"
        },
        "PSS1.PSS0_IMUX_B11_1->PSS1_IMUX_B11_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B11_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B11_1"
        },
        "PSS1.PSS0_IMUX_B11_2->PSS1_IMUX_B11_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B11_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B11_2"
        },
        "PSS1.PSS0_IMUX_B11_3->PSS1_IMUX_B11_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B11_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B11_3"
        },
        "PSS1.PSS0_IMUX_B11_4->PSS1_IMUX_B11_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B11_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B11_4"
        },
        "PSS1.PSS0_IMUX_B11_5->PSS1_IMUX_B11_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B11_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B11_5"
        },
        "PSS1.PSS0_IMUX_B11_6->PSS1_IMUX_B11_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B11_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B11_6"
        },
        "PSS1.PSS0_IMUX_B11_7->PSS1_IMUX_B11_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B11_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B11_7"
        },
        "PSS1.PSS0_IMUX_B11_8->PSS1_IMUX_B11_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B11_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B11_8"
        },
        "PSS1.PSS0_IMUX_B11_9->PSS1_IMUX_B11_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B11_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B11_9"
        },
        "PSS1.PSS0_IMUX_B11_10->PSS1_IMUX_B11_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B11_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B11_10"
        },
        "PSS1.PSS0_IMUX_B11_11->PSS1_IMUX_B11_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B11_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B11_11"
        },
        "PSS1.PSS0_IMUX_B11_12->PSS1_IMUX_B11_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B11_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B11_12"
        },
        "PSS1.PSS0_IMUX_B11_13->PSS1_IMUX_B11_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B11_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B11_13"
        },
        "PSS1.PSS0_IMUX_B11_14->PSS1_IMUX_B11_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B11_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B11_14"
        },
        "PSS1.PSS0_IMUX_B11_15->PSS1_IMUX_B11_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B11_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B11_15"
        },
        "PSS1.PSS0_IMUX_B11_16->PSS1_IMUX_B11_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B11_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B11_16"
        },
        "PSS1.PSS0_IMUX_B11_17->PSS1_IMUX_B11_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B11_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B11_17"
        },
        "PSS1.PSS0_IMUX_B11_18->PSS1_IMUX_B11_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B11_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B11_18"
        },
        "PSS1.PSS0_IMUX_B11_19->PSS1_IMUX_B11_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B11_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B11_19"
        },
        "PSS1.PSS0_IMUX_B12_0->PSS1_IMUX_B12_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B12_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B12_0"
        },
        "PSS1.PSS0_IMUX_B12_1->PSS1_IMUX_B12_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B12_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B12_1"
        },
        "PSS1.PSS0_IMUX_B12_2->PSS1_IMUX_B12_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B12_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B12_2"
        },
        "PSS1.PSS0_IMUX_B12_3->PSS1_IMUX_B12_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B12_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B12_3"
        },
        "PSS1.PSS0_IMUX_B12_4->PSS1_IMUX_B12_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B12_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B12_4"
        },
        "PSS1.PSS0_IMUX_B12_5->PSS1_IMUX_B12_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B12_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B12_5"
        },
        "PSS1.PSS0_IMUX_B12_6->PSS1_IMUX_B12_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B12_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B12_6"
        },
        "PSS1.PSS0_IMUX_B12_7->PSS1_IMUX_B12_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B12_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B12_7"
        },
        "PSS1.PSS0_IMUX_B12_8->PSS1_IMUX_B12_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B12_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B12_8"
        },
        "PSS1.PSS0_IMUX_B12_9->PSS1_IMUX_B12_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B12_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B12_9"
        },
        "PSS1.PSS0_IMUX_B12_10->PSS1_IMUX_B12_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B12_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B12_10"
        },
        "PSS1.PSS0_IMUX_B12_11->PSS1_IMUX_B12_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B12_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B12_11"
        },
        "PSS1.PSS0_IMUX_B12_12->PSS1_IMUX_B12_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B12_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B12_12"
        },
        "PSS1.PSS0_IMUX_B12_13->PSS1_IMUX_B12_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B12_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B12_13"
        },
        "PSS1.PSS0_IMUX_B12_14->PSS1_IMUX_B12_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B12_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B12_14"
        },
        "PSS1.PSS0_IMUX_B12_15->PSS1_IMUX_B12_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B12_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B12_15"
        },
        "PSS1.PSS0_IMUX_B12_16->PSS1_IMUX_B12_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B12_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B12_16"
        },
        "PSS1.PSS0_IMUX_B12_17->PSS1_IMUX_B12_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B12_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B12_17"
        },
        "PSS1.PSS0_IMUX_B12_18->PSS1_IMUX_B12_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B12_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B12_18"
        },
        "PSS1.PSS0_IMUX_B12_19->PSS1_IMUX_B12_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B12_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B12_19"
        },
        "PSS1.PSS0_IMUX_B13_0->PSS1_IMUX_B13_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B13_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B13_0"
        },
        "PSS1.PSS0_IMUX_B13_1->PSS1_IMUX_B13_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B13_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B13_1"
        },
        "PSS1.PSS0_IMUX_B13_2->PSS1_IMUX_B13_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B13_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B13_2"
        },
        "PSS1.PSS0_IMUX_B13_3->PSS1_IMUX_B13_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B13_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B13_3"
        },
        "PSS1.PSS0_IMUX_B13_4->PSS1_IMUX_B13_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B13_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B13_4"
        },
        "PSS1.PSS0_IMUX_B13_5->PSS1_IMUX_B13_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B13_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B13_5"
        },
        "PSS1.PSS0_IMUX_B13_6->PSS1_IMUX_B13_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B13_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B13_6"
        },
        "PSS1.PSS0_IMUX_B13_7->PSS1_IMUX_B13_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B13_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B13_7"
        },
        "PSS1.PSS0_IMUX_B13_8->PSS1_IMUX_B13_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B13_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B13_8"
        },
        "PSS1.PSS0_IMUX_B13_9->PSS1_IMUX_B13_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B13_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B13_9"
        },
        "PSS1.PSS0_IMUX_B13_10->PSS1_IMUX_B13_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B13_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B13_10"
        },
        "PSS1.PSS0_IMUX_B13_11->PSS1_IMUX_B13_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B13_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B13_11"
        },
        "PSS1.PSS0_IMUX_B13_12->PSS1_IMUX_B13_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B13_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B13_12"
        },
        "PSS1.PSS0_IMUX_B13_13->PSS1_IMUX_B13_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B13_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B13_13"
        },
        "PSS1.PSS0_IMUX_B13_14->PSS1_IMUX_B13_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B13_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B13_14"
        },
        "PSS1.PSS0_IMUX_B13_15->PSS1_IMUX_B13_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B13_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B13_15"
        },
        "PSS1.PSS0_IMUX_B13_16->PSS1_IMUX_B13_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B13_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B13_16"
        },
        "PSS1.PSS0_IMUX_B13_17->PSS1_IMUX_B13_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B13_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B13_17"
        },
        "PSS1.PSS0_IMUX_B13_18->PSS1_IMUX_B13_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B13_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B13_18"
        },
        "PSS1.PSS0_IMUX_B13_19->PSS1_IMUX_B13_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B13_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B13_19"
        },
        "PSS1.PSS0_IMUX_B14_0->PSS1_IMUX_B14_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B14_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B14_0"
        },
        "PSS1.PSS0_IMUX_B14_1->PSS1_IMUX_B14_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B14_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B14_1"
        },
        "PSS1.PSS0_IMUX_B14_2->PSS1_IMUX_B14_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B14_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B14_2"
        },
        "PSS1.PSS0_IMUX_B14_3->PSS1_IMUX_B14_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B14_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B14_3"
        },
        "PSS1.PSS0_IMUX_B14_4->PSS1_IMUX_B14_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B14_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B14_4"
        },
        "PSS1.PSS0_IMUX_B14_5->PSS1_IMUX_B14_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B14_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B14_5"
        },
        "PSS1.PSS0_IMUX_B14_6->PSS1_IMUX_B14_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B14_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B14_6"
        },
        "PSS1.PSS0_IMUX_B14_7->PSS1_IMUX_B14_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B14_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B14_7"
        },
        "PSS1.PSS0_IMUX_B14_8->PSS1_IMUX_B14_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B14_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B14_8"
        },
        "PSS1.PSS0_IMUX_B14_9->PSS1_IMUX_B14_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B14_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B14_9"
        },
        "PSS1.PSS0_IMUX_B14_10->PSS1_IMUX_B14_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B14_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B14_10"
        },
        "PSS1.PSS0_IMUX_B14_11->PSS1_IMUX_B14_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B14_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B14_11"
        },
        "PSS1.PSS0_IMUX_B14_12->PSS1_IMUX_B14_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B14_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B14_12"
        },
        "PSS1.PSS0_IMUX_B14_13->PSS1_IMUX_B14_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B14_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B14_13"
        },
        "PSS1.PSS0_IMUX_B14_14->PSS1_IMUX_B14_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B14_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B14_14"
        },
        "PSS1.PSS0_IMUX_B14_15->PSS1_IMUX_B14_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B14_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B14_15"
        },
        "PSS1.PSS0_IMUX_B14_16->PSS1_IMUX_B14_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B14_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B14_16"
        },
        "PSS1.PSS0_IMUX_B14_17->PSS1_IMUX_B14_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B14_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B14_17"
        },
        "PSS1.PSS0_IMUX_B14_18->PSS1_IMUX_B14_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B14_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B14_18"
        },
        "PSS1.PSS0_IMUX_B14_19->PSS1_IMUX_B14_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B14_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B14_19"
        },
        "PSS1.PSS0_IMUX_B15_0->PSS1_IMUX_B15_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B15_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B15_0"
        },
        "PSS1.PSS0_IMUX_B15_1->PSS1_IMUX_B15_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B15_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B15_1"
        },
        "PSS1.PSS0_IMUX_B15_2->PSS1_IMUX_B15_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B15_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B15_2"
        },
        "PSS1.PSS0_IMUX_B15_3->PSS1_IMUX_B15_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B15_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B15_3"
        },
        "PSS1.PSS0_IMUX_B15_4->PSS1_IMUX_B15_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B15_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B15_4"
        },
        "PSS1.PSS0_IMUX_B15_5->PSS1_IMUX_B15_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B15_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B15_5"
        },
        "PSS1.PSS0_IMUX_B15_6->PSS1_IMUX_B15_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B15_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B15_6"
        },
        "PSS1.PSS0_IMUX_B15_7->PSS1_IMUX_B15_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B15_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B15_7"
        },
        "PSS1.PSS0_IMUX_B15_8->PSS1_IMUX_B15_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B15_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B15_8"
        },
        "PSS1.PSS0_IMUX_B15_9->PSS1_IMUX_B15_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B15_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B15_9"
        },
        "PSS1.PSS0_IMUX_B15_10->PSS1_IMUX_B15_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B15_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B15_10"
        },
        "PSS1.PSS0_IMUX_B15_11->PSS1_IMUX_B15_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B15_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B15_11"
        },
        "PSS1.PSS0_IMUX_B15_12->PSS1_IMUX_B15_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B15_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B15_12"
        },
        "PSS1.PSS0_IMUX_B15_13->PSS1_IMUX_B15_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B15_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B15_13"
        },
        "PSS1.PSS0_IMUX_B15_14->PSS1_IMUX_B15_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B15_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B15_14"
        },
        "PSS1.PSS0_IMUX_B15_15->PSS1_IMUX_B15_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B15_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B15_15"
        },
        "PSS1.PSS0_IMUX_B15_16->PSS1_IMUX_B15_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B15_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B15_16"
        },
        "PSS1.PSS0_IMUX_B15_17->PSS1_IMUX_B15_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B15_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B15_17"
        },
        "PSS1.PSS0_IMUX_B15_18->PSS1_IMUX_B15_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B15_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B15_18"
        },
        "PSS1.PSS0_IMUX_B15_19->PSS1_IMUX_B15_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B15_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B15_19"
        },
        "PSS1.PSS0_IMUX_B16_0->PSS1_IMUX_B16_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B16_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B16_0"
        },
        "PSS1.PSS0_IMUX_B16_1->PSS1_IMUX_B16_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B16_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B16_1"
        },
        "PSS1.PSS0_IMUX_B16_2->PSS1_IMUX_B16_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B16_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B16_2"
        },
        "PSS1.PSS0_IMUX_B16_3->PSS1_IMUX_B16_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B16_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B16_3"
        },
        "PSS1.PSS0_IMUX_B16_4->PSS1_IMUX_B16_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B16_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B16_4"
        },
        "PSS1.PSS0_IMUX_B16_5->PSS1_IMUX_B16_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B16_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B16_5"
        },
        "PSS1.PSS0_IMUX_B16_6->PSS1_IMUX_B16_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B16_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B16_6"
        },
        "PSS1.PSS0_IMUX_B16_7->PSS1_IMUX_B16_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B16_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B16_7"
        },
        "PSS1.PSS0_IMUX_B16_8->PSS1_IMUX_B16_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B16_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B16_8"
        },
        "PSS1.PSS0_IMUX_B16_9->PSS1_IMUX_B16_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B16_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B16_9"
        },
        "PSS1.PSS0_IMUX_B16_10->PSS1_IMUX_B16_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B16_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B16_10"
        },
        "PSS1.PSS0_IMUX_B16_11->PSS1_IMUX_B16_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B16_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B16_11"
        },
        "PSS1.PSS0_IMUX_B16_12->PSS1_IMUX_B16_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B16_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B16_12"
        },
        "PSS1.PSS0_IMUX_B16_13->PSS1_IMUX_B16_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B16_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B16_13"
        },
        "PSS1.PSS0_IMUX_B16_14->PSS1_IMUX_B16_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B16_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B16_14"
        },
        "PSS1.PSS0_IMUX_B16_15->PSS1_IMUX_B16_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B16_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B16_15"
        },
        "PSS1.PSS0_IMUX_B16_16->PSS1_IMUX_B16_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B16_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B16_16"
        },
        "PSS1.PSS0_IMUX_B16_17->PSS1_IMUX_B16_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B16_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B16_17"
        },
        "PSS1.PSS0_IMUX_B16_18->PSS1_IMUX_B16_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B16_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B16_18"
        },
        "PSS1.PSS0_IMUX_B16_19->PSS1_IMUX_B16_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B16_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B16_19"
        },
        "PSS1.PSS0_IMUX_B17_0->PSS1_IMUX_B17_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B17_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B17_0"
        },
        "PSS1.PSS0_IMUX_B17_1->PSS1_IMUX_B17_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B17_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B17_1"
        },
        "PSS1.PSS0_IMUX_B17_2->PSS1_IMUX_B17_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B17_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B17_2"
        },
        "PSS1.PSS0_IMUX_B17_3->PSS1_IMUX_B17_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B17_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B17_3"
        },
        "PSS1.PSS0_IMUX_B17_4->PSS1_IMUX_B17_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B17_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B17_4"
        },
        "PSS1.PSS0_IMUX_B17_5->PSS1_IMUX_B17_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B17_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B17_5"
        },
        "PSS1.PSS0_IMUX_B17_6->PSS1_IMUX_B17_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B17_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B17_6"
        },
        "PSS1.PSS0_IMUX_B17_7->PSS1_IMUX_B17_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B17_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B17_7"
        },
        "PSS1.PSS0_IMUX_B17_8->PSS1_IMUX_B17_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B17_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B17_8"
        },
        "PSS1.PSS0_IMUX_B17_9->PSS1_IMUX_B17_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B17_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B17_9"
        },
        "PSS1.PSS0_IMUX_B17_10->PSS1_IMUX_B17_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B17_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B17_10"
        },
        "PSS1.PSS0_IMUX_B17_11->PSS1_IMUX_B17_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B17_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B17_11"
        },
        "PSS1.PSS0_IMUX_B17_12->PSS1_IMUX_B17_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B17_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B17_12"
        },
        "PSS1.PSS0_IMUX_B17_13->PSS1_IMUX_B17_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B17_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B17_13"
        },
        "PSS1.PSS0_IMUX_B17_14->PSS1_IMUX_B17_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B17_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B17_14"
        },
        "PSS1.PSS0_IMUX_B17_15->PSS1_IMUX_B17_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B17_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B17_15"
        },
        "PSS1.PSS0_IMUX_B17_16->PSS1_IMUX_B17_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B17_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B17_16"
        },
        "PSS1.PSS0_IMUX_B17_17->PSS1_IMUX_B17_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B17_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B17_17"
        },
        "PSS1.PSS0_IMUX_B17_18->PSS1_IMUX_B17_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B17_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B17_18"
        },
        "PSS1.PSS0_IMUX_B17_19->PSS1_IMUX_B17_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B17_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B17_19"
        },
        "PSS1.PSS0_IMUX_B18_0->PSS1_IMUX_B18_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B18_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B18_0"
        },
        "PSS1.PSS0_IMUX_B18_1->PSS1_IMUX_B18_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B18_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B18_1"
        },
        "PSS1.PSS0_IMUX_B18_2->PSS1_IMUX_B18_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B18_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B18_2"
        },
        "PSS1.PSS0_IMUX_B18_3->PSS1_IMUX_B18_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B18_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B18_3"
        },
        "PSS1.PSS0_IMUX_B18_4->PSS1_IMUX_B18_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B18_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B18_4"
        },
        "PSS1.PSS0_IMUX_B18_5->PSS1_IMUX_B18_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B18_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B18_5"
        },
        "PSS1.PSS0_IMUX_B18_6->PSS1_IMUX_B18_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B18_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B18_6"
        },
        "PSS1.PSS0_IMUX_B18_7->PSS1_IMUX_B18_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B18_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B18_7"
        },
        "PSS1.PSS0_IMUX_B18_8->PSS1_IMUX_B18_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B18_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B18_8"
        },
        "PSS1.PSS0_IMUX_B18_9->PSS1_IMUX_B18_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B18_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B18_9"
        },
        "PSS1.PSS0_IMUX_B18_10->PSS1_IMUX_B18_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B18_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B18_10"
        },
        "PSS1.PSS0_IMUX_B18_11->PSS1_IMUX_B18_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B18_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B18_11"
        },
        "PSS1.PSS0_IMUX_B18_12->PSS1_IMUX_B18_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B18_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B18_12"
        },
        "PSS1.PSS0_IMUX_B18_13->PSS1_IMUX_B18_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B18_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B18_13"
        },
        "PSS1.PSS0_IMUX_B18_14->PSS1_IMUX_B18_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B18_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B18_14"
        },
        "PSS1.PSS0_IMUX_B18_15->PSS1_IMUX_B18_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B18_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B18_15"
        },
        "PSS1.PSS0_IMUX_B18_16->PSS1_IMUX_B18_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B18_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B18_16"
        },
        "PSS1.PSS0_IMUX_B18_17->PSS1_IMUX_B18_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B18_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B18_17"
        },
        "PSS1.PSS0_IMUX_B18_18->PSS1_IMUX_B18_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B18_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B18_18"
        },
        "PSS1.PSS0_IMUX_B18_19->PSS1_IMUX_B18_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B18_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B18_19"
        },
        "PSS1.PSS0_IMUX_B19_0->PSS1_IMUX_B19_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B19_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B19_0"
        },
        "PSS1.PSS0_IMUX_B19_1->PSS1_IMUX_B19_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B19_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B19_1"
        },
        "PSS1.PSS0_IMUX_B19_2->PSS1_IMUX_B19_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B19_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B19_2"
        },
        "PSS1.PSS0_IMUX_B19_3->PSS1_IMUX_B19_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B19_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B19_3"
        },
        "PSS1.PSS0_IMUX_B19_4->PSS1_IMUX_B19_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B19_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B19_4"
        },
        "PSS1.PSS0_IMUX_B19_5->PSS1_IMUX_B19_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B19_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B19_5"
        },
        "PSS1.PSS0_IMUX_B19_6->PSS1_IMUX_B19_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B19_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B19_6"
        },
        "PSS1.PSS0_IMUX_B19_7->PSS1_IMUX_B19_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B19_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B19_7"
        },
        "PSS1.PSS0_IMUX_B19_8->PSS1_IMUX_B19_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B19_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B19_8"
        },
        "PSS1.PSS0_IMUX_B19_9->PSS1_IMUX_B19_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B19_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B19_9"
        },
        "PSS1.PSS0_IMUX_B19_10->PSS1_IMUX_B19_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B19_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B19_10"
        },
        "PSS1.PSS0_IMUX_B19_11->PSS1_IMUX_B19_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B19_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B19_11"
        },
        "PSS1.PSS0_IMUX_B19_12->PSS1_IMUX_B19_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B19_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B19_12"
        },
        "PSS1.PSS0_IMUX_B19_13->PSS1_IMUX_B19_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B19_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B19_13"
        },
        "PSS1.PSS0_IMUX_B19_14->PSS1_IMUX_B19_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B19_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B19_14"
        },
        "PSS1.PSS0_IMUX_B19_15->PSS1_IMUX_B19_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B19_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B19_15"
        },
        "PSS1.PSS0_IMUX_B19_16->PSS1_IMUX_B19_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B19_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B19_16"
        },
        "PSS1.PSS0_IMUX_B19_17->PSS1_IMUX_B19_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B19_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B19_17"
        },
        "PSS1.PSS0_IMUX_B19_18->PSS1_IMUX_B19_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B19_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B19_18"
        },
        "PSS1.PSS0_IMUX_B19_19->PSS1_IMUX_B19_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B19_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B19_19"
        },
        "PSS1.PSS0_IMUX_B20_0->PSS1_IMUX_B20_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B20_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B20_0"
        },
        "PSS1.PSS0_IMUX_B20_1->PSS1_IMUX_B20_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B20_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B20_1"
        },
        "PSS1.PSS0_IMUX_B20_2->PSS1_IMUX_B20_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B20_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B20_2"
        },
        "PSS1.PSS0_IMUX_B20_3->PSS1_IMUX_B20_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B20_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B20_3"
        },
        "PSS1.PSS0_IMUX_B20_4->PSS1_IMUX_B20_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B20_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B20_4"
        },
        "PSS1.PSS0_IMUX_B20_5->PSS1_IMUX_B20_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B20_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B20_5"
        },
        "PSS1.PSS0_IMUX_B20_6->PSS1_IMUX_B20_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B20_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B20_6"
        },
        "PSS1.PSS0_IMUX_B20_7->PSS1_IMUX_B20_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B20_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B20_7"
        },
        "PSS1.PSS0_IMUX_B20_8->PSS1_IMUX_B20_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B20_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B20_8"
        },
        "PSS1.PSS0_IMUX_B20_9->PSS1_IMUX_B20_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B20_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B20_9"
        },
        "PSS1.PSS0_IMUX_B20_10->PSS1_IMUX_B20_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B20_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B20_10"
        },
        "PSS1.PSS0_IMUX_B20_11->PSS1_IMUX_B20_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B20_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B20_11"
        },
        "PSS1.PSS0_IMUX_B20_12->PSS1_IMUX_B20_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B20_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B20_12"
        },
        "PSS1.PSS0_IMUX_B20_13->PSS1_IMUX_B20_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B20_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B20_13"
        },
        "PSS1.PSS0_IMUX_B20_14->PSS1_IMUX_B20_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B20_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B20_14"
        },
        "PSS1.PSS0_IMUX_B20_15->PSS1_IMUX_B20_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B20_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B20_15"
        },
        "PSS1.PSS0_IMUX_B20_16->PSS1_IMUX_B20_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B20_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B20_16"
        },
        "PSS1.PSS0_IMUX_B20_17->PSS1_IMUX_B20_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B20_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B20_17"
        },
        "PSS1.PSS0_IMUX_B20_18->PSS1_IMUX_B20_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B20_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B20_18"
        },
        "PSS1.PSS0_IMUX_B20_19->PSS1_IMUX_B20_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B20_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B20_19"
        },
        "PSS1.PSS0_IMUX_B21_0->PSS1_IMUX_B21_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B21_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B21_0"
        },
        "PSS1.PSS0_IMUX_B21_1->PSS1_IMUX_B21_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B21_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B21_1"
        },
        "PSS1.PSS0_IMUX_B21_2->PSS1_IMUX_B21_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B21_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B21_2"
        },
        "PSS1.PSS0_IMUX_B21_3->PSS1_IMUX_B21_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B21_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B21_3"
        },
        "PSS1.PSS0_IMUX_B21_4->PSS1_IMUX_B21_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B21_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B21_4"
        },
        "PSS1.PSS0_IMUX_B21_5->PSS1_IMUX_B21_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B21_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B21_5"
        },
        "PSS1.PSS0_IMUX_B21_6->PSS1_IMUX_B21_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B21_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B21_6"
        },
        "PSS1.PSS0_IMUX_B21_7->PSS1_IMUX_B21_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B21_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B21_7"
        },
        "PSS1.PSS0_IMUX_B21_8->PSS1_IMUX_B21_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B21_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B21_8"
        },
        "PSS1.PSS0_IMUX_B21_9->PSS1_IMUX_B21_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B21_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B21_9"
        },
        "PSS1.PSS0_IMUX_B21_10->PSS1_IMUX_B21_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B21_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B21_10"
        },
        "PSS1.PSS0_IMUX_B21_11->PSS1_IMUX_B21_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B21_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B21_11"
        },
        "PSS1.PSS0_IMUX_B21_12->PSS1_IMUX_B21_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B21_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B21_12"
        },
        "PSS1.PSS0_IMUX_B21_13->PSS1_IMUX_B21_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B21_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B21_13"
        },
        "PSS1.PSS0_IMUX_B21_14->PSS1_IMUX_B21_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B21_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B21_14"
        },
        "PSS1.PSS0_IMUX_B21_15->PSS1_IMUX_B21_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B21_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B21_15"
        },
        "PSS1.PSS0_IMUX_B21_16->PSS1_IMUX_B21_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B21_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B21_16"
        },
        "PSS1.PSS0_IMUX_B21_17->PSS1_IMUX_B21_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B21_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B21_17"
        },
        "PSS1.PSS0_IMUX_B21_18->PSS1_IMUX_B21_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B21_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B21_18"
        },
        "PSS1.PSS0_IMUX_B21_19->PSS1_IMUX_B21_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B21_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B21_19"
        },
        "PSS1.PSS0_IMUX_B22_0->PSS1_IMUX_B22_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B22_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B22_0"
        },
        "PSS1.PSS0_IMUX_B22_1->PSS1_IMUX_B22_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B22_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B22_1"
        },
        "PSS1.PSS0_IMUX_B22_2->PSS1_IMUX_B22_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B22_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B22_2"
        },
        "PSS1.PSS0_IMUX_B22_3->PSS1_IMUX_B22_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B22_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B22_3"
        },
        "PSS1.PSS0_IMUX_B22_4->PSS1_IMUX_B22_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B22_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B22_4"
        },
        "PSS1.PSS0_IMUX_B22_5->PSS1_IMUX_B22_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B22_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B22_5"
        },
        "PSS1.PSS0_IMUX_B22_6->PSS1_IMUX_B22_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B22_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B22_6"
        },
        "PSS1.PSS0_IMUX_B22_7->PSS1_IMUX_B22_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B22_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B22_7"
        },
        "PSS1.PSS0_IMUX_B22_8->PSS1_IMUX_B22_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B22_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B22_8"
        },
        "PSS1.PSS0_IMUX_B22_9->PSS1_IMUX_B22_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B22_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B22_9"
        },
        "PSS1.PSS0_IMUX_B22_10->PSS1_IMUX_B22_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B22_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B22_10"
        },
        "PSS1.PSS0_IMUX_B22_11->PSS1_IMUX_B22_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B22_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B22_11"
        },
        "PSS1.PSS0_IMUX_B22_12->PSS1_IMUX_B22_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B22_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B22_12"
        },
        "PSS1.PSS0_IMUX_B22_13->PSS1_IMUX_B22_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B22_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B22_13"
        },
        "PSS1.PSS0_IMUX_B22_14->PSS1_IMUX_B22_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B22_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B22_14"
        },
        "PSS1.PSS0_IMUX_B22_15->PSS1_IMUX_B22_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B22_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B22_15"
        },
        "PSS1.PSS0_IMUX_B22_16->PSS1_IMUX_B22_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B22_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B22_16"
        },
        "PSS1.PSS0_IMUX_B22_17->PSS1_IMUX_B22_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B22_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B22_17"
        },
        "PSS1.PSS0_IMUX_B22_18->PSS1_IMUX_B22_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B22_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B22_18"
        },
        "PSS1.PSS0_IMUX_B22_19->PSS1_IMUX_B22_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B22_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B22_19"
        },
        "PSS1.PSS0_IMUX_B23_0->PSS1_IMUX_B23_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B23_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B23_0"
        },
        "PSS1.PSS0_IMUX_B23_1->PSS1_IMUX_B23_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B23_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B23_1"
        },
        "PSS1.PSS0_IMUX_B23_2->PSS1_IMUX_B23_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B23_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B23_2"
        },
        "PSS1.PSS0_IMUX_B23_3->PSS1_IMUX_B23_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B23_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B23_3"
        },
        "PSS1.PSS0_IMUX_B23_4->PSS1_IMUX_B23_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B23_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B23_4"
        },
        "PSS1.PSS0_IMUX_B23_5->PSS1_IMUX_B23_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B23_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B23_5"
        },
        "PSS1.PSS0_IMUX_B23_6->PSS1_IMUX_B23_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B23_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B23_6"
        },
        "PSS1.PSS0_IMUX_B23_7->PSS1_IMUX_B23_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B23_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B23_7"
        },
        "PSS1.PSS0_IMUX_B23_8->PSS1_IMUX_B23_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B23_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B23_8"
        },
        "PSS1.PSS0_IMUX_B23_9->PSS1_IMUX_B23_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B23_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B23_9"
        },
        "PSS1.PSS0_IMUX_B23_10->PSS1_IMUX_B23_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B23_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B23_10"
        },
        "PSS1.PSS0_IMUX_B23_11->PSS1_IMUX_B23_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B23_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B23_11"
        },
        "PSS1.PSS0_IMUX_B23_12->PSS1_IMUX_B23_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B23_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B23_12"
        },
        "PSS1.PSS0_IMUX_B23_13->PSS1_IMUX_B23_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B23_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B23_13"
        },
        "PSS1.PSS0_IMUX_B23_14->PSS1_IMUX_B23_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B23_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B23_14"
        },
        "PSS1.PSS0_IMUX_B23_15->PSS1_IMUX_B23_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B23_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B23_15"
        },
        "PSS1.PSS0_IMUX_B23_16->PSS1_IMUX_B23_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B23_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B23_16"
        },
        "PSS1.PSS0_IMUX_B23_17->PSS1_IMUX_B23_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B23_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B23_17"
        },
        "PSS1.PSS0_IMUX_B23_18->PSS1_IMUX_B23_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B23_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B23_18"
        },
        "PSS1.PSS0_IMUX_B23_19->PSS1_IMUX_B23_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B23_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B23_19"
        },
        "PSS1.PSS0_IMUX_B24_0->PSS1_IMUX_B24_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B24_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B24_0"
        },
        "PSS1.PSS0_IMUX_B24_1->PSS1_IMUX_B24_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B24_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B24_1"
        },
        "PSS1.PSS0_IMUX_B24_2->PSS1_IMUX_B24_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B24_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B24_2"
        },
        "PSS1.PSS0_IMUX_B24_3->PSS1_IMUX_B24_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B24_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B24_3"
        },
        "PSS1.PSS0_IMUX_B24_4->PSS1_IMUX_B24_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B24_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B24_4"
        },
        "PSS1.PSS0_IMUX_B24_5->PSS1_IMUX_B24_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B24_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B24_5"
        },
        "PSS1.PSS0_IMUX_B24_6->PSS1_IMUX_B24_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B24_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B24_6"
        },
        "PSS1.PSS0_IMUX_B24_7->PSS1_IMUX_B24_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B24_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B24_7"
        },
        "PSS1.PSS0_IMUX_B24_8->PSS1_IMUX_B24_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B24_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B24_8"
        },
        "PSS1.PSS0_IMUX_B24_9->PSS1_IMUX_B24_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B24_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B24_9"
        },
        "PSS1.PSS0_IMUX_B24_10->PSS1_IMUX_B24_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B24_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B24_10"
        },
        "PSS1.PSS0_IMUX_B24_11->PSS1_IMUX_B24_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B24_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B24_11"
        },
        "PSS1.PSS0_IMUX_B24_12->PSS1_IMUX_B24_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B24_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B24_12"
        },
        "PSS1.PSS0_IMUX_B24_13->PSS1_IMUX_B24_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B24_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B24_13"
        },
        "PSS1.PSS0_IMUX_B24_14->PSS1_IMUX_B24_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B24_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B24_14"
        },
        "PSS1.PSS0_IMUX_B24_15->PSS1_IMUX_B24_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B24_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B24_15"
        },
        "PSS1.PSS0_IMUX_B24_16->PSS1_IMUX_B24_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B24_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B24_16"
        },
        "PSS1.PSS0_IMUX_B24_17->PSS1_IMUX_B24_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B24_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B24_17"
        },
        "PSS1.PSS0_IMUX_B24_18->PSS1_IMUX_B24_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B24_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B24_18"
        },
        "PSS1.PSS0_IMUX_B24_19->PSS1_IMUX_B24_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B24_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B24_19"
        },
        "PSS1.PSS0_IMUX_B25_0->PSS1_IMUX_B25_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B25_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B25_0"
        },
        "PSS1.PSS0_IMUX_B25_1->PSS1_IMUX_B25_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B25_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B25_1"
        },
        "PSS1.PSS0_IMUX_B25_2->PSS1_IMUX_B25_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B25_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B25_2"
        },
        "PSS1.PSS0_IMUX_B25_3->PSS1_IMUX_B25_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B25_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B25_3"
        },
        "PSS1.PSS0_IMUX_B25_4->PSS1_IMUX_B25_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B25_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B25_4"
        },
        "PSS1.PSS0_IMUX_B25_5->PSS1_IMUX_B25_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B25_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B25_5"
        },
        "PSS1.PSS0_IMUX_B25_6->PSS1_IMUX_B25_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B25_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B25_6"
        },
        "PSS1.PSS0_IMUX_B25_7->PSS1_IMUX_B25_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B25_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B25_7"
        },
        "PSS1.PSS0_IMUX_B25_8->PSS1_IMUX_B25_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B25_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B25_8"
        },
        "PSS1.PSS0_IMUX_B25_9->PSS1_IMUX_B25_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B25_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B25_9"
        },
        "PSS1.PSS0_IMUX_B25_10->PSS1_IMUX_B25_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B25_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B25_10"
        },
        "PSS1.PSS0_IMUX_B25_11->PSS1_IMUX_B25_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B25_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B25_11"
        },
        "PSS1.PSS0_IMUX_B25_12->PSS1_IMUX_B25_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B25_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B25_12"
        },
        "PSS1.PSS0_IMUX_B25_13->PSS1_IMUX_B25_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B25_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B25_13"
        },
        "PSS1.PSS0_IMUX_B25_14->PSS1_IMUX_B25_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B25_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B25_14"
        },
        "PSS1.PSS0_IMUX_B25_15->PSS1_IMUX_B25_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B25_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B25_15"
        },
        "PSS1.PSS0_IMUX_B25_16->PSS1_IMUX_B25_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B25_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B25_16"
        },
        "PSS1.PSS0_IMUX_B25_17->PSS1_IMUX_B25_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B25_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B25_17"
        },
        "PSS1.PSS0_IMUX_B25_18->PSS1_IMUX_B25_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B25_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B25_18"
        },
        "PSS1.PSS0_IMUX_B25_19->PSS1_IMUX_B25_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B25_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B25_19"
        },
        "PSS1.PSS0_IMUX_B26_0->PSS1_IMUX_B26_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B26_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B26_0"
        },
        "PSS1.PSS0_IMUX_B26_1->PSS1_IMUX_B26_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B26_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B26_1"
        },
        "PSS1.PSS0_IMUX_B26_2->PSS1_IMUX_B26_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B26_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B26_2"
        },
        "PSS1.PSS0_IMUX_B26_3->PSS1_IMUX_B26_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B26_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B26_3"
        },
        "PSS1.PSS0_IMUX_B26_4->PSS1_IMUX_B26_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B26_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B26_4"
        },
        "PSS1.PSS0_IMUX_B26_5->PSS1_IMUX_B26_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B26_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B26_5"
        },
        "PSS1.PSS0_IMUX_B26_6->PSS1_IMUX_B26_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B26_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B26_6"
        },
        "PSS1.PSS0_IMUX_B26_7->PSS1_IMUX_B26_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B26_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B26_7"
        },
        "PSS1.PSS0_IMUX_B26_8->PSS1_IMUX_B26_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B26_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B26_8"
        },
        "PSS1.PSS0_IMUX_B26_9->PSS1_IMUX_B26_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B26_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B26_9"
        },
        "PSS1.PSS0_IMUX_B26_10->PSS1_IMUX_B26_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B26_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B26_10"
        },
        "PSS1.PSS0_IMUX_B26_11->PSS1_IMUX_B26_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B26_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B26_11"
        },
        "PSS1.PSS0_IMUX_B26_12->PSS1_IMUX_B26_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B26_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B26_12"
        },
        "PSS1.PSS0_IMUX_B26_13->PSS1_IMUX_B26_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B26_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B26_13"
        },
        "PSS1.PSS0_IMUX_B26_14->PSS1_IMUX_B26_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B26_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B26_14"
        },
        "PSS1.PSS0_IMUX_B26_15->PSS1_IMUX_B26_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B26_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B26_15"
        },
        "PSS1.PSS0_IMUX_B26_16->PSS1_IMUX_B26_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B26_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B26_16"
        },
        "PSS1.PSS0_IMUX_B26_17->PSS1_IMUX_B26_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B26_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B26_17"
        },
        "PSS1.PSS0_IMUX_B26_18->PSS1_IMUX_B26_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B26_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B26_18"
        },
        "PSS1.PSS0_IMUX_B26_19->PSS1_IMUX_B26_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B26_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B26_19"
        },
        "PSS1.PSS0_IMUX_B27_0->PSS1_IMUX_B27_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B27_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B27_0"
        },
        "PSS1.PSS0_IMUX_B27_1->PSS1_IMUX_B27_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B27_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B27_1"
        },
        "PSS1.PSS0_IMUX_B27_2->PSS1_IMUX_B27_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B27_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B27_2"
        },
        "PSS1.PSS0_IMUX_B27_3->PSS1_IMUX_B27_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B27_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B27_3"
        },
        "PSS1.PSS0_IMUX_B27_4->PSS1_IMUX_B27_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B27_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B27_4"
        },
        "PSS1.PSS0_IMUX_B27_5->PSS1_IMUX_B27_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B27_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B27_5"
        },
        "PSS1.PSS0_IMUX_B27_6->PSS1_IMUX_B27_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B27_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B27_6"
        },
        "PSS1.PSS0_IMUX_B27_7->PSS1_IMUX_B27_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B27_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B27_7"
        },
        "PSS1.PSS0_IMUX_B27_8->PSS1_IMUX_B27_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B27_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B27_8"
        },
        "PSS1.PSS0_IMUX_B27_9->PSS1_IMUX_B27_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B27_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B27_9"
        },
        "PSS1.PSS0_IMUX_B27_10->PSS1_IMUX_B27_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B27_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B27_10"
        },
        "PSS1.PSS0_IMUX_B27_11->PSS1_IMUX_B27_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B27_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B27_11"
        },
        "PSS1.PSS0_IMUX_B27_12->PSS1_IMUX_B27_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B27_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B27_12"
        },
        "PSS1.PSS0_IMUX_B27_13->PSS1_IMUX_B27_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B27_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B27_13"
        },
        "PSS1.PSS0_IMUX_B27_14->PSS1_IMUX_B27_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B27_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B27_14"
        },
        "PSS1.PSS0_IMUX_B27_15->PSS1_IMUX_B27_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B27_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B27_15"
        },
        "PSS1.PSS0_IMUX_B27_16->PSS1_IMUX_B27_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B27_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B27_16"
        },
        "PSS1.PSS0_IMUX_B27_17->PSS1_IMUX_B27_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B27_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B27_17"
        },
        "PSS1.PSS0_IMUX_B27_18->PSS1_IMUX_B27_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B27_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B27_18"
        },
        "PSS1.PSS0_IMUX_B27_19->PSS1_IMUX_B27_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B27_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B27_19"
        },
        "PSS1.PSS0_IMUX_B28_0->PSS1_IMUX_B28_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B28_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B28_0"
        },
        "PSS1.PSS0_IMUX_B28_1->PSS1_IMUX_B28_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B28_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B28_1"
        },
        "PSS1.PSS0_IMUX_B28_2->PSS1_IMUX_B28_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B28_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B28_2"
        },
        "PSS1.PSS0_IMUX_B28_3->PSS1_IMUX_B28_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B28_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B28_3"
        },
        "PSS1.PSS0_IMUX_B28_4->PSS1_IMUX_B28_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B28_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B28_4"
        },
        "PSS1.PSS0_IMUX_B28_5->PSS1_IMUX_B28_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B28_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B28_5"
        },
        "PSS1.PSS0_IMUX_B28_6->PSS1_IMUX_B28_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B28_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B28_6"
        },
        "PSS1.PSS0_IMUX_B28_7->PSS1_IMUX_B28_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B28_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B28_7"
        },
        "PSS1.PSS0_IMUX_B28_8->PSS1_IMUX_B28_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B28_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B28_8"
        },
        "PSS1.PSS0_IMUX_B28_9->PSS1_IMUX_B28_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B28_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B28_9"
        },
        "PSS1.PSS0_IMUX_B28_10->PSS1_IMUX_B28_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B28_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B28_10"
        },
        "PSS1.PSS0_IMUX_B28_11->PSS1_IMUX_B28_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B28_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B28_11"
        },
        "PSS1.PSS0_IMUX_B28_12->PSS1_IMUX_B28_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B28_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B28_12"
        },
        "PSS1.PSS0_IMUX_B28_13->PSS1_IMUX_B28_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B28_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B28_13"
        },
        "PSS1.PSS0_IMUX_B28_14->PSS1_IMUX_B28_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B28_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B28_14"
        },
        "PSS1.PSS0_IMUX_B28_15->PSS1_IMUX_B28_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B28_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B28_15"
        },
        "PSS1.PSS0_IMUX_B28_16->PSS1_IMUX_B28_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B28_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B28_16"
        },
        "PSS1.PSS0_IMUX_B28_17->PSS1_IMUX_B28_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B28_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B28_17"
        },
        "PSS1.PSS0_IMUX_B28_18->PSS1_IMUX_B28_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B28_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B28_18"
        },
        "PSS1.PSS0_IMUX_B28_19->PSS1_IMUX_B28_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B28_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B28_19"
        },
        "PSS1.PSS0_IMUX_B29_0->PSS1_IMUX_B29_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B29_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B29_0"
        },
        "PSS1.PSS0_IMUX_B29_1->PSS1_IMUX_B29_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B29_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B29_1"
        },
        "PSS1.PSS0_IMUX_B29_2->PSS1_IMUX_B29_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B29_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B29_2"
        },
        "PSS1.PSS0_IMUX_B29_3->PSS1_IMUX_B29_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B29_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B29_3"
        },
        "PSS1.PSS0_IMUX_B29_4->PSS1_IMUX_B29_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B29_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B29_4"
        },
        "PSS1.PSS0_IMUX_B29_5->PSS1_IMUX_B29_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B29_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B29_5"
        },
        "PSS1.PSS0_IMUX_B29_6->PSS1_IMUX_B29_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B29_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B29_6"
        },
        "PSS1.PSS0_IMUX_B29_7->PSS1_IMUX_B29_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B29_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B29_7"
        },
        "PSS1.PSS0_IMUX_B29_8->PSS1_IMUX_B29_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B29_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B29_8"
        },
        "PSS1.PSS0_IMUX_B29_9->PSS1_IMUX_B29_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B29_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B29_9"
        },
        "PSS1.PSS0_IMUX_B29_10->PSS1_IMUX_B29_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B29_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B29_10"
        },
        "PSS1.PSS0_IMUX_B29_11->PSS1_IMUX_B29_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B29_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B29_11"
        },
        "PSS1.PSS0_IMUX_B29_12->PSS1_IMUX_B29_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B29_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B29_12"
        },
        "PSS1.PSS0_IMUX_B29_13->PSS1_IMUX_B29_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B29_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B29_13"
        },
        "PSS1.PSS0_IMUX_B29_14->PSS1_IMUX_B29_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B29_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B29_14"
        },
        "PSS1.PSS0_IMUX_B29_15->PSS1_IMUX_B29_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B29_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B29_15"
        },
        "PSS1.PSS0_IMUX_B29_16->PSS1_IMUX_B29_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B29_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B29_16"
        },
        "PSS1.PSS0_IMUX_B29_17->PSS1_IMUX_B29_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B29_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B29_17"
        },
        "PSS1.PSS0_IMUX_B29_18->PSS1_IMUX_B29_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B29_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B29_18"
        },
        "PSS1.PSS0_IMUX_B29_19->PSS1_IMUX_B29_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B29_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B29_19"
        },
        "PSS1.PSS0_IMUX_B30_0->PSS1_IMUX_B30_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B30_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B30_0"
        },
        "PSS1.PSS0_IMUX_B30_1->PSS1_IMUX_B30_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B30_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B30_1"
        },
        "PSS1.PSS0_IMUX_B30_2->PSS1_IMUX_B30_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B30_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B30_2"
        },
        "PSS1.PSS0_IMUX_B30_3->PSS1_IMUX_B30_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B30_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B30_3"
        },
        "PSS1.PSS0_IMUX_B30_4->PSS1_IMUX_B30_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B30_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B30_4"
        },
        "PSS1.PSS0_IMUX_B30_5->PSS1_IMUX_B30_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B30_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B30_5"
        },
        "PSS1.PSS0_IMUX_B30_6->PSS1_IMUX_B30_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B30_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B30_6"
        },
        "PSS1.PSS0_IMUX_B30_7->PSS1_IMUX_B30_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B30_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B30_7"
        },
        "PSS1.PSS0_IMUX_B30_8->PSS1_IMUX_B30_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B30_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B30_8"
        },
        "PSS1.PSS0_IMUX_B30_9->PSS1_IMUX_B30_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B30_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B30_9"
        },
        "PSS1.PSS0_IMUX_B30_10->PSS1_IMUX_B30_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B30_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B30_10"
        },
        "PSS1.PSS0_IMUX_B30_11->PSS1_IMUX_B30_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B30_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B30_11"
        },
        "PSS1.PSS0_IMUX_B30_12->PSS1_IMUX_B30_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B30_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B30_12"
        },
        "PSS1.PSS0_IMUX_B30_13->PSS1_IMUX_B30_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B30_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B30_13"
        },
        "PSS1.PSS0_IMUX_B30_14->PSS1_IMUX_B30_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B30_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B30_14"
        },
        "PSS1.PSS0_IMUX_B30_15->PSS1_IMUX_B30_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B30_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B30_15"
        },
        "PSS1.PSS0_IMUX_B30_16->PSS1_IMUX_B30_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B30_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B30_16"
        },
        "PSS1.PSS0_IMUX_B30_17->PSS1_IMUX_B30_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B30_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B30_17"
        },
        "PSS1.PSS0_IMUX_B30_18->PSS1_IMUX_B30_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B30_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B30_18"
        },
        "PSS1.PSS0_IMUX_B30_19->PSS1_IMUX_B30_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B30_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B30_19"
        },
        "PSS1.PSS0_IMUX_B31_0->PSS1_IMUX_B31_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B31_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B31_0"
        },
        "PSS1.PSS0_IMUX_B31_1->PSS1_IMUX_B31_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B31_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B31_1"
        },
        "PSS1.PSS0_IMUX_B31_2->PSS1_IMUX_B31_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B31_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B31_2"
        },
        "PSS1.PSS0_IMUX_B31_3->PSS1_IMUX_B31_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B31_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B31_3"
        },
        "PSS1.PSS0_IMUX_B31_4->PSS1_IMUX_B31_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B31_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B31_4"
        },
        "PSS1.PSS0_IMUX_B31_5->PSS1_IMUX_B31_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B31_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B31_5"
        },
        "PSS1.PSS0_IMUX_B31_6->PSS1_IMUX_B31_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B31_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B31_6"
        },
        "PSS1.PSS0_IMUX_B31_7->PSS1_IMUX_B31_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B31_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B31_7"
        },
        "PSS1.PSS0_IMUX_B31_8->PSS1_IMUX_B31_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B31_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B31_8"
        },
        "PSS1.PSS0_IMUX_B31_9->PSS1_IMUX_B31_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B31_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B31_9"
        },
        "PSS1.PSS0_IMUX_B31_10->PSS1_IMUX_B31_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B31_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B31_10"
        },
        "PSS1.PSS0_IMUX_B31_11->PSS1_IMUX_B31_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B31_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B31_11"
        },
        "PSS1.PSS0_IMUX_B31_12->PSS1_IMUX_B31_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B31_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B31_12"
        },
        "PSS1.PSS0_IMUX_B31_13->PSS1_IMUX_B31_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B31_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B31_13"
        },
        "PSS1.PSS0_IMUX_B31_14->PSS1_IMUX_B31_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B31_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B31_14"
        },
        "PSS1.PSS0_IMUX_B31_15->PSS1_IMUX_B31_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B31_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B31_15"
        },
        "PSS1.PSS0_IMUX_B31_16->PSS1_IMUX_B31_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B31_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B31_16"
        },
        "PSS1.PSS0_IMUX_B31_17->PSS1_IMUX_B31_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B31_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B31_17"
        },
        "PSS1.PSS0_IMUX_B31_18->PSS1_IMUX_B31_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B31_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B31_18"
        },
        "PSS1.PSS0_IMUX_B31_19->PSS1_IMUX_B31_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B31_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B31_19"
        },
        "PSS1.PSS0_IMUX_B32_0->PSS1_IMUX_B32_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B32_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B32_0"
        },
        "PSS1.PSS0_IMUX_B32_1->PSS1_IMUX_B32_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B32_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B32_1"
        },
        "PSS1.PSS0_IMUX_B32_2->PSS1_IMUX_B32_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B32_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B32_2"
        },
        "PSS1.PSS0_IMUX_B32_3->PSS1_IMUX_B32_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B32_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B32_3"
        },
        "PSS1.PSS0_IMUX_B32_4->PSS1_IMUX_B32_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B32_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B32_4"
        },
        "PSS1.PSS0_IMUX_B32_5->PSS1_IMUX_B32_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B32_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B32_5"
        },
        "PSS1.PSS0_IMUX_B32_6->PSS1_IMUX_B32_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B32_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B32_6"
        },
        "PSS1.PSS0_IMUX_B32_7->PSS1_IMUX_B32_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B32_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B32_7"
        },
        "PSS1.PSS0_IMUX_B32_8->PSS1_IMUX_B32_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B32_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B32_8"
        },
        "PSS1.PSS0_IMUX_B32_9->PSS1_IMUX_B32_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B32_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B32_9"
        },
        "PSS1.PSS0_IMUX_B32_10->PSS1_IMUX_B32_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B32_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B32_10"
        },
        "PSS1.PSS0_IMUX_B32_11->PSS1_IMUX_B32_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B32_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B32_11"
        },
        "PSS1.PSS0_IMUX_B32_12->PSS1_IMUX_B32_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B32_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B32_12"
        },
        "PSS1.PSS0_IMUX_B32_13->PSS1_IMUX_B32_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B32_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B32_13"
        },
        "PSS1.PSS0_IMUX_B32_14->PSS1_IMUX_B32_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B32_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B32_14"
        },
        "PSS1.PSS0_IMUX_B32_15->PSS1_IMUX_B32_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B32_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B32_15"
        },
        "PSS1.PSS0_IMUX_B32_16->PSS1_IMUX_B32_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B32_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B32_16"
        },
        "PSS1.PSS0_IMUX_B32_17->PSS1_IMUX_B32_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B32_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B32_17"
        },
        "PSS1.PSS0_IMUX_B32_18->PSS1_IMUX_B32_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B32_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B32_18"
        },
        "PSS1.PSS0_IMUX_B32_19->PSS1_IMUX_B32_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B32_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B32_19"
        },
        "PSS1.PSS0_IMUX_B33_0->PSS1_IMUX_B33_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B33_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B33_0"
        },
        "PSS1.PSS0_IMUX_B33_1->PSS1_IMUX_B33_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B33_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B33_1"
        },
        "PSS1.PSS0_IMUX_B33_2->PSS1_IMUX_B33_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B33_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B33_2"
        },
        "PSS1.PSS0_IMUX_B33_3->PSS1_IMUX_B33_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B33_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B33_3"
        },
        "PSS1.PSS0_IMUX_B33_4->PSS1_IMUX_B33_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B33_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B33_4"
        },
        "PSS1.PSS0_IMUX_B33_5->PSS1_IMUX_B33_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B33_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B33_5"
        },
        "PSS1.PSS0_IMUX_B33_6->PSS1_IMUX_B33_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B33_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B33_6"
        },
        "PSS1.PSS0_IMUX_B33_7->PSS1_IMUX_B33_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B33_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B33_7"
        },
        "PSS1.PSS0_IMUX_B33_8->PSS1_IMUX_B33_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B33_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B33_8"
        },
        "PSS1.PSS0_IMUX_B33_9->PSS1_IMUX_B33_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B33_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B33_9"
        },
        "PSS1.PSS0_IMUX_B33_10->PSS1_IMUX_B33_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B33_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B33_10"
        },
        "PSS1.PSS0_IMUX_B33_11->PSS1_IMUX_B33_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B33_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B33_11"
        },
        "PSS1.PSS0_IMUX_B33_12->PSS1_IMUX_B33_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B33_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B33_12"
        },
        "PSS1.PSS0_IMUX_B33_13->PSS1_IMUX_B33_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B33_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B33_13"
        },
        "PSS1.PSS0_IMUX_B33_14->PSS1_IMUX_B33_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B33_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B33_14"
        },
        "PSS1.PSS0_IMUX_B33_15->PSS1_IMUX_B33_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B33_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B33_15"
        },
        "PSS1.PSS0_IMUX_B33_16->PSS1_IMUX_B33_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B33_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B33_16"
        },
        "PSS1.PSS0_IMUX_B33_17->PSS1_IMUX_B33_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B33_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B33_17"
        },
        "PSS1.PSS0_IMUX_B33_18->PSS1_IMUX_B33_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B33_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B33_18"
        },
        "PSS1.PSS0_IMUX_B33_19->PSS1_IMUX_B33_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B33_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B33_19"
        },
        "PSS1.PSS0_IMUX_B34_0->PSS1_IMUX_B34_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B34_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B34_0"
        },
        "PSS1.PSS0_IMUX_B34_1->PSS1_IMUX_B34_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B34_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B34_1"
        },
        "PSS1.PSS0_IMUX_B34_2->PSS1_IMUX_B34_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B34_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B34_2"
        },
        "PSS1.PSS0_IMUX_B34_3->PSS1_IMUX_B34_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B34_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B34_3"
        },
        "PSS1.PSS0_IMUX_B34_4->PSS1_IMUX_B34_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B34_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B34_4"
        },
        "PSS1.PSS0_IMUX_B34_5->PSS1_IMUX_B34_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B34_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B34_5"
        },
        "PSS1.PSS0_IMUX_B34_6->PSS1_IMUX_B34_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B34_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B34_6"
        },
        "PSS1.PSS0_IMUX_B34_7->PSS1_IMUX_B34_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B34_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B34_7"
        },
        "PSS1.PSS0_IMUX_B34_8->PSS1_IMUX_B34_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B34_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B34_8"
        },
        "PSS1.PSS0_IMUX_B34_9->PSS1_IMUX_B34_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B34_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B34_9"
        },
        "PSS1.PSS0_IMUX_B34_10->PSS1_IMUX_B34_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B34_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B34_10"
        },
        "PSS1.PSS0_IMUX_B34_11->PSS1_IMUX_B34_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B34_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B34_11"
        },
        "PSS1.PSS0_IMUX_B34_12->PSS1_IMUX_B34_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B34_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B34_12"
        },
        "PSS1.PSS0_IMUX_B34_13->PSS1_IMUX_B34_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B34_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B34_13"
        },
        "PSS1.PSS0_IMUX_B34_14->PSS1_IMUX_B34_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B34_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B34_14"
        },
        "PSS1.PSS0_IMUX_B34_15->PSS1_IMUX_B34_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B34_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B34_15"
        },
        "PSS1.PSS0_IMUX_B34_16->PSS1_IMUX_B34_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B34_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B34_16"
        },
        "PSS1.PSS0_IMUX_B34_17->PSS1_IMUX_B34_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B34_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B34_17"
        },
        "PSS1.PSS0_IMUX_B34_18->PSS1_IMUX_B34_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B34_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B34_18"
        },
        "PSS1.PSS0_IMUX_B34_19->PSS1_IMUX_B34_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B34_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B34_19"
        },
        "PSS1.PSS0_IMUX_B35_0->PSS1_IMUX_B35_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B35_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B35_0"
        },
        "PSS1.PSS0_IMUX_B35_1->PSS1_IMUX_B35_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B35_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B35_1"
        },
        "PSS1.PSS0_IMUX_B35_2->PSS1_IMUX_B35_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B35_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B35_2"
        },
        "PSS1.PSS0_IMUX_B35_3->PSS1_IMUX_B35_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B35_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B35_3"
        },
        "PSS1.PSS0_IMUX_B35_4->PSS1_IMUX_B35_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B35_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B35_4"
        },
        "PSS1.PSS0_IMUX_B35_5->PSS1_IMUX_B35_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B35_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B35_5"
        },
        "PSS1.PSS0_IMUX_B35_6->PSS1_IMUX_B35_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B35_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B35_6"
        },
        "PSS1.PSS0_IMUX_B35_7->PSS1_IMUX_B35_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B35_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B35_7"
        },
        "PSS1.PSS0_IMUX_B35_8->PSS1_IMUX_B35_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B35_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B35_8"
        },
        "PSS1.PSS0_IMUX_B35_9->PSS1_IMUX_B35_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B35_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B35_9"
        },
        "PSS1.PSS0_IMUX_B35_10->PSS1_IMUX_B35_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B35_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B35_10"
        },
        "PSS1.PSS0_IMUX_B35_11->PSS1_IMUX_B35_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B35_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B35_11"
        },
        "PSS1.PSS0_IMUX_B35_12->PSS1_IMUX_B35_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B35_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B35_12"
        },
        "PSS1.PSS0_IMUX_B35_13->PSS1_IMUX_B35_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B35_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B35_13"
        },
        "PSS1.PSS0_IMUX_B35_14->PSS1_IMUX_B35_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B35_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B35_14"
        },
        "PSS1.PSS0_IMUX_B35_15->PSS1_IMUX_B35_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B35_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B35_15"
        },
        "PSS1.PSS0_IMUX_B35_16->PSS1_IMUX_B35_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B35_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B35_16"
        },
        "PSS1.PSS0_IMUX_B35_17->PSS1_IMUX_B35_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B35_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B35_17"
        },
        "PSS1.PSS0_IMUX_B35_18->PSS1_IMUX_B35_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B35_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B35_18"
        },
        "PSS1.PSS0_IMUX_B35_19->PSS1_IMUX_B35_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B35_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B35_19"
        },
        "PSS1.PSS0_IMUX_B36_0->PSS1_IMUX_B36_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B36_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B36_0"
        },
        "PSS1.PSS0_IMUX_B36_1->PSS1_IMUX_B36_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B36_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B36_1"
        },
        "PSS1.PSS0_IMUX_B36_2->PSS1_IMUX_B36_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B36_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B36_2"
        },
        "PSS1.PSS0_IMUX_B36_3->PSS1_IMUX_B36_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B36_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B36_3"
        },
        "PSS1.PSS0_IMUX_B36_4->PSS1_IMUX_B36_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B36_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B36_4"
        },
        "PSS1.PSS0_IMUX_B36_5->PSS1_IMUX_B36_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B36_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B36_5"
        },
        "PSS1.PSS0_IMUX_B36_6->PSS1_IMUX_B36_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B36_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B36_6"
        },
        "PSS1.PSS0_IMUX_B36_7->PSS1_IMUX_B36_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B36_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B36_7"
        },
        "PSS1.PSS0_IMUX_B36_8->PSS1_IMUX_B36_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B36_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B36_8"
        },
        "PSS1.PSS0_IMUX_B36_9->PSS1_IMUX_B36_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B36_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B36_9"
        },
        "PSS1.PSS0_IMUX_B36_10->PSS1_IMUX_B36_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B36_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B36_10"
        },
        "PSS1.PSS0_IMUX_B36_11->PSS1_IMUX_B36_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B36_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B36_11"
        },
        "PSS1.PSS0_IMUX_B36_12->PSS1_IMUX_B36_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B36_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B36_12"
        },
        "PSS1.PSS0_IMUX_B36_13->PSS1_IMUX_B36_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B36_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B36_13"
        },
        "PSS1.PSS0_IMUX_B36_14->PSS1_IMUX_B36_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B36_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B36_14"
        },
        "PSS1.PSS0_IMUX_B36_15->PSS1_IMUX_B36_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B36_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B36_15"
        },
        "PSS1.PSS0_IMUX_B36_16->PSS1_IMUX_B36_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B36_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B36_16"
        },
        "PSS1.PSS0_IMUX_B36_17->PSS1_IMUX_B36_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B36_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B36_17"
        },
        "PSS1.PSS0_IMUX_B36_18->PSS1_IMUX_B36_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B36_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B36_18"
        },
        "PSS1.PSS0_IMUX_B36_19->PSS1_IMUX_B36_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B36_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B36_19"
        },
        "PSS1.PSS0_IMUX_B37_0->PSS1_IMUX_B37_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B37_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B37_0"
        },
        "PSS1.PSS0_IMUX_B37_1->PSS1_IMUX_B37_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B37_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B37_1"
        },
        "PSS1.PSS0_IMUX_B37_2->PSS1_IMUX_B37_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B37_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B37_2"
        },
        "PSS1.PSS0_IMUX_B37_3->PSS1_IMUX_B37_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B37_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B37_3"
        },
        "PSS1.PSS0_IMUX_B37_4->PSS1_IMUX_B37_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B37_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B37_4"
        },
        "PSS1.PSS0_IMUX_B37_5->PSS1_IMUX_B37_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B37_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B37_5"
        },
        "PSS1.PSS0_IMUX_B37_6->PSS1_IMUX_B37_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B37_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B37_6"
        },
        "PSS1.PSS0_IMUX_B37_7->PSS1_IMUX_B37_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B37_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B37_7"
        },
        "PSS1.PSS0_IMUX_B37_8->PSS1_IMUX_B37_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B37_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B37_8"
        },
        "PSS1.PSS0_IMUX_B37_9->PSS1_IMUX_B37_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B37_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B37_9"
        },
        "PSS1.PSS0_IMUX_B37_10->PSS1_IMUX_B37_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B37_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B37_10"
        },
        "PSS1.PSS0_IMUX_B37_11->PSS1_IMUX_B37_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B37_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B37_11"
        },
        "PSS1.PSS0_IMUX_B37_12->PSS1_IMUX_B37_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B37_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B37_12"
        },
        "PSS1.PSS0_IMUX_B37_13->PSS1_IMUX_B37_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B37_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B37_13"
        },
        "PSS1.PSS0_IMUX_B37_14->PSS1_IMUX_B37_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B37_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B37_14"
        },
        "PSS1.PSS0_IMUX_B37_15->PSS1_IMUX_B37_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B37_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B37_15"
        },
        "PSS1.PSS0_IMUX_B37_16->PSS1_IMUX_B37_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B37_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B37_16"
        },
        "PSS1.PSS0_IMUX_B37_17->PSS1_IMUX_B37_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B37_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B37_17"
        },
        "PSS1.PSS0_IMUX_B37_18->PSS1_IMUX_B37_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B37_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B37_18"
        },
        "PSS1.PSS0_IMUX_B37_19->PSS1_IMUX_B37_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B37_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B37_19"
        },
        "PSS1.PSS0_IMUX_B38_0->PSS1_IMUX_B38_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B38_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B38_0"
        },
        "PSS1.PSS0_IMUX_B38_1->PSS1_IMUX_B38_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B38_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B38_1"
        },
        "PSS1.PSS0_IMUX_B38_2->PSS1_IMUX_B38_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B38_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B38_2"
        },
        "PSS1.PSS0_IMUX_B38_3->PSS1_IMUX_B38_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B38_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B38_3"
        },
        "PSS1.PSS0_IMUX_B38_4->PSS1_IMUX_B38_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B38_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B38_4"
        },
        "PSS1.PSS0_IMUX_B38_5->PSS1_IMUX_B38_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B38_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B38_5"
        },
        "PSS1.PSS0_IMUX_B38_6->PSS1_IMUX_B38_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B38_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B38_6"
        },
        "PSS1.PSS0_IMUX_B38_7->PSS1_IMUX_B38_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B38_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B38_7"
        },
        "PSS1.PSS0_IMUX_B38_8->PSS1_IMUX_B38_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B38_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B38_8"
        },
        "PSS1.PSS0_IMUX_B38_9->PSS1_IMUX_B38_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B38_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B38_9"
        },
        "PSS1.PSS0_IMUX_B38_10->PSS1_IMUX_B38_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B38_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B38_10"
        },
        "PSS1.PSS0_IMUX_B38_11->PSS1_IMUX_B38_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B38_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B38_11"
        },
        "PSS1.PSS0_IMUX_B38_12->PSS1_IMUX_B38_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B38_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B38_12"
        },
        "PSS1.PSS0_IMUX_B38_13->PSS1_IMUX_B38_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B38_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B38_13"
        },
        "PSS1.PSS0_IMUX_B38_14->PSS1_IMUX_B38_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B38_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B38_14"
        },
        "PSS1.PSS0_IMUX_B38_15->PSS1_IMUX_B38_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B38_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B38_15"
        },
        "PSS1.PSS0_IMUX_B38_16->PSS1_IMUX_B38_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B38_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B38_16"
        },
        "PSS1.PSS0_IMUX_B38_17->PSS1_IMUX_B38_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B38_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B38_17"
        },
        "PSS1.PSS0_IMUX_B38_18->PSS1_IMUX_B38_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B38_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B38_18"
        },
        "PSS1.PSS0_IMUX_B38_19->PSS1_IMUX_B38_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B38_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B38_19"
        },
        "PSS1.PSS0_IMUX_B39_0->PSS1_IMUX_B39_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B39_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B39_0"
        },
        "PSS1.PSS0_IMUX_B39_1->PSS1_IMUX_B39_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B39_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B39_1"
        },
        "PSS1.PSS0_IMUX_B39_2->PSS1_IMUX_B39_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B39_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B39_2"
        },
        "PSS1.PSS0_IMUX_B39_3->PSS1_IMUX_B39_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B39_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B39_3"
        },
        "PSS1.PSS0_IMUX_B39_4->PSS1_IMUX_B39_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B39_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B39_4"
        },
        "PSS1.PSS0_IMUX_B39_5->PSS1_IMUX_B39_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B39_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B39_5"
        },
        "PSS1.PSS0_IMUX_B39_6->PSS1_IMUX_B39_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B39_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B39_6"
        },
        "PSS1.PSS0_IMUX_B39_7->PSS1_IMUX_B39_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B39_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B39_7"
        },
        "PSS1.PSS0_IMUX_B39_8->PSS1_IMUX_B39_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B39_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B39_8"
        },
        "PSS1.PSS0_IMUX_B39_9->PSS1_IMUX_B39_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B39_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B39_9"
        },
        "PSS1.PSS0_IMUX_B39_10->PSS1_IMUX_B39_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B39_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B39_10"
        },
        "PSS1.PSS0_IMUX_B39_11->PSS1_IMUX_B39_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B39_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B39_11"
        },
        "PSS1.PSS0_IMUX_B39_12->PSS1_IMUX_B39_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B39_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B39_12"
        },
        "PSS1.PSS0_IMUX_B39_13->PSS1_IMUX_B39_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B39_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B39_13"
        },
        "PSS1.PSS0_IMUX_B39_14->PSS1_IMUX_B39_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B39_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B39_14"
        },
        "PSS1.PSS0_IMUX_B39_15->PSS1_IMUX_B39_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B39_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B39_15"
        },
        "PSS1.PSS0_IMUX_B39_16->PSS1_IMUX_B39_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B39_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B39_16"
        },
        "PSS1.PSS0_IMUX_B39_17->PSS1_IMUX_B39_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B39_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B39_17"
        },
        "PSS1.PSS0_IMUX_B39_18->PSS1_IMUX_B39_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B39_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B39_18"
        },
        "PSS1.PSS0_IMUX_B39_19->PSS1_IMUX_B39_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B39_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B39_19"
        },
        "PSS1.PSS0_IMUX_B40_0->PSS1_IMUX_B40_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B40_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B40_0"
        },
        "PSS1.PSS0_IMUX_B40_1->PSS1_IMUX_B40_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B40_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B40_1"
        },
        "PSS1.PSS0_IMUX_B40_2->PSS1_IMUX_B40_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B40_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B40_2"
        },
        "PSS1.PSS0_IMUX_B40_3->PSS1_IMUX_B40_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B40_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B40_3"
        },
        "PSS1.PSS0_IMUX_B40_4->PSS1_IMUX_B40_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B40_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B40_4"
        },
        "PSS1.PSS0_IMUX_B40_5->PSS1_IMUX_B40_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B40_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B40_5"
        },
        "PSS1.PSS0_IMUX_B40_6->PSS1_IMUX_B40_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B40_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B40_6"
        },
        "PSS1.PSS0_IMUX_B40_7->PSS1_IMUX_B40_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B40_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B40_7"
        },
        "PSS1.PSS0_IMUX_B40_8->PSS1_IMUX_B40_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B40_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B40_8"
        },
        "PSS1.PSS0_IMUX_B40_9->PSS1_IMUX_B40_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B40_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B40_9"
        },
        "PSS1.PSS0_IMUX_B40_10->PSS1_IMUX_B40_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B40_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B40_10"
        },
        "PSS1.PSS0_IMUX_B40_11->PSS1_IMUX_B40_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B40_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B40_11"
        },
        "PSS1.PSS0_IMUX_B40_12->PSS1_IMUX_B40_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B40_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B40_12"
        },
        "PSS1.PSS0_IMUX_B40_13->PSS1_IMUX_B40_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B40_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B40_13"
        },
        "PSS1.PSS0_IMUX_B40_14->PSS1_IMUX_B40_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B40_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B40_14"
        },
        "PSS1.PSS0_IMUX_B40_15->PSS1_IMUX_B40_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B40_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B40_15"
        },
        "PSS1.PSS0_IMUX_B40_16->PSS1_IMUX_B40_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B40_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B40_16"
        },
        "PSS1.PSS0_IMUX_B40_17->PSS1_IMUX_B40_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B40_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B40_17"
        },
        "PSS1.PSS0_IMUX_B40_18->PSS1_IMUX_B40_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B40_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B40_18"
        },
        "PSS1.PSS0_IMUX_B40_19->PSS1_IMUX_B40_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B40_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B40_19"
        },
        "PSS1.PSS0_IMUX_B41_0->PSS1_IMUX_B41_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B41_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B41_0"
        },
        "PSS1.PSS0_IMUX_B41_1->PSS1_IMUX_B41_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B41_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B41_1"
        },
        "PSS1.PSS0_IMUX_B41_2->PSS1_IMUX_B41_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B41_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B41_2"
        },
        "PSS1.PSS0_IMUX_B41_3->PSS1_IMUX_B41_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B41_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B41_3"
        },
        "PSS1.PSS0_IMUX_B41_4->PSS1_IMUX_B41_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B41_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B41_4"
        },
        "PSS1.PSS0_IMUX_B41_5->PSS1_IMUX_B41_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B41_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B41_5"
        },
        "PSS1.PSS0_IMUX_B41_6->PSS1_IMUX_B41_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B41_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B41_6"
        },
        "PSS1.PSS0_IMUX_B41_7->PSS1_IMUX_B41_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B41_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B41_7"
        },
        "PSS1.PSS0_IMUX_B41_8->PSS1_IMUX_B41_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B41_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B41_8"
        },
        "PSS1.PSS0_IMUX_B41_9->PSS1_IMUX_B41_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B41_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B41_9"
        },
        "PSS1.PSS0_IMUX_B41_10->PSS1_IMUX_B41_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B41_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B41_10"
        },
        "PSS1.PSS0_IMUX_B41_11->PSS1_IMUX_B41_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B41_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B41_11"
        },
        "PSS1.PSS0_IMUX_B41_12->PSS1_IMUX_B41_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B41_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B41_12"
        },
        "PSS1.PSS0_IMUX_B41_13->PSS1_IMUX_B41_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B41_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B41_13"
        },
        "PSS1.PSS0_IMUX_B41_14->PSS1_IMUX_B41_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B41_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B41_14"
        },
        "PSS1.PSS0_IMUX_B41_15->PSS1_IMUX_B41_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B41_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B41_15"
        },
        "PSS1.PSS0_IMUX_B41_16->PSS1_IMUX_B41_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B41_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B41_16"
        },
        "PSS1.PSS0_IMUX_B41_17->PSS1_IMUX_B41_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B41_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B41_17"
        },
        "PSS1.PSS0_IMUX_B41_18->PSS1_IMUX_B41_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B41_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B41_18"
        },
        "PSS1.PSS0_IMUX_B41_19->PSS1_IMUX_B41_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B41_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B41_19"
        },
        "PSS1.PSS0_IMUX_B42_0->PSS1_IMUX_B42_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B42_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B42_0"
        },
        "PSS1.PSS0_IMUX_B42_1->PSS1_IMUX_B42_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B42_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B42_1"
        },
        "PSS1.PSS0_IMUX_B42_2->PSS1_IMUX_B42_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B42_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B42_2"
        },
        "PSS1.PSS0_IMUX_B42_3->PSS1_IMUX_B42_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B42_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B42_3"
        },
        "PSS1.PSS0_IMUX_B42_4->PSS1_IMUX_B42_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B42_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B42_4"
        },
        "PSS1.PSS0_IMUX_B42_5->PSS1_IMUX_B42_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B42_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B42_5"
        },
        "PSS1.PSS0_IMUX_B42_6->PSS1_IMUX_B42_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B42_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B42_6"
        },
        "PSS1.PSS0_IMUX_B42_7->PSS1_IMUX_B42_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B42_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B42_7"
        },
        "PSS1.PSS0_IMUX_B42_8->PSS1_IMUX_B42_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B42_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B42_8"
        },
        "PSS1.PSS0_IMUX_B42_9->PSS1_IMUX_B42_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B42_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B42_9"
        },
        "PSS1.PSS0_IMUX_B42_10->PSS1_IMUX_B42_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B42_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B42_10"
        },
        "PSS1.PSS0_IMUX_B42_11->PSS1_IMUX_B42_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B42_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B42_11"
        },
        "PSS1.PSS0_IMUX_B42_12->PSS1_IMUX_B42_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B42_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B42_12"
        },
        "PSS1.PSS0_IMUX_B42_13->PSS1_IMUX_B42_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B42_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B42_13"
        },
        "PSS1.PSS0_IMUX_B42_14->PSS1_IMUX_B42_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B42_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B42_14"
        },
        "PSS1.PSS0_IMUX_B42_15->PSS1_IMUX_B42_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B42_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B42_15"
        },
        "PSS1.PSS0_IMUX_B42_16->PSS1_IMUX_B42_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B42_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B42_16"
        },
        "PSS1.PSS0_IMUX_B42_17->PSS1_IMUX_B42_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B42_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B42_17"
        },
        "PSS1.PSS0_IMUX_B42_18->PSS1_IMUX_B42_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B42_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B42_18"
        },
        "PSS1.PSS0_IMUX_B42_19->PSS1_IMUX_B42_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B42_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B42_19"
        },
        "PSS1.PSS0_IMUX_B43_0->PSS1_IMUX_B43_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B43_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B43_0"
        },
        "PSS1.PSS0_IMUX_B43_1->PSS1_IMUX_B43_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B43_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B43_1"
        },
        "PSS1.PSS0_IMUX_B43_2->PSS1_IMUX_B43_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B43_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B43_2"
        },
        "PSS1.PSS0_IMUX_B43_3->PSS1_IMUX_B43_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B43_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B43_3"
        },
        "PSS1.PSS0_IMUX_B43_4->PSS1_IMUX_B43_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B43_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B43_4"
        },
        "PSS1.PSS0_IMUX_B43_5->PSS1_IMUX_B43_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B43_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B43_5"
        },
        "PSS1.PSS0_IMUX_B43_6->PSS1_IMUX_B43_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B43_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B43_6"
        },
        "PSS1.PSS0_IMUX_B43_7->PSS1_IMUX_B43_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B43_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B43_7"
        },
        "PSS1.PSS0_IMUX_B43_8->PSS1_IMUX_B43_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B43_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B43_8"
        },
        "PSS1.PSS0_IMUX_B43_9->PSS1_IMUX_B43_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B43_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B43_9"
        },
        "PSS1.PSS0_IMUX_B43_10->PSS1_IMUX_B43_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B43_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B43_10"
        },
        "PSS1.PSS0_IMUX_B43_11->PSS1_IMUX_B43_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B43_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B43_11"
        },
        "PSS1.PSS0_IMUX_B43_12->PSS1_IMUX_B43_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B43_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B43_12"
        },
        "PSS1.PSS0_IMUX_B43_13->PSS1_IMUX_B43_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B43_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B43_13"
        },
        "PSS1.PSS0_IMUX_B43_14->PSS1_IMUX_B43_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B43_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B43_14"
        },
        "PSS1.PSS0_IMUX_B43_15->PSS1_IMUX_B43_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B43_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B43_15"
        },
        "PSS1.PSS0_IMUX_B43_16->PSS1_IMUX_B43_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B43_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B43_16"
        },
        "PSS1.PSS0_IMUX_B43_17->PSS1_IMUX_B43_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B43_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B43_17"
        },
        "PSS1.PSS0_IMUX_B43_18->PSS1_IMUX_B43_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B43_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B43_18"
        },
        "PSS1.PSS0_IMUX_B43_19->PSS1_IMUX_B43_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B43_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B43_19"
        },
        "PSS1.PSS0_IMUX_B44_0->PSS1_IMUX_B44_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B44_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B44_0"
        },
        "PSS1.PSS0_IMUX_B44_1->PSS1_IMUX_B44_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B44_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B44_1"
        },
        "PSS1.PSS0_IMUX_B44_2->PSS1_IMUX_B44_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B44_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B44_2"
        },
        "PSS1.PSS0_IMUX_B44_3->PSS1_IMUX_B44_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B44_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B44_3"
        },
        "PSS1.PSS0_IMUX_B44_4->PSS1_IMUX_B44_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B44_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B44_4"
        },
        "PSS1.PSS0_IMUX_B44_5->PSS1_IMUX_B44_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B44_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B44_5"
        },
        "PSS1.PSS0_IMUX_B44_6->PSS1_IMUX_B44_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B44_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B44_6"
        },
        "PSS1.PSS0_IMUX_B44_7->PSS1_IMUX_B44_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B44_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B44_7"
        },
        "PSS1.PSS0_IMUX_B44_8->PSS1_IMUX_B44_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B44_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B44_8"
        },
        "PSS1.PSS0_IMUX_B44_9->PSS1_IMUX_B44_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B44_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B44_9"
        },
        "PSS1.PSS0_IMUX_B44_10->PSS1_IMUX_B44_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B44_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B44_10"
        },
        "PSS1.PSS0_IMUX_B44_11->PSS1_IMUX_B44_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B44_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B44_11"
        },
        "PSS1.PSS0_IMUX_B44_12->PSS1_IMUX_B44_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B44_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B44_12"
        },
        "PSS1.PSS0_IMUX_B44_13->PSS1_IMUX_B44_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B44_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B44_13"
        },
        "PSS1.PSS0_IMUX_B44_14->PSS1_IMUX_B44_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B44_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B44_14"
        },
        "PSS1.PSS0_IMUX_B44_15->PSS1_IMUX_B44_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B44_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B44_15"
        },
        "PSS1.PSS0_IMUX_B44_16->PSS1_IMUX_B44_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B44_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B44_16"
        },
        "PSS1.PSS0_IMUX_B44_17->PSS1_IMUX_B44_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B44_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B44_17"
        },
        "PSS1.PSS0_IMUX_B44_18->PSS1_IMUX_B44_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B44_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B44_18"
        },
        "PSS1.PSS0_IMUX_B44_19->PSS1_IMUX_B44_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B44_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B44_19"
        },
        "PSS1.PSS0_IMUX_B45_0->PSS1_IMUX_B45_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B45_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B45_0"
        },
        "PSS1.PSS0_IMUX_B45_1->PSS1_IMUX_B45_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B45_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B45_1"
        },
        "PSS1.PSS0_IMUX_B45_2->PSS1_IMUX_B45_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B45_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B45_2"
        },
        "PSS1.PSS0_IMUX_B45_3->PSS1_IMUX_B45_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B45_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B45_3"
        },
        "PSS1.PSS0_IMUX_B45_4->PSS1_IMUX_B45_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B45_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B45_4"
        },
        "PSS1.PSS0_IMUX_B45_5->PSS1_IMUX_B45_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B45_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B45_5"
        },
        "PSS1.PSS0_IMUX_B45_6->PSS1_IMUX_B45_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B45_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B45_6"
        },
        "PSS1.PSS0_IMUX_B45_7->PSS1_IMUX_B45_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B45_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B45_7"
        },
        "PSS1.PSS0_IMUX_B45_8->PSS1_IMUX_B45_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B45_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B45_8"
        },
        "PSS1.PSS0_IMUX_B45_9->PSS1_IMUX_B45_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B45_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B45_9"
        },
        "PSS1.PSS0_IMUX_B45_10->PSS1_IMUX_B45_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B45_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B45_10"
        },
        "PSS1.PSS0_IMUX_B45_11->PSS1_IMUX_B45_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B45_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B45_11"
        },
        "PSS1.PSS0_IMUX_B45_12->PSS1_IMUX_B45_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B45_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B45_12"
        },
        "PSS1.PSS0_IMUX_B45_13->PSS1_IMUX_B45_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B45_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B45_13"
        },
        "PSS1.PSS0_IMUX_B45_14->PSS1_IMUX_B45_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B45_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B45_14"
        },
        "PSS1.PSS0_IMUX_B45_15->PSS1_IMUX_B45_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B45_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B45_15"
        },
        "PSS1.PSS0_IMUX_B45_16->PSS1_IMUX_B45_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B45_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B45_16"
        },
        "PSS1.PSS0_IMUX_B45_17->PSS1_IMUX_B45_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B45_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B45_17"
        },
        "PSS1.PSS0_IMUX_B45_18->PSS1_IMUX_B45_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B45_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B45_18"
        },
        "PSS1.PSS0_IMUX_B45_19->PSS1_IMUX_B45_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B45_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B45_19"
        },
        "PSS1.PSS0_IMUX_B46_0->PSS1_IMUX_B46_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B46_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B46_0"
        },
        "PSS1.PSS0_IMUX_B46_1->PSS1_IMUX_B46_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B46_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B46_1"
        },
        "PSS1.PSS0_IMUX_B46_2->PSS1_IMUX_B46_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B46_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B46_2"
        },
        "PSS1.PSS0_IMUX_B46_3->PSS1_IMUX_B46_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B46_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B46_3"
        },
        "PSS1.PSS0_IMUX_B46_4->PSS1_IMUX_B46_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B46_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B46_4"
        },
        "PSS1.PSS0_IMUX_B46_5->PSS1_IMUX_B46_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B46_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B46_5"
        },
        "PSS1.PSS0_IMUX_B46_6->PSS1_IMUX_B46_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B46_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B46_6"
        },
        "PSS1.PSS0_IMUX_B46_7->PSS1_IMUX_B46_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B46_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B46_7"
        },
        "PSS1.PSS0_IMUX_B46_8->PSS1_IMUX_B46_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B46_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B46_8"
        },
        "PSS1.PSS0_IMUX_B46_9->PSS1_IMUX_B46_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B46_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B46_9"
        },
        "PSS1.PSS0_IMUX_B46_10->PSS1_IMUX_B46_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B46_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B46_10"
        },
        "PSS1.PSS0_IMUX_B46_11->PSS1_IMUX_B46_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B46_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B46_11"
        },
        "PSS1.PSS0_IMUX_B46_12->PSS1_IMUX_B46_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B46_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B46_12"
        },
        "PSS1.PSS0_IMUX_B46_13->PSS1_IMUX_B46_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B46_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B46_13"
        },
        "PSS1.PSS0_IMUX_B46_14->PSS1_IMUX_B46_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B46_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B46_14"
        },
        "PSS1.PSS0_IMUX_B46_15->PSS1_IMUX_B46_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B46_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B46_15"
        },
        "PSS1.PSS0_IMUX_B46_16->PSS1_IMUX_B46_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B46_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B46_16"
        },
        "PSS1.PSS0_IMUX_B46_17->PSS1_IMUX_B46_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B46_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B46_17"
        },
        "PSS1.PSS0_IMUX_B46_18->PSS1_IMUX_B46_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B46_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B46_18"
        },
        "PSS1.PSS0_IMUX_B46_19->PSS1_IMUX_B46_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B46_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B46_19"
        },
        "PSS1.PSS0_IMUX_B47_0->PSS1_IMUX_B47_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B47_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B47_0"
        },
        "PSS1.PSS0_IMUX_B47_1->PSS1_IMUX_B47_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B47_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B47_1"
        },
        "PSS1.PSS0_IMUX_B47_2->PSS1_IMUX_B47_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B47_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B47_2"
        },
        "PSS1.PSS0_IMUX_B47_3->PSS1_IMUX_B47_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B47_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B47_3"
        },
        "PSS1.PSS0_IMUX_B47_4->PSS1_IMUX_B47_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B47_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B47_4"
        },
        "PSS1.PSS0_IMUX_B47_5->PSS1_IMUX_B47_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B47_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B47_5"
        },
        "PSS1.PSS0_IMUX_B47_6->PSS1_IMUX_B47_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B47_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B47_6"
        },
        "PSS1.PSS0_IMUX_B47_7->PSS1_IMUX_B47_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B47_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B47_7"
        },
        "PSS1.PSS0_IMUX_B47_8->PSS1_IMUX_B47_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B47_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B47_8"
        },
        "PSS1.PSS0_IMUX_B47_9->PSS1_IMUX_B47_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B47_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B47_9"
        },
        "PSS1.PSS0_IMUX_B47_10->PSS1_IMUX_B47_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B47_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B47_10"
        },
        "PSS1.PSS0_IMUX_B47_11->PSS1_IMUX_B47_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B47_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B47_11"
        },
        "PSS1.PSS0_IMUX_B47_12->PSS1_IMUX_B47_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B47_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B47_12"
        },
        "PSS1.PSS0_IMUX_B47_13->PSS1_IMUX_B47_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B47_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B47_13"
        },
        "PSS1.PSS0_IMUX_B47_14->PSS1_IMUX_B47_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B47_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B47_14"
        },
        "PSS1.PSS0_IMUX_B47_15->PSS1_IMUX_B47_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B47_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B47_15"
        },
        "PSS1.PSS0_IMUX_B47_16->PSS1_IMUX_B47_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B47_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B47_16"
        },
        "PSS1.PSS0_IMUX_B47_17->PSS1_IMUX_B47_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B47_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B47_17"
        },
        "PSS1.PSS0_IMUX_B47_18->PSS1_IMUX_B47_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B47_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B47_18"
        },
        "PSS1.PSS0_IMUX_B47_19->PSS1_IMUX_B47_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B47_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS0_IMUX_B47_19"
        },
        "PSS1.PSS1_LOGIC_OUTS0_0->PSS0_LOGIC_OUTS0_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS0_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS0_0"
        },
        "PSS1.PSS1_LOGIC_OUTS0_1->PSS0_LOGIC_OUTS0_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS0_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS0_1"
        },
        "PSS1.PSS1_LOGIC_OUTS0_2->PSS0_LOGIC_OUTS0_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS0_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS0_2"
        },
        "PSS1.PSS1_LOGIC_OUTS0_3->PSS0_LOGIC_OUTS0_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS0_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS0_3"
        },
        "PSS1.PSS1_LOGIC_OUTS0_4->PSS0_LOGIC_OUTS0_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS0_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS0_4"
        },
        "PSS1.PSS1_LOGIC_OUTS0_5->PSS0_LOGIC_OUTS0_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS0_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS0_5"
        },
        "PSS1.PSS1_LOGIC_OUTS0_6->PSS0_LOGIC_OUTS0_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS0_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS0_6"
        },
        "PSS1.PSS1_LOGIC_OUTS0_7->PSS0_LOGIC_OUTS0_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS0_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS0_7"
        },
        "PSS1.PSS1_LOGIC_OUTS0_8->PSS0_LOGIC_OUTS0_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS0_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS0_8"
        },
        "PSS1.PSS1_LOGIC_OUTS0_9->PSS0_LOGIC_OUTS0_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS0_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS0_9"
        },
        "PSS1.PSS1_LOGIC_OUTS0_10->PSS0_LOGIC_OUTS0_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS0_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS0_10"
        },
        "PSS1.PSS1_LOGIC_OUTS0_11->PSS0_LOGIC_OUTS0_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS0_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS0_11"
        },
        "PSS1.PSS1_LOGIC_OUTS0_12->PSS0_LOGIC_OUTS0_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS0_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS0_12"
        },
        "PSS1.PSS1_LOGIC_OUTS0_13->PSS0_LOGIC_OUTS0_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS0_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS0_13"
        },
        "PSS1.PSS1_LOGIC_OUTS0_14->PSS0_LOGIC_OUTS0_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS0_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS0_14"
        },
        "PSS1.PSS1_LOGIC_OUTS0_15->PSS0_LOGIC_OUTS0_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS0_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS0_15"
        },
        "PSS1.PSS1_LOGIC_OUTS0_16->PSS0_LOGIC_OUTS0_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS0_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS0_16"
        },
        "PSS1.PSS1_LOGIC_OUTS0_17->PSS0_LOGIC_OUTS0_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS0_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS0_17"
        },
        "PSS1.PSS1_LOGIC_OUTS0_18->PSS0_LOGIC_OUTS0_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS0_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS0_18"
        },
        "PSS1.PSS1_LOGIC_OUTS0_19->PSS0_LOGIC_OUTS0_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS0_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS0_19"
        },
        "PSS1.PSS1_LOGIC_OUTS0_20->PSS_LOGIC_OUTS0_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS0_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS0_20"
        },
        "PSS1.PSS1_LOGIC_OUTS0_21->PSS_LOGIC_OUTS0_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS0_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS0_21"
        },
        "PSS1.PSS1_LOGIC_OUTS0_22->PSS_LOGIC_OUTS0_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS0_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS0_22"
        },
        "PSS1.PSS1_LOGIC_OUTS0_23->PSS_LOGIC_OUTS0_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS0_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS0_23"
        },
        "PSS1.PSS1_LOGIC_OUTS0_24->PSS_LOGIC_OUTS0_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS0_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS0_24"
        },
        "PSS1.PSS1_LOGIC_OUTS0_25->PSS_LOGIC_OUTS0_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS0_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS0_25"
        },
        "PSS1.PSS1_LOGIC_OUTS0_26->PSS_LOGIC_OUTS0_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS0_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS0_26"
        },
        "PSS1.PSS1_LOGIC_OUTS0_27->PSS_LOGIC_OUTS0_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS0_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS0_27"
        },
        "PSS1.PSS1_LOGIC_OUTS0_28->PSS_LOGIC_OUTS0_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS0_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS0_28"
        },
        "PSS1.PSS1_LOGIC_OUTS0_29->PSS_LOGIC_OUTS0_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS0_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS0_29"
        },
        "PSS1.PSS1_LOGIC_OUTS0_30->PSS_LOGIC_OUTS0_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS0_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS0_30"
        },
        "PSS1.PSS1_LOGIC_OUTS0_31->PSS_LOGIC_OUTS0_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS0_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS0_31"
        },
        "PSS1.PSS1_LOGIC_OUTS0_32->PSS_LOGIC_OUTS0_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS0_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS0_32"
        },
        "PSS1.PSS1_LOGIC_OUTS0_33->PSS_LOGIC_OUTS0_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS0_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS0_33"
        },
        "PSS1.PSS1_LOGIC_OUTS0_34->PSS_LOGIC_OUTS0_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS0_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS0_34"
        },
        "PSS1.PSS1_LOGIC_OUTS0_35->PSS_LOGIC_OUTS0_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS0_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS0_35"
        },
        "PSS1.PSS1_LOGIC_OUTS0_36->PSS_LOGIC_OUTS0_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS0_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS0_36"
        },
        "PSS1.PSS1_LOGIC_OUTS0_37->PSS_LOGIC_OUTS0_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS0_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS0_37"
        },
        "PSS1.PSS1_LOGIC_OUTS0_38->PSS_LOGIC_OUTS0_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS0_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS0_38"
        },
        "PSS1.PSS1_LOGIC_OUTS0_39->PSS_LOGIC_OUTS0_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS0_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS0_39"
        },
        "PSS1.PSS1_LOGIC_OUTS1_0->PSS0_LOGIC_OUTS1_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS1_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS1_0"
        },
        "PSS1.PSS1_LOGIC_OUTS1_1->PSS0_LOGIC_OUTS1_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS1_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS1_1"
        },
        "PSS1.PSS1_LOGIC_OUTS1_2->PSS0_LOGIC_OUTS1_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS1_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS1_2"
        },
        "PSS1.PSS1_LOGIC_OUTS1_3->PSS0_LOGIC_OUTS1_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS1_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS1_3"
        },
        "PSS1.PSS1_LOGIC_OUTS1_4->PSS0_LOGIC_OUTS1_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS1_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS1_4"
        },
        "PSS1.PSS1_LOGIC_OUTS1_5->PSS0_LOGIC_OUTS1_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS1_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS1_5"
        },
        "PSS1.PSS1_LOGIC_OUTS1_6->PSS0_LOGIC_OUTS1_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS1_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS1_6"
        },
        "PSS1.PSS1_LOGIC_OUTS1_7->PSS0_LOGIC_OUTS1_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS1_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS1_7"
        },
        "PSS1.PSS1_LOGIC_OUTS1_8->PSS0_LOGIC_OUTS1_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS1_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS1_8"
        },
        "PSS1.PSS1_LOGIC_OUTS1_9->PSS0_LOGIC_OUTS1_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS1_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS1_9"
        },
        "PSS1.PSS1_LOGIC_OUTS1_10->PSS0_LOGIC_OUTS1_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS1_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS1_10"
        },
        "PSS1.PSS1_LOGIC_OUTS1_11->PSS0_LOGIC_OUTS1_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS1_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS1_11"
        },
        "PSS1.PSS1_LOGIC_OUTS1_12->PSS0_LOGIC_OUTS1_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS1_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS1_12"
        },
        "PSS1.PSS1_LOGIC_OUTS1_13->PSS0_LOGIC_OUTS1_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS1_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS1_13"
        },
        "PSS1.PSS1_LOGIC_OUTS1_14->PSS0_LOGIC_OUTS1_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS1_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS1_14"
        },
        "PSS1.PSS1_LOGIC_OUTS1_15->PSS0_LOGIC_OUTS1_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS1_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS1_15"
        },
        "PSS1.PSS1_LOGIC_OUTS1_16->PSS0_LOGIC_OUTS1_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS1_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS1_16"
        },
        "PSS1.PSS1_LOGIC_OUTS1_17->PSS0_LOGIC_OUTS1_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS1_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS1_17"
        },
        "PSS1.PSS1_LOGIC_OUTS1_18->PSS0_LOGIC_OUTS1_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS1_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS1_18"
        },
        "PSS1.PSS1_LOGIC_OUTS1_19->PSS0_LOGIC_OUTS1_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS1_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS1_19"
        },
        "PSS1.PSS1_LOGIC_OUTS1_20->PSS_LOGIC_OUTS1_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS1_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS1_20"
        },
        "PSS1.PSS1_LOGIC_OUTS1_21->PSS_LOGIC_OUTS1_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS1_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS1_21"
        },
        "PSS1.PSS1_LOGIC_OUTS1_22->PSS_LOGIC_OUTS1_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS1_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS1_22"
        },
        "PSS1.PSS1_LOGIC_OUTS1_23->PSS_LOGIC_OUTS1_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS1_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS1_23"
        },
        "PSS1.PSS1_LOGIC_OUTS1_24->PSS_LOGIC_OUTS1_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS1_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS1_24"
        },
        "PSS1.PSS1_LOGIC_OUTS1_25->PSS_LOGIC_OUTS1_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS1_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS1_25"
        },
        "PSS1.PSS1_LOGIC_OUTS1_26->PSS_LOGIC_OUTS1_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS1_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS1_26"
        },
        "PSS1.PSS1_LOGIC_OUTS1_27->PSS_LOGIC_OUTS1_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS1_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS1_27"
        },
        "PSS1.PSS1_LOGIC_OUTS1_28->PSS_LOGIC_OUTS1_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS1_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS1_28"
        },
        "PSS1.PSS1_LOGIC_OUTS1_29->PSS_LOGIC_OUTS1_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS1_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS1_29"
        },
        "PSS1.PSS1_LOGIC_OUTS1_30->PSS_LOGIC_OUTS1_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS1_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS1_30"
        },
        "PSS1.PSS1_LOGIC_OUTS1_31->PSS_LOGIC_OUTS1_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS1_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS1_31"
        },
        "PSS1.PSS1_LOGIC_OUTS1_32->PSS_LOGIC_OUTS1_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS1_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS1_32"
        },
        "PSS1.PSS1_LOGIC_OUTS1_33->PSS_LOGIC_OUTS1_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS1_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS1_33"
        },
        "PSS1.PSS1_LOGIC_OUTS1_34->PSS_LOGIC_OUTS1_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS1_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS1_34"
        },
        "PSS1.PSS1_LOGIC_OUTS1_35->PSS_LOGIC_OUTS1_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS1_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS1_35"
        },
        "PSS1.PSS1_LOGIC_OUTS1_36->PSS_LOGIC_OUTS1_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS1_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS1_36"
        },
        "PSS1.PSS1_LOGIC_OUTS1_37->PSS_LOGIC_OUTS1_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS1_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS1_37"
        },
        "PSS1.PSS1_LOGIC_OUTS1_38->PSS_LOGIC_OUTS1_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS1_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS1_38"
        },
        "PSS1.PSS1_LOGIC_OUTS1_39->PSS_LOGIC_OUTS1_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS1_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS1_39"
        },
        "PSS1.PSS1_LOGIC_OUTS2_0->PSS0_LOGIC_OUTS2_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS2_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS2_0"
        },
        "PSS1.PSS1_LOGIC_OUTS2_1->PSS0_LOGIC_OUTS2_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS2_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS2_1"
        },
        "PSS1.PSS1_LOGIC_OUTS2_2->PSS0_LOGIC_OUTS2_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS2_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS2_2"
        },
        "PSS1.PSS1_LOGIC_OUTS2_3->PSS0_LOGIC_OUTS2_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS2_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS2_3"
        },
        "PSS1.PSS1_LOGIC_OUTS2_4->PSS0_LOGIC_OUTS2_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS2_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS2_4"
        },
        "PSS1.PSS1_LOGIC_OUTS2_5->PSS0_LOGIC_OUTS2_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS2_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS2_5"
        },
        "PSS1.PSS1_LOGIC_OUTS2_6->PSS0_LOGIC_OUTS2_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS2_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS2_6"
        },
        "PSS1.PSS1_LOGIC_OUTS2_7->PSS0_LOGIC_OUTS2_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS2_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS2_7"
        },
        "PSS1.PSS1_LOGIC_OUTS2_8->PSS0_LOGIC_OUTS2_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS2_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS2_8"
        },
        "PSS1.PSS1_LOGIC_OUTS2_9->PSS0_LOGIC_OUTS2_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS2_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS2_9"
        },
        "PSS1.PSS1_LOGIC_OUTS2_10->PSS0_LOGIC_OUTS2_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS2_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS2_10"
        },
        "PSS1.PSS1_LOGIC_OUTS2_11->PSS0_LOGIC_OUTS2_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS2_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS2_11"
        },
        "PSS1.PSS1_LOGIC_OUTS2_12->PSS0_LOGIC_OUTS2_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS2_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS2_12"
        },
        "PSS1.PSS1_LOGIC_OUTS2_13->PSS0_LOGIC_OUTS2_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS2_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS2_13"
        },
        "PSS1.PSS1_LOGIC_OUTS2_14->PSS0_LOGIC_OUTS2_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS2_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS2_14"
        },
        "PSS1.PSS1_LOGIC_OUTS2_15->PSS0_LOGIC_OUTS2_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS2_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS2_15"
        },
        "PSS1.PSS1_LOGIC_OUTS2_16->PSS0_LOGIC_OUTS2_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS2_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS2_16"
        },
        "PSS1.PSS1_LOGIC_OUTS2_17->PSS0_LOGIC_OUTS2_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS2_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS2_17"
        },
        "PSS1.PSS1_LOGIC_OUTS2_18->PSS0_LOGIC_OUTS2_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS2_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS2_18"
        },
        "PSS1.PSS1_LOGIC_OUTS2_19->PSS0_LOGIC_OUTS2_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS2_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS2_19"
        },
        "PSS1.PSS1_LOGIC_OUTS2_20->PSS_LOGIC_OUTS2_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS2_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS2_20"
        },
        "PSS1.PSS1_LOGIC_OUTS2_21->PSS_LOGIC_OUTS2_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS2_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS2_21"
        },
        "PSS1.PSS1_LOGIC_OUTS2_22->PSS_LOGIC_OUTS2_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS2_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS2_22"
        },
        "PSS1.PSS1_LOGIC_OUTS2_23->PSS_LOGIC_OUTS2_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS2_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS2_23"
        },
        "PSS1.PSS1_LOGIC_OUTS2_24->PSS_LOGIC_OUTS2_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS2_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS2_24"
        },
        "PSS1.PSS1_LOGIC_OUTS2_25->PSS_LOGIC_OUTS2_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS2_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS2_25"
        },
        "PSS1.PSS1_LOGIC_OUTS2_26->PSS_LOGIC_OUTS2_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS2_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS2_26"
        },
        "PSS1.PSS1_LOGIC_OUTS2_27->PSS_LOGIC_OUTS2_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS2_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS2_27"
        },
        "PSS1.PSS1_LOGIC_OUTS2_28->PSS_LOGIC_OUTS2_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS2_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS2_28"
        },
        "PSS1.PSS1_LOGIC_OUTS2_29->PSS_LOGIC_OUTS2_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS2_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS2_29"
        },
        "PSS1.PSS1_LOGIC_OUTS2_30->PSS_LOGIC_OUTS2_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS2_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS2_30"
        },
        "PSS1.PSS1_LOGIC_OUTS2_31->PSS_LOGIC_OUTS2_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS2_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS2_31"
        },
        "PSS1.PSS1_LOGIC_OUTS2_32->PSS_LOGIC_OUTS2_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS2_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS2_32"
        },
        "PSS1.PSS1_LOGIC_OUTS2_33->PSS_LOGIC_OUTS2_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS2_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS2_33"
        },
        "PSS1.PSS1_LOGIC_OUTS2_34->PSS_LOGIC_OUTS2_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS2_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS2_34"
        },
        "PSS1.PSS1_LOGIC_OUTS2_35->PSS_LOGIC_OUTS2_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS2_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS2_35"
        },
        "PSS1.PSS1_LOGIC_OUTS2_36->PSS_LOGIC_OUTS2_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS2_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS2_36"
        },
        "PSS1.PSS1_LOGIC_OUTS2_37->PSS_LOGIC_OUTS2_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS2_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS2_37"
        },
        "PSS1.PSS1_LOGIC_OUTS2_38->PSS_LOGIC_OUTS2_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS2_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS2_38"
        },
        "PSS1.PSS1_LOGIC_OUTS2_39->PSS_LOGIC_OUTS2_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS2_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS2_39"
        },
        "PSS1.PSS1_LOGIC_OUTS3_0->PSS0_LOGIC_OUTS3_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS3_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS3_0"
        },
        "PSS1.PSS1_LOGIC_OUTS3_1->PSS0_LOGIC_OUTS3_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS3_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS3_1"
        },
        "PSS1.PSS1_LOGIC_OUTS3_2->PSS0_LOGIC_OUTS3_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS3_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS3_2"
        },
        "PSS1.PSS1_LOGIC_OUTS3_3->PSS0_LOGIC_OUTS3_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS3_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS3_3"
        },
        "PSS1.PSS1_LOGIC_OUTS3_4->PSS0_LOGIC_OUTS3_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS3_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS3_4"
        },
        "PSS1.PSS1_LOGIC_OUTS3_5->PSS0_LOGIC_OUTS3_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS3_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS3_5"
        },
        "PSS1.PSS1_LOGIC_OUTS3_6->PSS0_LOGIC_OUTS3_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS3_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS3_6"
        },
        "PSS1.PSS1_LOGIC_OUTS3_7->PSS0_LOGIC_OUTS3_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS3_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS3_7"
        },
        "PSS1.PSS1_LOGIC_OUTS3_8->PSS0_LOGIC_OUTS3_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS3_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS3_8"
        },
        "PSS1.PSS1_LOGIC_OUTS3_9->PSS0_LOGIC_OUTS3_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS3_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS3_9"
        },
        "PSS1.PSS1_LOGIC_OUTS3_10->PSS0_LOGIC_OUTS3_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS3_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS3_10"
        },
        "PSS1.PSS1_LOGIC_OUTS3_11->PSS0_LOGIC_OUTS3_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS3_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS3_11"
        },
        "PSS1.PSS1_LOGIC_OUTS3_12->PSS0_LOGIC_OUTS3_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS3_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS3_12"
        },
        "PSS1.PSS1_LOGIC_OUTS3_13->PSS0_LOGIC_OUTS3_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS3_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS3_13"
        },
        "PSS1.PSS1_LOGIC_OUTS3_14->PSS0_LOGIC_OUTS3_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS3_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS3_14"
        },
        "PSS1.PSS1_LOGIC_OUTS3_15->PSS0_LOGIC_OUTS3_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS3_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS3_15"
        },
        "PSS1.PSS1_LOGIC_OUTS3_16->PSS0_LOGIC_OUTS3_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS3_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS3_16"
        },
        "PSS1.PSS1_LOGIC_OUTS3_17->PSS0_LOGIC_OUTS3_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS3_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS3_17"
        },
        "PSS1.PSS1_LOGIC_OUTS3_18->PSS0_LOGIC_OUTS3_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS3_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS3_18"
        },
        "PSS1.PSS1_LOGIC_OUTS3_19->PSS0_LOGIC_OUTS3_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS3_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS3_19"
        },
        "PSS1.PSS1_LOGIC_OUTS3_20->PSS_LOGIC_OUTS3_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS3_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS3_20"
        },
        "PSS1.PSS1_LOGIC_OUTS3_21->PSS_LOGIC_OUTS3_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS3_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS3_21"
        },
        "PSS1.PSS1_LOGIC_OUTS3_22->PSS_LOGIC_OUTS3_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS3_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS3_22"
        },
        "PSS1.PSS1_LOGIC_OUTS3_23->PSS_LOGIC_OUTS3_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS3_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS3_23"
        },
        "PSS1.PSS1_LOGIC_OUTS3_24->PSS_LOGIC_OUTS3_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS3_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS3_24"
        },
        "PSS1.PSS1_LOGIC_OUTS3_25->PSS_LOGIC_OUTS3_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS3_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS3_25"
        },
        "PSS1.PSS1_LOGIC_OUTS3_26->PSS_LOGIC_OUTS3_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS3_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS3_26"
        },
        "PSS1.PSS1_LOGIC_OUTS3_27->PSS_LOGIC_OUTS3_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS3_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS3_27"
        },
        "PSS1.PSS1_LOGIC_OUTS3_28->PSS_LOGIC_OUTS3_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS3_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS3_28"
        },
        "PSS1.PSS1_LOGIC_OUTS3_29->PSS_LOGIC_OUTS3_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS3_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS3_29"
        },
        "PSS1.PSS1_LOGIC_OUTS3_30->PSS_LOGIC_OUTS3_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS3_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS3_30"
        },
        "PSS1.PSS1_LOGIC_OUTS3_31->PSS_LOGIC_OUTS3_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS3_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS3_31"
        },
        "PSS1.PSS1_LOGIC_OUTS3_32->PSS_LOGIC_OUTS3_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS3_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS3_32"
        },
        "PSS1.PSS1_LOGIC_OUTS3_33->PSS_LOGIC_OUTS3_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS3_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS3_33"
        },
        "PSS1.PSS1_LOGIC_OUTS3_34->PSS_LOGIC_OUTS3_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS3_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS3_34"
        },
        "PSS1.PSS1_LOGIC_OUTS3_35->PSS_LOGIC_OUTS3_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS3_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS3_35"
        },
        "PSS1.PSS1_LOGIC_OUTS3_36->PSS_LOGIC_OUTS3_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS3_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS3_36"
        },
        "PSS1.PSS1_LOGIC_OUTS3_37->PSS_LOGIC_OUTS3_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS3_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS3_37"
        },
        "PSS1.PSS1_LOGIC_OUTS3_38->PSS_LOGIC_OUTS3_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS3_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS3_38"
        },
        "PSS1.PSS1_LOGIC_OUTS3_39->PSS_LOGIC_OUTS3_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS3_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS3_39"
        },
        "PSS1.PSS1_LOGIC_OUTS4_0->PSS0_LOGIC_OUTS4_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS4_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS4_0"
        },
        "PSS1.PSS1_LOGIC_OUTS4_1->PSS0_LOGIC_OUTS4_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS4_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS4_1"
        },
        "PSS1.PSS1_LOGIC_OUTS4_2->PSS0_LOGIC_OUTS4_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS4_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS4_2"
        },
        "PSS1.PSS1_LOGIC_OUTS4_3->PSS0_LOGIC_OUTS4_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS4_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS4_3"
        },
        "PSS1.PSS1_LOGIC_OUTS4_4->PSS0_LOGIC_OUTS4_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS4_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS4_4"
        },
        "PSS1.PSS1_LOGIC_OUTS4_5->PSS0_LOGIC_OUTS4_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS4_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS4_5"
        },
        "PSS1.PSS1_LOGIC_OUTS4_6->PSS0_LOGIC_OUTS4_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS4_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS4_6"
        },
        "PSS1.PSS1_LOGIC_OUTS4_7->PSS0_LOGIC_OUTS4_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS4_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS4_7"
        },
        "PSS1.PSS1_LOGIC_OUTS4_8->PSS0_LOGIC_OUTS4_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS4_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS4_8"
        },
        "PSS1.PSS1_LOGIC_OUTS4_9->PSS0_LOGIC_OUTS4_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS4_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS4_9"
        },
        "PSS1.PSS1_LOGIC_OUTS4_10->PSS0_LOGIC_OUTS4_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS4_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS4_10"
        },
        "PSS1.PSS1_LOGIC_OUTS4_11->PSS0_LOGIC_OUTS4_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS4_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS4_11"
        },
        "PSS1.PSS1_LOGIC_OUTS4_12->PSS0_LOGIC_OUTS4_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS4_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS4_12"
        },
        "PSS1.PSS1_LOGIC_OUTS4_13->PSS0_LOGIC_OUTS4_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS4_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS4_13"
        },
        "PSS1.PSS1_LOGIC_OUTS4_14->PSS0_LOGIC_OUTS4_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS4_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS4_14"
        },
        "PSS1.PSS1_LOGIC_OUTS4_15->PSS0_LOGIC_OUTS4_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS4_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS4_15"
        },
        "PSS1.PSS1_LOGIC_OUTS4_16->PSS0_LOGIC_OUTS4_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS4_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS4_16"
        },
        "PSS1.PSS1_LOGIC_OUTS4_17->PSS0_LOGIC_OUTS4_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS4_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS4_17"
        },
        "PSS1.PSS1_LOGIC_OUTS4_18->PSS0_LOGIC_OUTS4_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS4_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS4_18"
        },
        "PSS1.PSS1_LOGIC_OUTS4_19->PSS0_LOGIC_OUTS4_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS4_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS4_19"
        },
        "PSS1.PSS1_LOGIC_OUTS4_20->PSS_LOGIC_OUTS4_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS4_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS4_20"
        },
        "PSS1.PSS1_LOGIC_OUTS4_21->PSS_LOGIC_OUTS4_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS4_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS4_21"
        },
        "PSS1.PSS1_LOGIC_OUTS4_22->PSS_LOGIC_OUTS4_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS4_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS4_22"
        },
        "PSS1.PSS1_LOGIC_OUTS4_23->PSS_LOGIC_OUTS4_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS4_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS4_23"
        },
        "PSS1.PSS1_LOGIC_OUTS4_24->PSS_LOGIC_OUTS4_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS4_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS4_24"
        },
        "PSS1.PSS1_LOGIC_OUTS4_25->PSS_LOGIC_OUTS4_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS4_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS4_25"
        },
        "PSS1.PSS1_LOGIC_OUTS4_26->PSS_LOGIC_OUTS4_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS4_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS4_26"
        },
        "PSS1.PSS1_LOGIC_OUTS4_27->PSS_LOGIC_OUTS4_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS4_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS4_27"
        },
        "PSS1.PSS1_LOGIC_OUTS4_28->PSS_LOGIC_OUTS4_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS4_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS4_28"
        },
        "PSS1.PSS1_LOGIC_OUTS4_29->PSS_LOGIC_OUTS4_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS4_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS4_29"
        },
        "PSS1.PSS1_LOGIC_OUTS4_30->PSS_LOGIC_OUTS4_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS4_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS4_30"
        },
        "PSS1.PSS1_LOGIC_OUTS4_31->PSS_LOGIC_OUTS4_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS4_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS4_31"
        },
        "PSS1.PSS1_LOGIC_OUTS4_32->PSS_LOGIC_OUTS4_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS4_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS4_32"
        },
        "PSS1.PSS1_LOGIC_OUTS4_33->PSS_LOGIC_OUTS4_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS4_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS4_33"
        },
        "PSS1.PSS1_LOGIC_OUTS4_34->PSS_LOGIC_OUTS4_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS4_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS4_34"
        },
        "PSS1.PSS1_LOGIC_OUTS4_35->PSS_LOGIC_OUTS4_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS4_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS4_35"
        },
        "PSS1.PSS1_LOGIC_OUTS4_36->PSS_LOGIC_OUTS4_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS4_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS4_36"
        },
        "PSS1.PSS1_LOGIC_OUTS4_37->PSS_LOGIC_OUTS4_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS4_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS4_37"
        },
        "PSS1.PSS1_LOGIC_OUTS4_38->PSS_LOGIC_OUTS4_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS4_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS4_38"
        },
        "PSS1.PSS1_LOGIC_OUTS4_39->PSS_LOGIC_OUTS4_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS4_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS4_39"
        },
        "PSS1.PSS1_LOGIC_OUTS5_0->PSS0_LOGIC_OUTS5_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS5_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS5_0"
        },
        "PSS1.PSS1_LOGIC_OUTS5_1->PSS0_LOGIC_OUTS5_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS5_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS5_1"
        },
        "PSS1.PSS1_LOGIC_OUTS5_2->PSS0_LOGIC_OUTS5_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS5_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS5_2"
        },
        "PSS1.PSS1_LOGIC_OUTS5_3->PSS0_LOGIC_OUTS5_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS5_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS5_3"
        },
        "PSS1.PSS1_LOGIC_OUTS5_4->PSS0_LOGIC_OUTS5_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS5_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS5_4"
        },
        "PSS1.PSS1_LOGIC_OUTS5_5->PSS0_LOGIC_OUTS5_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS5_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS5_5"
        },
        "PSS1.PSS1_LOGIC_OUTS5_6->PSS0_LOGIC_OUTS5_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS5_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS5_6"
        },
        "PSS1.PSS1_LOGIC_OUTS5_7->PSS0_LOGIC_OUTS5_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS5_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS5_7"
        },
        "PSS1.PSS1_LOGIC_OUTS5_8->PSS0_LOGIC_OUTS5_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS5_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS5_8"
        },
        "PSS1.PSS1_LOGIC_OUTS5_9->PSS0_LOGIC_OUTS5_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS5_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS5_9"
        },
        "PSS1.PSS1_LOGIC_OUTS5_10->PSS0_LOGIC_OUTS5_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS5_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS5_10"
        },
        "PSS1.PSS1_LOGIC_OUTS5_11->PSS0_LOGIC_OUTS5_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS5_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS5_11"
        },
        "PSS1.PSS1_LOGIC_OUTS5_12->PSS0_LOGIC_OUTS5_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS5_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS5_12"
        },
        "PSS1.PSS1_LOGIC_OUTS5_13->PSS0_LOGIC_OUTS5_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS5_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS5_13"
        },
        "PSS1.PSS1_LOGIC_OUTS5_14->PSS0_LOGIC_OUTS5_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS5_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS5_14"
        },
        "PSS1.PSS1_LOGIC_OUTS5_15->PSS0_LOGIC_OUTS5_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS5_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS5_15"
        },
        "PSS1.PSS1_LOGIC_OUTS5_16->PSS0_LOGIC_OUTS5_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS5_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS5_16"
        },
        "PSS1.PSS1_LOGIC_OUTS5_17->PSS0_LOGIC_OUTS5_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS5_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS5_17"
        },
        "PSS1.PSS1_LOGIC_OUTS5_18->PSS0_LOGIC_OUTS5_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS5_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS5_18"
        },
        "PSS1.PSS1_LOGIC_OUTS5_19->PSS0_LOGIC_OUTS5_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS5_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS5_19"
        },
        "PSS1.PSS1_LOGIC_OUTS5_20->PSS_LOGIC_OUTS5_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS5_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS5_20"
        },
        "PSS1.PSS1_LOGIC_OUTS5_21->PSS_LOGIC_OUTS5_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS5_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS5_21"
        },
        "PSS1.PSS1_LOGIC_OUTS5_22->PSS_LOGIC_OUTS5_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS5_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS5_22"
        },
        "PSS1.PSS1_LOGIC_OUTS5_23->PSS_LOGIC_OUTS5_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS5_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS5_23"
        },
        "PSS1.PSS1_LOGIC_OUTS5_24->PSS_LOGIC_OUTS5_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS5_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS5_24"
        },
        "PSS1.PSS1_LOGIC_OUTS5_25->PSS_LOGIC_OUTS5_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS5_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS5_25"
        },
        "PSS1.PSS1_LOGIC_OUTS5_26->PSS_LOGIC_OUTS5_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS5_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS5_26"
        },
        "PSS1.PSS1_LOGIC_OUTS5_27->PSS_LOGIC_OUTS5_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS5_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS5_27"
        },
        "PSS1.PSS1_LOGIC_OUTS5_28->PSS_LOGIC_OUTS5_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS5_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS5_28"
        },
        "PSS1.PSS1_LOGIC_OUTS5_29->PSS_LOGIC_OUTS5_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS5_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS5_29"
        },
        "PSS1.PSS1_LOGIC_OUTS5_30->PSS_LOGIC_OUTS5_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS5_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS5_30"
        },
        "PSS1.PSS1_LOGIC_OUTS5_31->PSS_LOGIC_OUTS5_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS5_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS5_31"
        },
        "PSS1.PSS1_LOGIC_OUTS5_32->PSS_LOGIC_OUTS5_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS5_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS5_32"
        },
        "PSS1.PSS1_LOGIC_OUTS5_33->PSS_LOGIC_OUTS5_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS5_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS5_33"
        },
        "PSS1.PSS1_LOGIC_OUTS5_34->PSS_LOGIC_OUTS5_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS5_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS5_34"
        },
        "PSS1.PSS1_LOGIC_OUTS5_35->PSS_LOGIC_OUTS5_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS5_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS5_35"
        },
        "PSS1.PSS1_LOGIC_OUTS5_36->PSS_LOGIC_OUTS5_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS5_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS5_36"
        },
        "PSS1.PSS1_LOGIC_OUTS5_37->PSS_LOGIC_OUTS5_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS5_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS5_37"
        },
        "PSS1.PSS1_LOGIC_OUTS5_38->PSS_LOGIC_OUTS5_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS5_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS5_38"
        },
        "PSS1.PSS1_LOGIC_OUTS5_39->PSS_LOGIC_OUTS5_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS5_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS5_39"
        },
        "PSS1.PSS1_LOGIC_OUTS6_0->PSS0_LOGIC_OUTS6_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS6_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS6_0"
        },
        "PSS1.PSS1_LOGIC_OUTS6_1->PSS0_LOGIC_OUTS6_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS6_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS6_1"
        },
        "PSS1.PSS1_LOGIC_OUTS6_2->PSS0_LOGIC_OUTS6_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS6_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS6_2"
        },
        "PSS1.PSS1_LOGIC_OUTS6_3->PSS0_LOGIC_OUTS6_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS6_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS6_3"
        },
        "PSS1.PSS1_LOGIC_OUTS6_4->PSS0_LOGIC_OUTS6_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS6_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS6_4"
        },
        "PSS1.PSS1_LOGIC_OUTS6_5->PSS0_LOGIC_OUTS6_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS6_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS6_5"
        },
        "PSS1.PSS1_LOGIC_OUTS6_6->PSS0_LOGIC_OUTS6_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS6_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS6_6"
        },
        "PSS1.PSS1_LOGIC_OUTS6_7->PSS0_LOGIC_OUTS6_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS6_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS6_7"
        },
        "PSS1.PSS1_LOGIC_OUTS6_8->PSS0_LOGIC_OUTS6_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS6_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS6_8"
        },
        "PSS1.PSS1_LOGIC_OUTS6_9->PSS0_LOGIC_OUTS6_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS6_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS6_9"
        },
        "PSS1.PSS1_LOGIC_OUTS6_10->PSS0_LOGIC_OUTS6_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS6_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS6_10"
        },
        "PSS1.PSS1_LOGIC_OUTS6_11->PSS0_LOGIC_OUTS6_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS6_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS6_11"
        },
        "PSS1.PSS1_LOGIC_OUTS6_12->PSS0_LOGIC_OUTS6_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS6_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS6_12"
        },
        "PSS1.PSS1_LOGIC_OUTS6_13->PSS0_LOGIC_OUTS6_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS6_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS6_13"
        },
        "PSS1.PSS1_LOGIC_OUTS6_14->PSS0_LOGIC_OUTS6_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS6_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS6_14"
        },
        "PSS1.PSS1_LOGIC_OUTS6_15->PSS0_LOGIC_OUTS6_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS6_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS6_15"
        },
        "PSS1.PSS1_LOGIC_OUTS6_16->PSS0_LOGIC_OUTS6_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS6_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS6_16"
        },
        "PSS1.PSS1_LOGIC_OUTS6_17->PSS0_LOGIC_OUTS6_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS6_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS6_17"
        },
        "PSS1.PSS1_LOGIC_OUTS6_18->PSS0_LOGIC_OUTS6_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS6_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS6_18"
        },
        "PSS1.PSS1_LOGIC_OUTS6_19->PSS0_LOGIC_OUTS6_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS6_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS6_19"
        },
        "PSS1.PSS1_LOGIC_OUTS6_20->PSS_LOGIC_OUTS6_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS6_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS6_20"
        },
        "PSS1.PSS1_LOGIC_OUTS6_21->PSS_LOGIC_OUTS6_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS6_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS6_21"
        },
        "PSS1.PSS1_LOGIC_OUTS6_22->PSS_LOGIC_OUTS6_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS6_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS6_22"
        },
        "PSS1.PSS1_LOGIC_OUTS6_23->PSS_LOGIC_OUTS6_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS6_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS6_23"
        },
        "PSS1.PSS1_LOGIC_OUTS6_24->PSS_LOGIC_OUTS6_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS6_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS6_24"
        },
        "PSS1.PSS1_LOGIC_OUTS6_25->PSS_LOGIC_OUTS6_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS6_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS6_25"
        },
        "PSS1.PSS1_LOGIC_OUTS6_26->PSS_LOGIC_OUTS6_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS6_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS6_26"
        },
        "PSS1.PSS1_LOGIC_OUTS6_27->PSS_LOGIC_OUTS6_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS6_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS6_27"
        },
        "PSS1.PSS1_LOGIC_OUTS6_28->PSS_LOGIC_OUTS6_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS6_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS6_28"
        },
        "PSS1.PSS1_LOGIC_OUTS6_29->PSS_LOGIC_OUTS6_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS6_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS6_29"
        },
        "PSS1.PSS1_LOGIC_OUTS6_30->PSS_LOGIC_OUTS6_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS6_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS6_30"
        },
        "PSS1.PSS1_LOGIC_OUTS6_31->PSS_LOGIC_OUTS6_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS6_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS6_31"
        },
        "PSS1.PSS1_LOGIC_OUTS6_32->PSS_LOGIC_OUTS6_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS6_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS6_32"
        },
        "PSS1.PSS1_LOGIC_OUTS6_33->PSS_LOGIC_OUTS6_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS6_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS6_33"
        },
        "PSS1.PSS1_LOGIC_OUTS6_34->PSS_LOGIC_OUTS6_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS6_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS6_34"
        },
        "PSS1.PSS1_LOGIC_OUTS6_35->PSS_LOGIC_OUTS6_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS6_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS6_35"
        },
        "PSS1.PSS1_LOGIC_OUTS6_36->PSS_LOGIC_OUTS6_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS6_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS6_36"
        },
        "PSS1.PSS1_LOGIC_OUTS6_37->PSS_LOGIC_OUTS6_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS6_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS6_37"
        },
        "PSS1.PSS1_LOGIC_OUTS6_38->PSS_LOGIC_OUTS6_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS6_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS6_38"
        },
        "PSS1.PSS1_LOGIC_OUTS6_39->PSS_LOGIC_OUTS6_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS6_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS6_39"
        },
        "PSS1.PSS1_LOGIC_OUTS7_0->PSS0_LOGIC_OUTS7_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS7_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS7_0"
        },
        "PSS1.PSS1_LOGIC_OUTS7_1->PSS0_LOGIC_OUTS7_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS7_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS7_1"
        },
        "PSS1.PSS1_LOGIC_OUTS7_2->PSS0_LOGIC_OUTS7_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS7_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS7_2"
        },
        "PSS1.PSS1_LOGIC_OUTS7_3->PSS0_LOGIC_OUTS7_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS7_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS7_3"
        },
        "PSS1.PSS1_LOGIC_OUTS7_4->PSS0_LOGIC_OUTS7_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS7_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS7_4"
        },
        "PSS1.PSS1_LOGIC_OUTS7_5->PSS0_LOGIC_OUTS7_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS7_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS7_5"
        },
        "PSS1.PSS1_LOGIC_OUTS7_6->PSS0_LOGIC_OUTS7_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS7_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS7_6"
        },
        "PSS1.PSS1_LOGIC_OUTS7_7->PSS0_LOGIC_OUTS7_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS7_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS7_7"
        },
        "PSS1.PSS1_LOGIC_OUTS7_8->PSS0_LOGIC_OUTS7_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS7_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS7_8"
        },
        "PSS1.PSS1_LOGIC_OUTS7_9->PSS0_LOGIC_OUTS7_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS7_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS7_9"
        },
        "PSS1.PSS1_LOGIC_OUTS7_10->PSS0_LOGIC_OUTS7_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS7_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS7_10"
        },
        "PSS1.PSS1_LOGIC_OUTS7_11->PSS0_LOGIC_OUTS7_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS7_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS7_11"
        },
        "PSS1.PSS1_LOGIC_OUTS7_12->PSS0_LOGIC_OUTS7_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS7_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS7_12"
        },
        "PSS1.PSS1_LOGIC_OUTS7_13->PSS0_LOGIC_OUTS7_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS7_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS7_13"
        },
        "PSS1.PSS1_LOGIC_OUTS7_14->PSS0_LOGIC_OUTS7_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS7_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS7_14"
        },
        "PSS1.PSS1_LOGIC_OUTS7_15->PSS0_LOGIC_OUTS7_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS7_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS7_15"
        },
        "PSS1.PSS1_LOGIC_OUTS7_16->PSS0_LOGIC_OUTS7_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS7_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS7_16"
        },
        "PSS1.PSS1_LOGIC_OUTS7_17->PSS0_LOGIC_OUTS7_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS7_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS7_17"
        },
        "PSS1.PSS1_LOGIC_OUTS7_18->PSS0_LOGIC_OUTS7_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS7_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS7_18"
        },
        "PSS1.PSS1_LOGIC_OUTS7_19->PSS0_LOGIC_OUTS7_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS7_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS7_19"
        },
        "PSS1.PSS1_LOGIC_OUTS7_20->PSS_LOGIC_OUTS7_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS7_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS7_20"
        },
        "PSS1.PSS1_LOGIC_OUTS7_21->PSS_LOGIC_OUTS7_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS7_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS7_21"
        },
        "PSS1.PSS1_LOGIC_OUTS7_22->PSS_LOGIC_OUTS7_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS7_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS7_22"
        },
        "PSS1.PSS1_LOGIC_OUTS7_23->PSS_LOGIC_OUTS7_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS7_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS7_23"
        },
        "PSS1.PSS1_LOGIC_OUTS7_24->PSS_LOGIC_OUTS7_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS7_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS7_24"
        },
        "PSS1.PSS1_LOGIC_OUTS7_25->PSS_LOGIC_OUTS7_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS7_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS7_25"
        },
        "PSS1.PSS1_LOGIC_OUTS7_26->PSS_LOGIC_OUTS7_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS7_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS7_26"
        },
        "PSS1.PSS1_LOGIC_OUTS7_27->PSS_LOGIC_OUTS7_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS7_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS7_27"
        },
        "PSS1.PSS1_LOGIC_OUTS7_28->PSS_LOGIC_OUTS7_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS7_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS7_28"
        },
        "PSS1.PSS1_LOGIC_OUTS7_29->PSS_LOGIC_OUTS7_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS7_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS7_29"
        },
        "PSS1.PSS1_LOGIC_OUTS7_30->PSS_LOGIC_OUTS7_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS7_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS7_30"
        },
        "PSS1.PSS1_LOGIC_OUTS7_31->PSS_LOGIC_OUTS7_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS7_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS7_31"
        },
        "PSS1.PSS1_LOGIC_OUTS7_32->PSS_LOGIC_OUTS7_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS7_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS7_32"
        },
        "PSS1.PSS1_LOGIC_OUTS7_33->PSS_LOGIC_OUTS7_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS7_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS7_33"
        },
        "PSS1.PSS1_LOGIC_OUTS7_34->PSS_LOGIC_OUTS7_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS7_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS7_34"
        },
        "PSS1.PSS1_LOGIC_OUTS7_35->PSS_LOGIC_OUTS7_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS7_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS7_35"
        },
        "PSS1.PSS1_LOGIC_OUTS7_36->PSS_LOGIC_OUTS7_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS7_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS7_36"
        },
        "PSS1.PSS1_LOGIC_OUTS7_37->PSS_LOGIC_OUTS7_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS7_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS7_37"
        },
        "PSS1.PSS1_LOGIC_OUTS7_38->PSS_LOGIC_OUTS7_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS7_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS7_38"
        },
        "PSS1.PSS1_LOGIC_OUTS7_39->PSS_LOGIC_OUTS7_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS7_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS7_39"
        },
        "PSS1.PSS1_LOGIC_OUTS8_0->PSS0_LOGIC_OUTS8_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS8_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS8_0"
        },
        "PSS1.PSS1_LOGIC_OUTS8_1->PSS0_LOGIC_OUTS8_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS8_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS8_1"
        },
        "PSS1.PSS1_LOGIC_OUTS8_2->PSS0_LOGIC_OUTS8_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS8_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS8_2"
        },
        "PSS1.PSS1_LOGIC_OUTS8_3->PSS0_LOGIC_OUTS8_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS8_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS8_3"
        },
        "PSS1.PSS1_LOGIC_OUTS8_4->PSS0_LOGIC_OUTS8_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS8_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS8_4"
        },
        "PSS1.PSS1_LOGIC_OUTS8_5->PSS0_LOGIC_OUTS8_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS8_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS8_5"
        },
        "PSS1.PSS1_LOGIC_OUTS8_6->PSS0_LOGIC_OUTS8_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS8_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS8_6"
        },
        "PSS1.PSS1_LOGIC_OUTS8_7->PSS0_LOGIC_OUTS8_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS8_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS8_7"
        },
        "PSS1.PSS1_LOGIC_OUTS8_8->PSS0_LOGIC_OUTS8_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS8_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS8_8"
        },
        "PSS1.PSS1_LOGIC_OUTS8_9->PSS0_LOGIC_OUTS8_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS8_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS8_9"
        },
        "PSS1.PSS1_LOGIC_OUTS8_10->PSS0_LOGIC_OUTS8_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS8_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS8_10"
        },
        "PSS1.PSS1_LOGIC_OUTS8_11->PSS0_LOGIC_OUTS8_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS8_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS8_11"
        },
        "PSS1.PSS1_LOGIC_OUTS8_12->PSS0_LOGIC_OUTS8_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS8_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS8_12"
        },
        "PSS1.PSS1_LOGIC_OUTS8_13->PSS0_LOGIC_OUTS8_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS8_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS8_13"
        },
        "PSS1.PSS1_LOGIC_OUTS8_14->PSS0_LOGIC_OUTS8_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS8_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS8_14"
        },
        "PSS1.PSS1_LOGIC_OUTS8_15->PSS0_LOGIC_OUTS8_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS8_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS8_15"
        },
        "PSS1.PSS1_LOGIC_OUTS8_16->PSS0_LOGIC_OUTS8_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS8_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS8_16"
        },
        "PSS1.PSS1_LOGIC_OUTS8_17->PSS0_LOGIC_OUTS8_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS8_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS8_17"
        },
        "PSS1.PSS1_LOGIC_OUTS8_18->PSS0_LOGIC_OUTS8_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS8_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS8_18"
        },
        "PSS1.PSS1_LOGIC_OUTS8_19->PSS0_LOGIC_OUTS8_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS8_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS8_19"
        },
        "PSS1.PSS1_LOGIC_OUTS8_20->PSS_LOGIC_OUTS8_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS8_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS8_20"
        },
        "PSS1.PSS1_LOGIC_OUTS8_21->PSS_LOGIC_OUTS8_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS8_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS8_21"
        },
        "PSS1.PSS1_LOGIC_OUTS8_22->PSS_LOGIC_OUTS8_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS8_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS8_22"
        },
        "PSS1.PSS1_LOGIC_OUTS8_23->PSS_LOGIC_OUTS8_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS8_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS8_23"
        },
        "PSS1.PSS1_LOGIC_OUTS8_24->PSS_LOGIC_OUTS8_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS8_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS8_24"
        },
        "PSS1.PSS1_LOGIC_OUTS8_25->PSS_LOGIC_OUTS8_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS8_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS8_25"
        },
        "PSS1.PSS1_LOGIC_OUTS8_26->PSS_LOGIC_OUTS8_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS8_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS8_26"
        },
        "PSS1.PSS1_LOGIC_OUTS8_27->PSS_LOGIC_OUTS8_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS8_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS8_27"
        },
        "PSS1.PSS1_LOGIC_OUTS8_28->PSS_LOGIC_OUTS8_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS8_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS8_28"
        },
        "PSS1.PSS1_LOGIC_OUTS8_29->PSS_LOGIC_OUTS8_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS8_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS8_29"
        },
        "PSS1.PSS1_LOGIC_OUTS8_30->PSS_LOGIC_OUTS8_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS8_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS8_30"
        },
        "PSS1.PSS1_LOGIC_OUTS8_31->PSS_LOGIC_OUTS8_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS8_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS8_31"
        },
        "PSS1.PSS1_LOGIC_OUTS8_32->PSS_LOGIC_OUTS8_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS8_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS8_32"
        },
        "PSS1.PSS1_LOGIC_OUTS8_33->PSS_LOGIC_OUTS8_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS8_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS8_33"
        },
        "PSS1.PSS1_LOGIC_OUTS8_34->PSS_LOGIC_OUTS8_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS8_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS8_34"
        },
        "PSS1.PSS1_LOGIC_OUTS8_35->PSS_LOGIC_OUTS8_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS8_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS8_35"
        },
        "PSS1.PSS1_LOGIC_OUTS8_36->PSS_LOGIC_OUTS8_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS8_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS8_36"
        },
        "PSS1.PSS1_LOGIC_OUTS8_37->PSS_LOGIC_OUTS8_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS8_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS8_37"
        },
        "PSS1.PSS1_LOGIC_OUTS8_38->PSS_LOGIC_OUTS8_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS8_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS8_38"
        },
        "PSS1.PSS1_LOGIC_OUTS8_39->PSS_LOGIC_OUTS8_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS8_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS8_39"
        },
        "PSS1.PSS1_LOGIC_OUTS9_0->PSS0_LOGIC_OUTS9_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS9_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS9_0"
        },
        "PSS1.PSS1_LOGIC_OUTS9_1->PSS0_LOGIC_OUTS9_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS9_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS9_1"
        },
        "PSS1.PSS1_LOGIC_OUTS9_2->PSS0_LOGIC_OUTS9_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS9_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS9_2"
        },
        "PSS1.PSS1_LOGIC_OUTS9_3->PSS0_LOGIC_OUTS9_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS9_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS9_3"
        },
        "PSS1.PSS1_LOGIC_OUTS9_4->PSS0_LOGIC_OUTS9_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS9_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS9_4"
        },
        "PSS1.PSS1_LOGIC_OUTS9_5->PSS0_LOGIC_OUTS9_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS9_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS9_5"
        },
        "PSS1.PSS1_LOGIC_OUTS9_6->PSS0_LOGIC_OUTS9_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS9_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS9_6"
        },
        "PSS1.PSS1_LOGIC_OUTS9_7->PSS0_LOGIC_OUTS9_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS9_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS9_7"
        },
        "PSS1.PSS1_LOGIC_OUTS9_8->PSS0_LOGIC_OUTS9_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS9_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS9_8"
        },
        "PSS1.PSS1_LOGIC_OUTS9_9->PSS0_LOGIC_OUTS9_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS9_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS9_9"
        },
        "PSS1.PSS1_LOGIC_OUTS9_10->PSS0_LOGIC_OUTS9_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS9_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS9_10"
        },
        "PSS1.PSS1_LOGIC_OUTS9_11->PSS0_LOGIC_OUTS9_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS9_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS9_11"
        },
        "PSS1.PSS1_LOGIC_OUTS9_12->PSS0_LOGIC_OUTS9_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS9_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS9_12"
        },
        "PSS1.PSS1_LOGIC_OUTS9_13->PSS0_LOGIC_OUTS9_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS9_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS9_13"
        },
        "PSS1.PSS1_LOGIC_OUTS9_14->PSS0_LOGIC_OUTS9_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS9_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS9_14"
        },
        "PSS1.PSS1_LOGIC_OUTS9_15->PSS0_LOGIC_OUTS9_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS9_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS9_15"
        },
        "PSS1.PSS1_LOGIC_OUTS9_16->PSS0_LOGIC_OUTS9_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS9_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS9_16"
        },
        "PSS1.PSS1_LOGIC_OUTS9_17->PSS0_LOGIC_OUTS9_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS9_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS9_17"
        },
        "PSS1.PSS1_LOGIC_OUTS9_18->PSS0_LOGIC_OUTS9_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS9_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS9_18"
        },
        "PSS1.PSS1_LOGIC_OUTS9_19->PSS0_LOGIC_OUTS9_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS9_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS9_19"
        },
        "PSS1.PSS1_LOGIC_OUTS9_20->PSS_LOGIC_OUTS9_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS9_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS9_20"
        },
        "PSS1.PSS1_LOGIC_OUTS9_21->PSS_LOGIC_OUTS9_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS9_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS9_21"
        },
        "PSS1.PSS1_LOGIC_OUTS9_22->PSS_LOGIC_OUTS9_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS9_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS9_22"
        },
        "PSS1.PSS1_LOGIC_OUTS9_23->PSS_LOGIC_OUTS9_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS9_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS9_23"
        },
        "PSS1.PSS1_LOGIC_OUTS9_24->PSS_LOGIC_OUTS9_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS9_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS9_24"
        },
        "PSS1.PSS1_LOGIC_OUTS9_25->PSS_LOGIC_OUTS9_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS9_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS9_25"
        },
        "PSS1.PSS1_LOGIC_OUTS9_26->PSS_LOGIC_OUTS9_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS9_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS9_26"
        },
        "PSS1.PSS1_LOGIC_OUTS9_27->PSS_LOGIC_OUTS9_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS9_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS9_27"
        },
        "PSS1.PSS1_LOGIC_OUTS9_28->PSS_LOGIC_OUTS9_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS9_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS9_28"
        },
        "PSS1.PSS1_LOGIC_OUTS9_29->PSS_LOGIC_OUTS9_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS9_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS9_29"
        },
        "PSS1.PSS1_LOGIC_OUTS9_30->PSS_LOGIC_OUTS9_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS9_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS9_30"
        },
        "PSS1.PSS1_LOGIC_OUTS9_31->PSS_LOGIC_OUTS9_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS9_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS9_31"
        },
        "PSS1.PSS1_LOGIC_OUTS9_32->PSS_LOGIC_OUTS9_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS9_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS9_32"
        },
        "PSS1.PSS1_LOGIC_OUTS9_33->PSS_LOGIC_OUTS9_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS9_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS9_33"
        },
        "PSS1.PSS1_LOGIC_OUTS9_34->PSS_LOGIC_OUTS9_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS9_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS9_34"
        },
        "PSS1.PSS1_LOGIC_OUTS9_35->PSS_LOGIC_OUTS9_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS9_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS9_35"
        },
        "PSS1.PSS1_LOGIC_OUTS9_36->PSS_LOGIC_OUTS9_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS9_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS9_36"
        },
        "PSS1.PSS1_LOGIC_OUTS9_37->PSS_LOGIC_OUTS9_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS9_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS9_37"
        },
        "PSS1.PSS1_LOGIC_OUTS9_38->PSS_LOGIC_OUTS9_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS9_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS9_38"
        },
        "PSS1.PSS1_LOGIC_OUTS9_39->PSS_LOGIC_OUTS9_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS9_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS9_39"
        },
        "PSS1.PSS1_LOGIC_OUTS10_0->PSS0_LOGIC_OUTS10_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS10_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS10_0"
        },
        "PSS1.PSS1_LOGIC_OUTS10_1->PSS0_LOGIC_OUTS10_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS10_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS10_1"
        },
        "PSS1.PSS1_LOGIC_OUTS10_2->PSS0_LOGIC_OUTS10_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS10_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS10_2"
        },
        "PSS1.PSS1_LOGIC_OUTS10_3->PSS0_LOGIC_OUTS10_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS10_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS10_3"
        },
        "PSS1.PSS1_LOGIC_OUTS10_4->PSS0_LOGIC_OUTS10_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS10_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS10_4"
        },
        "PSS1.PSS1_LOGIC_OUTS10_5->PSS0_LOGIC_OUTS10_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS10_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS10_5"
        },
        "PSS1.PSS1_LOGIC_OUTS10_6->PSS0_LOGIC_OUTS10_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS10_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS10_6"
        },
        "PSS1.PSS1_LOGIC_OUTS10_7->PSS0_LOGIC_OUTS10_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS10_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS10_7"
        },
        "PSS1.PSS1_LOGIC_OUTS10_8->PSS0_LOGIC_OUTS10_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS10_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS10_8"
        },
        "PSS1.PSS1_LOGIC_OUTS10_9->PSS0_LOGIC_OUTS10_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS10_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS10_9"
        },
        "PSS1.PSS1_LOGIC_OUTS10_10->PSS0_LOGIC_OUTS10_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS10_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS10_10"
        },
        "PSS1.PSS1_LOGIC_OUTS10_11->PSS0_LOGIC_OUTS10_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS10_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS10_11"
        },
        "PSS1.PSS1_LOGIC_OUTS10_12->PSS0_LOGIC_OUTS10_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS10_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS10_12"
        },
        "PSS1.PSS1_LOGIC_OUTS10_13->PSS0_LOGIC_OUTS10_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS10_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS10_13"
        },
        "PSS1.PSS1_LOGIC_OUTS10_14->PSS0_LOGIC_OUTS10_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS10_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS10_14"
        },
        "PSS1.PSS1_LOGIC_OUTS10_15->PSS0_LOGIC_OUTS10_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS10_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS10_15"
        },
        "PSS1.PSS1_LOGIC_OUTS10_16->PSS0_LOGIC_OUTS10_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS10_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS10_16"
        },
        "PSS1.PSS1_LOGIC_OUTS10_17->PSS0_LOGIC_OUTS10_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS10_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS10_17"
        },
        "PSS1.PSS1_LOGIC_OUTS10_18->PSS0_LOGIC_OUTS10_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS10_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS10_18"
        },
        "PSS1.PSS1_LOGIC_OUTS10_19->PSS0_LOGIC_OUTS10_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS10_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS10_19"
        },
        "PSS1.PSS1_LOGIC_OUTS10_20->PSS_LOGIC_OUTS10_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS10_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS10_20"
        },
        "PSS1.PSS1_LOGIC_OUTS10_21->PSS_LOGIC_OUTS10_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS10_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS10_21"
        },
        "PSS1.PSS1_LOGIC_OUTS10_22->PSS_LOGIC_OUTS10_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS10_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS10_22"
        },
        "PSS1.PSS1_LOGIC_OUTS10_23->PSS_LOGIC_OUTS10_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS10_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS10_23"
        },
        "PSS1.PSS1_LOGIC_OUTS10_24->PSS_LOGIC_OUTS10_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS10_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS10_24"
        },
        "PSS1.PSS1_LOGIC_OUTS10_25->PSS_LOGIC_OUTS10_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS10_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS10_25"
        },
        "PSS1.PSS1_LOGIC_OUTS10_26->PSS_LOGIC_OUTS10_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS10_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS10_26"
        },
        "PSS1.PSS1_LOGIC_OUTS10_27->PSS_LOGIC_OUTS10_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS10_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS10_27"
        },
        "PSS1.PSS1_LOGIC_OUTS10_28->PSS_LOGIC_OUTS10_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS10_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS10_28"
        },
        "PSS1.PSS1_LOGIC_OUTS10_29->PSS_LOGIC_OUTS10_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS10_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS10_29"
        },
        "PSS1.PSS1_LOGIC_OUTS10_30->PSS_LOGIC_OUTS10_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS10_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS10_30"
        },
        "PSS1.PSS1_LOGIC_OUTS10_31->PSS_LOGIC_OUTS10_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS10_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS10_31"
        },
        "PSS1.PSS1_LOGIC_OUTS10_32->PSS_LOGIC_OUTS10_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS10_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS10_32"
        },
        "PSS1.PSS1_LOGIC_OUTS10_33->PSS_LOGIC_OUTS10_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS10_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS10_33"
        },
        "PSS1.PSS1_LOGIC_OUTS10_34->PSS_LOGIC_OUTS10_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS10_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS10_34"
        },
        "PSS1.PSS1_LOGIC_OUTS10_35->PSS_LOGIC_OUTS10_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS10_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS10_35"
        },
        "PSS1.PSS1_LOGIC_OUTS10_36->PSS_LOGIC_OUTS10_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS10_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS10_36"
        },
        "PSS1.PSS1_LOGIC_OUTS10_37->PSS_LOGIC_OUTS10_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS10_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS10_37"
        },
        "PSS1.PSS1_LOGIC_OUTS10_38->PSS_LOGIC_OUTS10_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS10_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS10_38"
        },
        "PSS1.PSS1_LOGIC_OUTS10_39->PSS_LOGIC_OUTS10_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS10_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS10_39"
        },
        "PSS1.PSS1_LOGIC_OUTS11_0->PSS0_LOGIC_OUTS11_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS11_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS11_0"
        },
        "PSS1.PSS1_LOGIC_OUTS11_1->PSS0_LOGIC_OUTS11_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS11_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS11_1"
        },
        "PSS1.PSS1_LOGIC_OUTS11_2->PSS0_LOGIC_OUTS11_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS11_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS11_2"
        },
        "PSS1.PSS1_LOGIC_OUTS11_3->PSS0_LOGIC_OUTS11_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS11_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS11_3"
        },
        "PSS1.PSS1_LOGIC_OUTS11_4->PSS0_LOGIC_OUTS11_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS11_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS11_4"
        },
        "PSS1.PSS1_LOGIC_OUTS11_5->PSS0_LOGIC_OUTS11_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS11_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS11_5"
        },
        "PSS1.PSS1_LOGIC_OUTS11_6->PSS0_LOGIC_OUTS11_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS11_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS11_6"
        },
        "PSS1.PSS1_LOGIC_OUTS11_7->PSS0_LOGIC_OUTS11_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS11_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS11_7"
        },
        "PSS1.PSS1_LOGIC_OUTS11_8->PSS0_LOGIC_OUTS11_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS11_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS11_8"
        },
        "PSS1.PSS1_LOGIC_OUTS11_9->PSS0_LOGIC_OUTS11_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS11_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS11_9"
        },
        "PSS1.PSS1_LOGIC_OUTS11_10->PSS0_LOGIC_OUTS11_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS11_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS11_10"
        },
        "PSS1.PSS1_LOGIC_OUTS11_11->PSS0_LOGIC_OUTS11_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS11_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS11_11"
        },
        "PSS1.PSS1_LOGIC_OUTS11_12->PSS0_LOGIC_OUTS11_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS11_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS11_12"
        },
        "PSS1.PSS1_LOGIC_OUTS11_13->PSS0_LOGIC_OUTS11_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS11_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS11_13"
        },
        "PSS1.PSS1_LOGIC_OUTS11_14->PSS0_LOGIC_OUTS11_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS11_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS11_14"
        },
        "PSS1.PSS1_LOGIC_OUTS11_15->PSS0_LOGIC_OUTS11_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS11_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS11_15"
        },
        "PSS1.PSS1_LOGIC_OUTS11_16->PSS0_LOGIC_OUTS11_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS11_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS11_16"
        },
        "PSS1.PSS1_LOGIC_OUTS11_17->PSS0_LOGIC_OUTS11_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS11_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS11_17"
        },
        "PSS1.PSS1_LOGIC_OUTS11_18->PSS0_LOGIC_OUTS11_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS11_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS11_18"
        },
        "PSS1.PSS1_LOGIC_OUTS11_19->PSS0_LOGIC_OUTS11_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS11_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS11_19"
        },
        "PSS1.PSS1_LOGIC_OUTS11_20->PSS_LOGIC_OUTS11_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS11_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS11_20"
        },
        "PSS1.PSS1_LOGIC_OUTS11_21->PSS_LOGIC_OUTS11_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS11_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS11_21"
        },
        "PSS1.PSS1_LOGIC_OUTS11_22->PSS_LOGIC_OUTS11_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS11_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS11_22"
        },
        "PSS1.PSS1_LOGIC_OUTS11_23->PSS_LOGIC_OUTS11_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS11_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS11_23"
        },
        "PSS1.PSS1_LOGIC_OUTS11_24->PSS_LOGIC_OUTS11_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS11_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS11_24"
        },
        "PSS1.PSS1_LOGIC_OUTS11_25->PSS_LOGIC_OUTS11_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS11_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS11_25"
        },
        "PSS1.PSS1_LOGIC_OUTS11_26->PSS_LOGIC_OUTS11_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS11_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS11_26"
        },
        "PSS1.PSS1_LOGIC_OUTS11_27->PSS_LOGIC_OUTS11_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS11_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS11_27"
        },
        "PSS1.PSS1_LOGIC_OUTS11_28->PSS_LOGIC_OUTS11_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS11_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS11_28"
        },
        "PSS1.PSS1_LOGIC_OUTS11_29->PSS_LOGIC_OUTS11_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS11_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS11_29"
        },
        "PSS1.PSS1_LOGIC_OUTS11_30->PSS_LOGIC_OUTS11_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS11_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS11_30"
        },
        "PSS1.PSS1_LOGIC_OUTS11_31->PSS_LOGIC_OUTS11_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS11_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS11_31"
        },
        "PSS1.PSS1_LOGIC_OUTS11_32->PSS_LOGIC_OUTS11_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS11_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS11_32"
        },
        "PSS1.PSS1_LOGIC_OUTS11_33->PSS_LOGIC_OUTS11_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS11_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS11_33"
        },
        "PSS1.PSS1_LOGIC_OUTS11_34->PSS_LOGIC_OUTS11_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS11_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS11_34"
        },
        "PSS1.PSS1_LOGIC_OUTS11_35->PSS_LOGIC_OUTS11_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS11_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS11_35"
        },
        "PSS1.PSS1_LOGIC_OUTS11_36->PSS_LOGIC_OUTS11_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS11_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS11_36"
        },
        "PSS1.PSS1_LOGIC_OUTS11_37->PSS_LOGIC_OUTS11_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS11_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS11_37"
        },
        "PSS1.PSS1_LOGIC_OUTS11_38->PSS_LOGIC_OUTS11_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS11_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS11_38"
        },
        "PSS1.PSS1_LOGIC_OUTS11_39->PSS_LOGIC_OUTS11_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS11_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS11_39"
        },
        "PSS1.PSS1_LOGIC_OUTS12_0->PSS0_LOGIC_OUTS12_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS12_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS12_0"
        },
        "PSS1.PSS1_LOGIC_OUTS12_1->PSS0_LOGIC_OUTS12_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS12_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS12_1"
        },
        "PSS1.PSS1_LOGIC_OUTS12_2->PSS0_LOGIC_OUTS12_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS12_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS12_2"
        },
        "PSS1.PSS1_LOGIC_OUTS12_3->PSS0_LOGIC_OUTS12_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS12_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS12_3"
        },
        "PSS1.PSS1_LOGIC_OUTS12_4->PSS0_LOGIC_OUTS12_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS12_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS12_4"
        },
        "PSS1.PSS1_LOGIC_OUTS12_5->PSS0_LOGIC_OUTS12_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS12_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS12_5"
        },
        "PSS1.PSS1_LOGIC_OUTS12_6->PSS0_LOGIC_OUTS12_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS12_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS12_6"
        },
        "PSS1.PSS1_LOGIC_OUTS12_7->PSS0_LOGIC_OUTS12_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS12_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS12_7"
        },
        "PSS1.PSS1_LOGIC_OUTS12_8->PSS0_LOGIC_OUTS12_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS12_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS12_8"
        },
        "PSS1.PSS1_LOGIC_OUTS12_9->PSS0_LOGIC_OUTS12_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS12_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS12_9"
        },
        "PSS1.PSS1_LOGIC_OUTS12_10->PSS0_LOGIC_OUTS12_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS12_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS12_10"
        },
        "PSS1.PSS1_LOGIC_OUTS12_11->PSS0_LOGIC_OUTS12_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS12_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS12_11"
        },
        "PSS1.PSS1_LOGIC_OUTS12_12->PSS0_LOGIC_OUTS12_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS12_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS12_12"
        },
        "PSS1.PSS1_LOGIC_OUTS12_13->PSS0_LOGIC_OUTS12_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS12_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS12_13"
        },
        "PSS1.PSS1_LOGIC_OUTS12_14->PSS0_LOGIC_OUTS12_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS12_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS12_14"
        },
        "PSS1.PSS1_LOGIC_OUTS12_15->PSS0_LOGIC_OUTS12_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS12_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS12_15"
        },
        "PSS1.PSS1_LOGIC_OUTS12_16->PSS0_LOGIC_OUTS12_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS12_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS12_16"
        },
        "PSS1.PSS1_LOGIC_OUTS12_17->PSS0_LOGIC_OUTS12_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS12_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS12_17"
        },
        "PSS1.PSS1_LOGIC_OUTS12_18->PSS0_LOGIC_OUTS12_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS12_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS12_18"
        },
        "PSS1.PSS1_LOGIC_OUTS12_19->PSS0_LOGIC_OUTS12_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS12_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS12_19"
        },
        "PSS1.PSS1_LOGIC_OUTS12_20->PSS_LOGIC_OUTS12_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS12_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS12_20"
        },
        "PSS1.PSS1_LOGIC_OUTS12_21->PSS_LOGIC_OUTS12_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS12_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS12_21"
        },
        "PSS1.PSS1_LOGIC_OUTS12_22->PSS_LOGIC_OUTS12_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS12_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS12_22"
        },
        "PSS1.PSS1_LOGIC_OUTS12_23->PSS_LOGIC_OUTS12_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS12_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS12_23"
        },
        "PSS1.PSS1_LOGIC_OUTS12_24->PSS_LOGIC_OUTS12_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS12_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS12_24"
        },
        "PSS1.PSS1_LOGIC_OUTS12_25->PSS_LOGIC_OUTS12_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS12_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS12_25"
        },
        "PSS1.PSS1_LOGIC_OUTS12_26->PSS_LOGIC_OUTS12_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS12_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS12_26"
        },
        "PSS1.PSS1_LOGIC_OUTS12_27->PSS_LOGIC_OUTS12_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS12_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS12_27"
        },
        "PSS1.PSS1_LOGIC_OUTS12_28->PSS_LOGIC_OUTS12_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS12_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS12_28"
        },
        "PSS1.PSS1_LOGIC_OUTS12_29->PSS_LOGIC_OUTS12_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS12_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS12_29"
        },
        "PSS1.PSS1_LOGIC_OUTS12_30->PSS_LOGIC_OUTS12_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS12_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS12_30"
        },
        "PSS1.PSS1_LOGIC_OUTS12_31->PSS_LOGIC_OUTS12_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS12_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS12_31"
        },
        "PSS1.PSS1_LOGIC_OUTS12_32->PSS_LOGIC_OUTS12_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS12_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS12_32"
        },
        "PSS1.PSS1_LOGIC_OUTS12_33->PSS_LOGIC_OUTS12_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS12_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS12_33"
        },
        "PSS1.PSS1_LOGIC_OUTS12_34->PSS_LOGIC_OUTS12_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS12_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS12_34"
        },
        "PSS1.PSS1_LOGIC_OUTS12_35->PSS_LOGIC_OUTS12_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS12_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS12_35"
        },
        "PSS1.PSS1_LOGIC_OUTS12_36->PSS_LOGIC_OUTS12_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS12_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS12_36"
        },
        "PSS1.PSS1_LOGIC_OUTS12_37->PSS_LOGIC_OUTS12_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS12_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS12_37"
        },
        "PSS1.PSS1_LOGIC_OUTS12_38->PSS_LOGIC_OUTS12_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS12_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS12_38"
        },
        "PSS1.PSS1_LOGIC_OUTS12_39->PSS_LOGIC_OUTS12_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS12_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS12_39"
        },
        "PSS1.PSS1_LOGIC_OUTS13_0->PSS0_LOGIC_OUTS13_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS13_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS13_0"
        },
        "PSS1.PSS1_LOGIC_OUTS13_1->PSS0_LOGIC_OUTS13_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS13_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS13_1"
        },
        "PSS1.PSS1_LOGIC_OUTS13_2->PSS0_LOGIC_OUTS13_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS13_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS13_2"
        },
        "PSS1.PSS1_LOGIC_OUTS13_3->PSS0_LOGIC_OUTS13_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS13_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS13_3"
        },
        "PSS1.PSS1_LOGIC_OUTS13_4->PSS0_LOGIC_OUTS13_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS13_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS13_4"
        },
        "PSS1.PSS1_LOGIC_OUTS13_5->PSS0_LOGIC_OUTS13_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS13_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS13_5"
        },
        "PSS1.PSS1_LOGIC_OUTS13_6->PSS0_LOGIC_OUTS13_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS13_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS13_6"
        },
        "PSS1.PSS1_LOGIC_OUTS13_7->PSS0_LOGIC_OUTS13_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS13_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS13_7"
        },
        "PSS1.PSS1_LOGIC_OUTS13_8->PSS0_LOGIC_OUTS13_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS13_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS13_8"
        },
        "PSS1.PSS1_LOGIC_OUTS13_9->PSS0_LOGIC_OUTS13_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS13_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS13_9"
        },
        "PSS1.PSS1_LOGIC_OUTS13_10->PSS0_LOGIC_OUTS13_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS13_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS13_10"
        },
        "PSS1.PSS1_LOGIC_OUTS13_11->PSS0_LOGIC_OUTS13_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS13_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS13_11"
        },
        "PSS1.PSS1_LOGIC_OUTS13_12->PSS0_LOGIC_OUTS13_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS13_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS13_12"
        },
        "PSS1.PSS1_LOGIC_OUTS13_13->PSS0_LOGIC_OUTS13_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS13_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS13_13"
        },
        "PSS1.PSS1_LOGIC_OUTS13_14->PSS0_LOGIC_OUTS13_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS13_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS13_14"
        },
        "PSS1.PSS1_LOGIC_OUTS13_15->PSS0_LOGIC_OUTS13_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS13_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS13_15"
        },
        "PSS1.PSS1_LOGIC_OUTS13_16->PSS0_LOGIC_OUTS13_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS13_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS13_16"
        },
        "PSS1.PSS1_LOGIC_OUTS13_17->PSS0_LOGIC_OUTS13_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS13_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS13_17"
        },
        "PSS1.PSS1_LOGIC_OUTS13_18->PSS0_LOGIC_OUTS13_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS13_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS13_18"
        },
        "PSS1.PSS1_LOGIC_OUTS13_19->PSS0_LOGIC_OUTS13_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS13_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS13_19"
        },
        "PSS1.PSS1_LOGIC_OUTS13_20->PSS_LOGIC_OUTS13_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS13_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS13_20"
        },
        "PSS1.PSS1_LOGIC_OUTS13_21->PSS_LOGIC_OUTS13_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS13_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS13_21"
        },
        "PSS1.PSS1_LOGIC_OUTS13_22->PSS_LOGIC_OUTS13_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS13_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS13_22"
        },
        "PSS1.PSS1_LOGIC_OUTS13_23->PSS_LOGIC_OUTS13_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS13_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS13_23"
        },
        "PSS1.PSS1_LOGIC_OUTS13_24->PSS_LOGIC_OUTS13_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS13_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS13_24"
        },
        "PSS1.PSS1_LOGIC_OUTS13_25->PSS_LOGIC_OUTS13_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS13_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS13_25"
        },
        "PSS1.PSS1_LOGIC_OUTS13_26->PSS_LOGIC_OUTS13_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS13_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS13_26"
        },
        "PSS1.PSS1_LOGIC_OUTS13_27->PSS_LOGIC_OUTS13_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS13_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS13_27"
        },
        "PSS1.PSS1_LOGIC_OUTS13_28->PSS_LOGIC_OUTS13_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS13_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS13_28"
        },
        "PSS1.PSS1_LOGIC_OUTS13_29->PSS_LOGIC_OUTS13_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS13_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS13_29"
        },
        "PSS1.PSS1_LOGIC_OUTS13_30->PSS_LOGIC_OUTS13_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS13_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS13_30"
        },
        "PSS1.PSS1_LOGIC_OUTS13_31->PSS_LOGIC_OUTS13_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS13_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS13_31"
        },
        "PSS1.PSS1_LOGIC_OUTS13_32->PSS_LOGIC_OUTS13_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS13_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS13_32"
        },
        "PSS1.PSS1_LOGIC_OUTS13_33->PSS_LOGIC_OUTS13_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS13_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS13_33"
        },
        "PSS1.PSS1_LOGIC_OUTS13_34->PSS_LOGIC_OUTS13_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS13_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS13_34"
        },
        "PSS1.PSS1_LOGIC_OUTS13_35->PSS_LOGIC_OUTS13_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS13_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS13_35"
        },
        "PSS1.PSS1_LOGIC_OUTS13_36->PSS_LOGIC_OUTS13_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS13_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS13_36"
        },
        "PSS1.PSS1_LOGIC_OUTS13_37->PSS_LOGIC_OUTS13_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS13_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS13_37"
        },
        "PSS1.PSS1_LOGIC_OUTS13_38->PSS_LOGIC_OUTS13_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS13_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS13_38"
        },
        "PSS1.PSS1_LOGIC_OUTS13_39->PSS_LOGIC_OUTS13_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS13_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS13_39"
        },
        "PSS1.PSS1_LOGIC_OUTS14_0->PSS0_LOGIC_OUTS14_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS14_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS14_0"
        },
        "PSS1.PSS1_LOGIC_OUTS14_1->PSS0_LOGIC_OUTS14_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS14_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS14_1"
        },
        "PSS1.PSS1_LOGIC_OUTS14_2->PSS0_LOGIC_OUTS14_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS14_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS14_2"
        },
        "PSS1.PSS1_LOGIC_OUTS14_3->PSS0_LOGIC_OUTS14_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS14_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS14_3"
        },
        "PSS1.PSS1_LOGIC_OUTS14_4->PSS0_LOGIC_OUTS14_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS14_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS14_4"
        },
        "PSS1.PSS1_LOGIC_OUTS14_5->PSS0_LOGIC_OUTS14_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS14_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS14_5"
        },
        "PSS1.PSS1_LOGIC_OUTS14_6->PSS0_LOGIC_OUTS14_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS14_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS14_6"
        },
        "PSS1.PSS1_LOGIC_OUTS14_7->PSS0_LOGIC_OUTS14_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS14_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS14_7"
        },
        "PSS1.PSS1_LOGIC_OUTS14_8->PSS0_LOGIC_OUTS14_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS14_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS14_8"
        },
        "PSS1.PSS1_LOGIC_OUTS14_9->PSS0_LOGIC_OUTS14_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS14_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS14_9"
        },
        "PSS1.PSS1_LOGIC_OUTS14_10->PSS0_LOGIC_OUTS14_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS14_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS14_10"
        },
        "PSS1.PSS1_LOGIC_OUTS14_11->PSS0_LOGIC_OUTS14_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS14_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS14_11"
        },
        "PSS1.PSS1_LOGIC_OUTS14_12->PSS0_LOGIC_OUTS14_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS14_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS14_12"
        },
        "PSS1.PSS1_LOGIC_OUTS14_13->PSS0_LOGIC_OUTS14_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS14_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS14_13"
        },
        "PSS1.PSS1_LOGIC_OUTS14_14->PSS0_LOGIC_OUTS14_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS14_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS14_14"
        },
        "PSS1.PSS1_LOGIC_OUTS14_15->PSS0_LOGIC_OUTS14_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS14_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS14_15"
        },
        "PSS1.PSS1_LOGIC_OUTS14_16->PSS0_LOGIC_OUTS14_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS14_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS14_16"
        },
        "PSS1.PSS1_LOGIC_OUTS14_17->PSS0_LOGIC_OUTS14_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS14_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS14_17"
        },
        "PSS1.PSS1_LOGIC_OUTS14_18->PSS0_LOGIC_OUTS14_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS14_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS14_18"
        },
        "PSS1.PSS1_LOGIC_OUTS14_19->PSS0_LOGIC_OUTS14_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS14_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS14_19"
        },
        "PSS1.PSS1_LOGIC_OUTS14_20->PSS_LOGIC_OUTS14_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS14_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS14_20"
        },
        "PSS1.PSS1_LOGIC_OUTS14_21->PSS_LOGIC_OUTS14_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS14_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS14_21"
        },
        "PSS1.PSS1_LOGIC_OUTS14_22->PSS_LOGIC_OUTS14_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS14_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS14_22"
        },
        "PSS1.PSS1_LOGIC_OUTS14_23->PSS_LOGIC_OUTS14_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS14_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS14_23"
        },
        "PSS1.PSS1_LOGIC_OUTS14_24->PSS_LOGIC_OUTS14_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS14_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS14_24"
        },
        "PSS1.PSS1_LOGIC_OUTS14_25->PSS_LOGIC_OUTS14_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS14_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS14_25"
        },
        "PSS1.PSS1_LOGIC_OUTS14_26->PSS_LOGIC_OUTS14_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS14_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS14_26"
        },
        "PSS1.PSS1_LOGIC_OUTS14_27->PSS_LOGIC_OUTS14_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS14_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS14_27"
        },
        "PSS1.PSS1_LOGIC_OUTS14_28->PSS_LOGIC_OUTS14_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS14_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS14_28"
        },
        "PSS1.PSS1_LOGIC_OUTS14_29->PSS_LOGIC_OUTS14_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS14_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS14_29"
        },
        "PSS1.PSS1_LOGIC_OUTS14_30->PSS_LOGIC_OUTS14_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS14_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS14_30"
        },
        "PSS1.PSS1_LOGIC_OUTS14_31->PSS_LOGIC_OUTS14_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS14_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS14_31"
        },
        "PSS1.PSS1_LOGIC_OUTS14_32->PSS_LOGIC_OUTS14_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS14_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS14_32"
        },
        "PSS1.PSS1_LOGIC_OUTS14_33->PSS_LOGIC_OUTS14_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS14_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS14_33"
        },
        "PSS1.PSS1_LOGIC_OUTS14_34->PSS_LOGIC_OUTS14_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS14_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS14_34"
        },
        "PSS1.PSS1_LOGIC_OUTS14_35->PSS_LOGIC_OUTS14_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS14_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS14_35"
        },
        "PSS1.PSS1_LOGIC_OUTS14_36->PSS_LOGIC_OUTS14_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS14_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS14_36"
        },
        "PSS1.PSS1_LOGIC_OUTS14_37->PSS_LOGIC_OUTS14_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS14_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS14_37"
        },
        "PSS1.PSS1_LOGIC_OUTS14_38->PSS_LOGIC_OUTS14_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS14_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS14_38"
        },
        "PSS1.PSS1_LOGIC_OUTS14_39->PSS_LOGIC_OUTS14_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS14_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS14_39"
        },
        "PSS1.PSS1_LOGIC_OUTS15_0->PSS0_LOGIC_OUTS15_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS15_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS15_0"
        },
        "PSS1.PSS1_LOGIC_OUTS15_1->PSS0_LOGIC_OUTS15_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS15_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS15_1"
        },
        "PSS1.PSS1_LOGIC_OUTS15_2->PSS0_LOGIC_OUTS15_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS15_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS15_2"
        },
        "PSS1.PSS1_LOGIC_OUTS15_3->PSS0_LOGIC_OUTS15_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS15_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS15_3"
        },
        "PSS1.PSS1_LOGIC_OUTS15_4->PSS0_LOGIC_OUTS15_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS15_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS15_4"
        },
        "PSS1.PSS1_LOGIC_OUTS15_5->PSS0_LOGIC_OUTS15_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS15_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS15_5"
        },
        "PSS1.PSS1_LOGIC_OUTS15_6->PSS0_LOGIC_OUTS15_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS15_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS15_6"
        },
        "PSS1.PSS1_LOGIC_OUTS15_7->PSS0_LOGIC_OUTS15_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS15_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS15_7"
        },
        "PSS1.PSS1_LOGIC_OUTS15_8->PSS0_LOGIC_OUTS15_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS15_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS15_8"
        },
        "PSS1.PSS1_LOGIC_OUTS15_9->PSS0_LOGIC_OUTS15_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS15_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS15_9"
        },
        "PSS1.PSS1_LOGIC_OUTS15_10->PSS0_LOGIC_OUTS15_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS15_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS15_10"
        },
        "PSS1.PSS1_LOGIC_OUTS15_11->PSS0_LOGIC_OUTS15_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS15_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS15_11"
        },
        "PSS1.PSS1_LOGIC_OUTS15_12->PSS0_LOGIC_OUTS15_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS15_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS15_12"
        },
        "PSS1.PSS1_LOGIC_OUTS15_13->PSS0_LOGIC_OUTS15_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS15_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS15_13"
        },
        "PSS1.PSS1_LOGIC_OUTS15_14->PSS0_LOGIC_OUTS15_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS15_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS15_14"
        },
        "PSS1.PSS1_LOGIC_OUTS15_15->PSS0_LOGIC_OUTS15_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS15_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS15_15"
        },
        "PSS1.PSS1_LOGIC_OUTS15_16->PSS0_LOGIC_OUTS15_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS15_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS15_16"
        },
        "PSS1.PSS1_LOGIC_OUTS15_17->PSS0_LOGIC_OUTS15_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS15_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS15_17"
        },
        "PSS1.PSS1_LOGIC_OUTS15_18->PSS0_LOGIC_OUTS15_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS15_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS15_18"
        },
        "PSS1.PSS1_LOGIC_OUTS15_19->PSS0_LOGIC_OUTS15_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS15_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS15_19"
        },
        "PSS1.PSS1_LOGIC_OUTS15_20->PSS_LOGIC_OUTS15_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS15_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS15_20"
        },
        "PSS1.PSS1_LOGIC_OUTS15_21->PSS_LOGIC_OUTS15_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS15_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS15_21"
        },
        "PSS1.PSS1_LOGIC_OUTS15_22->PSS_LOGIC_OUTS15_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS15_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS15_22"
        },
        "PSS1.PSS1_LOGIC_OUTS15_23->PSS_LOGIC_OUTS15_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS15_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS15_23"
        },
        "PSS1.PSS1_LOGIC_OUTS15_24->PSS_LOGIC_OUTS15_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS15_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS15_24"
        },
        "PSS1.PSS1_LOGIC_OUTS15_25->PSS_LOGIC_OUTS15_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS15_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS15_25"
        },
        "PSS1.PSS1_LOGIC_OUTS15_26->PSS_LOGIC_OUTS15_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS15_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS15_26"
        },
        "PSS1.PSS1_LOGIC_OUTS15_27->PSS_LOGIC_OUTS15_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS15_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS15_27"
        },
        "PSS1.PSS1_LOGIC_OUTS15_28->PSS_LOGIC_OUTS15_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS15_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS15_28"
        },
        "PSS1.PSS1_LOGIC_OUTS15_29->PSS_LOGIC_OUTS15_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS15_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS15_29"
        },
        "PSS1.PSS1_LOGIC_OUTS15_30->PSS_LOGIC_OUTS15_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS15_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS15_30"
        },
        "PSS1.PSS1_LOGIC_OUTS15_31->PSS_LOGIC_OUTS15_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS15_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS15_31"
        },
        "PSS1.PSS1_LOGIC_OUTS15_32->PSS_LOGIC_OUTS15_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS15_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS15_32"
        },
        "PSS1.PSS1_LOGIC_OUTS15_33->PSS_LOGIC_OUTS15_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS15_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS15_33"
        },
        "PSS1.PSS1_LOGIC_OUTS15_34->PSS_LOGIC_OUTS15_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS15_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS15_34"
        },
        "PSS1.PSS1_LOGIC_OUTS15_35->PSS_LOGIC_OUTS15_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS15_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS15_35"
        },
        "PSS1.PSS1_LOGIC_OUTS15_36->PSS_LOGIC_OUTS15_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS15_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS15_36"
        },
        "PSS1.PSS1_LOGIC_OUTS15_37->PSS_LOGIC_OUTS15_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS15_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS15_37"
        },
        "PSS1.PSS1_LOGIC_OUTS15_38->PSS_LOGIC_OUTS15_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS15_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS15_38"
        },
        "PSS1.PSS1_LOGIC_OUTS15_39->PSS_LOGIC_OUTS15_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS15_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS15_39"
        },
        "PSS1.PSS1_LOGIC_OUTS16_0->PSS0_LOGIC_OUTS16_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS16_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS16_0"
        },
        "PSS1.PSS1_LOGIC_OUTS16_1->PSS0_LOGIC_OUTS16_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS16_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS16_1"
        },
        "PSS1.PSS1_LOGIC_OUTS16_2->PSS0_LOGIC_OUTS16_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS16_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS16_2"
        },
        "PSS1.PSS1_LOGIC_OUTS16_3->PSS0_LOGIC_OUTS16_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS16_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS16_3"
        },
        "PSS1.PSS1_LOGIC_OUTS16_4->PSS0_LOGIC_OUTS16_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS16_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS16_4"
        },
        "PSS1.PSS1_LOGIC_OUTS16_5->PSS0_LOGIC_OUTS16_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS16_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS16_5"
        },
        "PSS1.PSS1_LOGIC_OUTS16_6->PSS0_LOGIC_OUTS16_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS16_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS16_6"
        },
        "PSS1.PSS1_LOGIC_OUTS16_7->PSS0_LOGIC_OUTS16_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS16_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS16_7"
        },
        "PSS1.PSS1_LOGIC_OUTS16_8->PSS0_LOGIC_OUTS16_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS16_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS16_8"
        },
        "PSS1.PSS1_LOGIC_OUTS16_9->PSS0_LOGIC_OUTS16_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS16_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS16_9"
        },
        "PSS1.PSS1_LOGIC_OUTS16_10->PSS0_LOGIC_OUTS16_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS16_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS16_10"
        },
        "PSS1.PSS1_LOGIC_OUTS16_11->PSS0_LOGIC_OUTS16_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS16_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS16_11"
        },
        "PSS1.PSS1_LOGIC_OUTS16_12->PSS0_LOGIC_OUTS16_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS16_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS16_12"
        },
        "PSS1.PSS1_LOGIC_OUTS16_13->PSS0_LOGIC_OUTS16_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS16_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS16_13"
        },
        "PSS1.PSS1_LOGIC_OUTS16_14->PSS0_LOGIC_OUTS16_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS16_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS16_14"
        },
        "PSS1.PSS1_LOGIC_OUTS16_15->PSS0_LOGIC_OUTS16_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS16_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS16_15"
        },
        "PSS1.PSS1_LOGIC_OUTS16_16->PSS0_LOGIC_OUTS16_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS16_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS16_16"
        },
        "PSS1.PSS1_LOGIC_OUTS16_17->PSS0_LOGIC_OUTS16_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS16_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS16_17"
        },
        "PSS1.PSS1_LOGIC_OUTS16_18->PSS0_LOGIC_OUTS16_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS16_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS16_18"
        },
        "PSS1.PSS1_LOGIC_OUTS16_19->PSS0_LOGIC_OUTS16_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS16_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS16_19"
        },
        "PSS1.PSS1_LOGIC_OUTS16_20->PSS_LOGIC_OUTS16_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS16_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS16_20"
        },
        "PSS1.PSS1_LOGIC_OUTS16_21->PSS_LOGIC_OUTS16_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS16_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS16_21"
        },
        "PSS1.PSS1_LOGIC_OUTS16_22->PSS_LOGIC_OUTS16_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS16_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS16_22"
        },
        "PSS1.PSS1_LOGIC_OUTS16_23->PSS_LOGIC_OUTS16_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS16_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS16_23"
        },
        "PSS1.PSS1_LOGIC_OUTS16_24->PSS_LOGIC_OUTS16_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS16_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS16_24"
        },
        "PSS1.PSS1_LOGIC_OUTS16_25->PSS_LOGIC_OUTS16_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS16_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS16_25"
        },
        "PSS1.PSS1_LOGIC_OUTS16_26->PSS_LOGIC_OUTS16_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS16_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS16_26"
        },
        "PSS1.PSS1_LOGIC_OUTS16_27->PSS_LOGIC_OUTS16_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS16_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS16_27"
        },
        "PSS1.PSS1_LOGIC_OUTS16_28->PSS_LOGIC_OUTS16_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS16_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS16_28"
        },
        "PSS1.PSS1_LOGIC_OUTS16_29->PSS_LOGIC_OUTS16_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS16_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS16_29"
        },
        "PSS1.PSS1_LOGIC_OUTS16_30->PSS_LOGIC_OUTS16_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS16_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS16_30"
        },
        "PSS1.PSS1_LOGIC_OUTS16_31->PSS_LOGIC_OUTS16_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS16_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS16_31"
        },
        "PSS1.PSS1_LOGIC_OUTS16_32->PSS_LOGIC_OUTS16_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS16_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS16_32"
        },
        "PSS1.PSS1_LOGIC_OUTS16_33->PSS_LOGIC_OUTS16_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS16_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS16_33"
        },
        "PSS1.PSS1_LOGIC_OUTS16_34->PSS_LOGIC_OUTS16_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS16_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS16_34"
        },
        "PSS1.PSS1_LOGIC_OUTS16_35->PSS_LOGIC_OUTS16_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS16_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS16_35"
        },
        "PSS1.PSS1_LOGIC_OUTS16_36->PSS_LOGIC_OUTS16_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS16_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS16_36"
        },
        "PSS1.PSS1_LOGIC_OUTS16_37->PSS_LOGIC_OUTS16_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS16_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS16_37"
        },
        "PSS1.PSS1_LOGIC_OUTS16_38->PSS_LOGIC_OUTS16_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS16_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS16_38"
        },
        "PSS1.PSS1_LOGIC_OUTS16_39->PSS_LOGIC_OUTS16_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS16_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS16_39"
        },
        "PSS1.PSS1_LOGIC_OUTS17_0->PSS0_LOGIC_OUTS17_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS17_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS17_0"
        },
        "PSS1.PSS1_LOGIC_OUTS17_1->PSS0_LOGIC_OUTS17_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS17_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS17_1"
        },
        "PSS1.PSS1_LOGIC_OUTS17_2->PSS0_LOGIC_OUTS17_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS17_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS17_2"
        },
        "PSS1.PSS1_LOGIC_OUTS17_3->PSS0_LOGIC_OUTS17_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS17_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS17_3"
        },
        "PSS1.PSS1_LOGIC_OUTS17_4->PSS0_LOGIC_OUTS17_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS17_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS17_4"
        },
        "PSS1.PSS1_LOGIC_OUTS17_5->PSS0_LOGIC_OUTS17_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS17_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS17_5"
        },
        "PSS1.PSS1_LOGIC_OUTS17_6->PSS0_LOGIC_OUTS17_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS17_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS17_6"
        },
        "PSS1.PSS1_LOGIC_OUTS17_7->PSS0_LOGIC_OUTS17_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS17_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS17_7"
        },
        "PSS1.PSS1_LOGIC_OUTS17_8->PSS0_LOGIC_OUTS17_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS17_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS17_8"
        },
        "PSS1.PSS1_LOGIC_OUTS17_9->PSS0_LOGIC_OUTS17_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS17_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS17_9"
        },
        "PSS1.PSS1_LOGIC_OUTS17_10->PSS0_LOGIC_OUTS17_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS17_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS17_10"
        },
        "PSS1.PSS1_LOGIC_OUTS17_11->PSS0_LOGIC_OUTS17_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS17_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS17_11"
        },
        "PSS1.PSS1_LOGIC_OUTS17_12->PSS0_LOGIC_OUTS17_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS17_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS17_12"
        },
        "PSS1.PSS1_LOGIC_OUTS17_13->PSS0_LOGIC_OUTS17_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS17_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS17_13"
        },
        "PSS1.PSS1_LOGIC_OUTS17_14->PSS0_LOGIC_OUTS17_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS17_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS17_14"
        },
        "PSS1.PSS1_LOGIC_OUTS17_15->PSS0_LOGIC_OUTS17_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS17_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS17_15"
        },
        "PSS1.PSS1_LOGIC_OUTS17_16->PSS0_LOGIC_OUTS17_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS17_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS17_16"
        },
        "PSS1.PSS1_LOGIC_OUTS17_17->PSS0_LOGIC_OUTS17_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS17_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS17_17"
        },
        "PSS1.PSS1_LOGIC_OUTS17_18->PSS0_LOGIC_OUTS17_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS17_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS17_18"
        },
        "PSS1.PSS1_LOGIC_OUTS17_19->PSS0_LOGIC_OUTS17_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS17_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS17_19"
        },
        "PSS1.PSS1_LOGIC_OUTS17_20->PSS_LOGIC_OUTS17_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS17_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS17_20"
        },
        "PSS1.PSS1_LOGIC_OUTS17_21->PSS_LOGIC_OUTS17_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS17_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS17_21"
        },
        "PSS1.PSS1_LOGIC_OUTS17_22->PSS_LOGIC_OUTS17_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS17_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS17_22"
        },
        "PSS1.PSS1_LOGIC_OUTS17_23->PSS_LOGIC_OUTS17_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS17_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS17_23"
        },
        "PSS1.PSS1_LOGIC_OUTS17_24->PSS_LOGIC_OUTS17_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS17_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS17_24"
        },
        "PSS1.PSS1_LOGIC_OUTS17_25->PSS_LOGIC_OUTS17_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS17_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS17_25"
        },
        "PSS1.PSS1_LOGIC_OUTS17_26->PSS_LOGIC_OUTS17_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS17_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS17_26"
        },
        "PSS1.PSS1_LOGIC_OUTS17_27->PSS_LOGIC_OUTS17_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS17_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS17_27"
        },
        "PSS1.PSS1_LOGIC_OUTS17_28->PSS_LOGIC_OUTS17_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS17_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS17_28"
        },
        "PSS1.PSS1_LOGIC_OUTS17_29->PSS_LOGIC_OUTS17_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS17_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS17_29"
        },
        "PSS1.PSS1_LOGIC_OUTS17_30->PSS_LOGIC_OUTS17_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS17_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS17_30"
        },
        "PSS1.PSS1_LOGIC_OUTS17_31->PSS_LOGIC_OUTS17_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS17_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS17_31"
        },
        "PSS1.PSS1_LOGIC_OUTS17_32->PSS_LOGIC_OUTS17_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS17_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS17_32"
        },
        "PSS1.PSS1_LOGIC_OUTS17_33->PSS_LOGIC_OUTS17_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS17_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS17_33"
        },
        "PSS1.PSS1_LOGIC_OUTS17_34->PSS_LOGIC_OUTS17_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS17_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS17_34"
        },
        "PSS1.PSS1_LOGIC_OUTS17_35->PSS_LOGIC_OUTS17_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS17_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS17_35"
        },
        "PSS1.PSS1_LOGIC_OUTS17_36->PSS_LOGIC_OUTS17_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS17_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS17_36"
        },
        "PSS1.PSS1_LOGIC_OUTS17_37->PSS_LOGIC_OUTS17_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS17_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS17_37"
        },
        "PSS1.PSS1_LOGIC_OUTS17_38->PSS_LOGIC_OUTS17_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS17_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS17_38"
        },
        "PSS1.PSS1_LOGIC_OUTS17_39->PSS_LOGIC_OUTS17_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS17_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS17_39"
        },
        "PSS1.PSS1_LOGIC_OUTS18_0->PSS0_LOGIC_OUTS18_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS18_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS18_0"
        },
        "PSS1.PSS1_LOGIC_OUTS18_1->PSS0_LOGIC_OUTS18_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS18_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS18_1"
        },
        "PSS1.PSS1_LOGIC_OUTS18_2->PSS0_LOGIC_OUTS18_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS18_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS18_2"
        },
        "PSS1.PSS1_LOGIC_OUTS18_3->PSS0_LOGIC_OUTS18_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS18_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS18_3"
        },
        "PSS1.PSS1_LOGIC_OUTS18_4->PSS0_LOGIC_OUTS18_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS18_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS18_4"
        },
        "PSS1.PSS1_LOGIC_OUTS18_5->PSS0_LOGIC_OUTS18_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS18_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS18_5"
        },
        "PSS1.PSS1_LOGIC_OUTS18_6->PSS0_LOGIC_OUTS18_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS18_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS18_6"
        },
        "PSS1.PSS1_LOGIC_OUTS18_7->PSS0_LOGIC_OUTS18_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS18_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS18_7"
        },
        "PSS1.PSS1_LOGIC_OUTS18_8->PSS0_LOGIC_OUTS18_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS18_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS18_8"
        },
        "PSS1.PSS1_LOGIC_OUTS18_9->PSS0_LOGIC_OUTS18_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS18_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS18_9"
        },
        "PSS1.PSS1_LOGIC_OUTS18_10->PSS0_LOGIC_OUTS18_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS18_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS18_10"
        },
        "PSS1.PSS1_LOGIC_OUTS18_11->PSS0_LOGIC_OUTS18_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS18_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS18_11"
        },
        "PSS1.PSS1_LOGIC_OUTS18_12->PSS0_LOGIC_OUTS18_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS18_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS18_12"
        },
        "PSS1.PSS1_LOGIC_OUTS18_13->PSS0_LOGIC_OUTS18_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS18_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS18_13"
        },
        "PSS1.PSS1_LOGIC_OUTS18_14->PSS0_LOGIC_OUTS18_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS18_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS18_14"
        },
        "PSS1.PSS1_LOGIC_OUTS18_15->PSS0_LOGIC_OUTS18_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS18_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS18_15"
        },
        "PSS1.PSS1_LOGIC_OUTS18_16->PSS0_LOGIC_OUTS18_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS18_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS18_16"
        },
        "PSS1.PSS1_LOGIC_OUTS18_17->PSS0_LOGIC_OUTS18_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS18_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS18_17"
        },
        "PSS1.PSS1_LOGIC_OUTS18_18->PSS0_LOGIC_OUTS18_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS18_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS18_18"
        },
        "PSS1.PSS1_LOGIC_OUTS18_19->PSS0_LOGIC_OUTS18_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS18_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS18_19"
        },
        "PSS1.PSS1_LOGIC_OUTS18_20->PSS_LOGIC_OUTS18_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS18_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS18_20"
        },
        "PSS1.PSS1_LOGIC_OUTS18_21->PSS_LOGIC_OUTS18_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS18_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS18_21"
        },
        "PSS1.PSS1_LOGIC_OUTS18_22->PSS_LOGIC_OUTS18_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS18_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS18_22"
        },
        "PSS1.PSS1_LOGIC_OUTS18_23->PSS_LOGIC_OUTS18_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS18_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS18_23"
        },
        "PSS1.PSS1_LOGIC_OUTS18_24->PSS_LOGIC_OUTS18_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS18_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS18_24"
        },
        "PSS1.PSS1_LOGIC_OUTS18_25->PSS_LOGIC_OUTS18_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS18_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS18_25"
        },
        "PSS1.PSS1_LOGIC_OUTS18_26->PSS_LOGIC_OUTS18_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS18_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS18_26"
        },
        "PSS1.PSS1_LOGIC_OUTS18_27->PSS_LOGIC_OUTS18_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS18_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS18_27"
        },
        "PSS1.PSS1_LOGIC_OUTS18_28->PSS_LOGIC_OUTS18_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS18_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS18_28"
        },
        "PSS1.PSS1_LOGIC_OUTS18_29->PSS_LOGIC_OUTS18_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS18_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS18_29"
        },
        "PSS1.PSS1_LOGIC_OUTS18_30->PSS_LOGIC_OUTS18_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS18_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS18_30"
        },
        "PSS1.PSS1_LOGIC_OUTS18_31->PSS_LOGIC_OUTS18_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS18_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS18_31"
        },
        "PSS1.PSS1_LOGIC_OUTS18_32->PSS_LOGIC_OUTS18_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS18_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS18_32"
        },
        "PSS1.PSS1_LOGIC_OUTS18_33->PSS_LOGIC_OUTS18_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS18_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS18_33"
        },
        "PSS1.PSS1_LOGIC_OUTS18_34->PSS_LOGIC_OUTS18_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS18_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS18_34"
        },
        "PSS1.PSS1_LOGIC_OUTS18_35->PSS_LOGIC_OUTS18_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS18_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS18_35"
        },
        "PSS1.PSS1_LOGIC_OUTS18_36->PSS_LOGIC_OUTS18_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS18_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS18_36"
        },
        "PSS1.PSS1_LOGIC_OUTS18_37->PSS_LOGIC_OUTS18_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS18_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS18_37"
        },
        "PSS1.PSS1_LOGIC_OUTS18_38->PSS_LOGIC_OUTS18_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS18_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS18_38"
        },
        "PSS1.PSS1_LOGIC_OUTS18_39->PSS_LOGIC_OUTS18_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS18_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS18_39"
        },
        "PSS1.PSS1_LOGIC_OUTS19_0->PSS0_LOGIC_OUTS19_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS19_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS19_0"
        },
        "PSS1.PSS1_LOGIC_OUTS19_1->PSS0_LOGIC_OUTS19_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS19_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS19_1"
        },
        "PSS1.PSS1_LOGIC_OUTS19_2->PSS0_LOGIC_OUTS19_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS19_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS19_2"
        },
        "PSS1.PSS1_LOGIC_OUTS19_3->PSS0_LOGIC_OUTS19_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS19_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS19_3"
        },
        "PSS1.PSS1_LOGIC_OUTS19_4->PSS0_LOGIC_OUTS19_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS19_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS19_4"
        },
        "PSS1.PSS1_LOGIC_OUTS19_5->PSS0_LOGIC_OUTS19_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS19_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS19_5"
        },
        "PSS1.PSS1_LOGIC_OUTS19_6->PSS0_LOGIC_OUTS19_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS19_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS19_6"
        },
        "PSS1.PSS1_LOGIC_OUTS19_7->PSS0_LOGIC_OUTS19_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS19_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS19_7"
        },
        "PSS1.PSS1_LOGIC_OUTS19_8->PSS0_LOGIC_OUTS19_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS19_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS19_8"
        },
        "PSS1.PSS1_LOGIC_OUTS19_9->PSS0_LOGIC_OUTS19_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS19_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS19_9"
        },
        "PSS1.PSS1_LOGIC_OUTS19_10->PSS0_LOGIC_OUTS19_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS19_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS19_10"
        },
        "PSS1.PSS1_LOGIC_OUTS19_11->PSS0_LOGIC_OUTS19_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS19_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS19_11"
        },
        "PSS1.PSS1_LOGIC_OUTS19_12->PSS0_LOGIC_OUTS19_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS19_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS19_12"
        },
        "PSS1.PSS1_LOGIC_OUTS19_13->PSS0_LOGIC_OUTS19_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS19_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS19_13"
        },
        "PSS1.PSS1_LOGIC_OUTS19_14->PSS0_LOGIC_OUTS19_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS19_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS19_14"
        },
        "PSS1.PSS1_LOGIC_OUTS19_15->PSS0_LOGIC_OUTS19_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS19_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS19_15"
        },
        "PSS1.PSS1_LOGIC_OUTS19_16->PSS0_LOGIC_OUTS19_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS19_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS19_16"
        },
        "PSS1.PSS1_LOGIC_OUTS19_17->PSS0_LOGIC_OUTS19_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS19_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS19_17"
        },
        "PSS1.PSS1_LOGIC_OUTS19_18->PSS0_LOGIC_OUTS19_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS19_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS19_18"
        },
        "PSS1.PSS1_LOGIC_OUTS19_19->PSS0_LOGIC_OUTS19_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS19_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS19_19"
        },
        "PSS1.PSS1_LOGIC_OUTS19_20->PSS_LOGIC_OUTS19_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS19_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS19_20"
        },
        "PSS1.PSS1_LOGIC_OUTS19_21->PSS_LOGIC_OUTS19_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS19_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS19_21"
        },
        "PSS1.PSS1_LOGIC_OUTS19_22->PSS_LOGIC_OUTS19_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS19_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS19_22"
        },
        "PSS1.PSS1_LOGIC_OUTS19_23->PSS_LOGIC_OUTS19_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS19_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS19_23"
        },
        "PSS1.PSS1_LOGIC_OUTS19_24->PSS_LOGIC_OUTS19_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS19_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS19_24"
        },
        "PSS1.PSS1_LOGIC_OUTS19_25->PSS_LOGIC_OUTS19_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS19_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS19_25"
        },
        "PSS1.PSS1_LOGIC_OUTS19_26->PSS_LOGIC_OUTS19_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS19_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS19_26"
        },
        "PSS1.PSS1_LOGIC_OUTS19_27->PSS_LOGIC_OUTS19_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS19_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS19_27"
        },
        "PSS1.PSS1_LOGIC_OUTS19_28->PSS_LOGIC_OUTS19_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS19_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS19_28"
        },
        "PSS1.PSS1_LOGIC_OUTS19_29->PSS_LOGIC_OUTS19_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS19_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS19_29"
        },
        "PSS1.PSS1_LOGIC_OUTS19_30->PSS_LOGIC_OUTS19_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS19_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS19_30"
        },
        "PSS1.PSS1_LOGIC_OUTS19_31->PSS_LOGIC_OUTS19_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS19_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS19_31"
        },
        "PSS1.PSS1_LOGIC_OUTS19_32->PSS_LOGIC_OUTS19_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS19_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS19_32"
        },
        "PSS1.PSS1_LOGIC_OUTS19_33->PSS_LOGIC_OUTS19_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS19_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS19_33"
        },
        "PSS1.PSS1_LOGIC_OUTS19_34->PSS_LOGIC_OUTS19_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS19_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS19_34"
        },
        "PSS1.PSS1_LOGIC_OUTS19_35->PSS_LOGIC_OUTS19_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS19_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS19_35"
        },
        "PSS1.PSS1_LOGIC_OUTS19_36->PSS_LOGIC_OUTS19_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS19_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS19_36"
        },
        "PSS1.PSS1_LOGIC_OUTS19_37->PSS_LOGIC_OUTS19_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS19_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS19_37"
        },
        "PSS1.PSS1_LOGIC_OUTS19_38->PSS_LOGIC_OUTS19_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS19_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS19_38"
        },
        "PSS1.PSS1_LOGIC_OUTS19_39->PSS_LOGIC_OUTS19_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS19_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS19_39"
        },
        "PSS1.PSS1_LOGIC_OUTS20_0->PSS0_LOGIC_OUTS20_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS20_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS20_0"
        },
        "PSS1.PSS1_LOGIC_OUTS20_1->PSS0_LOGIC_OUTS20_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS20_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS20_1"
        },
        "PSS1.PSS1_LOGIC_OUTS20_2->PSS0_LOGIC_OUTS20_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS20_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS20_2"
        },
        "PSS1.PSS1_LOGIC_OUTS20_3->PSS0_LOGIC_OUTS20_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS20_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS20_3"
        },
        "PSS1.PSS1_LOGIC_OUTS20_4->PSS0_LOGIC_OUTS20_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS20_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS20_4"
        },
        "PSS1.PSS1_LOGIC_OUTS20_5->PSS0_LOGIC_OUTS20_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS20_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS20_5"
        },
        "PSS1.PSS1_LOGIC_OUTS20_6->PSS0_LOGIC_OUTS20_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS20_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS20_6"
        },
        "PSS1.PSS1_LOGIC_OUTS20_7->PSS0_LOGIC_OUTS20_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS20_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS20_7"
        },
        "PSS1.PSS1_LOGIC_OUTS20_8->PSS0_LOGIC_OUTS20_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS20_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS20_8"
        },
        "PSS1.PSS1_LOGIC_OUTS20_9->PSS0_LOGIC_OUTS20_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS20_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS20_9"
        },
        "PSS1.PSS1_LOGIC_OUTS20_10->PSS0_LOGIC_OUTS20_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS20_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS20_10"
        },
        "PSS1.PSS1_LOGIC_OUTS20_11->PSS0_LOGIC_OUTS20_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS20_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS20_11"
        },
        "PSS1.PSS1_LOGIC_OUTS20_12->PSS0_LOGIC_OUTS20_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS20_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS20_12"
        },
        "PSS1.PSS1_LOGIC_OUTS20_13->PSS0_LOGIC_OUTS20_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS20_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS20_13"
        },
        "PSS1.PSS1_LOGIC_OUTS20_14->PSS0_LOGIC_OUTS20_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS20_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS20_14"
        },
        "PSS1.PSS1_LOGIC_OUTS20_15->PSS0_LOGIC_OUTS20_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS20_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS20_15"
        },
        "PSS1.PSS1_LOGIC_OUTS20_16->PSS0_LOGIC_OUTS20_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS20_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS20_16"
        },
        "PSS1.PSS1_LOGIC_OUTS20_17->PSS0_LOGIC_OUTS20_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS20_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS20_17"
        },
        "PSS1.PSS1_LOGIC_OUTS20_18->PSS0_LOGIC_OUTS20_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS20_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS20_18"
        },
        "PSS1.PSS1_LOGIC_OUTS20_19->PSS0_LOGIC_OUTS20_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS20_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS20_19"
        },
        "PSS1.PSS1_LOGIC_OUTS20_20->PSS_LOGIC_OUTS20_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS20_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS20_20"
        },
        "PSS1.PSS1_LOGIC_OUTS20_21->PSS_LOGIC_OUTS20_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS20_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS20_21"
        },
        "PSS1.PSS1_LOGIC_OUTS20_22->PSS_LOGIC_OUTS20_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS20_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS20_22"
        },
        "PSS1.PSS1_LOGIC_OUTS20_23->PSS_LOGIC_OUTS20_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS20_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS20_23"
        },
        "PSS1.PSS1_LOGIC_OUTS20_24->PSS_LOGIC_OUTS20_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS20_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS20_24"
        },
        "PSS1.PSS1_LOGIC_OUTS20_25->PSS_LOGIC_OUTS20_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS20_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS20_25"
        },
        "PSS1.PSS1_LOGIC_OUTS20_26->PSS_LOGIC_OUTS20_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS20_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS20_26"
        },
        "PSS1.PSS1_LOGIC_OUTS20_27->PSS_LOGIC_OUTS20_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS20_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS20_27"
        },
        "PSS1.PSS1_LOGIC_OUTS20_28->PSS_LOGIC_OUTS20_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS20_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS20_28"
        },
        "PSS1.PSS1_LOGIC_OUTS20_29->PSS_LOGIC_OUTS20_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS20_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS20_29"
        },
        "PSS1.PSS1_LOGIC_OUTS20_30->PSS_LOGIC_OUTS20_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS20_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS20_30"
        },
        "PSS1.PSS1_LOGIC_OUTS20_31->PSS_LOGIC_OUTS20_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS20_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS20_31"
        },
        "PSS1.PSS1_LOGIC_OUTS20_32->PSS_LOGIC_OUTS20_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS20_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS20_32"
        },
        "PSS1.PSS1_LOGIC_OUTS20_33->PSS_LOGIC_OUTS20_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS20_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS20_33"
        },
        "PSS1.PSS1_LOGIC_OUTS20_34->PSS_LOGIC_OUTS20_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS20_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS20_34"
        },
        "PSS1.PSS1_LOGIC_OUTS20_35->PSS_LOGIC_OUTS20_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS20_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS20_35"
        },
        "PSS1.PSS1_LOGIC_OUTS20_36->PSS_LOGIC_OUTS20_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS20_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS20_36"
        },
        "PSS1.PSS1_LOGIC_OUTS20_37->PSS_LOGIC_OUTS20_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS20_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS20_37"
        },
        "PSS1.PSS1_LOGIC_OUTS20_38->PSS_LOGIC_OUTS20_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS20_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS20_38"
        },
        "PSS1.PSS1_LOGIC_OUTS20_39->PSS_LOGIC_OUTS20_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS20_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS20_39"
        },
        "PSS1.PSS1_LOGIC_OUTS21_0->PSS0_LOGIC_OUTS21_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS21_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS21_0"
        },
        "PSS1.PSS1_LOGIC_OUTS21_1->PSS0_LOGIC_OUTS21_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS21_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS21_1"
        },
        "PSS1.PSS1_LOGIC_OUTS21_2->PSS0_LOGIC_OUTS21_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS21_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS21_2"
        },
        "PSS1.PSS1_LOGIC_OUTS21_3->PSS0_LOGIC_OUTS21_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS21_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS21_3"
        },
        "PSS1.PSS1_LOGIC_OUTS21_4->PSS0_LOGIC_OUTS21_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS21_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS21_4"
        },
        "PSS1.PSS1_LOGIC_OUTS21_5->PSS0_LOGIC_OUTS21_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS21_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS21_5"
        },
        "PSS1.PSS1_LOGIC_OUTS21_6->PSS0_LOGIC_OUTS21_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS21_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS21_6"
        },
        "PSS1.PSS1_LOGIC_OUTS21_7->PSS0_LOGIC_OUTS21_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS21_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS21_7"
        },
        "PSS1.PSS1_LOGIC_OUTS21_8->PSS0_LOGIC_OUTS21_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS21_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS21_8"
        },
        "PSS1.PSS1_LOGIC_OUTS21_9->PSS0_LOGIC_OUTS21_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS21_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS21_9"
        },
        "PSS1.PSS1_LOGIC_OUTS21_10->PSS0_LOGIC_OUTS21_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS21_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS21_10"
        },
        "PSS1.PSS1_LOGIC_OUTS21_11->PSS0_LOGIC_OUTS21_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS21_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS21_11"
        },
        "PSS1.PSS1_LOGIC_OUTS21_12->PSS0_LOGIC_OUTS21_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS21_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS21_12"
        },
        "PSS1.PSS1_LOGIC_OUTS21_13->PSS0_LOGIC_OUTS21_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS21_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS21_13"
        },
        "PSS1.PSS1_LOGIC_OUTS21_14->PSS0_LOGIC_OUTS21_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS21_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS21_14"
        },
        "PSS1.PSS1_LOGIC_OUTS21_15->PSS0_LOGIC_OUTS21_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS21_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS21_15"
        },
        "PSS1.PSS1_LOGIC_OUTS21_16->PSS0_LOGIC_OUTS21_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS21_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS21_16"
        },
        "PSS1.PSS1_LOGIC_OUTS21_17->PSS0_LOGIC_OUTS21_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS21_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS21_17"
        },
        "PSS1.PSS1_LOGIC_OUTS21_18->PSS0_LOGIC_OUTS21_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS21_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS21_18"
        },
        "PSS1.PSS1_LOGIC_OUTS21_19->PSS0_LOGIC_OUTS21_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS21_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS21_19"
        },
        "PSS1.PSS1_LOGIC_OUTS21_20->PSS_LOGIC_OUTS21_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS21_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS21_20"
        },
        "PSS1.PSS1_LOGIC_OUTS21_21->PSS_LOGIC_OUTS21_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS21_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS21_21"
        },
        "PSS1.PSS1_LOGIC_OUTS21_22->PSS_LOGIC_OUTS21_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS21_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS21_22"
        },
        "PSS1.PSS1_LOGIC_OUTS21_23->PSS_LOGIC_OUTS21_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS21_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS21_23"
        },
        "PSS1.PSS1_LOGIC_OUTS21_24->PSS_LOGIC_OUTS21_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS21_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS21_24"
        },
        "PSS1.PSS1_LOGIC_OUTS21_25->PSS_LOGIC_OUTS21_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS21_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS21_25"
        },
        "PSS1.PSS1_LOGIC_OUTS21_26->PSS_LOGIC_OUTS21_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS21_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS21_26"
        },
        "PSS1.PSS1_LOGIC_OUTS21_27->PSS_LOGIC_OUTS21_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS21_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS21_27"
        },
        "PSS1.PSS1_LOGIC_OUTS21_28->PSS_LOGIC_OUTS21_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS21_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS21_28"
        },
        "PSS1.PSS1_LOGIC_OUTS21_29->PSS_LOGIC_OUTS21_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS21_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS21_29"
        },
        "PSS1.PSS1_LOGIC_OUTS21_30->PSS_LOGIC_OUTS21_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS21_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS21_30"
        },
        "PSS1.PSS1_LOGIC_OUTS21_31->PSS_LOGIC_OUTS21_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS21_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS21_31"
        },
        "PSS1.PSS1_LOGIC_OUTS21_32->PSS_LOGIC_OUTS21_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS21_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS21_32"
        },
        "PSS1.PSS1_LOGIC_OUTS21_33->PSS_LOGIC_OUTS21_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS21_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS21_33"
        },
        "PSS1.PSS1_LOGIC_OUTS21_34->PSS_LOGIC_OUTS21_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS21_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS21_34"
        },
        "PSS1.PSS1_LOGIC_OUTS21_35->PSS_LOGIC_OUTS21_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS21_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS21_35"
        },
        "PSS1.PSS1_LOGIC_OUTS21_36->PSS_LOGIC_OUTS21_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS21_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS21_36"
        },
        "PSS1.PSS1_LOGIC_OUTS21_37->PSS_LOGIC_OUTS21_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS21_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS21_37"
        },
        "PSS1.PSS1_LOGIC_OUTS21_38->PSS_LOGIC_OUTS21_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS21_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS21_38"
        },
        "PSS1.PSS1_LOGIC_OUTS21_39->PSS_LOGIC_OUTS21_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS21_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS21_39"
        },
        "PSS1.PSS1_LOGIC_OUTS22_0->PSS0_LOGIC_OUTS22_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS22_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS22_0"
        },
        "PSS1.PSS1_LOGIC_OUTS22_1->PSS0_LOGIC_OUTS22_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS22_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS22_1"
        },
        "PSS1.PSS1_LOGIC_OUTS22_2->PSS0_LOGIC_OUTS22_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS22_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS22_2"
        },
        "PSS1.PSS1_LOGIC_OUTS22_3->PSS0_LOGIC_OUTS22_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS22_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS22_3"
        },
        "PSS1.PSS1_LOGIC_OUTS22_4->PSS0_LOGIC_OUTS22_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS22_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS22_4"
        },
        "PSS1.PSS1_LOGIC_OUTS22_5->PSS0_LOGIC_OUTS22_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS22_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS22_5"
        },
        "PSS1.PSS1_LOGIC_OUTS22_6->PSS0_LOGIC_OUTS22_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS22_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS22_6"
        },
        "PSS1.PSS1_LOGIC_OUTS22_7->PSS0_LOGIC_OUTS22_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS22_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS22_7"
        },
        "PSS1.PSS1_LOGIC_OUTS22_8->PSS0_LOGIC_OUTS22_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS22_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS22_8"
        },
        "PSS1.PSS1_LOGIC_OUTS22_9->PSS0_LOGIC_OUTS22_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS22_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS22_9"
        },
        "PSS1.PSS1_LOGIC_OUTS22_10->PSS0_LOGIC_OUTS22_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS22_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS22_10"
        },
        "PSS1.PSS1_LOGIC_OUTS22_11->PSS0_LOGIC_OUTS22_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS22_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS22_11"
        },
        "PSS1.PSS1_LOGIC_OUTS22_12->PSS0_LOGIC_OUTS22_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS22_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS22_12"
        },
        "PSS1.PSS1_LOGIC_OUTS22_13->PSS0_LOGIC_OUTS22_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS22_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS22_13"
        },
        "PSS1.PSS1_LOGIC_OUTS22_14->PSS0_LOGIC_OUTS22_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS22_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS22_14"
        },
        "PSS1.PSS1_LOGIC_OUTS22_15->PSS0_LOGIC_OUTS22_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS22_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS22_15"
        },
        "PSS1.PSS1_LOGIC_OUTS22_16->PSS0_LOGIC_OUTS22_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS22_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS22_16"
        },
        "PSS1.PSS1_LOGIC_OUTS22_17->PSS0_LOGIC_OUTS22_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS22_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS22_17"
        },
        "PSS1.PSS1_LOGIC_OUTS22_18->PSS0_LOGIC_OUTS22_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS22_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS22_18"
        },
        "PSS1.PSS1_LOGIC_OUTS22_19->PSS0_LOGIC_OUTS22_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS22_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS22_19"
        },
        "PSS1.PSS1_LOGIC_OUTS22_20->PSS_LOGIC_OUTS22_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS22_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS22_20"
        },
        "PSS1.PSS1_LOGIC_OUTS22_21->PSS_LOGIC_OUTS22_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS22_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS22_21"
        },
        "PSS1.PSS1_LOGIC_OUTS22_22->PSS_LOGIC_OUTS22_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS22_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS22_22"
        },
        "PSS1.PSS1_LOGIC_OUTS22_23->PSS_LOGIC_OUTS22_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS22_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS22_23"
        },
        "PSS1.PSS1_LOGIC_OUTS22_24->PSS_LOGIC_OUTS22_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS22_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS22_24"
        },
        "PSS1.PSS1_LOGIC_OUTS22_25->PSS_LOGIC_OUTS22_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS22_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS22_25"
        },
        "PSS1.PSS1_LOGIC_OUTS22_26->PSS_LOGIC_OUTS22_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS22_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS22_26"
        },
        "PSS1.PSS1_LOGIC_OUTS22_27->PSS_LOGIC_OUTS22_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS22_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS22_27"
        },
        "PSS1.PSS1_LOGIC_OUTS22_28->PSS_LOGIC_OUTS22_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS22_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS22_28"
        },
        "PSS1.PSS1_LOGIC_OUTS22_29->PSS_LOGIC_OUTS22_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS22_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS22_29"
        },
        "PSS1.PSS1_LOGIC_OUTS22_30->PSS_LOGIC_OUTS22_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS22_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS22_30"
        },
        "PSS1.PSS1_LOGIC_OUTS22_31->PSS_LOGIC_OUTS22_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS22_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS22_31"
        },
        "PSS1.PSS1_LOGIC_OUTS22_32->PSS_LOGIC_OUTS22_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS22_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS22_32"
        },
        "PSS1.PSS1_LOGIC_OUTS22_33->PSS_LOGIC_OUTS22_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS22_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS22_33"
        },
        "PSS1.PSS1_LOGIC_OUTS22_34->PSS_LOGIC_OUTS22_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS22_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS22_34"
        },
        "PSS1.PSS1_LOGIC_OUTS22_35->PSS_LOGIC_OUTS22_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS22_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS22_35"
        },
        "PSS1.PSS1_LOGIC_OUTS22_36->PSS_LOGIC_OUTS22_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS22_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS22_36"
        },
        "PSS1.PSS1_LOGIC_OUTS22_37->PSS_LOGIC_OUTS22_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS22_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS22_37"
        },
        "PSS1.PSS1_LOGIC_OUTS22_38->PSS_LOGIC_OUTS22_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS22_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS22_38"
        },
        "PSS1.PSS1_LOGIC_OUTS22_39->PSS_LOGIC_OUTS22_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS22_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS22_39"
        },
        "PSS1.PSS1_LOGIC_OUTS23_0->PSS0_LOGIC_OUTS23_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS23_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS23_0"
        },
        "PSS1.PSS1_LOGIC_OUTS23_1->PSS0_LOGIC_OUTS23_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS23_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS23_1"
        },
        "PSS1.PSS1_LOGIC_OUTS23_2->PSS0_LOGIC_OUTS23_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS23_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS23_2"
        },
        "PSS1.PSS1_LOGIC_OUTS23_3->PSS0_LOGIC_OUTS23_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS23_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS23_3"
        },
        "PSS1.PSS1_LOGIC_OUTS23_4->PSS0_LOGIC_OUTS23_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS23_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS23_4"
        },
        "PSS1.PSS1_LOGIC_OUTS23_5->PSS0_LOGIC_OUTS23_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS23_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS23_5"
        },
        "PSS1.PSS1_LOGIC_OUTS23_6->PSS0_LOGIC_OUTS23_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS23_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS23_6"
        },
        "PSS1.PSS1_LOGIC_OUTS23_7->PSS0_LOGIC_OUTS23_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS23_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS23_7"
        },
        "PSS1.PSS1_LOGIC_OUTS23_8->PSS0_LOGIC_OUTS23_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS23_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS23_8"
        },
        "PSS1.PSS1_LOGIC_OUTS23_9->PSS0_LOGIC_OUTS23_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS23_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS23_9"
        },
        "PSS1.PSS1_LOGIC_OUTS23_10->PSS0_LOGIC_OUTS23_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS23_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS23_10"
        },
        "PSS1.PSS1_LOGIC_OUTS23_11->PSS0_LOGIC_OUTS23_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS23_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS23_11"
        },
        "PSS1.PSS1_LOGIC_OUTS23_12->PSS0_LOGIC_OUTS23_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS23_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS23_12"
        },
        "PSS1.PSS1_LOGIC_OUTS23_13->PSS0_LOGIC_OUTS23_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS23_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS23_13"
        },
        "PSS1.PSS1_LOGIC_OUTS23_14->PSS0_LOGIC_OUTS23_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS23_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS23_14"
        },
        "PSS1.PSS1_LOGIC_OUTS23_15->PSS0_LOGIC_OUTS23_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS23_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS23_15"
        },
        "PSS1.PSS1_LOGIC_OUTS23_16->PSS0_LOGIC_OUTS23_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS23_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS23_16"
        },
        "PSS1.PSS1_LOGIC_OUTS23_17->PSS0_LOGIC_OUTS23_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS23_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS23_17"
        },
        "PSS1.PSS1_LOGIC_OUTS23_18->PSS0_LOGIC_OUTS23_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS23_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS23_18"
        },
        "PSS1.PSS1_LOGIC_OUTS23_19->PSS0_LOGIC_OUTS23_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS0_LOGIC_OUTS23_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS23_19"
        },
        "PSS1.PSS1_LOGIC_OUTS23_20->PSS_LOGIC_OUTS23_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS23_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS23_20"
        },
        "PSS1.PSS1_LOGIC_OUTS23_21->PSS_LOGIC_OUTS23_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS23_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS23_21"
        },
        "PSS1.PSS1_LOGIC_OUTS23_22->PSS_LOGIC_OUTS23_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS23_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS23_22"
        },
        "PSS1.PSS1_LOGIC_OUTS23_23->PSS_LOGIC_OUTS23_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS23_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS23_23"
        },
        "PSS1.PSS1_LOGIC_OUTS23_24->PSS_LOGIC_OUTS23_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS23_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS23_24"
        },
        "PSS1.PSS1_LOGIC_OUTS23_25->PSS_LOGIC_OUTS23_5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS23_5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS23_25"
        },
        "PSS1.PSS1_LOGIC_OUTS23_26->PSS_LOGIC_OUTS23_6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS23_6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS23_26"
        },
        "PSS1.PSS1_LOGIC_OUTS23_27->PSS_LOGIC_OUTS23_7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS23_7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS23_27"
        },
        "PSS1.PSS1_LOGIC_OUTS23_28->PSS_LOGIC_OUTS23_8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS23_8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS23_28"
        },
        "PSS1.PSS1_LOGIC_OUTS23_29->PSS_LOGIC_OUTS23_9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS23_9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS23_29"
        },
        "PSS1.PSS1_LOGIC_OUTS23_30->PSS_LOGIC_OUTS23_10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS23_10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS23_30"
        },
        "PSS1.PSS1_LOGIC_OUTS23_31->PSS_LOGIC_OUTS23_11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS23_11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS23_31"
        },
        "PSS1.PSS1_LOGIC_OUTS23_32->PSS_LOGIC_OUTS23_12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS23_12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS23_32"
        },
        "PSS1.PSS1_LOGIC_OUTS23_33->PSS_LOGIC_OUTS23_13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS23_13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS23_33"
        },
        "PSS1.PSS1_LOGIC_OUTS23_34->PSS_LOGIC_OUTS23_14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS23_14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS23_34"
        },
        "PSS1.PSS1_LOGIC_OUTS23_35->PSS_LOGIC_OUTS23_15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS23_15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS23_35"
        },
        "PSS1.PSS1_LOGIC_OUTS23_36->PSS_LOGIC_OUTS23_16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS23_16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS23_36"
        },
        "PSS1.PSS1_LOGIC_OUTS23_37->PSS_LOGIC_OUTS23_17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS23_17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS23_37"
        },
        "PSS1.PSS1_LOGIC_OUTS23_38->PSS_LOGIC_OUTS23_18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS23_18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS23_38"
        },
        "PSS1.PSS1_LOGIC_OUTS23_39->PSS_LOGIC_OUTS23_19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS_LOGIC_OUTS23_19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS1_LOGIC_OUTS23_39"
        },
        "PSS1.PSS_CLK_B0_0->PSS1_CLK_B0_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B0_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_CLK_B0_0"
        },
        "PSS1.PSS_CLK_B0_1->PSS1_CLK_B0_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B0_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_CLK_B0_1"
        },
        "PSS1.PSS_CLK_B0_2->PSS1_CLK_B0_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B0_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_CLK_B0_2"
        },
        "PSS1.PSS_CLK_B0_3->PSS1_CLK_B0_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B0_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_CLK_B0_3"
        },
        "PSS1.PSS_CLK_B0_4->PSS1_CLK_B0_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B0_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_CLK_B0_4"
        },
        "PSS1.PSS_CLK_B0_5->PSS1_CLK_B0_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B0_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_CLK_B0_5"
        },
        "PSS1.PSS_CLK_B0_6->PSS1_CLK_B0_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B0_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_CLK_B0_6"
        },
        "PSS1.PSS_CLK_B0_7->PSS1_CLK_B0_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B0_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_CLK_B0_7"
        },
        "PSS1.PSS_CLK_B0_8->PSS1_CLK_B0_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B0_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_CLK_B0_8"
        },
        "PSS1.PSS_CLK_B0_9->PSS1_CLK_B0_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B0_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_CLK_B0_9"
        },
        "PSS1.PSS_CLK_B0_10->PSS1_CLK_B0_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B0_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_CLK_B0_10"
        },
        "PSS1.PSS_CLK_B0_11->PSS1_CLK_B0_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B0_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_CLK_B0_11"
        },
        "PSS1.PSS_CLK_B0_12->PSS1_CLK_B0_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B0_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_CLK_B0_12"
        },
        "PSS1.PSS_CLK_B0_13->PSS1_CLK_B0_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B0_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_CLK_B0_13"
        },
        "PSS1.PSS_CLK_B0_14->PSS1_CLK_B0_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B0_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_CLK_B0_14"
        },
        "PSS1.PSS_CLK_B0_15->PSS1_CLK_B0_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B0_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_CLK_B0_15"
        },
        "PSS1.PSS_CLK_B0_16->PSS1_CLK_B0_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B0_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_CLK_B0_16"
        },
        "PSS1.PSS_CLK_B0_17->PSS1_CLK_B0_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B0_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_CLK_B0_17"
        },
        "PSS1.PSS_CLK_B0_18->PSS1_CLK_B0_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B0_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_CLK_B0_18"
        },
        "PSS1.PSS_CLK_B0_19->PSS1_CLK_B0_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B0_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_CLK_B0_19"
        },
        "PSS1.PSS_CLK_B1_0->PSS1_CLK_B1_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B1_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_CLK_B1_0"
        },
        "PSS1.PSS_CLK_B1_1->PSS1_CLK_B1_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B1_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_CLK_B1_1"
        },
        "PSS1.PSS_CLK_B1_2->PSS1_CLK_B1_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B1_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_CLK_B1_2"
        },
        "PSS1.PSS_CLK_B1_3->PSS1_CLK_B1_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B1_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_CLK_B1_3"
        },
        "PSS1.PSS_CLK_B1_4->PSS1_CLK_B1_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B1_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_CLK_B1_4"
        },
        "PSS1.PSS_CLK_B1_5->PSS1_CLK_B1_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B1_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_CLK_B1_5"
        },
        "PSS1.PSS_CLK_B1_6->PSS1_CLK_B1_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B1_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_CLK_B1_6"
        },
        "PSS1.PSS_CLK_B1_7->PSS1_CLK_B1_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B1_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_CLK_B1_7"
        },
        "PSS1.PSS_CLK_B1_8->PSS1_CLK_B1_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B1_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_CLK_B1_8"
        },
        "PSS1.PSS_CLK_B1_9->PSS1_CLK_B1_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B1_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_CLK_B1_9"
        },
        "PSS1.PSS_CLK_B1_10->PSS1_CLK_B1_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B1_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_CLK_B1_10"
        },
        "PSS1.PSS_CLK_B1_11->PSS1_CLK_B1_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B1_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_CLK_B1_11"
        },
        "PSS1.PSS_CLK_B1_12->PSS1_CLK_B1_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B1_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_CLK_B1_12"
        },
        "PSS1.PSS_CLK_B1_13->PSS1_CLK_B1_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B1_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_CLK_B1_13"
        },
        "PSS1.PSS_CLK_B1_14->PSS1_CLK_B1_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B1_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_CLK_B1_14"
        },
        "PSS1.PSS_CLK_B1_15->PSS1_CLK_B1_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B1_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_CLK_B1_15"
        },
        "PSS1.PSS_CLK_B1_16->PSS1_CLK_B1_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B1_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_CLK_B1_16"
        },
        "PSS1.PSS_CLK_B1_17->PSS1_CLK_B1_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B1_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_CLK_B1_17"
        },
        "PSS1.PSS_CLK_B1_18->PSS1_CLK_B1_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B1_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_CLK_B1_18"
        },
        "PSS1.PSS_CLK_B1_19->PSS1_CLK_B1_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_CLK_B1_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_CLK_B1_19"
        },
        "PSS1.PSS_FCLKCLK0->>PSS_HCLK_CK_IN0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "PSS_HCLK_CK_IN0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "PSS_FCLKCLK0"
        },
        "PSS1.PSS_FCLKCLK1->>PSS_HCLK_CK_IN1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "PSS_HCLK_CK_IN1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "PSS_FCLKCLK1"
        },
        "PSS1.PSS_FCLKCLK2->>PSS_HCLK_CK_IN2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "PSS_HCLK_CK_IN2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "PSS_FCLKCLK2"
        },
        "PSS1.PSS_FCLKCLK3->>PSS_HCLK_CK_IN3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "PSS_HCLK_CK_IN3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "PSS_FCLKCLK3"
        },
        "PSS1.PSS_IMUX_B0_0->PSS1_IMUX_B0_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B0_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B0_0"
        },
        "PSS1.PSS_IMUX_B0_1->PSS1_IMUX_B0_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B0_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B0_1"
        },
        "PSS1.PSS_IMUX_B0_2->PSS1_IMUX_B0_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B0_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B0_2"
        },
        "PSS1.PSS_IMUX_B0_3->PSS1_IMUX_B0_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B0_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B0_3"
        },
        "PSS1.PSS_IMUX_B0_4->PSS1_IMUX_B0_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B0_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B0_4"
        },
        "PSS1.PSS_IMUX_B0_5->PSS1_IMUX_B0_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B0_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B0_5"
        },
        "PSS1.PSS_IMUX_B0_6->PSS1_IMUX_B0_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B0_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B0_6"
        },
        "PSS1.PSS_IMUX_B0_7->PSS1_IMUX_B0_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B0_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B0_7"
        },
        "PSS1.PSS_IMUX_B0_8->PSS1_IMUX_B0_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B0_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B0_8"
        },
        "PSS1.PSS_IMUX_B0_9->PSS1_IMUX_B0_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B0_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B0_9"
        },
        "PSS1.PSS_IMUX_B0_10->PSS1_IMUX_B0_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B0_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B0_10"
        },
        "PSS1.PSS_IMUX_B0_11->PSS1_IMUX_B0_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B0_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B0_11"
        },
        "PSS1.PSS_IMUX_B0_12->PSS1_IMUX_B0_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B0_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B0_12"
        },
        "PSS1.PSS_IMUX_B0_13->PSS1_IMUX_B0_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B0_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B0_13"
        },
        "PSS1.PSS_IMUX_B0_14->PSS1_IMUX_B0_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B0_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B0_14"
        },
        "PSS1.PSS_IMUX_B0_15->PSS1_IMUX_B0_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B0_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B0_15"
        },
        "PSS1.PSS_IMUX_B0_16->PSS1_IMUX_B0_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B0_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B0_16"
        },
        "PSS1.PSS_IMUX_B0_17->PSS1_IMUX_B0_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B0_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B0_17"
        },
        "PSS1.PSS_IMUX_B0_18->PSS1_IMUX_B0_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B0_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B0_18"
        },
        "PSS1.PSS_IMUX_B0_19->PSS1_IMUX_B0_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B0_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B0_19"
        },
        "PSS1.PSS_IMUX_B1_0->PSS1_IMUX_B1_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B1_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B1_0"
        },
        "PSS1.PSS_IMUX_B1_1->PSS1_IMUX_B1_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B1_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B1_1"
        },
        "PSS1.PSS_IMUX_B1_2->PSS1_IMUX_B1_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B1_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B1_2"
        },
        "PSS1.PSS_IMUX_B1_3->PSS1_IMUX_B1_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B1_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B1_3"
        },
        "PSS1.PSS_IMUX_B1_4->PSS1_IMUX_B1_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B1_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B1_4"
        },
        "PSS1.PSS_IMUX_B1_5->PSS1_IMUX_B1_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B1_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B1_5"
        },
        "PSS1.PSS_IMUX_B1_6->PSS1_IMUX_B1_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B1_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B1_6"
        },
        "PSS1.PSS_IMUX_B1_7->PSS1_IMUX_B1_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B1_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B1_7"
        },
        "PSS1.PSS_IMUX_B1_8->PSS1_IMUX_B1_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B1_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B1_8"
        },
        "PSS1.PSS_IMUX_B1_9->PSS1_IMUX_B1_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B1_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B1_9"
        },
        "PSS1.PSS_IMUX_B1_10->PSS1_IMUX_B1_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B1_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B1_10"
        },
        "PSS1.PSS_IMUX_B1_11->PSS1_IMUX_B1_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B1_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B1_11"
        },
        "PSS1.PSS_IMUX_B1_12->PSS1_IMUX_B1_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B1_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B1_12"
        },
        "PSS1.PSS_IMUX_B1_13->PSS1_IMUX_B1_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B1_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B1_13"
        },
        "PSS1.PSS_IMUX_B1_14->PSS1_IMUX_B1_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B1_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B1_14"
        },
        "PSS1.PSS_IMUX_B1_15->PSS1_IMUX_B1_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B1_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B1_15"
        },
        "PSS1.PSS_IMUX_B1_16->PSS1_IMUX_B1_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B1_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B1_16"
        },
        "PSS1.PSS_IMUX_B1_17->PSS1_IMUX_B1_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B1_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B1_17"
        },
        "PSS1.PSS_IMUX_B1_18->PSS1_IMUX_B1_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B1_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B1_18"
        },
        "PSS1.PSS_IMUX_B1_19->PSS1_IMUX_B1_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B1_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B1_19"
        },
        "PSS1.PSS_IMUX_B2_0->PSS1_IMUX_B2_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B2_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B2_0"
        },
        "PSS1.PSS_IMUX_B2_1->PSS1_IMUX_B2_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B2_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B2_1"
        },
        "PSS1.PSS_IMUX_B2_2->PSS1_IMUX_B2_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B2_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B2_2"
        },
        "PSS1.PSS_IMUX_B2_3->PSS1_IMUX_B2_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B2_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B2_3"
        },
        "PSS1.PSS_IMUX_B2_4->PSS1_IMUX_B2_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B2_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B2_4"
        },
        "PSS1.PSS_IMUX_B2_5->PSS1_IMUX_B2_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B2_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B2_5"
        },
        "PSS1.PSS_IMUX_B2_6->PSS1_IMUX_B2_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B2_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B2_6"
        },
        "PSS1.PSS_IMUX_B2_7->PSS1_IMUX_B2_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B2_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B2_7"
        },
        "PSS1.PSS_IMUX_B2_8->PSS1_IMUX_B2_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B2_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B2_8"
        },
        "PSS1.PSS_IMUX_B2_9->PSS1_IMUX_B2_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B2_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B2_9"
        },
        "PSS1.PSS_IMUX_B2_10->PSS1_IMUX_B2_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B2_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B2_10"
        },
        "PSS1.PSS_IMUX_B2_11->PSS1_IMUX_B2_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B2_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B2_11"
        },
        "PSS1.PSS_IMUX_B2_12->PSS1_IMUX_B2_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B2_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B2_12"
        },
        "PSS1.PSS_IMUX_B2_13->PSS1_IMUX_B2_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B2_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B2_13"
        },
        "PSS1.PSS_IMUX_B2_14->PSS1_IMUX_B2_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B2_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B2_14"
        },
        "PSS1.PSS_IMUX_B2_15->PSS1_IMUX_B2_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B2_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B2_15"
        },
        "PSS1.PSS_IMUX_B2_16->PSS1_IMUX_B2_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B2_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B2_16"
        },
        "PSS1.PSS_IMUX_B2_17->PSS1_IMUX_B2_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B2_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B2_17"
        },
        "PSS1.PSS_IMUX_B2_18->PSS1_IMUX_B2_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B2_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B2_18"
        },
        "PSS1.PSS_IMUX_B2_19->PSS1_IMUX_B2_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B2_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B2_19"
        },
        "PSS1.PSS_IMUX_B3_0->PSS1_IMUX_B3_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B3_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B3_0"
        },
        "PSS1.PSS_IMUX_B3_1->PSS1_IMUX_B3_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B3_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B3_1"
        },
        "PSS1.PSS_IMUX_B3_2->PSS1_IMUX_B3_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B3_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B3_2"
        },
        "PSS1.PSS_IMUX_B3_3->PSS1_IMUX_B3_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B3_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B3_3"
        },
        "PSS1.PSS_IMUX_B3_4->PSS1_IMUX_B3_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B3_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B3_4"
        },
        "PSS1.PSS_IMUX_B3_5->PSS1_IMUX_B3_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B3_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B3_5"
        },
        "PSS1.PSS_IMUX_B3_6->PSS1_IMUX_B3_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B3_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B3_6"
        },
        "PSS1.PSS_IMUX_B3_7->PSS1_IMUX_B3_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B3_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B3_7"
        },
        "PSS1.PSS_IMUX_B3_8->PSS1_IMUX_B3_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B3_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B3_8"
        },
        "PSS1.PSS_IMUX_B3_9->PSS1_IMUX_B3_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B3_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B3_9"
        },
        "PSS1.PSS_IMUX_B3_10->PSS1_IMUX_B3_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B3_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B3_10"
        },
        "PSS1.PSS_IMUX_B3_11->PSS1_IMUX_B3_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B3_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B3_11"
        },
        "PSS1.PSS_IMUX_B3_12->PSS1_IMUX_B3_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B3_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B3_12"
        },
        "PSS1.PSS_IMUX_B3_13->PSS1_IMUX_B3_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B3_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B3_13"
        },
        "PSS1.PSS_IMUX_B3_14->PSS1_IMUX_B3_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B3_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B3_14"
        },
        "PSS1.PSS_IMUX_B3_15->PSS1_IMUX_B3_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B3_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B3_15"
        },
        "PSS1.PSS_IMUX_B3_16->PSS1_IMUX_B3_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B3_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B3_16"
        },
        "PSS1.PSS_IMUX_B3_17->PSS1_IMUX_B3_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B3_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B3_17"
        },
        "PSS1.PSS_IMUX_B3_18->PSS1_IMUX_B3_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B3_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B3_18"
        },
        "PSS1.PSS_IMUX_B3_19->PSS1_IMUX_B3_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B3_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B3_19"
        },
        "PSS1.PSS_IMUX_B4_0->PSS1_IMUX_B4_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B4_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B4_0"
        },
        "PSS1.PSS_IMUX_B4_1->PSS1_IMUX_B4_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B4_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B4_1"
        },
        "PSS1.PSS_IMUX_B4_2->PSS1_IMUX_B4_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B4_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B4_2"
        },
        "PSS1.PSS_IMUX_B4_3->PSS1_IMUX_B4_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B4_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B4_3"
        },
        "PSS1.PSS_IMUX_B4_4->PSS1_IMUX_B4_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B4_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B4_4"
        },
        "PSS1.PSS_IMUX_B4_5->PSS1_IMUX_B4_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B4_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B4_5"
        },
        "PSS1.PSS_IMUX_B4_6->PSS1_IMUX_B4_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B4_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B4_6"
        },
        "PSS1.PSS_IMUX_B4_7->PSS1_IMUX_B4_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B4_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B4_7"
        },
        "PSS1.PSS_IMUX_B4_8->PSS1_IMUX_B4_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B4_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B4_8"
        },
        "PSS1.PSS_IMUX_B4_9->PSS1_IMUX_B4_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B4_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B4_9"
        },
        "PSS1.PSS_IMUX_B4_10->PSS1_IMUX_B4_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B4_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B4_10"
        },
        "PSS1.PSS_IMUX_B4_11->PSS1_IMUX_B4_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B4_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B4_11"
        },
        "PSS1.PSS_IMUX_B4_12->PSS1_IMUX_B4_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B4_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B4_12"
        },
        "PSS1.PSS_IMUX_B4_13->PSS1_IMUX_B4_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B4_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B4_13"
        },
        "PSS1.PSS_IMUX_B4_14->PSS1_IMUX_B4_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B4_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B4_14"
        },
        "PSS1.PSS_IMUX_B4_15->PSS1_IMUX_B4_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B4_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B4_15"
        },
        "PSS1.PSS_IMUX_B4_16->PSS1_IMUX_B4_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B4_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B4_16"
        },
        "PSS1.PSS_IMUX_B4_17->PSS1_IMUX_B4_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B4_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B4_17"
        },
        "PSS1.PSS_IMUX_B4_18->PSS1_IMUX_B4_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B4_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B4_18"
        },
        "PSS1.PSS_IMUX_B4_19->PSS1_IMUX_B4_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B4_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B4_19"
        },
        "PSS1.PSS_IMUX_B5_0->PSS1_IMUX_B5_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B5_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B5_0"
        },
        "PSS1.PSS_IMUX_B5_1->PSS1_IMUX_B5_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B5_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B5_1"
        },
        "PSS1.PSS_IMUX_B5_2->PSS1_IMUX_B5_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B5_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B5_2"
        },
        "PSS1.PSS_IMUX_B5_3->PSS1_IMUX_B5_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B5_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B5_3"
        },
        "PSS1.PSS_IMUX_B5_4->PSS1_IMUX_B5_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B5_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B5_4"
        },
        "PSS1.PSS_IMUX_B5_5->PSS1_IMUX_B5_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B5_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B5_5"
        },
        "PSS1.PSS_IMUX_B5_6->PSS1_IMUX_B5_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B5_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B5_6"
        },
        "PSS1.PSS_IMUX_B5_7->PSS1_IMUX_B5_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B5_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B5_7"
        },
        "PSS1.PSS_IMUX_B5_8->PSS1_IMUX_B5_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B5_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B5_8"
        },
        "PSS1.PSS_IMUX_B5_9->PSS1_IMUX_B5_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B5_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B5_9"
        },
        "PSS1.PSS_IMUX_B5_10->PSS1_IMUX_B5_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B5_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B5_10"
        },
        "PSS1.PSS_IMUX_B5_11->PSS1_IMUX_B5_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B5_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B5_11"
        },
        "PSS1.PSS_IMUX_B5_12->PSS1_IMUX_B5_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B5_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B5_12"
        },
        "PSS1.PSS_IMUX_B5_13->PSS1_IMUX_B5_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B5_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B5_13"
        },
        "PSS1.PSS_IMUX_B5_14->PSS1_IMUX_B5_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B5_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B5_14"
        },
        "PSS1.PSS_IMUX_B5_15->PSS1_IMUX_B5_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B5_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B5_15"
        },
        "PSS1.PSS_IMUX_B5_16->PSS1_IMUX_B5_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B5_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B5_16"
        },
        "PSS1.PSS_IMUX_B5_17->PSS1_IMUX_B5_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B5_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B5_17"
        },
        "PSS1.PSS_IMUX_B5_18->PSS1_IMUX_B5_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B5_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B5_18"
        },
        "PSS1.PSS_IMUX_B5_19->PSS1_IMUX_B5_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B5_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B5_19"
        },
        "PSS1.PSS_IMUX_B6_0->PSS1_IMUX_B6_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B6_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B6_0"
        },
        "PSS1.PSS_IMUX_B6_1->PSS1_IMUX_B6_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B6_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B6_1"
        },
        "PSS1.PSS_IMUX_B6_2->PSS1_IMUX_B6_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B6_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B6_2"
        },
        "PSS1.PSS_IMUX_B6_3->PSS1_IMUX_B6_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B6_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B6_3"
        },
        "PSS1.PSS_IMUX_B6_4->PSS1_IMUX_B6_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B6_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B6_4"
        },
        "PSS1.PSS_IMUX_B6_5->PSS1_IMUX_B6_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B6_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B6_5"
        },
        "PSS1.PSS_IMUX_B6_6->PSS1_IMUX_B6_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B6_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B6_6"
        },
        "PSS1.PSS_IMUX_B6_7->PSS1_IMUX_B6_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B6_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B6_7"
        },
        "PSS1.PSS_IMUX_B6_8->PSS1_IMUX_B6_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B6_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B6_8"
        },
        "PSS1.PSS_IMUX_B6_9->PSS1_IMUX_B6_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B6_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B6_9"
        },
        "PSS1.PSS_IMUX_B6_10->PSS1_IMUX_B6_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B6_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B6_10"
        },
        "PSS1.PSS_IMUX_B6_11->PSS1_IMUX_B6_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B6_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B6_11"
        },
        "PSS1.PSS_IMUX_B6_12->PSS1_IMUX_B6_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B6_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B6_12"
        },
        "PSS1.PSS_IMUX_B6_13->PSS1_IMUX_B6_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B6_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B6_13"
        },
        "PSS1.PSS_IMUX_B6_14->PSS1_IMUX_B6_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B6_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B6_14"
        },
        "PSS1.PSS_IMUX_B6_15->PSS1_IMUX_B6_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B6_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B6_15"
        },
        "PSS1.PSS_IMUX_B6_16->PSS1_IMUX_B6_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B6_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B6_16"
        },
        "PSS1.PSS_IMUX_B6_17->PSS1_IMUX_B6_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B6_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B6_17"
        },
        "PSS1.PSS_IMUX_B6_18->PSS1_IMUX_B6_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B6_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B6_18"
        },
        "PSS1.PSS_IMUX_B6_19->PSS1_IMUX_B6_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B6_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B6_19"
        },
        "PSS1.PSS_IMUX_B7_0->PSS1_IMUX_B7_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B7_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B7_0"
        },
        "PSS1.PSS_IMUX_B7_1->PSS1_IMUX_B7_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B7_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B7_1"
        },
        "PSS1.PSS_IMUX_B7_2->PSS1_IMUX_B7_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B7_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B7_2"
        },
        "PSS1.PSS_IMUX_B7_3->PSS1_IMUX_B7_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B7_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B7_3"
        },
        "PSS1.PSS_IMUX_B7_4->PSS1_IMUX_B7_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B7_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B7_4"
        },
        "PSS1.PSS_IMUX_B7_5->PSS1_IMUX_B7_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B7_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B7_5"
        },
        "PSS1.PSS_IMUX_B7_6->PSS1_IMUX_B7_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B7_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B7_6"
        },
        "PSS1.PSS_IMUX_B7_7->PSS1_IMUX_B7_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B7_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B7_7"
        },
        "PSS1.PSS_IMUX_B7_8->PSS1_IMUX_B7_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B7_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B7_8"
        },
        "PSS1.PSS_IMUX_B7_9->PSS1_IMUX_B7_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B7_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B7_9"
        },
        "PSS1.PSS_IMUX_B7_10->PSS1_IMUX_B7_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B7_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B7_10"
        },
        "PSS1.PSS_IMUX_B7_11->PSS1_IMUX_B7_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B7_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B7_11"
        },
        "PSS1.PSS_IMUX_B7_12->PSS1_IMUX_B7_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B7_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B7_12"
        },
        "PSS1.PSS_IMUX_B7_13->PSS1_IMUX_B7_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B7_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B7_13"
        },
        "PSS1.PSS_IMUX_B7_14->PSS1_IMUX_B7_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B7_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B7_14"
        },
        "PSS1.PSS_IMUX_B7_15->PSS1_IMUX_B7_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B7_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B7_15"
        },
        "PSS1.PSS_IMUX_B7_16->PSS1_IMUX_B7_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B7_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B7_16"
        },
        "PSS1.PSS_IMUX_B7_17->PSS1_IMUX_B7_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B7_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B7_17"
        },
        "PSS1.PSS_IMUX_B7_18->PSS1_IMUX_B7_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B7_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B7_18"
        },
        "PSS1.PSS_IMUX_B7_19->PSS1_IMUX_B7_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B7_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B7_19"
        },
        "PSS1.PSS_IMUX_B8_0->PSS1_IMUX_B8_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B8_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B8_0"
        },
        "PSS1.PSS_IMUX_B8_1->PSS1_IMUX_B8_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B8_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B8_1"
        },
        "PSS1.PSS_IMUX_B8_2->PSS1_IMUX_B8_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B8_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B8_2"
        },
        "PSS1.PSS_IMUX_B8_3->PSS1_IMUX_B8_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B8_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B8_3"
        },
        "PSS1.PSS_IMUX_B8_4->PSS1_IMUX_B8_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B8_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B8_4"
        },
        "PSS1.PSS_IMUX_B8_5->PSS1_IMUX_B8_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B8_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B8_5"
        },
        "PSS1.PSS_IMUX_B8_6->PSS1_IMUX_B8_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B8_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B8_6"
        },
        "PSS1.PSS_IMUX_B8_7->PSS1_IMUX_B8_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B8_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B8_7"
        },
        "PSS1.PSS_IMUX_B8_8->PSS1_IMUX_B8_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B8_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B8_8"
        },
        "PSS1.PSS_IMUX_B8_9->PSS1_IMUX_B8_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B8_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B8_9"
        },
        "PSS1.PSS_IMUX_B8_10->PSS1_IMUX_B8_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B8_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B8_10"
        },
        "PSS1.PSS_IMUX_B8_11->PSS1_IMUX_B8_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B8_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B8_11"
        },
        "PSS1.PSS_IMUX_B8_12->PSS1_IMUX_B8_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B8_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B8_12"
        },
        "PSS1.PSS_IMUX_B8_13->PSS1_IMUX_B8_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B8_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B8_13"
        },
        "PSS1.PSS_IMUX_B8_14->PSS1_IMUX_B8_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B8_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B8_14"
        },
        "PSS1.PSS_IMUX_B8_15->PSS1_IMUX_B8_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B8_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B8_15"
        },
        "PSS1.PSS_IMUX_B8_16->PSS1_IMUX_B8_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B8_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B8_16"
        },
        "PSS1.PSS_IMUX_B8_17->PSS1_IMUX_B8_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B8_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B8_17"
        },
        "PSS1.PSS_IMUX_B8_18->PSS1_IMUX_B8_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B8_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B8_18"
        },
        "PSS1.PSS_IMUX_B8_19->PSS1_IMUX_B8_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B8_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B8_19"
        },
        "PSS1.PSS_IMUX_B9_0->PSS1_IMUX_B9_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B9_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B9_0"
        },
        "PSS1.PSS_IMUX_B9_1->PSS1_IMUX_B9_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B9_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B9_1"
        },
        "PSS1.PSS_IMUX_B9_2->PSS1_IMUX_B9_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B9_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B9_2"
        },
        "PSS1.PSS_IMUX_B9_3->PSS1_IMUX_B9_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B9_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B9_3"
        },
        "PSS1.PSS_IMUX_B9_4->PSS1_IMUX_B9_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B9_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B9_4"
        },
        "PSS1.PSS_IMUX_B9_5->PSS1_IMUX_B9_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B9_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B9_5"
        },
        "PSS1.PSS_IMUX_B9_6->PSS1_IMUX_B9_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B9_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B9_6"
        },
        "PSS1.PSS_IMUX_B9_7->PSS1_IMUX_B9_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B9_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B9_7"
        },
        "PSS1.PSS_IMUX_B9_8->PSS1_IMUX_B9_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B9_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B9_8"
        },
        "PSS1.PSS_IMUX_B9_9->PSS1_IMUX_B9_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B9_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B9_9"
        },
        "PSS1.PSS_IMUX_B9_10->PSS1_IMUX_B9_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B9_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B9_10"
        },
        "PSS1.PSS_IMUX_B9_11->PSS1_IMUX_B9_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B9_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B9_11"
        },
        "PSS1.PSS_IMUX_B9_12->PSS1_IMUX_B9_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B9_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B9_12"
        },
        "PSS1.PSS_IMUX_B9_13->PSS1_IMUX_B9_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B9_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B9_13"
        },
        "PSS1.PSS_IMUX_B9_14->PSS1_IMUX_B9_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B9_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B9_14"
        },
        "PSS1.PSS_IMUX_B9_15->PSS1_IMUX_B9_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B9_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B9_15"
        },
        "PSS1.PSS_IMUX_B9_16->PSS1_IMUX_B9_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B9_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B9_16"
        },
        "PSS1.PSS_IMUX_B9_17->PSS1_IMUX_B9_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B9_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B9_17"
        },
        "PSS1.PSS_IMUX_B9_18->PSS1_IMUX_B9_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B9_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B9_18"
        },
        "PSS1.PSS_IMUX_B9_19->PSS1_IMUX_B9_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B9_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B9_19"
        },
        "PSS1.PSS_IMUX_B10_0->PSS1_IMUX_B10_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B10_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B10_0"
        },
        "PSS1.PSS_IMUX_B10_1->PSS1_IMUX_B10_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B10_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B10_1"
        },
        "PSS1.PSS_IMUX_B10_2->PSS1_IMUX_B10_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B10_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B10_2"
        },
        "PSS1.PSS_IMUX_B10_3->PSS1_IMUX_B10_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B10_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B10_3"
        },
        "PSS1.PSS_IMUX_B10_4->PSS1_IMUX_B10_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B10_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B10_4"
        },
        "PSS1.PSS_IMUX_B10_5->PSS1_IMUX_B10_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B10_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B10_5"
        },
        "PSS1.PSS_IMUX_B10_6->PSS1_IMUX_B10_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B10_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B10_6"
        },
        "PSS1.PSS_IMUX_B10_7->PSS1_IMUX_B10_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B10_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B10_7"
        },
        "PSS1.PSS_IMUX_B10_8->PSS1_IMUX_B10_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B10_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B10_8"
        },
        "PSS1.PSS_IMUX_B10_9->PSS1_IMUX_B10_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B10_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B10_9"
        },
        "PSS1.PSS_IMUX_B10_10->PSS1_IMUX_B10_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B10_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B10_10"
        },
        "PSS1.PSS_IMUX_B10_11->PSS1_IMUX_B10_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B10_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B10_11"
        },
        "PSS1.PSS_IMUX_B10_12->PSS1_IMUX_B10_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B10_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B10_12"
        },
        "PSS1.PSS_IMUX_B10_13->PSS1_IMUX_B10_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B10_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B10_13"
        },
        "PSS1.PSS_IMUX_B10_14->PSS1_IMUX_B10_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B10_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B10_14"
        },
        "PSS1.PSS_IMUX_B10_15->PSS1_IMUX_B10_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B10_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B10_15"
        },
        "PSS1.PSS_IMUX_B10_16->PSS1_IMUX_B10_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B10_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B10_16"
        },
        "PSS1.PSS_IMUX_B10_17->PSS1_IMUX_B10_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B10_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B10_17"
        },
        "PSS1.PSS_IMUX_B10_18->PSS1_IMUX_B10_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B10_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B10_18"
        },
        "PSS1.PSS_IMUX_B10_19->PSS1_IMUX_B10_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B10_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B10_19"
        },
        "PSS1.PSS_IMUX_B11_0->PSS1_IMUX_B11_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B11_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B11_0"
        },
        "PSS1.PSS_IMUX_B11_1->PSS1_IMUX_B11_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B11_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B11_1"
        },
        "PSS1.PSS_IMUX_B11_2->PSS1_IMUX_B11_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B11_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B11_2"
        },
        "PSS1.PSS_IMUX_B11_3->PSS1_IMUX_B11_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B11_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B11_3"
        },
        "PSS1.PSS_IMUX_B11_4->PSS1_IMUX_B11_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B11_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B11_4"
        },
        "PSS1.PSS_IMUX_B11_5->PSS1_IMUX_B11_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B11_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B11_5"
        },
        "PSS1.PSS_IMUX_B11_6->PSS1_IMUX_B11_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B11_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B11_6"
        },
        "PSS1.PSS_IMUX_B11_7->PSS1_IMUX_B11_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B11_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B11_7"
        },
        "PSS1.PSS_IMUX_B11_8->PSS1_IMUX_B11_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B11_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B11_8"
        },
        "PSS1.PSS_IMUX_B11_9->PSS1_IMUX_B11_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B11_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B11_9"
        },
        "PSS1.PSS_IMUX_B11_10->PSS1_IMUX_B11_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B11_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B11_10"
        },
        "PSS1.PSS_IMUX_B11_11->PSS1_IMUX_B11_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B11_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B11_11"
        },
        "PSS1.PSS_IMUX_B11_12->PSS1_IMUX_B11_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B11_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B11_12"
        },
        "PSS1.PSS_IMUX_B11_13->PSS1_IMUX_B11_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B11_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B11_13"
        },
        "PSS1.PSS_IMUX_B11_14->PSS1_IMUX_B11_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B11_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B11_14"
        },
        "PSS1.PSS_IMUX_B11_15->PSS1_IMUX_B11_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B11_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B11_15"
        },
        "PSS1.PSS_IMUX_B11_16->PSS1_IMUX_B11_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B11_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B11_16"
        },
        "PSS1.PSS_IMUX_B11_17->PSS1_IMUX_B11_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B11_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B11_17"
        },
        "PSS1.PSS_IMUX_B11_18->PSS1_IMUX_B11_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B11_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B11_18"
        },
        "PSS1.PSS_IMUX_B11_19->PSS1_IMUX_B11_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B11_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B11_19"
        },
        "PSS1.PSS_IMUX_B12_0->PSS1_IMUX_B12_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B12_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B12_0"
        },
        "PSS1.PSS_IMUX_B12_1->PSS1_IMUX_B12_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B12_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B12_1"
        },
        "PSS1.PSS_IMUX_B12_2->PSS1_IMUX_B12_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B12_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B12_2"
        },
        "PSS1.PSS_IMUX_B12_3->PSS1_IMUX_B12_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B12_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B12_3"
        },
        "PSS1.PSS_IMUX_B12_4->PSS1_IMUX_B12_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B12_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B12_4"
        },
        "PSS1.PSS_IMUX_B12_5->PSS1_IMUX_B12_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B12_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B12_5"
        },
        "PSS1.PSS_IMUX_B12_6->PSS1_IMUX_B12_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B12_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B12_6"
        },
        "PSS1.PSS_IMUX_B12_7->PSS1_IMUX_B12_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B12_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B12_7"
        },
        "PSS1.PSS_IMUX_B12_8->PSS1_IMUX_B12_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B12_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B12_8"
        },
        "PSS1.PSS_IMUX_B12_9->PSS1_IMUX_B12_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B12_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B12_9"
        },
        "PSS1.PSS_IMUX_B12_10->PSS1_IMUX_B12_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B12_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B12_10"
        },
        "PSS1.PSS_IMUX_B12_11->PSS1_IMUX_B12_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B12_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B12_11"
        },
        "PSS1.PSS_IMUX_B12_12->PSS1_IMUX_B12_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B12_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B12_12"
        },
        "PSS1.PSS_IMUX_B12_13->PSS1_IMUX_B12_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B12_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B12_13"
        },
        "PSS1.PSS_IMUX_B12_14->PSS1_IMUX_B12_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B12_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B12_14"
        },
        "PSS1.PSS_IMUX_B12_15->PSS1_IMUX_B12_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B12_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B12_15"
        },
        "PSS1.PSS_IMUX_B12_16->PSS1_IMUX_B12_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B12_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B12_16"
        },
        "PSS1.PSS_IMUX_B12_17->PSS1_IMUX_B12_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B12_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B12_17"
        },
        "PSS1.PSS_IMUX_B12_18->PSS1_IMUX_B12_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B12_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B12_18"
        },
        "PSS1.PSS_IMUX_B12_19->PSS1_IMUX_B12_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B12_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B12_19"
        },
        "PSS1.PSS_IMUX_B13_0->PSS1_IMUX_B13_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B13_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B13_0"
        },
        "PSS1.PSS_IMUX_B13_1->PSS1_IMUX_B13_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B13_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B13_1"
        },
        "PSS1.PSS_IMUX_B13_2->PSS1_IMUX_B13_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B13_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B13_2"
        },
        "PSS1.PSS_IMUX_B13_3->PSS1_IMUX_B13_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B13_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B13_3"
        },
        "PSS1.PSS_IMUX_B13_4->PSS1_IMUX_B13_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B13_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B13_4"
        },
        "PSS1.PSS_IMUX_B13_5->PSS1_IMUX_B13_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B13_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B13_5"
        },
        "PSS1.PSS_IMUX_B13_6->PSS1_IMUX_B13_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B13_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B13_6"
        },
        "PSS1.PSS_IMUX_B13_7->PSS1_IMUX_B13_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B13_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B13_7"
        },
        "PSS1.PSS_IMUX_B13_8->PSS1_IMUX_B13_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B13_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B13_8"
        },
        "PSS1.PSS_IMUX_B13_9->PSS1_IMUX_B13_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B13_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B13_9"
        },
        "PSS1.PSS_IMUX_B13_10->PSS1_IMUX_B13_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B13_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B13_10"
        },
        "PSS1.PSS_IMUX_B13_11->PSS1_IMUX_B13_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B13_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B13_11"
        },
        "PSS1.PSS_IMUX_B13_12->PSS1_IMUX_B13_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B13_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B13_12"
        },
        "PSS1.PSS_IMUX_B13_13->PSS1_IMUX_B13_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B13_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B13_13"
        },
        "PSS1.PSS_IMUX_B13_14->PSS1_IMUX_B13_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B13_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B13_14"
        },
        "PSS1.PSS_IMUX_B13_15->PSS1_IMUX_B13_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B13_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B13_15"
        },
        "PSS1.PSS_IMUX_B13_16->PSS1_IMUX_B13_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B13_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B13_16"
        },
        "PSS1.PSS_IMUX_B13_17->PSS1_IMUX_B13_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B13_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B13_17"
        },
        "PSS1.PSS_IMUX_B13_18->PSS1_IMUX_B13_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B13_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B13_18"
        },
        "PSS1.PSS_IMUX_B13_19->PSS1_IMUX_B13_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B13_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B13_19"
        },
        "PSS1.PSS_IMUX_B14_0->PSS1_IMUX_B14_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B14_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B14_0"
        },
        "PSS1.PSS_IMUX_B14_1->PSS1_IMUX_B14_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B14_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B14_1"
        },
        "PSS1.PSS_IMUX_B14_2->PSS1_IMUX_B14_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B14_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B14_2"
        },
        "PSS1.PSS_IMUX_B14_3->PSS1_IMUX_B14_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B14_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B14_3"
        },
        "PSS1.PSS_IMUX_B14_4->PSS1_IMUX_B14_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B14_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B14_4"
        },
        "PSS1.PSS_IMUX_B14_5->PSS1_IMUX_B14_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B14_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B14_5"
        },
        "PSS1.PSS_IMUX_B14_6->PSS1_IMUX_B14_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B14_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B14_6"
        },
        "PSS1.PSS_IMUX_B14_7->PSS1_IMUX_B14_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B14_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B14_7"
        },
        "PSS1.PSS_IMUX_B14_8->PSS1_IMUX_B14_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B14_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B14_8"
        },
        "PSS1.PSS_IMUX_B14_9->PSS1_IMUX_B14_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B14_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B14_9"
        },
        "PSS1.PSS_IMUX_B14_10->PSS1_IMUX_B14_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B14_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B14_10"
        },
        "PSS1.PSS_IMUX_B14_11->PSS1_IMUX_B14_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B14_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B14_11"
        },
        "PSS1.PSS_IMUX_B14_12->PSS1_IMUX_B14_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B14_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B14_12"
        },
        "PSS1.PSS_IMUX_B14_13->PSS1_IMUX_B14_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B14_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B14_13"
        },
        "PSS1.PSS_IMUX_B14_14->PSS1_IMUX_B14_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B14_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B14_14"
        },
        "PSS1.PSS_IMUX_B14_15->PSS1_IMUX_B14_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B14_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B14_15"
        },
        "PSS1.PSS_IMUX_B14_16->PSS1_IMUX_B14_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B14_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B14_16"
        },
        "PSS1.PSS_IMUX_B14_17->PSS1_IMUX_B14_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B14_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B14_17"
        },
        "PSS1.PSS_IMUX_B14_18->PSS1_IMUX_B14_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B14_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B14_18"
        },
        "PSS1.PSS_IMUX_B14_19->PSS1_IMUX_B14_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B14_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B14_19"
        },
        "PSS1.PSS_IMUX_B15_0->PSS1_IMUX_B15_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B15_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B15_0"
        },
        "PSS1.PSS_IMUX_B15_1->PSS1_IMUX_B15_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B15_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B15_1"
        },
        "PSS1.PSS_IMUX_B15_2->PSS1_IMUX_B15_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B15_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B15_2"
        },
        "PSS1.PSS_IMUX_B15_3->PSS1_IMUX_B15_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B15_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B15_3"
        },
        "PSS1.PSS_IMUX_B15_4->PSS1_IMUX_B15_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B15_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B15_4"
        },
        "PSS1.PSS_IMUX_B15_5->PSS1_IMUX_B15_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B15_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B15_5"
        },
        "PSS1.PSS_IMUX_B15_6->PSS1_IMUX_B15_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B15_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B15_6"
        },
        "PSS1.PSS_IMUX_B15_7->PSS1_IMUX_B15_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B15_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B15_7"
        },
        "PSS1.PSS_IMUX_B15_8->PSS1_IMUX_B15_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B15_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B15_8"
        },
        "PSS1.PSS_IMUX_B15_9->PSS1_IMUX_B15_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B15_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B15_9"
        },
        "PSS1.PSS_IMUX_B15_10->PSS1_IMUX_B15_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B15_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B15_10"
        },
        "PSS1.PSS_IMUX_B15_11->PSS1_IMUX_B15_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B15_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B15_11"
        },
        "PSS1.PSS_IMUX_B15_12->PSS1_IMUX_B15_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B15_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B15_12"
        },
        "PSS1.PSS_IMUX_B15_13->PSS1_IMUX_B15_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B15_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B15_13"
        },
        "PSS1.PSS_IMUX_B15_14->PSS1_IMUX_B15_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B15_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B15_14"
        },
        "PSS1.PSS_IMUX_B15_15->PSS1_IMUX_B15_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B15_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B15_15"
        },
        "PSS1.PSS_IMUX_B15_16->PSS1_IMUX_B15_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B15_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B15_16"
        },
        "PSS1.PSS_IMUX_B15_17->PSS1_IMUX_B15_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B15_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B15_17"
        },
        "PSS1.PSS_IMUX_B15_18->PSS1_IMUX_B15_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B15_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B15_18"
        },
        "PSS1.PSS_IMUX_B15_19->PSS1_IMUX_B15_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B15_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B15_19"
        },
        "PSS1.PSS_IMUX_B16_0->PSS1_IMUX_B16_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B16_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B16_0"
        },
        "PSS1.PSS_IMUX_B16_1->PSS1_IMUX_B16_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B16_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B16_1"
        },
        "PSS1.PSS_IMUX_B16_2->PSS1_IMUX_B16_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B16_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B16_2"
        },
        "PSS1.PSS_IMUX_B16_3->PSS1_IMUX_B16_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B16_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B16_3"
        },
        "PSS1.PSS_IMUX_B16_4->PSS1_IMUX_B16_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B16_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B16_4"
        },
        "PSS1.PSS_IMUX_B16_5->PSS1_IMUX_B16_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B16_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B16_5"
        },
        "PSS1.PSS_IMUX_B16_6->PSS1_IMUX_B16_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B16_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B16_6"
        },
        "PSS1.PSS_IMUX_B16_7->PSS1_IMUX_B16_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B16_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B16_7"
        },
        "PSS1.PSS_IMUX_B16_8->PSS1_IMUX_B16_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B16_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B16_8"
        },
        "PSS1.PSS_IMUX_B16_9->PSS1_IMUX_B16_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B16_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B16_9"
        },
        "PSS1.PSS_IMUX_B16_10->PSS1_IMUX_B16_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B16_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B16_10"
        },
        "PSS1.PSS_IMUX_B16_11->PSS1_IMUX_B16_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B16_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B16_11"
        },
        "PSS1.PSS_IMUX_B16_12->PSS1_IMUX_B16_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B16_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B16_12"
        },
        "PSS1.PSS_IMUX_B16_13->PSS1_IMUX_B16_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B16_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B16_13"
        },
        "PSS1.PSS_IMUX_B16_14->PSS1_IMUX_B16_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B16_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B16_14"
        },
        "PSS1.PSS_IMUX_B16_15->PSS1_IMUX_B16_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B16_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B16_15"
        },
        "PSS1.PSS_IMUX_B16_16->PSS1_IMUX_B16_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B16_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B16_16"
        },
        "PSS1.PSS_IMUX_B16_17->PSS1_IMUX_B16_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B16_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B16_17"
        },
        "PSS1.PSS_IMUX_B16_18->PSS1_IMUX_B16_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B16_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B16_18"
        },
        "PSS1.PSS_IMUX_B16_19->PSS1_IMUX_B16_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B16_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B16_19"
        },
        "PSS1.PSS_IMUX_B17_0->PSS1_IMUX_B17_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B17_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B17_0"
        },
        "PSS1.PSS_IMUX_B17_1->PSS1_IMUX_B17_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B17_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B17_1"
        },
        "PSS1.PSS_IMUX_B17_2->PSS1_IMUX_B17_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B17_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B17_2"
        },
        "PSS1.PSS_IMUX_B17_3->PSS1_IMUX_B17_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B17_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B17_3"
        },
        "PSS1.PSS_IMUX_B17_4->PSS1_IMUX_B17_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B17_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B17_4"
        },
        "PSS1.PSS_IMUX_B17_5->PSS1_IMUX_B17_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B17_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B17_5"
        },
        "PSS1.PSS_IMUX_B17_6->PSS1_IMUX_B17_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B17_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B17_6"
        },
        "PSS1.PSS_IMUX_B17_7->PSS1_IMUX_B17_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B17_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B17_7"
        },
        "PSS1.PSS_IMUX_B17_8->PSS1_IMUX_B17_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B17_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B17_8"
        },
        "PSS1.PSS_IMUX_B17_9->PSS1_IMUX_B17_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B17_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B17_9"
        },
        "PSS1.PSS_IMUX_B17_10->PSS1_IMUX_B17_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B17_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B17_10"
        },
        "PSS1.PSS_IMUX_B17_11->PSS1_IMUX_B17_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B17_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B17_11"
        },
        "PSS1.PSS_IMUX_B17_12->PSS1_IMUX_B17_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B17_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B17_12"
        },
        "PSS1.PSS_IMUX_B17_13->PSS1_IMUX_B17_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B17_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B17_13"
        },
        "PSS1.PSS_IMUX_B17_14->PSS1_IMUX_B17_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B17_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B17_14"
        },
        "PSS1.PSS_IMUX_B17_15->PSS1_IMUX_B17_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B17_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B17_15"
        },
        "PSS1.PSS_IMUX_B17_16->PSS1_IMUX_B17_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B17_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B17_16"
        },
        "PSS1.PSS_IMUX_B17_17->PSS1_IMUX_B17_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B17_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B17_17"
        },
        "PSS1.PSS_IMUX_B17_18->PSS1_IMUX_B17_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B17_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B17_18"
        },
        "PSS1.PSS_IMUX_B17_19->PSS1_IMUX_B17_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B17_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B17_19"
        },
        "PSS1.PSS_IMUX_B18_0->PSS1_IMUX_B18_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B18_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B18_0"
        },
        "PSS1.PSS_IMUX_B18_1->PSS1_IMUX_B18_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B18_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B18_1"
        },
        "PSS1.PSS_IMUX_B18_2->PSS1_IMUX_B18_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B18_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B18_2"
        },
        "PSS1.PSS_IMUX_B18_3->PSS1_IMUX_B18_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B18_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B18_3"
        },
        "PSS1.PSS_IMUX_B18_4->PSS1_IMUX_B18_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B18_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B18_4"
        },
        "PSS1.PSS_IMUX_B18_5->PSS1_IMUX_B18_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B18_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B18_5"
        },
        "PSS1.PSS_IMUX_B18_6->PSS1_IMUX_B18_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B18_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B18_6"
        },
        "PSS1.PSS_IMUX_B18_7->PSS1_IMUX_B18_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B18_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B18_7"
        },
        "PSS1.PSS_IMUX_B18_8->PSS1_IMUX_B18_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B18_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B18_8"
        },
        "PSS1.PSS_IMUX_B18_9->PSS1_IMUX_B18_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B18_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B18_9"
        },
        "PSS1.PSS_IMUX_B18_10->PSS1_IMUX_B18_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B18_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B18_10"
        },
        "PSS1.PSS_IMUX_B18_11->PSS1_IMUX_B18_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B18_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B18_11"
        },
        "PSS1.PSS_IMUX_B18_12->PSS1_IMUX_B18_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B18_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B18_12"
        },
        "PSS1.PSS_IMUX_B18_13->PSS1_IMUX_B18_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B18_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B18_13"
        },
        "PSS1.PSS_IMUX_B18_14->PSS1_IMUX_B18_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B18_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B18_14"
        },
        "PSS1.PSS_IMUX_B18_15->PSS1_IMUX_B18_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B18_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B18_15"
        },
        "PSS1.PSS_IMUX_B18_16->PSS1_IMUX_B18_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B18_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B18_16"
        },
        "PSS1.PSS_IMUX_B18_17->PSS1_IMUX_B18_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B18_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B18_17"
        },
        "PSS1.PSS_IMUX_B18_18->PSS1_IMUX_B18_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B18_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B18_18"
        },
        "PSS1.PSS_IMUX_B18_19->PSS1_IMUX_B18_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B18_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B18_19"
        },
        "PSS1.PSS_IMUX_B19_0->PSS1_IMUX_B19_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B19_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B19_0"
        },
        "PSS1.PSS_IMUX_B19_1->PSS1_IMUX_B19_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B19_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B19_1"
        },
        "PSS1.PSS_IMUX_B19_2->PSS1_IMUX_B19_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B19_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B19_2"
        },
        "PSS1.PSS_IMUX_B19_3->PSS1_IMUX_B19_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B19_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B19_3"
        },
        "PSS1.PSS_IMUX_B19_4->PSS1_IMUX_B19_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B19_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B19_4"
        },
        "PSS1.PSS_IMUX_B19_5->PSS1_IMUX_B19_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B19_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B19_5"
        },
        "PSS1.PSS_IMUX_B19_6->PSS1_IMUX_B19_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B19_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B19_6"
        },
        "PSS1.PSS_IMUX_B19_7->PSS1_IMUX_B19_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B19_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B19_7"
        },
        "PSS1.PSS_IMUX_B19_8->PSS1_IMUX_B19_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B19_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B19_8"
        },
        "PSS1.PSS_IMUX_B19_9->PSS1_IMUX_B19_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B19_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B19_9"
        },
        "PSS1.PSS_IMUX_B19_10->PSS1_IMUX_B19_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B19_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B19_10"
        },
        "PSS1.PSS_IMUX_B19_11->PSS1_IMUX_B19_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B19_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B19_11"
        },
        "PSS1.PSS_IMUX_B19_12->PSS1_IMUX_B19_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B19_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B19_12"
        },
        "PSS1.PSS_IMUX_B19_13->PSS1_IMUX_B19_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B19_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B19_13"
        },
        "PSS1.PSS_IMUX_B19_14->PSS1_IMUX_B19_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B19_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B19_14"
        },
        "PSS1.PSS_IMUX_B19_15->PSS1_IMUX_B19_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B19_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B19_15"
        },
        "PSS1.PSS_IMUX_B19_16->PSS1_IMUX_B19_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B19_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B19_16"
        },
        "PSS1.PSS_IMUX_B19_17->PSS1_IMUX_B19_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B19_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B19_17"
        },
        "PSS1.PSS_IMUX_B19_18->PSS1_IMUX_B19_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B19_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B19_18"
        },
        "PSS1.PSS_IMUX_B19_19->PSS1_IMUX_B19_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B19_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B19_19"
        },
        "PSS1.PSS_IMUX_B20_0->PSS1_IMUX_B20_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B20_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B20_0"
        },
        "PSS1.PSS_IMUX_B20_1->PSS1_IMUX_B20_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B20_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B20_1"
        },
        "PSS1.PSS_IMUX_B20_2->PSS1_IMUX_B20_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B20_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B20_2"
        },
        "PSS1.PSS_IMUX_B20_3->PSS1_IMUX_B20_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B20_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B20_3"
        },
        "PSS1.PSS_IMUX_B20_4->PSS1_IMUX_B20_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B20_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B20_4"
        },
        "PSS1.PSS_IMUX_B20_5->PSS1_IMUX_B20_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B20_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B20_5"
        },
        "PSS1.PSS_IMUX_B20_6->PSS1_IMUX_B20_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B20_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B20_6"
        },
        "PSS1.PSS_IMUX_B20_7->PSS1_IMUX_B20_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B20_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B20_7"
        },
        "PSS1.PSS_IMUX_B20_8->PSS1_IMUX_B20_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B20_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B20_8"
        },
        "PSS1.PSS_IMUX_B20_9->PSS1_IMUX_B20_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B20_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B20_9"
        },
        "PSS1.PSS_IMUX_B20_10->PSS1_IMUX_B20_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B20_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B20_10"
        },
        "PSS1.PSS_IMUX_B20_11->PSS1_IMUX_B20_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B20_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B20_11"
        },
        "PSS1.PSS_IMUX_B20_12->PSS1_IMUX_B20_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B20_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B20_12"
        },
        "PSS1.PSS_IMUX_B20_13->PSS1_IMUX_B20_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B20_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B20_13"
        },
        "PSS1.PSS_IMUX_B20_14->PSS1_IMUX_B20_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B20_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B20_14"
        },
        "PSS1.PSS_IMUX_B20_15->PSS1_IMUX_B20_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B20_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B20_15"
        },
        "PSS1.PSS_IMUX_B20_16->PSS1_IMUX_B20_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B20_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B20_16"
        },
        "PSS1.PSS_IMUX_B20_17->PSS1_IMUX_B20_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B20_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B20_17"
        },
        "PSS1.PSS_IMUX_B20_18->PSS1_IMUX_B20_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B20_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B20_18"
        },
        "PSS1.PSS_IMUX_B20_19->PSS1_IMUX_B20_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B20_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B20_19"
        },
        "PSS1.PSS_IMUX_B21_0->PSS1_IMUX_B21_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B21_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B21_0"
        },
        "PSS1.PSS_IMUX_B21_1->PSS1_IMUX_B21_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B21_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B21_1"
        },
        "PSS1.PSS_IMUX_B21_2->PSS1_IMUX_B21_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B21_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B21_2"
        },
        "PSS1.PSS_IMUX_B21_3->PSS1_IMUX_B21_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B21_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B21_3"
        },
        "PSS1.PSS_IMUX_B21_4->PSS1_IMUX_B21_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B21_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B21_4"
        },
        "PSS1.PSS_IMUX_B21_5->PSS1_IMUX_B21_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B21_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B21_5"
        },
        "PSS1.PSS_IMUX_B21_6->PSS1_IMUX_B21_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B21_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B21_6"
        },
        "PSS1.PSS_IMUX_B21_7->PSS1_IMUX_B21_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B21_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B21_7"
        },
        "PSS1.PSS_IMUX_B21_8->PSS1_IMUX_B21_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B21_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B21_8"
        },
        "PSS1.PSS_IMUX_B21_9->PSS1_IMUX_B21_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B21_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B21_9"
        },
        "PSS1.PSS_IMUX_B21_10->PSS1_IMUX_B21_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B21_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B21_10"
        },
        "PSS1.PSS_IMUX_B21_11->PSS1_IMUX_B21_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B21_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B21_11"
        },
        "PSS1.PSS_IMUX_B21_12->PSS1_IMUX_B21_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B21_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B21_12"
        },
        "PSS1.PSS_IMUX_B21_13->PSS1_IMUX_B21_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B21_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B21_13"
        },
        "PSS1.PSS_IMUX_B21_14->PSS1_IMUX_B21_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B21_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B21_14"
        },
        "PSS1.PSS_IMUX_B21_15->PSS1_IMUX_B21_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B21_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B21_15"
        },
        "PSS1.PSS_IMUX_B21_16->PSS1_IMUX_B21_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B21_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B21_16"
        },
        "PSS1.PSS_IMUX_B21_17->PSS1_IMUX_B21_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B21_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B21_17"
        },
        "PSS1.PSS_IMUX_B21_18->PSS1_IMUX_B21_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B21_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B21_18"
        },
        "PSS1.PSS_IMUX_B21_19->PSS1_IMUX_B21_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B21_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B21_19"
        },
        "PSS1.PSS_IMUX_B22_0->PSS1_IMUX_B22_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B22_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B22_0"
        },
        "PSS1.PSS_IMUX_B22_1->PSS1_IMUX_B22_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B22_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B22_1"
        },
        "PSS1.PSS_IMUX_B22_2->PSS1_IMUX_B22_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B22_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B22_2"
        },
        "PSS1.PSS_IMUX_B22_3->PSS1_IMUX_B22_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B22_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B22_3"
        },
        "PSS1.PSS_IMUX_B22_4->PSS1_IMUX_B22_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B22_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B22_4"
        },
        "PSS1.PSS_IMUX_B22_5->PSS1_IMUX_B22_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B22_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B22_5"
        },
        "PSS1.PSS_IMUX_B22_6->PSS1_IMUX_B22_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B22_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B22_6"
        },
        "PSS1.PSS_IMUX_B22_7->PSS1_IMUX_B22_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B22_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B22_7"
        },
        "PSS1.PSS_IMUX_B22_8->PSS1_IMUX_B22_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B22_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B22_8"
        },
        "PSS1.PSS_IMUX_B22_9->PSS1_IMUX_B22_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B22_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B22_9"
        },
        "PSS1.PSS_IMUX_B22_10->PSS1_IMUX_B22_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B22_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B22_10"
        },
        "PSS1.PSS_IMUX_B22_11->PSS1_IMUX_B22_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B22_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B22_11"
        },
        "PSS1.PSS_IMUX_B22_12->PSS1_IMUX_B22_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B22_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B22_12"
        },
        "PSS1.PSS_IMUX_B22_13->PSS1_IMUX_B22_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B22_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B22_13"
        },
        "PSS1.PSS_IMUX_B22_14->PSS1_IMUX_B22_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B22_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B22_14"
        },
        "PSS1.PSS_IMUX_B22_15->PSS1_IMUX_B22_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B22_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B22_15"
        },
        "PSS1.PSS_IMUX_B22_16->PSS1_IMUX_B22_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B22_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B22_16"
        },
        "PSS1.PSS_IMUX_B22_17->PSS1_IMUX_B22_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B22_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B22_17"
        },
        "PSS1.PSS_IMUX_B22_18->PSS1_IMUX_B22_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B22_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B22_18"
        },
        "PSS1.PSS_IMUX_B22_19->PSS1_IMUX_B22_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B22_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B22_19"
        },
        "PSS1.PSS_IMUX_B23_0->PSS1_IMUX_B23_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B23_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B23_0"
        },
        "PSS1.PSS_IMUX_B23_1->PSS1_IMUX_B23_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B23_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B23_1"
        },
        "PSS1.PSS_IMUX_B23_2->PSS1_IMUX_B23_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B23_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B23_2"
        },
        "PSS1.PSS_IMUX_B23_3->PSS1_IMUX_B23_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B23_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B23_3"
        },
        "PSS1.PSS_IMUX_B23_4->PSS1_IMUX_B23_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B23_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B23_4"
        },
        "PSS1.PSS_IMUX_B23_5->PSS1_IMUX_B23_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B23_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B23_5"
        },
        "PSS1.PSS_IMUX_B23_6->PSS1_IMUX_B23_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B23_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B23_6"
        },
        "PSS1.PSS_IMUX_B23_7->PSS1_IMUX_B23_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B23_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B23_7"
        },
        "PSS1.PSS_IMUX_B23_8->PSS1_IMUX_B23_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B23_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B23_8"
        },
        "PSS1.PSS_IMUX_B23_9->PSS1_IMUX_B23_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B23_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B23_9"
        },
        "PSS1.PSS_IMUX_B23_10->PSS1_IMUX_B23_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B23_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B23_10"
        },
        "PSS1.PSS_IMUX_B23_11->PSS1_IMUX_B23_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B23_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B23_11"
        },
        "PSS1.PSS_IMUX_B23_12->PSS1_IMUX_B23_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B23_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B23_12"
        },
        "PSS1.PSS_IMUX_B23_13->PSS1_IMUX_B23_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B23_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B23_13"
        },
        "PSS1.PSS_IMUX_B23_14->PSS1_IMUX_B23_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B23_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B23_14"
        },
        "PSS1.PSS_IMUX_B23_15->PSS1_IMUX_B23_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B23_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B23_15"
        },
        "PSS1.PSS_IMUX_B23_16->PSS1_IMUX_B23_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B23_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B23_16"
        },
        "PSS1.PSS_IMUX_B23_17->PSS1_IMUX_B23_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B23_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B23_17"
        },
        "PSS1.PSS_IMUX_B23_18->PSS1_IMUX_B23_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B23_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B23_18"
        },
        "PSS1.PSS_IMUX_B23_19->PSS1_IMUX_B23_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B23_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B23_19"
        },
        "PSS1.PSS_IMUX_B24_0->PSS1_IMUX_B24_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B24_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B24_0"
        },
        "PSS1.PSS_IMUX_B24_1->PSS1_IMUX_B24_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B24_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B24_1"
        },
        "PSS1.PSS_IMUX_B24_2->PSS1_IMUX_B24_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B24_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B24_2"
        },
        "PSS1.PSS_IMUX_B24_3->PSS1_IMUX_B24_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B24_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B24_3"
        },
        "PSS1.PSS_IMUX_B24_4->PSS1_IMUX_B24_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B24_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B24_4"
        },
        "PSS1.PSS_IMUX_B24_5->PSS1_IMUX_B24_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B24_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B24_5"
        },
        "PSS1.PSS_IMUX_B24_6->PSS1_IMUX_B24_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B24_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B24_6"
        },
        "PSS1.PSS_IMUX_B24_7->PSS1_IMUX_B24_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B24_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B24_7"
        },
        "PSS1.PSS_IMUX_B24_8->PSS1_IMUX_B24_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B24_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B24_8"
        },
        "PSS1.PSS_IMUX_B24_9->PSS1_IMUX_B24_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B24_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B24_9"
        },
        "PSS1.PSS_IMUX_B24_10->PSS1_IMUX_B24_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B24_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B24_10"
        },
        "PSS1.PSS_IMUX_B24_11->PSS1_IMUX_B24_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B24_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B24_11"
        },
        "PSS1.PSS_IMUX_B24_12->PSS1_IMUX_B24_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B24_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B24_12"
        },
        "PSS1.PSS_IMUX_B24_13->PSS1_IMUX_B24_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B24_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B24_13"
        },
        "PSS1.PSS_IMUX_B24_14->PSS1_IMUX_B24_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B24_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B24_14"
        },
        "PSS1.PSS_IMUX_B24_15->PSS1_IMUX_B24_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B24_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B24_15"
        },
        "PSS1.PSS_IMUX_B24_16->PSS1_IMUX_B24_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B24_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B24_16"
        },
        "PSS1.PSS_IMUX_B24_17->PSS1_IMUX_B24_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B24_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B24_17"
        },
        "PSS1.PSS_IMUX_B24_18->PSS1_IMUX_B24_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B24_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B24_18"
        },
        "PSS1.PSS_IMUX_B24_19->PSS1_IMUX_B24_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B24_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B24_19"
        },
        "PSS1.PSS_IMUX_B25_0->PSS1_IMUX_B25_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B25_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B25_0"
        },
        "PSS1.PSS_IMUX_B25_1->PSS1_IMUX_B25_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B25_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B25_1"
        },
        "PSS1.PSS_IMUX_B25_2->PSS1_IMUX_B25_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B25_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B25_2"
        },
        "PSS1.PSS_IMUX_B25_3->PSS1_IMUX_B25_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B25_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B25_3"
        },
        "PSS1.PSS_IMUX_B25_4->PSS1_IMUX_B25_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B25_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B25_4"
        },
        "PSS1.PSS_IMUX_B25_5->PSS1_IMUX_B25_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B25_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B25_5"
        },
        "PSS1.PSS_IMUX_B25_6->PSS1_IMUX_B25_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B25_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B25_6"
        },
        "PSS1.PSS_IMUX_B25_7->PSS1_IMUX_B25_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B25_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B25_7"
        },
        "PSS1.PSS_IMUX_B25_8->PSS1_IMUX_B25_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B25_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B25_8"
        },
        "PSS1.PSS_IMUX_B25_9->PSS1_IMUX_B25_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B25_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B25_9"
        },
        "PSS1.PSS_IMUX_B25_10->PSS1_IMUX_B25_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B25_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B25_10"
        },
        "PSS1.PSS_IMUX_B25_11->PSS1_IMUX_B25_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B25_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B25_11"
        },
        "PSS1.PSS_IMUX_B25_12->PSS1_IMUX_B25_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B25_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B25_12"
        },
        "PSS1.PSS_IMUX_B25_13->PSS1_IMUX_B25_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B25_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B25_13"
        },
        "PSS1.PSS_IMUX_B25_14->PSS1_IMUX_B25_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B25_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B25_14"
        },
        "PSS1.PSS_IMUX_B25_15->PSS1_IMUX_B25_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B25_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B25_15"
        },
        "PSS1.PSS_IMUX_B25_16->PSS1_IMUX_B25_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B25_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B25_16"
        },
        "PSS1.PSS_IMUX_B25_17->PSS1_IMUX_B25_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B25_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B25_17"
        },
        "PSS1.PSS_IMUX_B25_18->PSS1_IMUX_B25_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B25_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B25_18"
        },
        "PSS1.PSS_IMUX_B25_19->PSS1_IMUX_B25_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B25_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B25_19"
        },
        "PSS1.PSS_IMUX_B26_0->PSS1_IMUX_B26_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B26_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B26_0"
        },
        "PSS1.PSS_IMUX_B26_1->PSS1_IMUX_B26_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B26_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B26_1"
        },
        "PSS1.PSS_IMUX_B26_2->PSS1_IMUX_B26_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B26_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B26_2"
        },
        "PSS1.PSS_IMUX_B26_3->PSS1_IMUX_B26_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B26_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B26_3"
        },
        "PSS1.PSS_IMUX_B26_4->PSS1_IMUX_B26_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B26_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B26_4"
        },
        "PSS1.PSS_IMUX_B26_5->PSS1_IMUX_B26_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B26_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B26_5"
        },
        "PSS1.PSS_IMUX_B26_6->PSS1_IMUX_B26_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B26_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B26_6"
        },
        "PSS1.PSS_IMUX_B26_7->PSS1_IMUX_B26_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B26_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B26_7"
        },
        "PSS1.PSS_IMUX_B26_8->PSS1_IMUX_B26_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B26_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B26_8"
        },
        "PSS1.PSS_IMUX_B26_9->PSS1_IMUX_B26_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B26_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B26_9"
        },
        "PSS1.PSS_IMUX_B26_10->PSS1_IMUX_B26_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B26_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B26_10"
        },
        "PSS1.PSS_IMUX_B26_11->PSS1_IMUX_B26_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B26_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B26_11"
        },
        "PSS1.PSS_IMUX_B26_12->PSS1_IMUX_B26_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B26_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B26_12"
        },
        "PSS1.PSS_IMUX_B26_13->PSS1_IMUX_B26_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B26_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B26_13"
        },
        "PSS1.PSS_IMUX_B26_14->PSS1_IMUX_B26_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B26_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B26_14"
        },
        "PSS1.PSS_IMUX_B26_15->PSS1_IMUX_B26_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B26_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B26_15"
        },
        "PSS1.PSS_IMUX_B26_16->PSS1_IMUX_B26_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B26_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B26_16"
        },
        "PSS1.PSS_IMUX_B26_17->PSS1_IMUX_B26_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B26_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B26_17"
        },
        "PSS1.PSS_IMUX_B26_18->PSS1_IMUX_B26_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B26_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B26_18"
        },
        "PSS1.PSS_IMUX_B26_19->PSS1_IMUX_B26_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B26_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B26_19"
        },
        "PSS1.PSS_IMUX_B27_0->PSS1_IMUX_B27_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B27_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B27_0"
        },
        "PSS1.PSS_IMUX_B27_1->PSS1_IMUX_B27_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B27_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B27_1"
        },
        "PSS1.PSS_IMUX_B27_2->PSS1_IMUX_B27_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B27_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B27_2"
        },
        "PSS1.PSS_IMUX_B27_3->PSS1_IMUX_B27_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B27_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B27_3"
        },
        "PSS1.PSS_IMUX_B27_4->PSS1_IMUX_B27_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B27_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B27_4"
        },
        "PSS1.PSS_IMUX_B27_5->PSS1_IMUX_B27_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B27_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B27_5"
        },
        "PSS1.PSS_IMUX_B27_6->PSS1_IMUX_B27_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B27_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B27_6"
        },
        "PSS1.PSS_IMUX_B27_7->PSS1_IMUX_B27_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B27_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B27_7"
        },
        "PSS1.PSS_IMUX_B27_8->PSS1_IMUX_B27_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B27_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B27_8"
        },
        "PSS1.PSS_IMUX_B27_9->PSS1_IMUX_B27_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B27_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B27_9"
        },
        "PSS1.PSS_IMUX_B27_10->PSS1_IMUX_B27_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B27_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B27_10"
        },
        "PSS1.PSS_IMUX_B27_11->PSS1_IMUX_B27_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B27_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B27_11"
        },
        "PSS1.PSS_IMUX_B27_12->PSS1_IMUX_B27_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B27_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B27_12"
        },
        "PSS1.PSS_IMUX_B27_13->PSS1_IMUX_B27_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B27_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B27_13"
        },
        "PSS1.PSS_IMUX_B27_14->PSS1_IMUX_B27_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B27_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B27_14"
        },
        "PSS1.PSS_IMUX_B27_15->PSS1_IMUX_B27_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B27_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B27_15"
        },
        "PSS1.PSS_IMUX_B27_16->PSS1_IMUX_B27_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B27_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B27_16"
        },
        "PSS1.PSS_IMUX_B27_17->PSS1_IMUX_B27_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B27_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B27_17"
        },
        "PSS1.PSS_IMUX_B27_18->PSS1_IMUX_B27_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B27_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B27_18"
        },
        "PSS1.PSS_IMUX_B27_19->PSS1_IMUX_B27_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B27_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B27_19"
        },
        "PSS1.PSS_IMUX_B28_0->PSS1_IMUX_B28_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B28_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B28_0"
        },
        "PSS1.PSS_IMUX_B28_1->PSS1_IMUX_B28_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B28_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B28_1"
        },
        "PSS1.PSS_IMUX_B28_2->PSS1_IMUX_B28_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B28_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B28_2"
        },
        "PSS1.PSS_IMUX_B28_3->PSS1_IMUX_B28_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B28_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B28_3"
        },
        "PSS1.PSS_IMUX_B28_4->PSS1_IMUX_B28_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B28_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B28_4"
        },
        "PSS1.PSS_IMUX_B28_5->PSS1_IMUX_B28_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B28_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B28_5"
        },
        "PSS1.PSS_IMUX_B28_6->PSS1_IMUX_B28_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B28_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B28_6"
        },
        "PSS1.PSS_IMUX_B28_7->PSS1_IMUX_B28_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B28_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B28_7"
        },
        "PSS1.PSS_IMUX_B28_8->PSS1_IMUX_B28_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B28_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B28_8"
        },
        "PSS1.PSS_IMUX_B28_9->PSS1_IMUX_B28_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B28_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B28_9"
        },
        "PSS1.PSS_IMUX_B28_10->PSS1_IMUX_B28_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B28_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B28_10"
        },
        "PSS1.PSS_IMUX_B28_11->PSS1_IMUX_B28_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B28_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B28_11"
        },
        "PSS1.PSS_IMUX_B28_12->PSS1_IMUX_B28_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B28_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B28_12"
        },
        "PSS1.PSS_IMUX_B28_13->PSS1_IMUX_B28_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B28_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B28_13"
        },
        "PSS1.PSS_IMUX_B28_14->PSS1_IMUX_B28_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B28_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B28_14"
        },
        "PSS1.PSS_IMUX_B28_15->PSS1_IMUX_B28_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B28_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B28_15"
        },
        "PSS1.PSS_IMUX_B28_16->PSS1_IMUX_B28_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B28_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B28_16"
        },
        "PSS1.PSS_IMUX_B28_17->PSS1_IMUX_B28_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B28_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B28_17"
        },
        "PSS1.PSS_IMUX_B28_18->PSS1_IMUX_B28_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B28_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B28_18"
        },
        "PSS1.PSS_IMUX_B28_19->PSS1_IMUX_B28_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B28_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B28_19"
        },
        "PSS1.PSS_IMUX_B29_0->PSS1_IMUX_B29_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B29_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B29_0"
        },
        "PSS1.PSS_IMUX_B29_1->PSS1_IMUX_B29_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B29_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B29_1"
        },
        "PSS1.PSS_IMUX_B29_2->PSS1_IMUX_B29_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B29_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B29_2"
        },
        "PSS1.PSS_IMUX_B29_3->PSS1_IMUX_B29_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B29_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B29_3"
        },
        "PSS1.PSS_IMUX_B29_4->PSS1_IMUX_B29_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B29_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B29_4"
        },
        "PSS1.PSS_IMUX_B29_5->PSS1_IMUX_B29_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B29_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B29_5"
        },
        "PSS1.PSS_IMUX_B29_6->PSS1_IMUX_B29_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B29_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B29_6"
        },
        "PSS1.PSS_IMUX_B29_7->PSS1_IMUX_B29_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B29_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B29_7"
        },
        "PSS1.PSS_IMUX_B29_8->PSS1_IMUX_B29_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B29_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B29_8"
        },
        "PSS1.PSS_IMUX_B29_9->PSS1_IMUX_B29_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B29_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B29_9"
        },
        "PSS1.PSS_IMUX_B29_10->PSS1_IMUX_B29_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B29_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B29_10"
        },
        "PSS1.PSS_IMUX_B29_11->PSS1_IMUX_B29_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B29_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B29_11"
        },
        "PSS1.PSS_IMUX_B29_12->PSS1_IMUX_B29_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B29_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B29_12"
        },
        "PSS1.PSS_IMUX_B29_13->PSS1_IMUX_B29_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B29_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B29_13"
        },
        "PSS1.PSS_IMUX_B29_14->PSS1_IMUX_B29_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B29_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B29_14"
        },
        "PSS1.PSS_IMUX_B29_15->PSS1_IMUX_B29_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B29_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B29_15"
        },
        "PSS1.PSS_IMUX_B29_16->PSS1_IMUX_B29_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B29_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B29_16"
        },
        "PSS1.PSS_IMUX_B29_17->PSS1_IMUX_B29_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B29_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B29_17"
        },
        "PSS1.PSS_IMUX_B29_18->PSS1_IMUX_B29_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B29_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B29_18"
        },
        "PSS1.PSS_IMUX_B29_19->PSS1_IMUX_B29_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B29_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B29_19"
        },
        "PSS1.PSS_IMUX_B30_0->PSS1_IMUX_B30_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B30_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B30_0"
        },
        "PSS1.PSS_IMUX_B30_1->PSS1_IMUX_B30_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B30_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B30_1"
        },
        "PSS1.PSS_IMUX_B30_2->PSS1_IMUX_B30_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B30_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B30_2"
        },
        "PSS1.PSS_IMUX_B30_3->PSS1_IMUX_B30_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B30_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B30_3"
        },
        "PSS1.PSS_IMUX_B30_4->PSS1_IMUX_B30_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B30_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B30_4"
        },
        "PSS1.PSS_IMUX_B30_5->PSS1_IMUX_B30_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B30_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B30_5"
        },
        "PSS1.PSS_IMUX_B30_6->PSS1_IMUX_B30_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B30_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B30_6"
        },
        "PSS1.PSS_IMUX_B30_7->PSS1_IMUX_B30_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B30_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B30_7"
        },
        "PSS1.PSS_IMUX_B30_8->PSS1_IMUX_B30_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B30_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B30_8"
        },
        "PSS1.PSS_IMUX_B30_9->PSS1_IMUX_B30_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B30_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B30_9"
        },
        "PSS1.PSS_IMUX_B30_10->PSS1_IMUX_B30_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B30_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B30_10"
        },
        "PSS1.PSS_IMUX_B30_11->PSS1_IMUX_B30_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B30_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B30_11"
        },
        "PSS1.PSS_IMUX_B30_12->PSS1_IMUX_B30_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B30_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B30_12"
        },
        "PSS1.PSS_IMUX_B30_13->PSS1_IMUX_B30_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B30_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B30_13"
        },
        "PSS1.PSS_IMUX_B30_14->PSS1_IMUX_B30_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B30_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B30_14"
        },
        "PSS1.PSS_IMUX_B30_15->PSS1_IMUX_B30_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B30_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B30_15"
        },
        "PSS1.PSS_IMUX_B30_16->PSS1_IMUX_B30_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B30_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B30_16"
        },
        "PSS1.PSS_IMUX_B30_17->PSS1_IMUX_B30_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B30_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B30_17"
        },
        "PSS1.PSS_IMUX_B30_18->PSS1_IMUX_B30_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B30_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B30_18"
        },
        "PSS1.PSS_IMUX_B30_19->PSS1_IMUX_B30_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B30_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B30_19"
        },
        "PSS1.PSS_IMUX_B31_0->PSS1_IMUX_B31_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B31_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B31_0"
        },
        "PSS1.PSS_IMUX_B31_1->PSS1_IMUX_B31_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B31_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B31_1"
        },
        "PSS1.PSS_IMUX_B31_2->PSS1_IMUX_B31_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B31_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B31_2"
        },
        "PSS1.PSS_IMUX_B31_3->PSS1_IMUX_B31_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B31_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B31_3"
        },
        "PSS1.PSS_IMUX_B31_4->PSS1_IMUX_B31_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B31_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B31_4"
        },
        "PSS1.PSS_IMUX_B31_5->PSS1_IMUX_B31_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B31_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B31_5"
        },
        "PSS1.PSS_IMUX_B31_6->PSS1_IMUX_B31_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B31_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B31_6"
        },
        "PSS1.PSS_IMUX_B31_7->PSS1_IMUX_B31_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B31_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B31_7"
        },
        "PSS1.PSS_IMUX_B31_8->PSS1_IMUX_B31_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B31_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B31_8"
        },
        "PSS1.PSS_IMUX_B31_9->PSS1_IMUX_B31_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B31_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B31_9"
        },
        "PSS1.PSS_IMUX_B31_10->PSS1_IMUX_B31_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B31_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B31_10"
        },
        "PSS1.PSS_IMUX_B31_11->PSS1_IMUX_B31_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B31_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B31_11"
        },
        "PSS1.PSS_IMUX_B31_12->PSS1_IMUX_B31_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B31_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B31_12"
        },
        "PSS1.PSS_IMUX_B31_13->PSS1_IMUX_B31_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B31_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B31_13"
        },
        "PSS1.PSS_IMUX_B31_14->PSS1_IMUX_B31_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B31_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B31_14"
        },
        "PSS1.PSS_IMUX_B31_15->PSS1_IMUX_B31_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B31_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B31_15"
        },
        "PSS1.PSS_IMUX_B31_16->PSS1_IMUX_B31_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B31_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B31_16"
        },
        "PSS1.PSS_IMUX_B31_17->PSS1_IMUX_B31_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B31_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B31_17"
        },
        "PSS1.PSS_IMUX_B31_18->PSS1_IMUX_B31_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B31_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B31_18"
        },
        "PSS1.PSS_IMUX_B31_19->PSS1_IMUX_B31_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B31_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B31_19"
        },
        "PSS1.PSS_IMUX_B32_0->PSS1_IMUX_B32_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B32_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B32_0"
        },
        "PSS1.PSS_IMUX_B32_1->PSS1_IMUX_B32_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B32_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B32_1"
        },
        "PSS1.PSS_IMUX_B32_2->PSS1_IMUX_B32_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B32_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B32_2"
        },
        "PSS1.PSS_IMUX_B32_3->PSS1_IMUX_B32_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B32_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B32_3"
        },
        "PSS1.PSS_IMUX_B32_4->PSS1_IMUX_B32_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B32_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B32_4"
        },
        "PSS1.PSS_IMUX_B32_5->PSS1_IMUX_B32_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B32_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B32_5"
        },
        "PSS1.PSS_IMUX_B32_6->PSS1_IMUX_B32_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B32_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B32_6"
        },
        "PSS1.PSS_IMUX_B32_7->PSS1_IMUX_B32_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B32_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B32_7"
        },
        "PSS1.PSS_IMUX_B32_8->PSS1_IMUX_B32_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B32_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B32_8"
        },
        "PSS1.PSS_IMUX_B32_9->PSS1_IMUX_B32_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B32_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B32_9"
        },
        "PSS1.PSS_IMUX_B32_10->PSS1_IMUX_B32_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B32_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B32_10"
        },
        "PSS1.PSS_IMUX_B32_11->PSS1_IMUX_B32_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B32_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B32_11"
        },
        "PSS1.PSS_IMUX_B32_12->PSS1_IMUX_B32_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B32_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B32_12"
        },
        "PSS1.PSS_IMUX_B32_13->PSS1_IMUX_B32_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B32_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B32_13"
        },
        "PSS1.PSS_IMUX_B32_14->PSS1_IMUX_B32_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B32_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B32_14"
        },
        "PSS1.PSS_IMUX_B32_15->PSS1_IMUX_B32_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B32_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B32_15"
        },
        "PSS1.PSS_IMUX_B32_16->PSS1_IMUX_B32_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B32_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B32_16"
        },
        "PSS1.PSS_IMUX_B32_17->PSS1_IMUX_B32_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B32_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B32_17"
        },
        "PSS1.PSS_IMUX_B32_18->PSS1_IMUX_B32_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B32_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B32_18"
        },
        "PSS1.PSS_IMUX_B32_19->PSS1_IMUX_B32_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B32_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B32_19"
        },
        "PSS1.PSS_IMUX_B33_0->PSS1_IMUX_B33_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B33_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B33_0"
        },
        "PSS1.PSS_IMUX_B33_1->PSS1_IMUX_B33_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B33_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B33_1"
        },
        "PSS1.PSS_IMUX_B33_2->PSS1_IMUX_B33_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B33_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B33_2"
        },
        "PSS1.PSS_IMUX_B33_3->PSS1_IMUX_B33_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B33_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B33_3"
        },
        "PSS1.PSS_IMUX_B33_4->PSS1_IMUX_B33_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B33_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B33_4"
        },
        "PSS1.PSS_IMUX_B33_5->PSS1_IMUX_B33_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B33_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B33_5"
        },
        "PSS1.PSS_IMUX_B33_6->PSS1_IMUX_B33_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B33_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B33_6"
        },
        "PSS1.PSS_IMUX_B33_7->PSS1_IMUX_B33_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B33_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B33_7"
        },
        "PSS1.PSS_IMUX_B33_8->PSS1_IMUX_B33_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B33_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B33_8"
        },
        "PSS1.PSS_IMUX_B33_9->PSS1_IMUX_B33_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B33_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B33_9"
        },
        "PSS1.PSS_IMUX_B33_10->PSS1_IMUX_B33_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B33_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B33_10"
        },
        "PSS1.PSS_IMUX_B33_11->PSS1_IMUX_B33_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B33_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B33_11"
        },
        "PSS1.PSS_IMUX_B33_12->PSS1_IMUX_B33_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B33_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B33_12"
        },
        "PSS1.PSS_IMUX_B33_13->PSS1_IMUX_B33_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B33_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B33_13"
        },
        "PSS1.PSS_IMUX_B33_14->PSS1_IMUX_B33_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B33_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B33_14"
        },
        "PSS1.PSS_IMUX_B33_15->PSS1_IMUX_B33_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B33_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B33_15"
        },
        "PSS1.PSS_IMUX_B33_16->PSS1_IMUX_B33_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B33_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B33_16"
        },
        "PSS1.PSS_IMUX_B33_17->PSS1_IMUX_B33_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B33_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B33_17"
        },
        "PSS1.PSS_IMUX_B33_18->PSS1_IMUX_B33_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B33_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B33_18"
        },
        "PSS1.PSS_IMUX_B33_19->PSS1_IMUX_B33_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B33_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B33_19"
        },
        "PSS1.PSS_IMUX_B34_0->PSS1_IMUX_B34_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B34_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B34_0"
        },
        "PSS1.PSS_IMUX_B34_1->PSS1_IMUX_B34_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B34_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B34_1"
        },
        "PSS1.PSS_IMUX_B34_2->PSS1_IMUX_B34_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B34_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B34_2"
        },
        "PSS1.PSS_IMUX_B34_3->PSS1_IMUX_B34_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B34_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B34_3"
        },
        "PSS1.PSS_IMUX_B34_4->PSS1_IMUX_B34_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B34_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B34_4"
        },
        "PSS1.PSS_IMUX_B34_5->PSS1_IMUX_B34_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B34_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B34_5"
        },
        "PSS1.PSS_IMUX_B34_6->PSS1_IMUX_B34_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B34_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B34_6"
        },
        "PSS1.PSS_IMUX_B34_7->PSS1_IMUX_B34_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B34_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B34_7"
        },
        "PSS1.PSS_IMUX_B34_8->PSS1_IMUX_B34_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B34_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B34_8"
        },
        "PSS1.PSS_IMUX_B34_9->PSS1_IMUX_B34_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B34_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B34_9"
        },
        "PSS1.PSS_IMUX_B34_10->PSS1_IMUX_B34_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B34_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B34_10"
        },
        "PSS1.PSS_IMUX_B34_11->PSS1_IMUX_B34_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B34_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B34_11"
        },
        "PSS1.PSS_IMUX_B34_12->PSS1_IMUX_B34_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B34_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B34_12"
        },
        "PSS1.PSS_IMUX_B34_13->PSS1_IMUX_B34_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B34_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B34_13"
        },
        "PSS1.PSS_IMUX_B34_14->PSS1_IMUX_B34_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B34_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B34_14"
        },
        "PSS1.PSS_IMUX_B34_15->PSS1_IMUX_B34_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B34_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B34_15"
        },
        "PSS1.PSS_IMUX_B34_16->PSS1_IMUX_B34_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B34_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B34_16"
        },
        "PSS1.PSS_IMUX_B34_17->PSS1_IMUX_B34_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B34_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B34_17"
        },
        "PSS1.PSS_IMUX_B34_18->PSS1_IMUX_B34_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B34_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B34_18"
        },
        "PSS1.PSS_IMUX_B34_19->PSS1_IMUX_B34_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B34_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B34_19"
        },
        "PSS1.PSS_IMUX_B35_0->PSS1_IMUX_B35_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B35_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B35_0"
        },
        "PSS1.PSS_IMUX_B35_1->PSS1_IMUX_B35_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B35_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B35_1"
        },
        "PSS1.PSS_IMUX_B35_2->PSS1_IMUX_B35_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B35_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B35_2"
        },
        "PSS1.PSS_IMUX_B35_3->PSS1_IMUX_B35_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B35_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B35_3"
        },
        "PSS1.PSS_IMUX_B35_4->PSS1_IMUX_B35_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B35_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B35_4"
        },
        "PSS1.PSS_IMUX_B35_5->PSS1_IMUX_B35_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B35_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B35_5"
        },
        "PSS1.PSS_IMUX_B35_6->PSS1_IMUX_B35_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B35_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B35_6"
        },
        "PSS1.PSS_IMUX_B35_7->PSS1_IMUX_B35_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B35_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B35_7"
        },
        "PSS1.PSS_IMUX_B35_8->PSS1_IMUX_B35_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B35_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B35_8"
        },
        "PSS1.PSS_IMUX_B35_9->PSS1_IMUX_B35_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B35_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B35_9"
        },
        "PSS1.PSS_IMUX_B35_10->PSS1_IMUX_B35_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B35_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B35_10"
        },
        "PSS1.PSS_IMUX_B35_11->PSS1_IMUX_B35_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B35_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B35_11"
        },
        "PSS1.PSS_IMUX_B35_12->PSS1_IMUX_B35_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B35_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B35_12"
        },
        "PSS1.PSS_IMUX_B35_13->PSS1_IMUX_B35_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B35_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B35_13"
        },
        "PSS1.PSS_IMUX_B35_14->PSS1_IMUX_B35_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B35_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B35_14"
        },
        "PSS1.PSS_IMUX_B35_15->PSS1_IMUX_B35_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B35_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B35_15"
        },
        "PSS1.PSS_IMUX_B35_16->PSS1_IMUX_B35_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B35_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B35_16"
        },
        "PSS1.PSS_IMUX_B35_17->PSS1_IMUX_B35_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B35_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B35_17"
        },
        "PSS1.PSS_IMUX_B35_18->PSS1_IMUX_B35_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B35_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B35_18"
        },
        "PSS1.PSS_IMUX_B35_19->PSS1_IMUX_B35_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B35_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B35_19"
        },
        "PSS1.PSS_IMUX_B36_0->PSS1_IMUX_B36_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B36_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B36_0"
        },
        "PSS1.PSS_IMUX_B36_1->PSS1_IMUX_B36_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B36_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B36_1"
        },
        "PSS1.PSS_IMUX_B36_2->PSS1_IMUX_B36_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B36_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B36_2"
        },
        "PSS1.PSS_IMUX_B36_3->PSS1_IMUX_B36_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B36_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B36_3"
        },
        "PSS1.PSS_IMUX_B36_4->PSS1_IMUX_B36_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B36_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B36_4"
        },
        "PSS1.PSS_IMUX_B36_5->PSS1_IMUX_B36_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B36_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B36_5"
        },
        "PSS1.PSS_IMUX_B36_6->PSS1_IMUX_B36_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B36_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B36_6"
        },
        "PSS1.PSS_IMUX_B36_7->PSS1_IMUX_B36_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B36_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B36_7"
        },
        "PSS1.PSS_IMUX_B36_8->PSS1_IMUX_B36_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B36_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B36_8"
        },
        "PSS1.PSS_IMUX_B36_9->PSS1_IMUX_B36_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B36_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B36_9"
        },
        "PSS1.PSS_IMUX_B36_10->PSS1_IMUX_B36_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B36_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B36_10"
        },
        "PSS1.PSS_IMUX_B36_11->PSS1_IMUX_B36_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B36_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B36_11"
        },
        "PSS1.PSS_IMUX_B36_12->PSS1_IMUX_B36_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B36_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B36_12"
        },
        "PSS1.PSS_IMUX_B36_13->PSS1_IMUX_B36_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B36_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B36_13"
        },
        "PSS1.PSS_IMUX_B36_14->PSS1_IMUX_B36_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B36_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B36_14"
        },
        "PSS1.PSS_IMUX_B36_15->PSS1_IMUX_B36_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B36_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B36_15"
        },
        "PSS1.PSS_IMUX_B36_16->PSS1_IMUX_B36_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B36_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B36_16"
        },
        "PSS1.PSS_IMUX_B36_17->PSS1_IMUX_B36_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B36_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B36_17"
        },
        "PSS1.PSS_IMUX_B36_18->PSS1_IMUX_B36_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B36_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B36_18"
        },
        "PSS1.PSS_IMUX_B36_19->PSS1_IMUX_B36_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B36_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B36_19"
        },
        "PSS1.PSS_IMUX_B37_0->PSS1_IMUX_B37_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B37_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B37_0"
        },
        "PSS1.PSS_IMUX_B37_1->PSS1_IMUX_B37_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B37_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B37_1"
        },
        "PSS1.PSS_IMUX_B37_2->PSS1_IMUX_B37_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B37_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B37_2"
        },
        "PSS1.PSS_IMUX_B37_3->PSS1_IMUX_B37_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B37_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B37_3"
        },
        "PSS1.PSS_IMUX_B37_4->PSS1_IMUX_B37_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B37_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B37_4"
        },
        "PSS1.PSS_IMUX_B37_5->PSS1_IMUX_B37_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B37_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B37_5"
        },
        "PSS1.PSS_IMUX_B37_6->PSS1_IMUX_B37_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B37_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B37_6"
        },
        "PSS1.PSS_IMUX_B37_7->PSS1_IMUX_B37_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B37_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B37_7"
        },
        "PSS1.PSS_IMUX_B37_8->PSS1_IMUX_B37_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B37_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B37_8"
        },
        "PSS1.PSS_IMUX_B37_9->PSS1_IMUX_B37_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B37_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B37_9"
        },
        "PSS1.PSS_IMUX_B37_10->PSS1_IMUX_B37_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B37_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B37_10"
        },
        "PSS1.PSS_IMUX_B37_11->PSS1_IMUX_B37_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B37_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B37_11"
        },
        "PSS1.PSS_IMUX_B37_12->PSS1_IMUX_B37_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B37_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B37_12"
        },
        "PSS1.PSS_IMUX_B37_13->PSS1_IMUX_B37_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B37_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B37_13"
        },
        "PSS1.PSS_IMUX_B37_14->PSS1_IMUX_B37_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B37_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B37_14"
        },
        "PSS1.PSS_IMUX_B37_15->PSS1_IMUX_B37_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B37_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B37_15"
        },
        "PSS1.PSS_IMUX_B37_16->PSS1_IMUX_B37_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B37_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B37_16"
        },
        "PSS1.PSS_IMUX_B37_17->PSS1_IMUX_B37_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B37_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B37_17"
        },
        "PSS1.PSS_IMUX_B37_18->PSS1_IMUX_B37_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B37_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B37_18"
        },
        "PSS1.PSS_IMUX_B37_19->PSS1_IMUX_B37_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B37_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B37_19"
        },
        "PSS1.PSS_IMUX_B38_0->PSS1_IMUX_B38_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B38_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B38_0"
        },
        "PSS1.PSS_IMUX_B38_1->PSS1_IMUX_B38_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B38_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B38_1"
        },
        "PSS1.PSS_IMUX_B38_2->PSS1_IMUX_B38_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B38_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B38_2"
        },
        "PSS1.PSS_IMUX_B38_3->PSS1_IMUX_B38_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B38_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B38_3"
        },
        "PSS1.PSS_IMUX_B38_4->PSS1_IMUX_B38_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B38_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B38_4"
        },
        "PSS1.PSS_IMUX_B38_5->PSS1_IMUX_B38_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B38_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B38_5"
        },
        "PSS1.PSS_IMUX_B38_6->PSS1_IMUX_B38_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B38_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B38_6"
        },
        "PSS1.PSS_IMUX_B38_7->PSS1_IMUX_B38_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B38_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B38_7"
        },
        "PSS1.PSS_IMUX_B38_8->PSS1_IMUX_B38_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B38_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B38_8"
        },
        "PSS1.PSS_IMUX_B38_9->PSS1_IMUX_B38_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B38_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B38_9"
        },
        "PSS1.PSS_IMUX_B38_10->PSS1_IMUX_B38_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B38_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B38_10"
        },
        "PSS1.PSS_IMUX_B38_11->PSS1_IMUX_B38_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B38_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B38_11"
        },
        "PSS1.PSS_IMUX_B38_12->PSS1_IMUX_B38_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B38_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B38_12"
        },
        "PSS1.PSS_IMUX_B38_13->PSS1_IMUX_B38_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B38_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B38_13"
        },
        "PSS1.PSS_IMUX_B38_14->PSS1_IMUX_B38_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B38_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B38_14"
        },
        "PSS1.PSS_IMUX_B38_15->PSS1_IMUX_B38_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B38_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B38_15"
        },
        "PSS1.PSS_IMUX_B38_16->PSS1_IMUX_B38_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B38_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B38_16"
        },
        "PSS1.PSS_IMUX_B38_17->PSS1_IMUX_B38_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B38_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B38_17"
        },
        "PSS1.PSS_IMUX_B38_18->PSS1_IMUX_B38_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B38_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B38_18"
        },
        "PSS1.PSS_IMUX_B38_19->PSS1_IMUX_B38_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B38_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B38_19"
        },
        "PSS1.PSS_IMUX_B39_0->PSS1_IMUX_B39_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B39_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B39_0"
        },
        "PSS1.PSS_IMUX_B39_1->PSS1_IMUX_B39_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B39_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B39_1"
        },
        "PSS1.PSS_IMUX_B39_2->PSS1_IMUX_B39_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B39_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B39_2"
        },
        "PSS1.PSS_IMUX_B39_3->PSS1_IMUX_B39_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B39_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B39_3"
        },
        "PSS1.PSS_IMUX_B39_4->PSS1_IMUX_B39_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B39_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B39_4"
        },
        "PSS1.PSS_IMUX_B39_5->PSS1_IMUX_B39_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B39_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B39_5"
        },
        "PSS1.PSS_IMUX_B39_6->PSS1_IMUX_B39_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B39_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B39_6"
        },
        "PSS1.PSS_IMUX_B39_7->PSS1_IMUX_B39_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B39_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B39_7"
        },
        "PSS1.PSS_IMUX_B39_8->PSS1_IMUX_B39_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B39_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B39_8"
        },
        "PSS1.PSS_IMUX_B39_9->PSS1_IMUX_B39_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B39_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B39_9"
        },
        "PSS1.PSS_IMUX_B39_10->PSS1_IMUX_B39_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B39_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B39_10"
        },
        "PSS1.PSS_IMUX_B39_11->PSS1_IMUX_B39_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B39_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B39_11"
        },
        "PSS1.PSS_IMUX_B39_12->PSS1_IMUX_B39_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B39_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B39_12"
        },
        "PSS1.PSS_IMUX_B39_13->PSS1_IMUX_B39_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B39_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B39_13"
        },
        "PSS1.PSS_IMUX_B39_14->PSS1_IMUX_B39_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B39_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B39_14"
        },
        "PSS1.PSS_IMUX_B39_15->PSS1_IMUX_B39_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B39_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B39_15"
        },
        "PSS1.PSS_IMUX_B39_16->PSS1_IMUX_B39_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B39_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B39_16"
        },
        "PSS1.PSS_IMUX_B39_17->PSS1_IMUX_B39_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B39_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B39_17"
        },
        "PSS1.PSS_IMUX_B39_18->PSS1_IMUX_B39_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B39_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B39_18"
        },
        "PSS1.PSS_IMUX_B39_19->PSS1_IMUX_B39_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B39_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B39_19"
        },
        "PSS1.PSS_IMUX_B40_0->PSS1_IMUX_B40_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B40_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B40_0"
        },
        "PSS1.PSS_IMUX_B40_1->PSS1_IMUX_B40_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B40_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B40_1"
        },
        "PSS1.PSS_IMUX_B40_2->PSS1_IMUX_B40_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B40_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B40_2"
        },
        "PSS1.PSS_IMUX_B40_3->PSS1_IMUX_B40_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B40_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B40_3"
        },
        "PSS1.PSS_IMUX_B40_4->PSS1_IMUX_B40_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B40_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B40_4"
        },
        "PSS1.PSS_IMUX_B40_5->PSS1_IMUX_B40_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B40_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B40_5"
        },
        "PSS1.PSS_IMUX_B40_6->PSS1_IMUX_B40_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B40_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B40_6"
        },
        "PSS1.PSS_IMUX_B40_7->PSS1_IMUX_B40_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B40_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B40_7"
        },
        "PSS1.PSS_IMUX_B40_8->PSS1_IMUX_B40_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B40_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B40_8"
        },
        "PSS1.PSS_IMUX_B40_9->PSS1_IMUX_B40_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B40_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B40_9"
        },
        "PSS1.PSS_IMUX_B40_10->PSS1_IMUX_B40_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B40_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B40_10"
        },
        "PSS1.PSS_IMUX_B40_11->PSS1_IMUX_B40_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B40_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B40_11"
        },
        "PSS1.PSS_IMUX_B40_12->PSS1_IMUX_B40_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B40_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B40_12"
        },
        "PSS1.PSS_IMUX_B40_13->PSS1_IMUX_B40_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B40_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B40_13"
        },
        "PSS1.PSS_IMUX_B40_14->PSS1_IMUX_B40_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B40_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B40_14"
        },
        "PSS1.PSS_IMUX_B40_15->PSS1_IMUX_B40_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B40_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B40_15"
        },
        "PSS1.PSS_IMUX_B40_16->PSS1_IMUX_B40_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B40_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B40_16"
        },
        "PSS1.PSS_IMUX_B40_17->PSS1_IMUX_B40_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B40_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B40_17"
        },
        "PSS1.PSS_IMUX_B40_18->PSS1_IMUX_B40_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B40_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B40_18"
        },
        "PSS1.PSS_IMUX_B40_19->PSS1_IMUX_B40_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B40_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B40_19"
        },
        "PSS1.PSS_IMUX_B41_0->PSS1_IMUX_B41_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B41_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B41_0"
        },
        "PSS1.PSS_IMUX_B41_1->PSS1_IMUX_B41_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B41_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B41_1"
        },
        "PSS1.PSS_IMUX_B41_2->PSS1_IMUX_B41_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B41_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B41_2"
        },
        "PSS1.PSS_IMUX_B41_3->PSS1_IMUX_B41_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B41_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B41_3"
        },
        "PSS1.PSS_IMUX_B41_4->PSS1_IMUX_B41_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B41_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B41_4"
        },
        "PSS1.PSS_IMUX_B41_5->PSS1_IMUX_B41_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B41_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B41_5"
        },
        "PSS1.PSS_IMUX_B41_6->PSS1_IMUX_B41_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B41_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B41_6"
        },
        "PSS1.PSS_IMUX_B41_7->PSS1_IMUX_B41_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B41_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B41_7"
        },
        "PSS1.PSS_IMUX_B41_8->PSS1_IMUX_B41_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B41_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B41_8"
        },
        "PSS1.PSS_IMUX_B41_9->PSS1_IMUX_B41_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B41_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B41_9"
        },
        "PSS1.PSS_IMUX_B41_10->PSS1_IMUX_B41_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B41_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B41_10"
        },
        "PSS1.PSS_IMUX_B41_11->PSS1_IMUX_B41_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B41_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B41_11"
        },
        "PSS1.PSS_IMUX_B41_12->PSS1_IMUX_B41_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B41_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B41_12"
        },
        "PSS1.PSS_IMUX_B41_13->PSS1_IMUX_B41_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B41_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B41_13"
        },
        "PSS1.PSS_IMUX_B41_14->PSS1_IMUX_B41_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B41_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B41_14"
        },
        "PSS1.PSS_IMUX_B41_15->PSS1_IMUX_B41_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B41_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B41_15"
        },
        "PSS1.PSS_IMUX_B41_16->PSS1_IMUX_B41_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B41_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B41_16"
        },
        "PSS1.PSS_IMUX_B41_17->PSS1_IMUX_B41_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B41_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B41_17"
        },
        "PSS1.PSS_IMUX_B41_18->PSS1_IMUX_B41_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B41_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B41_18"
        },
        "PSS1.PSS_IMUX_B41_19->PSS1_IMUX_B41_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B41_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B41_19"
        },
        "PSS1.PSS_IMUX_B42_0->PSS1_IMUX_B42_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B42_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B42_0"
        },
        "PSS1.PSS_IMUX_B42_1->PSS1_IMUX_B42_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B42_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B42_1"
        },
        "PSS1.PSS_IMUX_B42_2->PSS1_IMUX_B42_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B42_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B42_2"
        },
        "PSS1.PSS_IMUX_B42_3->PSS1_IMUX_B42_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B42_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B42_3"
        },
        "PSS1.PSS_IMUX_B42_4->PSS1_IMUX_B42_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B42_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B42_4"
        },
        "PSS1.PSS_IMUX_B42_5->PSS1_IMUX_B42_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B42_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B42_5"
        },
        "PSS1.PSS_IMUX_B42_6->PSS1_IMUX_B42_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B42_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B42_6"
        },
        "PSS1.PSS_IMUX_B42_7->PSS1_IMUX_B42_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B42_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B42_7"
        },
        "PSS1.PSS_IMUX_B42_8->PSS1_IMUX_B42_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B42_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B42_8"
        },
        "PSS1.PSS_IMUX_B42_9->PSS1_IMUX_B42_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B42_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B42_9"
        },
        "PSS1.PSS_IMUX_B42_10->PSS1_IMUX_B42_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B42_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B42_10"
        },
        "PSS1.PSS_IMUX_B42_11->PSS1_IMUX_B42_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B42_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B42_11"
        },
        "PSS1.PSS_IMUX_B42_12->PSS1_IMUX_B42_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B42_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B42_12"
        },
        "PSS1.PSS_IMUX_B42_13->PSS1_IMUX_B42_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B42_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B42_13"
        },
        "PSS1.PSS_IMUX_B42_14->PSS1_IMUX_B42_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B42_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B42_14"
        },
        "PSS1.PSS_IMUX_B42_15->PSS1_IMUX_B42_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B42_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B42_15"
        },
        "PSS1.PSS_IMUX_B42_16->PSS1_IMUX_B42_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B42_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B42_16"
        },
        "PSS1.PSS_IMUX_B42_17->PSS1_IMUX_B42_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B42_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B42_17"
        },
        "PSS1.PSS_IMUX_B42_18->PSS1_IMUX_B42_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B42_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B42_18"
        },
        "PSS1.PSS_IMUX_B42_19->PSS1_IMUX_B42_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B42_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B42_19"
        },
        "PSS1.PSS_IMUX_B43_0->PSS1_IMUX_B43_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B43_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B43_0"
        },
        "PSS1.PSS_IMUX_B43_1->PSS1_IMUX_B43_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B43_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B43_1"
        },
        "PSS1.PSS_IMUX_B43_2->PSS1_IMUX_B43_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B43_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B43_2"
        },
        "PSS1.PSS_IMUX_B43_3->PSS1_IMUX_B43_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B43_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B43_3"
        },
        "PSS1.PSS_IMUX_B43_4->PSS1_IMUX_B43_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B43_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B43_4"
        },
        "PSS1.PSS_IMUX_B43_5->PSS1_IMUX_B43_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B43_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B43_5"
        },
        "PSS1.PSS_IMUX_B43_6->PSS1_IMUX_B43_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B43_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B43_6"
        },
        "PSS1.PSS_IMUX_B43_7->PSS1_IMUX_B43_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B43_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B43_7"
        },
        "PSS1.PSS_IMUX_B43_8->PSS1_IMUX_B43_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B43_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B43_8"
        },
        "PSS1.PSS_IMUX_B43_9->PSS1_IMUX_B43_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B43_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B43_9"
        },
        "PSS1.PSS_IMUX_B43_10->PSS1_IMUX_B43_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B43_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B43_10"
        },
        "PSS1.PSS_IMUX_B43_11->PSS1_IMUX_B43_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B43_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B43_11"
        },
        "PSS1.PSS_IMUX_B43_12->PSS1_IMUX_B43_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B43_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B43_12"
        },
        "PSS1.PSS_IMUX_B43_13->PSS1_IMUX_B43_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B43_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B43_13"
        },
        "PSS1.PSS_IMUX_B43_14->PSS1_IMUX_B43_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B43_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B43_14"
        },
        "PSS1.PSS_IMUX_B43_15->PSS1_IMUX_B43_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B43_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B43_15"
        },
        "PSS1.PSS_IMUX_B43_16->PSS1_IMUX_B43_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B43_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B43_16"
        },
        "PSS1.PSS_IMUX_B43_17->PSS1_IMUX_B43_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B43_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B43_17"
        },
        "PSS1.PSS_IMUX_B43_18->PSS1_IMUX_B43_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B43_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B43_18"
        },
        "PSS1.PSS_IMUX_B43_19->PSS1_IMUX_B43_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B43_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B43_19"
        },
        "PSS1.PSS_IMUX_B44_0->PSS1_IMUX_B44_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B44_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B44_0"
        },
        "PSS1.PSS_IMUX_B44_1->PSS1_IMUX_B44_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B44_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B44_1"
        },
        "PSS1.PSS_IMUX_B44_2->PSS1_IMUX_B44_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B44_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B44_2"
        },
        "PSS1.PSS_IMUX_B44_3->PSS1_IMUX_B44_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B44_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B44_3"
        },
        "PSS1.PSS_IMUX_B44_4->PSS1_IMUX_B44_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B44_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B44_4"
        },
        "PSS1.PSS_IMUX_B44_5->PSS1_IMUX_B44_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B44_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B44_5"
        },
        "PSS1.PSS_IMUX_B44_6->PSS1_IMUX_B44_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B44_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B44_6"
        },
        "PSS1.PSS_IMUX_B44_7->PSS1_IMUX_B44_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B44_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B44_7"
        },
        "PSS1.PSS_IMUX_B44_8->PSS1_IMUX_B44_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B44_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B44_8"
        },
        "PSS1.PSS_IMUX_B44_9->PSS1_IMUX_B44_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B44_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B44_9"
        },
        "PSS1.PSS_IMUX_B44_10->PSS1_IMUX_B44_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B44_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B44_10"
        },
        "PSS1.PSS_IMUX_B44_11->PSS1_IMUX_B44_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B44_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B44_11"
        },
        "PSS1.PSS_IMUX_B44_12->PSS1_IMUX_B44_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B44_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B44_12"
        },
        "PSS1.PSS_IMUX_B44_13->PSS1_IMUX_B44_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B44_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B44_13"
        },
        "PSS1.PSS_IMUX_B44_14->PSS1_IMUX_B44_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B44_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B44_14"
        },
        "PSS1.PSS_IMUX_B44_15->PSS1_IMUX_B44_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B44_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B44_15"
        },
        "PSS1.PSS_IMUX_B44_16->PSS1_IMUX_B44_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B44_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B44_16"
        },
        "PSS1.PSS_IMUX_B44_17->PSS1_IMUX_B44_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B44_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B44_17"
        },
        "PSS1.PSS_IMUX_B44_18->PSS1_IMUX_B44_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B44_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B44_18"
        },
        "PSS1.PSS_IMUX_B44_19->PSS1_IMUX_B44_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B44_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B44_19"
        },
        "PSS1.PSS_IMUX_B45_0->PSS1_IMUX_B45_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B45_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B45_0"
        },
        "PSS1.PSS_IMUX_B45_1->PSS1_IMUX_B45_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B45_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B45_1"
        },
        "PSS1.PSS_IMUX_B45_2->PSS1_IMUX_B45_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B45_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B45_2"
        },
        "PSS1.PSS_IMUX_B45_3->PSS1_IMUX_B45_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B45_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B45_3"
        },
        "PSS1.PSS_IMUX_B45_4->PSS1_IMUX_B45_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B45_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B45_4"
        },
        "PSS1.PSS_IMUX_B45_5->PSS1_IMUX_B45_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B45_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B45_5"
        },
        "PSS1.PSS_IMUX_B45_6->PSS1_IMUX_B45_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B45_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B45_6"
        },
        "PSS1.PSS_IMUX_B45_7->PSS1_IMUX_B45_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B45_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B45_7"
        },
        "PSS1.PSS_IMUX_B45_8->PSS1_IMUX_B45_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B45_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B45_8"
        },
        "PSS1.PSS_IMUX_B45_9->PSS1_IMUX_B45_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B45_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B45_9"
        },
        "PSS1.PSS_IMUX_B45_10->PSS1_IMUX_B45_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B45_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B45_10"
        },
        "PSS1.PSS_IMUX_B45_11->PSS1_IMUX_B45_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B45_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B45_11"
        },
        "PSS1.PSS_IMUX_B45_12->PSS1_IMUX_B45_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B45_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B45_12"
        },
        "PSS1.PSS_IMUX_B45_13->PSS1_IMUX_B45_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B45_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B45_13"
        },
        "PSS1.PSS_IMUX_B45_14->PSS1_IMUX_B45_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B45_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B45_14"
        },
        "PSS1.PSS_IMUX_B45_15->PSS1_IMUX_B45_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B45_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B45_15"
        },
        "PSS1.PSS_IMUX_B45_16->PSS1_IMUX_B45_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B45_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B45_16"
        },
        "PSS1.PSS_IMUX_B45_17->PSS1_IMUX_B45_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B45_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B45_17"
        },
        "PSS1.PSS_IMUX_B45_18->PSS1_IMUX_B45_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B45_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B45_18"
        },
        "PSS1.PSS_IMUX_B45_19->PSS1_IMUX_B45_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B45_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B45_19"
        },
        "PSS1.PSS_IMUX_B46_0->PSS1_IMUX_B46_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B46_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B46_0"
        },
        "PSS1.PSS_IMUX_B46_1->PSS1_IMUX_B46_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B46_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B46_1"
        },
        "PSS1.PSS_IMUX_B46_2->PSS1_IMUX_B46_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B46_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B46_2"
        },
        "PSS1.PSS_IMUX_B46_3->PSS1_IMUX_B46_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B46_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B46_3"
        },
        "PSS1.PSS_IMUX_B46_4->PSS1_IMUX_B46_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B46_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B46_4"
        },
        "PSS1.PSS_IMUX_B46_5->PSS1_IMUX_B46_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B46_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B46_5"
        },
        "PSS1.PSS_IMUX_B46_6->PSS1_IMUX_B46_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B46_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B46_6"
        },
        "PSS1.PSS_IMUX_B46_7->PSS1_IMUX_B46_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B46_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B46_7"
        },
        "PSS1.PSS_IMUX_B46_8->PSS1_IMUX_B46_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B46_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B46_8"
        },
        "PSS1.PSS_IMUX_B46_9->PSS1_IMUX_B46_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B46_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B46_9"
        },
        "PSS1.PSS_IMUX_B46_10->PSS1_IMUX_B46_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B46_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B46_10"
        },
        "PSS1.PSS_IMUX_B46_11->PSS1_IMUX_B46_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B46_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B46_11"
        },
        "PSS1.PSS_IMUX_B46_12->PSS1_IMUX_B46_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B46_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B46_12"
        },
        "PSS1.PSS_IMUX_B46_13->PSS1_IMUX_B46_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B46_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B46_13"
        },
        "PSS1.PSS_IMUX_B46_14->PSS1_IMUX_B46_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B46_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B46_14"
        },
        "PSS1.PSS_IMUX_B46_15->PSS1_IMUX_B46_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B46_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B46_15"
        },
        "PSS1.PSS_IMUX_B46_16->PSS1_IMUX_B46_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B46_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B46_16"
        },
        "PSS1.PSS_IMUX_B46_17->PSS1_IMUX_B46_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B46_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B46_17"
        },
        "PSS1.PSS_IMUX_B46_18->PSS1_IMUX_B46_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B46_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B46_18"
        },
        "PSS1.PSS_IMUX_B46_19->PSS1_IMUX_B46_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B46_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B46_19"
        },
        "PSS1.PSS_IMUX_B47_0->PSS1_IMUX_B47_20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B47_20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B47_0"
        },
        "PSS1.PSS_IMUX_B47_1->PSS1_IMUX_B47_21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B47_21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B47_1"
        },
        "PSS1.PSS_IMUX_B47_2->PSS1_IMUX_B47_22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B47_22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B47_2"
        },
        "PSS1.PSS_IMUX_B47_3->PSS1_IMUX_B47_23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B47_23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B47_3"
        },
        "PSS1.PSS_IMUX_B47_4->PSS1_IMUX_B47_24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B47_24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B47_4"
        },
        "PSS1.PSS_IMUX_B47_5->PSS1_IMUX_B47_25": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B47_25",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B47_5"
        },
        "PSS1.PSS_IMUX_B47_6->PSS1_IMUX_B47_26": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B47_26",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B47_6"
        },
        "PSS1.PSS_IMUX_B47_7->PSS1_IMUX_B47_27": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B47_27",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B47_7"
        },
        "PSS1.PSS_IMUX_B47_8->PSS1_IMUX_B47_28": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B47_28",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B47_8"
        },
        "PSS1.PSS_IMUX_B47_9->PSS1_IMUX_B47_29": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B47_29",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B47_9"
        },
        "PSS1.PSS_IMUX_B47_10->PSS1_IMUX_B47_30": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B47_30",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B47_10"
        },
        "PSS1.PSS_IMUX_B47_11->PSS1_IMUX_B47_31": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B47_31",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B47_11"
        },
        "PSS1.PSS_IMUX_B47_12->PSS1_IMUX_B47_32": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B47_32",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B47_12"
        },
        "PSS1.PSS_IMUX_B47_13->PSS1_IMUX_B47_33": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B47_33",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B47_13"
        },
        "PSS1.PSS_IMUX_B47_14->PSS1_IMUX_B47_34": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B47_34",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B47_14"
        },
        "PSS1.PSS_IMUX_B47_15->PSS1_IMUX_B47_35": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B47_35",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B47_15"
        },
        "PSS1.PSS_IMUX_B47_16->PSS1_IMUX_B47_36": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B47_36",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B47_16"
        },
        "PSS1.PSS_IMUX_B47_17->PSS1_IMUX_B47_37": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B47_37",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B47_17"
        },
        "PSS1.PSS_IMUX_B47_18->PSS1_IMUX_B47_38": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B47_38",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B47_18"
        },
        "PSS1.PSS_IMUX_B47_19->PSS1_IMUX_B47_39": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "PSS1_IMUX_B47_39",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "PSS_IMUX_B47_19"
        }
    },
    "sites": [],
    "tile_type": "PSS1",
    "wires": {
        "PSS0_CLK_B0_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_CLK_B0_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_CLK_B0_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_CLK_B0_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_CLK_B0_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_CLK_B0_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_CLK_B0_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_CLK_B0_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_CLK_B0_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_CLK_B0_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_CLK_B0_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_CLK_B0_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_CLK_B0_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_CLK_B0_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_CLK_B0_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_CLK_B0_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_CLK_B0_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_CLK_B0_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_CLK_B0_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_CLK_B0_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_CLK_B1_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_CLK_B1_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_CLK_B1_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_CLK_B1_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_CLK_B1_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_CLK_B1_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_CLK_B1_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_CLK_B1_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_CLK_B1_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_CLK_B1_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_CLK_B1_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_CLK_B1_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_CLK_B1_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_CLK_B1_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_CLK_B1_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_CLK_B1_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_CLK_B1_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_CLK_B1_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_CLK_B1_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_CLK_B1_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B0_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B0_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B0_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B0_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B0_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B0_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B0_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B0_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B0_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B0_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B0_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B0_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B0_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B0_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B0_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B0_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B0_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B0_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B0_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B0_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B1_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B1_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B1_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B1_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B1_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B1_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B1_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B1_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B1_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B1_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B1_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B1_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B1_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B1_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B1_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B1_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B1_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B1_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B1_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B1_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B2_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B2_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B2_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B2_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B2_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B2_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B2_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B2_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B2_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B2_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B2_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B2_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B2_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B2_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B2_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B2_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B2_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B2_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B2_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B2_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B3_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B3_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B3_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B3_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B3_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B3_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B3_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B3_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B3_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B3_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B3_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B3_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B3_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B3_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B3_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B3_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B3_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B3_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B3_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B3_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B4_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B4_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B4_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B4_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B4_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B4_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B4_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B4_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B4_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B4_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B4_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B4_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B4_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B4_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B4_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B4_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B4_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B4_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B4_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B4_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B5_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B5_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B5_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B5_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B5_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B5_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B5_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B5_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B5_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B5_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B5_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B5_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B5_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B5_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B5_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B5_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B5_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B5_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B5_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B5_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B6_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B6_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B6_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B6_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B6_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B6_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B6_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B6_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B6_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B6_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B6_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B6_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B6_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B6_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B6_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B6_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B6_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B6_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B6_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B6_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B7_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B7_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B7_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B7_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B7_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B7_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B7_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B7_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B7_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B7_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B7_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B7_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B7_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B7_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B7_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B7_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B7_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B7_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B7_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B7_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B8_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B8_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B8_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B8_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B8_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B8_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B8_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B8_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B8_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B8_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B8_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B8_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B8_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B8_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B8_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B8_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B8_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B8_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B8_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B8_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B9_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B9_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B9_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B9_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B9_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B9_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B9_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B9_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B9_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B9_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B9_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B9_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B9_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B9_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B9_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B9_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B9_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B9_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B9_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B9_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B10_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B10_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B10_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B10_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B10_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B10_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B10_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B10_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B10_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B10_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B10_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B10_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B10_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B10_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B10_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B10_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B10_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B10_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B10_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B10_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B11_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B11_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B11_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B11_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B11_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B11_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B11_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B11_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B11_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B11_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B11_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B11_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B11_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B11_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B11_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B11_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B11_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B11_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B11_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B11_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B12_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B12_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B12_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B12_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B12_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B12_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B12_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B12_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B12_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B12_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B12_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B12_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B12_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B12_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B12_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B12_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B12_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B12_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B12_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B12_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B13_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B13_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B13_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B13_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B13_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B13_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B13_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B13_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B13_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B13_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B13_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B13_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B13_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B13_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B13_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B13_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B13_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B13_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B13_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B13_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B14_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B14_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B14_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B14_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B14_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B14_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B14_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B14_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B14_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B14_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B14_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B14_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B14_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B14_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B14_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B14_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B14_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B14_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B14_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B14_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B15_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B15_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B15_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B15_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B15_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B15_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B15_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B15_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B15_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B15_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B15_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B15_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B15_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B15_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B15_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B15_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B15_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B15_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B15_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B15_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B16_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B16_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B16_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B16_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B16_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B16_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B16_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B16_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B16_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B16_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B16_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B16_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B16_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B16_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B16_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B16_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B16_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B16_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B16_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B16_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B17_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B17_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B17_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B17_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B17_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B17_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B17_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B17_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B17_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B17_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B17_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B17_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B17_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B17_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B17_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B17_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B17_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B17_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B17_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B17_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B18_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B18_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B18_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B18_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B18_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B18_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B18_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B18_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B18_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B18_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B18_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B18_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B18_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B18_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B18_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B18_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B18_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B18_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B18_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B18_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B19_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B19_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B19_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B19_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B19_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B19_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B19_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B19_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B19_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B19_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B19_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B19_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B19_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B19_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B19_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B19_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B19_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B19_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B19_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B19_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B20_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B20_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B20_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B20_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B20_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B20_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B20_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B20_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B20_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B20_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B20_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B20_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B20_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B20_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B20_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B20_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B20_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B20_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B20_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B20_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B21_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B21_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B21_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B21_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B21_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B21_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B21_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B21_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B21_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B21_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B21_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B21_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B21_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B21_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B21_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B21_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B21_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B21_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B21_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B21_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B22_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B22_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B22_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B22_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B22_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B22_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B22_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B22_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B22_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B22_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B22_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B22_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B22_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B22_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B22_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B22_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B22_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B22_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B22_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B22_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B23_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B23_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B23_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B23_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B23_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B23_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B23_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B23_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B23_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B23_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B23_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B23_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B23_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B23_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B23_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B23_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B23_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B23_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B23_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B23_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B24_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B24_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B24_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B24_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B24_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B24_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B24_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B24_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B24_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B24_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B24_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B24_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B24_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B24_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B24_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B24_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B24_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B24_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B24_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B24_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B25_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B25_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B25_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B25_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B25_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B25_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B25_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B25_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B25_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B25_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B25_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B25_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B25_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B25_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B25_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B25_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B25_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B25_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B25_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B25_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B26_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B26_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B26_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B26_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B26_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B26_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B26_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B26_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B26_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B26_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B26_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B26_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B26_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B26_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B26_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B26_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B26_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B26_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B26_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B26_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B27_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B27_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B27_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B27_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B27_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B27_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B27_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B27_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B27_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B27_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B27_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B27_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B27_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B27_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B27_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B27_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B27_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B27_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B27_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B27_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B28_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B28_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B28_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B28_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B28_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B28_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B28_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B28_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B28_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B28_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B28_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B28_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B28_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B28_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B28_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B28_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B28_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B28_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B28_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B28_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B29_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B29_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B29_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B29_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B29_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B29_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B29_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B29_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B29_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B29_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B29_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B29_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B29_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B29_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B29_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B29_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B29_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B29_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B29_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B29_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B30_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B30_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B30_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B30_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B30_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B30_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B30_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B30_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B30_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B30_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B30_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B30_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B30_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B30_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B30_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B30_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B30_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B30_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B30_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B30_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B31_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B31_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B31_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B31_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B31_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B31_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B31_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B31_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B31_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B31_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B31_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B31_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B31_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B31_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B31_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B31_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B31_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B31_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B31_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B31_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B32_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B32_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B32_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B32_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B32_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B32_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B32_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B32_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B32_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B32_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B32_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B32_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B32_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B32_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B32_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B32_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B32_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B32_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B32_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B32_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B33_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B33_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B33_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B33_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B33_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B33_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B33_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B33_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B33_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B33_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B33_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B33_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B33_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B33_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B33_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B33_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B33_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B33_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B33_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B33_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B34_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B34_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B34_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B34_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B34_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B34_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B34_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B34_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B34_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B34_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B34_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B34_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B34_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B34_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B34_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B34_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B34_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B34_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B34_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B34_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B35_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B35_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B35_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B35_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B35_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B35_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B35_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B35_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B35_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B35_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B35_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B35_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B35_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B35_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B35_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B35_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B35_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B35_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B35_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B35_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B36_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B36_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B36_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B36_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B36_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B36_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B36_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B36_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B36_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B36_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B36_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B36_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B36_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B36_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B36_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B36_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B36_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B36_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B36_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B36_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B37_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B37_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B37_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B37_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B37_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B37_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B37_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B37_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B37_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B37_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B37_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B37_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B37_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B37_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B37_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B37_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B37_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B37_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B37_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B37_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B38_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B38_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B38_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B38_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B38_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B38_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B38_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B38_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B38_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B38_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B38_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B38_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B38_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B38_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B38_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B38_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B38_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B38_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B38_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B38_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B39_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B39_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B39_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B39_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B39_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B39_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B39_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B39_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B39_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B39_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B39_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B39_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B39_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B39_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B39_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B39_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B39_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B39_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B39_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B39_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B40_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B40_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B40_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B40_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B40_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B40_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B40_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B40_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B40_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B40_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B40_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B40_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B40_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B40_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B40_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B40_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B40_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B40_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B40_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B40_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B41_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B41_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B41_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B41_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B41_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B41_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B41_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B41_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B41_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B41_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B41_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B41_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B41_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B41_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B41_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B41_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B41_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B41_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B41_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B41_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B42_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B42_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B42_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B42_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B42_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B42_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B42_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B42_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B42_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B42_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B42_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B42_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B42_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B42_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B42_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B42_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B42_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B42_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B42_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B42_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B43_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B43_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B43_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B43_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B43_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B43_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B43_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B43_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B43_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B43_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B43_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B43_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B43_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B43_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B43_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B43_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B43_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B43_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B43_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B43_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B44_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B44_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B44_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B44_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B44_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B44_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B44_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B44_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B44_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B44_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B44_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B44_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B44_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B44_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B44_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B44_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B44_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B44_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B44_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B44_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B45_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B45_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B45_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B45_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B45_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B45_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B45_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B45_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B45_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B45_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B45_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B45_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B45_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B45_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B45_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B45_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B45_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B45_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B45_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B45_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B46_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B46_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B46_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B46_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B46_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B46_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B46_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B46_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B46_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B46_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B46_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B46_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B46_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B46_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B46_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B46_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B46_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B46_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B46_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B46_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B47_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B47_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B47_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B47_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B47_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B47_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B47_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B47_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B47_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B47_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B47_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B47_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B47_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B47_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B47_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B47_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B47_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B47_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B47_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_IMUX_B47_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS0_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS0_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS0_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS0_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS0_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS0_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS0_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS0_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS0_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS0_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS0_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS0_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS0_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS0_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS0_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS0_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS0_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS0_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS0_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS0_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS1_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS1_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS1_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS1_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS1_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS1_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS1_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS1_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS1_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS1_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS1_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS1_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS1_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS1_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS1_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS1_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS1_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS1_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS1_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS1_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS2_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS2_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS2_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS2_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS2_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS2_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS2_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS2_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS2_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS2_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS2_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS2_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS2_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS2_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS2_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS2_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS2_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS2_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS2_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS2_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS3_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS3_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS3_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS3_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS3_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS3_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS3_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS3_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS3_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS3_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS3_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS3_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS3_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS3_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS3_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS3_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS3_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS3_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS3_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS3_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS4_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS4_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS4_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS4_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS4_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS4_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS4_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS4_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS4_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS4_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS4_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS4_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS4_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS4_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS4_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS4_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS4_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS4_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS4_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS4_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS5_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS5_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS5_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS5_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS5_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS5_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS5_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS5_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS5_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS5_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS5_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS5_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS5_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS5_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS5_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS5_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS5_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS5_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS5_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS5_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS6_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS6_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS6_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS6_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS6_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS6_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS6_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS6_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS6_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS6_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS6_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS6_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS6_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS6_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS6_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS6_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS6_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS6_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS6_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS6_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS7_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS7_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS7_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS7_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS7_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS7_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS7_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS7_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS7_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS7_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS7_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS7_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS7_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS7_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS7_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS7_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS7_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS7_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS7_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS7_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS8_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS8_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS8_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS8_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS8_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS8_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS8_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS8_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS8_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS8_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS8_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS8_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS8_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS8_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS8_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS8_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS8_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS8_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS8_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS8_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS9_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS9_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS9_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS9_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS9_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS9_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS9_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS9_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS9_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS9_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS9_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS9_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS9_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS9_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS9_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS9_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS9_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS9_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS9_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS9_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS10_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS10_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS10_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS10_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS10_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS10_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS10_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS10_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS10_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS10_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS10_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS10_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS10_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS10_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS10_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS10_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS10_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS10_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS10_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS10_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS11_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS11_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS11_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS11_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS11_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS11_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS11_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS11_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS11_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS11_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS11_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS11_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS11_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS11_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS11_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS11_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS11_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS11_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS11_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS11_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS12_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS12_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS12_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS12_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS12_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS12_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS12_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS12_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS12_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS12_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS12_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS12_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS12_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS12_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS12_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS12_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS12_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS12_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS12_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS12_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS13_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS13_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS13_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS13_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS13_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS13_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS13_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS13_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS13_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS13_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS13_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS13_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS13_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS13_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS13_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS13_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS13_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS13_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS13_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS13_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS14_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS14_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS14_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS14_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS14_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS14_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS14_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS14_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS14_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS14_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS14_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS14_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS14_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS14_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS14_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS14_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS14_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS14_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS14_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS14_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS15_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS15_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS15_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS15_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS15_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS15_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS15_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS15_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS15_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS15_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS15_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS15_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS15_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS15_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS15_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS15_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS15_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS15_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS15_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS15_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS16_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS16_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS16_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS16_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS16_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS16_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS16_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS16_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS16_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS16_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS16_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS16_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS16_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS16_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS16_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS16_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS16_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS16_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS16_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS16_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS17_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS17_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS17_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS17_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS17_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS17_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS17_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS17_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS17_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS17_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS17_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS17_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS17_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS17_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS17_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS17_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS17_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS17_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS17_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS17_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS18_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS18_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS18_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS18_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS18_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS18_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS18_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS18_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS18_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS18_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS18_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS18_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS18_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS18_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS18_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS18_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS18_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS18_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS18_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS18_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS19_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS19_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS19_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS19_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS19_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS19_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS19_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS19_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS19_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS19_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS19_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS19_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS19_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS19_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS19_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS19_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS19_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS19_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS19_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS19_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS20_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS20_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS20_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS20_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS20_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS20_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS20_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS20_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS20_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS20_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS20_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS20_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS20_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS20_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS20_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS20_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS20_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS20_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS20_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS20_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS21_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS21_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS21_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS21_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS21_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS21_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS21_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS21_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS21_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS21_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS21_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS21_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS21_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS21_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS21_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS21_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS21_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS21_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS21_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS21_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS22_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS22_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS22_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS22_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS22_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS22_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS22_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS22_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS22_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS22_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS22_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS22_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS22_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS22_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS22_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS22_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS22_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS22_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS22_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS22_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS23_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS23_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS23_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS23_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS23_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS23_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS23_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS23_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS23_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS23_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS23_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS23_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS23_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS23_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS23_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS23_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS23_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS23_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS23_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS0_LOGIC_OUTS23_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B0_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B0_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B0_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B0_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B0_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B0_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B0_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B0_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B0_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B0_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B0_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B0_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B0_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B0_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B0_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B0_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B0_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B0_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B0_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B0_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B0_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B0_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B0_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B0_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B0_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B0_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B0_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B0_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B0_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B0_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B0_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B0_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B0_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B0_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B0_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B0_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B0_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B0_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B0_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B0_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B1_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B1_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B1_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B1_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B1_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B1_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B1_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B1_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B1_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B1_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B1_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B1_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B1_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B1_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B1_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B1_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B1_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B1_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B1_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B1_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B1_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B1_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B1_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B1_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B1_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B1_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B1_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B1_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B1_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B1_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B1_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B1_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B1_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B1_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B1_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B1_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B1_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B1_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B1_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_CLK_B1_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B0_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B0_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B0_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B0_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B0_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B0_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B0_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B0_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B0_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B0_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B0_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B0_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B0_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B0_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B0_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B0_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B0_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B0_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B0_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B0_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B0_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B0_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B0_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B0_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B0_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B0_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B0_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B0_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B0_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B0_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B0_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B0_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B0_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B0_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B0_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B0_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B0_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B0_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B0_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B0_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B1_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B1_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B1_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B1_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B1_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B1_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B1_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B1_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B1_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B1_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B1_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B1_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B1_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B1_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B1_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B1_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B1_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B1_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B1_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B1_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B1_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B1_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B1_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B1_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B1_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B1_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B1_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B1_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B1_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B1_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B1_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B1_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B1_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B1_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B1_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B1_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B1_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B1_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B1_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B1_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B2_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B2_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B2_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B2_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B2_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B2_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B2_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B2_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B2_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B2_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B2_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B2_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B2_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B2_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B2_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B2_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B2_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B2_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B2_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B2_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B2_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B2_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B2_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B2_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B2_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B2_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B2_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B2_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B2_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B2_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B2_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B2_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B2_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B2_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B2_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B2_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B2_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B2_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B2_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B2_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B3_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B3_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B3_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B3_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B3_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B3_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B3_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B3_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B3_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B3_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B3_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B3_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B3_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B3_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B3_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B3_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B3_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B3_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B3_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B3_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B3_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B3_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B3_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B3_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B3_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B3_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B3_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B3_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B3_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B3_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B3_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B3_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B3_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B3_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B3_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B3_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B3_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B3_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B3_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B3_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B4_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B4_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B4_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B4_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B4_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B4_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B4_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B4_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B4_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B4_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B4_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B4_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B4_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B4_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B4_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B4_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B4_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B4_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B4_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B4_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B4_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B4_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B4_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B4_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B4_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B4_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B4_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B4_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B4_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B4_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B4_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B4_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B4_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B4_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B4_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B4_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B4_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B4_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B4_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B4_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B5_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B5_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B5_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B5_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B5_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B5_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B5_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B5_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B5_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B5_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B5_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B5_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B5_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B5_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B5_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B5_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B5_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B5_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B5_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B5_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B5_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B5_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B5_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B5_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B5_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B5_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B5_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B5_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B5_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B5_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B5_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B5_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B5_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B5_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B5_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B5_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B5_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B5_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B5_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B5_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B6_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B6_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B6_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B6_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B6_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B6_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B6_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B6_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B6_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B6_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B6_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B6_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B6_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B6_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B6_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B6_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B6_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B6_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B6_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B6_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B6_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B6_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B6_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B6_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B6_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B6_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B6_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B6_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B6_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B6_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B6_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B6_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B6_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B6_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B6_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B6_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B6_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B6_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B6_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B6_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B7_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B7_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B7_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B7_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B7_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B7_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B7_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B7_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B7_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B7_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B7_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B7_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B7_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B7_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B7_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B7_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B7_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B7_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B7_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B7_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B7_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B7_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B7_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B7_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B7_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B7_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B7_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B7_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B7_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B7_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B7_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B7_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B7_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B7_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B7_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B7_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B7_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B7_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B7_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B7_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B8_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B8_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B8_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B8_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B8_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B8_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B8_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B8_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B8_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B8_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B8_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B8_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B8_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B8_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B8_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B8_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B8_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B8_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B8_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B8_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B8_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B8_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B8_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B8_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B8_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B8_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B8_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B8_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B8_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B8_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B8_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B8_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B8_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B8_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B8_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B8_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B8_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B8_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B8_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B8_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B9_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B9_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B9_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B9_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B9_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B9_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B9_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B9_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B9_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B9_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B9_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B9_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B9_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B9_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B9_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B9_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B9_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B9_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B9_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B9_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B9_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B9_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B9_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B9_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B9_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B9_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B9_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B9_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B9_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B9_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B9_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B9_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B9_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B9_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B9_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B9_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B9_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B9_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B9_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B9_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B10_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B10_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B10_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B10_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B10_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B10_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B10_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B10_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B10_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B10_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B10_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B10_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B10_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B10_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B10_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B10_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B10_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B10_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B10_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B10_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B10_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B10_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B10_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B10_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B10_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B10_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B10_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B10_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B10_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B10_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B10_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B10_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B10_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B10_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B10_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B10_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B10_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B10_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B10_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B10_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B11_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B11_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B11_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B11_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B11_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B11_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B11_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B11_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B11_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B11_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B11_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B11_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B11_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B11_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B11_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B11_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B11_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B11_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B11_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B11_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B11_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B11_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B11_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B11_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B11_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B11_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B11_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B11_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B11_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B11_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B11_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B11_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B11_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B11_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B11_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B11_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B11_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B11_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B11_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B11_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B12_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B12_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B12_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B12_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B12_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B12_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B12_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B12_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B12_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B12_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B12_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B12_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B12_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B12_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B12_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B12_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B12_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B12_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B12_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B12_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B12_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B12_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B12_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B12_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B12_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B12_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B12_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B12_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B12_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B12_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B12_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B12_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B12_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B12_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B12_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B12_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B12_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B12_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B12_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B12_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B13_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B13_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B13_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B13_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B13_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B13_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B13_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B13_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B13_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B13_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B13_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B13_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B13_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B13_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B13_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B13_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B13_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B13_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B13_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B13_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B13_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B13_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B13_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B13_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B13_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B13_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B13_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B13_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B13_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B13_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B13_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B13_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B13_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B13_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B13_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B13_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B13_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B13_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B13_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B13_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B14_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B14_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B14_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B14_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B14_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B14_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B14_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B14_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B14_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B14_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B14_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B14_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B14_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B14_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B14_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B14_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B14_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B14_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B14_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B14_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B14_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B14_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B14_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B14_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B14_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B14_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B14_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B14_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B14_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B14_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B14_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B14_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B14_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B14_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B14_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B14_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B14_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B14_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B14_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B14_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B15_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B15_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B15_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B15_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B15_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B15_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B15_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B15_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B15_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B15_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B15_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B15_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B15_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B15_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B15_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B15_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B15_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B15_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B15_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B15_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B15_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B15_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B15_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B15_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B15_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B15_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B15_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B15_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B15_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B15_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B15_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B15_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B15_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B15_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B15_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B15_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B15_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B15_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B15_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B15_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B16_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B16_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B16_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B16_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B16_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B16_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B16_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B16_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B16_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B16_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B16_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B16_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B16_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B16_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B16_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B16_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B16_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B16_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B16_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B16_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B16_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B16_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B16_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B16_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B16_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B16_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B16_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B16_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B16_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B16_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B16_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B16_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B16_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B16_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B16_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B16_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B16_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B16_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B16_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B16_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B17_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B17_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B17_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B17_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B17_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B17_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B17_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B17_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B17_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B17_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B17_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B17_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B17_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B17_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B17_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B17_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B17_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B17_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B17_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B17_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B17_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B17_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B17_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B17_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B17_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B17_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B17_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B17_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B17_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B17_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B17_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B17_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B17_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B17_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B17_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B17_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B17_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B17_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B17_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B17_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B18_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B18_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B18_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B18_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B18_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B18_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B18_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B18_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B18_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B18_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B18_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B18_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B18_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B18_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B18_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B18_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B18_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B18_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B18_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B18_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B18_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B18_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B18_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B18_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B18_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B18_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B18_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B18_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B18_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B18_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B18_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B18_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B18_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B18_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B18_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B18_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B18_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B18_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B18_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B18_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B19_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B19_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B19_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B19_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B19_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B19_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B19_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B19_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B19_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B19_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B19_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B19_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B19_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B19_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B19_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B19_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B19_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B19_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B19_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B19_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B19_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B19_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B19_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B19_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B19_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B19_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B19_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B19_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B19_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B19_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B19_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B19_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B19_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B19_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B19_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B19_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B19_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B19_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B19_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B19_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B20_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B20_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B20_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B20_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B20_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B20_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B20_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B20_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B20_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B20_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B20_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B20_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B20_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B20_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B20_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B20_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B20_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B20_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B20_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B20_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B20_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B20_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B20_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B20_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B20_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B20_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B20_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B20_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B20_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B20_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B20_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B20_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B20_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B20_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B20_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B20_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B20_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B20_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B20_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B20_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B21_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B21_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B21_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B21_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B21_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B21_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B21_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B21_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B21_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B21_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B21_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B21_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B21_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B21_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B21_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B21_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B21_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B21_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B21_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B21_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B21_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B21_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B21_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B21_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B21_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B21_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B21_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B21_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B21_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B21_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B21_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B21_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B21_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B21_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B21_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B21_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B21_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B21_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B21_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B21_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B22_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B22_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B22_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B22_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B22_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B22_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B22_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B22_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B22_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B22_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B22_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B22_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B22_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B22_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B22_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B22_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B22_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B22_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B22_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B22_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B22_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B22_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B22_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B22_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B22_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B22_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B22_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B22_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B22_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B22_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B22_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B22_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B22_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B22_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B22_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B22_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B22_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B22_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B22_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B22_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B23_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B23_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B23_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B23_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B23_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B23_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B23_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B23_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B23_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B23_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B23_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B23_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B23_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B23_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B23_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B23_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B23_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B23_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B23_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B23_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B23_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B23_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B23_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B23_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B23_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B23_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B23_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B23_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B23_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B23_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B23_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B23_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B23_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B23_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B23_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B23_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B23_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B23_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B23_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B23_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B24_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B24_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B24_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B24_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B24_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B24_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B24_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B24_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B24_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B24_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B24_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B24_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B24_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B24_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B24_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B24_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B24_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B24_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B24_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B24_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B24_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B24_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B24_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B24_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B24_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B24_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B24_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B24_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B24_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B24_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B24_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B24_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B24_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B24_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B24_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B24_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B24_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B24_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B24_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B24_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B25_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B25_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B25_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B25_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B25_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B25_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B25_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B25_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B25_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B25_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B25_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B25_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B25_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B25_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B25_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B25_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B25_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B25_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B25_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B25_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B25_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B25_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B25_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B25_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B25_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B25_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B25_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B25_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B25_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B25_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B25_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B25_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B25_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B25_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B25_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B25_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B25_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B25_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B25_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B25_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B26_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B26_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B26_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B26_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B26_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B26_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B26_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B26_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B26_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B26_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B26_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B26_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B26_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B26_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B26_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B26_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B26_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B26_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B26_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B26_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B26_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B26_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B26_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B26_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B26_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B26_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B26_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B26_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B26_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B26_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B26_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B26_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B26_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B26_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B26_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B26_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B26_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B26_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B26_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B26_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B27_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B27_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B27_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B27_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B27_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B27_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B27_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B27_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B27_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B27_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B27_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B27_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B27_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B27_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B27_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B27_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B27_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B27_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B27_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B27_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B27_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B27_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B27_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B27_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B27_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B27_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B27_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B27_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B27_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B27_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B27_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B27_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B27_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B27_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B27_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B27_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B27_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B27_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B27_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B27_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B28_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B28_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B28_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B28_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B28_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B28_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B28_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B28_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B28_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B28_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B28_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B28_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B28_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B28_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B28_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B28_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B28_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B28_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B28_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B28_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B28_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B28_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B28_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B28_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B28_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B28_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B28_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B28_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B28_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B28_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B28_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B28_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B28_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B28_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B28_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B28_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B28_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B28_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B28_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B28_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B29_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B29_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B29_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B29_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B29_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B29_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B29_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B29_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B29_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B29_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B29_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B29_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B29_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B29_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B29_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B29_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B29_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B29_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B29_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B29_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B29_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B29_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B29_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B29_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B29_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B29_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B29_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B29_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B29_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B29_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B29_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B29_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B29_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B29_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B29_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B29_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B29_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B29_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B29_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B29_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B30_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B30_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B30_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B30_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B30_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B30_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B30_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B30_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B30_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B30_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B30_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B30_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B30_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B30_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B30_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B30_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B30_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B30_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B30_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B30_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B30_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B30_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B30_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B30_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B30_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B30_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B30_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B30_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B30_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B30_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B30_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B30_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B30_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B30_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B30_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B30_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B30_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B30_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B30_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B30_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B31_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B31_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B31_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B31_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B31_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B31_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B31_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B31_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B31_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B31_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B31_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B31_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B31_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B31_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B31_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B31_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B31_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B31_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B31_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B31_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B31_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B31_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B31_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B31_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B31_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B31_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B31_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B31_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B31_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B31_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B31_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B31_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B31_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B31_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B31_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B31_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B31_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B31_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B31_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B31_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B32_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B32_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B32_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B32_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B32_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B32_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B32_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B32_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B32_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B32_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B32_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B32_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B32_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B32_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B32_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B32_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B32_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B32_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B32_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B32_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B32_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B32_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B32_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B32_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B32_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B32_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B32_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B32_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B32_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B32_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B32_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B32_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B32_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B32_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B32_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B32_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B32_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B32_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B32_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B32_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B33_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B33_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B33_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B33_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B33_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B33_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B33_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B33_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B33_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B33_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B33_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B33_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B33_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B33_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B33_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B33_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B33_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B33_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B33_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B33_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B33_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B33_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B33_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B33_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B33_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B33_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B33_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B33_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B33_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B33_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B33_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B33_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B33_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B33_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B33_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B33_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B33_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B33_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B33_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B33_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B34_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B34_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B34_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B34_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B34_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B34_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B34_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B34_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B34_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B34_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B34_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B34_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B34_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B34_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B34_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B34_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B34_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B34_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B34_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B34_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B34_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B34_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B34_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B34_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B34_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B34_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B34_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B34_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B34_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B34_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B34_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B34_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B34_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B34_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B34_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B34_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B34_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B34_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B34_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B34_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B35_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B35_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B35_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B35_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B35_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B35_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B35_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B35_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B35_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B35_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B35_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B35_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B35_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B35_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B35_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B35_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B35_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B35_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B35_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B35_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B35_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B35_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B35_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B35_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B35_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B35_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B35_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B35_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B35_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B35_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B35_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B35_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B35_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B35_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B35_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B35_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B35_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B35_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B35_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B35_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B36_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B36_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B36_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B36_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B36_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B36_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B36_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B36_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B36_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B36_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B36_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B36_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B36_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B36_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B36_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B36_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B36_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B36_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B36_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B36_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B36_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B36_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B36_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B36_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B36_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B36_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B36_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B36_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B36_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B36_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B36_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B36_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B36_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B36_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B36_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B36_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B36_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B36_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B36_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B36_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B37_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B37_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B37_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B37_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B37_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B37_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B37_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B37_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B37_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B37_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B37_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B37_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B37_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B37_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B37_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B37_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B37_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B37_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B37_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B37_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B37_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B37_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B37_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B37_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B37_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B37_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B37_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B37_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B37_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B37_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B37_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B37_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B37_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B37_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B37_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B37_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B37_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B37_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B37_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B37_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B38_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B38_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B38_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B38_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B38_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B38_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B38_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B38_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B38_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B38_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B38_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B38_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B38_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B38_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B38_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B38_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B38_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B38_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B38_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B38_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B38_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B38_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B38_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B38_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B38_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B38_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B38_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B38_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B38_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B38_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B38_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B38_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B38_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B38_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B38_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B38_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B38_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B38_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B38_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B38_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B39_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B39_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B39_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B39_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B39_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B39_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B39_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B39_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B39_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B39_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B39_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B39_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B39_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B39_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B39_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B39_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B39_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B39_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B39_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B39_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B39_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B39_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B39_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B39_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B39_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B39_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B39_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B39_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B39_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B39_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B39_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B39_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B39_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B39_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B39_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B39_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B39_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B39_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B39_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B39_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B40_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B40_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B40_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B40_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B40_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B40_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B40_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B40_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B40_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B40_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B40_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B40_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B40_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B40_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B40_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B40_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B40_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B40_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B40_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B40_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B40_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B40_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B40_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B40_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B40_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B40_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B40_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B40_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B40_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B40_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B40_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B40_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B40_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B40_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B40_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B40_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B40_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B40_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B40_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B40_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B41_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B41_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B41_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B41_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B41_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B41_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B41_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B41_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B41_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B41_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B41_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B41_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B41_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B41_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B41_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B41_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B41_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B41_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B41_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B41_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B41_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B41_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B41_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B41_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B41_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B41_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B41_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B41_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B41_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B41_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B41_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B41_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B41_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B41_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B41_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B41_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B41_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B41_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B41_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B41_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B42_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B42_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B42_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B42_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B42_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B42_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B42_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B42_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B42_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B42_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B42_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B42_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B42_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B42_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B42_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B42_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B42_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B42_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B42_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B42_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B42_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B42_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B42_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B42_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B42_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B42_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B42_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B42_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B42_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B42_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B42_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B42_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B42_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B42_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B42_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B42_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B42_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B42_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B42_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B42_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B43_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B43_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B43_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B43_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B43_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B43_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B43_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B43_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B43_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B43_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B43_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B43_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B43_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B43_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B43_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B43_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B43_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B43_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B43_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B43_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B43_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B43_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B43_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B43_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B43_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B43_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B43_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B43_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B43_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B43_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B43_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B43_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B43_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B43_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B43_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B43_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B43_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B43_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B43_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B43_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B44_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B44_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B44_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B44_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B44_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B44_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B44_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B44_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B44_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B44_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B44_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B44_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B44_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B44_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B44_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B44_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B44_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B44_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B44_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B44_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B44_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B44_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B44_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B44_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B44_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B44_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B44_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B44_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B44_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B44_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B44_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B44_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B44_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B44_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B44_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B44_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B44_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B44_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B44_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B44_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B45_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B45_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B45_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B45_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B45_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B45_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B45_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B45_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B45_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B45_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B45_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B45_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B45_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B45_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B45_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B45_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B45_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B45_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B45_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B45_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B45_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B45_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B45_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B45_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B45_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B45_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B45_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B45_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B45_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B45_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B45_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B45_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B45_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B45_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B45_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B45_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B45_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B45_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B45_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B45_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B46_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B46_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B46_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B46_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B46_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B46_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B46_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B46_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B46_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B46_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B46_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B46_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B46_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B46_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B46_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B46_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B46_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B46_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B46_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B46_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B46_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B46_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B46_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B46_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B46_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B46_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B46_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B46_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B46_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B46_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B46_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B46_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B46_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B46_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B46_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B46_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B46_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B46_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B46_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B46_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B47_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B47_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B47_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B47_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B47_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B47_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B47_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B47_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B47_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B47_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B47_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B47_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B47_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B47_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B47_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B47_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B47_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B47_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B47_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B47_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B47_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B47_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B47_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B47_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B47_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B47_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B47_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B47_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B47_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B47_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B47_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B47_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B47_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B47_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B47_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B47_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B47_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B47_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B47_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_IMUX_B47_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS0_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS0_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS0_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS0_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS0_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS0_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS0_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS0_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS0_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS0_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS0_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS0_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS0_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS0_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS0_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS0_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS0_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS0_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS0_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS0_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS0_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS0_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS0_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS0_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS0_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS0_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS0_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS0_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS0_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS0_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS0_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS0_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS0_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS0_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS0_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS0_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS0_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS0_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS0_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS0_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS1_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS1_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS1_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS1_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS1_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS1_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS1_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS1_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS1_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS1_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS1_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS1_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS1_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS1_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS1_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS1_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS1_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS1_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS1_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS1_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS1_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS1_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS1_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS1_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS1_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS1_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS1_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS1_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS1_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS1_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS1_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS1_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS1_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS1_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS1_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS1_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS1_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS1_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS1_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS1_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS2_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS2_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS2_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS2_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS2_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS2_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS2_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS2_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS2_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS2_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS2_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS2_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS2_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS2_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS2_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS2_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS2_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS2_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS2_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS2_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS2_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS2_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS2_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS2_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS2_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS2_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS2_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS2_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS2_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS2_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS2_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS2_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS2_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS2_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS2_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS2_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS2_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS2_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS2_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS2_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS3_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS3_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS3_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS3_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS3_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS3_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS3_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS3_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS3_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS3_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS3_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS3_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS3_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS3_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS3_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS3_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS3_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS3_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS3_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS3_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS3_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS3_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS3_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS3_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS3_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS3_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS3_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS3_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS3_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS3_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS3_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS3_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS3_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS3_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS3_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS3_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS3_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS3_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS3_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS3_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS4_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS4_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS4_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS4_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS4_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS4_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS4_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS4_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS4_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS4_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS4_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS4_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS4_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS4_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS4_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS4_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS4_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS4_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS4_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS4_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS4_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS4_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS4_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS4_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS4_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS4_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS4_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS4_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS4_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS4_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS4_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS4_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS4_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS4_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS4_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS4_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS4_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS4_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS4_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS4_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS5_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS5_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS5_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS5_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS5_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS5_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS5_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS5_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS5_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS5_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS5_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS5_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS5_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS5_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS5_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS5_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS5_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS5_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS5_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS5_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS5_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS5_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS5_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS5_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS5_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS5_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS5_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS5_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS5_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS5_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS5_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS5_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS5_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS5_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS5_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS5_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS5_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS5_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS5_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS5_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS6_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS6_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS6_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS6_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS6_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS6_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS6_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS6_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS6_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS6_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS6_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS6_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS6_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS6_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS6_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS6_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS6_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS6_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS6_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS6_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS6_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS6_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS6_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS6_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS6_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS6_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS6_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS6_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS6_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS6_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS6_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS6_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS6_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS6_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS6_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS6_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS6_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS6_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS6_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS6_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS7_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS7_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS7_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS7_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS7_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS7_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS7_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS7_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS7_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS7_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS7_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS7_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS7_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS7_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS7_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS7_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS7_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS7_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS7_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS7_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS7_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS7_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS7_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS7_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS7_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS7_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS7_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS7_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS7_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS7_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS7_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS7_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS7_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS7_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS7_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS7_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS7_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS7_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS7_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS7_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS8_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS8_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS8_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS8_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS8_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS8_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS8_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS8_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS8_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS8_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS8_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS8_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS8_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS8_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS8_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS8_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS8_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS8_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS8_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS8_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS8_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS8_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS8_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS8_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS8_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS8_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS8_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS8_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS8_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS8_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS8_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS8_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS8_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS8_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS8_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS8_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS8_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS8_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS8_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS8_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS9_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS9_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS9_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS9_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS9_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS9_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS9_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS9_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS9_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS9_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS9_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS9_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS9_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS9_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS9_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS9_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS9_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS9_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS9_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS9_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS9_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS9_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS9_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS9_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS9_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS9_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS9_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS9_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS9_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS9_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS9_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS9_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS9_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS9_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS9_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS9_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS9_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS9_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS9_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS9_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS10_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS10_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS10_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS10_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS10_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS10_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS10_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS10_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS10_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS10_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS10_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS10_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS10_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS10_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS10_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS10_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS10_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS10_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS10_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS10_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS10_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS10_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS10_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS10_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS10_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS10_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS10_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS10_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS10_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS10_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS10_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS10_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS10_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS10_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS10_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS10_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS10_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS10_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS10_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS10_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS11_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS11_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS11_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS11_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS11_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS11_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS11_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS11_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS11_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS11_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS11_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS11_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS11_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS11_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS11_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS11_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS11_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS11_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS11_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS11_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS11_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS11_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS11_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS11_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS11_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS11_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS11_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS11_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS11_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS11_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS11_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS11_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS11_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS11_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS11_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS11_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS11_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS11_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS11_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS11_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS12_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS12_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS12_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS12_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS12_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS12_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS12_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS12_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS12_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS12_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS12_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS12_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS12_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS12_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS12_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS12_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS12_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS12_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS12_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS12_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS12_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS12_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS12_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS12_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS12_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS12_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS12_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS12_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS12_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS12_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS12_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS12_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS12_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS12_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS12_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS12_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS12_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS12_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS12_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS12_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS13_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS13_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS13_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS13_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS13_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS13_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS13_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS13_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS13_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS13_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS13_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS13_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS13_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS13_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS13_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS13_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS13_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS13_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS13_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS13_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS13_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS13_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS13_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS13_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS13_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS13_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS13_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS13_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS13_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS13_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS13_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS13_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS13_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS13_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS13_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS13_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS13_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS13_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS13_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS13_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS14_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS14_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS14_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS14_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS14_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS14_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS14_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS14_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS14_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS14_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS14_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS14_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS14_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS14_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS14_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS14_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS14_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS14_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS14_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS14_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS14_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS14_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS14_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS14_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS14_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS14_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS14_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS14_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS14_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS14_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS14_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS14_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS14_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS14_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS14_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS14_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS14_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS14_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS14_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS14_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS15_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS15_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS15_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS15_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS15_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS15_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS15_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS15_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS15_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS15_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS15_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS15_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS15_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS15_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS15_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS15_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS15_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS15_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS15_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS15_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS15_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS15_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS15_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS15_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS15_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS15_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS15_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS15_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS15_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS15_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS15_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS15_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS15_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS15_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS15_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS15_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS15_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS15_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS15_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS15_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS16_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS16_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS16_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS16_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS16_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS16_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS16_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS16_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS16_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS16_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS16_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS16_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS16_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS16_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS16_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS16_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS16_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS16_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS16_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS16_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS16_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS16_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS16_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS16_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS16_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS16_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS16_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS16_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS16_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS16_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS16_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS16_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS16_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS16_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS16_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS16_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS16_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS16_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS16_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS16_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS17_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS17_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS17_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS17_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS17_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS17_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS17_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS17_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS17_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS17_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS17_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS17_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS17_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS17_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS17_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS17_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS17_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS17_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS17_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS17_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS17_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS17_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS17_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS17_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS17_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS17_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS17_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS17_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS17_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS17_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS17_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS17_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS17_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS17_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS17_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS17_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS17_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS17_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS17_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS17_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS18_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS18_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS18_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS18_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS18_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS18_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS18_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS18_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS18_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS18_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS18_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS18_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS18_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS18_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS18_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS18_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS18_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS18_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS18_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS18_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS18_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS18_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS18_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS18_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS18_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS18_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS18_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS18_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS18_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS18_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS18_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS18_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS18_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS18_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS18_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS18_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS18_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS18_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS18_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS18_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS19_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS19_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS19_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS19_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS19_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS19_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS19_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS19_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS19_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS19_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS19_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS19_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS19_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS19_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS19_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS19_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS19_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS19_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS19_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS19_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS19_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS19_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS19_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS19_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS19_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS19_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS19_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS19_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS19_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS19_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS19_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS19_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS19_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS19_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS19_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS19_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS19_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS19_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS19_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS19_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS20_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS20_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS20_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS20_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS20_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS20_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS20_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS20_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS20_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS20_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS20_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS20_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS20_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS20_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS20_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS20_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS20_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS20_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS20_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS20_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS20_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS20_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS20_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS20_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS20_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS20_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS20_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS20_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS20_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS20_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS20_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS20_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS20_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS20_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS20_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS20_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS20_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS20_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS20_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS20_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS21_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS21_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS21_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS21_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS21_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS21_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS21_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS21_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS21_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS21_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS21_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS21_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS21_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS21_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS21_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS21_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS21_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS21_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS21_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS21_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS21_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS21_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS21_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS21_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS21_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS21_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS21_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS21_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS21_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS21_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS21_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS21_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS21_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS21_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS21_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS21_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS21_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS21_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS21_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS21_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS22_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS22_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS22_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS22_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS22_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS22_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS22_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS22_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS22_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS22_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS22_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS22_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS22_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS22_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS22_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS22_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS22_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS22_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS22_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS22_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS22_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS22_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS22_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS22_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS22_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS22_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS22_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS22_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS22_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS22_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS22_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS22_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS22_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS22_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS22_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS22_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS22_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS22_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS22_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS22_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS23_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS23_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS23_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS23_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS23_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS23_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS23_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS23_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS23_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS23_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS23_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS23_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS23_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS23_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS23_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS23_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS23_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS23_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS23_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS23_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS23_20": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS23_21": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS23_22": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS23_23": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS23_24": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS23_25": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS23_26": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS23_27": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS23_28": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS23_29": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS23_30": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS23_31": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS23_32": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS23_33": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS23_34": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS23_35": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS23_36": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS23_37": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS23_38": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS1_LOGIC_OUTS23_39": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B0_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B0_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B0_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B0_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B0_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B0_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B0_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B0_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B0_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B0_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B0_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B0_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B0_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B0_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B0_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B0_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B0_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B0_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B0_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B0_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B1_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B1_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B1_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B1_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B1_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B1_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B1_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B1_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B1_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B1_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B1_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B1_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B1_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B1_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B1_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B1_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B1_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B1_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B1_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B1_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B2_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B2_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B2_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B2_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B2_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B2_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B2_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B2_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B2_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B2_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B2_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B2_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B2_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B2_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B2_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B2_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B2_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B2_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B2_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B2_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B3_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B3_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B3_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B3_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B3_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B3_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B3_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B3_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B3_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B3_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B3_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B3_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B3_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B3_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B3_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B3_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B3_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B3_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B3_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B3_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B4_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B4_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B4_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B4_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B4_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B4_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B4_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B4_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B4_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B4_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B4_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B4_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B4_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B4_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B4_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B4_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B4_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B4_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B4_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B4_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B5_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B5_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B5_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B5_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B5_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B5_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B5_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B5_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B5_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B5_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B5_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B5_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B5_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B5_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B5_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B5_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B5_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B5_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B5_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B5_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B6_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B6_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B6_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B6_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B6_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B6_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B6_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B6_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B6_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B6_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B6_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B6_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B6_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B6_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B6_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B6_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B6_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B6_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B6_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B6_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B7_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B7_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B7_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B7_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B7_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B7_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B7_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B7_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B7_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B7_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B7_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B7_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B7_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B7_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B7_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B7_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B7_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B7_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B7_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_BYP_B7_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CLK_B0_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CLK_B0_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CLK_B0_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CLK_B0_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CLK_B0_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CLK_B0_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CLK_B0_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CLK_B0_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CLK_B0_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CLK_B0_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CLK_B0_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CLK_B0_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CLK_B0_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CLK_B0_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CLK_B0_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CLK_B0_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CLK_B0_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CLK_B0_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CLK_B0_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CLK_B0_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CLK_B1_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CLK_B1_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CLK_B1_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CLK_B1_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CLK_B1_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CLK_B1_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CLK_B1_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CLK_B1_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CLK_B1_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CLK_B1_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CLK_B1_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CLK_B1_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CLK_B1_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CLK_B1_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CLK_B1_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CLK_B1_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CLK_B1_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CLK_B1_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CLK_B1_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CLK_B1_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CTRL_B0_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CTRL_B0_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CTRL_B0_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CTRL_B0_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CTRL_B0_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CTRL_B0_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CTRL_B0_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CTRL_B0_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CTRL_B0_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CTRL_B0_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CTRL_B0_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CTRL_B0_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CTRL_B0_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CTRL_B0_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CTRL_B0_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CTRL_B0_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CTRL_B0_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CTRL_B0_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CTRL_B0_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CTRL_B0_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CTRL_B1_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CTRL_B1_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CTRL_B1_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CTRL_B1_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CTRL_B1_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CTRL_B1_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CTRL_B1_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CTRL_B1_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CTRL_B1_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CTRL_B1_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CTRL_B1_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CTRL_B1_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CTRL_B1_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CTRL_B1_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CTRL_B1_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CTRL_B1_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CTRL_B1_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CTRL_B1_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CTRL_B1_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_CTRL_B1_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B0_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B0_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B0_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B0_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B0_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B0_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B0_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B0_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B0_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B0_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B0_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B0_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B0_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B0_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B0_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B0_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B0_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B0_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B0_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B0_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B1_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B1_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B1_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B1_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B1_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B1_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B1_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B1_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B1_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B1_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B1_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B1_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B1_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B1_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B1_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B1_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B1_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B1_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B1_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B1_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B2_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B2_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B2_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B2_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B2_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B2_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B2_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B2_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B2_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B2_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B2_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B2_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B2_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B2_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B2_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B2_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B2_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B2_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B2_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B2_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B3_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B3_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B3_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B3_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B3_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B3_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B3_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B3_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B3_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B3_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B3_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B3_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B3_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B3_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B3_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B3_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B3_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B3_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B3_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B3_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B4_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B4_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B4_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B4_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B4_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B4_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B4_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B4_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B4_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B4_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B4_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B4_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B4_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B4_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B4_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B4_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B4_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B4_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B4_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B4_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B5_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B5_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B5_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B5_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B5_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B5_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B5_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B5_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B5_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B5_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B5_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B5_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B5_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B5_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B5_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B5_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B5_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B5_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B5_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B5_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B6_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B6_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B6_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B6_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B6_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B6_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B6_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B6_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B6_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B6_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B6_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B6_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B6_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B6_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B6_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B6_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B6_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B6_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B6_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B6_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B7_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B7_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B7_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B7_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B7_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B7_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B7_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B7_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B7_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B7_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B7_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B7_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B7_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B7_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B7_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B7_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B7_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B7_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B7_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FAN_B7_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FCLKCLK0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FCLKCLK1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FCLKCLK2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_FCLKCLK3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_HCLK_CK_IN0": null,
        "PSS_HCLK_CK_IN1": null,
        "PSS_HCLK_CK_IN2": null,
        "PSS_HCLK_CK_IN3": null,
        "PSS_IMUX_B0_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B0_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B0_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B0_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B0_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B0_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B0_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B0_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B0_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B0_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B0_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B0_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B0_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B0_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B0_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B0_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B0_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B0_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B0_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B0_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B1_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B1_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B1_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B1_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B1_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B1_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B1_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B1_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B1_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B1_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B1_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B1_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B1_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B1_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B1_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B1_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B1_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B1_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B1_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B1_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B2_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B2_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B2_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B2_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B2_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B2_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B2_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B2_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B2_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B2_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B2_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B2_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B2_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B2_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B2_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B2_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B2_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B2_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B2_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B2_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B3_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B3_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B3_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B3_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B3_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B3_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B3_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B3_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B3_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B3_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B3_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B3_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B3_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B3_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B3_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B3_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B3_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B3_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B3_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B3_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B4_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B4_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B4_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B4_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B4_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B4_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B4_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B4_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B4_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B4_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B4_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B4_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B4_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B4_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B4_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B4_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B4_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B4_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B4_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B4_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B5_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B5_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B5_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B5_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B5_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B5_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B5_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B5_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B5_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B5_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B5_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B5_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B5_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B5_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B5_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B5_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B5_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B5_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B5_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B5_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B6_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B6_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B6_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B6_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B6_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B6_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B6_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B6_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B6_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B6_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B6_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B6_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B6_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B6_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B6_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B6_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B6_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B6_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B6_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B6_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B7_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B7_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B7_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B7_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B7_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B7_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B7_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B7_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B7_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B7_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B7_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B7_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B7_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B7_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B7_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B7_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B7_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B7_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B7_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B7_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B8_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B8_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B8_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B8_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B8_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B8_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B8_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B8_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B8_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B8_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B8_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B8_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B8_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B8_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B8_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B8_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B8_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B8_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B8_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B8_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B9_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B9_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B9_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B9_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B9_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B9_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B9_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B9_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B9_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B9_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B9_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B9_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B9_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B9_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B9_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B9_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B9_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B9_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B9_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B9_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B10_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B10_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B10_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B10_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B10_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B10_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B10_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B10_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B10_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B10_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B10_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B10_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B10_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B10_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B10_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B10_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B10_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B10_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B10_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B10_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B11_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B11_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B11_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B11_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B11_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B11_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B11_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B11_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B11_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B11_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B11_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B11_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B11_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B11_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B11_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B11_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B11_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B11_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B11_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B11_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B12_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B12_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B12_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B12_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B12_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B12_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B12_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B12_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B12_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B12_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B12_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B12_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B12_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B12_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B12_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B12_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B12_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B12_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B12_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B12_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B13_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B13_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B13_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B13_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B13_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B13_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B13_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B13_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B13_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B13_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B13_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B13_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B13_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B13_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B13_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B13_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B13_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B13_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B13_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B13_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B14_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B14_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B14_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B14_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B14_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B14_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B14_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B14_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B14_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B14_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B14_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B14_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B14_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B14_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B14_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B14_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B14_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B14_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B14_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B14_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B15_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B15_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B15_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B15_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B15_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B15_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B15_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B15_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B15_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B15_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B15_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B15_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B15_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B15_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B15_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B15_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B15_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B15_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B15_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B15_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B16_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B16_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B16_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B16_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B16_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B16_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B16_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B16_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B16_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B16_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B16_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B16_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B16_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B16_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B16_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B16_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B16_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B16_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B16_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B16_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B17_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B17_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B17_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B17_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B17_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B17_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B17_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B17_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B17_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B17_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B17_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B17_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B17_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B17_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B17_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B17_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B17_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B17_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B17_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B17_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B18_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B18_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B18_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B18_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B18_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B18_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B18_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B18_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B18_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B18_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B18_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B18_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B18_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B18_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B18_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B18_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B18_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B18_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B18_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B18_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B19_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B19_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B19_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B19_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B19_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B19_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B19_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B19_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B19_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B19_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B19_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B19_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B19_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B19_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B19_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B19_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B19_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B19_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B19_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B19_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B20_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B20_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B20_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B20_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B20_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B20_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B20_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B20_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B20_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B20_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B20_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B20_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B20_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B20_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B20_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B20_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B20_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B20_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B20_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B20_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B21_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B21_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B21_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B21_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B21_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B21_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B21_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B21_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B21_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B21_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B21_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B21_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B21_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B21_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B21_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B21_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B21_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B21_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B21_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B21_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B22_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B22_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B22_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B22_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B22_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B22_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B22_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B22_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B22_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B22_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B22_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B22_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B22_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B22_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B22_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B22_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B22_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B22_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B22_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B22_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B23_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B23_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B23_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B23_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B23_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B23_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B23_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B23_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B23_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B23_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B23_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B23_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B23_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B23_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B23_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B23_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B23_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B23_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B23_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B23_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B24_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B24_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B24_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B24_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B24_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B24_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B24_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B24_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B24_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B24_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B24_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B24_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B24_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B24_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B24_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B24_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B24_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B24_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B24_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B24_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B25_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B25_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B25_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B25_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B25_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B25_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B25_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B25_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B25_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B25_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B25_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B25_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B25_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B25_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B25_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B25_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B25_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B25_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B25_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B25_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B26_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B26_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B26_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B26_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B26_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B26_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B26_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B26_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B26_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B26_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B26_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B26_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B26_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B26_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B26_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B26_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B26_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B26_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B26_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B26_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B27_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B27_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B27_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B27_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B27_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B27_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B27_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B27_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B27_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B27_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B27_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B27_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B27_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B27_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B27_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B27_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B27_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B27_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B27_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B27_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B28_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B28_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B28_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B28_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B28_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B28_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B28_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B28_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B28_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B28_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B28_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B28_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B28_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B28_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B28_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B28_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B28_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B28_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B28_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B28_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B29_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B29_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B29_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B29_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B29_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B29_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B29_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B29_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B29_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B29_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B29_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B29_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B29_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B29_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B29_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B29_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B29_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B29_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B29_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B29_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B30_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B30_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B30_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B30_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B30_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B30_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B30_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B30_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B30_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B30_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B30_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B30_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B30_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B30_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B30_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B30_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B30_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B30_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B30_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B30_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B31_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B31_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B31_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B31_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B31_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B31_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B31_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B31_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B31_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B31_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B31_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B31_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B31_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B31_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B31_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B31_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B31_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B31_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B31_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B31_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B32_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B32_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B32_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B32_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B32_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B32_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B32_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B32_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B32_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B32_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B32_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B32_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B32_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B32_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B32_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B32_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B32_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B32_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B32_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B32_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B33_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B33_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B33_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B33_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B33_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B33_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B33_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B33_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B33_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B33_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B33_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B33_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B33_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B33_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B33_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B33_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B33_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B33_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B33_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B33_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B34_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B34_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B34_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B34_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B34_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B34_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B34_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B34_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B34_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B34_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B34_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B34_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B34_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B34_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B34_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B34_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B34_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B34_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B34_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B34_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B35_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B35_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B35_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B35_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B35_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B35_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B35_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B35_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B35_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B35_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B35_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B35_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B35_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B35_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B35_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B35_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B35_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B35_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B35_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B35_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B36_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B36_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B36_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B36_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B36_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B36_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B36_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B36_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B36_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B36_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B36_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B36_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B36_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B36_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B36_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B36_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B36_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B36_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B36_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B36_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B37_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B37_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B37_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B37_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B37_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B37_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B37_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B37_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B37_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B37_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B37_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B37_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B37_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B37_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B37_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B37_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B37_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B37_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B37_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B37_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B38_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B38_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B38_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B38_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B38_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B38_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B38_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B38_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B38_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B38_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B38_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B38_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B38_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B38_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B38_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B38_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B38_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B38_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B38_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B38_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B39_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B39_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B39_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B39_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B39_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B39_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B39_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B39_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B39_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B39_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B39_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B39_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B39_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B39_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B39_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B39_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B39_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B39_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B39_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B39_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B40_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B40_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B40_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B40_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B40_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B40_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B40_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B40_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B40_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B40_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B40_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B40_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B40_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B40_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B40_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B40_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B40_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B40_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B40_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B40_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B41_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B41_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B41_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B41_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B41_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B41_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B41_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B41_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B41_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B41_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B41_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B41_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B41_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B41_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B41_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B41_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B41_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B41_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B41_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B41_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B42_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B42_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B42_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B42_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B42_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B42_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B42_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B42_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B42_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B42_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B42_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B42_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B42_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B42_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B42_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B42_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B42_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B42_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B42_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B42_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B43_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B43_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B43_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B43_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B43_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B43_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B43_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B43_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B43_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B43_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B43_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B43_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B43_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B43_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B43_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B43_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B43_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B43_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B43_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B43_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B44_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B44_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B44_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B44_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B44_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B44_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B44_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B44_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B44_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B44_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B44_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B44_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B44_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B44_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B44_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B44_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B44_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B44_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B44_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B44_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B45_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B45_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B45_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B45_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B45_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B45_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B45_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B45_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B45_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B45_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B45_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B45_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B45_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B45_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B45_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B45_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B45_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B45_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B45_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B45_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B46_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B46_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B46_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B46_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B46_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B46_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B46_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B46_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B46_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B46_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B46_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B46_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B46_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B46_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B46_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B46_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B46_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B46_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B46_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B46_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B47_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B47_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B47_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B47_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B47_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B47_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B47_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B47_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B47_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B47_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B47_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B47_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B47_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B47_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B47_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B47_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B47_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B47_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B47_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_IMUX_B47_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS0_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS0_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS0_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS0_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS0_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS0_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS0_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS0_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS0_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS0_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS0_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS0_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS0_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS0_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS0_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS0_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS0_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS0_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS0_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS0_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS1_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS1_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS1_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS1_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS1_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS1_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS1_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS1_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS1_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS1_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS1_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS1_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS1_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS1_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS1_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS1_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS1_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS1_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS1_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS1_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS2_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS2_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS2_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS2_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS2_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS2_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS2_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS2_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS2_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS2_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS2_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS2_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS2_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS2_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS2_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS2_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS2_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS2_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS2_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS2_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS3_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS3_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS3_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS3_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS3_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS3_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS3_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS3_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS3_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS3_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS3_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS3_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS3_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS3_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS3_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS3_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS3_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS3_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS3_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS3_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS4_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS4_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS4_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS4_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS4_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS4_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS4_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS4_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS4_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS4_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS4_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS4_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS4_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS4_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS4_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS4_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS4_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS4_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS4_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS4_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS5_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS5_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS5_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS5_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS5_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS5_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS5_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS5_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS5_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS5_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS5_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS5_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS5_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS5_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS5_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS5_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS5_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS5_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS5_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS5_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS6_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS6_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS6_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS6_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS6_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS6_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS6_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS6_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS6_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS6_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS6_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS6_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS6_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS6_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS6_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS6_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS6_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS6_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS6_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS6_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS7_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS7_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS7_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS7_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS7_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS7_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS7_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS7_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS7_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS7_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS7_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS7_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS7_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS7_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS7_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS7_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS7_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS7_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS7_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS7_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS8_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS8_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS8_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS8_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS8_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS8_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS8_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS8_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS8_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS8_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS8_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS8_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS8_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS8_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS8_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS8_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS8_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS8_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS8_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS8_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS9_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS9_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS9_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS9_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS9_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS9_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS9_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS9_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS9_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS9_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS9_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS9_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS9_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS9_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS9_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS9_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS9_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS9_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS9_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS9_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS10_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS10_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS10_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS10_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS10_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS10_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS10_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS10_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS10_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS10_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS10_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS10_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS10_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS10_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS10_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS10_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS10_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS10_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS10_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS10_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS11_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS11_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS11_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS11_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS11_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS11_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS11_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS11_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS11_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS11_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS11_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS11_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS11_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS11_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS11_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS11_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS11_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS11_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS11_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS11_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS12_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS12_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS12_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS12_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS12_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS12_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS12_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS12_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS12_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS12_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS12_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS12_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS12_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS12_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS12_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS12_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS12_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS12_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS12_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS12_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS13_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS13_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS13_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS13_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS13_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS13_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS13_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS13_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS13_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS13_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS13_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS13_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS13_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS13_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS13_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS13_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS13_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS13_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS13_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS13_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS14_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS14_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS14_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS14_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS14_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS14_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS14_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS14_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS14_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS14_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS14_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS14_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS14_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS14_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS14_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS14_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS14_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS14_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS14_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS14_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS15_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS15_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS15_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS15_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS15_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS15_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS15_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS15_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS15_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS15_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS15_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS15_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS15_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS15_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS15_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS15_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS15_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS15_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS15_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS15_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS16_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS16_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS16_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS16_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS16_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS16_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS16_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS16_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS16_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS16_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS16_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS16_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS16_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS16_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS16_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS16_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS16_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS16_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS16_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS16_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS17_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS17_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS17_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS17_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS17_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS17_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS17_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS17_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS17_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS17_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS17_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS17_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS17_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS17_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS17_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS17_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS17_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS17_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS17_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS17_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS18_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS18_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS18_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS18_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS18_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS18_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS18_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS18_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS18_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS18_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS18_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS18_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS18_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS18_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS18_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS18_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS18_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS18_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS18_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS18_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS19_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS19_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS19_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS19_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS19_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS19_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS19_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS19_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS19_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS19_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS19_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS19_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS19_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS19_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS19_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS19_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS19_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS19_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS19_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS19_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS20_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS20_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS20_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS20_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS20_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS20_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS20_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS20_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS20_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS20_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS20_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS20_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS20_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS20_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS20_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS20_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS20_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS20_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS20_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS20_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS21_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS21_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS21_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS21_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS21_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS21_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS21_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS21_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS21_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS21_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS21_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS21_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS21_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS21_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS21_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS21_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS21_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS21_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS21_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS21_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS22_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS22_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS22_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS22_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS22_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS22_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS22_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS22_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS22_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS22_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS22_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS22_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS22_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS22_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS22_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS22_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS22_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS22_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS22_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS22_19": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS23_0": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS23_1": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS23_2": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS23_3": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS23_4": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS23_5": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS23_6": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS23_7": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS23_8": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS23_9": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS23_10": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS23_11": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS23_12": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS23_13": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS23_14": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS23_15": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS23_16": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS23_17": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS23_18": {
            "cap": "10.823",
            "res": "0.000"
        },
        "PSS_LOGIC_OUTS23_19": {
            "cap": "10.823",
            "res": "0.000"
        }
    }
}
