#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Jul 21 20:35:16 2023
# Process ID: 3774681
# Current directory: /doc/wxy/2023_7_21/fuzz_8/vivado
# Command line: vivado -mode batch -source vivado_top.tcl
# Log file: /doc/wxy/2023_7_21/fuzz_8/vivado/vivado.log
# Journal file: /doc/wxy/2023_7_21/fuzz_8/vivado/vivado.jou
# Running On: tsmc-System-Product-Name, OS: Linux, CPU Frequency: 5191.649 MHz, CPU Physical cores: 10, Host memory: 134955 MB
#-----------------------------------------------------------
source vivado_top.tcl
# set_msg_config -id {Synth 8-5821} -new_severity {WARNING}
# read_verilog rtl.v
# synth_design -part xc7k70t -top top
Command: synth_design -part xc7k70t -top top
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3774734
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2898.492 ; gain = 0.000 ; free physical = 12893 ; free virtual = 126309
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:1]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module4' [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:352]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module11' [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:1397]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:1836]
INFO: [Synth 8-6155] done synthesizing module 'module11' (0#1) [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:1397]
WARNING: [Synth 8-689] width (15) of port connection 'y' does not match port width (799) of module 'module11' [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:460]
WARNING: [Synth 8-689] width (19) of port connection 'wire16' does not match port width (9) of module 'module11' [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:460]
WARNING: [Synth 8-689] width (6) of port connection 'wire15' does not match port width (5) of module 'module11' [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:460]
WARNING: [Synth 8-689] width (22) of port connection 'wire13' does not match port width (16) of module 'module11' [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:460]
WARNING: [Synth 8-689] width (16) of port connection 'wire12' does not match port width (8) of module 'module11' [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:460]
INFO: [Synth 8-6157] synthesizing module 'module90' [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:936]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module90' (0#1) [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:936]
WARNING: [Synth 8-689] width (22) of port connection 'y' does not match port width (732) of module 'module90' [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:465]
WARNING: [Synth 8-689] width (22) of port connection 'wire91' does not match port width (20) of module 'module90' [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:465]
INFO: [Synth 8-6157] synthesizing module 'module198' [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:732]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module198' (0#1) [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:732]
WARNING: [Synth 8-689] width (22) of port connection 'wire199' does not match port width (20) of module 'module198' [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:609]
WARNING: [Synth 8-689] width (16) of port connection 'y' does not match port width (320) of module 'module198' [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:609]
WARNING: [Synth 8-689] width (21) of port connection 'wire202' does not match port width (9) of module 'module198' [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:609]
WARNING: [Synth 8-689] width (6) of port connection 'wire201' does not match port width (3) of module 'module198' [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:609]
INFO: [Synth 8-6157] synthesizing module 'module241' [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:635]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module241' (0#1) [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:635]
WARNING: [Synth 8-689] width (9) of port connection 'y' does not match port width (210) of module 'module241' [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:632]
WARNING: [Synth 8-689] width (22) of port connection 'wire246' does not match port width (3) of module 'module241' [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:632]
WARNING: [Synth 8-689] width (13) of port connection 'wire245' does not match port width (7) of module 'module241' [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:632]
WARNING: [Synth 8-689] width (21) of port connection 'wire244' does not match port width (5) of module 'module241' [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:632]
WARNING: [Synth 8-689] width (10) of port connection 'wire242' does not match port width (7) of module 'module241' [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:632]
INFO: [Synth 8-6155] done synthesizing module 'module4' (0#1) [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:352]
WARNING: [Synth 8-689] width (22) of port connection 'y' does not match port width (631) of module 'module4' [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:117]
WARNING: [Synth 8-689] width (21) of port connection 'wire7' does not match port width (6) of module 'module4' [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:117]
WARNING: [Synth 8-689] width (20) of port connection 'y' does not match port width (631) of module 'module4' [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:195]
WARNING: [Synth 8-689] width (22) of port connection 'wire5' does not match port width (19) of module 'module4' [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:195]
WARNING: [Synth 8-689] width (17) of port connection 'wire9' does not match port width (13) of module 'module4' [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:195]
WARNING: [Synth 8-689] width (10) of port connection 'wire7' does not match port width (6) of module 'module4' [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:195]
WARNING: [Synth 8-689] width (4) of port connection 'y' does not match port width (631) of module 'module4' [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:196]
WARNING: [Synth 8-689] width (17) of port connection 'wire9' does not match port width (13) of module 'module4' [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:196]
WARNING: [Synth 8-689] width (21) of port connection 'wire7' does not match port width (6) of module 'module4' [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:196]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:1]
WARNING: [Synth 8-6014] Unused sequential element reg79_reg was removed.  [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:1478]
WARNING: [Synth 8-6014] Unused sequential element reg80_reg was removed.  [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:1477]
WARNING: [Synth 8-6014] Unused sequential element reg81_reg was removed.  [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:1476]
WARNING: [Synth 8-6014] Unused sequential element reg82_reg was removed.  [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:1475]
WARNING: [Synth 8-6014] Unused sequential element reg83_reg was removed.  [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:1474]
WARNING: [Synth 8-6014] Unused sequential element reg84_reg was removed.  [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:1473]
WARNING: [Synth 8-6014] Unused sequential element reg318_reg was removed.  [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:66]
WARNING: [Synth 8-6014] Unused sequential element reg319_reg was removed.  [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:65]
WARNING: [Synth 8-6014] Unused sequential element reg320_reg was removed.  [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:64]
WARNING: [Synth 8-3917] design top has port y[585] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[584] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[583] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[582] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[447] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[446] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[445] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[313] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[312] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[311] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[310] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[309] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[308] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[307] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[306] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[305] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[304] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[303] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[302] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[301] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[300] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[298] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[297] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[296] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[295] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[294] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[293] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[292] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[291] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[290] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[289] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[288] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[287] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[286] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[285] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[284] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[283] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[282] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[281] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[280] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[279] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[278] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[276] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[275] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[274] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[273] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[272] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[271] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[270] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[269] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[114] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[113] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[112] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[111] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[110] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[98] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[97] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[96] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[95] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[94] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[93] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2898.492 ; gain = 0.000 ; free physical = 13969 ; free virtual = 127385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2898.492 ; gain = 0.000 ; free physical = 13969 ; free virtual = 127385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbg676-3
INFO: [Device 21-403] Loading part xc7k70tfbg676-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13967 ; free virtual = 127384
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'reg157_reg' and it is trimmed from '22' to '14' bits. [/doc/wxy/2023_7_21/fuzz_8/vivado/rtl.v:1016]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13893 ; free virtual = 127311
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   22 Bit       Adders := 3     
	   2 Input   22 Bit       Adders := 3     
	   3 Input   19 Bit       Adders := 4     
	   2 Input   19 Bit       Adders := 1     
	   3 Input   17 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 3     
	   2 Input   14 Bit       Adders := 3     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 3     
	   3 Input    9 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 6     
	   2 Input    8 Bit       Adders := 4     
	   2 Input    7 Bit       Adders := 3     
	   3 Input    7 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 6     
	   3 Input    5 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 10    
	   3 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     22 Bit         XORs := 8     
	   2 Input     21 Bit         XORs := 4     
	   2 Input     20 Bit         XORs := 6     
	   2 Input     18 Bit         XORs := 12    
	   2 Input     17 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 3     
	   2 Input     15 Bit         XORs := 6     
	   2 Input     14 Bit         XORs := 7     
	   2 Input     13 Bit         XORs := 3     
	   2 Input     11 Bit         XORs := 6     
	   2 Input     10 Bit         XORs := 1     
	   2 Input      9 Bit         XORs := 12    
	   2 Input      8 Bit         XORs := 6     
	   2 Input      7 Bit         XORs := 10    
	   2 Input      6 Bit         XORs := 6     
	   2 Input      5 Bit         XORs := 6     
	   2 Input      4 Bit         XORs := 3     
	   2 Input      3 Bit         XORs := 3     
+---XORs : 
	               25 Bit    Wide XORs := 3     
	               21 Bit    Wide XORs := 14    
	               20 Bit    Wide XORs := 13    
	               19 Bit    Wide XORs := 2     
	               17 Bit    Wide XORs := 3     
	               16 Bit    Wide XORs := 6     
	               15 Bit    Wide XORs := 3     
	               14 Bit    Wide XORs := 6     
	               12 Bit    Wide XORs := 1     
	               11 Bit    Wide XORs := 1     
	               10 Bit    Wide XORs := 7     
	                9 Bit    Wide XORs := 9     
	                8 Bit    Wide XORs := 12    
	                7 Bit    Wide XORs := 12    
	                6 Bit    Wide XORs := 3     
	                5 Bit    Wide XORs := 10    
	                4 Bit    Wide XORs := 7     
	                3 Bit    Wide XORs := 15    
	                2 Bit    Wide XORs := 3     
	                1 Bit    Wide XORs := 41    
+---Registers : 
	               22 Bit    Registers := 14    
	               21 Bit    Registers := 25    
	               20 Bit    Registers := 25    
	               19 Bit    Registers := 22    
	               18 Bit    Registers := 10    
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 25    
	               15 Bit    Registers := 25    
	               14 Bit    Registers := 37    
	               13 Bit    Registers := 27    
	               12 Bit    Registers := 18    
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 30    
	                9 Bit    Registers := 24    
	                8 Bit    Registers := 27    
	                7 Bit    Registers := 27    
	                6 Bit    Registers := 22    
	                5 Bit    Registers := 38    
	                4 Bit    Registers := 25    
	                3 Bit    Registers := 16    
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 27    
+---Multipliers : 
	               8x14  Multipliers := 3     
	               1x20  Multipliers := 3     
	               8x20  Multipliers := 1     
	              19x19  Multipliers := 1     
	               3x18  Multipliers := 3     
	               1x16  Multipliers := 3     
	               8x12  Multipliers := 3     
	               1x12  Multipliers := 3     
	               8x11  Multipliers := 3     
	              10x11  Multipliers := 1     
	                5x9  Multipliers := 3     
	                9x9  Multipliers := 3     
	                1x9  Multipliers := 3     
	                1x7  Multipliers := 6     
	                1x5  Multipliers := 3     
	                3x5  Multipliers := 3     
	                3x4  Multipliers := 3     
	                1x3  Multipliers := 3     
	                1x2  Multipliers := 3     
+---Muxes : 
	   2 Input   31 Bit        Muxes := 3     
	   2 Input   30 Bit        Muxes := 3     
	   2 Input   28 Bit        Muxes := 9     
	   2 Input   23 Bit        Muxes := 6     
	   2 Input   22 Bit        Muxes := 50    
	   3 Input   22 Bit        Muxes := 4     
	   5 Input   22 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 32    
	   3 Input   20 Bit        Muxes := 3     
	   2 Input   20 Bit        Muxes := 49    
	   2 Input   19 Bit        Muxes := 31    
	   3 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 19    
	   2 Input   17 Bit        Muxes := 19    
	   2 Input   16 Bit        Muxes := 46    
	   2 Input   15 Bit        Muxes := 39    
	   3 Input   15 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 46    
	   2 Input   13 Bit        Muxes := 47    
	   2 Input   12 Bit        Muxes := 24    
	   6 Input   12 Bit        Muxes := 3     
	   2 Input   11 Bit        Muxes := 19    
	   2 Input   10 Bit        Muxes := 57    
	   4 Input   10 Bit        Muxes := 3     
	   4 Input    9 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 63    
	   3 Input    9 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 100   
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 74    
	   3 Input    7 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 84    
	   2 Input    5 Bit        Muxes := 46    
	   2 Input    4 Bit        Muxes := 65    
	   4 Input    4 Bit        Muxes := 3     
	   3 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 51    
	   2 Input    2 Bit        Muxes := 35    
	   2 Input    1 Bit        Muxes := 59    
	   3 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top has port y[585] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[584] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[583] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[582] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[469] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[468] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[467] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[466] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[447] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[446] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[445] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[365] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[364] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[363] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[362] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[313] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[312] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[311] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[310] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[309] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[308] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[307] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[306] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[305] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[304] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[303] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[302] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[301] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[300] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[298] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[297] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[296] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[295] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[294] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[293] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[292] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[291] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[290] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13670 ; free virtual = 127095
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13668 ; free virtual = 127093
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13662 ; free virtual = 127087
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13659 ; free virtual = 127084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13659 ; free virtual = 127084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13659 ; free virtual = 127084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13659 ; free virtual = 127084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13659 ; free virtual = 127084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13659 ; free virtual = 127084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    35|
|3     |LUT1   |    26|
|4     |LUT2   |    66|
|5     |LUT3   |    44|
|6     |LUT4   |   111|
|7     |LUT5   |   111|
|8     |LUT6   |   111|
|9     |FDRE   |   197|
|10    |FDSE   |     1|
|11    |IBUF   |    78|
|12    |OBUF   |   635|
+------+-------+------+

Report Instance Areas: 
+------+---------------+------------+------+
|      |Instance       |Module      |Cells |
+------+---------------+------------+------+
|1     |top            |            |  1416|
|2     |  modinst267   |module4     |    13|
|3     |    modinst264 |module241_1 |    13|
|4     |  modinst288   |module4_0   |    18|
|5     |    modinst264 |module241   |    18|
+------+---------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13659 ; free virtual = 127084
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 177 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13667 ; free virtual = 127092
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2906.500 ; gain = 8.000 ; free physical = 13667 ; free virtual = 127092
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2906.500 ; gain = 0.000 ; free physical = 13750 ; free virtual = 127175
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2962.520 ; gain = 0.000 ; free physical = 13677 ; free virtual = 127102
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 2b065c56
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 144 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2962.520 ; gain = 64.031 ; free physical = 13884 ; free virtual = 127309
# write_verilog -force syn_vivado.v
INFO: [Common 17-206] Exiting Vivado at Fri Jul 21 20:35:38 2023...
-------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    35|
|3     |LUT1   |    26|
|4     |LUT2   |    66|
|5     |LUT3   |    44|
|6     |LUT4   |   111|
|7     |LUT5   |   111|
|8     |LUT6   |   111|
|9     |FDRE   |   197|
|10    |FDSE   |     1|
|11    |IBUF   |    78|
|12    |OBUF   |   635|
+------+-------+------+

Report Instance Areas: 
+------+---------------+------------+------+
|      |Instance       |Module      |Cells |
+------+---------------+------------+------+
|1     |top            |            |  1416|
|2     |  modinst267   |module4     |    13|
|3     |    modinst264 |module241_1 |    13|
|4     |  modinst288   |module4_0   |    18|
|5     |    modinst264 |module241   |    18|
+------+---------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13659 ; free virtual = 127084
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 177 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13667 ; free virtual = 127092
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2906.500 ; gain = 8.000 ; free physical = 13667 ; free virtual = 127092
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2906.500 ; gain = 0.000 ; free physical = 13750 ; free virtual = 127175
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2962.520 ; gain = 0.000 ; free physical = 13677 ; free virtual = 127102
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 2b065c56
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 144 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2962.520 ; gain = 64.031 ; free physical = 13884 ; free virtual = 127309
# write_verilog -force syn_vivado.v
INFO: [Common 17-206] Exiting Vivado at Fri Jul 21 20:35:38 2023...
