{
  "module_name": "intel_sdvo_regs.h",
  "hash_id": "2b47ffa83aed00e0a091b0002345d784ca3cb2cb161128c8c5bfaff56892a99f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/display/intel_sdvo_regs.h",
  "human_readable_source": " \n\n#ifndef __INTEL_SDVO_REGS_H__\n#define __INTEL_SDVO_REGS_H__\n\n#include <linux/compiler.h>\n#include <linux/types.h>\n\n \n\n#define SDVO_OUTPUT_FIRST   (0)\n#define SDVO_OUTPUT_TMDS0   (1 << 0)\n#define SDVO_OUTPUT_RGB0    (1 << 1)\n#define SDVO_OUTPUT_CVBS0   (1 << 2)\n#define SDVO_OUTPUT_SVID0   (1 << 3)\n#define SDVO_OUTPUT_YPRPB0  (1 << 4)\n#define SDVO_OUTPUT_SCART0  (1 << 5)\n#define SDVO_OUTPUT_LVDS0   (1 << 6)\n#define SDVO_OUTPUT_TMDS1   (1 << 8)\n#define SDVO_OUTPUT_RGB1    (1 << 9)\n#define SDVO_OUTPUT_CVBS1   (1 << 10)\n#define SDVO_OUTPUT_SVID1   (1 << 11)\n#define SDVO_OUTPUT_YPRPB1  (1 << 12)\n#define SDVO_OUTPUT_SCART1  (1 << 13)\n#define SDVO_OUTPUT_LVDS1   (1 << 14)\n#define SDVO_OUTPUT_LAST    (14)\n\nstruct intel_sdvo_caps {\n\tu8 vendor_id;\n\tu8 device_id;\n\tu8 device_rev_id;\n\tu8 sdvo_version_major;\n\tu8 sdvo_version_minor;\n\tunsigned int sdvo_inputs_mask:2;\n\tunsigned int smooth_scaling:1;\n\tunsigned int sharp_scaling:1;\n\tunsigned int up_scaling:1;\n\tunsigned int down_scaling:1;\n\tunsigned int stall_support:1;\n\tunsigned int pad:1;\n\tu16 output_flags;\n} __packed;\n\n \n#define DTD_FLAG_HSYNC_POSITIVE (1 << 1)\n#define DTD_FLAG_VSYNC_POSITIVE (1 << 2)\n#define DTD_FLAG_INTERLACE\t(1 << 7)\n\n \nstruct intel_sdvo_dtd {\n\tstruct {\n\t\tu16 clock;\t \n\t\tu8 h_active;\t \n\t\tu8 h_blank;\t \n\t\tu8 h_high;\t \n\t\tu8 v_active;\t \n\t\tu8 v_blank;\t \n\t\tu8 v_high;\t \n\t} part1;\n\n\tstruct {\n\t\tu8 h_sync_off;\t \n\t\tu8 h_sync_width;\t \n\t\t \n\t\tu8 v_sync_off_width;\n\t\t \n\t\tu8 sync_off_width_high;\n\t\tu8 dtd_flags;\n\t\tu8 sdvo_flags;\n\t\t \n\t\tu8 v_sync_off_high;\n\t\tu8 reserved;\n\t} part2;\n} __packed;\n\nstruct intel_sdvo_pixel_clock_range {\n\tu16 min;\t \n\tu16 max;\t \n} __packed;\n\nstruct intel_sdvo_preferred_input_timing_args {\n\tu16 clock;\n\tu16 width;\n\tu16 height;\n\tu8\tinterlace:1;\n\tu8\tscaled:1;\n\tu8\tpad:6;\n} __packed;\n\n \n#define SDVO_I2C_ARG_0\t\t\t\t0x07\n#define SDVO_I2C_ARG_1\t\t\t\t0x06\n#define SDVO_I2C_ARG_2\t\t\t\t0x05\n#define SDVO_I2C_ARG_3\t\t\t\t0x04\n#define SDVO_I2C_ARG_4\t\t\t\t0x03\n#define SDVO_I2C_ARG_5\t\t\t\t0x02\n#define SDVO_I2C_ARG_6\t\t\t\t0x01\n#define SDVO_I2C_ARG_7\t\t\t\t0x00\n#define SDVO_I2C_OPCODE\t\t\t\t0x08\n#define SDVO_I2C_CMD_STATUS\t\t\t0x09\n#define SDVO_I2C_RETURN_0\t\t\t0x0a\n#define SDVO_I2C_RETURN_1\t\t\t0x0b\n#define SDVO_I2C_RETURN_2\t\t\t0x0c\n#define SDVO_I2C_RETURN_3\t\t\t0x0d\n#define SDVO_I2C_RETURN_4\t\t\t0x0e\n#define SDVO_I2C_RETURN_5\t\t\t0x0f\n#define SDVO_I2C_RETURN_6\t\t\t0x10\n#define SDVO_I2C_RETURN_7\t\t\t0x11\n#define SDVO_I2C_VENDOR_BEGIN\t\t\t0x20\n\n \n#define SDVO_CMD_STATUS_POWER_ON\t\t0x0\n#define SDVO_CMD_STATUS_SUCCESS\t\t\t0x1\n#define SDVO_CMD_STATUS_NOTSUPP\t\t\t0x2\n#define SDVO_CMD_STATUS_INVALID_ARG\t\t0x3\n#define SDVO_CMD_STATUS_PENDING\t\t\t0x4\n#define SDVO_CMD_STATUS_TARGET_NOT_SPECIFIED\t0x5\n#define SDVO_CMD_STATUS_SCALING_NOT_SUPP\t0x6\n\n \n\n#define SDVO_CMD_RESET\t\t\t\t\t0x01\n\n \n#define SDVO_CMD_GET_DEVICE_CAPS\t\t\t0x02\n\n#define SDVO_CMD_GET_FIRMWARE_REV\t\t\t0x86\n# define SDVO_DEVICE_FIRMWARE_MINOR\t\t\tSDVO_I2C_RETURN_0\n# define SDVO_DEVICE_FIRMWARE_MAJOR\t\t\tSDVO_I2C_RETURN_1\n# define SDVO_DEVICE_FIRMWARE_PATCH\t\t\tSDVO_I2C_RETURN_2\n\n \n#define SDVO_CMD_GET_TRAINED_INPUTS\t\t\t0x03\nstruct intel_sdvo_get_trained_inputs_response {\n\tunsigned int input0_trained:1;\n\tunsigned int input1_trained:1;\n\tunsigned int pad:6;\n} __packed;\n\n \n#define SDVO_CMD_GET_ACTIVE_OUTPUTS\t\t\t0x04\n\n \n#define SDVO_CMD_SET_ACTIVE_OUTPUTS\t\t\t0x05\n\n \n#define SDVO_CMD_GET_IN_OUT_MAP\t\t\t\t0x06\nstruct intel_sdvo_in_out_map {\n\tu16 in0, in1;\n};\n\n \n#define SDVO_CMD_SET_IN_OUT_MAP\t\t\t\t0x07\n\n \n#define SDVO_CMD_GET_ATTACHED_DISPLAYS\t\t\t0x0b\n\n \n#define SDVO_CMD_GET_HOT_PLUG_SUPPORT\t\t\t0x0c\n\n \n#define SDVO_CMD_SET_ACTIVE_HOT_PLUG\t\t\t0x0d\n\n \n#define SDVO_CMD_GET_ACTIVE_HOT_PLUG\t\t\t0x0e\n\n#define SDVO_CMD_GET_INTERRUPT_EVENT_SOURCE\t\t0x0f\nstruct intel_sdvo_get_interrupt_event_source_response {\n\tu16 interrupt_status;\n\tunsigned int ambient_light_interrupt:1;\n\tunsigned int hdmi_audio_encrypt_change:1;\n\tunsigned int pad:6;\n} __packed;\n\n \n#define SDVO_CMD_SET_TARGET_INPUT\t\t\t0x10\nstruct intel_sdvo_set_target_input_args {\n\tunsigned int target_1:1;\n\tunsigned int pad:7;\n} __packed;\n\n \n#define SDVO_CMD_SET_TARGET_OUTPUT\t\t\t0x11\n\n#define SDVO_CMD_GET_INPUT_TIMINGS_PART1\t\t0x12\n#define SDVO_CMD_GET_INPUT_TIMINGS_PART2\t\t0x13\n#define SDVO_CMD_SET_INPUT_TIMINGS_PART1\t\t0x14\n#define SDVO_CMD_SET_INPUT_TIMINGS_PART2\t\t0x15\n#define SDVO_CMD_SET_OUTPUT_TIMINGS_PART1\t\t0x16\n#define SDVO_CMD_SET_OUTPUT_TIMINGS_PART2\t\t0x17\n#define SDVO_CMD_GET_OUTPUT_TIMINGS_PART1\t\t0x18\n#define SDVO_CMD_GET_OUTPUT_TIMINGS_PART2\t\t0x19\n \n# define SDVO_DTD_CLOCK_LOW\t\t\t\tSDVO_I2C_ARG_0\n# define SDVO_DTD_CLOCK_HIGH\t\t\t\tSDVO_I2C_ARG_1\n# define SDVO_DTD_H_ACTIVE\t\t\t\tSDVO_I2C_ARG_2\n# define SDVO_DTD_H_BLANK\t\t\t\tSDVO_I2C_ARG_3\n# define SDVO_DTD_H_HIGH\t\t\t\tSDVO_I2C_ARG_4\n# define SDVO_DTD_V_ACTIVE\t\t\t\tSDVO_I2C_ARG_5\n# define SDVO_DTD_V_BLANK\t\t\t\tSDVO_I2C_ARG_6\n# define SDVO_DTD_V_HIGH\t\t\t\tSDVO_I2C_ARG_7\n \n# define SDVO_DTD_HSYNC_OFF\t\t\t\tSDVO_I2C_ARG_0\n# define SDVO_DTD_HSYNC_WIDTH\t\t\t\tSDVO_I2C_ARG_1\n# define SDVO_DTD_VSYNC_OFF_WIDTH\t\t\tSDVO_I2C_ARG_2\n# define SDVO_DTD_SYNC_OFF_WIDTH_HIGH\t\t\tSDVO_I2C_ARG_3\n# define SDVO_DTD_DTD_FLAGS\t\t\t\tSDVO_I2C_ARG_4\n# define SDVO_DTD_DTD_FLAG_INTERLACED\t\t\t\t(1 << 7)\n# define SDVO_DTD_DTD_FLAG_STEREO_MASK\t\t\t\t(3 << 5)\n# define SDVO_DTD_DTD_FLAG_INPUT_MASK\t\t\t\t(3 << 3)\n# define SDVO_DTD_DTD_FLAG_SYNC_MASK\t\t\t\t(3 << 1)\n# define SDVO_DTD_SDVO_FLAS\t\t\t\tSDVO_I2C_ARG_5\n# define SDVO_DTD_SDVO_FLAG_STALL\t\t\t\t(1 << 7)\n# define SDVO_DTD_SDVO_FLAG_CENTERED\t\t\t\t(0 << 6)\n# define SDVO_DTD_SDVO_FLAG_UPPER_LEFT\t\t\t\t(1 << 6)\n# define SDVO_DTD_SDVO_FLAG_SCALING_MASK\t\t\t(3 << 4)\n# define SDVO_DTD_SDVO_FLAG_SCALING_NONE\t\t\t(0 << 4)\n# define SDVO_DTD_SDVO_FLAG_SCALING_SHARP\t\t\t(1 << 4)\n# define SDVO_DTD_SDVO_FLAG_SCALING_SMOOTH\t\t\t(2 << 4)\n# define SDVO_DTD_VSYNC_OFF_HIGH\t\t\tSDVO_I2C_ARG_6\n\n \n#define SDVO_CMD_CREATE_PREFERRED_INPUT_TIMING\t\t0x1a\n# define SDVO_PREFERRED_INPUT_TIMING_CLOCK_LOW\t\tSDVO_I2C_ARG_0\n# define SDVO_PREFERRED_INPUT_TIMING_CLOCK_HIGH\t\tSDVO_I2C_ARG_1\n# define SDVO_PREFERRED_INPUT_TIMING_WIDTH_LOW\t\tSDVO_I2C_ARG_2\n# define SDVO_PREFERRED_INPUT_TIMING_WIDTH_HIGH\t\tSDVO_I2C_ARG_3\n# define SDVO_PREFERRED_INPUT_TIMING_HEIGHT_LOW\t\tSDVO_I2C_ARG_4\n# define SDVO_PREFERRED_INPUT_TIMING_HEIGHT_HIGH\tSDVO_I2C_ARG_5\n# define SDVO_PREFERRED_INPUT_TIMING_FLAGS\t\tSDVO_I2C_ARG_6\n# define SDVO_PREFERRED_INPUT_TIMING_FLAGS_INTERLACED\t\t(1 << 0)\n# define SDVO_PREFERRED_INPUT_TIMING_FLAGS_SCALED\t\t(1 << 1)\n\n#define SDVO_CMD_GET_PREFERRED_INPUT_TIMING_PART1\t0x1b\n#define SDVO_CMD_GET_PREFERRED_INPUT_TIMING_PART2\t0x1c\n\n \n#define SDVO_CMD_GET_INPUT_PIXEL_CLOCK_RANGE\t\t0x1d\n \n#define SDVO_CMD_GET_OUTPUT_PIXEL_CLOCK_RANGE\t\t0x1e\n\n \n#define SDVO_CMD_GET_SUPPORTED_CLOCK_RATE_MULTS\t\t0x1f\n\n \n#define SDVO_CMD_GET_CLOCK_RATE_MULT\t\t\t0x20\n \n#define SDVO_CMD_SET_CLOCK_RATE_MULT\t\t\t0x21\n# define SDVO_CLOCK_RATE_MULT_1X\t\t\t\t(1 << 0)\n# define SDVO_CLOCK_RATE_MULT_2X\t\t\t\t(1 << 1)\n# define SDVO_CLOCK_RATE_MULT_4X\t\t\t\t(1 << 3)\n\n#define SDVO_CMD_GET_SUPPORTED_TV_FORMATS\t\t0x27\n \nstruct intel_sdvo_tv_format {\n\tunsigned int ntsc_m:1;\n\tunsigned int ntsc_j:1;\n\tunsigned int ntsc_443:1;\n\tunsigned int pal_b:1;\n\tunsigned int pal_d:1;\n\tunsigned int pal_g:1;\n\tunsigned int pal_h:1;\n\tunsigned int pal_i:1;\n\n\tunsigned int pal_m:1;\n\tunsigned int pal_n:1;\n\tunsigned int pal_nc:1;\n\tunsigned int pal_60:1;\n\tunsigned int secam_b:1;\n\tunsigned int secam_d:1;\n\tunsigned int secam_g:1;\n\tunsigned int secam_k:1;\n\n\tunsigned int secam_k1:1;\n\tunsigned int secam_l:1;\n\tunsigned int secam_60:1;\n\tunsigned int hdtv_std_smpte_240m_1080i_59:1;\n\tunsigned int hdtv_std_smpte_240m_1080i_60:1;\n\tunsigned int hdtv_std_smpte_260m_1080i_59:1;\n\tunsigned int hdtv_std_smpte_260m_1080i_60:1;\n\tunsigned int hdtv_std_smpte_274m_1080i_50:1;\n\n\tunsigned int hdtv_std_smpte_274m_1080i_59:1;\n\tunsigned int hdtv_std_smpte_274m_1080i_60:1;\n\tunsigned int hdtv_std_smpte_274m_1080p_23:1;\n\tunsigned int hdtv_std_smpte_274m_1080p_24:1;\n\tunsigned int hdtv_std_smpte_274m_1080p_25:1;\n\tunsigned int hdtv_std_smpte_274m_1080p_29:1;\n\tunsigned int hdtv_std_smpte_274m_1080p_30:1;\n\tunsigned int hdtv_std_smpte_274m_1080p_50:1;\n\n\tunsigned int hdtv_std_smpte_274m_1080p_59:1;\n\tunsigned int hdtv_std_smpte_274m_1080p_60:1;\n\tunsigned int hdtv_std_smpte_295m_1080i_50:1;\n\tunsigned int hdtv_std_smpte_295m_1080p_50:1;\n\tunsigned int hdtv_std_smpte_296m_720p_59:1;\n\tunsigned int hdtv_std_smpte_296m_720p_60:1;\n\tunsigned int hdtv_std_smpte_296m_720p_50:1;\n\tunsigned int hdtv_std_smpte_293m_480p_59:1;\n\n\tunsigned int hdtv_std_smpte_170m_480i_59:1;\n\tunsigned int hdtv_std_iturbt601_576i_50:1;\n\tunsigned int hdtv_std_iturbt601_576p_50:1;\n\tunsigned int hdtv_std_eia_7702a_480i_60:1;\n\tunsigned int hdtv_std_eia_7702a_480p_60:1;\n\tunsigned int pad:3;\n} __packed;\n\n#define SDVO_CMD_GET_TV_FORMAT\t\t\t\t0x28\n\n#define SDVO_CMD_SET_TV_FORMAT\t\t\t\t0x29\n\n \n#define SDVO_CMD_GET_SDTV_RESOLUTION_SUPPORT\t\t0x83\nstruct intel_sdvo_sdtv_resolution_request {\n\tunsigned int ntsc_m:1;\n\tunsigned int ntsc_j:1;\n\tunsigned int ntsc_443:1;\n\tunsigned int pal_b:1;\n\tunsigned int pal_d:1;\n\tunsigned int pal_g:1;\n\tunsigned int pal_h:1;\n\tunsigned int pal_i:1;\n\n\tunsigned int pal_m:1;\n\tunsigned int pal_n:1;\n\tunsigned int pal_nc:1;\n\tunsigned int pal_60:1;\n\tunsigned int secam_b:1;\n\tunsigned int secam_d:1;\n\tunsigned int secam_g:1;\n\tunsigned int secam_k:1;\n\n\tunsigned int secam_k1:1;\n\tunsigned int secam_l:1;\n\tunsigned int secam_60:1;\n\tunsigned int pad:5;\n} __packed;\n\nstruct intel_sdvo_sdtv_resolution_reply {\n\tunsigned int res_320x200:1;\n\tunsigned int res_320x240:1;\n\tunsigned int res_400x300:1;\n\tunsigned int res_640x350:1;\n\tunsigned int res_640x400:1;\n\tunsigned int res_640x480:1;\n\tunsigned int res_704x480:1;\n\tunsigned int res_704x576:1;\n\n\tunsigned int res_720x350:1;\n\tunsigned int res_720x400:1;\n\tunsigned int res_720x480:1;\n\tunsigned int res_720x540:1;\n\tunsigned int res_720x576:1;\n\tunsigned int res_768x576:1;\n\tunsigned int res_800x600:1;\n\tunsigned int res_832x624:1;\n\n\tunsigned int res_920x766:1;\n\tunsigned int res_1024x768:1;\n\tunsigned int res_1280x1024:1;\n\tunsigned int pad:5;\n} __packed;\n\n \n#define SDVO_CMD_GET_SCALED_HDTV_RESOLUTION_SUPPORT\t\t0x85\n\nstruct intel_sdvo_hdtv_resolution_request {\n\tunsigned int hdtv_std_smpte_240m_1080i_59:1;\n\tunsigned int hdtv_std_smpte_240m_1080i_60:1;\n\tunsigned int hdtv_std_smpte_260m_1080i_59:1;\n\tunsigned int hdtv_std_smpte_260m_1080i_60:1;\n\tunsigned int hdtv_std_smpte_274m_1080i_50:1;\n\tunsigned int hdtv_std_smpte_274m_1080i_59:1;\n\tunsigned int hdtv_std_smpte_274m_1080i_60:1;\n\tunsigned int hdtv_std_smpte_274m_1080p_23:1;\n\n\tunsigned int hdtv_std_smpte_274m_1080p_24:1;\n\tunsigned int hdtv_std_smpte_274m_1080p_25:1;\n\tunsigned int hdtv_std_smpte_274m_1080p_29:1;\n\tunsigned int hdtv_std_smpte_274m_1080p_30:1;\n\tunsigned int hdtv_std_smpte_274m_1080p_50:1;\n\tunsigned int hdtv_std_smpte_274m_1080p_59:1;\n\tunsigned int hdtv_std_smpte_274m_1080p_60:1;\n\tunsigned int hdtv_std_smpte_295m_1080i_50:1;\n\n\tunsigned int hdtv_std_smpte_295m_1080p_50:1;\n\tunsigned int hdtv_std_smpte_296m_720p_59:1;\n\tunsigned int hdtv_std_smpte_296m_720p_60:1;\n\tunsigned int hdtv_std_smpte_296m_720p_50:1;\n\tunsigned int hdtv_std_smpte_293m_480p_59:1;\n\tunsigned int hdtv_std_smpte_170m_480i_59:1;\n\tunsigned int hdtv_std_iturbt601_576i_50:1;\n\tunsigned int hdtv_std_iturbt601_576p_50:1;\n\n\tunsigned int hdtv_std_eia_7702a_480i_60:1;\n\tunsigned int hdtv_std_eia_7702a_480p_60:1;\n\tunsigned int pad:6;\n} __packed;\n\nstruct intel_sdvo_hdtv_resolution_reply {\n\tunsigned int res_640x480:1;\n\tunsigned int res_800x600:1;\n\tunsigned int res_1024x768:1;\n\tunsigned int res_1280x960:1;\n\tunsigned int res_1400x1050:1;\n\tunsigned int res_1600x1200:1;\n\tunsigned int res_1920x1440:1;\n\tunsigned int res_2048x1536:1;\n\n\tunsigned int res_2560x1920:1;\n\tunsigned int res_3200x2400:1;\n\tunsigned int res_3840x2880:1;\n\tunsigned int pad1:5;\n\n\tunsigned int res_848x480:1;\n\tunsigned int res_1064x600:1;\n\tunsigned int res_1280x720:1;\n\tunsigned int res_1360x768:1;\n\tunsigned int res_1704x960:1;\n\tunsigned int res_1864x1050:1;\n\tunsigned int res_1920x1080:1;\n\tunsigned int res_2128x1200:1;\n\n\tunsigned int res_2560x1400:1;\n\tunsigned int res_2728x1536:1;\n\tunsigned int res_3408x1920:1;\n\tunsigned int res_4264x2400:1;\n\tunsigned int res_5120x2880:1;\n\tunsigned int pad2:3;\n\n\tunsigned int res_768x480:1;\n\tunsigned int res_960x600:1;\n\tunsigned int res_1152x720:1;\n\tunsigned int res_1124x768:1;\n\tunsigned int res_1536x960:1;\n\tunsigned int res_1680x1050:1;\n\tunsigned int res_1728x1080:1;\n\tunsigned int res_1920x1200:1;\n\n\tunsigned int res_2304x1440:1;\n\tunsigned int res_2456x1536:1;\n\tunsigned int res_3072x1920:1;\n\tunsigned int res_3840x2400:1;\n\tunsigned int res_4608x2880:1;\n\tunsigned int pad3:3;\n\n\tunsigned int res_1280x1024:1;\n\tunsigned int pad4:7;\n\n\tunsigned int res_1280x768:1;\n\tunsigned int pad5:7;\n} __packed;\n\n \n#define SDVO_CMD_GET_SUPPORTED_POWER_STATES\t\t0x2a\n \n#define SDVO_CMD_GET_POWER_STATE\t\t\t0x2b\n#define SDVO_CMD_GET_ENCODER_POWER_STATE\t\t0x2b\n#define SDVO_CMD_SET_ENCODER_POWER_STATE\t\t0x2c\n# define SDVO_ENCODER_STATE_ON\t\t\t\t\t(1 << 0)\n# define SDVO_ENCODER_STATE_STANDBY\t\t\t\t(1 << 1)\n# define SDVO_ENCODER_STATE_SUSPEND\t\t\t\t(1 << 2)\n# define SDVO_ENCODER_STATE_OFF\t\t\t\t\t(1 << 3)\n# define SDVO_MONITOR_STATE_ON\t\t\t\t\t(1 << 4)\n# define SDVO_MONITOR_STATE_STANDBY\t\t\t\t(1 << 5)\n# define SDVO_MONITOR_STATE_SUSPEND\t\t\t\t(1 << 6)\n# define SDVO_MONITOR_STATE_OFF\t\t\t\t\t(1 << 7)\n\n#define SDVO_CMD_GET_MAX_PANEL_POWER_SEQUENCING\t\t0x2d\n#define SDVO_CMD_GET_PANEL_POWER_SEQUENCING\t\t0x2e\n#define SDVO_CMD_SET_PANEL_POWER_SEQUENCING\t\t0x2f\n \nstruct sdvo_panel_power_sequencing {\n\tu8 t0;\n\tu8 t1;\n\tu8 t2;\n\tu8 t3;\n\tu8 t4;\n\n\tunsigned int t0_high:2;\n\tunsigned int t1_high:2;\n\tunsigned int t2_high:2;\n\tunsigned int t3_high:2;\n\n\tunsigned int t4_high:2;\n\tunsigned int pad:6;\n} __packed;\n\n#define SDVO_CMD_GET_MAX_BACKLIGHT_LEVEL\t\t0x30\nstruct sdvo_max_backlight_reply {\n\tu8 max_value;\n\tu8 default_value;\n} __packed;\n\n#define SDVO_CMD_GET_BACKLIGHT_LEVEL\t\t\t0x31\n#define SDVO_CMD_SET_BACKLIGHT_LEVEL\t\t\t0x32\n\n#define SDVO_CMD_GET_AMBIENT_LIGHT\t\t\t0x33\nstruct sdvo_get_ambient_light_reply {\n\tu16 trip_low;\n\tu16 trip_high;\n\tu16 value;\n} __packed;\n#define SDVO_CMD_SET_AMBIENT_LIGHT\t\t\t0x34\nstruct sdvo_set_ambient_light_reply {\n\tu16 trip_low;\n\tu16 trip_high;\n\tunsigned int enable:1;\n\tunsigned int pad:7;\n} __packed;\n\n \n#define SDVO_CMD_SET_DISPLAY_POWER_STATE\t\t0x7d\n# define SDVO_DISPLAY_STATE_ON\t\t\t\t(1 << 0)\n# define SDVO_DISPLAY_STATE_STANDBY\t\t\t(1 << 1)\n# define SDVO_DISPLAY_STATE_SUSPEND\t\t\t(1 << 2)\n# define SDVO_DISPLAY_STATE_OFF\t\t\t\t(1 << 3)\n\n#define SDVO_CMD_GET_SUPPORTED_ENHANCEMENTS\t\t0x84\nstruct intel_sdvo_enhancements_reply {\n\tunsigned int flicker_filter:1;\n\tunsigned int flicker_filter_adaptive:1;\n\tunsigned int flicker_filter_2d:1;\n\tunsigned int saturation:1;\n\tunsigned int hue:1;\n\tunsigned int brightness:1;\n\tunsigned int contrast:1;\n\tunsigned int overscan_h:1;\n\n\tunsigned int overscan_v:1;\n\tunsigned int hpos:1;\n\tunsigned int vpos:1;\n\tunsigned int sharpness:1;\n\tunsigned int dot_crawl:1;\n\tunsigned int dither:1;\n\tunsigned int tv_chroma_filter:1;\n\tunsigned int tv_luma_filter:1;\n} __packed;\n\n \n#define SDVO_CMD_GET_MAX_FLICKER_FILTER\t\t\t0x4d\n#define SDVO_CMD_GET_MAX_FLICKER_FILTER_ADAPTIVE\t0x7b\n#define SDVO_CMD_GET_MAX_FLICKER_FILTER_2D\t\t0x52\n#define SDVO_CMD_GET_MAX_SATURATION\t\t\t0x55\n#define SDVO_CMD_GET_MAX_HUE\t\t\t\t0x58\n#define SDVO_CMD_GET_MAX_BRIGHTNESS\t\t\t0x5b\n#define SDVO_CMD_GET_MAX_CONTRAST\t\t\t0x5e\n#define SDVO_CMD_GET_MAX_OVERSCAN_H\t\t\t0x61\n#define SDVO_CMD_GET_MAX_OVERSCAN_V\t\t\t0x64\n#define SDVO_CMD_GET_MAX_HPOS\t\t\t\t0x67\n#define SDVO_CMD_GET_MAX_VPOS\t\t\t\t0x6a\n#define SDVO_CMD_GET_MAX_SHARPNESS\t\t\t0x6d\n#define SDVO_CMD_GET_MAX_TV_CHROMA_FILTER\t\t0x74\n#define SDVO_CMD_GET_MAX_TV_LUMA_FILTER\t\t\t0x77\nstruct intel_sdvo_enhancement_limits_reply {\n\tu16 max_value;\n\tu16 default_value;\n} __packed;\n\n#define SDVO_CMD_GET_LVDS_PANEL_INFORMATION\t\t0x7f\n#define SDVO_CMD_SET_LVDS_PANEL_INFORMATION\t\t0x80\n# define SDVO_LVDS_COLOR_DEPTH_18\t\t\t(0 << 0)\n# define SDVO_LVDS_COLOR_DEPTH_24\t\t\t(1 << 0)\n# define SDVO_LVDS_CONNECTOR_SPWG\t\t\t(0 << 2)\n# define SDVO_LVDS_CONNECTOR_OPENLDI\t\t\t(1 << 2)\n# define SDVO_LVDS_SINGLE_CHANNEL\t\t\t(0 << 4)\n# define SDVO_LVDS_DUAL_CHANNEL\t\t\t\t(1 << 4)\n\n#define SDVO_CMD_GET_FLICKER_FILTER\t\t\t0x4e\n#define SDVO_CMD_SET_FLICKER_FILTER\t\t\t0x4f\n#define SDVO_CMD_GET_FLICKER_FILTER_ADAPTIVE\t\t0x50\n#define SDVO_CMD_SET_FLICKER_FILTER_ADAPTIVE\t\t0x51\n#define SDVO_CMD_GET_FLICKER_FILTER_2D\t\t\t0x53\n#define SDVO_CMD_SET_FLICKER_FILTER_2D\t\t\t0x54\n#define SDVO_CMD_GET_SATURATION\t\t\t\t0x56\n#define SDVO_CMD_SET_SATURATION\t\t\t\t0x57\n#define SDVO_CMD_GET_HUE\t\t\t\t0x59\n#define SDVO_CMD_SET_HUE\t\t\t\t0x5a\n#define SDVO_CMD_GET_BRIGHTNESS\t\t\t\t0x5c\n#define SDVO_CMD_SET_BRIGHTNESS\t\t\t\t0x5d\n#define SDVO_CMD_GET_CONTRAST\t\t\t\t0x5f\n#define SDVO_CMD_SET_CONTRAST\t\t\t\t0x60\n#define SDVO_CMD_GET_OVERSCAN_H\t\t\t\t0x62\n#define SDVO_CMD_SET_OVERSCAN_H\t\t\t\t0x63\n#define SDVO_CMD_GET_OVERSCAN_V\t\t\t\t0x65\n#define SDVO_CMD_SET_OVERSCAN_V\t\t\t\t0x66\n#define SDVO_CMD_GET_HPOS\t\t\t\t0x68\n#define SDVO_CMD_SET_HPOS\t\t\t\t0x69\n#define SDVO_CMD_GET_VPOS\t\t\t\t0x6b\n#define SDVO_CMD_SET_VPOS\t\t\t\t0x6c\n#define SDVO_CMD_GET_SHARPNESS\t\t\t\t0x6e\n#define SDVO_CMD_SET_SHARPNESS\t\t\t\t0x6f\n#define SDVO_CMD_GET_TV_CHROMA_FILTER\t\t\t0x75\n#define SDVO_CMD_SET_TV_CHROMA_FILTER\t\t\t0x76\n#define SDVO_CMD_GET_TV_LUMA_FILTER\t\t\t0x78\n#define SDVO_CMD_SET_TV_LUMA_FILTER\t\t\t0x79\nstruct intel_sdvo_enhancements_arg {\n\tu16 value;\n} __packed;\n\n#define SDVO_CMD_GET_DOT_CRAWL\t\t\t\t0x70\n#define SDVO_CMD_SET_DOT_CRAWL\t\t\t\t0x71\n# define SDVO_DOT_CRAWL_ON\t\t\t\t\t(1 << 0)\n# define SDVO_DOT_CRAWL_DEFAULT_ON\t\t\t\t(1 << 1)\n\n#define SDVO_CMD_GET_DITHER\t\t\t\t0x72\n#define SDVO_CMD_SET_DITHER\t\t\t\t0x73\n# define SDVO_DITHER_ON\t\t\t\t\t\t(1 << 0)\n# define SDVO_DITHER_DEFAULT_ON\t\t\t\t\t(1 << 1)\n\n#define SDVO_CMD_SET_CONTROL_BUS_SWITCH\t\t\t0x7a\n# define SDVO_CONTROL_BUS_PROM\t\t\t\t(1 << 0)\n# define SDVO_CONTROL_BUS_DDC1\t\t\t\t(1 << 1)\n# define SDVO_CONTROL_BUS_DDC2\t\t\t\t(1 << 2)\n# define SDVO_CONTROL_BUS_DDC3\t\t\t\t(1 << 3)\n\n \n#define SDVO_CMD_GET_SUPP_ENCODE\t0x9d\n#define SDVO_CMD_GET_ENCODE\t\t0x9e\n#define SDVO_CMD_SET_ENCODE\t\t0x9f\n  #define SDVO_ENCODE_DVI\t0x0\n  #define SDVO_ENCODE_HDMI\t0x1\n#define SDVO_CMD_SET_PIXEL_REPLI\t0x8b\n#define SDVO_CMD_GET_PIXEL_REPLI\t0x8c\n#define SDVO_CMD_GET_COLORIMETRY_CAP\t0x8d\n#define SDVO_CMD_SET_COLORIMETRY\t0x8e\n  #define SDVO_COLORIMETRY_RGB256\t(1 << 0)\n  #define SDVO_COLORIMETRY_RGB220\t(1 << 1)\n  #define SDVO_COLORIMETRY_YCrCb422\t(1 << 2)\n  #define SDVO_COLORIMETRY_YCrCb444\t(1 << 3)\n#define SDVO_CMD_GET_COLORIMETRY\t0x8f\n#define SDVO_CMD_GET_AUDIO_ENCRYPT_PREFER 0x90\n#define SDVO_CMD_SET_AUDIO_STAT\t\t0x91\n#define SDVO_CMD_GET_AUDIO_STAT\t\t0x92\n  #define SDVO_AUDIO_ELD_VALID\t\t(1 << 0)\n  #define SDVO_AUDIO_PRESENCE_DETECT\t(1 << 1)\n  #define SDVO_AUDIO_CP_READY\t\t(1 << 2)\n#define SDVO_CMD_SET_HBUF_INDEX\t\t0x93\n  #define SDVO_HBUF_INDEX_ELD\t\t0\n  #define SDVO_HBUF_INDEX_AVI_IF\t1\n#define SDVO_CMD_GET_HBUF_INDEX\t\t0x94\n#define SDVO_CMD_GET_HBUF_INFO\t\t0x95\n#define SDVO_CMD_SET_HBUF_AV_SPLIT\t0x96\n#define SDVO_CMD_GET_HBUF_AV_SPLIT\t0x97\n#define SDVO_CMD_SET_HBUF_DATA\t\t0x98\n#define SDVO_CMD_GET_HBUF_DATA\t\t0x99\n#define SDVO_CMD_SET_HBUF_TXRATE\t0x9a\n#define SDVO_CMD_GET_HBUF_TXRATE\t0x9b\n  #define SDVO_HBUF_TX_DISABLED\t(0 << 6)\n  #define SDVO_HBUF_TX_ONCE\t(2 << 6)\n  #define SDVO_HBUF_TX_VSYNC\t(3 << 6)\n#define SDVO_CMD_GET_AUDIO_TX_INFO\t0x9c\n#define SDVO_NEED_TO_STALL  (1 << 7)\n\nstruct intel_sdvo_encode {\n\tu8 dvi_rev;\n\tu8 hdmi_rev;\n} __packed;\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}