                         Chronologic VCS (TM)
      Version T-2022.06-SP2-1_Full64 -- Sun Jul  6 05:21:27 2025

                    Copyright (c) 1991 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS Release Notes

Parsing design file '../matmul.sv'
Parsing design file '../matmul_with_ram.sv'
Parsing design file '../matmul_with_ram_tb.sv'
Parsing design file '../fp/FPAddSub_AlignModule.sv'
Parsing design file '../fp/FPAddSub_AlignShift1.sv'
Parsing design file '../fp/FPAddSub_AlignShift2.sv'
Parsing design file '../fp/FPAddSub_ExceptionModule.sv'
Parsing design file '../fp/FPAddSub_ExecutionModule.sv'
Parsing design file '../fp/FPAddSub_NormalizeModule.sv'

Warning-[DCTTSW] Decimal constant truncated
  Constant '8' is truncated to 3 bits: 0.
  "../fp/FPAddSub_NormalizeModule.sv", 28
  Source info: 	else if (Sum[1]) Shift = 3'd8;         


Warning-[DCTTSW] Decimal constant truncated
  Constant '9' is truncated to 3 bits: 1.
  "../fp/FPAddSub_NormalizeModule.sv", 29
  Source info: 	else Shift = 3'd9;   

Parsing design file '../fp/FPAddSub_NormalizeShift1.sv'
Parsing design file '../fp/FPAddSub_NormalizeShift2.sv'
Parsing design file '../fp/FPAddSub_PrealignModule.sv'
Parsing design file '../fp/FPAddSub_RoundModule.sv'
Parsing design file '../fp/FPAddSub.sv'
Parsing design file '../fp/FPMult_ExecuteModule.sv'
Parsing design file '../fp/FPMult_NormalizeModule.sv'
Parsing design file '../fp/FPMult_PrepModule.sv'
Parsing design file '../fp/FPMult_RoundModule.sv'
Parsing design file '../fp/FPMult.sv'
Top Level Modules:
       matmul_tb
       FPAddSub_AlignShift2
       FPAddSub_NormalizeShift1
TimeScale is 1 ns / 1 ps

Warning-[IWNF] Implicit wire has no fanin
../matmul_with_ram.sv, 99
  Implicit wire 'bram_addr_a_ext' does not have any driver, please make sure 
  this is intended.


Warning-[IWNF] Implicit wire has no fanin
../matmul_with_ram.sv, 100
  Implicit wire 'bram_wdata_a_ext' does not have any driver, please make sure 
  this is intended.


Warning-[IWNF] Implicit wire has no fanin
../matmul_with_ram.sv, 101
  Implicit wire 'bram_we_a_ext' does not have any driver, please make sure 
  this is intended.


Warning-[IWNF] Implicit wire has no fanin
../matmul_with_ram.sv, 112
  Implicit wire 'bram_addr_b_ext' does not have any driver, please make sure 
  this is intended.


Warning-[IWNF] Implicit wire has no fanin
../matmul_with_ram.sv, 113
  Implicit wire 'bram_wdata_b_ext' does not have any driver, please make sure 
  this is intended.


Warning-[IWNF] Implicit wire has no fanin
../matmul_with_ram.sv, 114
  Implicit wire 'bram_we_b_ext' does not have any driver, please make sure 
  this is intended.


Warning-[IWNF] Implicit wire has no fanin
../matmul_with_ram.sv, 125
  Implicit wire 'bram_addr_c_ext' does not have any driver, please make sure 
  this is intended.


Warning-[IWNF] Implicit wire has no fanin
../matmul_with_ram.sv, 126
  Implicit wire 'bram_wdata_c_ext' does not have any driver, please make sure 
  this is intended.


Warning-[IWNF] Implicit wire has no fanin
../matmul_with_ram.sv, 127
  Implicit wire 'bram_we_c_ext' does not have any driver, please make sure 
  this is intended.


Warning-[PCWM-W] Port connection width mismatch
../matmul_with_ram.sv, 95
"ram matrix_A( .addr0 (bram_addr_a),  .d0 (bram_wdata_a),  .we0 (bram_we_a),  .q0 (bram_rdata_a),  .addr1 (bram_addr_a_ext),  .d1 (bram_wdata_a_ext),  .we1 (bram_we_a_ext),  .q1 (bram_rdata_a_ext),  .clk (clk));"
  The following 1-bit expression is connected to 10-bit port "addr1" of module
  "ram", instance "matrix_A".
  Expression: bram_addr_a_ext
  Instantiated module defined at: "../matmul_with_ram.sv", 328
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../matmul_with_ram.sv, 95
"ram matrix_A( .addr0 (bram_addr_a),  .d0 (bram_wdata_a),  .we0 (bram_we_a),  .q0 (bram_rdata_a),  .addr1 (bram_addr_a_ext),  .d1 (bram_wdata_a_ext),  .we1 (bram_we_a_ext),  .q1 (bram_rdata_a_ext),  .clk (clk));"
  The following 1-bit expression is connected to 32-bit port "d1" of module 
  "ram", instance "matrix_A".
  Expression: bram_wdata_a_ext
  Instantiated module defined at: "../matmul_with_ram.sv", 328
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../matmul_with_ram.sv, 95
"ram matrix_A( .addr0 (bram_addr_a),  .d0 (bram_wdata_a),  .we0 (bram_we_a),  .q0 (bram_rdata_a),  .addr1 (bram_addr_a_ext),  .d1 (bram_wdata_a_ext),  .we1 (bram_we_a_ext),  .q1 (bram_rdata_a_ext),  .clk (clk));"
  The following 1-bit expression is connected to 4-bit port "we1" of module 
  "ram", instance "matrix_A".
  Expression: bram_we_a_ext
  Instantiated module defined at: "../matmul_with_ram.sv", 328
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../matmul_with_ram.sv, 95
"ram matrix_A( .addr0 (bram_addr_a),  .d0 (bram_wdata_a),  .we0 (bram_we_a),  .q0 (bram_rdata_a),  .addr1 (bram_addr_a_ext),  .d1 (bram_wdata_a_ext),  .we1 (bram_we_a_ext),  .q1 (bram_rdata_a_ext),  .clk (clk));"
  The following 1-bit expression is connected to 32-bit port "q1" of module 
  "ram", instance "matrix_A".
  Expression: bram_rdata_a_ext
  Instantiated module defined at: "../matmul_with_ram.sv", 328
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../matmul_with_ram.sv, 108
"ram matrix_B( .addr0 (bram_addr_b),  .d0 (bram_wdata_b),  .we0 (bram_we_b),  .q0 (bram_rdata_b),  .addr1 (bram_addr_b_ext),  .d1 (bram_wdata_b_ext),  .we1 (bram_we_b_ext),  .q1 (bram_rdata_b_ext),  .clk (clk));"
  The following 1-bit expression is connected to 10-bit port "addr1" of module
  "ram", instance "matrix_B".
  Expression: bram_addr_b_ext
  Instantiated module defined at: "../matmul_with_ram.sv", 328
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../matmul_with_ram.sv, 108
"ram matrix_B( .addr0 (bram_addr_b),  .d0 (bram_wdata_b),  .we0 (bram_we_b),  .q0 (bram_rdata_b),  .addr1 (bram_addr_b_ext),  .d1 (bram_wdata_b_ext),  .we1 (bram_we_b_ext),  .q1 (bram_rdata_b_ext),  .clk (clk));"
  The following 1-bit expression is connected to 32-bit port "d1" of module 
  "ram", instance "matrix_B".
  Expression: bram_wdata_b_ext
  Instantiated module defined at: "../matmul_with_ram.sv", 328
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../matmul_with_ram.sv, 108
"ram matrix_B( .addr0 (bram_addr_b),  .d0 (bram_wdata_b),  .we0 (bram_we_b),  .q0 (bram_rdata_b),  .addr1 (bram_addr_b_ext),  .d1 (bram_wdata_b_ext),  .we1 (bram_we_b_ext),  .q1 (bram_rdata_b_ext),  .clk (clk));"
  The following 1-bit expression is connected to 4-bit port "we1" of module 
  "ram", instance "matrix_B".
  Expression: bram_we_b_ext
  Instantiated module defined at: "../matmul_with_ram.sv", 328
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../matmul_with_ram.sv, 108
"ram matrix_B( .addr0 (bram_addr_b),  .d0 (bram_wdata_b),  .we0 (bram_we_b),  .q0 (bram_rdata_b),  .addr1 (bram_addr_b_ext),  .d1 (bram_wdata_b_ext),  .we1 (bram_we_b_ext),  .q1 (bram_rdata_b_ext),  .clk (clk));"
  The following 1-bit expression is connected to 32-bit port "q1" of module 
  "ram", instance "matrix_B".
  Expression: bram_rdata_b_ext
  Instantiated module defined at: "../matmul_with_ram.sv", 328
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../matmul_with_ram.sv, 121
"ram matrix_C( .addr0 (bram_addr_c),  .d0 (bram_wdata_c),  .we0 (bram_we_c),  .q0 (bram_rdata_c),  .addr1 (bram_addr_c_ext),  .d1 (bram_wdata_c_ext),  .we1 (bram_we_c_ext),  .q1 (bram_rdata_c_ext),  .clk (clk));"
  The following 1-bit expression is connected to 10-bit port "addr1" of module
  "ram", instance "matrix_C".
  Expression: bram_addr_c_ext
  Instantiated module defined at: "../matmul_with_ram.sv", 328
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../matmul_with_ram.sv, 121
"ram matrix_C( .addr0 (bram_addr_c),  .d0 (bram_wdata_c),  .we0 (bram_we_c),  .q0 (bram_rdata_c),  .addr1 (bram_addr_c_ext),  .d1 (bram_wdata_c_ext),  .we1 (bram_we_c_ext),  .q1 (bram_rdata_c_ext),  .clk (clk));"
  The following 1-bit expression is connected to 32-bit port "d1" of module 
  "ram", instance "matrix_C".
  Expression: bram_wdata_c_ext
  Instantiated module defined at: "../matmul_with_ram.sv", 328
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../matmul_with_ram.sv, 121
"ram matrix_C( .addr0 (bram_addr_c),  .d0 (bram_wdata_c),  .we0 (bram_we_c),  .q0 (bram_rdata_c),  .addr1 (bram_addr_c_ext),  .d1 (bram_wdata_c_ext),  .we1 (bram_we_c_ext),  .q1 (bram_rdata_c_ext),  .clk (clk));"
  The following 1-bit expression is connected to 4-bit port "we1" of module 
  "ram", instance "matrix_C".
  Expression: bram_we_c_ext
  Instantiated module defined at: "../matmul_with_ram.sv", 328
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../matmul_with_ram.sv, 121
"ram matrix_C( .addr0 (bram_addr_c),  .d0 (bram_wdata_c),  .we0 (bram_we_c),  .q0 (bram_rdata_c),  .addr1 (bram_addr_c_ext),  .d1 (bram_wdata_c_ext),  .we1 (bram_we_c_ext),  .q1 (bram_rdata_c_ext),  .clk (clk));"
  The following 1-bit expression is connected to 32-bit port "q1" of module 
  "ram", instance "matrix_C".
  Expression: bram_rdata_c_ext
  Instantiated module defined at: "../matmul_with_ram.sv", 328
  Use +lint=PCWM for more details.

Starting vcs inline pass...

4 modules and 0 UDP read.
recompiling module processing_element
recompiling module matmul_tb
recompiling module FPAddSub_AlignShift2
recompiling module FPAddSub_NormalizeShift1
All of 4 modules done
make[1]: Entering directory '/home/a21164_asu/addv/lab6/sim/csrc'
make[1]: Leaving directory '/home/a21164_asu/addv/lab6/sim/csrc'
/usr/local2/synopsys/vcs_2022.06/bin/vcs: line 34601: 88607 Segmentation fault      (core dumped) ${TOOL_HOME}/bin/cfs_ident_exec -f ${XML_INPUT_EXE} -o "${fsearchDir}/idents_tapi.xml" -o_SrcFile "${dirSrcFiles}/src_files_c" ${all_dyn_libs} > tapi_xml_writer.log
make[1]: Entering directory '/home/a21164_asu/addv/lab6/sim/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/usr/local2/synopsys/vcs_2022.06/linux64/lib -L/usr/local2/synopsys/vcs_2022.06/linux64/lib  -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _88439_archive_1.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o            -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /usr/local2/synopsys/vcs_2022.06/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/local2/synopsys/vcs_2022.06/linux64/lib/vcs_save_restore_new.o /usr/local2/synopsys/verdi_2022.06/verdi/T-2022.06-SP2-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory '/home/a21164_asu/addv/lab6/sim/csrc'
CPU time: .393 seconds to compile + .204 seconds to elab + .204 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
