============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  01:41:18 pm
  Module:                 proj_counter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (6682 ps) Setup Check with Pin out_index_reg[6]/CK->D
          Group: in2reg
     Startpoint: (F) start
          Clock: (R) clk
       Endpoint: (F) out_index_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000           11     
                                              
             Setup:-     128                  
       Uncertainty:-      50                  
     Required Time:=    9822                  
      Launch Clock:-      11                  
       Input Delay:-    2000                  
         Data Path:-    1128                  
             Slack:=    6682                  

Exceptions/Constraints:
  input_delay             2000            proj.sdc_line_15_1_1 

#------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge       Cell        Fanout Trans Delay Arrival 
#                                                                 (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------
  start              -       -     F     (arrival)             2    48     0    2011 
  g451__5477/Y       -       A->Y  R     NAND2_X1P4M_A9TL      9   341   205    2215 
  g448__7410/Y       -       AN->Y R     NOR2B_X2M_A9TL        8   334   342    2558 
  g447/Y             -       A->Y  F     INV_X1M_A9TL          7   214   234    2791 
  g416__5107/Y       -       A0->Y R     AOI32_X1M_A9TL        1   195   206    2997 
  g414__2398/Y       -       B->Y  F     NOR2_X1B_A9TL         1   139   142    3139 
  out_index_reg[6]/D <<<     -     F     DFFRPQ_X1M_A9TL       1     -     0    3139 
#------------------------------------------------------------------------------------

