{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 19 20:17:14 2023 " "Info: Processing started: Tue Dec 19 20:17:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Design1 -c Design1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Design1 -c Design1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protocol_rx_checkers.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file protocol_rx_checkers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 protocol_rx_checkers-main " "Info: Found design unit 1: protocol_rx_checkers-main" {  } { { "protocol_rx_checkers.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/protocol_rx_checkers.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 protocol_rx_checkers " "Info: Found entity 1: protocol_rx_checkers" {  } { { "protocol_rx_checkers.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/protocol_rx_checkers.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protocol_tx_checkers.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file protocol_tx_checkers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 protocol_tx_checkers-main " "Info: Found design unit 1: protocol_tx_checkers-main" {  } { { "protocol_tx_checkers.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/protocol_tx_checkers.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 protocol_tx_checkers " "Info: Found entity 1: protocol_tx_checkers" {  } { { "protocol_tx_checkers.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/protocol_tx_checkers.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Info: Found entity 1: VGA" {  } { { "VGA.bdf" "" { Schematic "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/VGA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_visualisation.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga_visualisation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_visualisation-bdf_type " "Info: Found design unit 1: vga_visualisation-bdf_type" {  } { { "vga_visualisation.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/vga_visualisation.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vga_visualisation " "Info: Found entity 1: vga_visualisation" {  } { { "vga_visualisation.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/vga_visualisation.vhd" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_checkers.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file game_checkers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Game_Checkers-arq " "Info: Found design unit 1: Game_Checkers-arq" {  } { { "Game_Checkers.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/Game_Checkers.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Game_Checkers " "Info: Found entity 1: Game_Checkers" {  } { { "Game_Checkers.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/Game_Checkers.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_checkers.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file main_checkers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main_Checkers-arq " "Info: Found design unit 1: Main_Checkers-arq" {  } { { "Main_Checkers.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/Main_Checkers.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Main_Checkers " "Info: Found entity 1: Main_Checkers" {  } { { "Main_Checkers.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/Main_Checkers.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_address.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_address.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_address-Behavioral " "Info: Found design unit 1: mux_address-Behavioral" {  } { { "mux_address.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/mux_address.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux_address " "Info: Found entity 1: mux_address" {  } { { "mux_address.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/mux_address.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_piece.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_piece.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_piece-Behavioral " "Info: Found design unit 1: mux_piece-Behavioral" {  } { { "mux_piece.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/mux_piece.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux_piece " "Info: Found entity 1: mux_piece" {  } { { "mux_piece.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/mux_piece.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_write.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_write.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_write-Behavioral " "Info: Found design unit 1: mux_write-Behavioral" {  } { { "mux_write.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/mux_write.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux_write " "Info: Found entity 1: mux_write" {  } { { "mux_write.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/mux_write.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p1_board_vga.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file p1_board_vga.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 P1_BOARD_vga " "Info: Found entity 1: P1_BOARD_vga" {  } { { "P1_BOARD_vga.bdf" "" { Schematic "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/P1_BOARD_vga.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file keyboard.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Info: Found entity 1: keyboard" {  } { { "keyboard.bdf" "" { Schematic "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/keyboard.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_test_board.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_test_board.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_TEST_BOARD " "Info: Found entity 1: VGA_TEST_BOARD" {  } { { "VGA_TEST_BOARD.bdf" "" { Schematic "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/VGA_TEST_BOARD.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "ESGN_DUPLICATE_ENTITY" "vga_visualisation work " "Error: Can't compile duplicate declarations of entity \"vga_visualisation\" into library \"work\"" { { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "vga_visualisation vga_visualisation.vhd " "Error: Instance could be entity \"vga_visualisation\" in file vga_visualisation.vhd" {  } { { "vga_visualisation.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/vga_visualisation.vhd" 25 -1 0 } }  } 0 0 "Instance could be entity \"%1!s!\" in file %2!s!" 0 0 "" 0 -1} { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "VGA_visualisation VGA_visualisation.bdf " "Error: Instance could be entity \"VGA_visualisation\" in file VGA_visualisation.bdf" {  } { { "VGA_visualisation.bdf" "" { Schematic "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/VGA_visualisation.bdf" { } } }  } 0 0 "Instance could be entity \"%1!s!\" in file %2!s!" 0 0 "" 0 -1}  } { { "VGA_visualisation.bdf" "" { Schematic "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/VGA_visualisation.bdf" { } } }  } 0 0 "Can't compile duplicate declarations of entity \"%1!s!\" into library \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_visualisation.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_visualisation.bdf" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_o_manager_vga.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file i_o_manager_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_o_manager_vga-bdf_type " "Info: Found design unit 1: i_o_manager_vga-bdf_type" {  } { { "i_o_manager_vga.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/i_o_manager_vga.vhd" 78 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 i_o_manager_vga " "Info: Found entity 1: i_o_manager_vga" {  } { { "i_o_manager_vga.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/i_o_manager_vga.vhd" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_generator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file add_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_generator-a " "Info: Found design unit 1: add_generator-a" {  } { { "add_generator.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/add_generator.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 add_generator " "Info: Found entity 1: add_generator" {  } { { "add_generator.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/add_generator.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bcd7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD7seg-behaviour " "Info: Found design unit 1: BCD7seg-behaviour" {  } { { "bcd7seg.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/bcd7seg.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BCD7seg " "Info: Found entity 1: BCD7seg" {  } { { "bcd7seg.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/bcd7seg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_two.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clk_div_two.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div_two-simple " "Info: Found design unit 1: clk_div_two-simple" {  } { { "clk_div_two.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/clk_div_two.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clk_div_two " "Info: Found entity 1: clk_div_two" {  } { { "clk_div_two.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/clk_div_two.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_video.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file clk_video.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_video_altclkctrl_6df-RTL " "Info: Found design unit 1: clk_video_altclkctrl_6df-RTL" {  } { { "clk_video.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/clk_video.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 clk_video-RTL " "Info: Found design unit 2: clk_video-RTL" {  } { { "clk_video.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/clk_video.vhd" 109 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clk_video_altclkctrl_6df " "Info: Found entity 1: clk_video_altclkctrl_6df" {  } { { "clk_video.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/clk_video.vhd" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 clk_video " "Info: Found entity 2: clk_video" {  } { { "clk_video.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/clk_video.vhd" 100 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count4b.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file count4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count4b-arc_count4b " "Info: Found design unit 1: count4b-arc_count4b" {  } { { "count4b.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/count4b.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 count4b " "Info: Found entity 1: count4b" {  } { { "count4b.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/count4b.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_div.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f_div-dni " "Info: Found design unit 1: f_div-dni" {  } { { "f_div.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/f_div.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 f_div " "Info: Found entity 1: f_div" {  } { { "f_div.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/f_div.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_disps.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hex_disps.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_disps-struct " "Info: Found design unit 1: hex_disps-struct" {  } { { "hex_disps.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/hex_disps.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 hex_disps " "Info: Found entity 1: hex_disps" {  } { { "hex_disps.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/hex_disps.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file keypad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keypad-arc_keypad " "Info: Found design unit 1: keypad-arc_keypad" {  } { { "keypad.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/keypad.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 keypad " "Info: Found entity 1: keypad" {  } { { "keypad.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/keypad.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keytest_h_v2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file keytest_h_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keytest_h_v2-main " "Info: Found design unit 1: keytest_h_v2-main" {  } { { "keytest_h_v2.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/keytest_h_v2.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 keytest_h_v2 " "Info: Found entity 1: keytest_h_v2" {  } { { "keytest_h_v2.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/keytest_h_v2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "big_block.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file big_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 big_block-main " "Info: Found design unit 1: big_block-main" {  } { { "big_block.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/big_block.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 big_block " "Info: Found entity 1: big_block" {  } { { "big_block.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/big_block.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protocol_rx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file protocol_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 protocol_rx-main " "Info: Found design unit 1: protocol_rx-main" {  } { { "protocol_rx.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/protocol_rx.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 protocol_rx " "Info: Found entity 1: protocol_rx" {  } { { "protocol_rx.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/protocol_rx.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protocol_tx.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file protocol_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 protocol_tx-main " "Info: Found design unit 1: protocol_tx-main" {  } { { "protocol_tx.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/protocol_tx.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 protocol_tx " "Info: Found entity 1: protocol_tx" {  } { { "protocol_tx.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/protocol_tx.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file square.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 square-functional " "Info: Found design unit 1: square-functional" {  } { { "square.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/square.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 square " "Info: Found entity 1: square" {  } { { "square.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/square.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_module2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rx_module2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_module2-main " "Info: Found design unit 1: rx_module2-main" {  } { { "rx_module2.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/rx_module2.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rx_module2 " "Info: Found entity 1: rx_module2" {  } { { "rx_module2.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/rx_module2.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Info: Found design unit 1: VGA_SYNC-a" {  } { { "VGA_SYNC.VHD" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/VGA_SYNC.VHD" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Info: Found entity 1: VGA_SYNC" {  } { { "VGA_SYNC.VHD" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/VGA_SYNC.VHD" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_memory.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file video_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_memory-SYN " "Info: Found design unit 1: video_memory-SYN" {  } { { "Video_Memory.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/Video_Memory.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Video_Memory " "Info: Found entity 1: Video_Memory" {  } { { "Video_Memory.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/Video_Memory.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wr_memory.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file wr_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wr_memory-functional " "Info: Found design unit 1: wr_memory-functional" {  } { { "wr_memory.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/wr_memory.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 wr_memory " "Info: Found entity 1: wr_memory" {  } { { "wr_memory.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/wr_memory.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_module.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tx_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_module-main " "Info: Found design unit 1: tx_module-main" {  } { { "tx_module.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/tx_module.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tx_module " "Info: Found entity 1: tx_module" {  } { { "tx_module.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/tx_module.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file design1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Design1-main " "Info: Found design unit 1: Design1-main" {  } { { "Design1.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/Design1.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Design1 " "Info: Found entity 1: Design1" {  } { { "Design1.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/Design1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerbank.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registerbank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_bank2-main " "Info: Found design unit 1: register_bank2-main" {  } { { "RegisterBank.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/RegisterBank.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 register_bank2 " "Info: Found entity 1: register_bank2" {  } { { "RegisterBank.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/RegisterBank.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_control-main " "Info: Found design unit 1: main_control-main" {  } { { "MAIN.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/MAIN.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 main_control " "Info: Found entity 1: main_control" {  } { { "MAIN.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/MAIN.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file game.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game-main " "Info: Found design unit 1: game-main" {  } { { "GAME.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/GAME.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 game " "Info: Found entity 1: game" {  } { { "GAME.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/GAME.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_block.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tx_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_block-main " "Info: Found design unit 1: tx_block-main" {  } { { "tx_block.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/tx_block.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tx_block " "Info: Found entity 1: tx_block" {  } { { "tx_block.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/tx_block.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_block.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rx_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_block-main " "Info: Found design unit 1: rx_block-main" {  } { { "rx_block.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/rx_block.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rx_block " "Info: Found entity 1: rx_block" {  } { { "rx_block.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/rx_block.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_entity.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file main_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_entity-main " "Info: Found design unit 1: main_entity-main" {  } { { "main_entity.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/main_entity.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 main_entity " "Info: Found entity 1: main_entity" {  } { { "main_entity.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/main_entity.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square_map.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file square_map.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 square_map-functional " "Info: Found design unit 1: square_map-functional" {  } { { "square_map.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/square_map.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 square_map " "Info: Found entity 1: square_map" {  } { { "square_map.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/square_map.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kb_xy_module.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file kb_xy_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kb_xy_module-main " "Info: Found design unit 1: kb_xy_module-main" {  } { { "kb_xy_module.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/kb_xy_module.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 kb_xy_module " "Info: Found entity 1: kb_xy_module" {  } { { "kb_xy_module.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/kb_xy_module.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram64.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ram64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram64-SYN " "Info: Found design unit 1: ram64-SYN" {  } { { "ram64.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/ram64.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ram64 " "Info: Found entity 1: ram64" {  } { { "ram64.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/ram64.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add64_gen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file add64_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add64_gen-a " "Info: Found design unit 1: add64_gen-a" {  } { { "add64_gen.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/add64_gen.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 add64_gen " "Info: Found entity 1: add64_gen" {  } { { "add64_gen.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/add64_gen.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trash.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file trash.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 trash " "Info: Found entity 1: trash" {  } { { "trash.bdf" "" { Schematic "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/trash.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverse_square_map.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file inverse_square_map.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inverse_square_map-inv_functional " "Info: Found design unit 1: inverse_square_map-inv_functional" {  } { { "inverse_square_map.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/inverse_square_map.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 inverse_square_map " "Info: Found entity 1: inverse_square_map" {  } { { "inverse_square_map.vhd" "" { Text "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/inverse_square_map.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sender_receiver.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sender_receiver.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sender_receiver " "Info: Found entity 1: sender_receiver" {  } { { "sender_receiver.bdf" "" { Schematic "C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/Lab Isaac/aux_2_folder/ESDC-project/Restored/sender_receiver.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "240 " "Error: Peak virtual memory: 240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 19 20:17:16 2023 " "Error: Processing ended: Tue Dec 19 20:17:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
