{"sha": "76c93295f3b3fec8f34fccbb2c5d574c1362752a", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NzZjOTMyOTVmM2IzZmVjOGYzNGZjY2JiMmM1ZDU3NGMxMzYyNzUyYQ==", "commit": {"author": {"name": "Christophe Lyon", "email": "christophe.lyon@st.com", "date": "2019-09-20T13:32:20Z"}, "committer": {"name": "Christophe Lyon", "email": "clyon@gcc.gnu.org", "date": "2019-09-20T13:32:20Z"}, "message": "Revert [ARM/FDPIC v6 13/24] [ARM] FDPIC: Force LSB bit for PC in Cortex-M architecture\n\nThis is causing regressions when mixing with user code compiled in ARM mode.\n\n2019-09-20  Christophe Lyon  <christophe.lyon@st.com>\n\n\tRevert:\n\t2019-09-10  Christophe Lyon  <christophe.lyon@st.com>\n\t\tMicka\u00ebl Gu\u00ean\u00e9 <mickael.guene@st.com>\n\n\t* config/arm/unwind-arm.c (_Unwind_VRS_Set): Handle thumb-only\n\tarchitecture.\n\nFrom-SVN: r276001", "tree": {"sha": "004428d1e92c6e1eaa3a4b75e257d12249a40021", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/004428d1e92c6e1eaa3a4b75e257d12249a40021"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/76c93295f3b3fec8f34fccbb2c5d574c1362752a", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/76c93295f3b3fec8f34fccbb2c5d574c1362752a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/76c93295f3b3fec8f34fccbb2c5d574c1362752a", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/76c93295f3b3fec8f34fccbb2c5d574c1362752a/comments", "author": null, "committer": null, "parents": [{"sha": "264c073993e2887308144fc8e27e2bf4a3bcd353", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/264c073993e2887308144fc8e27e2bf4a3bcd353", "html_url": "https://github.com/Rust-GCC/gccrs/commit/264c073993e2887308144fc8e27e2bf4a3bcd353"}], "stats": {"total": 14, "additions": 9, "deletions": 5}, "files": [{"sha": "74deb0f185a758faa335951c41d611f62607a7d7", "filename": "libgcc/ChangeLog", "status": "modified", "additions": 9, "deletions": 0, "changes": 9, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/76c93295f3b3fec8f34fccbb2c5d574c1362752a/libgcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/76c93295f3b3fec8f34fccbb2c5d574c1362752a/libgcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/libgcc%2FChangeLog?ref=76c93295f3b3fec8f34fccbb2c5d574c1362752a", "patch": "@@ -1,3 +1,12 @@\n+2019-09-20  Christophe Lyon  <christophe.lyon@st.com>\n+\n+\tRevert:\n+\t2019-09-10  Christophe Lyon  <christophe.lyon@st.com>\n+\t\tMicka\u00ebl Gu\u00ean\u00e9 <mickael.guene@st.com>\n+\n+\t* config/arm/unwind-arm.c (_Unwind_VRS_Set): Handle thumb-only\n+\tarchitecture.\n+\n 2019-09-19  Richard Henderson  <richard.henderson@linaro.org>\n \n \t* config/aarch64/lse-init.c: New file."}, {"sha": "9ba73e72a2a76b8048ee456b762dbac7c13ae337", "filename": "libgcc/config/arm/unwind-arm.c", "status": "modified", "additions": 0, "deletions": 5, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/76c93295f3b3fec8f34fccbb2c5d574c1362752a/libgcc%2Fconfig%2Farm%2Funwind-arm.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/76c93295f3b3fec8f34fccbb2c5d574c1362752a/libgcc%2Fconfig%2Farm%2Funwind-arm.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/libgcc%2Fconfig%2Farm%2Funwind-arm.c?ref=76c93295f3b3fec8f34fccbb2c5d574c1362752a", "patch": "@@ -199,11 +199,6 @@ _Unwind_VRS_Result _Unwind_VRS_Set (_Unwind_Context *context,\n \treturn _UVRSR_FAILED;\n \n       vrs->core.r[regno] = *(_uw *) valuep;\n-#if defined(__thumb__)\n-      /* Force LSB bit since we always run thumb code.  */\n-      if (regno == R_PC)\n-\tvrs->core.r[regno] |= 1;\n-#endif\n       return _UVRSR_OK;\n \n     case _UVRSC_VFP:"}]}