 Timing Path to o_values[10][8] 
  
 Path Start Point : o_values_reg[10][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[10][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      64.6205  c    K        | 
|    clk_gate_o_values_reg[10]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[10]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             4.29772  15.1944  19.4922           16      65.625   FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[10][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[10][8]/Q             DFF_X1        Rise  0.1070 0.1070 0.0290             6.57508  5        11.5751           1       55.8817  F             | 
|    o_values[10][8]                                 Rise  0.1260 0.0190 0.0290    0.0180            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1260        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


 Timing Path to o_values[11][9] 
  
 Path Start Point : o_values_reg[11][9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[11][9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      64.6205  c    K        | 
|    clk_gate_o_values_reg[11]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[11]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.7104   15.1944  19.9048           16      67.7567  FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[11][9]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[11][9]/Q             DFF_X1        Rise  0.1080 0.1080 0.0310             7.31967  5        12.3197           1       84.5089  F             | 
|    o_values[11][9]                                 Rise  0.1250 0.0170 0.0310    0.0160            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0750        | 
--------------------------------------------------------------


 Timing Path to o_values[12][1] 
  
 Path Start Point : o_values_reg[12][1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[12][1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      64.6205  c    K        | 
|    clk_gate_o_values_reg[12]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[12]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.83844  15.1944  20.0329           16      91.4286  FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[12][1]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[12][1]/Q             DFF_X1        Rise  0.1070 0.1070 0.0290             6.57315  5        11.5731           1       91.4286  F             | 
|    o_values[12][1]                                 Rise  0.1250 0.0180 0.0290    0.0170            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0750        | 
--------------------------------------------------------------


 Timing Path to o_values[10][4] 
  
 Path Start Point : o_values_reg[10][4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[10][4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      64.6205  c    K        | 
|    clk_gate_o_values_reg[10]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[10]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             4.29772  15.1944  19.4922           16      65.625   FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[10][4]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[10][4]/Q             DFF_X1        Rise  0.1080 0.1080 0.0300             6.95061  5        11.9506           1       91.4286  F             | 
|    o_values[10][4]                                 Rise  0.1230 0.0150 0.0300    0.0140            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1230        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to o_values[12][13] 
  
 Path Start Point : o_values_reg[12][13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[12][13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      64.6205  c    K        | 
|    clk_gate_o_values_reg[12]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[12]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.83844  15.1944  20.0329           16      91.4286  FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[12][13]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[12][13]/Q            DFF_X1        Rise  0.1100 0.1100 0.0330             8.07207  5        13.0721           1       91.4286  F             | 
|    o_values[12][13]                                Rise  0.1230 0.0130 0.0330    0.0120            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1230        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to o_values[15][8] 
  
 Path Start Point : o_values_reg[15][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[15][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      64.6205  c    K        | 
|    clk_gate_o_values_reg[15]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[15]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.14603  15.1944  20.3405           16      84.5089  FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[15][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[15][8]/Q             DFF_X1        Rise  0.1070 0.1070 0.0300             6.77126  5        11.7713           1       84.5089  F             | 
|    o_values[15][8]                                 Rise  0.1230 0.0160 0.0300    0.0150            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1230        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0770        | 
--------------------------------------------------------------


 Timing Path to o_values[10][15] 
  
 Path Start Point : o_values_reg[10][15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[10][15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      64.6205  c    K        | 
|    clk_gate_o_values_reg[10]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[10]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             4.29772  15.1944  19.4922           16      65.625   FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[10][15]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[10][15]/Q            DFF_X1        Rise  0.1050 0.1050 0.0280             5.95585  5        10.9558           1       67.7567  F             | 
|    o_values[10][15]                                Rise  0.1220 0.0170 0.0280    0.0160            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1220        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to o_values[18][14] 
  
 Path Start Point : o_values_reg[18][14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[18][14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      64.6205  c    K        | 
|    clk_gate_o_values_reg[18]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[18]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.34211  15.1944  19.5366           16      74.375   FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[18][14]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[18][14]/Q            DFF_X1        Rise  0.1050 0.1050 0.0280             6.02747  5        11.0275           1       74.375   F             | 
|    o_values[18][14]                                Rise  0.1220 0.0170 0.0280    0.0170            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1220        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0780        | 
--------------------------------------------------------------


 Timing Path to o_values[15][12] 
  
 Path Start Point : o_values_reg[15][12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[15][12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      64.6205  c    K        | 
|    clk_gate_o_values_reg[15]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[15]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.14603  15.1944  20.3405           16      84.5089  FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[15][12]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[15][12]/Q            DFF_X1        Rise  0.1050 0.1050 0.0280             5.82243  5        10.8224           1       84.5089  F             | 
|    o_values[15][12]                                Rise  0.1210 0.0160 0.0280    0.0160            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to o_values[20][8] 
  
 Path Start Point : o_values_reg[20][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : o_values[20][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.1000             56.9405  152.225  209.165           84      64.6205  c    K        | 
|    clk_gate_o_values_reg[20]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_o_values_reg[20]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0500             5.44949  15.1944  20.6439           16      55.8817  FA   K        | 
| Data Path:                                                                                                                                                   | 
|    o_values_reg[20][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    o_values_reg[20][8]/Q             DFF_X1        Rise  0.1050 0.1050 0.0270             5.6277   5        10.6277           1       57.8683  F             | 
|    o_values[20][8]                                 Rise  0.1210 0.0160 0.0270    0.0160            5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 323M, CVMEM - 1692M, PVMEM - 1870M)
