<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2016.04.29.16:08:35"
 outputDirectory="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CGXFC5C6F27C7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="7_H6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_EXTERNAL_CLK50_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_EXTERNAL_CLK50_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_EXTERNAL_CLK50_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_MEM_IF_LPDDR2_EMIF_PLL_REF_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_MEM_IF_LPDDR2_EMIF_PLL_REF_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_MEM_IF_LPDDR2_EMIF_PLL_REF_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="alt_vip_itc_0_clocked_video" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="alt_vip_itc_0_clocked_video_vid_clk"
       direction="input"
       role="vid_clk"
       width="1" />
   <port
       name="alt_vip_itc_0_clocked_video_vid_data"
       direction="output"
       role="vid_data"
       width="24" />
   <port
       name="alt_vip_itc_0_clocked_video_underflow"
       direction="output"
       role="underflow"
       width="1" />
   <port
       name="alt_vip_itc_0_clocked_video_vid_datavalid"
       direction="output"
       role="vid_datavalid"
       width="1" />
   <port
       name="alt_vip_itc_0_clocked_video_vid_v_sync"
       direction="output"
       role="vid_v_sync"
       width="1" />
   <port
       name="alt_vip_itc_0_clocked_video_vid_h_sync"
       direction="output"
       role="vid_h_sync"
       width="1" />
   <port
       name="alt_vip_itc_0_clocked_video_vid_f"
       direction="output"
       role="vid_f"
       width="1" />
   <port
       name="alt_vip_itc_0_clocked_video_vid_h"
       direction="output"
       role="vid_h"
       width="1" />
   <port
       name="alt_vip_itc_0_clocked_video_vid_v"
       direction="output"
       role="vid_v"
       width="1" />
  </interface>
  <interface name="external_clk50" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="external_clk50_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="external_reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="external_reset_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="hdmi_tx_int_n_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="hdmi_tx_int_n_external_connection_export"
       direction="input"
       role="export"
       width="1" />
  </interface>
  <interface name="i2c_opencores_camera_export" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="i2c_opencores_camera_export_scl_pad_io"
       direction="bidir"
       role="scl_pad_io"
       width="1" />
   <port
       name="i2c_opencores_camera_export_sda_pad_io"
       direction="bidir"
       role="sda_pad_io"
       width="1" />
  </interface>
  <interface name="i2c_opencores_mipi_export" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="i2c_opencores_mipi_export_scl_pad_io"
       direction="bidir"
       role="scl_pad_io"
       width="1" />
   <port
       name="i2c_opencores_mipi_export_sda_pad_io"
       direction="bidir"
       role="sda_pad_io"
       width="1" />
  </interface>
  <interface name="i2c_scl_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="i2c_scl_external_connection_export"
       direction="output"
       role="export"
       width="1" />
  </interface>
  <interface name="i2c_sda_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="i2c_sda_external_connection_export"
       direction="bidir"
       role="export"
       width="1" />
  </interface>
  <interface name="key_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="key_external_connection_export"
       direction="input"
       role="export"
       width="4" />
  </interface>
  <interface name="mem_if_lpddr2_emif_pll_ref_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="mem_if_lpddr2_emif_pll_ref_clk_clk"
       direction="input"
       role="clk"
       width="1" />
  </interface>
  <interface name="mem_if_lpddr2_emif_status" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="mem_if_lpddr2_emif_status_local_init_done"
       direction="output"
       role="local_init_done"
       width="1" />
   <port
       name="mem_if_lpddr2_emif_status_local_cal_success"
       direction="output"
       role="local_cal_success"
       width="1" />
   <port
       name="mem_if_lpddr2_emif_status_local_cal_fail"
       direction="output"
       role="local_cal_fail"
       width="1" />
  </interface>
  <interface name="memory" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="memory_mem_ca" direction="output" role="mem_ca" width="10" />
   <port name="memory_mem_ck" direction="output" role="mem_ck" width="1" />
   <port name="memory_mem_ck_n" direction="output" role="mem_ck_n" width="1" />
   <port name="memory_mem_cke" direction="output" role="mem_cke" width="1" />
   <port name="memory_mem_cs_n" direction="output" role="mem_cs_n" width="1" />
   <port name="memory_mem_dm" direction="output" role="mem_dm" width="4" />
   <port name="memory_mem_dq" direction="bidir" role="mem_dq" width="32" />
   <port name="memory_mem_dqs" direction="bidir" role="mem_dqs" width="4" />
   <port name="memory_mem_dqs_n" direction="bidir" role="mem_dqs_n" width="4" />
  </interface>
  <interface name="mipi_pwdn_n_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="mipi_pwdn_n_external_connection_export"
       direction="output"
       role="export"
       width="1" />
  </interface>
  <interface name="mipi_reset_n_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="mipi_reset_n_external_connection_export"
       direction="output"
       role="export"
       width="1" />
  </interface>
  <interface name="oct" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="oct_rzqin" direction="input" role="rzqin" width="1" />
  </interface>
  <interface name="terasic_auto_focus_0_conduit" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="external_reset" />
   <port
       name="terasic_auto_focus_0_conduit_vcm_i2c_sda"
       direction="bidir"
       role="vcm_i2c_sda"
       width="1" />
   <port
       name="terasic_auto_focus_0_conduit_clk50"
       direction="input"
       role="clk50"
       width="1" />
   <port
       name="terasic_auto_focus_0_conduit_vcm_i2c_scl"
       direction="bidir"
       role="vcm_i2c_scl"
       width="1" />
  </interface>
  <interface name="terasic_camera_0_conduit_end" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="terasic_camera_0_conduit_end_D"
       direction="input"
       role="D"
       width="12" />
   <port
       name="terasic_camera_0_conduit_end_FVAL"
       direction="input"
       role="FVAL"
       width="1" />
   <port
       name="terasic_camera_0_conduit_end_LVAL"
       direction="input"
       role="LVAL"
       width="1" />
   <port
       name="terasic_camera_0_conduit_end_PIXCLK"
       direction="input"
       role="PIXCLK"
       width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="D8M_QSYS:1.0:AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H6,AUTO_EXTERNAL_CLK50_CLOCK_DOMAIN=-1,AUTO_EXTERNAL_CLK50_CLOCK_RATE=-1,AUTO_EXTERNAL_CLK50_RESET_DOMAIN=-1,AUTO_GENERATION_ID=1461917181,AUTO_MEM_IF_LPDDR2_EMIF_PLL_REF_CLK_CLOCK_DOMAIN=-1,AUTO_MEM_IF_LPDDR2_EMIF_PLL_REF_CLK_CLOCK_RATE=-1,AUTO_MEM_IF_LPDDR2_EMIF_PLL_REF_CLK_RESET_DOMAIN=-1,AUTO_UNIQUE_ID=(TERASIC_AUTO_FOCUS:1.0:VIDEO_H=1080,VIDEO_W=1920)(TERASIC_CAMERA:1.0:VIDEO_H=1080,VIDEO_W=1920)(alt_vip_itc:14.0:ACCEPT_COLOURS_IN_SEQ=0,ANC_LINE=0,AP_LINE=0,BPS=8,CLOCKS_ARE_SAME=0,COLOUR_PLANES_ARE_IN_PARALLEL=1,FAMILY=Cyclone V,FIELD0_ANC_LINE=0,FIELD0_V_BACK_PORCH=0,FIELD0_V_BLANK=0,FIELD0_V_FRONT_PORCH=0,FIELD0_V_RISING_EDGE=0,FIELD0_V_SYNC_LENGTH=0,FIFO_DEPTH=3840,F_FALLING_EDGE=0,F_RISING_EDGE=0,GENERATE_SYNC=0,H_ACTIVE_PIXELS=1920,H_BACK_PORCH=148,H_BLANK=0,H_FRONT_PORCH=88,H_SYNC_LENGTH=44,INTERLACED=0,NO_OF_MODES=1,NUMBER_OF_COLOUR_PLANES=3,STD_WIDTH=1,THRESHOLD=1919,USE_CONTROL=0,USE_EMBEDDED_SYNCS=0,V_ACTIVE_LINES=1080,V_BACK_PORCH=36,V_BLANK=0,V_FRONT_PORCH=4,V_SYNC_LENGTH=5)(alt_vip_vfb:13.1:AUTO_DEVICE_FAMILY=Cyclone V,AUTO_READER_CONTROL_CLOCKS_SAME=0,AUTO_READ_MASTER_CLOCKS_SAME=0,AUTO_READ_MASTER_INTERRUPT_USED_MASK=0,AUTO_READ_MASTER_MAX_READ_LATENCY=2,AUTO_READ_MASTER_NEED_ADDR_WIDTH=30,AUTO_WRITER_CONTROL_CLOCKS_SAME=0,AUTO_WRITE_MASTER_CLOCKS_SAME=0,AUTO_WRITE_MASTER_INTERRUPT_USED_MASK=0,AUTO_WRITE_MASTER_MAX_READ_LATENCY=2,AUTO_WRITE_MASTER_NEED_ADDR_WIDTH=30,PARAMETERISATION=&lt;frameBufferParams&gt;&lt;VFB_NAME&gt;MyFrameBuffer&lt;/VFB_NAME&gt;&lt;VFB_MAX_WIDTH&gt;1920&lt;/VFB_MAX_WIDTH&gt;&lt;VFB_MAX_HEIGHT&gt;1080&lt;/VFB_MAX_HEIGHT&gt;&lt;VFB_BPS&gt;8&lt;/VFB_BPS&gt;&lt;VFB_CHANNELS_IN_SEQ&gt;1&lt;/VFB_CHANNELS_IN_SEQ&gt;&lt;VFB_CHANNELS_IN_PAR&gt;3&lt;/VFB_CHANNELS_IN_PAR&gt;&lt;VFB_WRITER_RUNTIME_CONTROL&gt;0&lt;/VFB_WRITER_RUNTIME_CONTROL&gt;&lt;VFB_DROP_FRAMES&gt;1&lt;/VFB_DROP_FRAMES&gt;&lt;VFB_READER_RUNTIME_CONTROL&gt;0&lt;/VFB_READER_RUNTIME_CONTROL&gt;&lt;VFB_REPEAT_FRAMES&gt;1&lt;/VFB_REPEAT_FRAMES&gt;&lt;VFB_FRAMEBUFFERS_ADDR&gt;00000000&lt;/VFB_FRAMEBUFFERS_ADDR&gt;&lt;VFB_MEM_PORT_WIDTH&gt;128&lt;/VFB_MEM_PORT_WIDTH&gt;&lt;VFB_MEM_MASTERS_USE_SEPARATE_CLOCK&gt;0&lt;/VFB_MEM_MASTERS_USE_SEPARATE_CLOCK&gt;&lt;VFB_RDATA_FIFO_DEPTH&gt;1024&lt;/VFB_RDATA_FIFO_DEPTH&gt;&lt;VFB_RDATA_BURST_TARGET&gt;4&lt;/VFB_RDATA_BURST_TARGET&gt;&lt;VFB_WDATA_FIFO_DEPTH&gt;1024&lt;/VFB_WDATA_FIFO_DEPTH&gt;&lt;VFB_WDATA_BURST_TARGET&gt;4&lt;/VFB_WDATA_BURST_TARGET&gt;&lt;VFB_MAX_NUMBER_PACKETS&gt;1&lt;/VFB_MAX_NUMBER_PACKETS&gt;&lt;VFB_MAX_SYMBOLS_IN_PACKET&gt;10&lt;/VFB_MAX_SYMBOLS_IN_PACKET&gt;&lt;VFB_INTERLACED_SUPPORT&gt;0&lt;/VFB_INTERLACED_SUPPORT&gt;&lt;VFB_CONTROLLED_DROP_REPEAT&gt;0&lt;/VFB_CONTROLLED_DROP_REPEAT&gt;&lt;VFB_BURST_ALIGNMENT&gt;true&lt;/VFB_BURST_ALIGNMENT&gt;&lt;VFB_DROP_INVALID_FIELDS&gt;true&lt;/VFB_DROP_INVALID_FIELDS&gt;&lt;/frameBufferParams&gt;)(clock_source:15.0:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_pio:15.0:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=LEVEL,direction=Input,edgeType=RISING,generateIRQ=true,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1)(i2c_opencores:12.0:)(i2c_opencores:12.0:)(altera_avalon_pio:15.0:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=1,simDoTestBenchWiring=false,simDrivenValue=0,width=1)(altera_avalon_pio:15.0:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=false,derived_has_tri=true,derived_irq_type=NONE,direction=Bidir,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1)(altera_avalon_jtag_uart:15.0:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=50000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(altera_avalon_pio:15.0:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=4)(altera_mem_if_lpddr2_emif:15.0:ABSTRACT_REAL_COMPARE_TEST=false,ABS_RAM_MEM_INIT_FILENAME=meminit,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100011000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=1,ADDR_ORDER=0,ADDR_RATE_RATIO=2,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=40,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=2,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=16,AFI_DQ_WIDTH=128,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=8,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=8,AFI_WRITE_DQS_WIDTH=8,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_SPEEDGRADE=7_H6,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=22,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=16,AVL_DATA_WIDTH=128,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=32,AVL_NUM_SYMBOLS=16,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=6,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=12,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=32,CFG_MEM_CLK_ENTRY_CYCLES=20,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=67,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TCCD_NS=2.5,CFG_TYPE=4,CFG_WRITE_ODT_CHIP=0,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=false,CPORT_TYPE_PORT=Write-only,Read-only,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=false,CTL_OUTPUT_REGD=true,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=416,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=false,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,DWIDTH_RATIO=4,EARLY_ADDR_CMD_CLK_TRANSFER=false,ED_EXPORT_SEQ_DEBUG=false,ENABLE_ABSTRACT_RAM=false,ENABLE_ABS_RAM_INTERNAL=false,ENABLE_ABS_RAM_MEM_INIT=false,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=1.2-V HSUL,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_CFG=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_PENDING_RD_CMD=16,MAX_PENDING_WR_CMD=8,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ADD_LAT=0,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=2,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_CACHE=300.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=3.333,MEM_CLK_PS=3333.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=9,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=2,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=9,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=4,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_TCL=7,MEM_TDQSCK=2,MEM_TFAW=16,MEM_TFAW_NS=50.0,MEM_TINIT_CK=60001,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=22,MEM_TRAS_NS=70.0,MEM_TRC=27,MEM_TRCD=6,MEM_TRCD_NS=18.0,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=40,MEM_TRFC_NS=130.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=LPDDR2,MEM_T_RL=10,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=3,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=1,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_OF_PORTS=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=false,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=150,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=0,PLL_ADDR_CMD_CLK_FREQ=300.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=300.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=0.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3334 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_FREQ_STR=300.0 MHz,PLL_ADDR_CMD_CLK_MULT=2400000,PLL_ADDR_CMD_CLK_MULT_CACHE=2400000,PLL_ADDR_CMD_CLK_MULT_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_DEG=247.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=247.5,PLL_ADDR_CMD_CLK_PHASE_PS=2291,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2291,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2292,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2292 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2292 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2291 ps,PLL_AFI_CLK_DIV=2000000,PLL_AFI_CLK_DIV_CACHE=2000000,PLL_AFI_CLK_DIV_PARAM=0,PLL_AFI_CLK_FREQ=150.0,PLL_AFI_CLK_FREQ_CACHE=150.0,PLL_AFI_CLK_FREQ_PARAM=0.0,PLL_AFI_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_CLK_FREQ_STR=150.0 MHz,PLL_AFI_CLK_MULT=2400000,PLL_AFI_CLK_MULT_CACHE=2400000,PLL_AFI_CLK_MULT_PARAM=0,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=4000000,PLL_AFI_HALF_CLK_DIV_CACHE=4000000,PLL_AFI_HALF_CLK_DIV_PARAM=0,PLL_AFI_HALF_CLK_FREQ=75.0,PLL_AFI_HALF_CLK_FREQ_CACHE=75.0,PLL_AFI_HALF_CLK_FREQ_PARAM=0.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=13336 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=13336 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_FREQ_STR=75.0 MHz,PLL_AFI_HALF_CLK_MULT=2400000,PLL_AFI_HALF_CLK_MULT_CACHE=2400000,PLL_AFI_HALF_CLK_MULT_PARAM=0,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=2000000,PLL_AFI_PHY_CLK_DIV_CACHE=2000000,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=150.0,PLL_AFI_PHY_CLK_FREQ_CACHE=150.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=150.0 MHz,PLL_AFI_PHY_CLK_MULT=2400000,PLL_AFI_PHY_CLK_MULT_CACHE=2400000,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=false,PLL_CONFIG_CLK_DIV=12000000,PLL_CONFIG_CLK_DIV_CACHE=12000000,PLL_CONFIG_CLK_DIV_PARAM=0,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=0.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40008 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40008 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=2400000,PLL_CONFIG_CLK_MULT_CACHE=2400000,PLL_CONFIG_CLK_MULT_PARAM=0,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=0,PLL_MEM_CLK_FREQ=300.0,PLL_MEM_CLK_FREQ_CACHE=300.0,PLL_MEM_CLK_FREQ_PARAM=0.0,PLL_MEM_CLK_FREQ_SIM_STR=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=,PLL_MEM_CLK_FREQ_STR=300.0 MHz,PLL_MEM_CLK_MULT=2400000,PLL_MEM_CLK_MULT_CACHE=2400000,PLL_MEM_CLK_MULT_PARAM=0,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=6000000,PLL_NIOS_CLK_DIV_CACHE=6000000,PLL_NIOS_CLK_DIV_PARAM=0,PLL_NIOS_CLK_FREQ=50.0,PLL_NIOS_CLK_FREQ_CACHE=50.0,PLL_NIOS_CLK_FREQ_PARAM=0.0,PLL_NIOS_CLK_FREQ_SIM_STR=20004 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=20004 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=,PLL_NIOS_CLK_FREQ_STR=50.0 MHz,PLL_NIOS_CLK_MULT=2400000,PLL_NIOS_CLK_MULT_CACHE=2400000,PLL_NIOS_CLK_MULT_PARAM=0,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=0,PLL_WRITE_CLK_FREQ=300.0,PLL_WRITE_CLK_FREQ_CACHE=300.0,PLL_WRITE_CLK_FREQ_PARAM=0.0,PLL_WRITE_CLK_FREQ_SIM_STR=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_WRITE_CLK_FREQ_STR=300.0 MHz,PLL_WRITE_CLK_MULT=2400000,PLL_WRITE_CLK_MULT_CACHE=2400000,PLL_WRITE_CLK_MULT_PARAM=0,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2500,PLL_WRITE_CLK_PHASE_PS_CACHE=2500,PLL_WRITE_CLK_PHASE_PS_PARAM=0,PLL_WRITE_CLK_PHASE_PS_SIM=2500,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_WRITE_CLK_PHASE_PS_STR=2500 ps,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,QVLD_EXTRA_FLOP_STAGES=4,QVLD_WR_ADDRESS_OFFSET=9,RATE=Half,RATE_CACHE=Half,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=true,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=125.0,REF_CLK_FREQ_CACHE=125.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=0.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=0.0,REF_CLK_FREQ_PARAM_VALID=false,REF_CLK_FREQ_STR=125.0 MHz,REF_CLK_NS=8.0,REF_CLK_PS=8000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=4,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=NIOS,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=true,SOPC_COMPAT_RESET=false,SPEED_GRADE=7,SPEED_GRADE_CACHE=7,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=300.0,TB_MEM_IF_DQ_WIDTH=32,TB_MEM_IF_READ_DQS_WIDTH=4,TB_PLL_DLL_MASTER=true,TB_RATE=HALF,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.33,TIMING_BOARD_MAX_DQS_DELAY=0.34,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.4,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.49,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.42,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.51,TIMING_TDH=270,TIMING_TDQSCK=5500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.4,TIMING_TDQSQ=240,TIMING_TDQSS=1.0,TIMING_TDS=270,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=290,TIMING_TIS=290,TIMING_TQHS=280,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=true,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,VFIFO_AS_SHIFT_REG=false,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=150000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=75000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_mem_if_lpddr2_pll:15.0:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100011000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=1,ADDR_RATE_RATIO=2,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=40,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=2,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=16,AFI_DQ_WIDTH=128,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=8,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=8,AFI_WRITE_DQS_WIDTH=8,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=12,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=416,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=1.2-V HSUL,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=2,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=3.333,MEM_CLK_PS=3333.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=9,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=2,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=9,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=4,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_TCL=7,MEM_TDQSCK=2,MEM_TFAW=16,MEM_TFAW_NS=50.0,MEM_TINIT_CK=60001,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=22,MEM_TRAS_NS=70.0,MEM_TRC=27,MEM_TRCD=6,MEM_TRCD_NS=18.0,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=40,MEM_TRFC_NS=130.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=LPDDR2,MEM_T_RL=10,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=3,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=1,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=150,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=1000000,PLL_ADDR_CMD_CLK_FREQ=300.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=300.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=300.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3334 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_ADDR_CMD_CLK_FREQ_STR=300.0 MHz,PLL_ADDR_CMD_CLK_MULT=2400000,PLL_ADDR_CMD_CLK_MULT_CACHE=2400000,PLL_ADDR_CMD_CLK_MULT_PARAM=2400000,PLL_ADDR_CMD_CLK_PHASE_DEG=247.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=247.5,PLL_ADDR_CMD_CLK_PHASE_PS=2291,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2291,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=2291,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2292,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2292 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2292 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=2292 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2291 ps,PLL_AFI_CLK_DIV=2000000,PLL_AFI_CLK_DIV_CACHE=2000000,PLL_AFI_CLK_DIV_PARAM=2000000,PLL_AFI_CLK_FREQ=150.0,PLL_AFI_CLK_FREQ_CACHE=150.0,PLL_AFI_CLK_FREQ_PARAM=150.0,PLL_AFI_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_AFI_CLK_FREQ_STR=150.0 MHz,PLL_AFI_CLK_MULT=2400000,PLL_AFI_CLK_MULT_CACHE=2400000,PLL_AFI_CLK_MULT_PARAM=2400000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=4000000,PLL_AFI_HALF_CLK_DIV_CACHE=4000000,PLL_AFI_HALF_CLK_DIV_PARAM=4000000,PLL_AFI_HALF_CLK_FREQ=75.0,PLL_AFI_HALF_CLK_FREQ_CACHE=75.0,PLL_AFI_HALF_CLK_FREQ_PARAM=75.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=13336 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=13336 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=13336 ps,PLL_AFI_HALF_CLK_FREQ_STR=75.0 MHz,PLL_AFI_HALF_CLK_MULT=2400000,PLL_AFI_HALF_CLK_MULT_CACHE=2400000,PLL_AFI_HALF_CLK_MULT_PARAM=2400000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=2000000,PLL_AFI_PHY_CLK_DIV_CACHE=2000000,PLL_AFI_PHY_CLK_DIV_PARAM=2000000,PLL_AFI_PHY_CLK_FREQ=150.0,PLL_AFI_PHY_CLK_FREQ_CACHE=150.0,PLL_AFI_PHY_CLK_FREQ_PARAM=150.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_AFI_PHY_CLK_FREQ_STR=150.0 MHz,PLL_AFI_PHY_CLK_MULT=2400000,PLL_AFI_PHY_CLK_MULT_CACHE=2400000,PLL_AFI_PHY_CLK_MULT_PARAM=2400000,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=12000000,PLL_CONFIG_CLK_DIV_CACHE=12000000,PLL_CONFIG_CLK_DIV_PARAM=12000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40008 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40008 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40008 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=2400000,PLL_CONFIG_CLK_MULT_CACHE=2400000,PLL_CONFIG_CLK_MULT_PARAM=2400000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=300.0,PLL_MEM_CLK_FREQ_CACHE=300.0,PLL_MEM_CLK_FREQ_PARAM=300.0,PLL_MEM_CLK_FREQ_SIM_STR=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_MEM_CLK_FREQ_STR=300.0 MHz,PLL_MEM_CLK_MULT=2400000,PLL_MEM_CLK_MULT_CACHE=2400000,PLL_MEM_CLK_MULT_PARAM=2400000,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=6000000,PLL_NIOS_CLK_DIV_CACHE=6000000,PLL_NIOS_CLK_DIV_PARAM=6000000,PLL_NIOS_CLK_FREQ=50.0,PLL_NIOS_CLK_FREQ_CACHE=50.0,PLL_NIOS_CLK_FREQ_PARAM=50.0,PLL_NIOS_CLK_FREQ_SIM_STR=20004 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=20004 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=20004 ps,PLL_NIOS_CLK_FREQ_STR=50.0 MHz,PLL_NIOS_CLK_MULT=2400000,PLL_NIOS_CLK_MULT_CACHE=2400000,PLL_NIOS_CLK_MULT_PARAM=2400000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=300.0,PLL_WRITE_CLK_FREQ_CACHE=300.0,PLL_WRITE_CLK_FREQ_PARAM=300.0,PLL_WRITE_CLK_FREQ_SIM_STR=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_WRITE_CLK_FREQ_STR=300.0 MHz,PLL_WRITE_CLK_MULT=2400000,PLL_WRITE_CLK_MULT_CACHE=2400000,PLL_WRITE_CLK_MULT_PARAM=2400000,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2500,PLL_WRITE_CLK_PHASE_PS_CACHE=2500,PLL_WRITE_CLK_PHASE_PS_PARAM=2500,PLL_WRITE_CLK_PHASE_PS_SIM=2500,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=2500 ps,PLL_WRITE_CLK_PHASE_PS_STR=2500 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=4,QVLD_WR_ADDRESS_OFFSET=9,RATE=Half,RATE_CACHE=Unknown,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=true,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=125.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=125.0 MHz,REF_CLK_NS=8.0,REF_CLK_PERIOD_PS=8000,REF_CLK_PS=8000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=7,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=300.0,TB_MEM_IF_DQ_WIDTH=32,TB_MEM_IF_READ_DQS_WIDTH=4,TB_PLL_DLL_MASTER=true,TB_RATE=HALF,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.33,TIMING_BOARD_MAX_DQS_DELAY=0.34,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.4,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.49,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.42,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.51,TIMING_TDH=270,TIMING_TDQSCK=5500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.4,TIMING_TDQSQ=240,TIMING_TDQSS=1.0,TIMING_TDS=270,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=290,TIMING_TIS=290,TIMING_TQHS=280,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=true,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=false)(altera_mem_if_lpddr2_phy_core:15.0:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100011000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=1,ADDR_RATE_RATIO=2,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=40,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=2,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=16,AFI_DQ_WIDTH=128,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=8,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=8,AFI_WRITE_DQS_WIDTH=8,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=12,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=416,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=1.2-V HSUL,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=2,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=3.333,MEM_CLK_PS=3333.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=9,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=2,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=9,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=4,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_TCL=7,MEM_TDQSCK=2,MEM_TFAW=16,MEM_TFAW_NS=50.0,MEM_TINIT_CK=60001,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=22,MEM_TRAS_NS=70.0,MEM_TRC=27,MEM_TRCD=6,MEM_TRCD_NS=18.0,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=40,MEM_TRFC_NS=130.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=LPDDR2,MEM_T_RL=10,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=3,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=1,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=150,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=1000000,PLL_ADDR_CMD_CLK_FREQ=300.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=300.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=300.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3334 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_ADDR_CMD_CLK_FREQ_STR=300.0 MHz,PLL_ADDR_CMD_CLK_MULT=2400000,PLL_ADDR_CMD_CLK_MULT_CACHE=2400000,PLL_ADDR_CMD_CLK_MULT_PARAM=2400000,PLL_ADDR_CMD_CLK_PHASE_DEG=247.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=247.5,PLL_ADDR_CMD_CLK_PHASE_PS=2291,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2291,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=2291,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2292,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2292 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2292 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=2292 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2291 ps,PLL_AFI_CLK_DIV=2000000,PLL_AFI_CLK_DIV_CACHE=2000000,PLL_AFI_CLK_DIV_PARAM=2000000,PLL_AFI_CLK_FREQ=150.0,PLL_AFI_CLK_FREQ_CACHE=150.0,PLL_AFI_CLK_FREQ_PARAM=150.0,PLL_AFI_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_AFI_CLK_FREQ_STR=150.0 MHz,PLL_AFI_CLK_MULT=2400000,PLL_AFI_CLK_MULT_CACHE=2400000,PLL_AFI_CLK_MULT_PARAM=2400000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=4000000,PLL_AFI_HALF_CLK_DIV_CACHE=4000000,PLL_AFI_HALF_CLK_DIV_PARAM=4000000,PLL_AFI_HALF_CLK_FREQ=75.0,PLL_AFI_HALF_CLK_FREQ_CACHE=75.0,PLL_AFI_HALF_CLK_FREQ_PARAM=75.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=13336 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=13336 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=13336 ps,PLL_AFI_HALF_CLK_FREQ_STR=75.0 MHz,PLL_AFI_HALF_CLK_MULT=2400000,PLL_AFI_HALF_CLK_MULT_CACHE=2400000,PLL_AFI_HALF_CLK_MULT_PARAM=2400000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=2000000,PLL_AFI_PHY_CLK_DIV_CACHE=2000000,PLL_AFI_PHY_CLK_DIV_PARAM=2000000,PLL_AFI_PHY_CLK_FREQ=150.0,PLL_AFI_PHY_CLK_FREQ_CACHE=150.0,PLL_AFI_PHY_CLK_FREQ_PARAM=150.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_AFI_PHY_CLK_FREQ_STR=150.0 MHz,PLL_AFI_PHY_CLK_MULT=2400000,PLL_AFI_PHY_CLK_MULT_CACHE=2400000,PLL_AFI_PHY_CLK_MULT_PARAM=2400000,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=12000000,PLL_CONFIG_CLK_DIV_CACHE=12000000,PLL_CONFIG_CLK_DIV_PARAM=12000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40008 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40008 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40008 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=2400000,PLL_CONFIG_CLK_MULT_CACHE=2400000,PLL_CONFIG_CLK_MULT_PARAM=2400000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=300.0,PLL_MEM_CLK_FREQ_CACHE=300.0,PLL_MEM_CLK_FREQ_PARAM=300.0,PLL_MEM_CLK_FREQ_SIM_STR=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_MEM_CLK_FREQ_STR=300.0 MHz,PLL_MEM_CLK_MULT=2400000,PLL_MEM_CLK_MULT_CACHE=2400000,PLL_MEM_CLK_MULT_PARAM=2400000,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=6000000,PLL_NIOS_CLK_DIV_CACHE=6000000,PLL_NIOS_CLK_DIV_PARAM=6000000,PLL_NIOS_CLK_FREQ=50.0,PLL_NIOS_CLK_FREQ_CACHE=50.0,PLL_NIOS_CLK_FREQ_PARAM=50.0,PLL_NIOS_CLK_FREQ_SIM_STR=20004 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=20004 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=20004 ps,PLL_NIOS_CLK_FREQ_STR=50.0 MHz,PLL_NIOS_CLK_MULT=2400000,PLL_NIOS_CLK_MULT_CACHE=2400000,PLL_NIOS_CLK_MULT_PARAM=2400000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=300.0,PLL_WRITE_CLK_FREQ_CACHE=300.0,PLL_WRITE_CLK_FREQ_PARAM=300.0,PLL_WRITE_CLK_FREQ_SIM_STR=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_WRITE_CLK_FREQ_STR=300.0 MHz,PLL_WRITE_CLK_MULT=2400000,PLL_WRITE_CLK_MULT_CACHE=2400000,PLL_WRITE_CLK_MULT_PARAM=2400000,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2500,PLL_WRITE_CLK_PHASE_PS_CACHE=2500,PLL_WRITE_CLK_PHASE_PS_PARAM=2500,PLL_WRITE_CLK_PHASE_PS_SIM=2500,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=2500 ps,PLL_WRITE_CLK_PHASE_PS_STR=2500 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=4,QVLD_WR_ADDRESS_OFFSET=9,RATE=Half,RATE_CACHE=Unknown,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=true,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=125.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=125.0 MHz,REF_CLK_NS=8.0,REF_CLK_PS=8000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=7,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=300.0,TB_MEM_IF_DQ_WIDTH=32,TB_MEM_IF_READ_DQS_WIDTH=4,TB_PLL_DLL_MASTER=true,TB_RATE=HALF,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.33,TIMING_BOARD_MAX_DQS_DELAY=0.34,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.4,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.49,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.42,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.51,TIMING_TDH=270,TIMING_TDQSCK=5500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.4,TIMING_TDQSQ=240,TIMING_TDQSS=1.0,TIMING_TDS=270,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=290,TIMING_TIS=290,TIMING_TQHS=280,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=true,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=false)(altera_mem_if_lpddr2_afi_mux:15.0:AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100011000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,ADDR_CMD_DDR=1,ADDR_RATE_RATIO=2,AFI_ADDR_WIDTH=40,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=2,AFI_DM_WIDTH=16,AFI_DQ_WIDTH=128,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=8,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=8,AFI_WRITE_DQS_WIDTH=8,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,CFG_TCCD=2,CFG_TCCD_NS=2.5,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,LRDIMM=false,LRDIMM_INT=0,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=2,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=9,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=2,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=9,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=4,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_TCL=7,MEM_TDQSCK=2,MEM_TFAW=16,MEM_TFAW_NS=50.0,MEM_TINIT_CK=60001,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=22,MEM_TRAS_NS=70.0,MEM_TRC=27,MEM_TRCD=6,MEM_TRCD_NS=18.0,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=40,MEM_TRFC_NS=130.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=LPDDR2,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=3,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,NEXTGEN=true,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,PRE_V_SERIES_FAMILY=false,RATE=Half,RDIMM=false,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V,TIMING_TDH=270,TIMING_TDQSCK=5500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.4,TIMING_TDQSQ=240,TIMING_TDQSS=1.0,TIMING_TDS=270,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=290,TIMING_TIS=290,TIMING_TQHS=280,TRK_PARALLEL_SCC_LOAD=true,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false)(altera_mem_if_lpddr2_afi_splitter:15.0:AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100011000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,ADDR_CMD_DDR=1,ADDR_RATE_RATIO=2,AFI_ADDR_WIDTH=40,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=2,AFI_DM_WIDTH=16,AFI_DQ_WIDTH=128,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=8,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=8,AFI_WRITE_DQS_WIDTH=8,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,CFG_TCCD=2,CFG_TCCD_NS=2.5,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,LRDIMM=false,LRDIMM_INT=0,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=2,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=9,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=2,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=9,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=4,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_TCL=7,MEM_TDQSCK=2,MEM_TFAW=16,MEM_TFAW_NS=50.0,MEM_TINIT_CK=60001,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=22,MEM_TRAS_NS=70.0,MEM_TRC=27,MEM_TRCD=6,MEM_TRCD_NS=18.0,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=40,MEM_TRFC_NS=130.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=LPDDR2,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=3,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,NEXTGEN=true,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,PRE_V_SERIES_FAMILY=false,RATE=Half,RDIMM=false,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V,TIMING_TDH=270,TIMING_TDQSCK=5500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.4,TIMING_TDQSQ=240,TIMING_TDQSS=1.0,TIMING_TDS=270,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=290,TIMING_TIS=290,TIMING_TQHS=280,TRK_PARALLEL_SCC_LOAD=true,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false)(altera_mem_if_lpddr2_qseq:15.0:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100011000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=1,ADDR_RATE_RATIO=2,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=40,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=2,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=16,AFI_DQ_WIDTH=128,AFI_MAX_READ_LATENCY_COUNT_WIDTH=6,AFI_MAX_WRITE_LATENCY_COUNT_WIDTH=6,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=8,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=8,AFI_WRITE_DQS_WIDTH=8,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AVL_ADDR_WIDTH=13,AVL_DATA_WIDTH=32,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=12,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=416,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=false,ED_EXPORT_SEQ_DEBUG=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=1.2-V HSUL,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=2,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=3.333,MEM_CLK_PS=3333.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=9,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=2,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=9,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=4,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_TCL=7,MEM_TDQSCK=2,MEM_TFAW=16,MEM_TFAW_NS=50.0,MEM_TINIT_CK=60001,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=22,MEM_TRAS_NS=70.0,MEM_TRC=27,MEM_TRCD=6,MEM_TRCD_NS=18.0,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=40,MEM_TRFC_NS=130.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=LPDDR2,MEM_T_RL=10,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=3,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=1,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=150,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=1000000,PLL_ADDR_CMD_CLK_FREQ=300.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=300.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=300.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3334 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_ADDR_CMD_CLK_FREQ_STR=300.0 MHz,PLL_ADDR_CMD_CLK_MULT=2400000,PLL_ADDR_CMD_CLK_MULT_CACHE=2400000,PLL_ADDR_CMD_CLK_MULT_PARAM=2400000,PLL_ADDR_CMD_CLK_PHASE_DEG=247.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=247.5,PLL_ADDR_CMD_CLK_PHASE_PS=2291,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2291,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=2291,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2292,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2292 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2292 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=2292 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2291 ps,PLL_AFI_CLK_DIV=2000000,PLL_AFI_CLK_DIV_CACHE=2000000,PLL_AFI_CLK_DIV_PARAM=2000000,PLL_AFI_CLK_FREQ=150.0,PLL_AFI_CLK_FREQ_CACHE=150.0,PLL_AFI_CLK_FREQ_PARAM=150.0,PLL_AFI_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_AFI_CLK_FREQ_STR=150.0 MHz,PLL_AFI_CLK_MULT=2400000,PLL_AFI_CLK_MULT_CACHE=2400000,PLL_AFI_CLK_MULT_PARAM=2400000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=4000000,PLL_AFI_HALF_CLK_DIV_CACHE=4000000,PLL_AFI_HALF_CLK_DIV_PARAM=4000000,PLL_AFI_HALF_CLK_FREQ=75.0,PLL_AFI_HALF_CLK_FREQ_CACHE=75.0,PLL_AFI_HALF_CLK_FREQ_PARAM=75.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=13336 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=13336 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=13336 ps,PLL_AFI_HALF_CLK_FREQ_STR=75.0 MHz,PLL_AFI_HALF_CLK_MULT=2400000,PLL_AFI_HALF_CLK_MULT_CACHE=2400000,PLL_AFI_HALF_CLK_MULT_PARAM=2400000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=2000000,PLL_AFI_PHY_CLK_DIV_CACHE=2000000,PLL_AFI_PHY_CLK_DIV_PARAM=2000000,PLL_AFI_PHY_CLK_FREQ=150.0,PLL_AFI_PHY_CLK_FREQ_CACHE=150.0,PLL_AFI_PHY_CLK_FREQ_PARAM=150.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_AFI_PHY_CLK_FREQ_STR=150.0 MHz,PLL_AFI_PHY_CLK_MULT=2400000,PLL_AFI_PHY_CLK_MULT_CACHE=2400000,PLL_AFI_PHY_CLK_MULT_PARAM=2400000,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=12000000,PLL_CONFIG_CLK_DIV_CACHE=12000000,PLL_CONFIG_CLK_DIV_PARAM=12000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40008 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40008 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40008 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=2400000,PLL_CONFIG_CLK_MULT_CACHE=2400000,PLL_CONFIG_CLK_MULT_PARAM=2400000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=300.0,PLL_MEM_CLK_FREQ_CACHE=300.0,PLL_MEM_CLK_FREQ_PARAM=300.0,PLL_MEM_CLK_FREQ_SIM_STR=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_MEM_CLK_FREQ_STR=300.0 MHz,PLL_MEM_CLK_MULT=2400000,PLL_MEM_CLK_MULT_CACHE=2400000,PLL_MEM_CLK_MULT_PARAM=2400000,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=6000000,PLL_NIOS_CLK_DIV_CACHE=6000000,PLL_NIOS_CLK_DIV_PARAM=6000000,PLL_NIOS_CLK_FREQ=50.0,PLL_NIOS_CLK_FREQ_CACHE=50.0,PLL_NIOS_CLK_FREQ_PARAM=50.0,PLL_NIOS_CLK_FREQ_SIM_STR=20004 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=20004 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=20004 ps,PLL_NIOS_CLK_FREQ_STR=50.0 MHz,PLL_NIOS_CLK_MULT=2400000,PLL_NIOS_CLK_MULT_CACHE=2400000,PLL_NIOS_CLK_MULT_PARAM=2400000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=300.0,PLL_WRITE_CLK_FREQ_CACHE=300.0,PLL_WRITE_CLK_FREQ_PARAM=300.0,PLL_WRITE_CLK_FREQ_SIM_STR=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_WRITE_CLK_FREQ_STR=300.0 MHz,PLL_WRITE_CLK_MULT=2400000,PLL_WRITE_CLK_MULT_CACHE=2400000,PLL_WRITE_CLK_MULT_PARAM=2400000,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2500,PLL_WRITE_CLK_PHASE_PS_CACHE=2500,PLL_WRITE_CLK_PHASE_PS_PARAM=2500,PLL_WRITE_CLK_PHASE_PS_SIM=2500,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=2500 ps,PLL_WRITE_CLK_PHASE_PS_STR=2500 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=4,QVLD_WR_ADDRESS_OFFSET=9,RATE=Half,RATE_CACHE=Unknown,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=true,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=125.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=125.0 MHz,REF_CLK_NS=8.0,REF_CLK_PS=8000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=7,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=300.0,TB_MEM_IF_DQ_WIDTH=32,TB_MEM_IF_READ_DQS_WIDTH=4,TB_PLL_DLL_MASTER=true,TB_RATE=HALF,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.33,TIMING_BOARD_MAX_DQS_DELAY=0.34,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.4,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.49,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.42,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.51,TIMING_TDH=270,TIMING_TDQSCK=5500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.4,TIMING_TDQSQ=240,TIMING_TDQSS=1.0,TIMING_TDS=270,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=290,TIMING_TIS=290,TIMING_TQHS=280,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=true,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=false)(altera_jtag_avalon_master:15.0:AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H6,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:100.99.98.97:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:15.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:15.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:15.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:15.0:AUTO_DEVICE_FAMILY=Cyclone V,EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:15.0:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:15.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:))(altera_mem_if_nextgen_lpddr2_controller:15.0:AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100011000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,ADDR_CMD_DDR=1,ADDR_ORDER=0,ADDR_RATE_RATIO=2,AFI_ADDR_WIDTH=40,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=2,AFI_DM_WIDTH=16,AFI_DQ_WIDTH=128,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=8,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=8,AFI_WRITE_DQS_WIDTH=8,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_SPEEDGRADE=7_H6,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=22,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=16,AVL_DATA_WIDTH=128,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=32,AVL_NUM_SYMBOLS=16,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=6,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=32,CFG_MEM_CLK_ENTRY_CYCLES=20,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=67,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TCCD_NS=2.5,CFG_TYPE=4,CFG_WRITE_ODT_CHIP=0,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Write-only,Read-only,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=false,CTL_OUTPUT_REGD=true,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=4,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=16,MAX_PENDING_WR_CMD=8,MEM_ADD_LAT=0,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=2,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=9,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=2,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=9,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=4,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_TCL=7,MEM_TDQSCK=2,MEM_TFAW=16,MEM_TFAW_NS=50.0,MEM_TINIT_CK=60001,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=22,MEM_TRAS_NS=70.0,MEM_TRC=27,MEM_TRCD=6,MEM_TRCD_NS=18.0,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=40,MEM_TRFC_NS=130.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=LPDDR2,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=3,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,RATE=Half,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=4,SOPC_COMPAT_RESET=false,SPEED_GRADE=7,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Cyclone V,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=270,TIMING_TDQSCK=5500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.4,TIMING_TDQSQ=240,TIMING_TDQSS=1.0,TIMING_TDS=270,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=290,TIMING_TIS=290,TIMING_TQHS=280,TRK_PARALLEL_SCC_LOAD=true,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6(altera_mem_if_nextgen_lpddr2_controller_core:15.0:AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100011000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,ADDR_CMD_DDR=1,ADDR_ORDER=0,ADDR_RATE_RATIO=2,AFI_ADDR_WIDTH=40,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=2,AFI_DM_WIDTH=16,AFI_DQ_WIDTH=128,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=8,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=8,AFI_WRITE_DQS_WIDTH=8,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=22,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=16,AVL_DATA_WIDTH=128,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=32,AVL_NUM_SYMBOLS=16,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=6,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=32,CFG_MEM_CLK_ENTRY_CYCLES=20,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=67,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TCCD_NS=2.5,CFG_TYPE=4,CFG_WRITE_ODT_CHIP=0,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Write-only,Read-only,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=false,CTL_OUTPUT_REGD=true,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=4,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=16,MAX_PENDING_WR_CMD=8,MEM_ADD_LAT=0,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=2,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=9,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=2,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=9,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=4,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_TCL=7,MEM_TDQSCK=2,MEM_TFAW=16,MEM_TFAW_NS=50.0,MEM_TINIT_CK=60001,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=22,MEM_TRAS_NS=70.0,MEM_TRC=27,MEM_TRCD=6,MEM_TRCD_NS=18.0,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=40,MEM_TRFC_NS=130.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=LPDDR2,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=3,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,RATE=Half,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SOPC_COMPAT_RESET=false,SPEED_GRADE=7,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Cyclone V,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=270,TIMING_TDQSCK=5500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.4,TIMING_TDQSQ=240,TIMING_TDQSS=1.0,TIMING_TDS=270,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=290,TIMING_TIS=290,TIMING_TQHS=280,TRK_PARALLEL_SCC_LOAD=true,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(alt_mem_ddrx_mm_st_converter:15.0:AVL_ADDR_WIDTH=22,AVL_BYTE_ENABLE=true,AVL_DATA_WIDTH=128,AVL_NUM_SYMBOLS=16,AVL_SIZE_WIDTH=6,AVL_SYMBOL_WIDTH=8,CFG_DWIDTH_RATIO=4,CTL_AUTOPCH_EN=false,CTL_ECC_ENABLED=false,ENABLE_CTRL_AVALON_INTERFACE=true,LOCAL_ID_WIDTH=8,MAX_PENDING_READ_TRANSACTION=32,MULTICAST_EN=false)(clock:15.0:)(clock:15.0:)(reset:15.0:)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:15.0:)(clock:15.0:)(reset:15.0:)(reset:15.0:))(altera_mem_if_oct:15.0:CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_OCT_SHARING_INTERFACES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V)(altera_mem_if_pll_bridge:15.0:CORE_PERIPHERY_DUAL_CLOCK=false,CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,DUPLICATE_PLL_FOR_PHY_CLK=true,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_PLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,RATE=Half,SEQUENCER_TYPE=NIOS,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V,USE_DR_CLK=false)(altera_mem_if_dll:15.0:ABSTRACT_REAL_COMPARE_TEST=false,CUT_NEW_FAMILY_TIMING=true,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,DLL_DELAY_CTRL_WIDTH=7,DLL_INPUT_FREQUENCY_PS_STR=3333 ps,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,MEM_CLK_FREQ=300.0,NUM_DLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V)(clock:15.0:)(reset:15.0:)(clock:15.0:)(clock:15.0:)(reset:15.0:)(reset:15.0:)(clock:15.0:)(clock:15.0:)(reset:15.0:)(reset:15.0:)(clock:15.0:)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:15.0:)(reset:15.0:)(clock:15.0:)(reset:15.0:)(clock:15.0:)(reset:15.0:)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:15.0:)(reset:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(reset:15.0:)(clock:15.0:)(clock:15.0:)(reset:15.0:)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:15.0:)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0))(altera_avalon_pio:15.0:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1)(altera_avalon_pio:15.0:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1)(altera_nios2_qsys:15.0:bht_ramBlockType=Automatic,breakAbsoluteAddr=526368,breakOffset=32,breakSlave=nios2_qsys.jtag_debug_module,clockFrequency=50000000,cpuID=0,cpuID_stored=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=20,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;onchip_memory2.s1&apos; start=&apos;0x40000&apos; end=&apos;0x6BF20&apos; /&gt;&lt;slave name=&apos;nios2_qsys.jtag_debug_module&apos; start=&apos;0x80800&apos; end=&apos;0x81000&apos; /&gt;&lt;slave name=&apos;timer.s1&apos; start=&apos;0x81000&apos; end=&apos;0x81020&apos; /&gt;&lt;slave name=&apos;TERASIC_AUTO_FOCUS_0.mm_ctrl&apos; start=&apos;0x81020&apos; end=&apos;0x81040&apos; /&gt;&lt;slave name=&apos;i2c_opencores_mipi.avalon_slave_0&apos; start=&apos;0x81040&apos; end=&apos;0x81060&apos; /&gt;&lt;slave name=&apos;i2c_opencores_camera.avalon_slave_0&apos; start=&apos;0x81060&apos; end=&apos;0x81080&apos; /&gt;&lt;slave name=&apos;key.s1&apos; start=&apos;0x81080&apos; end=&apos;0x81090&apos; /&gt;&lt;slave name=&apos;mipi_reset_n.s1&apos; start=&apos;0x81090&apos; end=&apos;0x810A0&apos; /&gt;&lt;slave name=&apos;mipi_pwdn_n.s1&apos; start=&apos;0x810A0&apos; end=&apos;0x810B0&apos; /&gt;&lt;slave name=&apos;hdmi_tx_int_n.s1&apos; start=&apos;0x810B0&apos; end=&apos;0x810C0&apos; /&gt;&lt;slave name=&apos;i2c_scl.s1&apos; start=&apos;0x810C0&apos; end=&apos;0x810D0&apos; /&gt;&lt;slave name=&apos;i2c_sda.s1&apos; start=&apos;0x810D0&apos; end=&apos;0x810E0&apos; /&gt;&lt;slave name=&apos;sysid_qsys.control_slave&apos; start=&apos;0x810E0&apos; end=&apos;0x810E8&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x810E8&apos; end=&apos;0x810F0&apos; /&gt;&lt;/address-map&gt;,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize=32,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_omitDataMaster=false,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_debugReqSignals=false,debug_embeddedPLL=true,debug_jtagInstanceID=0,debug_level=Level1,debug_triggerArming=true,deviceFamilyName=Cyclone V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,exceptionAbsoluteAddr=262176,exceptionOffset=32,exceptionSlave=onchip_memory2.s1,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=20,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;onchip_memory2.s1&apos; start=&apos;0x40000&apos; end=&apos;0x6BF20&apos; /&gt;&lt;slave name=&apos;nios2_qsys.jtag_debug_module&apos; start=&apos;0x80800&apos; end=&apos;0x81000&apos; /&gt;&lt;/address-map&gt;,internalIrqMaskSystemInfo=31,manuallyAssignCpuID=true,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,muldiv_divider=false,muldiv_multiplierType=EmbeddedMulFast,ocimem_ramBlockType=Automatic,regfile_ramBlockType=Automatic,resetAbsoluteAddr=262144,resetOffset=0,resetSlave=onchip_memory2.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateModelChecker=false,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_activateTrace_user=false,setting_allowFullAddressRange=false,setting_alwaysEncrypt=true,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_avalonDebugPortPresent=false,setting_bhtIndexPcOnly=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Automatic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=false,setting_debugSimGen=false,setting_dtcm_ecc_present=false,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportvectors=false,setting_extraExceptionInfo=false,setting_fullWaveformSignals=false,setting_ic_ecc_present=true,setting_illegalInstructionsTrap=false,setting_illegalMemAccessDetection=false,setting_interruptControllerType=Internal,setting_itcm_ecc_present=false,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_perfCounterWidth=32,setting_performanceCounter=false,setting_preciseDivisionErrorException=false,setting_preciseIllegalMemAccessException=false,setting_preciseSlaveAccessErrorException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(altera_avalon_onchip_memory2:15.0:allowInSystemMemoryContentEditor=false,autoInitializationFileName=D8M_QSYS_onchip_memory2,blockType=AUTO,copyInitFile=false,dataWidth=32,derived_gui_ram_block_type=Automatic,derived_init_file_name=D8M_QSYS_onchip_memory2.hex,derived_is_hardcopy=false,derived_set_addr_width=16,derived_set_data_width=32,deviceFamily=Cyclone V,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=180000,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_avalon_sysid_qsys:15.0:AUTO_DEVICE_FAMILY=Cyclone V,id=0,timestamp=1461917181)(altera_avalon_timer:15.0:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=49999,mult=0,period=1,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=50000000,ticksPerSec=1000,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0,watchdogPulse=2)(avalon:15.0:arbitrationPriority=1,baseAddress=0x000810e8,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x00081060,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x00081040,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x000810e0,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x00080800,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x00081020,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x00040000,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x00081000,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x000810d0,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x000810c0,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x000810b0,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x000810a0,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x00081090,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x00081080,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x00080800,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x00040000,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x04000000,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x04000000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(interrupt:15.0:irqNumber=3)(interrupt:15.0:irqNumber=4)(interrupt:15.0:irqNumber=0)(interrupt:15.0:irqNumber=1)(interrupt:15.0:irqNumber=2)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)"
   instancePathKey="D8M_QSYS"
   kind="D8M_QSYS"
   version="1.0"
   name="D8M_QSYS">
  <parameter name="AUTO_MEM_IF_LPDDR2_EMIF_PLL_REF_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_EXTERNAL_CLK50_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_MEM_IF_LPDDR2_EMIF_PLL_REF_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1461917181" />
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_EXTERNAL_CLK50_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_EXTERNAL_CLK50_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_MEM_IF_LPDDR2_EMIF_PLL_REF_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H6" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/D8M_QSYS.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/F_VCM.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/I2C_VCM_Config.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/I2C_VCM_Controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/TERASIC_AUTO_FOCUS.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/VCM_CTRL_P.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/TERASIC_CAMERA.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/CAMERA_RGB.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/CAMERA_Bayer.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/Bayer2RGB.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/Bayer_LineBuffer.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rgb_fifo.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/add2.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/add4.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_control.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_vipitc131_common_to_binary.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_vipitc131_common_sync.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_vipitc131_common_trigger_sync.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_vipitc131_common_sync_generation.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_vipitc131_common_frame_counter.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_vipitc131_common_sample_counter.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc"
       type="SDC" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_alt_vip_vfb_0.ocp"
       type="OTHER" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_alt_vip_vfb_0_vfb_writer_vfb_writer.trace"
       type="OTHER" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_alt_vip_vfb_0_vfb_reader_vfb_reader.trace"
       type="OTHER" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_alt_vip_vfb_0.vhd"
       type="VHDL_ENCRYPT" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_alt_vip_vfb_0_tb.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_muxbin2.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_au.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_addsubcarry.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_reg.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_muxhot16.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_avalon_st_input.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_avalon_st_output.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_atlantic_reporter.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_fifo.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_fifo_usedw_calculator.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_general_fifo.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_gray_clock_crosser.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_logic_fifo.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_one_bit_delay.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_ram_fifo.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_std_logic_vector_delay.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_pulling_width_adapter.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_pushing_width_adapter.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_pc.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_cmp.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_clock_reset.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_hdmi_tx_int_n.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/i2c_opencores.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/i2c_master_top.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/i2c_master_defines.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/i2c_master_byte_ctrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/i2c_master_bit_ctrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_i2c_scl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_i2c_sda.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_jtag_uart.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_key.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_pll0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_clock_pair_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_read_valid_selector.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_addr_cmd_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_reset.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_acv_ldc.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_memphy.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_reset_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_new_io_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_fr_cycle_shifter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_fr_cycle_extender.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_read_datapath.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_write_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_simple_ddio_out.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_phy_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_iss_probe.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_flop_mem.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_addr_cmd_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_altdqdqs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altdq_dqs2_acv_cyclonev_lpddr2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0.ppf"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_report_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_report_timing_core.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_pin_map.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_pin_assignments.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_parameters.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/afi_mux_lpddr2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_software/sequencer.c"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_software/sequencer.h"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_software/sequencer_defines.h"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_make_qsys_seq.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_mem_if_sequencer_rst.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_demux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_router_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_router_009.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_mux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_ac_ROM_reg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_bitcheck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_datamux.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_data_broadcast.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_data_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_di_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_di_buffer_wrap.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_dm_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_generic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_inst_ROM_reg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_jumplogic.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_lfsr12.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_lfsr36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_lfsr72.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_lpddr2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_pattern_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_ram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_ram_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_read_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_write_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/sequencer_data_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/sequencer_phy_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/sequencer_reg_file.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/sequencer_scc_acv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/sequencer_scc_acv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/sequencer_scc_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/sequencer_scc_reg_file.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/sequencer_scc_siii_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/sequencer_scc_sv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/sequencer_scc_sv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/sequencer_trk_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_AC_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_inst_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_sequencer_mem.hex"
       type="HEX"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_dmaster.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_dmaster_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_dmaster_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_dmaster_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_c0.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_arbiter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_burst_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_cmd_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_buffer_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_burst_tracking.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_dataid_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_list.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_define.iv"
       type="VERILOG_INCLUDE"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_input_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_rank_timer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_sideband.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_tbp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_timing_param.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_if_nextgen_lpddr2_controller_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_mem_if_oct_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_mem_if_dll_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mipi_pwdn_n.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_nios2_qsys.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_nios2_qsys.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_nios2_qsys.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_nios2_qsys_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_nios2_qsys_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_nios2_qsys_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_nios2_qsys_jtag_debug_module_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_nios2_qsys_jtag_debug_module_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_nios2_qsys_jtag_debug_module_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_nios2_qsys_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_nios2_qsys_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_nios2_qsys_oci_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_nios2_qsys_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_nios2_qsys_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_nios2_qsys_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_onchip_memory2.hex"
       type="HEX"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_onchip_memory2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_sysid_qsys.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_timer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_cmd_mux_004.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_rsp_demux_004.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_rsp_demux_005.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_1.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_1_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_1_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_irq_mapper.sv"
       type="SYSTEM_VERILOG" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/ip/TERASIC_AUTO_FOCUS/TERASIC_AUTO_FOCUS_hw.tcl" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/ip/TERASIC_CAMERA/TERASIC_CAMERA_hw.tcl" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/ip/TERASIC_CAMERA/TERASIC_CAMERA.v" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/ip/TERASIC_CAMERA/CAMERA_RGB.v" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/ip/TERASIC_CAMERA/CAMERA_Bayer.v" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/ip/TERASIC_CAMERA/Bayer2RGB.v" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/ip/TERASIC_CAMERA/Bayer_LineBuffer.v" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/ip/TERASIC_CAMERA/rgb_fifo.v" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/ip/TERASIC_CAMERA/add2.v" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/ip/TERASIC_CAMERA/add4.v" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/clocked_video_output/alt_vip_itc_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid.sv" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid_sync_compare.v" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid_calculate_mode.v" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid_control.v" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid_mode_banks.sv" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid_statemachine.v" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_fifo.v" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_generic_count.v" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_to_binary.v" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_sync.v" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_trigger_sync.v" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_sync_generation.v" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_frame_counter.v" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_sample_counter.v" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/clocked_video_output/alt_vipitc131_cvo.sdc" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/frame_buffer/lib/alt_vip_vfb.cpp" />
   <file path="J:/altera/15.0.0.145/ip/altera/frame_buffer/lib/vip_common.h" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/frame_buffer/lib/vip_constants.h" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/frame_buffer/lib/vip_elementclass_info.h" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/frame_buffer/lib/vip_vfb_hwfast.hpp" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/include/alt_cusp.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/alt_cdfg_types.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/alt_cusp_synth.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/alt_exception.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/alt_lib_types.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/alt_util.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_au.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_avalon_eb.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_avalon_mm.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_avalon_st.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_cmp.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_fifo.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_fifo_paged.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_fp_au.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_fp_cmp.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_fp_mult.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_gpio.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_immed.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_mac.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_mem.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_mult.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_multadd.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_reg.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_shift.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_tapped_delay.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/simlib/alt_avalon_bus.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/simlib/alt_avalon_eb_channel.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/simlib/alt_avalon_st_channel.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/simlib/alt_debug.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/simlib/alt_exit.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/simlib/alt_overlay.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/simlib/alt_pc.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/assert.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/c++io.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/char_traits.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/ieeefp.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/limits.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/cassert" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/cctype" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/climits" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/cstddef" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/cstdio" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/cstdlib" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/cstring" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/ctype.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/exception" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/fstream" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/iosfwd" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/iostream" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/math.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/memory" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/new" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/pthread.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/sstream" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stdarg.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stddef.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stdexcept" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stdio.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stdlib.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/string" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/string.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/typeinfo" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/vector" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/cassert" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/cctype" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/climits" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/config/stl_confix.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/config/stl_cusp.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/config/stlcomp.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/cstddef" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/cstdio" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/cstdlib" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/cstring" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/ctype.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/exception" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/fstream" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/iosfwd" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/iostream" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/math.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/memory" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/new" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/pthread.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/set" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/sstream" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stdarg.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stddef.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stdexcept" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stdio.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stdlib.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_algobase.c" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_algobase.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_alloc.c" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_alloc.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_auto_ptr.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_bvector.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_config.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_config_compat.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_config_compat_post.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_construct.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_ctraits_fns.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_ctype.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_cwchar.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_epilog.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_function.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_function_adaptors.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_function_base.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_hash_fun.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_iterator.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_iterator_base.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_locale.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_new.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_pair.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_prolog.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_range_errors.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_raw_storage_iter.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_relops_cont.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_set.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_site_config.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_string.c" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_string.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_string_fwd.c" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_string_fwd.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_string_hash.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_string_io.c" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_string_io.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_tempbuf.c" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_tempbuf.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_threads.c" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_threads.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_tree.c" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_tree.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_uninitialized.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_vector.c" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_vector.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/c_locale.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/type_traits.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl_user_config.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/string" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/string.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/typeinfo" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/using/cstring" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/using/fstream" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/using/iosfwd" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/using/iostream" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/using/istream" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/using/ostream" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/using/sstream" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/vector" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/wrap_std/fstream" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/wrap_std/iosfwd" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/wrap_std/iostream" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/wrap_std/sstream" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_buffer.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_clock.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_clock_ports.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_communication_ids.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_event_finder.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_event_queue.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_export.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_fifo.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_fifo_ifs.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_fifo_ports.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_interface.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_mutex.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_mutex_if.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_port.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_prim_channel.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_semaphore.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_semaphore_if.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_signal.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_signal_ifs.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_signal_ports.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_signal_resolved.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_signal_resolved_ports.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_signal_rv.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_signal_rv_ports.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/bit/sc_bit.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/bit/sc_bit_ids.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/bit/sc_bit_proxies.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/bit/sc_bv.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/bit/sc_bv_base.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/bit/sc_logic.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/bit/sc_lv.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/bit/sc_lv_base.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/bit/sc_proxy.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/fx.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_context.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_fix.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_fixed.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_fx_ids.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_fxcast_switch.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_fxdefs.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_fxnum.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_fxnum_observer.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_fxtype_params.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_fxval.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_fxval_observer.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_ufix.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_ufixed.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/scfx_ieee.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/scfx_mant.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/scfx_other_defs.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/scfx_params.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/scfx_rep.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/scfx_string.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/scfx_utils.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_bigint.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_biguint.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_int.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_int_base.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_int_ids.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_length_param.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_nbdefs.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_nbexterns.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_nbutils.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_signed.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_uint.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_uint_base.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_unsigned.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/misc/sc_concatref.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/misc/sc_value_base.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_attribute.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_cmnhdr.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_constants.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_event.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_externs.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_kernel_ids.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_lambda.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_lambda_defs.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_lambda_exps.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_lambda_friends.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_macros.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_module.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_module_name.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_object.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_process.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_process_b.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_process_host.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_sensitive.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_simcontext.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_time.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_ver.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_wait.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_wait_cthread.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/tracing/sc_trace.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/tracing/sc_vcd_trace.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/tracing/sc_wif_trace.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/utils/sc_hash.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/utils/sc_iostream.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/utils/sc_list.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/utils/sc_mempool.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/utils/sc_pq.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/utils/sc_report.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/utils/sc_report_handler.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/utils/sc_string.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/utils/sc_temporary.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/utils/sc_vector.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/systemc" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/systemc.h" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/frame_buffer/lib/ip_toolbench/frame_buffer.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/frame_buffer/lib/ip_toolbench/forms_rt.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/frame_buffer/lib/ip_toolbench/jdom.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/common/ip_toolbench/v1.3.0/bin/launcher.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/common/ip_toolbench/v1.3.0/bin/flowbase.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/common/ip_toolbench/v1.3.0/bin/flowmanager.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/common/ip_toolbench/v1.3.0/bin/util/jptf.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/common/lib/com.altera.megawizard2.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/frame_buffer/lib/alt_vip_vfb.cpp" />
   <file path="J:/altera/15.0.0.145/ip/altera/frame_buffer/lib/vip_common.h" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/frame_buffer/lib/vip_constants.h" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/frame_buffer/lib/vip_elementclass_info.h" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/frame_buffer/lib/vip_vfb_hwfast.hpp" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/include/alt_cusp.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/alt_cdfg_types.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/alt_cusp_synth.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/alt_exception.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/alt_lib_types.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/alt_util.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_au.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_avalon_eb.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_avalon_mm.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_avalon_st.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_cmp.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_fifo.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_fifo_paged.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_fp_au.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_fp_cmp.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_fp_mult.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_gpio.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_immed.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_mac.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_mem.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_mult.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_multadd.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_reg.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_shift.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_tapped_delay.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/simlib/alt_avalon_bus.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/simlib/alt_avalon_eb_channel.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/simlib/alt_avalon_st_channel.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/simlib/alt_debug.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/simlib/alt_exit.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/simlib/alt_overlay.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/simlib/alt_pc.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/assert.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/c++io.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/char_traits.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/ieeefp.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/limits.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/cassert" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/cctype" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/climits" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/cstddef" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/cstdio" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/cstdlib" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/cstring" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/ctype.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/exception" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/fstream" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/iosfwd" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/iostream" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/math.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/memory" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/new" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/pthread.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/sstream" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stdarg.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stddef.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stdexcept" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stdio.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stdlib.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/string" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/string.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/typeinfo" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/vector" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/cassert" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/cctype" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/climits" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/config/stl_confix.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/config/stl_cusp.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/config/stlcomp.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/cstddef" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/cstdio" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/cstdlib" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/cstring" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/ctype.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/exception" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/fstream" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/iosfwd" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/iostream" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/math.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/memory" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/new" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/pthread.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/set" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/sstream" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stdarg.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stddef.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stdexcept" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stdio.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stdlib.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_algobase.c" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_algobase.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_alloc.c" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_alloc.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_auto_ptr.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_bvector.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_config.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_config_compat.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_config_compat_post.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_construct.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_ctraits_fns.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_ctype.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_cwchar.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_epilog.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_function.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_function_adaptors.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_function_base.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_hash_fun.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_iterator.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_iterator_base.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_locale.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_new.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_pair.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_prolog.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_range_errors.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_raw_storage_iter.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_relops_cont.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_set.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_site_config.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_string.c" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_string.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_string_fwd.c" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_string_fwd.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_string_hash.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_string_io.c" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_string_io.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_tempbuf.c" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_tempbuf.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_threads.c" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_threads.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_tree.c" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_tree.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_uninitialized.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_vector.c" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_vector.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/c_locale.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/type_traits.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl_user_config.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/string" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/string.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/typeinfo" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/using/cstring" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/using/fstream" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/using/iosfwd" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/using/iostream" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/using/istream" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/using/ostream" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/using/sstream" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/vector" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/wrap_std/fstream" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/wrap_std/iosfwd" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/wrap_std/iostream" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/wrap_std/sstream" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_buffer.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_clock.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_clock_ports.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_communication_ids.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_event_finder.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_event_queue.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_export.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_fifo.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_fifo_ifs.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_fifo_ports.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_interface.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_mutex.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_mutex_if.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_port.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_prim_channel.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_semaphore.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_semaphore_if.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_signal.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_signal_ifs.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_signal_ports.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_signal_resolved.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_signal_resolved_ports.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_signal_rv.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_signal_rv_ports.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/bit/sc_bit.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/bit/sc_bit_ids.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/bit/sc_bit_proxies.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/bit/sc_bv.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/bit/sc_bv_base.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/bit/sc_logic.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/bit/sc_lv.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/bit/sc_lv_base.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/bit/sc_proxy.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/fx.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_context.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_fix.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_fixed.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_fx_ids.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_fxcast_switch.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_fxdefs.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_fxnum.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_fxnum_observer.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_fxtype_params.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_fxval.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_fxval_observer.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_ufix.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_ufixed.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/scfx_ieee.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/scfx_mant.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/scfx_other_defs.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/scfx_params.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/scfx_rep.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/scfx_string.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/scfx_utils.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_bigint.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_biguint.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_int.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_int_base.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_int_ids.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_length_param.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_nbdefs.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_nbexterns.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_nbutils.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_signed.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_uint.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_uint_base.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_unsigned.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/misc/sc_concatref.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/misc/sc_value_base.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_attribute.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_cmnhdr.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_constants.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_event.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_externs.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_kernel_ids.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_lambda.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_lambda_defs.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_lambda_exps.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_lambda_friends.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_macros.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_module.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_module_name.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_object.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_process.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_process_b.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_process_host.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_sensitive.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_simcontext.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_time.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_ver.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_wait.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_wait_cthread.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/tracing/sc_trace.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/tracing/sc_vcd_trace.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/tracing/sc_wif_trace.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/utils/sc_hash.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/utils/sc_iostream.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/utils/sc_list.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/utils/sc_mempool.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/utils/sc_pq.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/utils/sc_report.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/utils/sc_report_handler.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/utils/sc_string.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/utils/sc_temporary.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/utils/sc_vector.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/systemc" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/systemc.h" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/frame_buffer/lib/ip_toolbench/frame_buffer.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/frame_buffer/lib/ip_toolbench/forms_rt.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/frame_buffer/lib/ip_toolbench/jdom.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/common/ip_toolbench/v1.3.0/bin/launcher.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/common/ip_toolbench/v1.3.0/bin/flowbase.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/common/ip_toolbench/v1.3.0/bin/flowmanager.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/common/ip_toolbench/v1.3.0/bin/util/jptf.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/common/lib/com.altera.megawizard2.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/ip/i2c_opencores/i2c_opencores_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/alt_mem_if/alt_mem_if_interfaces/alt_mem_if_lpddr2_emif/alt_mem_if_lpddr2_emif_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/alt_mem_if/altera_mem_if_pll/altera_mem_if_lpddr2_pll/altera_mem_if_lpddr2_pll_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_lpddr2_phy_core/altera_mem_if_lpddr2_phy_core_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/alt_mem_if/altera_mem_if_afi_muxes/altera_mem_if_lpddr2_afi_mux/altera_mem_if_lpddr2_afi_mux_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/alt_mem_if/altera_mem_if_qseq/altera_mem_if_lpddr2_qseq/altera_mem_if_lpddr2_qseq_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets.v" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes.v" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master.v" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_lpddr2_controller/alt_mem_if_nextgen_lpddr2_controller_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_lpddr2_controller_core/alt_mem_if_nextgen_lpddr2_controller_core_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr_controller_110/rtl/alt_mem_ddrx_mm_st_converter/alt_mem_ddrx_mm_st_converter_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/alt_mem_if/altera_mem_if_oct/altera_mem_if_oct_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/alt_mem_if/altera_mem_if_dll/altera_mem_if_dll_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/nios2_ip/altera_nios2/altera_nios2_qsys_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 0 starting:D8M_QSYS "D8M_QSYS"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>19</b> modules, <b>63</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>16</b> modules, <b>45</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>32</b> modules, <b>96</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2_qsys.data_master and nios2_qsys_data_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2_qsys.instruction_master and nios2_qsys_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0 and jtag_uart.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces i2c_opencores_camera_avalon_slave_0_translator.avalon_anti_slave_0 and i2c_opencores_camera.avalon_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces i2c_opencores_mipi_avalon_slave_0_translator.avalon_anti_slave_0 and i2c_opencores_mipi.avalon_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sysid_qsys_control_slave_translator.avalon_anti_slave_0 and sysid_qsys.control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2_qsys_jtag_debug_module_translator.avalon_anti_slave_0 and nios2_qsys.jtag_debug_module</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces TERASIC_AUTO_FOCUS_0_mm_ctrl_translator.avalon_anti_slave_0 and TERASIC_AUTO_FOCUS_0.mm_ctrl</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces onchip_memory2_s1_translator.avalon_anti_slave_0 and onchip_memory2.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces timer_s1_translator.avalon_anti_slave_0 and timer.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces i2c_sda_s1_translator.avalon_anti_slave_0 and i2c_sda.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces i2c_scl_s1_translator.avalon_anti_slave_0 and i2c_scl.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces hdmi_tx_int_n_s1_translator.avalon_anti_slave_0 and hdmi_tx_int_n.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mipi_pwdn_n_s1_translator.avalon_anti_slave_0 and mipi_pwdn_n.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mipi_reset_n_s1_translator.avalon_anti_slave_0 and mipi_reset_n.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces key_s1_translator.avalon_anti_slave_0 and key.s1</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>64</b> modules, <b>272</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>80</b> modules, <b>323</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>82</b> modules, <b>333</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>113</b> modules, <b>400</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>115</b> modules, <b>412</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>115</b> modules, <b>414</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>120</b> modules, <b>534</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>20</b> modules, <b>69</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>6</b> modules, <b>14</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces alt_vip_vfb_0.read_master and alt_vip_vfb_0_read_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces alt_vip_vfb_0.write_master and alt_vip_vfb_0_write_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mem_if_lpddr2_emif_avl_translator.avalon_anti_slave_0 and mem_if_lpddr2_emif.avl</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>11</b> modules, <b>38</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>14</b> modules, <b>47</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>19</b> modules, <b>57</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>22</b> modules, <b>78</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>21</b> modules, <b>73</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>21</b> modules, <b>73</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>22</b> modules, <b>77</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>27</b> modules, <b>97</b> connections]]></message>
   <message level="Debug" culprit="D8M_QSYS"><![CDATA["<b>D8M_QSYS</b>" reuses <b>TERASIC_AUTO_FOCUS</b> "<b>submodules/TERASIC_AUTO_FOCUS</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS"><![CDATA["<b>D8M_QSYS</b>" reuses <b>TERASIC_CAMERA</b> "<b>submodules/TERASIC_CAMERA</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS"><![CDATA["<b>D8M_QSYS</b>" reuses <b>alt_vip_itc</b> "<b>submodules/alt_vipitc131_IS2Vid</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS"><![CDATA["<b>D8M_QSYS</b>" reuses <b>alt_vip_vfb</b> "<b>submodules/D8M_QSYS_alt_vip_vfb_0</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS"><![CDATA["<b>D8M_QSYS</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/D8M_QSYS_hdmi_tx_int_n</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS"><![CDATA["<b>D8M_QSYS</b>" reuses <b>i2c_opencores</b> "<b>submodules/i2c_opencores</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS"><![CDATA["<b>D8M_QSYS</b>" reuses <b>i2c_opencores</b> "<b>submodules/i2c_opencores</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS"><![CDATA["<b>D8M_QSYS</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/D8M_QSYS_i2c_scl</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS"><![CDATA["<b>D8M_QSYS</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/D8M_QSYS_i2c_sda</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS"><![CDATA["<b>D8M_QSYS</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/D8M_QSYS_jtag_uart</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS"><![CDATA["<b>D8M_QSYS</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/D8M_QSYS_key</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS"><![CDATA["<b>D8M_QSYS</b>" reuses <b>altera_mem_if_lpddr2_emif</b> "<b>submodules/D8M_QSYS_mem_if_lpddr2_emif</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS"><![CDATA["<b>D8M_QSYS</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/D8M_QSYS_mipi_pwdn_n</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS"><![CDATA["<b>D8M_QSYS</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/D8M_QSYS_mipi_pwdn_n</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS"><![CDATA["<b>D8M_QSYS</b>" reuses <b>altera_nios2_qsys</b> "<b>submodules/D8M_QSYS_nios2_qsys</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS"><![CDATA["<b>D8M_QSYS</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/D8M_QSYS_onchip_memory2</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS"><![CDATA["<b>D8M_QSYS</b>" reuses <b>altera_avalon_sysid_qsys</b> "<b>submodules/D8M_QSYS_sysid_qsys</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS"><![CDATA["<b>D8M_QSYS</b>" reuses <b>altera_avalon_timer</b> "<b>submodules/D8M_QSYS_timer</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS"><![CDATA["<b>D8M_QSYS</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/D8M_QSYS_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS"><![CDATA["<b>D8M_QSYS</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/D8M_QSYS_mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS"><![CDATA["<b>D8M_QSYS</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/D8M_QSYS_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS"><![CDATA["<b>D8M_QSYS</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS"><![CDATA["<b>D8M_QSYS</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS"><![CDATA["<b>D8M_QSYS</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 23 starting:TERASIC_AUTO_FOCUS "submodules/TERASIC_AUTO_FOCUS"</message>
   <message level="Info" culprit="TERASIC_AUTO_FOCUS_0"><![CDATA["<b>D8M_QSYS</b>" instantiated <b>TERASIC_AUTO_FOCUS</b> "<b>TERASIC_AUTO_FOCUS_0</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 22 starting:TERASIC_CAMERA "submodules/TERASIC_CAMERA"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: J:/altera/15.0.0.145/quartus\bin64/quartus_sh.exe -t C:/Users/ADMINI~1/AppData/Local/Temp/alt6920_8943881177585456502.dir/0001_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: J:/altera/15.0.0.145/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/ip/TERASIC_CAMERA/TERASIC_CAMERA.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/ADMINI~1/AppData/Local/Temp/alt6920_8943881177585456502.dir/0001_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 2.543s</message>
   <message level="Debug">Command took 2.720s</message>
   <message level="Info" culprit="TERASIC_CAMERA_0"><![CDATA["<b>D8M_QSYS</b>" instantiated <b>TERASIC_CAMERA</b> "<b>TERASIC_CAMERA_0</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 21 starting:alt_vip_itc "submodules/alt_vipitc131_IS2Vid"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: J:/altera/15.0.0.145/quartus\bin64/quartus_sh.exe -t C:/Users/ADMINI~1/AppData/Local/Temp/alt6920_8943881177585456502.dir/0004_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: J:/altera/15.0.0.145/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=J:/altera/15.0.0.145/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid.sv --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/ADMINI~1/AppData/Local/Temp/alt6920_8943881177585456502.dir/0004_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 2.572s</message>
   <message level="Debug">Command took 2.668s</message>
   <message level="Info" culprit="alt_vip_itc_0"><![CDATA["<b>D8M_QSYS</b>" instantiated <b>alt_vip_itc</b> "<b>alt_vip_itc_0</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 20 starting:alt_vip_vfb "submodules/D8M_QSYS_alt_vip_vfb_0"</message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_au</b> "<b>submodules/alt_cusp150_au</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_au</b> "<b>submodules/alt_cusp150_au</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_au</b> "<b>submodules/alt_cusp150_au</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_au</b> "<b>submodules/alt_cusp150_au</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxhot16</b> "<b>submodules/alt_cusp150_muxhot16</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_au</b> "<b>submodules/alt_cusp150_au</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxhot16</b> "<b>submodules/alt_cusp150_muxhot16</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxhot16</b> "<b>submodules/alt_cusp150_muxhot16</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_au</b> "<b>submodules/alt_cusp150_au</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxhot16</b> "<b>submodules/alt_cusp150_muxhot16</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_au</b> "<b>submodules/alt_cusp150_au</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_au</b> "<b>submodules/alt_cusp150_au</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_au</b> "<b>submodules/alt_cusp150_au</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxhot16</b> "<b>submodules/alt_cusp150_muxhot16</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_au</b> "<b>submodules/alt_cusp150_au</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxhot16</b> "<b>submodules/alt_cusp150_muxhot16</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxhot16</b> "<b>submodules/alt_cusp150_muxhot16</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_au</b> "<b>submodules/alt_cusp150_au</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxhot16</b> "<b>submodules/alt_cusp150_muxhot16</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_au</b> "<b>submodules/alt_cusp150_au</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_au</b> "<b>submodules/alt_cusp150_au</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxhot16</b> "<b>submodules/alt_cusp150_muxhot16</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_avalon_st_input</b> "<b>submodules/alt_cusp150_avalon_st_input</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxhot16</b> "<b>submodules/alt_cusp150_muxhot16</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxhot16</b> "<b>submodules/alt_cusp150_muxhot16</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxhot16</b> "<b>submodules/alt_cusp150_muxhot16</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxhot16</b> "<b>submodules/alt_cusp150_muxhot16</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_avalon_st_output</b> "<b>submodules/alt_cusp150_avalon_st_output</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_avalon_mm_bursting_master_fifo</b> "<b>submodules/alt_cusp150_avalon_mm_bursting_master_fifo</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxhot16</b> "<b>submodules/alt_cusp150_muxhot16</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_pulling_width_adapter</b> "<b>submodules/alt_cusp150_pulling_width_adapter</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxhot16</b> "<b>submodules/alt_cusp150_muxhot16</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_avalon_mm_bursting_master_fifo</b> "<b>submodules/alt_cusp150_avalon_mm_bursting_master_fifo</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxhot16</b> "<b>submodules/alt_cusp150_muxhot16</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_pushing_width_adapter</b> "<b>submodules/alt_cusp150_pushing_width_adapter</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxhot16</b> "<b>submodules/alt_cusp150_muxhot16</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxhot16</b> "<b>submodules/alt_cusp150_muxhot16</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_pc</b> "<b>submodules/alt_cusp150_pc</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxhot16</b> "<b>submodules/alt_cusp150_muxhot16</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxhot16</b> "<b>submodules/alt_cusp150_muxhot16</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_pc</b> "<b>submodules/alt_cusp150_pc</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_au</b> "<b>submodules/alt_cusp150_au</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_au</b> "<b>submodules/alt_cusp150_au</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_au</b> "<b>submodules/alt_cusp150_au</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_au</b> "<b>submodules/alt_cusp150_au</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cmp</b> "<b>submodules/alt_cusp150_cmp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cmp</b> "<b>submodules/alt_cusp150_cmp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cmp</b> "<b>submodules/alt_cusp150_cmp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cmp</b> "<b>submodules/alt_cusp150_cmp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cmp</b> "<b>submodules/alt_cusp150_cmp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cmp</b> "<b>submodules/alt_cusp150_cmp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cmp</b> "<b>submodules/alt_cusp150_cmp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cmp</b> "<b>submodules/alt_cusp150_cmp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cmp</b> "<b>submodules/alt_cusp150_cmp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_au</b> "<b>submodules/alt_cusp150_au</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cmp</b> "<b>submodules/alt_cusp150_cmp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cmp</b> "<b>submodules/alt_cusp150_cmp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cmp</b> "<b>submodules/alt_cusp150_cmp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cmp</b> "<b>submodules/alt_cusp150_cmp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cmp</b> "<b>submodules/alt_cusp150_cmp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cmp</b> "<b>submodules/alt_cusp150_cmp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cmp</b> "<b>submodules/alt_cusp150_cmp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cmp</b> "<b>submodules/alt_cusp150_cmp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cmp</b> "<b>submodules/alt_cusp150_cmp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="dut"><![CDATA["<b>dut</b>" reuses <b>alt_cusp_testbench_clock</b> "<b>submodules/alt_cusp150_clock_reset</b>"]]></message>
   <message level="Debug" culprit="dut"><![CDATA["<b>dut</b>" reuses <b>alt_vip_vfb</b> "<b>submodules/D8M_QSYS_alt_vip_vfb_0</b>"]]></message>
   <message level="Info" culprit="alt_vip_vfb_0"><![CDATA["<b>D8M_QSYS</b>" instantiated <b>alt_vip_vfb</b> "<b>alt_vip_vfb_0</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 351 starting:alt_cusp_muxbin2 "submodules/alt_cusp150_muxbin2"</message>
   <message level="Info" culprit="vfb_writer_packet_write_address_au_l_muxinst"><![CDATA["<b>alt_vip_vfb_0</b>" instantiated <b>alt_cusp_muxbin2</b> "<b>vfb_writer_packet_write_address_au_l_muxinst</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 349 starting:alt_au "submodules/alt_cusp150_au"</message>
   <message level="Info" culprit="vfb_writer_packet_write_address_au"><![CDATA["<b>alt_vip_vfb_0</b>" instantiated <b>alt_au</b> "<b>vfb_writer_packet_write_address_au</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 340 starting:alt_reg "submodules/alt_cusp150_reg"</message>
   <message level="Info" culprit="vfb_writer_overflow_flag_reg"><![CDATA["<b>alt_vip_vfb_0</b>" instantiated <b>alt_reg</b> "<b>vfb_writer_overflow_flag_reg</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd</b>]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 339 starting:alt_cusp_muxhot16 "submodules/alt_cusp150_muxhot16"</message>
   <message level="Info" culprit="vfb_writer_length_counter_au_enable_muxinst"><![CDATA["<b>alt_vip_vfb_0</b>" instantiated <b>alt_cusp_muxhot16</b> "<b>vfb_writer_length_counter_au_enable_muxinst</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 305 starting:alt_avalon_st_input "submodules/alt_cusp150_avalon_st_input"</message>
   <message level="Info" culprit="din"><![CDATA["<b>alt_vip_vfb_0</b>" instantiated <b>alt_avalon_st_input</b> "<b>din</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd</b>]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 300 starting:alt_avalon_st_output "submodules/alt_cusp150_avalon_st_output"</message>
   <message level="Info" culprit="dout"><![CDATA["<b>alt_vip_vfb_0</b>" instantiated <b>alt_avalon_st_output</b> "<b>dout</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd</b>]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 296 starting:alt_avalon_mm_bursting_master_fifo "submodules/alt_cusp150_avalon_mm_bursting_master_fifo"</message>
   <message level="Info" culprit="read_master"><![CDATA["<b>alt_vip_vfb_0</b>" instantiated <b>alt_avalon_mm_bursting_master_fifo</b> "<b>read_master</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd</b>]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 294 starting:alt_cusp_pulling_width_adapter "submodules/alt_cusp150_pulling_width_adapter"</message>
   <message level="Info" culprit="read_master_pull"><![CDATA["<b>alt_vip_vfb_0</b>" instantiated <b>alt_cusp_pulling_width_adapter</b> "<b>read_master_pull</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd</b>]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 288 starting:alt_cusp_pushing_width_adapter "submodules/alt_cusp150_pushing_width_adapter"</message>
   <message level="Info" culprit="write_master_push"><![CDATA["<b>alt_vip_vfb_0</b>" instantiated <b>alt_cusp_pushing_width_adapter</b> "<b>write_master_push</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd</b>]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 254 starting:alt_pc "submodules/alt_cusp150_pc"</message>
   <message level="Info" culprit="pc0"><![CDATA["<b>alt_vip_vfb_0</b>" instantiated <b>alt_pc</b> "<b>pc0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd</b>]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 194 starting:alt_cmp "submodules/alt_cusp150_cmp"</message>
   <message level="Info" culprit="fu_id_4787_line325_93"><![CDATA["<b>alt_vip_vfb_0</b>" instantiated <b>alt_cmp</b> "<b>fu_id_4787_line325_93</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd</b>]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 140 starting:alt_cusp_testbench_clock "submodules/alt_cusp150_clock_reset"</message>
   <message level="Info" culprit="clocksource"><![CDATA["<b>alt_vip_vfb_0</b>" instantiated <b>alt_cusp_testbench_clock</b> "<b>clocksource</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd</b>]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 232 starting:altera_avalon_pio "submodules/D8M_QSYS_hdmi_tx_int_n"</message>
   <message level="Info" culprit="hdmi_tx_int_n">Starting RTL generation for module 'D8M_QSYS_hdmi_tx_int_n'</message>
   <message level="Info" culprit="hdmi_tx_int_n">  Generation command is [exec J:/altera/15.0.0.145/quartus/bin64/perl/bin/perl.exe -I J:/altera/15.0.0.145/quartus/bin64/perl/lib -I J:/altera/15.0.0.145/quartus/sopc_builder/bin/europa -I J:/altera/15.0.0.145/quartus/sopc_builder/bin/perl_lib -I J:/altera/15.0.0.145/quartus/sopc_builder/bin -I J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/common -I J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=D8M_QSYS_hdmi_tx_int_n --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt6920_8943881177585456502.dir/0059_hdmi_tx_int_n_gen/ --quartus_dir=J:/altera/15.0.0.145/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt6920_8943881177585456502.dir/0059_hdmi_tx_int_n_gen//D8M_QSYS_hdmi_tx_int_n_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="hdmi_tx_int_n">Done RTL generation for module 'D8M_QSYS_hdmi_tx_int_n'</message>
   <message level="Info" culprit="hdmi_tx_int_n"><![CDATA["<b>D8M_QSYS</b>" instantiated <b>altera_avalon_pio</b> "<b>hdmi_tx_int_n</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 231 starting:i2c_opencores "submodules/i2c_opencores"</message>
   <message level="Info" culprit="i2c_opencores_camera"><![CDATA["<b>D8M_QSYS</b>" instantiated <b>i2c_opencores</b> "<b>i2c_opencores_camera</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 229 starting:altera_avalon_pio "submodules/D8M_QSYS_i2c_scl"</message>
   <message level="Info" culprit="i2c_scl">Starting RTL generation for module 'D8M_QSYS_i2c_scl'</message>
   <message level="Info" culprit="i2c_scl">  Generation command is [exec J:/altera/15.0.0.145/quartus/bin64/perl/bin/perl.exe -I J:/altera/15.0.0.145/quartus/bin64/perl/lib -I J:/altera/15.0.0.145/quartus/sopc_builder/bin/europa -I J:/altera/15.0.0.145/quartus/sopc_builder/bin/perl_lib -I J:/altera/15.0.0.145/quartus/sopc_builder/bin -I J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/common -I J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=D8M_QSYS_i2c_scl --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt6920_8943881177585456502.dir/0061_i2c_scl_gen/ --quartus_dir=J:/altera/15.0.0.145/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt6920_8943881177585456502.dir/0061_i2c_scl_gen//D8M_QSYS_i2c_scl_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="i2c_scl">Done RTL generation for module 'D8M_QSYS_i2c_scl'</message>
   <message level="Info" culprit="i2c_scl"><![CDATA["<b>D8M_QSYS</b>" instantiated <b>altera_avalon_pio</b> "<b>i2c_scl</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 228 starting:altera_avalon_pio "submodules/D8M_QSYS_i2c_sda"</message>
   <message level="Info" culprit="i2c_sda">Starting RTL generation for module 'D8M_QSYS_i2c_sda'</message>
   <message level="Info" culprit="i2c_sda">  Generation command is [exec J:/altera/15.0.0.145/quartus/bin64/perl/bin/perl.exe -I J:/altera/15.0.0.145/quartus/bin64/perl/lib -I J:/altera/15.0.0.145/quartus/sopc_builder/bin/europa -I J:/altera/15.0.0.145/quartus/sopc_builder/bin/perl_lib -I J:/altera/15.0.0.145/quartus/sopc_builder/bin -I J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/common -I J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=D8M_QSYS_i2c_sda --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt6920_8943881177585456502.dir/0062_i2c_sda_gen/ --quartus_dir=J:/altera/15.0.0.145/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt6920_8943881177585456502.dir/0062_i2c_sda_gen//D8M_QSYS_i2c_sda_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="i2c_sda">Done RTL generation for module 'D8M_QSYS_i2c_sda'</message>
   <message level="Info" culprit="i2c_sda"><![CDATA["<b>D8M_QSYS</b>" instantiated <b>altera_avalon_pio</b> "<b>i2c_sda</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 227 starting:altera_avalon_jtag_uart "submodules/D8M_QSYS_jtag_uart"</message>
   <message level="Info" culprit="jtag_uart">Starting RTL generation for module 'D8M_QSYS_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart">  Generation command is [exec J:/altera/15.0.0.145/quartus/bin64/perl/bin/perl.exe -I J:/altera/15.0.0.145/quartus/bin64/perl/lib -I J:/altera/15.0.0.145/quartus/sopc_builder/bin/europa -I J:/altera/15.0.0.145/quartus/sopc_builder/bin/perl_lib -I J:/altera/15.0.0.145/quartus/sopc_builder/bin -I J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/common -I J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=D8M_QSYS_jtag_uart --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt6920_8943881177585456502.dir/0063_jtag_uart_gen/ --quartus_dir=J:/altera/15.0.0.145/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt6920_8943881177585456502.dir/0063_jtag_uart_gen//D8M_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart">Done RTL generation for module 'D8M_QSYS_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart"><![CDATA["<b>D8M_QSYS</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 226 starting:altera_avalon_pio "submodules/D8M_QSYS_key"</message>
   <message level="Info" culprit="key">Starting RTL generation for module 'D8M_QSYS_key'</message>
   <message level="Info" culprit="key">  Generation command is [exec J:/altera/15.0.0.145/quartus/bin64/perl/bin/perl.exe -I J:/altera/15.0.0.145/quartus/bin64/perl/lib -I J:/altera/15.0.0.145/quartus/sopc_builder/bin/europa -I J:/altera/15.0.0.145/quartus/sopc_builder/bin/perl_lib -I J:/altera/15.0.0.145/quartus/sopc_builder/bin -I J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/common -I J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=D8M_QSYS_key --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt6920_8943881177585456502.dir/0064_key_gen/ --quartus_dir=J:/altera/15.0.0.145/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt6920_8943881177585456502.dir/0064_key_gen//D8M_QSYS_key_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="key">Done RTL generation for module 'D8M_QSYS_key'</message>
   <message level="Info" culprit="key"><![CDATA["<b>D8M_QSYS</b>" instantiated <b>altera_avalon_pio</b> "<b>key</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 225 starting:altera_mem_if_lpddr2_emif "submodules/D8M_QSYS_mem_if_lpddr2_emif"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>17</b> modules, <b>40</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dmaster.master and dmaster_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dmaster_master_translator.avalon_universal_master_0 and s0_seq_debug_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces s0_seq_debug_translator.avalon_anti_slave_0 and s0.seq_debug</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>8</b> modules, <b>18</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>18</b> modules, <b>44</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>18</b> modules, <b>44</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mem_if_lpddr2_emif"><![CDATA["<b>mem_if_lpddr2_emif</b>" reuses <b>altera_mem_if_lpddr2_pll</b> "<b>submodules/D8M_QSYS_mem_if_lpddr2_emif_pll0</b>"]]></message>
   <message level="Debug" culprit="mem_if_lpddr2_emif"><![CDATA["<b>mem_if_lpddr2_emif</b>" reuses <b>altera_mem_if_lpddr2_phy_core</b> "<b>submodules/D8M_QSYS_mem_if_lpddr2_emif_p0</b>"]]></message>
   <message level="Debug" culprit="mem_if_lpddr2_emif"><![CDATA["<b>mem_if_lpddr2_emif</b>" reuses <b>altera_mem_if_lpddr2_afi_mux</b> "<b>submodules/afi_mux_lpddr2</b>"]]></message>
   <message level="Debug" culprit="mem_if_lpddr2_emif"><![CDATA["<b>mem_if_lpddr2_emif</b>" reuses <b>altera_mem_if_lpddr2_qseq</b> "<b>submodules/D8M_QSYS_mem_if_lpddr2_emif_s0</b>"]]></message>
   <message level="Debug" culprit="mem_if_lpddr2_emif"><![CDATA["<b>mem_if_lpddr2_emif</b>" reuses <b>altera_jtag_avalon_master</b> "<b>submodules/D8M_QSYS_mem_if_lpddr2_emif_dmaster</b>"]]></message>
   <message level="Debug" culprit="mem_if_lpddr2_emif"><![CDATA["<b>mem_if_lpddr2_emif</b>" reuses <b>altera_mem_if_nextgen_lpddr2_controller</b> "<b>submodules/D8M_QSYS_mem_if_lpddr2_emif_c0</b>"]]></message>
   <message level="Debug" culprit="mem_if_lpddr2_emif"><![CDATA["<b>mem_if_lpddr2_emif</b>" reuses <b>altera_mem_if_oct</b> "<b>submodules/altera_mem_if_oct_cyclonev</b>"]]></message>
   <message level="Debug" culprit="mem_if_lpddr2_emif"><![CDATA["<b>mem_if_lpddr2_emif</b>" reuses <b>altera_mem_if_dll</b> "<b>submodules/altera_mem_if_dll_cyclonev</b>"]]></message>
   <message level="Debug" culprit="mem_if_lpddr2_emif"><![CDATA["<b>mem_if_lpddr2_emif</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/D8M_QSYS_mem_if_lpddr2_emif_mm_interconnect_0</b>"]]></message>
   <message level="Info" culprit="mem_if_lpddr2_emif"><![CDATA["<b>D8M_QSYS</b>" instantiated <b>altera_mem_if_lpddr2_emif</b> "<b>mem_if_lpddr2_emif</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 138 starting:altera_mem_if_lpddr2_pll "submodules/D8M_QSYS_mem_if_lpddr2_emif_pll0"</message>
   <message level="Info" culprit="pll0"><![CDATA["<b>mem_if_lpddr2_emif</b>" instantiated <b>altera_mem_if_lpddr2_pll</b> "<b>pll0</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 137 starting:altera_mem_if_lpddr2_phy_core "submodules/D8M_QSYS_mem_if_lpddr2_emif_p0"</message>
   <message level="Info" culprit="p0">Generating clock pair generator</message>
   <message level="Info" culprit="p0">Generating D8M_QSYS_mem_if_lpddr2_emif_p0_altdqdqs</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">Remember to run the D8M_QSYS_mem_if_lpddr2_emif_p0_pin_assignments.tcl</message>
   <message level="Info" culprit="p0">script after running Synthesis and before Fitting.</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0"><![CDATA["<b>mem_if_lpddr2_emif</b>" instantiated <b>altera_mem_if_lpddr2_phy_core</b> "<b>p0</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 136 starting:altera_mem_if_lpddr2_afi_mux "submodules/afi_mux_lpddr2"</message>
   <message level="Info" culprit="m0"><![CDATA["<b>mem_if_lpddr2_emif</b>" instantiated <b>altera_mem_if_lpddr2_afi_mux</b> "<b>m0</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 135 starting:altera_mem_if_lpddr2_qseq "submodules/D8M_QSYS_mem_if_lpddr2_emif_s0"</message>
   <message level="Info" culprit="s0">Generating Qsys sequencer system</message>
   <message level="Info" culprit="s0">QSYS sequencer system generated successfully</message>
   <message level="Info" culprit="s0"><![CDATA["<b>mem_if_lpddr2_emif</b>" instantiated <b>altera_mem_if_lpddr2_qseq</b> "<b>s0</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 134 starting:altera_jtag_avalon_master "submodules/D8M_QSYS_mem_if_lpddr2_emif_dmaster"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>timing_adapter</b> "<b>submodules/D8M_QSYS_mem_if_lpddr2_emif_dmaster_timing_adt</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>channel_adapter</b> "<b>submodules/D8M_QSYS_mem_if_lpddr2_emif_dmaster_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>channel_adapter</b> "<b>submodules/D8M_QSYS_mem_if_lpddr2_emif_dmaster_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="dmaster"><![CDATA["<b>mem_if_lpddr2_emif</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>dmaster</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 14 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>dmaster</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 13 starting:timing_adapter "submodules/D8M_QSYS_mem_if_lpddr2_emif_dmaster_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>dmaster</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 123 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 11 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 10 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 9 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 8 starting:channel_adapter "submodules/D8M_QSYS_mem_if_lpddr2_emif_dmaster_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>dmaster</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 7 starting:channel_adapter "submodules/D8M_QSYS_mem_if_lpddr2_emif_dmaster_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>dmaster</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 354 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>D8M_QSYS</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 142 starting:altera_mem_if_nextgen_lpddr2_controller "submodules/D8M_QSYS_mem_if_lpddr2_emif_c0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="c0"><![CDATA["<b>c0</b>" reuses <b>altera_mem_if_nextgen_lpddr2_controller_core</b> "<b>submodules/alt_mem_if_nextgen_lpddr2_controller_core</b>"]]></message>
   <message level="Debug" culprit="c0"><![CDATA["<b>c0</b>" reuses <b>alt_mem_ddrx_mm_st_converter</b> "<b>submodules/alt_mem_ddrx_mm_st_converter</b>"]]></message>
   <message level="Info" culprit="c0"><![CDATA["<b>mem_if_lpddr2_emif</b>" instantiated <b>altera_mem_if_nextgen_lpddr2_controller</b> "<b>c0</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 5 starting:altera_mem_if_nextgen_lpddr2_controller_core "submodules/alt_mem_if_nextgen_lpddr2_controller_core"</message>
   <message level="Info" culprit="ng0"><![CDATA["<b>c0</b>" instantiated <b>altera_mem_if_nextgen_lpddr2_controller_core</b> "<b>ng0</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 4 starting:alt_mem_ddrx_mm_st_converter "submodules/alt_mem_ddrx_mm_st_converter"</message>
   <message level="Info" culprit="a0"><![CDATA["<b>c0</b>" instantiated <b>alt_mem_ddrx_mm_st_converter</b> "<b>a0</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 143 starting:altera_mem_if_oct "submodules/altera_mem_if_oct_cyclonev"</message>
   <message level="Info" culprit="oct0"><![CDATA["<b>mem_if_lpddr2_emif</b>" instantiated <b>altera_mem_if_oct</b> "<b>oct0</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 142 starting:altera_mem_if_dll "submodules/altera_mem_if_dll_cyclonev"</message>
   <message level="Info" culprit="dll0"><![CDATA["<b>mem_if_lpddr2_emif</b>" instantiated <b>altera_mem_if_dll</b> "<b>dll0</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 141 starting:altera_mm_interconnect "submodules/D8M_QSYS_mem_if_lpddr2_emif_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>mem_if_lpddr2_emif</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 142 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_qsys_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_qsys_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 140 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 233 starting:altera_avalon_pio "submodules/D8M_QSYS_mipi_pwdn_n"</message>
   <message level="Info" culprit="mipi_pwdn_n">Starting RTL generation for module 'D8M_QSYS_mipi_pwdn_n'</message>
   <message level="Info" culprit="mipi_pwdn_n">  Generation command is [exec J:/altera/15.0.0.145/quartus/bin64/perl/bin/perl.exe -I J:/altera/15.0.0.145/quartus/bin64/perl/lib -I J:/altera/15.0.0.145/quartus/sopc_builder/bin/europa -I J:/altera/15.0.0.145/quartus/sopc_builder/bin/perl_lib -I J:/altera/15.0.0.145/quartus/sopc_builder/bin -I J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/common -I J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=D8M_QSYS_mipi_pwdn_n --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt6920_8943881177585456502.dir/0065_mipi_pwdn_n_gen/ --quartus_dir=J:/altera/15.0.0.145/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt6920_8943881177585456502.dir/0065_mipi_pwdn_n_gen//D8M_QSYS_mipi_pwdn_n_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="mipi_pwdn_n">Done RTL generation for module 'D8M_QSYS_mipi_pwdn_n'</message>
   <message level="Info" culprit="mipi_pwdn_n"><![CDATA["<b>D8M_QSYS</b>" instantiated <b>altera_avalon_pio</b> "<b>mipi_pwdn_n</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 231 starting:altera_nios2_qsys "submodules/D8M_QSYS_nios2_qsys"</message>
   <message level="Info" culprit="nios2_qsys">Starting RTL generation for module 'D8M_QSYS_nios2_qsys'</message>
   <message level="Info" culprit="nios2_qsys">  Generation command is [exec J:/altera/15.0.0.145/quartus/bin64/eperlcmd.exe -I J:/altera/15.0.0.145/quartus/bin64/perl/lib -I J:/altera/15.0.0.145/quartus/sopc_builder/bin/europa -I J:/altera/15.0.0.145/quartus/sopc_builder/bin/perl_lib -I J:/altera/15.0.0.145/quartus/sopc_builder/bin -I J:/altera/15.0.0.145/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I J:/altera/15.0.0.145/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I J:/altera/15.0.0.145/quartus/../ip/altera/nios2_ip/altera_nios2 -I J:/altera/15.0.0.145/quartus/../ip/altera/nios2_ip/altera_nios2 -- J:/altera/15.0.0.145/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=D8M_QSYS_nios2_qsys --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt6920_8943881177585456502.dir/0066_nios2_qsys_gen/ --quartus_bindir=J:/altera/15.0.0.145/quartus/bin64 --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt6920_8943881177585456502.dir/0066_nios2_qsys_gen//D8M_QSYS_nios2_qsys_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="nios2_qsys"># 2016.04.29 16:06:35 (*) Starting Nios II generation</message>
   <message level="Info" culprit="nios2_qsys"># 2016.04.29 16:06:35 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="nios2_qsys"># 2016.04.29 16:06:45 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="nios2_qsys"># 2016.04.29 16:06:45 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="nios2_qsys"># 2016.04.29 16:07:10 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="nios2_qsys"># 2016.04.29 16:07:10 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="nios2_qsys"># 2016.04.29 16:07:10 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="nios2_qsys"># 2016.04.29 16:07:10 (*)     Testbench</message>
   <message level="Info" culprit="nios2_qsys"># 2016.04.29 16:07:10 (*)     Instruction decoding</message>
   <message level="Info" culprit="nios2_qsys"># 2016.04.29 16:07:10 (*)       Instruction fields</message>
   <message level="Info" culprit="nios2_qsys"># 2016.04.29 16:07:10 (*)       Instruction decodes</message>
   <message level="Info" culprit="nios2_qsys"># 2016.04.29 16:07:10 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="nios2_qsys"># 2016.04.29 16:07:10 (*)       Instruction controls</message>
   <message level="Info" culprit="nios2_qsys"># 2016.04.29 16:07:10 (*)     Pipeline frontend</message>
   <message level="Info" culprit="nios2_qsys"># 2016.04.29 16:07:10 (*)     Pipeline backend</message>
   <message level="Info" culprit="nios2_qsys"># 2016.04.29 16:07:13 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="nios2_qsys"># 2016.04.29 16:07:15 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="nios2_qsys"># 2016.04.29 16:07:16 (*) Done Nios II generation</message>
   <message level="Info" culprit="nios2_qsys">Done RTL generation for module 'D8M_QSYS_nios2_qsys'</message>
   <message level="Info" culprit="nios2_qsys"><![CDATA["<b>D8M_QSYS</b>" instantiated <b>altera_nios2_qsys</b> "<b>nios2_qsys</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 230 starting:altera_avalon_onchip_memory2 "submodules/D8M_QSYS_onchip_memory2"</message>
   <message level="Info" culprit="onchip_memory2">Starting RTL generation for module 'D8M_QSYS_onchip_memory2'</message>
   <message level="Info" culprit="onchip_memory2">  Generation command is [exec J:/altera/15.0.0.145/quartus/bin64/perl/bin/perl.exe -I J:/altera/15.0.0.145/quartus/bin64/perl/lib -I J:/altera/15.0.0.145/quartus/sopc_builder/bin/europa -I J:/altera/15.0.0.145/quartus/sopc_builder/bin/perl_lib -I J:/altera/15.0.0.145/quartus/sopc_builder/bin -I J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/common -I J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=D8M_QSYS_onchip_memory2 --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt6920_8943881177585456502.dir/0067_onchip_memory2_gen/ --quartus_dir=J:/altera/15.0.0.145/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt6920_8943881177585456502.dir/0067_onchip_memory2_gen//D8M_QSYS_onchip_memory2_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="onchip_memory2">Done RTL generation for module 'D8M_QSYS_onchip_memory2'</message>
   <message level="Info" culprit="onchip_memory2"><![CDATA["<b>D8M_QSYS</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memory2</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 229 starting:altera_avalon_sysid_qsys "submodules/D8M_QSYS_sysid_qsys"</message>
   <message level="Info" culprit="sysid_qsys"><![CDATA["<b>D8M_QSYS</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sysid_qsys</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 228 starting:altera_avalon_timer "submodules/D8M_QSYS_timer"</message>
   <message level="Info" culprit="timer">Starting RTL generation for module 'D8M_QSYS_timer'</message>
   <message level="Info" culprit="timer">  Generation command is [exec J:/altera/15.0.0.145/quartus/bin64//perl/bin/perl.exe -I J:/altera/15.0.0.145/quartus/bin64//perl/lib -I J:/altera/15.0.0.145/quartus/sopc_builder/bin/europa -I J:/altera/15.0.0.145/quartus/sopc_builder/bin/perl_lib -I J:/altera/15.0.0.145/quartus/sopc_builder/bin -I J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/common -I J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=D8M_QSYS_timer --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt6920_8943881177585456502.dir/0069_timer_gen/ --quartus_dir=J:/altera/15.0.0.145/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt6920_8943881177585456502.dir/0069_timer_gen//D8M_QSYS_timer_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="timer">Done RTL generation for module 'D8M_QSYS_timer'</message>
   <message level="Info" culprit="timer"><![CDATA["<b>D8M_QSYS</b>" instantiated <b>altera_avalon_timer</b> "<b>timer</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 227 starting:altera_mm_interconnect "submodules/D8M_QSYS_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>104</b> modules, <b>352</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>352</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>352</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>352</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>352</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>352</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>352</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>352</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>352</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>352</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>352</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>352</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>352</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>352</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>352</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>352</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>352</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.010s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.017s/0.031s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.012s/0.022s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.010s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.005s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.012s/0.019s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.010s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.005s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.012s/0.021s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_009">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_009.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_009">Timing: COM:3/0.012s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_010">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_010.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010">Timing: COM:3/0.010s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_011">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_011.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_011">Timing: COM:3/0.010s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_012">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_012.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_012">Timing: COM:3/0.002s/0.006s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_013">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_013.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_013">Timing: COM:3/0.005s/0.015s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>118</b> modules, <b>394</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_cmd_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_cmd_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_rsp_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_rsp_demux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_rsp_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>D8M_QSYS</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 142 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_qsys_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_qsys_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 140 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 126 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios2_qsys_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_qsys_data_master_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 124 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 123 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 95 starting:altera_merlin_router "submodules/D8M_QSYS_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 94 starting:altera_merlin_router "submodules/D8M_QSYS_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 93 starting:altera_merlin_router "submodules/D8M_QSYS_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 89 starting:altera_merlin_router "submodules/D8M_QSYS_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 79 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="nios2_qsys_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>nios2_qsys_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 77 starting:altera_merlin_demultiplexer "submodules/D8M_QSYS_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 76 starting:altera_merlin_demultiplexer "submodules/D8M_QSYS_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 75 starting:altera_merlin_multiplexer "submodules/D8M_QSYS_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 71 starting:altera_merlin_multiplexer "submodules/D8M_QSYS_mm_interconnect_0_cmd_mux_004"</message>
   <message level="Info" culprit="cmd_mux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_004</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 61 starting:altera_merlin_demultiplexer "submodules/D8M_QSYS_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 57 starting:altera_merlin_demultiplexer "submodules/D8M_QSYS_mm_interconnect_0_rsp_demux_004"</message>
   <message level="Info" culprit="rsp_demux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_004</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 56 starting:altera_merlin_demultiplexer "submodules/D8M_QSYS_mm_interconnect_0_rsp_demux_005"</message>
   <message level="Info" culprit="rsp_demux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_005</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 47 starting:altera_merlin_multiplexer "submodules/D8M_QSYS_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 46 starting:altera_merlin_multiplexer "submodules/D8M_QSYS_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 45 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 43 starting:altera_avalon_st_adapter "submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 1 starting:error_adapter "submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 339 starting:altera_mm_interconnect "submodules/D8M_QSYS_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>19</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>19</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>19</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>19</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.012s/0.021s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>20</b> modules, <b>56</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/D8M_QSYS_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/D8M_QSYS_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/D8M_QSYS_mm_interconnect_1_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/D8M_QSYS_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>D8M_QSYS</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 142 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_qsys_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_qsys_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 140 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 126 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios2_qsys_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_qsys_data_master_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 124 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 123 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 23 starting:altera_merlin_router "submodules/D8M_QSYS_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 21 starting:altera_merlin_router "submodules/D8M_QSYS_mm_interconnect_1_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 20 starting:altera_merlin_demultiplexer "submodules/D8M_QSYS_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 18 starting:altera_merlin_multiplexer "submodules/D8M_QSYS_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 17 starting:altera_merlin_demultiplexer "submodules/D8M_QSYS_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 16 starting:altera_merlin_multiplexer "submodules/D8M_QSYS_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 14 starting:altera_avalon_st_adapter "submodules/D8M_QSYS_mm_interconnect_1_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/D8M_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 0 starting:error_adapter "submodules/D8M_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 355 starting:altera_irq_mapper "submodules/D8M_QSYS_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>D8M_QSYS</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 354 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>D8M_QSYS</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="TERASIC_AUTO_FOCUS:1.0:VIDEO_H=1080,VIDEO_W=1920"
   instancePathKey="D8M_QSYS:.:TERASIC_AUTO_FOCUS_0"
   kind="TERASIC_AUTO_FOCUS"
   version="1.0"
   name="TERASIC_AUTO_FOCUS">
  <parameter name="VIDEO_W" value="1920" />
  <parameter name="VIDEO_H" value="1080" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/F_VCM.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/I2C_VCM_Config.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/I2C_VCM_Controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/TERASIC_AUTO_FOCUS.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/VCM_CTRL_P.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/ip/TERASIC_AUTO_FOCUS/TERASIC_AUTO_FOCUS_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS" as="TERASIC_AUTO_FOCUS_0" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 23 starting:TERASIC_AUTO_FOCUS "submodules/TERASIC_AUTO_FOCUS"</message>
   <message level="Info" culprit="TERASIC_AUTO_FOCUS_0"><![CDATA["<b>D8M_QSYS</b>" instantiated <b>TERASIC_AUTO_FOCUS</b> "<b>TERASIC_AUTO_FOCUS_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="TERASIC_CAMERA:1.0:VIDEO_H=1080,VIDEO_W=1920"
   instancePathKey="D8M_QSYS:.:TERASIC_CAMERA_0"
   kind="TERASIC_CAMERA"
   version="1.0"
   name="TERASIC_CAMERA">
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/TERASIC_CAMERA.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/CAMERA_RGB.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/CAMERA_Bayer.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/Bayer2RGB.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/Bayer_LineBuffer.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rgb_fifo.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/add2.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/add4.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/ip/TERASIC_CAMERA/TERASIC_CAMERA_hw.tcl" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/ip/TERASIC_CAMERA/TERASIC_CAMERA.v" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/ip/TERASIC_CAMERA/CAMERA_RGB.v" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/ip/TERASIC_CAMERA/CAMERA_Bayer.v" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/ip/TERASIC_CAMERA/Bayer2RGB.v" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/ip/TERASIC_CAMERA/Bayer_LineBuffer.v" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/ip/TERASIC_CAMERA/rgb_fifo.v" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/ip/TERASIC_CAMERA/add2.v" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/ip/TERASIC_CAMERA/add4.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS" as="TERASIC_CAMERA_0" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 22 starting:TERASIC_CAMERA "submodules/TERASIC_CAMERA"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: J:/altera/15.0.0.145/quartus\bin64/quartus_sh.exe -t C:/Users/ADMINI~1/AppData/Local/Temp/alt6920_8943881177585456502.dir/0001_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: J:/altera/15.0.0.145/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/ip/TERASIC_CAMERA/TERASIC_CAMERA.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/ADMINI~1/AppData/Local/Temp/alt6920_8943881177585456502.dir/0001_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 2.543s</message>
   <message level="Debug">Command took 2.720s</message>
   <message level="Info" culprit="TERASIC_CAMERA_0"><![CDATA["<b>D8M_QSYS</b>" instantiated <b>TERASIC_CAMERA</b> "<b>TERASIC_CAMERA_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_itc:14.0:ACCEPT_COLOURS_IN_SEQ=0,ANC_LINE=0,AP_LINE=0,BPS=8,CLOCKS_ARE_SAME=0,COLOUR_PLANES_ARE_IN_PARALLEL=1,FAMILY=Cyclone V,FIELD0_ANC_LINE=0,FIELD0_V_BACK_PORCH=0,FIELD0_V_BLANK=0,FIELD0_V_FRONT_PORCH=0,FIELD0_V_RISING_EDGE=0,FIELD0_V_SYNC_LENGTH=0,FIFO_DEPTH=3840,F_FALLING_EDGE=0,F_RISING_EDGE=0,GENERATE_SYNC=0,H_ACTIVE_PIXELS=1920,H_BACK_PORCH=148,H_BLANK=0,H_FRONT_PORCH=88,H_SYNC_LENGTH=44,INTERLACED=0,NO_OF_MODES=1,NUMBER_OF_COLOUR_PLANES=3,STD_WIDTH=1,THRESHOLD=1919,USE_CONTROL=0,USE_EMBEDDED_SYNCS=0,V_ACTIVE_LINES=1080,V_BACK_PORCH=36,V_BLANK=0,V_FRONT_PORCH=4,V_SYNC_LENGTH=5"
   instancePathKey="D8M_QSYS:.:alt_vip_itc_0"
   kind="alt_vip_itc"
   version="14.0"
   name="alt_vipitc131_IS2Vid">
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_control.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_vipitc131_common_to_binary.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_vipitc131_common_sync.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_vipitc131_common_trigger_sync.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_vipitc131_common_sync_generation.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_vipitc131_common_frame_counter.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_vipitc131_common_sample_counter.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc"
       type="SDC" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/clocked_video_output/alt_vip_itc_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid.sv" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid_sync_compare.v" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid_calculate_mode.v" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid_control.v" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid_mode_banks.sv" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid_statemachine.v" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_fifo.v" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_generic_count.v" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_to_binary.v" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_sync.v" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_trigger_sync.v" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_sync_generation.v" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_frame_counter.v" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_common_sample_counter.v" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/clocked_video_output/alt_vipitc131_cvo.sdc" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS" as="alt_vip_itc_0" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 21 starting:alt_vip_itc "submodules/alt_vipitc131_IS2Vid"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: J:/altera/15.0.0.145/quartus\bin64/quartus_sh.exe -t C:/Users/ADMINI~1/AppData/Local/Temp/alt6920_8943881177585456502.dir/0004_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: J:/altera/15.0.0.145/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=J:/altera/15.0.0.145/ip/altera/clocked_video_output/src_hdl/alt_vipitc131_IS2Vid.sv --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/ADMINI~1/AppData/Local/Temp/alt6920_8943881177585456502.dir/0004_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 2.572s</message>
   <message level="Debug">Command took 2.668s</message>
   <message level="Info" culprit="alt_vip_itc_0"><![CDATA["<b>D8M_QSYS</b>" instantiated <b>alt_vip_itc</b> "<b>alt_vip_itc_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_vfb:13.1:AUTO_DEVICE_FAMILY=Cyclone V,AUTO_READER_CONTROL_CLOCKS_SAME=0,AUTO_READ_MASTER_CLOCKS_SAME=0,AUTO_READ_MASTER_INTERRUPT_USED_MASK=0,AUTO_READ_MASTER_MAX_READ_LATENCY=2,AUTO_READ_MASTER_NEED_ADDR_WIDTH=30,AUTO_WRITER_CONTROL_CLOCKS_SAME=0,AUTO_WRITE_MASTER_CLOCKS_SAME=0,AUTO_WRITE_MASTER_INTERRUPT_USED_MASK=0,AUTO_WRITE_MASTER_MAX_READ_LATENCY=2,AUTO_WRITE_MASTER_NEED_ADDR_WIDTH=30,PARAMETERISATION=&lt;frameBufferParams&gt;&lt;VFB_NAME&gt;MyFrameBuffer&lt;/VFB_NAME&gt;&lt;VFB_MAX_WIDTH&gt;1920&lt;/VFB_MAX_WIDTH&gt;&lt;VFB_MAX_HEIGHT&gt;1080&lt;/VFB_MAX_HEIGHT&gt;&lt;VFB_BPS&gt;8&lt;/VFB_BPS&gt;&lt;VFB_CHANNELS_IN_SEQ&gt;1&lt;/VFB_CHANNELS_IN_SEQ&gt;&lt;VFB_CHANNELS_IN_PAR&gt;3&lt;/VFB_CHANNELS_IN_PAR&gt;&lt;VFB_WRITER_RUNTIME_CONTROL&gt;0&lt;/VFB_WRITER_RUNTIME_CONTROL&gt;&lt;VFB_DROP_FRAMES&gt;1&lt;/VFB_DROP_FRAMES&gt;&lt;VFB_READER_RUNTIME_CONTROL&gt;0&lt;/VFB_READER_RUNTIME_CONTROL&gt;&lt;VFB_REPEAT_FRAMES&gt;1&lt;/VFB_REPEAT_FRAMES&gt;&lt;VFB_FRAMEBUFFERS_ADDR&gt;00000000&lt;/VFB_FRAMEBUFFERS_ADDR&gt;&lt;VFB_MEM_PORT_WIDTH&gt;128&lt;/VFB_MEM_PORT_WIDTH&gt;&lt;VFB_MEM_MASTERS_USE_SEPARATE_CLOCK&gt;0&lt;/VFB_MEM_MASTERS_USE_SEPARATE_CLOCK&gt;&lt;VFB_RDATA_FIFO_DEPTH&gt;1024&lt;/VFB_RDATA_FIFO_DEPTH&gt;&lt;VFB_RDATA_BURST_TARGET&gt;4&lt;/VFB_RDATA_BURST_TARGET&gt;&lt;VFB_WDATA_FIFO_DEPTH&gt;1024&lt;/VFB_WDATA_FIFO_DEPTH&gt;&lt;VFB_WDATA_BURST_TARGET&gt;4&lt;/VFB_WDATA_BURST_TARGET&gt;&lt;VFB_MAX_NUMBER_PACKETS&gt;1&lt;/VFB_MAX_NUMBER_PACKETS&gt;&lt;VFB_MAX_SYMBOLS_IN_PACKET&gt;10&lt;/VFB_MAX_SYMBOLS_IN_PACKET&gt;&lt;VFB_INTERLACED_SUPPORT&gt;0&lt;/VFB_INTERLACED_SUPPORT&gt;&lt;VFB_CONTROLLED_DROP_REPEAT&gt;0&lt;/VFB_CONTROLLED_DROP_REPEAT&gt;&lt;VFB_BURST_ALIGNMENT&gt;true&lt;/VFB_BURST_ALIGNMENT&gt;&lt;VFB_DROP_INVALID_FIELDS&gt;true&lt;/VFB_DROP_INVALID_FIELDS&gt;&lt;/frameBufferParams&gt;"
   instancePathKey="D8M_QSYS:.:alt_vip_vfb_0"
   kind="alt_vip_vfb"
   version="13.1"
   name="D8M_QSYS_alt_vip_vfb_0">
  <parameter name="AUTO_WRITE_MASTER_CLOCKS_SAME" value="0" />
  <parameter name="AUTO_WRITE_MASTER_INTERRUPT_USED_MASK" value="0" />
  <parameter name="AUTO_READ_MASTER_MAX_READ_LATENCY" value="2" />
  <parameter name="AUTO_READ_MASTER_CLOCKS_SAME" value="0" />
  <parameter name="AUTO_WRITE_MASTER_MAX_READ_LATENCY" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_WRITER_CONTROL_CLOCKS_SAME" value="0" />
  <parameter name="AUTO_READ_MASTER_INTERRUPT_USED_MASK" value="0" />
  <parameter name="AUTO_READER_CONTROL_CLOCKS_SAME" value="0" />
  <parameter name="AUTO_READ_MASTER_NEED_ADDR_WIDTH" value="30" />
  <parameter name="AUTO_WRITE_MASTER_NEED_ADDR_WIDTH" value="30" />
  <parameter
     name="PARAMETERISATION"
     value="&lt;frameBufferParams&gt;&lt;VFB_NAME&gt;MyFrameBuffer&lt;/VFB_NAME&gt;&lt;VFB_MAX_WIDTH&gt;1920&lt;/VFB_MAX_WIDTH&gt;&lt;VFB_MAX_HEIGHT&gt;1080&lt;/VFB_MAX_HEIGHT&gt;&lt;VFB_BPS&gt;8&lt;/VFB_BPS&gt;&lt;VFB_CHANNELS_IN_SEQ&gt;1&lt;/VFB_CHANNELS_IN_SEQ&gt;&lt;VFB_CHANNELS_IN_PAR&gt;3&lt;/VFB_CHANNELS_IN_PAR&gt;&lt;VFB_WRITER_RUNTIME_CONTROL&gt;0&lt;/VFB_WRITER_RUNTIME_CONTROL&gt;&lt;VFB_DROP_FRAMES&gt;1&lt;/VFB_DROP_FRAMES&gt;&lt;VFB_READER_RUNTIME_CONTROL&gt;0&lt;/VFB_READER_RUNTIME_CONTROL&gt;&lt;VFB_REPEAT_FRAMES&gt;1&lt;/VFB_REPEAT_FRAMES&gt;&lt;VFB_FRAMEBUFFERS_ADDR&gt;00000000&lt;/VFB_FRAMEBUFFERS_ADDR&gt;&lt;VFB_MEM_PORT_WIDTH&gt;128&lt;/VFB_MEM_PORT_WIDTH&gt;&lt;VFB_MEM_MASTERS_USE_SEPARATE_CLOCK&gt;0&lt;/VFB_MEM_MASTERS_USE_SEPARATE_CLOCK&gt;&lt;VFB_RDATA_FIFO_DEPTH&gt;1024&lt;/VFB_RDATA_FIFO_DEPTH&gt;&lt;VFB_RDATA_BURST_TARGET&gt;4&lt;/VFB_RDATA_BURST_TARGET&gt;&lt;VFB_WDATA_FIFO_DEPTH&gt;1024&lt;/VFB_WDATA_FIFO_DEPTH&gt;&lt;VFB_WDATA_BURST_TARGET&gt;4&lt;/VFB_WDATA_BURST_TARGET&gt;&lt;VFB_MAX_NUMBER_PACKETS&gt;1&lt;/VFB_MAX_NUMBER_PACKETS&gt;&lt;VFB_MAX_SYMBOLS_IN_PACKET&gt;10&lt;/VFB_MAX_SYMBOLS_IN_PACKET&gt;&lt;VFB_INTERLACED_SUPPORT&gt;0&lt;/VFB_INTERLACED_SUPPORT&gt;&lt;VFB_CONTROLLED_DROP_REPEAT&gt;0&lt;/VFB_CONTROLLED_DROP_REPEAT&gt;&lt;VFB_BURST_ALIGNMENT&gt;true&lt;/VFB_BURST_ALIGNMENT&gt;&lt;VFB_DROP_INVALID_FIELDS&gt;true&lt;/VFB_DROP_INVALID_FIELDS&gt;&lt;/frameBufferParams&gt;" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_alt_vip_vfb_0.ocp"
       type="OTHER" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_alt_vip_vfb_0_vfb_writer_vfb_writer.trace"
       type="OTHER" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_alt_vip_vfb_0_vfb_reader_vfb_reader.trace"
       type="OTHER" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_alt_vip_vfb_0.vhd"
       type="VHDL_ENCRYPT" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_alt_vip_vfb_0_tb.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_muxbin2.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_au.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_addsubcarry.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_reg.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_muxhot16.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_avalon_st_input.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_avalon_st_output.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_atlantic_reporter.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_fifo.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_fifo_usedw_calculator.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_general_fifo.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_gray_clock_crosser.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_logic_fifo.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_one_bit_delay.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_ram_fifo.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_std_logic_vector_delay.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_pulling_width_adapter.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_pushing_width_adapter.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_pc.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_cmp.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_clock_reset.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_alt_vip_vfb_0.ocp"
       type="OTHER" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_alt_vip_vfb_0_vfb_writer_vfb_writer.trace"
       type="OTHER" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_alt_vip_vfb_0_vfb_reader_vfb_reader.trace"
       type="OTHER" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_alt_vip_vfb_0.vhd"
       type="VHDL_ENCRYPT" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_alt_vip_vfb_0_tb.vhd"
       type="VHDL" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/frame_buffer/lib/alt_vip_vfb.cpp" />
   <file path="J:/altera/15.0.0.145/ip/altera/frame_buffer/lib/vip_common.h" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/frame_buffer/lib/vip_constants.h" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/frame_buffer/lib/vip_elementclass_info.h" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/frame_buffer/lib/vip_vfb_hwfast.hpp" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/include/alt_cusp.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/alt_cdfg_types.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/alt_cusp_synth.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/alt_exception.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/alt_lib_types.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/alt_util.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_au.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_avalon_eb.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_avalon_mm.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_avalon_st.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_cmp.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_fifo.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_fifo_paged.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_fp_au.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_fp_cmp.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_fp_mult.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_gpio.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_immed.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_mac.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_mem.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_mult.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_multadd.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_reg.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_shift.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_tapped_delay.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/simlib/alt_avalon_bus.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/simlib/alt_avalon_eb_channel.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/simlib/alt_avalon_st_channel.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/simlib/alt_debug.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/simlib/alt_exit.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/simlib/alt_overlay.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/simlib/alt_pc.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/assert.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/c++io.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/char_traits.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/ieeefp.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/limits.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/cassert" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/cctype" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/climits" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/cstddef" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/cstdio" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/cstdlib" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/cstring" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/ctype.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/exception" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/fstream" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/iosfwd" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/iostream" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/math.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/memory" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/new" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/pthread.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/sstream" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stdarg.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stddef.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stdexcept" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stdio.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stdlib.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/string" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/string.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/typeinfo" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/vector" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/cassert" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/cctype" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/climits" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/config/stl_confix.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/config/stl_cusp.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/config/stlcomp.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/cstddef" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/cstdio" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/cstdlib" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/cstring" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/ctype.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/exception" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/fstream" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/iosfwd" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/iostream" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/math.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/memory" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/new" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/pthread.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/set" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/sstream" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stdarg.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stddef.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stdexcept" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stdio.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stdlib.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_algobase.c" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_algobase.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_alloc.c" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_alloc.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_auto_ptr.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_bvector.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_config.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_config_compat.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_config_compat_post.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_construct.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_ctraits_fns.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_ctype.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_cwchar.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_epilog.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_function.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_function_adaptors.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_function_base.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_hash_fun.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_iterator.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_iterator_base.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_locale.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_new.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_pair.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_prolog.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_range_errors.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_raw_storage_iter.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_relops_cont.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_set.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_site_config.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_string.c" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_string.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_string_fwd.c" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_string_fwd.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_string_hash.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_string_io.c" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_string_io.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_tempbuf.c" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_tempbuf.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_threads.c" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_threads.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_tree.c" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_tree.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_uninitialized.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_vector.c" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_vector.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/c_locale.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/type_traits.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl_user_config.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/string" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/string.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/typeinfo" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/using/cstring" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/using/fstream" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/using/iosfwd" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/using/iostream" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/using/istream" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/using/ostream" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/using/sstream" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/vector" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/wrap_std/fstream" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/wrap_std/iosfwd" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/wrap_std/iostream" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/wrap_std/sstream" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_buffer.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_clock.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_clock_ports.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_communication_ids.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_event_finder.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_event_queue.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_export.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_fifo.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_fifo_ifs.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_fifo_ports.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_interface.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_mutex.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_mutex_if.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_port.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_prim_channel.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_semaphore.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_semaphore_if.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_signal.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_signal_ifs.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_signal_ports.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_signal_resolved.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_signal_resolved_ports.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_signal_rv.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_signal_rv_ports.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/bit/sc_bit.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/bit/sc_bit_ids.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/bit/sc_bit_proxies.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/bit/sc_bv.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/bit/sc_bv_base.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/bit/sc_logic.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/bit/sc_lv.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/bit/sc_lv_base.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/bit/sc_proxy.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/fx.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_context.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_fix.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_fixed.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_fx_ids.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_fxcast_switch.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_fxdefs.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_fxnum.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_fxnum_observer.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_fxtype_params.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_fxval.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_fxval_observer.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_ufix.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_ufixed.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/scfx_ieee.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/scfx_mant.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/scfx_other_defs.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/scfx_params.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/scfx_rep.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/scfx_string.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/scfx_utils.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_bigint.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_biguint.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_int.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_int_base.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_int_ids.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_length_param.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_nbdefs.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_nbexterns.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_nbutils.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_signed.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_uint.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_uint_base.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_unsigned.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/misc/sc_concatref.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/misc/sc_value_base.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_attribute.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_cmnhdr.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_constants.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_event.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_externs.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_kernel_ids.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_lambda.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_lambda_defs.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_lambda_exps.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_lambda_friends.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_macros.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_module.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_module_name.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_object.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_process.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_process_b.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_process_host.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_sensitive.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_simcontext.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_time.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_ver.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_wait.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_wait_cthread.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/tracing/sc_trace.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/tracing/sc_vcd_trace.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/tracing/sc_wif_trace.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/utils/sc_hash.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/utils/sc_iostream.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/utils/sc_list.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/utils/sc_mempool.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/utils/sc_pq.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/utils/sc_report.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/utils/sc_report_handler.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/utils/sc_string.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/utils/sc_temporary.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/utils/sc_vector.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/systemc" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/systemc.h" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/frame_buffer/lib/ip_toolbench/frame_buffer.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/frame_buffer/lib/ip_toolbench/forms_rt.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/frame_buffer/lib/ip_toolbench/jdom.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/common/ip_toolbench/v1.3.0/bin/launcher.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/common/ip_toolbench/v1.3.0/bin/flowbase.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/common/ip_toolbench/v1.3.0/bin/flowmanager.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/common/ip_toolbench/v1.3.0/bin/util/jptf.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/common/lib/com.altera.megawizard2.jar" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/frame_buffer/lib/alt_vip_vfb.cpp" />
   <file path="J:/altera/15.0.0.145/ip/altera/frame_buffer/lib/vip_common.h" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/frame_buffer/lib/vip_constants.h" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/frame_buffer/lib/vip_elementclass_info.h" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/frame_buffer/lib/vip_vfb_hwfast.hpp" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/include/alt_cusp.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/alt_cdfg_types.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/alt_cusp_synth.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/alt_exception.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/alt_lib_types.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/alt_util.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_au.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_avalon_eb.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_avalon_mm.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_avalon_st.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_cmp.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_fifo.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_fifo_paged.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_fp_au.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_fp_cmp.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_fp_mult.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_gpio.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_immed.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_mac.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_mem.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_mult.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_multadd.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_reg.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_shift.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/fuLib/alt_tapped_delay.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/simlib/alt_avalon_bus.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/simlib/alt_avalon_eb_channel.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/simlib/alt_avalon_st_channel.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/simlib/alt_debug.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/simlib/alt_exit.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/simlib/alt_overlay.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/include/cusp/simlib/alt_pc.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/assert.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/c++io.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/char_traits.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/ieeefp.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/limits.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/cassert" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/cctype" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/climits" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/cstddef" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/cstdio" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/cstdlib" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/cstring" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/ctype.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/exception" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/fstream" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/iosfwd" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/iostream" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/math.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/memory" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/new" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/pthread.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/sstream" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stdarg.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stddef.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stdexcept" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stdio.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stdlib.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/string" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/string.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/typeinfo" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/vector" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/cassert" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/cctype" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/climits" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/config/stl_confix.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/config/stl_cusp.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/config/stlcomp.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/cstddef" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/cstdio" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/cstdlib" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/cstring" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/ctype.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/exception" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/fstream" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/iosfwd" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/iostream" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/math.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/memory" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/new" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/pthread.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/set" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/sstream" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stdarg.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stddef.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stdexcept" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stdio.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stdlib.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_algobase.c" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_algobase.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_alloc.c" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_alloc.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_auto_ptr.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_bvector.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_config.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_config_compat.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_config_compat_post.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_construct.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_ctraits_fns.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_ctype.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_cwchar.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_epilog.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_function.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_function_adaptors.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_function_base.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_hash_fun.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_iterator.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_iterator_base.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_locale.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_new.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_pair.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_prolog.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_range_errors.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_raw_storage_iter.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_relops_cont.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_set.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_site_config.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_string.c" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_string.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_string_fwd.c" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_string_fwd.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_string_hash.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_string_io.c" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_string_io.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_tempbuf.c" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_tempbuf.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_threads.c" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_threads.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_tree.c" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_tree.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_uninitialized.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_vector.c" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/_vector.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/c_locale.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl/type_traits.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/stl_user_config.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/string" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/string.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/typeinfo" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/using/cstring" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/using/fstream" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/using/iosfwd" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/using/iostream" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/using/istream" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/using/ostream" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/using/sstream" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/vector" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/wrap_std/fstream" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/wrap_std/iosfwd" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/wrap_std/iostream" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/synthinclude/stlport/wrap_std/sstream" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_buffer.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_clock.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_clock_ports.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_communication_ids.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_event_finder.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_event_queue.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_export.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_fifo.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_fifo_ifs.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_fifo_ports.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_interface.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_mutex.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_mutex_if.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_port.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_prim_channel.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_semaphore.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_semaphore_if.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_signal.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_signal_ifs.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_signal_ports.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_signal_resolved.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_signal_resolved_ports.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_signal_rv.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/communication/sc_signal_rv_ports.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/bit/sc_bit.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/bit/sc_bit_ids.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/bit/sc_bit_proxies.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/bit/sc_bv.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/bit/sc_bv_base.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/bit/sc_logic.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/bit/sc_lv.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/bit/sc_lv_base.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/bit/sc_proxy.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/fx.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_context.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_fix.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_fixed.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_fx_ids.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_fxcast_switch.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_fxdefs.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_fxnum.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_fxnum_observer.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_fxtype_params.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_fxval.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_fxval_observer.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_ufix.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/sc_ufixed.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/scfx_ieee.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/scfx_mant.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/scfx_other_defs.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/scfx_params.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/scfx_rep.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/scfx_string.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/fx/scfx_utils.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_bigint.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_biguint.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_int.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_int_base.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_int_ids.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_length_param.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_nbdefs.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_nbexterns.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_nbutils.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_signed.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_uint.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_uint_base.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/int/sc_unsigned.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/misc/sc_concatref.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/datatypes/misc/sc_value_base.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_attribute.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_cmnhdr.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_constants.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_event.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_externs.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_kernel_ids.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_lambda.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_lambda_defs.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_lambda_exps.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_lambda_friends.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_macros.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_module.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_module_name.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_object.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_process.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_process_b.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_process_host.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_sensitive.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_simcontext.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_time.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_ver.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_wait.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/kernel/sc_wait_cthread.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/tracing/sc_trace.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/tracing/sc_vcd_trace.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/tracing/sc_wif_trace.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/utils/sc_hash.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/utils/sc_iostream.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/utils/sc_list.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/utils/sc_mempool.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/utils/sc_pq.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/utils/sc_report.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/utils/sc_report_handler.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/utils/sc_string.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/utils/sc_temporary.h" />
   <file
       path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/sysc/utils/sc_vector.h" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/systemc" />
   <file path="J:/altera/15.0.0.145/quartus/cusp/systemc/include/systemc.h" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/frame_buffer/lib/ip_toolbench/frame_buffer.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/frame_buffer/lib/ip_toolbench/forms_rt.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/frame_buffer/lib/ip_toolbench/jdom.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/common/ip_toolbench/v1.3.0/bin/launcher.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/common/ip_toolbench/v1.3.0/bin/flowbase.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/common/ip_toolbench/v1.3.0/bin/flowmanager.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/common/ip_toolbench/v1.3.0/bin/util/jptf.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/common/lib/com.altera.megawizard2.jar" />
  </childSourceFiles>
  <instantiator instantiator="D8M_QSYS" as="alt_vip_vfb_0" />
  <instantiator instantiator="D8M_QSYS_alt_vip_vfb_0" as="dut" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 20 starting:alt_vip_vfb "submodules/D8M_QSYS_alt_vip_vfb_0"</message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_au</b> "<b>submodules/alt_cusp150_au</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_au</b> "<b>submodules/alt_cusp150_au</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_au</b> "<b>submodules/alt_cusp150_au</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_au</b> "<b>submodules/alt_cusp150_au</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxhot16</b> "<b>submodules/alt_cusp150_muxhot16</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_au</b> "<b>submodules/alt_cusp150_au</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxhot16</b> "<b>submodules/alt_cusp150_muxhot16</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxhot16</b> "<b>submodules/alt_cusp150_muxhot16</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_au</b> "<b>submodules/alt_cusp150_au</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxhot16</b> "<b>submodules/alt_cusp150_muxhot16</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_au</b> "<b>submodules/alt_cusp150_au</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_au</b> "<b>submodules/alt_cusp150_au</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_au</b> "<b>submodules/alt_cusp150_au</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxhot16</b> "<b>submodules/alt_cusp150_muxhot16</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_au</b> "<b>submodules/alt_cusp150_au</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxhot16</b> "<b>submodules/alt_cusp150_muxhot16</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxhot16</b> "<b>submodules/alt_cusp150_muxhot16</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_au</b> "<b>submodules/alt_cusp150_au</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxhot16</b> "<b>submodules/alt_cusp150_muxhot16</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_au</b> "<b>submodules/alt_cusp150_au</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_au</b> "<b>submodules/alt_cusp150_au</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxhot16</b> "<b>submodules/alt_cusp150_muxhot16</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_avalon_st_input</b> "<b>submodules/alt_cusp150_avalon_st_input</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxhot16</b> "<b>submodules/alt_cusp150_muxhot16</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxhot16</b> "<b>submodules/alt_cusp150_muxhot16</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxhot16</b> "<b>submodules/alt_cusp150_muxhot16</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxhot16</b> "<b>submodules/alt_cusp150_muxhot16</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_avalon_st_output</b> "<b>submodules/alt_cusp150_avalon_st_output</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_avalon_mm_bursting_master_fifo</b> "<b>submodules/alt_cusp150_avalon_mm_bursting_master_fifo</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxhot16</b> "<b>submodules/alt_cusp150_muxhot16</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_pulling_width_adapter</b> "<b>submodules/alt_cusp150_pulling_width_adapter</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxhot16</b> "<b>submodules/alt_cusp150_muxhot16</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_avalon_mm_bursting_master_fifo</b> "<b>submodules/alt_cusp150_avalon_mm_bursting_master_fifo</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxhot16</b> "<b>submodules/alt_cusp150_muxhot16</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_pushing_width_adapter</b> "<b>submodules/alt_cusp150_pushing_width_adapter</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxhot16</b> "<b>submodules/alt_cusp150_muxhot16</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxhot16</b> "<b>submodules/alt_cusp150_muxhot16</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_pc</b> "<b>submodules/alt_cusp150_pc</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxhot16</b> "<b>submodules/alt_cusp150_muxhot16</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxhot16</b> "<b>submodules/alt_cusp150_muxhot16</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_pc</b> "<b>submodules/alt_cusp150_pc</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_au</b> "<b>submodules/alt_cusp150_au</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_au</b> "<b>submodules/alt_cusp150_au</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_au</b> "<b>submodules/alt_cusp150_au</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cusp_muxbin2</b> "<b>submodules/alt_cusp150_muxbin2</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_au</b> "<b>submodules/alt_cusp150_au</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cmp</b> "<b>submodules/alt_cusp150_cmp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cmp</b> "<b>submodules/alt_cusp150_cmp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cmp</b> "<b>submodules/alt_cusp150_cmp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cmp</b> "<b>submodules/alt_cusp150_cmp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cmp</b> "<b>submodules/alt_cusp150_cmp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cmp</b> "<b>submodules/alt_cusp150_cmp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cmp</b> "<b>submodules/alt_cusp150_cmp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cmp</b> "<b>submodules/alt_cusp150_cmp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cmp</b> "<b>submodules/alt_cusp150_cmp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_au</b> "<b>submodules/alt_cusp150_au</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cmp</b> "<b>submodules/alt_cusp150_cmp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cmp</b> "<b>submodules/alt_cusp150_cmp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cmp</b> "<b>submodules/alt_cusp150_cmp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cmp</b> "<b>submodules/alt_cusp150_cmp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cmp</b> "<b>submodules/alt_cusp150_cmp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cmp</b> "<b>submodules/alt_cusp150_cmp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cmp</b> "<b>submodules/alt_cusp150_cmp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cmp</b> "<b>submodules/alt_cusp150_cmp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_cmp</b> "<b>submodules/alt_cusp150_cmp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="alt_vip_vfb_0"><![CDATA["<b>alt_vip_vfb_0</b>" reuses <b>alt_reg</b> "<b>submodules/alt_cusp150_reg</b>"]]></message>
   <message level="Debug" culprit="dut"><![CDATA["<b>dut</b>" reuses <b>alt_cusp_testbench_clock</b> "<b>submodules/alt_cusp150_clock_reset</b>"]]></message>
   <message level="Debug" culprit="dut"><![CDATA["<b>dut</b>" reuses <b>alt_vip_vfb</b> "<b>submodules/D8M_QSYS_alt_vip_vfb_0</b>"]]></message>
   <message level="Info" culprit="alt_vip_vfb_0"><![CDATA["<b>D8M_QSYS</b>" instantiated <b>alt_vip_vfb</b> "<b>alt_vip_vfb_0</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 351 starting:alt_cusp_muxbin2 "submodules/alt_cusp150_muxbin2"</message>
   <message level="Info" culprit="vfb_writer_packet_write_address_au_l_muxinst"><![CDATA["<b>alt_vip_vfb_0</b>" instantiated <b>alt_cusp_muxbin2</b> "<b>vfb_writer_packet_write_address_au_l_muxinst</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 349 starting:alt_au "submodules/alt_cusp150_au"</message>
   <message level="Info" culprit="vfb_writer_packet_write_address_au"><![CDATA["<b>alt_vip_vfb_0</b>" instantiated <b>alt_au</b> "<b>vfb_writer_packet_write_address_au</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 340 starting:alt_reg "submodules/alt_cusp150_reg"</message>
   <message level="Info" culprit="vfb_writer_overflow_flag_reg"><![CDATA["<b>alt_vip_vfb_0</b>" instantiated <b>alt_reg</b> "<b>vfb_writer_overflow_flag_reg</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd</b>]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 339 starting:alt_cusp_muxhot16 "submodules/alt_cusp150_muxhot16"</message>
   <message level="Info" culprit="vfb_writer_length_counter_au_enable_muxinst"><![CDATA["<b>alt_vip_vfb_0</b>" instantiated <b>alt_cusp_muxhot16</b> "<b>vfb_writer_length_counter_au_enable_muxinst</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 305 starting:alt_avalon_st_input "submodules/alt_cusp150_avalon_st_input"</message>
   <message level="Info" culprit="din"><![CDATA["<b>alt_vip_vfb_0</b>" instantiated <b>alt_avalon_st_input</b> "<b>din</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd</b>]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 300 starting:alt_avalon_st_output "submodules/alt_cusp150_avalon_st_output"</message>
   <message level="Info" culprit="dout"><![CDATA["<b>alt_vip_vfb_0</b>" instantiated <b>alt_avalon_st_output</b> "<b>dout</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd</b>]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 296 starting:alt_avalon_mm_bursting_master_fifo "submodules/alt_cusp150_avalon_mm_bursting_master_fifo"</message>
   <message level="Info" culprit="read_master"><![CDATA["<b>alt_vip_vfb_0</b>" instantiated <b>alt_avalon_mm_bursting_master_fifo</b> "<b>read_master</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd</b>]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 294 starting:alt_cusp_pulling_width_adapter "submodules/alt_cusp150_pulling_width_adapter"</message>
   <message level="Info" culprit="read_master_pull"><![CDATA["<b>alt_vip_vfb_0</b>" instantiated <b>alt_cusp_pulling_width_adapter</b> "<b>read_master_pull</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd</b>]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 288 starting:alt_cusp_pushing_width_adapter "submodules/alt_cusp150_pushing_width_adapter"</message>
   <message level="Info" culprit="write_master_push"><![CDATA["<b>alt_vip_vfb_0</b>" instantiated <b>alt_cusp_pushing_width_adapter</b> "<b>write_master_push</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd</b>]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 254 starting:alt_pc "submodules/alt_cusp150_pc"</message>
   <message level="Info" culprit="pc0"><![CDATA["<b>alt_vip_vfb_0</b>" instantiated <b>alt_pc</b> "<b>pc0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd</b>]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 194 starting:alt_cmp "submodules/alt_cusp150_cmp"</message>
   <message level="Info" culprit="fu_id_4787_line325_93"><![CDATA["<b>alt_vip_vfb_0</b>" instantiated <b>alt_cmp</b> "<b>fu_id_4787_line325_93</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd</b>]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 140 starting:alt_cusp_testbench_clock "submodules/alt_cusp150_clock_reset"</message>
   <message level="Info" culprit="clocksource"><![CDATA["<b>alt_vip_vfb_0</b>" instantiated <b>alt_cusp_testbench_clock</b> "<b>clocksource</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:15.0:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=LEVEL,direction=Input,edgeType=RISING,generateIRQ=true,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1"
   instancePathKey="D8M_QSYS:.:hdmi_tx_int_n"
   kind="altera_avalon_pio"
   version="15.0"
   name="D8M_QSYS_hdmi_tx_int_n">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="derived_has_irq" value="true" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="LEVEL" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="1" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Input" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_hdmi_tx_int_n.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS" as="hdmi_tx_int_n" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 232 starting:altera_avalon_pio "submodules/D8M_QSYS_hdmi_tx_int_n"</message>
   <message level="Info" culprit="hdmi_tx_int_n">Starting RTL generation for module 'D8M_QSYS_hdmi_tx_int_n'</message>
   <message level="Info" culprit="hdmi_tx_int_n">  Generation command is [exec J:/altera/15.0.0.145/quartus/bin64/perl/bin/perl.exe -I J:/altera/15.0.0.145/quartus/bin64/perl/lib -I J:/altera/15.0.0.145/quartus/sopc_builder/bin/europa -I J:/altera/15.0.0.145/quartus/sopc_builder/bin/perl_lib -I J:/altera/15.0.0.145/quartus/sopc_builder/bin -I J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/common -I J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=D8M_QSYS_hdmi_tx_int_n --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt6920_8943881177585456502.dir/0059_hdmi_tx_int_n_gen/ --quartus_dir=J:/altera/15.0.0.145/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt6920_8943881177585456502.dir/0059_hdmi_tx_int_n_gen//D8M_QSYS_hdmi_tx_int_n_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="hdmi_tx_int_n">Done RTL generation for module 'D8M_QSYS_hdmi_tx_int_n'</message>
   <message level="Info" culprit="hdmi_tx_int_n"><![CDATA["<b>D8M_QSYS</b>" instantiated <b>altera_avalon_pio</b> "<b>hdmi_tx_int_n</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="i2c_opencores:12.0:"
   instancePathKey="D8M_QSYS:.:i2c_opencores_camera"
   kind="i2c_opencores"
   version="12.0"
   name="i2c_opencores">
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/i2c_opencores.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/i2c_master_top.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/i2c_master_defines.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/i2c_master_byte_ctrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/i2c_master_bit_ctrl.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/ip/i2c_opencores/i2c_opencores_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS" as="i2c_opencores_camera,i2c_opencores_mipi" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 231 starting:i2c_opencores "submodules/i2c_opencores"</message>
   <message level="Info" culprit="i2c_opencores_camera"><![CDATA["<b>D8M_QSYS</b>" instantiated <b>i2c_opencores</b> "<b>i2c_opencores_camera</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:15.0:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=1,simDoTestBenchWiring=false,simDrivenValue=0,width=1"
   instancePathKey="D8M_QSYS:.:i2c_scl"
   kind="altera_avalon_pio"
   version="15.0"
   name="D8M_QSYS_i2c_scl">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="1" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="1" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Output" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_i2c_scl.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS" as="i2c_scl" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 229 starting:altera_avalon_pio "submodules/D8M_QSYS_i2c_scl"</message>
   <message level="Info" culprit="i2c_scl">Starting RTL generation for module 'D8M_QSYS_i2c_scl'</message>
   <message level="Info" culprit="i2c_scl">  Generation command is [exec J:/altera/15.0.0.145/quartus/bin64/perl/bin/perl.exe -I J:/altera/15.0.0.145/quartus/bin64/perl/lib -I J:/altera/15.0.0.145/quartus/sopc_builder/bin/europa -I J:/altera/15.0.0.145/quartus/sopc_builder/bin/perl_lib -I J:/altera/15.0.0.145/quartus/sopc_builder/bin -I J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/common -I J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=D8M_QSYS_i2c_scl --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt6920_8943881177585456502.dir/0061_i2c_scl_gen/ --quartus_dir=J:/altera/15.0.0.145/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt6920_8943881177585456502.dir/0061_i2c_scl_gen//D8M_QSYS_i2c_scl_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="i2c_scl">Done RTL generation for module 'D8M_QSYS_i2c_scl'</message>
   <message level="Info" culprit="i2c_scl"><![CDATA["<b>D8M_QSYS</b>" instantiated <b>altera_avalon_pio</b> "<b>i2c_scl</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:15.0:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=false,derived_has_tri=true,derived_irq_type=NONE,direction=Bidir,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1"
   instancePathKey="D8M_QSYS:.:i2c_sda"
   kind="altera_avalon_pio"
   version="15.0"
   name="D8M_QSYS_i2c_sda">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="true" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="1" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Bidir" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_i2c_sda.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS" as="i2c_sda" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 228 starting:altera_avalon_pio "submodules/D8M_QSYS_i2c_sda"</message>
   <message level="Info" culprit="i2c_sda">Starting RTL generation for module 'D8M_QSYS_i2c_sda'</message>
   <message level="Info" culprit="i2c_sda">  Generation command is [exec J:/altera/15.0.0.145/quartus/bin64/perl/bin/perl.exe -I J:/altera/15.0.0.145/quartus/bin64/perl/lib -I J:/altera/15.0.0.145/quartus/sopc_builder/bin/europa -I J:/altera/15.0.0.145/quartus/sopc_builder/bin/perl_lib -I J:/altera/15.0.0.145/quartus/sopc_builder/bin -I J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/common -I J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=D8M_QSYS_i2c_sda --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt6920_8943881177585456502.dir/0062_i2c_sda_gen/ --quartus_dir=J:/altera/15.0.0.145/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt6920_8943881177585456502.dir/0062_i2c_sda_gen//D8M_QSYS_i2c_sda_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="i2c_sda">Done RTL generation for module 'D8M_QSYS_i2c_sda'</message>
   <message level="Info" culprit="i2c_sda"><![CDATA["<b>D8M_QSYS</b>" instantiated <b>altera_avalon_pio</b> "<b>i2c_sda</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_jtag_uart:15.0:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=50000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8"
   instancePathKey="D8M_QSYS:.:jtag_uart"
   kind="altera_avalon_jtag_uart"
   version="15.0"
   name="D8M_QSYS_jtag_uart">
  <parameter name="readBufferDepth" value="64" />
  <parameter name="clkFreq" value="50000000" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="enableInteractiveInput" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="simInteractiveOptions" value="NO_INTERACTIVE_WINDOWS" />
  <parameter name="enableInteractiveOutput" value="false" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="legacySignalAllow" value="false" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_jtag_uart.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS" as="jtag_uart" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 227 starting:altera_avalon_jtag_uart "submodules/D8M_QSYS_jtag_uart"</message>
   <message level="Info" culprit="jtag_uart">Starting RTL generation for module 'D8M_QSYS_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart">  Generation command is [exec J:/altera/15.0.0.145/quartus/bin64/perl/bin/perl.exe -I J:/altera/15.0.0.145/quartus/bin64/perl/lib -I J:/altera/15.0.0.145/quartus/sopc_builder/bin/europa -I J:/altera/15.0.0.145/quartus/sopc_builder/bin/perl_lib -I J:/altera/15.0.0.145/quartus/sopc_builder/bin -I J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/common -I J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=D8M_QSYS_jtag_uart --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt6920_8943881177585456502.dir/0063_jtag_uart_gen/ --quartus_dir=J:/altera/15.0.0.145/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt6920_8943881177585456502.dir/0063_jtag_uart_gen//D8M_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart">Done RTL generation for module 'D8M_QSYS_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart"><![CDATA["<b>D8M_QSYS</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:15.0:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=4"
   instancePathKey="D8M_QSYS:.:key"
   kind="altera_avalon_pio"
   version="15.0"
   name="D8M_QSYS_key">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="4" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Input" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_key.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS" as="key" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 226 starting:altera_avalon_pio "submodules/D8M_QSYS_key"</message>
   <message level="Info" culprit="key">Starting RTL generation for module 'D8M_QSYS_key'</message>
   <message level="Info" culprit="key">  Generation command is [exec J:/altera/15.0.0.145/quartus/bin64/perl/bin/perl.exe -I J:/altera/15.0.0.145/quartus/bin64/perl/lib -I J:/altera/15.0.0.145/quartus/sopc_builder/bin/europa -I J:/altera/15.0.0.145/quartus/sopc_builder/bin/perl_lib -I J:/altera/15.0.0.145/quartus/sopc_builder/bin -I J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/common -I J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=D8M_QSYS_key --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt6920_8943881177585456502.dir/0064_key_gen/ --quartus_dir=J:/altera/15.0.0.145/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt6920_8943881177585456502.dir/0064_key_gen//D8M_QSYS_key_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="key">Done RTL generation for module 'D8M_QSYS_key'</message>
   <message level="Info" culprit="key"><![CDATA["<b>D8M_QSYS</b>" instantiated <b>altera_avalon_pio</b> "<b>key</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_lpddr2_emif:15.0:ABSTRACT_REAL_COMPARE_TEST=false,ABS_RAM_MEM_INIT_FILENAME=meminit,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100011000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=1,ADDR_ORDER=0,ADDR_RATE_RATIO=2,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=40,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=2,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=16,AFI_DQ_WIDTH=128,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=8,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=8,AFI_WRITE_DQS_WIDTH=8,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_SPEEDGRADE=7_H6,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=22,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=16,AVL_DATA_WIDTH=128,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=32,AVL_NUM_SYMBOLS=16,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=6,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=12,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=32,CFG_MEM_CLK_ENTRY_CYCLES=20,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=67,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TCCD_NS=2.5,CFG_TYPE=4,CFG_WRITE_ODT_CHIP=0,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=false,CPORT_TYPE_PORT=Write-only,Read-only,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=false,CTL_OUTPUT_REGD=true,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=416,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=false,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,DWIDTH_RATIO=4,EARLY_ADDR_CMD_CLK_TRANSFER=false,ED_EXPORT_SEQ_DEBUG=false,ENABLE_ABSTRACT_RAM=false,ENABLE_ABS_RAM_INTERNAL=false,ENABLE_ABS_RAM_MEM_INIT=false,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=1.2-V HSUL,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_CFG=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_PENDING_RD_CMD=16,MAX_PENDING_WR_CMD=8,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ADD_LAT=0,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=2,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_CACHE=300.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=3.333,MEM_CLK_PS=3333.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=9,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=2,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=9,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=4,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_TCL=7,MEM_TDQSCK=2,MEM_TFAW=16,MEM_TFAW_NS=50.0,MEM_TINIT_CK=60001,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=22,MEM_TRAS_NS=70.0,MEM_TRC=27,MEM_TRCD=6,MEM_TRCD_NS=18.0,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=40,MEM_TRFC_NS=130.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=LPDDR2,MEM_T_RL=10,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=3,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=1,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_OF_PORTS=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=false,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=150,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=0,PLL_ADDR_CMD_CLK_FREQ=300.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=300.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=0.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3334 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_FREQ_STR=300.0 MHz,PLL_ADDR_CMD_CLK_MULT=2400000,PLL_ADDR_CMD_CLK_MULT_CACHE=2400000,PLL_ADDR_CMD_CLK_MULT_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_DEG=247.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=247.5,PLL_ADDR_CMD_CLK_PHASE_PS=2291,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2291,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2292,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2292 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2292 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2291 ps,PLL_AFI_CLK_DIV=2000000,PLL_AFI_CLK_DIV_CACHE=2000000,PLL_AFI_CLK_DIV_PARAM=0,PLL_AFI_CLK_FREQ=150.0,PLL_AFI_CLK_FREQ_CACHE=150.0,PLL_AFI_CLK_FREQ_PARAM=0.0,PLL_AFI_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_CLK_FREQ_STR=150.0 MHz,PLL_AFI_CLK_MULT=2400000,PLL_AFI_CLK_MULT_CACHE=2400000,PLL_AFI_CLK_MULT_PARAM=0,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=4000000,PLL_AFI_HALF_CLK_DIV_CACHE=4000000,PLL_AFI_HALF_CLK_DIV_PARAM=0,PLL_AFI_HALF_CLK_FREQ=75.0,PLL_AFI_HALF_CLK_FREQ_CACHE=75.0,PLL_AFI_HALF_CLK_FREQ_PARAM=0.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=13336 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=13336 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_FREQ_STR=75.0 MHz,PLL_AFI_HALF_CLK_MULT=2400000,PLL_AFI_HALF_CLK_MULT_CACHE=2400000,PLL_AFI_HALF_CLK_MULT_PARAM=0,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=2000000,PLL_AFI_PHY_CLK_DIV_CACHE=2000000,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=150.0,PLL_AFI_PHY_CLK_FREQ_CACHE=150.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=150.0 MHz,PLL_AFI_PHY_CLK_MULT=2400000,PLL_AFI_PHY_CLK_MULT_CACHE=2400000,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=false,PLL_CONFIG_CLK_DIV=12000000,PLL_CONFIG_CLK_DIV_CACHE=12000000,PLL_CONFIG_CLK_DIV_PARAM=0,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=0.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40008 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40008 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=2400000,PLL_CONFIG_CLK_MULT_CACHE=2400000,PLL_CONFIG_CLK_MULT_PARAM=0,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=0,PLL_MEM_CLK_FREQ=300.0,PLL_MEM_CLK_FREQ_CACHE=300.0,PLL_MEM_CLK_FREQ_PARAM=0.0,PLL_MEM_CLK_FREQ_SIM_STR=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=,PLL_MEM_CLK_FREQ_STR=300.0 MHz,PLL_MEM_CLK_MULT=2400000,PLL_MEM_CLK_MULT_CACHE=2400000,PLL_MEM_CLK_MULT_PARAM=0,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=6000000,PLL_NIOS_CLK_DIV_CACHE=6000000,PLL_NIOS_CLK_DIV_PARAM=0,PLL_NIOS_CLK_FREQ=50.0,PLL_NIOS_CLK_FREQ_CACHE=50.0,PLL_NIOS_CLK_FREQ_PARAM=0.0,PLL_NIOS_CLK_FREQ_SIM_STR=20004 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=20004 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=,PLL_NIOS_CLK_FREQ_STR=50.0 MHz,PLL_NIOS_CLK_MULT=2400000,PLL_NIOS_CLK_MULT_CACHE=2400000,PLL_NIOS_CLK_MULT_PARAM=0,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=0,PLL_WRITE_CLK_FREQ=300.0,PLL_WRITE_CLK_FREQ_CACHE=300.0,PLL_WRITE_CLK_FREQ_PARAM=0.0,PLL_WRITE_CLK_FREQ_SIM_STR=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_WRITE_CLK_FREQ_STR=300.0 MHz,PLL_WRITE_CLK_MULT=2400000,PLL_WRITE_CLK_MULT_CACHE=2400000,PLL_WRITE_CLK_MULT_PARAM=0,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2500,PLL_WRITE_CLK_PHASE_PS_CACHE=2500,PLL_WRITE_CLK_PHASE_PS_PARAM=0,PLL_WRITE_CLK_PHASE_PS_SIM=2500,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_WRITE_CLK_PHASE_PS_STR=2500 ps,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,QVLD_EXTRA_FLOP_STAGES=4,QVLD_WR_ADDRESS_OFFSET=9,RATE=Half,RATE_CACHE=Half,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=true,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=125.0,REF_CLK_FREQ_CACHE=125.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=0.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=0.0,REF_CLK_FREQ_PARAM_VALID=false,REF_CLK_FREQ_STR=125.0 MHz,REF_CLK_NS=8.0,REF_CLK_PS=8000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=4,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=NIOS,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=true,SOPC_COMPAT_RESET=false,SPEED_GRADE=7,SPEED_GRADE_CACHE=7,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=300.0,TB_MEM_IF_DQ_WIDTH=32,TB_MEM_IF_READ_DQS_WIDTH=4,TB_PLL_DLL_MASTER=true,TB_RATE=HALF,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.33,TIMING_BOARD_MAX_DQS_DELAY=0.34,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.4,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.49,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.42,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.51,TIMING_TDH=270,TIMING_TDQSCK=5500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.4,TIMING_TDQSQ=240,TIMING_TDQSS=1.0,TIMING_TDS=270,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=290,TIMING_TIS=290,TIMING_TQHS=280,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=true,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,VFIFO_AS_SHIFT_REG=false,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=150000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=75000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_mem_if_lpddr2_pll:15.0:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100011000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=1,ADDR_RATE_RATIO=2,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=40,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=2,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=16,AFI_DQ_WIDTH=128,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=8,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=8,AFI_WRITE_DQS_WIDTH=8,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=12,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=416,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=1.2-V HSUL,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=2,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=3.333,MEM_CLK_PS=3333.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=9,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=2,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=9,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=4,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_TCL=7,MEM_TDQSCK=2,MEM_TFAW=16,MEM_TFAW_NS=50.0,MEM_TINIT_CK=60001,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=22,MEM_TRAS_NS=70.0,MEM_TRC=27,MEM_TRCD=6,MEM_TRCD_NS=18.0,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=40,MEM_TRFC_NS=130.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=LPDDR2,MEM_T_RL=10,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=3,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=1,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=150,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=1000000,PLL_ADDR_CMD_CLK_FREQ=300.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=300.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=300.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3334 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_ADDR_CMD_CLK_FREQ_STR=300.0 MHz,PLL_ADDR_CMD_CLK_MULT=2400000,PLL_ADDR_CMD_CLK_MULT_CACHE=2400000,PLL_ADDR_CMD_CLK_MULT_PARAM=2400000,PLL_ADDR_CMD_CLK_PHASE_DEG=247.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=247.5,PLL_ADDR_CMD_CLK_PHASE_PS=2291,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2291,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=2291,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2292,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2292 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2292 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=2292 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2291 ps,PLL_AFI_CLK_DIV=2000000,PLL_AFI_CLK_DIV_CACHE=2000000,PLL_AFI_CLK_DIV_PARAM=2000000,PLL_AFI_CLK_FREQ=150.0,PLL_AFI_CLK_FREQ_CACHE=150.0,PLL_AFI_CLK_FREQ_PARAM=150.0,PLL_AFI_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_AFI_CLK_FREQ_STR=150.0 MHz,PLL_AFI_CLK_MULT=2400000,PLL_AFI_CLK_MULT_CACHE=2400000,PLL_AFI_CLK_MULT_PARAM=2400000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=4000000,PLL_AFI_HALF_CLK_DIV_CACHE=4000000,PLL_AFI_HALF_CLK_DIV_PARAM=4000000,PLL_AFI_HALF_CLK_FREQ=75.0,PLL_AFI_HALF_CLK_FREQ_CACHE=75.0,PLL_AFI_HALF_CLK_FREQ_PARAM=75.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=13336 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=13336 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=13336 ps,PLL_AFI_HALF_CLK_FREQ_STR=75.0 MHz,PLL_AFI_HALF_CLK_MULT=2400000,PLL_AFI_HALF_CLK_MULT_CACHE=2400000,PLL_AFI_HALF_CLK_MULT_PARAM=2400000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=2000000,PLL_AFI_PHY_CLK_DIV_CACHE=2000000,PLL_AFI_PHY_CLK_DIV_PARAM=2000000,PLL_AFI_PHY_CLK_FREQ=150.0,PLL_AFI_PHY_CLK_FREQ_CACHE=150.0,PLL_AFI_PHY_CLK_FREQ_PARAM=150.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_AFI_PHY_CLK_FREQ_STR=150.0 MHz,PLL_AFI_PHY_CLK_MULT=2400000,PLL_AFI_PHY_CLK_MULT_CACHE=2400000,PLL_AFI_PHY_CLK_MULT_PARAM=2400000,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=12000000,PLL_CONFIG_CLK_DIV_CACHE=12000000,PLL_CONFIG_CLK_DIV_PARAM=12000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40008 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40008 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40008 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=2400000,PLL_CONFIG_CLK_MULT_CACHE=2400000,PLL_CONFIG_CLK_MULT_PARAM=2400000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=300.0,PLL_MEM_CLK_FREQ_CACHE=300.0,PLL_MEM_CLK_FREQ_PARAM=300.0,PLL_MEM_CLK_FREQ_SIM_STR=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_MEM_CLK_FREQ_STR=300.0 MHz,PLL_MEM_CLK_MULT=2400000,PLL_MEM_CLK_MULT_CACHE=2400000,PLL_MEM_CLK_MULT_PARAM=2400000,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=6000000,PLL_NIOS_CLK_DIV_CACHE=6000000,PLL_NIOS_CLK_DIV_PARAM=6000000,PLL_NIOS_CLK_FREQ=50.0,PLL_NIOS_CLK_FREQ_CACHE=50.0,PLL_NIOS_CLK_FREQ_PARAM=50.0,PLL_NIOS_CLK_FREQ_SIM_STR=20004 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=20004 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=20004 ps,PLL_NIOS_CLK_FREQ_STR=50.0 MHz,PLL_NIOS_CLK_MULT=2400000,PLL_NIOS_CLK_MULT_CACHE=2400000,PLL_NIOS_CLK_MULT_PARAM=2400000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=300.0,PLL_WRITE_CLK_FREQ_CACHE=300.0,PLL_WRITE_CLK_FREQ_PARAM=300.0,PLL_WRITE_CLK_FREQ_SIM_STR=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_WRITE_CLK_FREQ_STR=300.0 MHz,PLL_WRITE_CLK_MULT=2400000,PLL_WRITE_CLK_MULT_CACHE=2400000,PLL_WRITE_CLK_MULT_PARAM=2400000,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2500,PLL_WRITE_CLK_PHASE_PS_CACHE=2500,PLL_WRITE_CLK_PHASE_PS_PARAM=2500,PLL_WRITE_CLK_PHASE_PS_SIM=2500,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=2500 ps,PLL_WRITE_CLK_PHASE_PS_STR=2500 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=4,QVLD_WR_ADDRESS_OFFSET=9,RATE=Half,RATE_CACHE=Unknown,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=true,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=125.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=125.0 MHz,REF_CLK_NS=8.0,REF_CLK_PERIOD_PS=8000,REF_CLK_PS=8000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=7,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=300.0,TB_MEM_IF_DQ_WIDTH=32,TB_MEM_IF_READ_DQS_WIDTH=4,TB_PLL_DLL_MASTER=true,TB_RATE=HALF,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.33,TIMING_BOARD_MAX_DQS_DELAY=0.34,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.4,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.49,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.42,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.51,TIMING_TDH=270,TIMING_TDQSCK=5500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.4,TIMING_TDQSQ=240,TIMING_TDQSS=1.0,TIMING_TDS=270,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=290,TIMING_TIS=290,TIMING_TQHS=280,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=true,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=false)(altera_mem_if_lpddr2_phy_core:15.0:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100011000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=1,ADDR_RATE_RATIO=2,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=40,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=2,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=16,AFI_DQ_WIDTH=128,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=8,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=8,AFI_WRITE_DQS_WIDTH=8,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=12,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=416,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=1.2-V HSUL,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=2,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=3.333,MEM_CLK_PS=3333.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=9,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=2,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=9,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=4,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_TCL=7,MEM_TDQSCK=2,MEM_TFAW=16,MEM_TFAW_NS=50.0,MEM_TINIT_CK=60001,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=22,MEM_TRAS_NS=70.0,MEM_TRC=27,MEM_TRCD=6,MEM_TRCD_NS=18.0,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=40,MEM_TRFC_NS=130.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=LPDDR2,MEM_T_RL=10,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=3,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=1,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=150,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=1000000,PLL_ADDR_CMD_CLK_FREQ=300.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=300.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=300.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3334 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_ADDR_CMD_CLK_FREQ_STR=300.0 MHz,PLL_ADDR_CMD_CLK_MULT=2400000,PLL_ADDR_CMD_CLK_MULT_CACHE=2400000,PLL_ADDR_CMD_CLK_MULT_PARAM=2400000,PLL_ADDR_CMD_CLK_PHASE_DEG=247.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=247.5,PLL_ADDR_CMD_CLK_PHASE_PS=2291,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2291,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=2291,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2292,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2292 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2292 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=2292 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2291 ps,PLL_AFI_CLK_DIV=2000000,PLL_AFI_CLK_DIV_CACHE=2000000,PLL_AFI_CLK_DIV_PARAM=2000000,PLL_AFI_CLK_FREQ=150.0,PLL_AFI_CLK_FREQ_CACHE=150.0,PLL_AFI_CLK_FREQ_PARAM=150.0,PLL_AFI_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_AFI_CLK_FREQ_STR=150.0 MHz,PLL_AFI_CLK_MULT=2400000,PLL_AFI_CLK_MULT_CACHE=2400000,PLL_AFI_CLK_MULT_PARAM=2400000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=4000000,PLL_AFI_HALF_CLK_DIV_CACHE=4000000,PLL_AFI_HALF_CLK_DIV_PARAM=4000000,PLL_AFI_HALF_CLK_FREQ=75.0,PLL_AFI_HALF_CLK_FREQ_CACHE=75.0,PLL_AFI_HALF_CLK_FREQ_PARAM=75.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=13336 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=13336 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=13336 ps,PLL_AFI_HALF_CLK_FREQ_STR=75.0 MHz,PLL_AFI_HALF_CLK_MULT=2400000,PLL_AFI_HALF_CLK_MULT_CACHE=2400000,PLL_AFI_HALF_CLK_MULT_PARAM=2400000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=2000000,PLL_AFI_PHY_CLK_DIV_CACHE=2000000,PLL_AFI_PHY_CLK_DIV_PARAM=2000000,PLL_AFI_PHY_CLK_FREQ=150.0,PLL_AFI_PHY_CLK_FREQ_CACHE=150.0,PLL_AFI_PHY_CLK_FREQ_PARAM=150.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_AFI_PHY_CLK_FREQ_STR=150.0 MHz,PLL_AFI_PHY_CLK_MULT=2400000,PLL_AFI_PHY_CLK_MULT_CACHE=2400000,PLL_AFI_PHY_CLK_MULT_PARAM=2400000,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=12000000,PLL_CONFIG_CLK_DIV_CACHE=12000000,PLL_CONFIG_CLK_DIV_PARAM=12000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40008 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40008 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40008 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=2400000,PLL_CONFIG_CLK_MULT_CACHE=2400000,PLL_CONFIG_CLK_MULT_PARAM=2400000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=300.0,PLL_MEM_CLK_FREQ_CACHE=300.0,PLL_MEM_CLK_FREQ_PARAM=300.0,PLL_MEM_CLK_FREQ_SIM_STR=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_MEM_CLK_FREQ_STR=300.0 MHz,PLL_MEM_CLK_MULT=2400000,PLL_MEM_CLK_MULT_CACHE=2400000,PLL_MEM_CLK_MULT_PARAM=2400000,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=6000000,PLL_NIOS_CLK_DIV_CACHE=6000000,PLL_NIOS_CLK_DIV_PARAM=6000000,PLL_NIOS_CLK_FREQ=50.0,PLL_NIOS_CLK_FREQ_CACHE=50.0,PLL_NIOS_CLK_FREQ_PARAM=50.0,PLL_NIOS_CLK_FREQ_SIM_STR=20004 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=20004 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=20004 ps,PLL_NIOS_CLK_FREQ_STR=50.0 MHz,PLL_NIOS_CLK_MULT=2400000,PLL_NIOS_CLK_MULT_CACHE=2400000,PLL_NIOS_CLK_MULT_PARAM=2400000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=300.0,PLL_WRITE_CLK_FREQ_CACHE=300.0,PLL_WRITE_CLK_FREQ_PARAM=300.0,PLL_WRITE_CLK_FREQ_SIM_STR=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_WRITE_CLK_FREQ_STR=300.0 MHz,PLL_WRITE_CLK_MULT=2400000,PLL_WRITE_CLK_MULT_CACHE=2400000,PLL_WRITE_CLK_MULT_PARAM=2400000,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2500,PLL_WRITE_CLK_PHASE_PS_CACHE=2500,PLL_WRITE_CLK_PHASE_PS_PARAM=2500,PLL_WRITE_CLK_PHASE_PS_SIM=2500,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=2500 ps,PLL_WRITE_CLK_PHASE_PS_STR=2500 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=4,QVLD_WR_ADDRESS_OFFSET=9,RATE=Half,RATE_CACHE=Unknown,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=true,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=125.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=125.0 MHz,REF_CLK_NS=8.0,REF_CLK_PS=8000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=7,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=300.0,TB_MEM_IF_DQ_WIDTH=32,TB_MEM_IF_READ_DQS_WIDTH=4,TB_PLL_DLL_MASTER=true,TB_RATE=HALF,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.33,TIMING_BOARD_MAX_DQS_DELAY=0.34,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.4,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.49,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.42,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.51,TIMING_TDH=270,TIMING_TDQSCK=5500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.4,TIMING_TDQSQ=240,TIMING_TDQSS=1.0,TIMING_TDS=270,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=290,TIMING_TIS=290,TIMING_TQHS=280,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=true,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=false)(altera_mem_if_lpddr2_afi_mux:15.0:AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100011000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,ADDR_CMD_DDR=1,ADDR_RATE_RATIO=2,AFI_ADDR_WIDTH=40,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=2,AFI_DM_WIDTH=16,AFI_DQ_WIDTH=128,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=8,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=8,AFI_WRITE_DQS_WIDTH=8,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,CFG_TCCD=2,CFG_TCCD_NS=2.5,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,LRDIMM=false,LRDIMM_INT=0,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=2,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=9,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=2,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=9,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=4,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_TCL=7,MEM_TDQSCK=2,MEM_TFAW=16,MEM_TFAW_NS=50.0,MEM_TINIT_CK=60001,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=22,MEM_TRAS_NS=70.0,MEM_TRC=27,MEM_TRCD=6,MEM_TRCD_NS=18.0,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=40,MEM_TRFC_NS=130.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=LPDDR2,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=3,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,NEXTGEN=true,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,PRE_V_SERIES_FAMILY=false,RATE=Half,RDIMM=false,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V,TIMING_TDH=270,TIMING_TDQSCK=5500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.4,TIMING_TDQSQ=240,TIMING_TDQSS=1.0,TIMING_TDS=270,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=290,TIMING_TIS=290,TIMING_TQHS=280,TRK_PARALLEL_SCC_LOAD=true,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false)(altera_mem_if_lpddr2_afi_splitter:15.0:AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100011000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,ADDR_CMD_DDR=1,ADDR_RATE_RATIO=2,AFI_ADDR_WIDTH=40,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=2,AFI_DM_WIDTH=16,AFI_DQ_WIDTH=128,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=8,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=8,AFI_WRITE_DQS_WIDTH=8,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,CFG_TCCD=2,CFG_TCCD_NS=2.5,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,LRDIMM=false,LRDIMM_INT=0,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=2,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=9,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=2,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=9,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=4,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_TCL=7,MEM_TDQSCK=2,MEM_TFAW=16,MEM_TFAW_NS=50.0,MEM_TINIT_CK=60001,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=22,MEM_TRAS_NS=70.0,MEM_TRC=27,MEM_TRCD=6,MEM_TRCD_NS=18.0,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=40,MEM_TRFC_NS=130.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=LPDDR2,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=3,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,NEXTGEN=true,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,PRE_V_SERIES_FAMILY=false,RATE=Half,RDIMM=false,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V,TIMING_TDH=270,TIMING_TDQSCK=5500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.4,TIMING_TDQSQ=240,TIMING_TDQSS=1.0,TIMING_TDS=270,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=290,TIMING_TIS=290,TIMING_TQHS=280,TRK_PARALLEL_SCC_LOAD=true,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false)(altera_mem_if_lpddr2_qseq:15.0:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100011000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=1,ADDR_RATE_RATIO=2,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=40,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=2,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=16,AFI_DQ_WIDTH=128,AFI_MAX_READ_LATENCY_COUNT_WIDTH=6,AFI_MAX_WRITE_LATENCY_COUNT_WIDTH=6,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=8,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=8,AFI_WRITE_DQS_WIDTH=8,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AVL_ADDR_WIDTH=13,AVL_DATA_WIDTH=32,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=12,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=416,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=false,ED_EXPORT_SEQ_DEBUG=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=1.2-V HSUL,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=2,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=3.333,MEM_CLK_PS=3333.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=9,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=2,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=9,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=4,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_TCL=7,MEM_TDQSCK=2,MEM_TFAW=16,MEM_TFAW_NS=50.0,MEM_TINIT_CK=60001,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=22,MEM_TRAS_NS=70.0,MEM_TRC=27,MEM_TRCD=6,MEM_TRCD_NS=18.0,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=40,MEM_TRFC_NS=130.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=LPDDR2,MEM_T_RL=10,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=3,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=1,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=150,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=1000000,PLL_ADDR_CMD_CLK_FREQ=300.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=300.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=300.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3334 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_ADDR_CMD_CLK_FREQ_STR=300.0 MHz,PLL_ADDR_CMD_CLK_MULT=2400000,PLL_ADDR_CMD_CLK_MULT_CACHE=2400000,PLL_ADDR_CMD_CLK_MULT_PARAM=2400000,PLL_ADDR_CMD_CLK_PHASE_DEG=247.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=247.5,PLL_ADDR_CMD_CLK_PHASE_PS=2291,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2291,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=2291,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2292,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2292 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2292 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=2292 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2291 ps,PLL_AFI_CLK_DIV=2000000,PLL_AFI_CLK_DIV_CACHE=2000000,PLL_AFI_CLK_DIV_PARAM=2000000,PLL_AFI_CLK_FREQ=150.0,PLL_AFI_CLK_FREQ_CACHE=150.0,PLL_AFI_CLK_FREQ_PARAM=150.0,PLL_AFI_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_AFI_CLK_FREQ_STR=150.0 MHz,PLL_AFI_CLK_MULT=2400000,PLL_AFI_CLK_MULT_CACHE=2400000,PLL_AFI_CLK_MULT_PARAM=2400000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=4000000,PLL_AFI_HALF_CLK_DIV_CACHE=4000000,PLL_AFI_HALF_CLK_DIV_PARAM=4000000,PLL_AFI_HALF_CLK_FREQ=75.0,PLL_AFI_HALF_CLK_FREQ_CACHE=75.0,PLL_AFI_HALF_CLK_FREQ_PARAM=75.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=13336 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=13336 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=13336 ps,PLL_AFI_HALF_CLK_FREQ_STR=75.0 MHz,PLL_AFI_HALF_CLK_MULT=2400000,PLL_AFI_HALF_CLK_MULT_CACHE=2400000,PLL_AFI_HALF_CLK_MULT_PARAM=2400000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=2000000,PLL_AFI_PHY_CLK_DIV_CACHE=2000000,PLL_AFI_PHY_CLK_DIV_PARAM=2000000,PLL_AFI_PHY_CLK_FREQ=150.0,PLL_AFI_PHY_CLK_FREQ_CACHE=150.0,PLL_AFI_PHY_CLK_FREQ_PARAM=150.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_AFI_PHY_CLK_FREQ_STR=150.0 MHz,PLL_AFI_PHY_CLK_MULT=2400000,PLL_AFI_PHY_CLK_MULT_CACHE=2400000,PLL_AFI_PHY_CLK_MULT_PARAM=2400000,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=12000000,PLL_CONFIG_CLK_DIV_CACHE=12000000,PLL_CONFIG_CLK_DIV_PARAM=12000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40008 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40008 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40008 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=2400000,PLL_CONFIG_CLK_MULT_CACHE=2400000,PLL_CONFIG_CLK_MULT_PARAM=2400000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=300.0,PLL_MEM_CLK_FREQ_CACHE=300.0,PLL_MEM_CLK_FREQ_PARAM=300.0,PLL_MEM_CLK_FREQ_SIM_STR=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_MEM_CLK_FREQ_STR=300.0 MHz,PLL_MEM_CLK_MULT=2400000,PLL_MEM_CLK_MULT_CACHE=2400000,PLL_MEM_CLK_MULT_PARAM=2400000,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=6000000,PLL_NIOS_CLK_DIV_CACHE=6000000,PLL_NIOS_CLK_DIV_PARAM=6000000,PLL_NIOS_CLK_FREQ=50.0,PLL_NIOS_CLK_FREQ_CACHE=50.0,PLL_NIOS_CLK_FREQ_PARAM=50.0,PLL_NIOS_CLK_FREQ_SIM_STR=20004 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=20004 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=20004 ps,PLL_NIOS_CLK_FREQ_STR=50.0 MHz,PLL_NIOS_CLK_MULT=2400000,PLL_NIOS_CLK_MULT_CACHE=2400000,PLL_NIOS_CLK_MULT_PARAM=2400000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=300.0,PLL_WRITE_CLK_FREQ_CACHE=300.0,PLL_WRITE_CLK_FREQ_PARAM=300.0,PLL_WRITE_CLK_FREQ_SIM_STR=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_WRITE_CLK_FREQ_STR=300.0 MHz,PLL_WRITE_CLK_MULT=2400000,PLL_WRITE_CLK_MULT_CACHE=2400000,PLL_WRITE_CLK_MULT_PARAM=2400000,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2500,PLL_WRITE_CLK_PHASE_PS_CACHE=2500,PLL_WRITE_CLK_PHASE_PS_PARAM=2500,PLL_WRITE_CLK_PHASE_PS_SIM=2500,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=2500 ps,PLL_WRITE_CLK_PHASE_PS_STR=2500 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=4,QVLD_WR_ADDRESS_OFFSET=9,RATE=Half,RATE_CACHE=Unknown,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=true,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=125.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=125.0 MHz,REF_CLK_NS=8.0,REF_CLK_PS=8000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=7,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=300.0,TB_MEM_IF_DQ_WIDTH=32,TB_MEM_IF_READ_DQS_WIDTH=4,TB_PLL_DLL_MASTER=true,TB_RATE=HALF,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.33,TIMING_BOARD_MAX_DQS_DELAY=0.34,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.4,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.49,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.42,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.51,TIMING_TDH=270,TIMING_TDQSCK=5500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.4,TIMING_TDQSQ=240,TIMING_TDQSS=1.0,TIMING_TDS=270,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=290,TIMING_TIS=290,TIMING_TQHS=280,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=true,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=false)(altera_jtag_avalon_master:15.0:AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H6,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:100.99.98.97:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:15.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:15.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:15.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:15.0:AUTO_DEVICE_FAMILY=Cyclone V,EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:15.0:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:15.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:))(altera_mem_if_nextgen_lpddr2_controller:15.0:AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100011000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,ADDR_CMD_DDR=1,ADDR_ORDER=0,ADDR_RATE_RATIO=2,AFI_ADDR_WIDTH=40,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=2,AFI_DM_WIDTH=16,AFI_DQ_WIDTH=128,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=8,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=8,AFI_WRITE_DQS_WIDTH=8,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_SPEEDGRADE=7_H6,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=22,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=16,AVL_DATA_WIDTH=128,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=32,AVL_NUM_SYMBOLS=16,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=6,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=32,CFG_MEM_CLK_ENTRY_CYCLES=20,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=67,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TCCD_NS=2.5,CFG_TYPE=4,CFG_WRITE_ODT_CHIP=0,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Write-only,Read-only,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=false,CTL_OUTPUT_REGD=true,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=4,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=16,MAX_PENDING_WR_CMD=8,MEM_ADD_LAT=0,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=2,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=9,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=2,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=9,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=4,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_TCL=7,MEM_TDQSCK=2,MEM_TFAW=16,MEM_TFAW_NS=50.0,MEM_TINIT_CK=60001,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=22,MEM_TRAS_NS=70.0,MEM_TRC=27,MEM_TRCD=6,MEM_TRCD_NS=18.0,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=40,MEM_TRFC_NS=130.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=LPDDR2,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=3,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,RATE=Half,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=4,SOPC_COMPAT_RESET=false,SPEED_GRADE=7,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Cyclone V,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=270,TIMING_TDQSCK=5500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.4,TIMING_TDQSQ=240,TIMING_TDQSS=1.0,TIMING_TDS=270,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=290,TIMING_TIS=290,TIMING_TQHS=280,TRK_PARALLEL_SCC_LOAD=true,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6(altera_mem_if_nextgen_lpddr2_controller_core:15.0:AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100011000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,ADDR_CMD_DDR=1,ADDR_ORDER=0,ADDR_RATE_RATIO=2,AFI_ADDR_WIDTH=40,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=2,AFI_DM_WIDTH=16,AFI_DQ_WIDTH=128,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=8,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=8,AFI_WRITE_DQS_WIDTH=8,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=22,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=16,AVL_DATA_WIDTH=128,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=32,AVL_NUM_SYMBOLS=16,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=6,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=32,CFG_MEM_CLK_ENTRY_CYCLES=20,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=67,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TCCD_NS=2.5,CFG_TYPE=4,CFG_WRITE_ODT_CHIP=0,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Write-only,Read-only,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=false,CTL_OUTPUT_REGD=true,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=4,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=16,MAX_PENDING_WR_CMD=8,MEM_ADD_LAT=0,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=2,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=9,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=2,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=9,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=4,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_TCL=7,MEM_TDQSCK=2,MEM_TFAW=16,MEM_TFAW_NS=50.0,MEM_TINIT_CK=60001,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=22,MEM_TRAS_NS=70.0,MEM_TRC=27,MEM_TRCD=6,MEM_TRCD_NS=18.0,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=40,MEM_TRFC_NS=130.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=LPDDR2,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=3,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,RATE=Half,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SOPC_COMPAT_RESET=false,SPEED_GRADE=7,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Cyclone V,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=270,TIMING_TDQSCK=5500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.4,TIMING_TDQSQ=240,TIMING_TDQSS=1.0,TIMING_TDS=270,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=290,TIMING_TIS=290,TIMING_TQHS=280,TRK_PARALLEL_SCC_LOAD=true,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(alt_mem_ddrx_mm_st_converter:15.0:AVL_ADDR_WIDTH=22,AVL_BYTE_ENABLE=true,AVL_DATA_WIDTH=128,AVL_NUM_SYMBOLS=16,AVL_SIZE_WIDTH=6,AVL_SYMBOL_WIDTH=8,CFG_DWIDTH_RATIO=4,CTL_AUTOPCH_EN=false,CTL_ECC_ENABLED=false,ENABLE_CTRL_AVALON_INTERFACE=true,LOCAL_ID_WIDTH=8,MAX_PENDING_READ_TRANSACTION=32,MULTICAST_EN=false)(clock:15.0:)(clock:15.0:)(reset:15.0:)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:15.0:)(clock:15.0:)(reset:15.0:)(reset:15.0:))(altera_mem_if_oct:15.0:CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_OCT_SHARING_INTERFACES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V)(altera_mem_if_pll_bridge:15.0:CORE_PERIPHERY_DUAL_CLOCK=false,CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,DUPLICATE_PLL_FOR_PHY_CLK=true,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_PLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,RATE=Half,SEQUENCER_TYPE=NIOS,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V,USE_DR_CLK=false)(altera_mem_if_dll:15.0:ABSTRACT_REAL_COMPARE_TEST=false,CUT_NEW_FAMILY_TIMING=true,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,DLL_DELAY_CTRL_WIDTH=7,DLL_INPUT_FREQUENCY_PS_STR=3333 ps,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,MEM_CLK_FREQ=300.0,NUM_DLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V)(clock:15.0:)(reset:15.0:)(clock:15.0:)(clock:15.0:)(reset:15.0:)(reset:15.0:)(clock:15.0:)(clock:15.0:)(reset:15.0:)(reset:15.0:)(clock:15.0:)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:15.0:)(reset:15.0:)(clock:15.0:)(reset:15.0:)(clock:15.0:)(reset:15.0:)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:15.0:)(reset:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(reset:15.0:)(clock:15.0:)(clock:15.0:)(reset:15.0:)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:15.0:)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)"
   instancePathKey="D8M_QSYS:.:mem_if_lpddr2_emif"
   kind="altera_mem_if_lpddr2_emif"
   version="15.0"
   name="D8M_QSYS_mem_if_lpddr2_emif">
  <parameter name="IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS" value="false" />
  <parameter name="VECT_ATTR_COUNTER_ZERO_MATCH" value="0" />
  <parameter name="ENUM_GANGED_ARF" value="DISABLED" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MAX_LATENCY_COUNT_WIDTH" value="5" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="10" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="0" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="450" />
  <parameter name="CFG_DATA_REORDERING_TYPE" value="INTER_BANK" />
  <parameter name="MEM_LEVELING" value="false" />
  <parameter name="CV_ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_TRRD" value="TRRD_4" />
  <parameter name="CV_ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_ATTR_COUNTER_ZERO_RESET" value="DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV" value="4000000" />
  <parameter name="MEM_ADD_LAT" value="0" />
  <parameter name="CV_ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR" value="0" />
  <parameter name="CV_ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT" value="0" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="WEIGHT_PORT" value="0,0,0,0,0,0" />
  <parameter name="ENUM_PORT4_WIDTH" value="PORT_64_BIT" />
  <parameter name="INTG_MEM_IF_TRFC" value="34" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="PLL_HR_CLK_FREQ" value="0.0" />
  <parameter name="AFI_DQ_WIDTH" value="128" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="ENUM_CPORT5_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CALIB_LFIFO_OFFSET" value="8" />
  <parameter name="INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="ENUM_CPORT2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="VECT_ATTR_COUNTER_ZERO_MASK" value="0" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="ALLOCATED_WFIFO_PORT" value="0,None,None,None,None,None" />
  <parameter name="MEM_TRAS_NS" value="70.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="IO_DQ_OUT_RESERVE" value="0" />
  <parameter name="IO_DM_OUT_RESERVE" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_ENUM_CPORT2_WFIFO_MAP" value="FIFO_0" />
  <parameter name="INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="DELAY_PER_OPA_TAP" value="416" />
  <parameter name="INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENABLE_BONDING" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_BC" value="0" />
  <parameter name="CV_ENUM_PORT1_WIDTH" value="PORT_64_BIT" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP" value="0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_CPORT1_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG_SIM" value="247.5" />
  <parameter name="CV_ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="ENUM_ENABLE_INTR" value="DISABLED" />
  <parameter name="INTG_MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="AVL_DATA_WIDTH" value="128" />
  <parameter name="PLL_AFI_CLK_MULT_CACHE" value="2400000" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="CTL_DYNAMIC_BANK_NUM" value="4" />
  <parameter name="ENUM_MEM_IF_ROWADDR_WIDTH" value="ADDR_WIDTH_16" />
  <parameter name="PLL_DR_CLK_DIV_CACHE" value="0" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="CV_PORT_1_CONNECT_TO_AV_PORT" value="1" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_DR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="true" />
  <parameter name="CV_ENUM_CPORT1_TYPE" value="DISABLE" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="ENABLE_LDC_MEM_CK_ADJUSTMENT" value="false" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="CV_MSB_WFIFO_PORT_5" value="5" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="CFG_READ_ODT_CHIP" value="0" />
  <parameter name="CV_MSB_WFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_3" value="5" />
  <parameter name="IO_DQS_EN_PHASE_MAX" value="7" />
  <parameter name="RDIMM" value="false" />
  <parameter name="ENUM_MEM_IF_COLADDR_WIDTH" value="ADDR_WIDTH_12" />
  <parameter name="PLL_CONFIG_CLK_FREQ" value="25.0" />
  <parameter name="ENABLE_USER_ECC" value="false" />
  <parameter name="PLL_PHASE_COUNTER_WIDTH" value="4" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_PERIOD" value="0" />
  <parameter name="MEM_TRC" value="27" />
  <parameter name="AVL_ADDR_WIDTH_PORT_2" value="0" />
  <parameter name="ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_1" value="0" />
  <parameter name="ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_2" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_0" value="0" />
  <parameter name="ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="AFI_CS_WIDTH" value="2" />
  <parameter name="ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="MEM_CK_LDC_ADJUSTMENT_THRESHOLD" value="0" />
  <parameter name="AVL_ADDR_WIDTH_PORT_5" value="0" />
  <parameter name="ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="AVL_ADDR_WIDTH_PORT_4" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_1" value="USE_NO" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="AVL_ADDR_WIDTH_PORT_3" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_0" value="USE_NO" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="CV_MSB_WFIFO_PORT_2" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_1" value="5" />
  <parameter name="PLL_NIOS_CLK_MULT" value="2400000" />
  <parameter name="ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_WFIFO_PORT_0" value="5" />
  <parameter name="TG_TEMP_PORT_5" value="0" />
  <parameter name="PLL_P2C_READ_CLK_DIV" value="0" />
  <parameter name="TG_TEMP_PORT_3" value="0" />
  <parameter name="TG_TEMP_PORT_4" value="0" />
  <parameter name="TG_TEMP_PORT_1" value="0" />
  <parameter name="TG_TEMP_PORT_2" value="0" />
  <parameter name="MEM_CLK_NS" value="3.333" />
  <parameter name="TG_TEMP_PORT_0" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="ENUM_MEM_IF_BURSTLENGTH" value="MEM_IF_BURSTLENGTH_8" />
  <parameter name="PLL_AFI_CLK_MULT" value="2400000" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="CFG_ENABLE_NO_DM" value="0" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="INTG_MEM_CLK_ENTRY_CYCLES" value="10" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="CTL_ECC_MULTIPLES_16_24_40_72" value="1" />
  <parameter name="CV_ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="ENUM_MEM_IF_TCWL" value="TCWL_5" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE" value="false" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID" value="0" />
  <parameter name="ENUM_MEM_IF_TRTP" value="TRTP_4" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG_SIM" value="270.0" />
  <parameter name="INTG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="DELAY_PER_DQS_EN_DCHAIN_TAP" value="25" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="10" />
  <parameter name="PLL_DR_CLK_DIV" value="0" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="DELAY_PER_DCHAIN_TAP" value="25" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_VALID" value="0" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_CACHE" value="6668 ps" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="CV_ENUM_WR_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="CV_ENUM_WR_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="CTL_CSR_READ_ONLY" value="1" />
  <parameter name="ENUM_MASK_DBE_INTR" value="DISABLED" />
  <parameter name="CV_ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_CACHE" value="2400000" />
  <parameter name="CV_ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="READ_VALID_FIFO_SIZE" value="16" />
  <parameter name="DLL_MASTER" value="true" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="AC_ROM_MR0_MIRR" value="" />
  <parameter name="MEM_TWTR" value="3" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="ENUM_ENABLE_BURST_INTERRUPT" value="DISABLED" />
  <parameter name="CV_ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="WEIGHT_PORT_2" value="0" />
  <parameter name="WEIGHT_PORT_1" value="0" />
  <parameter name="WEIGHT_PORT_0" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE" value="CYCLONEV" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="WEIGHT_PORT_5" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="WEIGHT_PORT_4" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT" value="0" />
  <parameter name="WEIGHT_PORT_3" value="0" />
  <parameter name="ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="ED_EXPORT_SEQ_DEBUG" value="false" />
  <parameter name="CV_ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="MEM_TRFC_NS" value="130.0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="ENUM_MEM_IF_TFAW" value="TFAW_16" />
  <parameter name="TIMING_BOARD_TDS_APPLIED" value="0.49" />
  <parameter name="AFI_ODT_WIDTH" value="0" />
  <parameter name="PLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="0" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="PLL_P2C_READ_CLK_FREQ" value="0.0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="ENUM_WFIFO0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="QVLD_WR_ADDRESS_OFFSET" value="9" />
  <parameter name="TB_MEM_IF_READ_DQS_WIDTH" value="4" />
  <parameter name="AVL_SYMBOL_WIDTH" value="8" />
  <parameter name="TB_PLL_DLL_MASTER" value="true" />
  <parameter name="MEM_IF_DM_WIDTH" value="4" />
  <parameter name="LOCAL_CS_WIDTH" value="0" />
  <parameter name="CTL_ECC_ENABLED" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="AUTO_POWERDN_EN" value="false" />
  <parameter name="ENUM_WFIFO3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENABLE_ABS_RAM_MEM_INIT" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_HR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS" value="0" />
  <parameter name="PHY_CLKBUF" value="false" />
  <parameter name="ENABLE_ABS_RAM_INTERNAL" value="false" />
  <parameter name="MAX_PENDING_WR_CMD" value="8" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="ENUM_ATTR_COUNTER_ONE_RESET" value="DISABLED" />
  <parameter name="ENUM_WRITE_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="ENUM_MEM_IF_CS_PER_RANK" value="MEM_IF_CS_PER_RANK_1" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_TCL" value="7" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_CACHE" value="2400000" />
  <parameter name="ENUM_LOCAL_IF_CS_WIDTH" value="ADDR_WIDTH_2" />
  <parameter name="TIMING_TDQSCK" value="5500" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CTL_USR_REFRESH_EN" value="false" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="ENUM_WR_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_WR_FIFO_IN_USE_2" value="FALSE" />
  <parameter name="CFG_PORT_WIDTH_READ_ODT_CHIP" value="1" />
  <parameter name="ENUM_WR_FIFO_IN_USE_1" value="FALSE" />
  <parameter name="PLL_WRITE_CLK_FREQ_CACHE" value="300.0" />
  <parameter name="ENUM_WR_FIFO_IN_USE_0" value="FALSE" />
  <parameter name="ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AFI_RATE_RATIO" value="2" />
  <parameter name="ENUM_THLD_JAR2_3" value="THRESHOLD_16" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="ENUM_THLD_JAR2_4" value="THRESHOLD_16" />
  <parameter name="ENUM_THLD_JAR2_5" value="THRESHOLD_16" />
  <parameter name="AV_PORT_0_CONNECT_TO_CV_PORT" value="0" />
  <parameter name="PLL_MEM_CLK_DIV_CACHE" value="1000000" />
  <parameter name="ENUM_CTL_ECC_RMW_ENABLED" value="CTL_ECC_RMW_DISABLED" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_CACHE" value="1000000" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="IO_DQS_IN_RESERVE" value="4" />
  <parameter name="AVL_NUM_SYMBOLS" value="16" />
  <parameter name="ENABLE_NIOS_OCI" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="CTL_OUTPUT_REGD" value="true" />
  <parameter name="CV_PORT_0_CONNECT_TO_AV_PORT" value="0" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG" value="0.0" />
  <parameter name="CTL_CSR_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_PCH" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG" value="270.0" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="AVL_PORT" value="" />
  <parameter name="TB_RATE" value="HALF" />
  <parameter name="REF_CLK_FREQ_CACHE_VALID" value="true" />
  <parameter name="ALLOCATED_RFIFO_PORT" value="0,None,None,None,None,None" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="" />
  <parameter name="MEM_TDQSCK" value="2" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="PLL_HR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR" value="13336 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR" value="3334 ps" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP" value="0" />
  <parameter name="CV_ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_MEM_CLK_MULT" value="2400000" />
  <parameter name="USE_MEM_CLK_FREQ_CACHE" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="CTL_ECC_CSR_ENABLED" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP" value="0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED" value="0.0" />
  <parameter name="MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="CV_ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="AVL_DATA_WIDTH_PORT" value="32,32,32,32,32,32" />
  <parameter name="PLL_WRITE_CLK_DIV" value="1000000" />
  <parameter name="CALIB_VFIFO_OFFSET" value="12" />
  <parameter name="CTL_ECC_MULTIPLES_40_72" value="1" />
  <parameter name="MSB_RFIFO_PORT_2" value="5" />
  <parameter name="MSB_RFIFO_PORT_3" value="5" />
  <parameter name="MSB_RFIFO_PORT_4" value="5" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="0" />
  <parameter name="MSB_RFIFO_PORT_5" value="5" />
  <parameter name="CV_ENUM_PORT5_WIDTH" value="PORT_64_BIT" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="MEM_DRV_STR" value="40" />
  <parameter name="MEM_TREFI" value="2341" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="NUM_SUBGROUP_PER_READ_DQS" value="1" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.02" />
  <parameter name="MSB_RFIFO_PORT_0" value="5" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="MEM_TRP_NS" value="18.0" />
  <parameter name="MSB_RFIFO_PORT_1" value="5" />
  <parameter name="QVLD_EXTRA_FLOP_STAGES" value="4" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR" value="2292 ps" />
  <parameter name="CTL_HRB_ENABLED" value="false" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="PLL_WRITE_CLK_FREQ" value="300.0" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="ENUM_MMR_CFG_MEM_BL" value="MP_BL_8" />
  <parameter name="PLL_DR_CLK_FREQ_STR" value="" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_1" value="USE_NO" />
  <parameter name="STARVE_LIMIT" value="10" />
  <parameter name="PLL_NIOS_CLK_FREQ_CACHE" value="50.0" />
  <parameter name="CV_ENUM_WR_PORT_INFO_2" value="USE_NO" />
  <parameter name="CV_ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="CFG_PORT_WIDTH_WRITE_ODT_CHIP" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CV_ENUM_WR_PORT_INFO_0" value="USE_NO" />
  <parameter name="DUPLICATE_PLL_FOR_PHY_CLK" value="true" />
  <parameter name="SEQUENCER_TYPE_CACHE" value="NIOS" />
  <parameter name="CTL_USR_REFRESH" value="0" />
  <parameter name="AV_PORT_2_CONNECT_TO_CV_PORT" value="2" />
  <parameter name="PLL_MEM_CLK_FREQ_CACHE" value="300.0" />
  <parameter name="CV_ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="CORE_PERIPHERY_DUAL_CLOCK" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG" value="0.0" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL" value="0" />
  <parameter name="DQS_PHASE_SHIFT" value="0" />
  <parameter name="DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG" value="false" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="-0.01" />
  <parameter name="MEM_TRCD" value="6" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="MAX_PENDING_RD_CMD" value="16" />
  <parameter name="PLL_NIOS_CLK_MULT_CACHE" value="2400000" />
  <parameter name="REGISTER_C2P" value="true" />
  <parameter name="MEM_WTCL_INT" value="4" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="13" />
  <parameter name="DQS_EN_DELAY_MAX" value="31" />
  <parameter name="ENUM_CPORT1_TYPE" value="DISABLE" />
  <parameter name="ENABLE_NIOS_PRINTF_OUTPUT" value="false" />
  <parameter name="MR1_BL" value="3" />
  <parameter name="CORE_DEBUG_CONNECTION" value="EXPORT" />
  <parameter name="MR1_BT" value="0" />
  <parameter name="REF_CLK_FREQ" value="125.0" />
  <parameter name="AV_PORT_5_CONNECT_TO_CV_PORT" value="5" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV" value="6000000" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="CFG_WRITE_ODT_CHIP" value="0" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_5" value="2" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR" value="6668 ps" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_3" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_4" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_1" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_2" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_0" value="2" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV" value="1000000" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MATCH" value="0" />
  <parameter name="ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR" value="6668 ps" />
  <parameter name="ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_5" value="2" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_1" value="2" />
  <parameter name="DUAL_WRITE_CLOCK" value="false" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_2" value="2" />
  <parameter name="AC_ROM_MR1_MIRR" value="" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_3" value="2" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_4" value="2" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="CFG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_0" value="2" />
  <parameter name="CV_PORT_2_CONNECT_TO_AV_PORT" value="2" />
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="AUTO_PD_CYCLES" value="0" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="false" />
  <parameter name="ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_PERIOD" value="0" />
  <parameter name="AFI_BANKADDR_WIDTH" value="0" />
  <parameter name="CV_ENUM_CPORT0_TYPE" value="DISABLE" />
  <parameter name="PLL_HR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="ENUM_THLD_JAR2_0" value="THRESHOLD_16" />
  <parameter name="CTL_DEEP_POWERDN_EN" value="false" />
  <parameter name="CTL_TBP_NUM" value="4" />
  <parameter name="ENUM_THLD_JAR2_1" value="THRESHOLD_16" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="9" />
  <parameter name="ENUM_THLD_JAR2_2" value="THRESHOLD_16" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE_INT" value="false" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="CFG_ECC_DECODER_REG" value="0" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT_INT" value="false" />
  <parameter name="REF_CLK_FREQ_CACHE" value="125.0" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="REF_CLK_FREQ_STR" value="125.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_STR" value="150.0 MHz" />
  <parameter name="PLL_MEM_CLK_FREQ" value="300.0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="400.0" />
  <parameter name="READ_FIFO_HALF_RATE" value="true" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="" />
  <parameter name="CTL_DYNAMIC_BANK_ALLOCATION" value="false" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="USE_MM_ADAPTOR" value="true" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="IO_OUT2_DELAY_MAX" value="0" />
  <parameter name="DELAYED_CLOCK_PHASE_SETTING" value="2" />
  <parameter name="PLL_MEM_CLK_MULT_CACHE" value="2400000" />
  <parameter name="USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE" value="false" />
  <parameter name="ENABLE_EXPORT_SEQ_DEBUG_BRIDGE" value="false" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_ROM_MR0" value="" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_TRAS" value="22" />
  <parameter name="PLL_CONFIG_CLK_FREQ_CACHE" value="25.0" />
  <parameter name="ENUM_ECC_DQ_WIDTH" value="ECC_DQ_WIDTH_0" />
  <parameter name="CTL_ECC_AUTO_CORRECTION_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP" value="0" />
  <parameter name="MEM_TINIT_US" value="200" />
  <parameter name="CTL_SELF_REFRESH" value="0" />
  <parameter name="ENUM_MEM_IF_TWTR" value="TWTR_4" />
  <parameter name="CALIBRATION_MODE" value="Skip" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="ENUM_USER_ECC_EN" value="DISABLE" />
  <parameter name="PLL_MEM_CLK_DIV" value="1000000" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="AC_ROM_MR2" value="00000101000000100000" />
  <parameter name="AC_ROM_MR1" value="01100011000000010000" />
  <parameter name="PLL_AFI_PHY_CLK_DIV" value="2000000" />
  <parameter name="AC_ROM_MR3" value="00000010000000110000" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_CACHE" value="2291" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_PCH" value="0" />
  <parameter name="USE_HARD_READ_FIFO" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_STR" value="" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_TO_VALID" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_STR" value="" />
  <parameter name="ENUM_CFG_BURST_LENGTH" value="BL_8" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="CV_ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="PHY_VERSION_NUMBER" value="150" />
  <parameter name="CV_ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="MEM_BANKADDR_WIDTH" value="2" />
  <parameter name="CV_ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="TIMING_BOARD_TIH_APPLIED" value="0.42" />
  <parameter name="CV_ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="4" />
  <parameter name="PLL_WRITE_CLK_MULT_CACHE" value="2400000" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="EXTRA_VFIFO_SHIFT" value="0" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="CFG_TYPE" value="4" />
  <parameter name="ENUM_CLR_INTR" value="NO_CLR_INTR" />
  <parameter name="ENUM_CPORT3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS" value="0" />
  <parameter name="MR3_DS" value="2" />
  <parameter name="PLL_AFI_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_CLK_PARAM_VALID" value="false" />
  <parameter name="MR2_RLWL" value="5" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="PLL_WRITE_CLK_DIV_CACHE" value="1000000" />
  <parameter name="CV_ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT" value="2400000" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="TIMING_TQHS" value="280" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="AV_PORT_1_CONNECT_TO_CV_PORT" value="1" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="CV_PORT_5_CONNECT_TO_AV_PORT" value="5" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="MEM_TMRD_CK" value="5" />
  <parameter name="CFG_INTERFACE_WIDTH" value="32" />
  <parameter name="IO_OUT1_DELAY_MAX" value="31" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="CV_ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT" value="2400000" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE" value="3334 ps" />
  <parameter name="ABS_RAM_MEM_INIT_FILENAME" value="meminit" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENUM_MASK_CORR_DROPPED_INTR" value="DISABLED" />
  <parameter name="AC_PACKAGE_DESKEW" value="false" />
  <parameter name="ENUM_ATTR_STATIC_CONFIG_VALID" value="DISABLED" />
  <parameter name="CTL_ENABLE_WDATA_PATH_LATENCY" value="false" />
  <parameter name="ENUM_CLOCK_OFF_2" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_1" value="DISABLED" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_STR" value="" />
  <parameter name="PLL_HR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="ENUM_CLOCK_OFF_0" value="DISABLED" />
  <parameter name="SEQ_BURST_COUNT_WIDTH" value="1" />
  <parameter name="CFG_BURST_LENGTH" value="8" />
  <parameter name="ENUM_CLOCK_OFF_5" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_4" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_3" value="DISABLED" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="PRIORITY_PORT" value="1,1,1,1,1,1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PERFORM_READ_AFTER_WRITE_CALIBRATION" value="true" />
  <parameter name="TRFC" value="350" />
  <parameter name="IO_STANDARD" value="1.2-V HSUL" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="CV_ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="SPEED_GRADE_CACHE" value="7" />
  <parameter name="CV_ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_CACHE" value="150.0" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="TB_MEM_IF_DQ_WIDTH" value="32" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ" value="0.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="NEGATIVE_WRITE_CK_PHASE" value="true" />
  <parameter name="CFG_MEM_CLK_ENTRY_CYCLES" value="20" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="CV_ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="WRBUFFER_ADDR_WIDTH" value="6" />
  <parameter name="ENUM_CFG_INTERFACE_WIDTH" value="DWIDTH_32" />
  <parameter name="ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="PLL_CONFIG_CLK_FREQ_STR" value="25.0 MHz" />
  <parameter name="CV_ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_CACHE" value="300.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="CV_ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="CV_ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="CV_ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_STR" value="2500 ps" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="CV_CPORT_TYPE_PORT_2" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_3" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_0" value="0" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="CV_CPORT_TYPE_PORT_1" value="0" />
  <parameter name="PLL_DR_CLK_MULT_CACHE" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_4" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_5" value="0" />
  <parameter name="ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_STR" value="75.0 MHz" />
  <parameter name="ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="ENABLE_CSR_SOFT_RESET_REQ" value="true" />
  <parameter name="ENUM_MEM_IF_MEMTYPE" value="DDR3_SDRAM" />
  <parameter name="MAX10_RTL_SEQ" value="false" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="CTL_AUTOPCH_EN" value="false" />
  <parameter name="ENUM_PDN_EXIT_CYCLES" value="SLOW_EXIT" />
  <parameter name="REF_CLK_FREQ_MAX_CACHE" value="500.0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_TO_VALID" value="0" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="MEM_DQ_WIDTH" value="32" />
  <parameter name="MAKE_INTERNAL_NIOS_VISIBLE" value="false" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="ENUM_CFG_SELF_RFSH_EXIT_CYCLES" value="" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_MULT_CACHE" value="0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="FLY_BY" value="false" />
  <parameter name="ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_0" value="5" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ" value="150.0" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="LSB_RFIFO_PORT_5" value="5" />
  <parameter name="LSB_RFIFO_PORT_3" value="5" />
  <parameter name="LSB_RFIFO_PORT_4" value="5" />
  <parameter name="LSB_RFIFO_PORT_1" value="5" />
  <parameter name="CV_ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_2" value="5" />
  <parameter name="ENABLE_LARGE_RW_MGR_DI_BUFFER" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="2.5" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="0.0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="0" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="DWIDTH_RATIO" value="4" />
  <parameter name="INTG_MEM_IF_TREFI" value="3120" />
  <parameter name="CFG_CLR_INTR" value="0" />
  <parameter name="ENABLE_ABSTRACT_RAM" value="false" />
  <parameter name="ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_HR_CLK_PHASE_PS" value="0" />
  <parameter name="ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_ENABLE_NO_DM" value="DISABLED" />
  <parameter name="ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="MEM_TINIT_CK" value="60001" />
  <parameter name="ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="IO_DQS_OUT_RESERVE" value="4" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_STR" value="50.0 MHz" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="MEM_BL" value="8" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="ENUM_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="USE_FAKE_PHY_INTERNAL" value="false" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="ENUM_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="ENUM_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CONTROLLER_LATENCY" value="5" />
  <parameter name="MEM_TRTP" value="3" />
  <parameter name="ENUM_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="TREFI" value="35100" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENUM_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="PLL_AFI_CLK_DIV_CACHE" value="2000000" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_CACHE" value="4000000" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="CV_ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_REGDIMM_ENABLED" value="REGDIMM_DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="ENABLE_BURST_MERGE" value="false" />
  <parameter name="DQS_DELAY_CHAIN_PHASE_SETTING" value="0" />
  <parameter name="CV_ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="ENUM_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="CV_ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENUM_CPORT2_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.02" />
  <parameter name="CV_ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_CACHE" value="20004 ps" />
  <parameter name="ENUM_ENABLE_BURST_TERMINATE" value="DISABLED" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT" value="false" />
  <parameter name="VECT_ATTR_DEBUG_SELECT_BYTE" value="0" />
  <parameter name="CV_PORT_4_CONNECT_TO_AV_PORT" value="4" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="0" />
  <parameter name="CTL_LOOK_AHEAD_DEPTH" value="4" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="SOPC_COMPAT_RESET" value="false" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="PLL_HR_CLK_FREQ_STR" value="" />
  <parameter name="ENABLE_MAX_SIZE_SEQ_MEM" value="false" />
  <parameter name="AFI_CONTROL_WIDTH" value="4" />
  <parameter name="ENUM_ENABLE_PIPELINEGLOBAL" value="DISABLED" />
  <parameter name="COMMAND_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_HR_CLK_DIV" value="0" />
  <parameter name="REF_CLK_FREQ_MIN_CACHE" value="10.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_CACHE" value="0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="IO_DQS_EN_DELAY_OFFSET" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="ENUM_RD_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="USER_DEBUG_LEVEL" value="1" />
  <parameter name="ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_SINGLE_READY_3" value="CONCATENATE_RDY" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.0" />
  <parameter name="ENUM_SINGLE_READY_1" value="CONCATENATE_RDY" />
  <parameter name="ENUM_SINGLE_READY_2" value="CONCATENATE_RDY" />
  <parameter name="ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_GEN_DBE" value="GEN_DBE_DISABLED" />
  <parameter name="ENUM_SINGLE_READY_0" value="CONCATENATE_RDY" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="ADD_EXTERNAL_SEQ_DEBUG_NIOS" value="false" />
  <parameter name="ENUM_ENABLE_DQS_TRACKING" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="ENUM_MEM_IF_TCL" value="TCL_6" />
  <parameter name="ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="CV_ENUM_CPORT1_RFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="LOW_LATENCY" value="false" />
  <parameter name="ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENUM_MEM_IF_DQ_PER_CHIP" value="MEM_IF_DQ_PER_CHIP_8" />
  <parameter name="MR1_WC" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_STR" value="300.0 MHz" />
  <parameter name="ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="PLL_WRITE_CLK_FREQ_STR" value="300.0 MHz" />
  <parameter name="RATE" value="Half" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="POWER_OF_TWO_BUS" value="false" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="MR1_WR" value="3" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="DEBUG_MODE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="NUM_WRITE_PATH_FLOP_STAGES" value="0" />
  <parameter name="CFG_STARVE_LIMIT" value="10" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT" value="0" />
  <parameter name="ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="MEM_CLK_MAX_PS" value="2500.0" />
  <parameter name="ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="HCX_COMPAT_MODE_CACHE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="4" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H6" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="PLL_AFI_CLK_FREQ_STR" value="150.0 MHz" />
  <parameter name="IO_DQDQS_OUT_PHASE_MAX" value="0" />
  <parameter name="MEM_TRRD" value="4" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="ENUM_WR_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_PCH" value="0" />
  <parameter name="ADDR_RATE_RATIO" value="2" />
  <parameter name="TIMING_BOARD_TDH_APPLIED" value="0.4" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE" value="40008 ps" />
  <parameter name="CFG_SELF_RFSH_EXIT_CYCLES" value="67" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR" value="2500 ps" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CTL_REGDIMM_ENABLED" value="false" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_1" value="5" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_0" value="5" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_0" value="0" />
  <parameter name="CV_ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_GEN_SBE" value="GEN_SBE_DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="ENUM_ENABLE_BONDING_WRAPBACK" value="DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_2" value="0" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_1" value="0" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="ENUM_THLD_JAR1_4" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_5" value="THRESHOLD_32" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_4" value="0" />
  <parameter name="PLL_CONFIG_CLK_MULT" value="2400000" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_3" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_5" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS" value="2500" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.01" />
  <parameter name="AFI_WRANK_WIDTH" value="8" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM" value="2500" />
  <parameter name="CFG_ADDR_ORDER" value="0" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.0" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="ENUM_WR_PORT_INFO_0" value="USE_NO" />
  <parameter name="CTL_ODT_ENABLED" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ENUM_WR_PORT_INFO_1" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_2" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="VFIFO_AS_SHIFT_REG" value="false" />
  <parameter name="ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="13" />
  <parameter name="ENUM_THLD_JAR1_0" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_1" value="THRESHOLD_32" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS" value="0" />
  <parameter name="ENUM_THLD_JAR1_2" value="THRESHOLD_32" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="ENUM_THLD_JAR1_3" value="THRESHOLD_32" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="ENUM_CPORT2_TYPE" value="DISABLE" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_ENABLE_ATPG" value="DISABLED" />
  <parameter name="PLL_DR_CLK_MULT" value="0" />
  <parameter name="USE_USER_RDIMM_VALUE" value="false" />
  <parameter name="MEM_FORMAT" value="DISCRETE" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="CONTROLLER_TYPE" value="nextgen_v110" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="4" />
  <parameter name="CTL_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="RATE_CACHE" value="Half" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="CTL_CS_WIDTH" value="1" />
  <parameter name="PLL_AFI_HALF_CLK_MULT" value="2400000" />
  <parameter name="ENUM_OUTPUT_REGD" value="DISABLED" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE" value="2292 ps" />
  <parameter name="MEM_TRFC" value="40" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="AV_PORT_4_CONNECT_TO_CV_PORT" value="4" />
  <parameter name="ENUM_SYNC_MODE_1" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_0" value="ASYNCHRONOUS" />
  <parameter name="ENUM_SYNC_MODE_3" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_2" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_5" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT4_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_4" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG" value="0.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="ENUM_CFG_TYPE" value="DDR3" />
  <parameter name="CV_ENUM_PORT3_WIDTH" value="PORT_64_BIT" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED" value="-0.01" />
  <parameter name="ADDR_ORDER" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_MULT_CACHE" value="2400000" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="EARLY_ADDR_CMD_CLK_TRANSFER" value="false" />
  <parameter name="ENUM_MEM_IF_BANKADDR_WIDTH" value="ADDR_WIDTH_3" />
  <parameter name="ENUM_MASK_SBE_INTR" value="DISABLED" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK" value="0" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="0.0" />
  <parameter name="ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_READ_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_CACHE" value="0" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV" value="0" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MASK" value="0" />
  <parameter name="MULTICAST_EN" value="false" />
  <parameter name="VCALIB_COUNT_WIDTH" value="2" />
  <parameter name="CV_ENUM_PORT4_WIDTH" value="PORT_64_BIT" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS" value="0" />
  <parameter name="OCT_TERM_CONTROL_WIDTH" value="16" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="AC_ROM_MR2_MIRR" value="" />
  <parameter name="ENUM_ENABLE_ECC_CODE_OVERWRITES" value="DISABLED" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="ENUM_MEM_IF_TMRD" value="" />
  <parameter name="CV_LSB_WFIFO_PORT_3" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_2" value="5" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CV_LSB_WFIFO_PORT_5" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_4" value="5" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="0" />
  <parameter name="TB_MEM_CLK_FREQ" value="300.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="7" />
  <parameter name="MEM_CLK_FREQ" value="300.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="CV_ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="ENUM_MEM_IF_TWR" value="TWR_6" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_LDC_AS_LOW_SKEW_CLOCK" value="false" />
  <parameter name="NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="ENUM_CPORT2_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_TYPE" value="LPDDR2" />
  <parameter name="REF_CLK_PS" value="8000.0" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="ENUM_MEM_IF_TRAS" value="TRAS_16" />
  <parameter name="ENUM_INC_SYNC" value="FIFO_SET_2" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.02" />
  <parameter name="ENUM_MEM_IF_TRCD" value="TRCD_6" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="TIMING_TIS" value="290" />
  <parameter name="ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="0.33" />
  <parameter name="ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="IO_IN_DELAY_MAX" value="31" />
  <parameter name="ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR" value="0" />
  <parameter name="FAST_SIM_CALIBRATION" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="CTL_CMD_QUEUE_DEPTH" value="8" />
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_STR" value="2291 ps" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="AVL_ADDR_WIDTH" value="22" />
  <parameter name="CV_ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MAX10_CFG" value="false" />
  <parameter name="CFG_REORDER_DATA" value="true" />
  <parameter name="ENUM_ENABLE_FAST_EXIT_PPD" value="DISABLED" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <parameter name="ENUM_CPORT1_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_PORT3_WIDTH" value="PORT_64_BIT" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG" value="247.0" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="CONTINUE_AFTER_CAL_FAIL" value="false" />
  <parameter name="AFI_RRANK_WIDTH" value="8" />
  <parameter name="ENUM_WFIFO1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_CACHE" value="2400000" />
  <parameter name="PLL_P2C_READ_CLK_MULT" value="0" />
  <parameter name="ENUM_CFG_STARVE_LIMIT" value="STARVE_LIMIT_32" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.34" />
  <parameter name="PLL_HR_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="PLL_DR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="0" />
  <parameter name="ENUM_MEM_IF_TCCD" value="TCCD_4" />
  <parameter name="CV_ENUM_PORT2_WIDTH" value="PORT_64_BIT" />
  <parameter name="NIOS_HEX_FILE_LOCATION" value="../" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="AVL_BE_WIDTH" value="16" />
  <parameter name="AVL_MAX_SIZE" value="32" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="PLL_WRITE_CLK_MULT" value="2400000" />
  <parameter name="ENUM_CTL_USR_REFRESH" value="CTL_USR_REFRESH_DISABLED" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CV_ENUM_CPORT2_RFIFO_MAP" value="FIFO_0" />
  <parameter name="NIOS_ROM_ADDRESS_WIDTH" value="13" />
  <parameter name="CFG_ERRCMD_FIFO_REG" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="ENUM_DISABLE_MERGING" value="MERGING_ENABLED" />
  <parameter name="CV_ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_ADDR_ORDER" value="CHIP_BANK_ROW_COL" />
  <parameter name="AFI_DM_WIDTH" value="16" />
  <parameter name="NUM_AC_FR_CYCLE_SHIFTS" value="1" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE" value="6668 ps" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR" value="40008 ps" />
  <parameter name="PLL_CONFIG_CLK_DIV" value="12000000" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED" value="0.0" />
  <parameter name="ENUM_CTL_ECC_ENABLED" value="CTL_ECC_DISABLED" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="BYTE_ENABLE" value="true" />
  <parameter name="ENUM_MEM_IF_CS_WIDTH" value="MEM_IF_CS_WIDTH_1" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="2" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="CV_ENUM_PORT0_WIDTH" value="PORT_64_BIT" />
  <parameter name="ENUM_CAL_REQ" value="DISABLED" />
  <parameter name="ENUM_PORT0_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_IF_DQ_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_PHASE_PS" value="0" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="0" />
  <parameter name="ADDR_CMD_DDR" value="1" />
  <parameter name="GENERIC_PLL" value="true" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_1" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_CACHE" value="75.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_0" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_3" value="0" />
  <parameter name="MEM_TFAW_NS" value="50.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_2" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ" value="300.0" />
  <parameter name="AVL_DATA_WIDTH_PORT_5" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_4" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_3" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_2" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_1" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_0" value="0" />
  <parameter name="REF_CLK_NS" value="8.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_5" value="0" />
  <parameter name="PLL_CONFIG_CLK_DIV_CACHE" value="12000000" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_4" value="0" />
  <parameter name="AFI_CLK_EN_WIDTH" value="2" />
  <parameter name="USE_LDC_FOR_ADDR_CMD" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CLK_CACHE_VALID" value="true" />
  <parameter name="ENUM_MEM_IF_DWIDTH" value="MEM_IF_DWIDTH_32" />
  <parameter name="ENUM_RD_PORT_INFO_2" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_MEM_IF_SPEEDBIN" value="DDR3_1066_6_6_6" />
  <parameter name="ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="ENUM_CPORT0_TYPE" value="DISABLE" />
  <parameter name="CV_ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="PLL_HR_CLK_MULT" value="0" />
  <parameter name="ENUM_MEM_IF_TRP" value="TRP_6" />
  <parameter name="CV_ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="CV_ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="CV_ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="AVL_SIZE_WIDTH" value="6" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_0" value="FALSE" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR" value="3334 ps" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_2" value="FALSE" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_1" value="FALSE" />
  <parameter name="RDBUFFER_ADDR_WIDTH" value="7" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_CACHE" value="3334 ps" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_MEM_IF_TRC" value="TRC_22" />
  <parameter name="ENUM_RD_PORT_INFO_0" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_1" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="ENABLE_NIOS_JTAG_UART" value="false" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter
     name="CPORT_TYPE_PORT"
     value="Write-only,Read-only,Bidirectional,Bidirectional,Bidirectional,Bidirectional" />
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="AC_ROM_MR1_CALIB" value="01100011000000010000" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="INTG_CYC_TO_RLD_JARS_5" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_4" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_3" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_2" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_1" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_0" value="1" />
  <parameter name="SPEED_GRADE" value="7" />
  <parameter name="CV_ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="PLL_NIOS_CLK_FREQ" value="50.0" />
  <parameter name="ENUM_PORT1_WIDTH" value="PORT_64_BIT" />
  <parameter name="CV_ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS" value="2291" />
  <parameter name="MEM_TRCD_NS" value="18.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE" value="13336 ps" />
  <parameter name="ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="AFI_ADDR_WIDTH" value="40" />
  <parameter name="ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="9" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="MEM_CK_PHASE_CACHE" value="0.0" />
  <parameter name="CTL_SELF_REFRESH_EN" value="false" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="MSB_WFIFO_PORT_0" value="5" />
  <parameter name="CV_LSB_RFIFO_PORT_5" value="5" />
  <parameter name="MSB_WFIFO_PORT_1" value="5" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_TDS" value="270" />
  <parameter name="MSB_WFIFO_PORT_2" value="5" />
  <parameter name="MSB_WFIFO_PORT_3" value="5" />
  <parameter name="MEM_CLK_FREQ_CACHE" value="300.0" />
  <parameter name="MSB_WFIFO_PORT_4" value="5" />
  <parameter name="MSB_WFIFO_PORT_5" value="5" />
  <parameter name="PLL_DR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_NIOS_CLK_DIV_CACHE" value="6000000" />
  <parameter name="CFG_TCCD" value="2" />
  <parameter name="ENUM_MEM_IF_AL" value="AL_0" />
  <parameter name="ENUM_TEST_MODE" value="NORMAL_MODE" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="CV_LSB_RFIFO_PORT_0" value="5" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE_CACHE" value="0.0" />
  <parameter name="ENUM_CPORT0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_LSB_RFIFO_PORT_2" value="5" />
  <parameter name="CV_LSB_RFIFO_PORT_1" value="5" />
  <parameter name="TIMING_TDH" value="270" />
  <parameter name="AV_PORT_3_CONNECT_TO_CV_PORT" value="3" />
  <parameter name="CV_LSB_RFIFO_PORT_4" value="5" />
  <parameter name="SCC_DATA_WIDTH" value="4" />
  <parameter name="CV_LSB_RFIFO_PORT_3" value="5" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_BC" value="0" />
  <parameter name="CV_ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ" value="75.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="PLL_DR_CLK_PHASE_PS_STR" value="" />
  <parameter name="USE_DQS_TRACKING" value="true" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="TIMING_BOARD_TIS_APPLIED" value="0.51" />
  <parameter name="ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED" value="0.01" />
  <parameter name="ENUM_MEM_IF_DQS_WIDTH" value="DQS_WIDTH_4" />
  <parameter name="CTL_ZQCAL_EN" value="false" />
  <parameter name="ENUM_DFX_BYPASS_ENABLE" value="DFX_BYPASS_DISABLED" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="ENUM_CTRL_WIDTH" value="DATA_WIDTH_64_BIT" />
  <parameter name="MEM_T_WL" value="6" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="8" />
  <parameter name="CV_ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="CV_ENUM_CPORT2_TYPE" value="DISABLE" />
  <parameter name="ENUM_PORT2_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_TRP" value="6" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_RDWR" value="0" />
  <parameter name="MEM_CLK_PS" value="3333.0" />
  <parameter name="IS_ES_DEVICE_CACHE" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ" value="150.0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_1" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_2" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_3" value="EMPTY" />
  <parameter name="MEM_TRRD_NS" value="10.0" />
  <parameter name="CV_PORT_3_CONNECT_TO_AV_PORT" value="3" />
  <parameter name="ENUM_DELAY_BONDING" value="BONDING_LATENCY_0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_0" value="EMPTY" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="DQS_IN_DELAY_MAX" value="31" />
  <parameter name="LSB_WFIFO_PORT_4" value="5" />
  <parameter name="LSB_WFIFO_PORT_5" value="5" />
  <parameter name="LSB_WFIFO_PORT_2" value="5" />
  <parameter name="LSB_WFIFO_PORT_3" value="5" />
  <parameter name="LSB_WFIFO_PORT_0" value="5" />
  <parameter name="LSB_WFIFO_PORT_1" value="5" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED" value="0.0" />
  <parameter name="CFG_PDN_EXIT_CYCLES" value="10" />
  <parameter name="ENUM_WFIFO2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="CV_ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="PLL_MEM_CLK_FREQ_STR" value="300.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_CACHE" value="150.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_CACHE" value="2000000" />
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_CACHE" value="3334 ps" />
  <parameter name="TIMING_TDQSS" value="1.0" />
  <parameter name="TIMING_TDQSQ" value="240" />
  <parameter name="ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT1_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR" value="3334 ps" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="PLL_P2C_READ_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="TIMING_TDQSH" value="0.4" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="USE_2X_FF" value="false" />
  <parameter name="ENUM_RD_FIFO_IN_USE_2" value="FALSE" />
  <parameter name="PLL_DR_CLK_FREQ" value="0.0" />
  <parameter name="ENUM_RD_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_0" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_1" value="FALSE" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="ENUM_REORDER_DATA" value="DATA_REORDERING" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="PRIORITY_PORT_0" value="0" />
  <parameter name="MEM_T_RL" value="10" />
  <parameter name="MEM_TWR" value="5" />
  <parameter name="PRIORITY_PORT_2" value="0" />
  <parameter name="PRIORITY_PORT_1" value="0" />
  <parameter name="USE_DR_CLK" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_CACHE" value="2500" />
  <parameter name="AC_ROM_MR3_MIRR" value="" />
  <parameter name="ENABLE_EMIT_JTAG_MASTER" value="true" />
  <parameter name="CPORT_TYPE_PORT_3" value="0" />
  <parameter name="MEM_IF_DQS_WIDTH" value="4" />
  <parameter name="CPORT_TYPE_PORT_2" value="0" />
  <parameter name="CPORT_TYPE_PORT_1" value="0" />
  <parameter name="TIMING_TIH" value="290" />
  <parameter name="CPORT_TYPE_PORT_0" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD" value="0" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="0" />
  <parameter name="USE_AXI_ADAPTOR" value="false" />
  <parameter name="PRIORITY_PORT_4" value="0" />
  <parameter name="PRIORITY_PORT_3" value="0" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT" value="true" />
  <parameter name="PRIORITY_PORT_5" value="0" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_2" value="FALSE" />
  <parameter name="ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR" value="20004 ps" />
  <parameter name="ENUM_CMD_PORT_IN_USE_1" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_0" value="FALSE" />
  <parameter name="NUM_OF_PORTS" value="1" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="CV_ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="" />
  <parameter name="ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="MAX_WRITE_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM" value="2292" />
  <parameter name="CPORT_TYPE_PORT_5" value="0" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="CPORT_TYPE_PORT_4" value="0" />
  <parameter name="ADD_EFFICIENCY_MONITOR" value="false" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="CV_MSB_RFIFO_PORT_1" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_0" value="5" />
  <parameter name="PLL_AFI_CLK_DIV" value="2000000" />
  <parameter name="ENUM_PORT5_WIDTH" value="PORT_64_BIT" />
  <parameter name="CV_MSB_RFIFO_PORT_5" value="5" />
  <parameter name="MEM_TFAW" value="16" />
  <parameter name="CV_MSB_RFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_3" value="5" />
  <parameter name="CV_ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_RFIFO_PORT_2" value="5" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_pll0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_clock_pair_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_read_valid_selector.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_addr_cmd_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_reset.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_acv_ldc.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_memphy.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_reset_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_new_io_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_fr_cycle_shifter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_fr_cycle_extender.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_read_datapath.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_write_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_simple_ddio_out.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_phy_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_iss_probe.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_flop_mem.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_addr_cmd_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_altdqdqs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altdq_dqs2_acv_cyclonev_lpddr2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0.ppf"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_report_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_report_timing_core.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_pin_map.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_pin_assignments.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_parameters.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/afi_mux_lpddr2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_software/sequencer.c"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_software/sequencer.h"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_software/sequencer_defines.h"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_make_qsys_seq.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_mem_if_sequencer_rst.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_demux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_router_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_router_009.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_mux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_ac_ROM_reg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_bitcheck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_datamux.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_data_broadcast.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_data_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_di_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_di_buffer_wrap.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_dm_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_generic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_inst_ROM_reg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_jumplogic.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_lfsr12.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_lfsr36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_lfsr72.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_lpddr2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_pattern_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_ram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_ram_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_read_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_write_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/sequencer_data_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/sequencer_phy_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/sequencer_reg_file.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/sequencer_scc_acv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/sequencer_scc_acv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/sequencer_scc_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/sequencer_scc_reg_file.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/sequencer_scc_siii_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/sequencer_scc_sv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/sequencer_scc_sv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/sequencer_trk_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_AC_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_inst_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_sequencer_mem.hex"
       type="HEX"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_dmaster.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_dmaster_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_dmaster_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_dmaster_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_c0.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_arbiter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_burst_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_cmd_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_buffer_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_burst_tracking.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_dataid_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_list.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_define.iv"
       type="VERILOG_INCLUDE"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_input_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_rank_timer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_sideband.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_tbp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_timing_param.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_if_nextgen_lpddr2_controller_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_mem_if_oct_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_mem_if_dll_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/alt_mem_if/alt_mem_if_interfaces/alt_mem_if_lpddr2_emif/alt_mem_if_lpddr2_emif_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/alt_mem_if/altera_mem_if_pll/altera_mem_if_lpddr2_pll/altera_mem_if_lpddr2_pll_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_lpddr2_phy_core/altera_mem_if_lpddr2_phy_core_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/alt_mem_if/altera_mem_if_afi_muxes/altera_mem_if_lpddr2_afi_mux/altera_mem_if_lpddr2_afi_mux_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/alt_mem_if/altera_mem_if_qseq/altera_mem_if_lpddr2_qseq/altera_mem_if_lpddr2_qseq_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets.v" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes.v" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master.v" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_lpddr2_controller/alt_mem_if_nextgen_lpddr2_controller_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_lpddr2_controller_core/alt_mem_if_nextgen_lpddr2_controller_core_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr_controller_110/rtl/alt_mem_ddrx_mm_st_converter/alt_mem_ddrx_mm_st_converter_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/alt_mem_if/altera_mem_if_oct/altera_mem_if_oct_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/alt_mem_if/altera_mem_if_dll/altera_mem_if_dll_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="D8M_QSYS" as="mem_if_lpddr2_emif" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 225 starting:altera_mem_if_lpddr2_emif "submodules/D8M_QSYS_mem_if_lpddr2_emif"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>17</b> modules, <b>40</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dmaster.master and dmaster_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dmaster_master_translator.avalon_universal_master_0 and s0_seq_debug_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces s0_seq_debug_translator.avalon_anti_slave_0 and s0.seq_debug</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>8</b> modules, <b>18</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>18</b> modules, <b>44</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>18</b> modules, <b>44</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mem_if_lpddr2_emif"><![CDATA["<b>mem_if_lpddr2_emif</b>" reuses <b>altera_mem_if_lpddr2_pll</b> "<b>submodules/D8M_QSYS_mem_if_lpddr2_emif_pll0</b>"]]></message>
   <message level="Debug" culprit="mem_if_lpddr2_emif"><![CDATA["<b>mem_if_lpddr2_emif</b>" reuses <b>altera_mem_if_lpddr2_phy_core</b> "<b>submodules/D8M_QSYS_mem_if_lpddr2_emif_p0</b>"]]></message>
   <message level="Debug" culprit="mem_if_lpddr2_emif"><![CDATA["<b>mem_if_lpddr2_emif</b>" reuses <b>altera_mem_if_lpddr2_afi_mux</b> "<b>submodules/afi_mux_lpddr2</b>"]]></message>
   <message level="Debug" culprit="mem_if_lpddr2_emif"><![CDATA["<b>mem_if_lpddr2_emif</b>" reuses <b>altera_mem_if_lpddr2_qseq</b> "<b>submodules/D8M_QSYS_mem_if_lpddr2_emif_s0</b>"]]></message>
   <message level="Debug" culprit="mem_if_lpddr2_emif"><![CDATA["<b>mem_if_lpddr2_emif</b>" reuses <b>altera_jtag_avalon_master</b> "<b>submodules/D8M_QSYS_mem_if_lpddr2_emif_dmaster</b>"]]></message>
   <message level="Debug" culprit="mem_if_lpddr2_emif"><![CDATA["<b>mem_if_lpddr2_emif</b>" reuses <b>altera_mem_if_nextgen_lpddr2_controller</b> "<b>submodules/D8M_QSYS_mem_if_lpddr2_emif_c0</b>"]]></message>
   <message level="Debug" culprit="mem_if_lpddr2_emif"><![CDATA["<b>mem_if_lpddr2_emif</b>" reuses <b>altera_mem_if_oct</b> "<b>submodules/altera_mem_if_oct_cyclonev</b>"]]></message>
   <message level="Debug" culprit="mem_if_lpddr2_emif"><![CDATA["<b>mem_if_lpddr2_emif</b>" reuses <b>altera_mem_if_dll</b> "<b>submodules/altera_mem_if_dll_cyclonev</b>"]]></message>
   <message level="Debug" culprit="mem_if_lpddr2_emif"><![CDATA["<b>mem_if_lpddr2_emif</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/D8M_QSYS_mem_if_lpddr2_emif_mm_interconnect_0</b>"]]></message>
   <message level="Info" culprit="mem_if_lpddr2_emif"><![CDATA["<b>D8M_QSYS</b>" instantiated <b>altera_mem_if_lpddr2_emif</b> "<b>mem_if_lpddr2_emif</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 138 starting:altera_mem_if_lpddr2_pll "submodules/D8M_QSYS_mem_if_lpddr2_emif_pll0"</message>
   <message level="Info" culprit="pll0"><![CDATA["<b>mem_if_lpddr2_emif</b>" instantiated <b>altera_mem_if_lpddr2_pll</b> "<b>pll0</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 137 starting:altera_mem_if_lpddr2_phy_core "submodules/D8M_QSYS_mem_if_lpddr2_emif_p0"</message>
   <message level="Info" culprit="p0">Generating clock pair generator</message>
   <message level="Info" culprit="p0">Generating D8M_QSYS_mem_if_lpddr2_emif_p0_altdqdqs</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">Remember to run the D8M_QSYS_mem_if_lpddr2_emif_p0_pin_assignments.tcl</message>
   <message level="Info" culprit="p0">script after running Synthesis and before Fitting.</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0"><![CDATA["<b>mem_if_lpddr2_emif</b>" instantiated <b>altera_mem_if_lpddr2_phy_core</b> "<b>p0</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 136 starting:altera_mem_if_lpddr2_afi_mux "submodules/afi_mux_lpddr2"</message>
   <message level="Info" culprit="m0"><![CDATA["<b>mem_if_lpddr2_emif</b>" instantiated <b>altera_mem_if_lpddr2_afi_mux</b> "<b>m0</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 135 starting:altera_mem_if_lpddr2_qseq "submodules/D8M_QSYS_mem_if_lpddr2_emif_s0"</message>
   <message level="Info" culprit="s0">Generating Qsys sequencer system</message>
   <message level="Info" culprit="s0">QSYS sequencer system generated successfully</message>
   <message level="Info" culprit="s0"><![CDATA["<b>mem_if_lpddr2_emif</b>" instantiated <b>altera_mem_if_lpddr2_qseq</b> "<b>s0</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 134 starting:altera_jtag_avalon_master "submodules/D8M_QSYS_mem_if_lpddr2_emif_dmaster"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>timing_adapter</b> "<b>submodules/D8M_QSYS_mem_if_lpddr2_emif_dmaster_timing_adt</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>channel_adapter</b> "<b>submodules/D8M_QSYS_mem_if_lpddr2_emif_dmaster_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>channel_adapter</b> "<b>submodules/D8M_QSYS_mem_if_lpddr2_emif_dmaster_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="dmaster"><![CDATA["<b>mem_if_lpddr2_emif</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>dmaster</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 14 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>dmaster</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 13 starting:timing_adapter "submodules/D8M_QSYS_mem_if_lpddr2_emif_dmaster_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>dmaster</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 123 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 11 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 10 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 9 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 8 starting:channel_adapter "submodules/D8M_QSYS_mem_if_lpddr2_emif_dmaster_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>dmaster</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 7 starting:channel_adapter "submodules/D8M_QSYS_mem_if_lpddr2_emif_dmaster_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>dmaster</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 354 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>D8M_QSYS</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 142 starting:altera_mem_if_nextgen_lpddr2_controller "submodules/D8M_QSYS_mem_if_lpddr2_emif_c0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="c0"><![CDATA["<b>c0</b>" reuses <b>altera_mem_if_nextgen_lpddr2_controller_core</b> "<b>submodules/alt_mem_if_nextgen_lpddr2_controller_core</b>"]]></message>
   <message level="Debug" culprit="c0"><![CDATA["<b>c0</b>" reuses <b>alt_mem_ddrx_mm_st_converter</b> "<b>submodules/alt_mem_ddrx_mm_st_converter</b>"]]></message>
   <message level="Info" culprit="c0"><![CDATA["<b>mem_if_lpddr2_emif</b>" instantiated <b>altera_mem_if_nextgen_lpddr2_controller</b> "<b>c0</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 5 starting:altera_mem_if_nextgen_lpddr2_controller_core "submodules/alt_mem_if_nextgen_lpddr2_controller_core"</message>
   <message level="Info" culprit="ng0"><![CDATA["<b>c0</b>" instantiated <b>altera_mem_if_nextgen_lpddr2_controller_core</b> "<b>ng0</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 4 starting:alt_mem_ddrx_mm_st_converter "submodules/alt_mem_ddrx_mm_st_converter"</message>
   <message level="Info" culprit="a0"><![CDATA["<b>c0</b>" instantiated <b>alt_mem_ddrx_mm_st_converter</b> "<b>a0</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 143 starting:altera_mem_if_oct "submodules/altera_mem_if_oct_cyclonev"</message>
   <message level="Info" culprit="oct0"><![CDATA["<b>mem_if_lpddr2_emif</b>" instantiated <b>altera_mem_if_oct</b> "<b>oct0</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 142 starting:altera_mem_if_dll "submodules/altera_mem_if_dll_cyclonev"</message>
   <message level="Info" culprit="dll0"><![CDATA["<b>mem_if_lpddr2_emif</b>" instantiated <b>altera_mem_if_dll</b> "<b>dll0</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 141 starting:altera_mm_interconnect "submodules/D8M_QSYS_mem_if_lpddr2_emif_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>mem_if_lpddr2_emif</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 142 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_qsys_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_qsys_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 140 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_avalon_jtag_slave_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:15.0:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=50000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1"
   instancePathKey="D8M_QSYS:.:mipi_pwdn_n"
   kind="altera_avalon_pio"
   version="15.0"
   name="D8M_QSYS_mipi_pwdn_n">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="1" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Output" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mipi_pwdn_n.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS" as="mipi_pwdn_n,mipi_reset_n" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 233 starting:altera_avalon_pio "submodules/D8M_QSYS_mipi_pwdn_n"</message>
   <message level="Info" culprit="mipi_pwdn_n">Starting RTL generation for module 'D8M_QSYS_mipi_pwdn_n'</message>
   <message level="Info" culprit="mipi_pwdn_n">  Generation command is [exec J:/altera/15.0.0.145/quartus/bin64/perl/bin/perl.exe -I J:/altera/15.0.0.145/quartus/bin64/perl/lib -I J:/altera/15.0.0.145/quartus/sopc_builder/bin/europa -I J:/altera/15.0.0.145/quartus/sopc_builder/bin/perl_lib -I J:/altera/15.0.0.145/quartus/sopc_builder/bin -I J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/common -I J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=D8M_QSYS_mipi_pwdn_n --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt6920_8943881177585456502.dir/0065_mipi_pwdn_n_gen/ --quartus_dir=J:/altera/15.0.0.145/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt6920_8943881177585456502.dir/0065_mipi_pwdn_n_gen//D8M_QSYS_mipi_pwdn_n_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="mipi_pwdn_n">Done RTL generation for module 'D8M_QSYS_mipi_pwdn_n'</message>
   <message level="Info" culprit="mipi_pwdn_n"><![CDATA["<b>D8M_QSYS</b>" instantiated <b>altera_avalon_pio</b> "<b>mipi_pwdn_n</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_qsys:15.0:bht_ramBlockType=Automatic,breakAbsoluteAddr=526368,breakOffset=32,breakSlave=nios2_qsys.jtag_debug_module,clockFrequency=50000000,cpuID=0,cpuID_stored=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=20,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;onchip_memory2.s1&apos; start=&apos;0x40000&apos; end=&apos;0x6BF20&apos; /&gt;&lt;slave name=&apos;nios2_qsys.jtag_debug_module&apos; start=&apos;0x80800&apos; end=&apos;0x81000&apos; /&gt;&lt;slave name=&apos;timer.s1&apos; start=&apos;0x81000&apos; end=&apos;0x81020&apos; /&gt;&lt;slave name=&apos;TERASIC_AUTO_FOCUS_0.mm_ctrl&apos; start=&apos;0x81020&apos; end=&apos;0x81040&apos; /&gt;&lt;slave name=&apos;i2c_opencores_mipi.avalon_slave_0&apos; start=&apos;0x81040&apos; end=&apos;0x81060&apos; /&gt;&lt;slave name=&apos;i2c_opencores_camera.avalon_slave_0&apos; start=&apos;0x81060&apos; end=&apos;0x81080&apos; /&gt;&lt;slave name=&apos;key.s1&apos; start=&apos;0x81080&apos; end=&apos;0x81090&apos; /&gt;&lt;slave name=&apos;mipi_reset_n.s1&apos; start=&apos;0x81090&apos; end=&apos;0x810A0&apos; /&gt;&lt;slave name=&apos;mipi_pwdn_n.s1&apos; start=&apos;0x810A0&apos; end=&apos;0x810B0&apos; /&gt;&lt;slave name=&apos;hdmi_tx_int_n.s1&apos; start=&apos;0x810B0&apos; end=&apos;0x810C0&apos; /&gt;&lt;slave name=&apos;i2c_scl.s1&apos; start=&apos;0x810C0&apos; end=&apos;0x810D0&apos; /&gt;&lt;slave name=&apos;i2c_sda.s1&apos; start=&apos;0x810D0&apos; end=&apos;0x810E0&apos; /&gt;&lt;slave name=&apos;sysid_qsys.control_slave&apos; start=&apos;0x810E0&apos; end=&apos;0x810E8&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x810E8&apos; end=&apos;0x810F0&apos; /&gt;&lt;/address-map&gt;,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize=32,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_omitDataMaster=false,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_debugReqSignals=false,debug_embeddedPLL=true,debug_jtagInstanceID=0,debug_level=Level1,debug_triggerArming=true,deviceFamilyName=Cyclone V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,exceptionAbsoluteAddr=262176,exceptionOffset=32,exceptionSlave=onchip_memory2.s1,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=20,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;onchip_memory2.s1&apos; start=&apos;0x40000&apos; end=&apos;0x6BF20&apos; /&gt;&lt;slave name=&apos;nios2_qsys.jtag_debug_module&apos; start=&apos;0x80800&apos; end=&apos;0x81000&apos; /&gt;&lt;/address-map&gt;,internalIrqMaskSystemInfo=31,manuallyAssignCpuID=true,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,muldiv_divider=false,muldiv_multiplierType=EmbeddedMulFast,ocimem_ramBlockType=Automatic,regfile_ramBlockType=Automatic,resetAbsoluteAddr=262144,resetOffset=0,resetSlave=onchip_memory2.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateModelChecker=false,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_activateTrace_user=false,setting_allowFullAddressRange=false,setting_alwaysEncrypt=true,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_avalonDebugPortPresent=false,setting_bhtIndexPcOnly=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Automatic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=false,setting_debugSimGen=false,setting_dtcm_ecc_present=false,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportvectors=false,setting_extraExceptionInfo=false,setting_fullWaveformSignals=false,setting_ic_ecc_present=true,setting_illegalInstructionsTrap=false,setting_illegalMemAccessDetection=false,setting_interruptControllerType=Internal,setting_itcm_ecc_present=false,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_perfCounterWidth=32,setting_performanceCounter=false,setting_preciseDivisionErrorException=false,setting_preciseIllegalMemAccessException=false,setting_preciseSlaveAccessErrorException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings="
   instancePathKey="D8M_QSYS:.:nios2_qsys"
   kind="altera_nios2_qsys"
   version="15.0"
   name="D8M_QSYS_nios2_qsys">
  <parameter name="icache_burstType" value="None" />
  <parameter name="setting_performanceCounter" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="2048" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="setting_activateTrace_user" value="false" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Fast" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="setting_perfCounterWidth" value="32" />
  <parameter name="breakOffset" value="32" />
  <parameter name="breakSlave" value="nios2_qsys.jtag_debug_module" />
  <parameter name="setting_branchPredictionType" value="Automatic" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="526368" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="setting_illegalInstructionsTrap" value="false" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="resetAbsoluteAddr" value="262144" />
  <parameter name="internalIrqMaskSystemInfo" value="31" />
  <parameter name="setting_dtcm_ecc_present" value="false" />
  <parameter name="exceptionAbsoluteAddr" value="262176" />
  <parameter name="setting_preciseSlaveAccessErrorException" value="false" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="icache_size" value="4096" />
  <parameter name="setting_itcm_ecc_present" value="false" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;onchip_memory2.s1&apos; start=&apos;0x40000&apos; end=&apos;0x6BF20&apos; /&gt;&lt;slave name=&apos;nios2_qsys.jtag_debug_module&apos; start=&apos;0x80800&apos; end=&apos;0x81000&apos; /&gt;&lt;slave name=&apos;timer.s1&apos; start=&apos;0x81000&apos; end=&apos;0x81020&apos; /&gt;&lt;slave name=&apos;TERASIC_AUTO_FOCUS_0.mm_ctrl&apos; start=&apos;0x81020&apos; end=&apos;0x81040&apos; /&gt;&lt;slave name=&apos;i2c_opencores_mipi.avalon_slave_0&apos; start=&apos;0x81040&apos; end=&apos;0x81060&apos; /&gt;&lt;slave name=&apos;i2c_opencores_camera.avalon_slave_0&apos; start=&apos;0x81060&apos; end=&apos;0x81080&apos; /&gt;&lt;slave name=&apos;key.s1&apos; start=&apos;0x81080&apos; end=&apos;0x81090&apos; /&gt;&lt;slave name=&apos;mipi_reset_n.s1&apos; start=&apos;0x81090&apos; end=&apos;0x810A0&apos; /&gt;&lt;slave name=&apos;mipi_pwdn_n.s1&apos; start=&apos;0x810A0&apos; end=&apos;0x810B0&apos; /&gt;&lt;slave name=&apos;hdmi_tx_int_n.s1&apos; start=&apos;0x810B0&apos; end=&apos;0x810C0&apos; /&gt;&lt;slave name=&apos;i2c_scl.s1&apos; start=&apos;0x810C0&apos; end=&apos;0x810D0&apos; /&gt;&lt;slave name=&apos;i2c_sda.s1&apos; start=&apos;0x810D0&apos; end=&apos;0x810E0&apos; /&gt;&lt;slave name=&apos;sysid_qsys.control_slave&apos; start=&apos;0x810E0&apos; end=&apos;0x810E8&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x810E8&apos; end=&apos;0x810F0&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="setting_allowFullAddressRange" value="false" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="setting_bhtIndexPcOnly" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="setting_activateModelChecker" value="false" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="dcache_lineSize" value="32" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="setting_illegalMemAccessDetection" value="false" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_extraExceptionInfo" value="false" />
  <parameter name="exceptionSlave" value="onchip_memory2.s1" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="20" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="instAddrWidth" value="20" />
  <parameter name="cpuID_stored" value="0" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="setting_debugSimGen" value="false" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="manuallyAssignCpuID" value="true" />
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="setting_preciseDivisionErrorException" value="false" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="cpuReset" value="false" />
  <parameter name="resetSlave" value="onchip_memory2.s1" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="dcache_omitDataMaster" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="muldiv_divider" value="false" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="muldiv_multiplierType" value="EmbeddedMulFast" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="setting_fullWaveformSignals" value="false" />
  <parameter name="debug_level" value="Level1" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone V" />
  <parameter name="debug_embeddedPLL" value="true" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_dc_ecc_present" value="false" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;onchip_memory2.s1&apos; start=&apos;0x40000&apos; end=&apos;0x6BF20&apos; /&gt;&lt;slave name=&apos;nios2_qsys.jtag_debug_module&apos; start=&apos;0x80800&apos; end=&apos;0x81000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_nios2_qsys.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_nios2_qsys.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_nios2_qsys.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_nios2_qsys_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_nios2_qsys_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_nios2_qsys_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_nios2_qsys_jtag_debug_module_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_nios2_qsys_jtag_debug_module_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_nios2_qsys_jtag_debug_module_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_nios2_qsys_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_nios2_qsys_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_nios2_qsys_oci_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_nios2_qsys_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_nios2_qsys_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_nios2_qsys_test_bench.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/nios2_ip/altera_nios2/altera_nios2_qsys_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS" as="nios2_qsys" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 231 starting:altera_nios2_qsys "submodules/D8M_QSYS_nios2_qsys"</message>
   <message level="Info" culprit="nios2_qsys">Starting RTL generation for module 'D8M_QSYS_nios2_qsys'</message>
   <message level="Info" culprit="nios2_qsys">  Generation command is [exec J:/altera/15.0.0.145/quartus/bin64/eperlcmd.exe -I J:/altera/15.0.0.145/quartus/bin64/perl/lib -I J:/altera/15.0.0.145/quartus/sopc_builder/bin/europa -I J:/altera/15.0.0.145/quartus/sopc_builder/bin/perl_lib -I J:/altera/15.0.0.145/quartus/sopc_builder/bin -I J:/altera/15.0.0.145/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I J:/altera/15.0.0.145/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I J:/altera/15.0.0.145/quartus/../ip/altera/nios2_ip/altera_nios2 -I J:/altera/15.0.0.145/quartus/../ip/altera/nios2_ip/altera_nios2 -- J:/altera/15.0.0.145/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=D8M_QSYS_nios2_qsys --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt6920_8943881177585456502.dir/0066_nios2_qsys_gen/ --quartus_bindir=J:/altera/15.0.0.145/quartus/bin64 --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt6920_8943881177585456502.dir/0066_nios2_qsys_gen//D8M_QSYS_nios2_qsys_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="nios2_qsys"># 2016.04.29 16:06:35 (*) Starting Nios II generation</message>
   <message level="Info" culprit="nios2_qsys"># 2016.04.29 16:06:35 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="nios2_qsys"># 2016.04.29 16:06:45 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="nios2_qsys"># 2016.04.29 16:06:45 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="nios2_qsys"># 2016.04.29 16:07:10 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="nios2_qsys"># 2016.04.29 16:07:10 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="nios2_qsys"># 2016.04.29 16:07:10 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="nios2_qsys"># 2016.04.29 16:07:10 (*)     Testbench</message>
   <message level="Info" culprit="nios2_qsys"># 2016.04.29 16:07:10 (*)     Instruction decoding</message>
   <message level="Info" culprit="nios2_qsys"># 2016.04.29 16:07:10 (*)       Instruction fields</message>
   <message level="Info" culprit="nios2_qsys"># 2016.04.29 16:07:10 (*)       Instruction decodes</message>
   <message level="Info" culprit="nios2_qsys"># 2016.04.29 16:07:10 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="nios2_qsys"># 2016.04.29 16:07:10 (*)       Instruction controls</message>
   <message level="Info" culprit="nios2_qsys"># 2016.04.29 16:07:10 (*)     Pipeline frontend</message>
   <message level="Info" culprit="nios2_qsys"># 2016.04.29 16:07:10 (*)     Pipeline backend</message>
   <message level="Info" culprit="nios2_qsys"># 2016.04.29 16:07:13 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="nios2_qsys"># 2016.04.29 16:07:15 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="nios2_qsys"># 2016.04.29 16:07:16 (*) Done Nios II generation</message>
   <message level="Info" culprit="nios2_qsys">Done RTL generation for module 'D8M_QSYS_nios2_qsys'</message>
   <message level="Info" culprit="nios2_qsys"><![CDATA["<b>D8M_QSYS</b>" instantiated <b>altera_nios2_qsys</b> "<b>nios2_qsys</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:15.0:allowInSystemMemoryContentEditor=false,autoInitializationFileName=D8M_QSYS_onchip_memory2,blockType=AUTO,copyInitFile=false,dataWidth=32,derived_gui_ram_block_type=Automatic,derived_init_file_name=D8M_QSYS_onchip_memory2.hex,derived_is_hardcopy=false,derived_set_addr_width=16,derived_set_data_width=32,deviceFamily=Cyclone V,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=180000,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="D8M_QSYS:.:onchip_memory2"
   kind="altera_avalon_onchip_memory2"
   version="15.0"
   name="D8M_QSYS_onchip_memory2">
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="autoInitializationFileName" value="D8M_QSYS_onchip_memory2" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="false" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="16" />
  <parameter name="derived_init_file_name" value="D8M_QSYS_onchip_memory2.hex" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone V" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="180000" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_onchip_memory2.hex"
       type="HEX"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_onchip_memory2.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS" as="onchip_memory2" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 230 starting:altera_avalon_onchip_memory2 "submodules/D8M_QSYS_onchip_memory2"</message>
   <message level="Info" culprit="onchip_memory2">Starting RTL generation for module 'D8M_QSYS_onchip_memory2'</message>
   <message level="Info" culprit="onchip_memory2">  Generation command is [exec J:/altera/15.0.0.145/quartus/bin64/perl/bin/perl.exe -I J:/altera/15.0.0.145/quartus/bin64/perl/lib -I J:/altera/15.0.0.145/quartus/sopc_builder/bin/europa -I J:/altera/15.0.0.145/quartus/sopc_builder/bin/perl_lib -I J:/altera/15.0.0.145/quartus/sopc_builder/bin -I J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/common -I J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=D8M_QSYS_onchip_memory2 --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt6920_8943881177585456502.dir/0067_onchip_memory2_gen/ --quartus_dir=J:/altera/15.0.0.145/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt6920_8943881177585456502.dir/0067_onchip_memory2_gen//D8M_QSYS_onchip_memory2_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="onchip_memory2">Done RTL generation for module 'D8M_QSYS_onchip_memory2'</message>
   <message level="Info" culprit="onchip_memory2"><![CDATA["<b>D8M_QSYS</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memory2</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sysid_qsys:15.0:AUTO_DEVICE_FAMILY=Cyclone V,id=0,timestamp=1461917181"
   instancePathKey="D8M_QSYS:.:sysid_qsys"
   kind="altera_avalon_sysid_qsys"
   version="15.0"
   name="D8M_QSYS_sysid_qsys">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="id" value="0" />
  <parameter name="timestamp" value="1461917181" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_sysid_qsys.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS" as="sysid_qsys" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 229 starting:altera_avalon_sysid_qsys "submodules/D8M_QSYS_sysid_qsys"</message>
   <message level="Info" culprit="sysid_qsys"><![CDATA["<b>D8M_QSYS</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sysid_qsys</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_timer:15.0:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=49999,mult=0,period=1,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=50000000,ticksPerSec=1000,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0,watchdogPulse=2"
   instancePathKey="D8M_QSYS:.:timer"
   kind="altera_avalon_timer"
   version="15.0"
   name="D8M_QSYS_timer">
  <parameter name="loadValue" value="49999" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnitsString" value="ms" />
  <parameter name="mult" value="0" />
  <parameter name="ticksPerSec" value="1000" />
  <parameter name="systemFrequency" value="50000000" />
  <parameter name="alwaysRun" value="false" />
  <parameter name="valueInSecond" value="0" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="watchdogPulse" value="2" />
  <parameter name="slave_address_width" value="3" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timerPreset" value="FULL_FEATURED" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_timer.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS" as="timer" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 228 starting:altera_avalon_timer "submodules/D8M_QSYS_timer"</message>
   <message level="Info" culprit="timer">Starting RTL generation for module 'D8M_QSYS_timer'</message>
   <message level="Info" culprit="timer">  Generation command is [exec J:/altera/15.0.0.145/quartus/bin64//perl/bin/perl.exe -I J:/altera/15.0.0.145/quartus/bin64//perl/lib -I J:/altera/15.0.0.145/quartus/sopc_builder/bin/europa -I J:/altera/15.0.0.145/quartus/sopc_builder/bin/perl_lib -I J:/altera/15.0.0.145/quartus/sopc_builder/bin -I J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/common -I J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- J:/altera/15.0.0.145/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=D8M_QSYS_timer --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt6920_8943881177585456502.dir/0069_timer_gen/ --quartus_dir=J:/altera/15.0.0.145/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt6920_8943881177585456502.dir/0069_timer_gen//D8M_QSYS_timer_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="timer">Done RTL generation for module 'D8M_QSYS_timer'</message>
   <message level="Info" culprit="timer"><![CDATA["<b>D8M_QSYS</b>" instantiated <b>altera_avalon_timer</b> "<b>timer</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:15.0:AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {nios2_qsys_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_ADDRESS_W} {20};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_qsys_data_master_translator} {UAV_ADDRESS_W} {20};set_instance_parameter_value {nios2_qsys_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_READ} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {nios2_qsys_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_ADDRESS_W} {20};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {UAV_ADDRESS_W} {20};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {jtag_uart_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {20};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {i2c_opencores_camera_avalon_slave_0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_DATA_W} {8};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {UAV_ADDRESS_W} {20};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {USE_READDATA} {1};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {USE_READ} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {USE_WRITE} {1};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {USE_LOCK} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {i2c_opencores_mipi_avalon_slave_0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_DATA_W} {8};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {UAV_ADDRESS_W} {20};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {USE_READDATA} {1};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {USE_READ} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {USE_WRITE} {1};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {USE_LOCK} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sysid_qsys_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_ADDRESS_W} {20};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios2_qsys_jtag_debug_module_translator} {altera_merlin_slave_translator};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {UAV_DATA_W} {32};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {UAV_ADDRESS_W} {20};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_READ} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_WRITE} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {altera_merlin_slave_translator};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_DATA_W} {32};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {UAV_DATA_W} {32};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {UAV_ADDRESS_W} {20};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_READLATENCY} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {USE_READDATA} {1};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {USE_READ} {1};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {USE_WRITE} {1};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {USE_ADDRESS} {1};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {USE_LOCK} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {onchip_memory2_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {onchip_memory2_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory2_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory2_s1_translator} {UAV_ADDRESS_W} {20};set_instance_parameter_value {onchip_memory2_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_READ} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {timer_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {timer_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {timer_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {timer_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {timer_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {timer_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {timer_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {timer_s1_translator} {UAV_ADDRESS_W} {20};set_instance_parameter_value {timer_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {timer_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {timer_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {timer_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {timer_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {timer_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {timer_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {timer_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {timer_s1_translator} {USE_READ} {0};set_instance_parameter_value {timer_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {timer_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {timer_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {timer_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {timer_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {timer_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {timer_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {timer_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {timer_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {timer_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {timer_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {timer_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {timer_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {timer_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {timer_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {timer_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {timer_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {timer_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {timer_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {timer_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {timer_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {timer_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {timer_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {timer_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {timer_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {timer_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {timer_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {timer_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {i2c_sda_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {i2c_sda_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {i2c_sda_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {i2c_sda_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {i2c_sda_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {i2c_sda_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {i2c_sda_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {i2c_sda_s1_translator} {UAV_ADDRESS_W} {20};set_instance_parameter_value {i2c_sda_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {i2c_sda_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {i2c_sda_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {i2c_sda_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {i2c_sda_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {i2c_sda_s1_translator} {USE_READ} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {i2c_sda_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {i2c_sda_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {i2c_sda_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {i2c_sda_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {i2c_sda_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {i2c_sda_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {i2c_sda_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {i2c_sda_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {i2c_sda_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {i2c_scl_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {i2c_scl_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {i2c_scl_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {i2c_scl_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {i2c_scl_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {i2c_scl_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {i2c_scl_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {i2c_scl_s1_translator} {UAV_ADDRESS_W} {20};set_instance_parameter_value {i2c_scl_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {i2c_scl_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {i2c_scl_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {i2c_scl_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {i2c_scl_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {i2c_scl_s1_translator} {USE_READ} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {i2c_scl_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {i2c_scl_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {i2c_scl_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {i2c_scl_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {i2c_scl_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {i2c_scl_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {i2c_scl_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {i2c_scl_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {i2c_scl_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {hdmi_tx_int_n_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {UAV_ADDRESS_W} {20};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_READ} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mipi_pwdn_n_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {UAV_ADDRESS_W} {20};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {USE_READ} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mipi_reset_n_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {mipi_reset_n_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {mipi_reset_n_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {mipi_reset_n_s1_translator} {UAV_ADDRESS_W} {20};set_instance_parameter_value {mipi_reset_n_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mipi_reset_n_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {mipi_reset_n_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mipi_reset_n_s1_translator} {USE_READ} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {mipi_reset_n_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {mipi_reset_n_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mipi_reset_n_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {key_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {key_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {key_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {key_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {key_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {key_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {key_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {key_s1_translator} {UAV_ADDRESS_W} {20};set_instance_parameter_value {key_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {key_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {key_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {key_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {key_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {key_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {key_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {key_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {key_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {key_s1_translator} {USE_READ} {0};set_instance_parameter_value {key_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {key_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {key_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {key_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {key_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {key_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {key_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {key_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {key_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {key_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {key_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {key_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {key_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {key_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {key_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {key_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {key_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {key_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {key_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {key_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {key_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {key_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {key_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {key_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {key_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {key_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {key_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {key_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {key_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {key_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {key_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {key_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {key_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {key_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {key_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {key_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios2_qsys_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_QOS_H} {76};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_QOS_L} {76};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_DATA_SIDEBAND_H} {74};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_DATA_SIDEBAND_L} {74};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_ADDR_SIDEBAND_H} {73};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_ADDR_SIDEBAND_L} {73};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BURST_TYPE_H} {72};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BURST_TYPE_L} {71};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_CACHE_H} {92};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_CACHE_L} {89};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_THREAD_ID_H} {85};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_THREAD_ID_L} {85};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BURST_SIZE_H} {70};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BURST_SIZE_L} {68};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_TRANS_EXCLUSIVE} {61};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BEGIN_BURST} {75};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BURSTWRAP_H} {67};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_ADDR_H} {55};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {56};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_TRANS_READ} {59};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_SRC_ID_H} {80};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_SRC_ID_L} {77};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_DEST_ID_L} {81};set_instance_parameter_value {nios2_qsys_data_master_agent} {ST_DATA_W} {98};set_instance_parameter_value {nios2_qsys_data_master_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {nios2_qsys_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_qsys_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_qsys_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios2_qsys_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_qsys_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000810e8&quot;
   end=&quot;0x000000000000810f0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;i2c_opencores_camera_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000081060&quot;
   end=&quot;0x00000000000081080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;i2c_opencores_mipi_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000081040&quot;
   end=&quot;0x00000000000081060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;sysid_qsys_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000810e0&quot;
   end=&quot;0x000000000000810e8&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;nios2_qsys_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000080800&quot;
   end=&quot;0x00000000000081000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;TERASIC_AUTO_FOCUS_0_mm_ctrl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000081020&quot;
   end=&quot;0x00000000000081040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;onchip_memory2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000040000&quot;
   end=&quot;0x00000000000080000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000081000&quot;
   end=&quot;0x00000000000081020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;i2c_sda_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000810d0&quot;
   end=&quot;0x000000000000810e0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;i2c_scl_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000810c0&quot;
   end=&quot;0x000000000000810d0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;hdmi_tx_int_n_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000810b0&quot;
   end=&quot;0x000000000000810c0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;mipi_pwdn_n_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000810a0&quot;
   end=&quot;0x000000000000810b0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;mipi_reset_n_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000081090&quot;
   end=&quot;0x000000000000810a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;key_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000081080&quot;
   end=&quot;0x00000000000081090&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios2_qsys_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {nios2_qsys_data_master_agent} {ID} {0};set_instance_parameter_value {nios2_qsys_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {nios2_qsys_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios2_qsys_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios2_qsys_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_qsys_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {nios2_qsys_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_QOS_H} {76};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_QOS_L} {76};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {74};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {74};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {73};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {73};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BURST_TYPE_H} {72};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BURST_TYPE_L} {71};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_CACHE_H} {92};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_CACHE_L} {89};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_THREAD_ID_H} {85};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_THREAD_ID_L} {85};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BURST_SIZE_H} {70};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BURST_SIZE_L} {68};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {61};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BEGIN_BURST} {75};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BURSTWRAP_H} {67};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_ADDR_H} {55};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {56};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_TRANS_READ} {59};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_SRC_ID_H} {80};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_SRC_ID_L} {77};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_DEST_ID_L} {81};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {ST_DATA_W} {98};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;onchip_memory2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000040000&quot;
   end=&quot;0x00000000000080000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;nios2_qsys_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000080800&quot;
   end=&quot;0x00000000000081000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {ID} {1};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {jtag_uart_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {70};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {68};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {75};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {67};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_H} {55};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {56};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_READ} {59};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {80};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {77};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {81};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ST_DATA_W} {98};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ID} {6};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {i2c_opencores_camera_avalon_slave_0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_BURST_SIZE_H} {70};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_BURST_SIZE_L} {68};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_BEGIN_BURST} {75};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_BURSTWRAP_H} {67};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_ADDR_H} {55};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_TRANS_COMPRESSED_READ} {56};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_TRANS_READ} {59};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_SRC_ID_H} {80};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_SRC_ID_L} {77};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_DEST_ID_L} {81};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {ST_DATA_W} {98};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {ID} {2};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {ECC_ENABLE} {0};add_instance {i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {i2c_opencores_mipi_avalon_slave_0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_BURST_SIZE_H} {70};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_BURST_SIZE_L} {68};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_BEGIN_BURST} {75};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_BURSTWRAP_H} {67};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_ADDR_H} {55};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_TRANS_COMPRESSED_READ} {56};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_TRANS_READ} {59};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_SRC_ID_H} {80};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_SRC_ID_L} {77};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_DEST_ID_L} {81};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {ST_DATA_W} {98};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {ID} {3};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {ECC_ENABLE} {0};add_instance {i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sysid_qsys_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BURST_SIZE_H} {70};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BURST_SIZE_L} {68};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BEGIN_BURST} {75};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BURSTWRAP_H} {67};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_ADDR_H} {55};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {56};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_TRANS_READ} {59};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_SRC_ID_H} {80};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_SRC_ID_L} {77};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_DEST_ID_L} {81};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sysid_qsys_control_slave_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {sysid_qsys_control_slave_agent} {ST_DATA_W} {98};set_instance_parameter_value {sysid_qsys_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_qsys_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sysid_qsys_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sysid_qsys_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sysid_qsys_control_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sysid_qsys_control_slave_agent} {ID} {12};set_instance_parameter_value {sysid_qsys_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {ECC_ENABLE} {0};add_instance {sysid_qsys_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {nios2_qsys_jtag_debug_module_agent} {altera_merlin_slave_agent};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_BURST_SIZE_H} {70};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_BURST_SIZE_L} {68};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_BEGIN_BURST} {75};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_BURSTWRAP_H} {67};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_ADDR_H} {55};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_TRANS_COMPRESSED_READ} {56};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_TRANS_READ} {59};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_SRC_ID_H} {80};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_SRC_ID_L} {77};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_DEST_ID_L} {81};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {ST_DATA_W} {98};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {ID} {10};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {ECC_ENABLE} {0};add_instance {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {altera_merlin_slave_agent};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_BURST_SIZE_H} {70};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_BURST_SIZE_L} {68};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_BEGIN_BURST} {75};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_BURSTWRAP_H} {67};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_ADDR_H} {55};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_TRANS_COMPRESSED_READ} {56};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_TRANS_READ} {59};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_DATA_H} {31};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_DATA_L} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_SRC_ID_H} {80};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_SRC_ID_L} {77};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_DEST_ID_L} {81};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {ST_DATA_W} {98};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {ID} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {ECC_ENABLE} {0};add_instance {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {onchip_memory2_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BURST_SIZE_H} {70};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BURST_SIZE_L} {68};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BEGIN_BURST} {75};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BURSTWRAP_H} {67};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_ADDR_H} {55};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_TRANS_COMPRESSED_READ} {56};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_TRANS_READ} {59};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_SRC_ID_H} {80};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_SRC_ID_L} {77};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_DEST_ID_L} {81};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_memory2_s1_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {onchip_memory2_s1_agent} {ST_DATA_W} {98};set_instance_parameter_value {onchip_memory2_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory2_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_memory2_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_memory2_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_memory2_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {onchip_memory2_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {onchip_memory2_s1_agent} {ID} {11};set_instance_parameter_value {onchip_memory2_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_s1_agent} {ECC_ENABLE} {0};add_instance {onchip_memory2_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {timer_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {timer_s1_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {timer_s1_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {timer_s1_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {timer_s1_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {timer_s1_agent} {PKT_BURST_SIZE_H} {70};set_instance_parameter_value {timer_s1_agent} {PKT_BURST_SIZE_L} {68};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {timer_s1_agent} {PKT_BEGIN_BURST} {75};set_instance_parameter_value {timer_s1_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {timer_s1_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {timer_s1_agent} {PKT_BURSTWRAP_H} {67};set_instance_parameter_value {timer_s1_agent} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {timer_s1_agent} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {timer_s1_agent} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {timer_s1_agent} {PKT_ADDR_H} {55};set_instance_parameter_value {timer_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_COMPRESSED_READ} {56};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_READ} {59};set_instance_parameter_value {timer_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {timer_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {timer_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {timer_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {timer_s1_agent} {PKT_SRC_ID_H} {80};set_instance_parameter_value {timer_s1_agent} {PKT_SRC_ID_L} {77};set_instance_parameter_value {timer_s1_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {timer_s1_agent} {PKT_DEST_ID_L} {81};set_instance_parameter_value {timer_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {timer_s1_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {timer_s1_agent} {ST_DATA_W} {98};set_instance_parameter_value {timer_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {timer_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {timer_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {timer_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {timer_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {timer_s1_agent} {ID} {13};set_instance_parameter_value {timer_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_s1_agent} {ECC_ENABLE} {0};add_instance {timer_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {i2c_sda_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_BURST_SIZE_H} {70};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_BURST_SIZE_L} {68};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_BEGIN_BURST} {75};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_BURSTWRAP_H} {67};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_ADDR_H} {55};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_TRANS_COMPRESSED_READ} {56};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_TRANS_READ} {59};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_SRC_ID_H} {80};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_SRC_ID_L} {77};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_DEST_ID_L} {81};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {i2c_sda_s1_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {i2c_sda_s1_agent} {ST_DATA_W} {98};set_instance_parameter_value {i2c_sda_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {i2c_sda_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {i2c_sda_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {i2c_sda_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {i2c_sda_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {i2c_sda_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {i2c_sda_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {i2c_sda_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {i2c_sda_s1_agent} {ID} {5};set_instance_parameter_value {i2c_sda_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {i2c_sda_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {i2c_sda_s1_agent} {ECC_ENABLE} {0};add_instance {i2c_sda_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {i2c_scl_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_BURST_SIZE_H} {70};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_BURST_SIZE_L} {68};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_BEGIN_BURST} {75};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_BURSTWRAP_H} {67};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_ADDR_H} {55};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_TRANS_COMPRESSED_READ} {56};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_TRANS_READ} {59};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_SRC_ID_H} {80};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_SRC_ID_L} {77};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_DEST_ID_L} {81};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {i2c_scl_s1_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {i2c_scl_s1_agent} {ST_DATA_W} {98};set_instance_parameter_value {i2c_scl_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {i2c_scl_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {i2c_scl_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {i2c_scl_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {i2c_scl_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {i2c_scl_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {i2c_scl_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {i2c_scl_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {i2c_scl_s1_agent} {ID} {4};set_instance_parameter_value {i2c_scl_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {i2c_scl_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {i2c_scl_s1_agent} {ECC_ENABLE} {0};add_instance {i2c_scl_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {hdmi_tx_int_n_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_BURST_SIZE_H} {70};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_BURST_SIZE_L} {68};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_BEGIN_BURST} {75};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_BURSTWRAP_H} {67};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_ADDR_H} {55};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_TRANS_COMPRESSED_READ} {56};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_TRANS_READ} {59};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_SRC_ID_H} {80};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_SRC_ID_L} {77};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_DEST_ID_L} {81};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {ST_DATA_W} {98};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {ID} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {ECC_ENABLE} {0};add_instance {hdmi_tx_int_n_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mipi_pwdn_n_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_BURST_SIZE_H} {70};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_BURST_SIZE_L} {68};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_BEGIN_BURST} {75};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_BURSTWRAP_H} {67};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_ADDR_H} {55};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_TRANS_COMPRESSED_READ} {56};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_TRANS_READ} {59};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_SRC_ID_H} {80};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_SRC_ID_L} {77};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_DEST_ID_L} {81};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {ST_DATA_W} {98};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {ID} {8};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {ECC_ENABLE} {0};add_instance {mipi_pwdn_n_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mipi_pwdn_n_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mipi_pwdn_n_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {mipi_pwdn_n_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {mipi_pwdn_n_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mipi_pwdn_n_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mipi_pwdn_n_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mipi_pwdn_n_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mipi_pwdn_n_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mipi_pwdn_n_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mipi_pwdn_n_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mipi_pwdn_n_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mipi_pwdn_n_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mipi_pwdn_n_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mipi_pwdn_n_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mipi_reset_n_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_BURST_SIZE_H} {70};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_BURST_SIZE_L} {68};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_BEGIN_BURST} {75};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_BURSTWRAP_H} {67};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_ADDR_H} {55};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_TRANS_COMPRESSED_READ} {56};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_TRANS_READ} {59};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_SRC_ID_H} {80};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_SRC_ID_L} {77};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_DEST_ID_L} {81};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mipi_reset_n_s1_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {mipi_reset_n_s1_agent} {ST_DATA_W} {98};set_instance_parameter_value {mipi_reset_n_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mipi_reset_n_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {mipi_reset_n_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mipi_reset_n_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mipi_reset_n_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mipi_reset_n_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mipi_reset_n_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {mipi_reset_n_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {mipi_reset_n_s1_agent} {ID} {9};set_instance_parameter_value {mipi_reset_n_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mipi_reset_n_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mipi_reset_n_s1_agent} {ECC_ENABLE} {0};add_instance {mipi_reset_n_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mipi_reset_n_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mipi_reset_n_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {mipi_reset_n_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {mipi_reset_n_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mipi_reset_n_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mipi_reset_n_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mipi_reset_n_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mipi_reset_n_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mipi_reset_n_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mipi_reset_n_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mipi_reset_n_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mipi_reset_n_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mipi_reset_n_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mipi_reset_n_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {key_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {key_s1_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {key_s1_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {key_s1_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {key_s1_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {key_s1_agent} {PKT_BURST_SIZE_H} {70};set_instance_parameter_value {key_s1_agent} {PKT_BURST_SIZE_L} {68};set_instance_parameter_value {key_s1_agent} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {key_s1_agent} {PKT_BEGIN_BURST} {75};set_instance_parameter_value {key_s1_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {key_s1_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {key_s1_agent} {PKT_BURSTWRAP_H} {67};set_instance_parameter_value {key_s1_agent} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {key_s1_agent} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {key_s1_agent} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {key_s1_agent} {PKT_ADDR_H} {55};set_instance_parameter_value {key_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {key_s1_agent} {PKT_TRANS_COMPRESSED_READ} {56};set_instance_parameter_value {key_s1_agent} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {key_s1_agent} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {key_s1_agent} {PKT_TRANS_READ} {59};set_instance_parameter_value {key_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {key_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {key_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {key_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {key_s1_agent} {PKT_SRC_ID_H} {80};set_instance_parameter_value {key_s1_agent} {PKT_SRC_ID_L} {77};set_instance_parameter_value {key_s1_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {key_s1_agent} {PKT_DEST_ID_L} {81};set_instance_parameter_value {key_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {key_s1_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {key_s1_agent} {ST_DATA_W} {98};set_instance_parameter_value {key_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {key_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {key_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {key_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {key_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {key_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {key_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {key_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {key_s1_agent} {ID} {7};set_instance_parameter_value {key_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {key_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {key_s1_agent} {ECC_ENABLE} {0};add_instance {key_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {key_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {key_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {key_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {key_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {key_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {key_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {key_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {key_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {key_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {key_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {key_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {key_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {key_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {key_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {11 10 13 0 3 2 7 9 8 1 4 5 12 6 };set_instance_parameter_value {router} {CHANNEL_ID} {00000001000000 00000000010000 00000010000000 00000000100000 00000000000100 00000000000010 10000000000000 01000000000000 00100000000000 00010000000000 00001000000000 00000100000000 00000000001000 00000000000001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both read both both both both both read both };set_instance_parameter_value {router} {START_ADDRESS} {0x40000 0x80800 0x81000 0x81020 0x81040 0x81060 0x81080 0x81090 0x810a0 0x810b0 0x810c0 0x810d0 0x810e0 0x810e8 };set_instance_parameter_value {router} {END_ADDRESS} {0x80000 0x81000 0x81020 0x81040 0x81060 0x81080 0x81090 0x810a0 0x810b0 0x810c0 0x810d0 0x810e0 0x810e8 0x810f0 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {55};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router} {PKT_DEST_ID_L} {81};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {router} {PKT_TRANS_READ} {59};set_instance_parameter_value {router} {ST_DATA_W} {98};set_instance_parameter_value {router} {ST_CHANNEL_W} {14};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {6};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {11};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {11 10 };set_instance_parameter_value {router_001} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x40000 0x80800 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x80000 0x81000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {55};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {81};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {59};set_instance_parameter_value {router_001} {ST_DATA_W} {98};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {11};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {55};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {81};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {59};set_instance_parameter_value {router_002} {ST_DATA_W} {98};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {55};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {81};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {59};set_instance_parameter_value {router_003} {ST_DATA_W} {98};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {55};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {81};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {59};set_instance_parameter_value {router_004} {ST_DATA_W} {98};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {55};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {81};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {59};set_instance_parameter_value {router_005} {ST_DATA_W} {98};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_006} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {55};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {81};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {59};set_instance_parameter_value {router_006} {ST_DATA_W} {98};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {55};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {81};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {59};set_instance_parameter_value {router_007} {ST_DATA_W} {98};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_008} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {55};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {81};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {59};set_instance_parameter_value {router_008} {ST_DATA_W} {98};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {0 };set_instance_parameter_value {router_009} {CHANNEL_ID} {1 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {55};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {81};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {59};set_instance_parameter_value {router_009} {ST_DATA_W} {98};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {0 };set_instance_parameter_value {router_010} {CHANNEL_ID} {1 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {55};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {81};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {59};set_instance_parameter_value {router_010} {ST_DATA_W} {98};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {0 };set_instance_parameter_value {router_011} {CHANNEL_ID} {1 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {55};set_instance_parameter_value {router_011} {PKT_ADDR_L} {36};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {81};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {59};set_instance_parameter_value {router_011} {ST_DATA_W} {98};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {0 };set_instance_parameter_value {router_012} {CHANNEL_ID} {1 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {55};set_instance_parameter_value {router_012} {PKT_ADDR_L} {36};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {81};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {59};set_instance_parameter_value {router_012} {ST_DATA_W} {98};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};add_instance {router_013} {altera_merlin_router};set_instance_parameter_value {router_013} {DESTINATION_ID} {0 };set_instance_parameter_value {router_013} {CHANNEL_ID} {1 };set_instance_parameter_value {router_013} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_013} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_013} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_013} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_013} {SPAN_OFFSET} {};set_instance_parameter_value {router_013} {PKT_ADDR_H} {55};set_instance_parameter_value {router_013} {PKT_ADDR_L} {36};set_instance_parameter_value {router_013} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_013} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_013} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_013} {PKT_DEST_ID_L} {81};set_instance_parameter_value {router_013} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {router_013} {PKT_TRANS_READ} {59};set_instance_parameter_value {router_013} {ST_DATA_W} {98};set_instance_parameter_value {router_013} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_013} {DECODER_TYPE} {1};set_instance_parameter_value {router_013} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_013} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_013} {MEMORY_ALIASING_DECODE} {0};add_instance {router_014} {altera_merlin_router};set_instance_parameter_value {router_014} {DESTINATION_ID} {0 };set_instance_parameter_value {router_014} {CHANNEL_ID} {1 };set_instance_parameter_value {router_014} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_014} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_014} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_014} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_014} {SPAN_OFFSET} {};set_instance_parameter_value {router_014} {PKT_ADDR_H} {55};set_instance_parameter_value {router_014} {PKT_ADDR_L} {36};set_instance_parameter_value {router_014} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_014} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_014} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_014} {PKT_DEST_ID_L} {81};set_instance_parameter_value {router_014} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {router_014} {PKT_TRANS_READ} {59};set_instance_parameter_value {router_014} {ST_DATA_W} {98};set_instance_parameter_value {router_014} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_014} {DECODER_TYPE} {1};set_instance_parameter_value {router_014} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_014} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_014} {MEMORY_ALIASING_DECODE} {0};add_instance {router_015} {altera_merlin_router};set_instance_parameter_value {router_015} {DESTINATION_ID} {0 };set_instance_parameter_value {router_015} {CHANNEL_ID} {1 };set_instance_parameter_value {router_015} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_015} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_015} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_015} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_015} {SPAN_OFFSET} {};set_instance_parameter_value {router_015} {PKT_ADDR_H} {55};set_instance_parameter_value {router_015} {PKT_ADDR_L} {36};set_instance_parameter_value {router_015} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_015} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_015} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_015} {PKT_DEST_ID_L} {81};set_instance_parameter_value {router_015} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {router_015} {PKT_TRANS_READ} {59};set_instance_parameter_value {router_015} {ST_DATA_W} {98};set_instance_parameter_value {router_015} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_015} {DECODER_TYPE} {1};set_instance_parameter_value {router_015} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_015} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_015} {MEMORY_ALIASING_DECODE} {0};add_instance {nios2_qsys_data_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_DEST_ID_H} {84};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_DEST_ID_L} {81};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_SRC_ID_H} {80};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_SRC_ID_L} {77};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_THREAD_ID_H} {85};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_THREAD_ID_L} {85};set_instance_parameter_value {nios2_qsys_data_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {nios2_qsys_data_master_limiter} {MAX_OUTSTANDING_RESPONSES} {5};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PIPELINED} {0};set_instance_parameter_value {nios2_qsys_data_master_limiter} {ST_DATA_W} {98};set_instance_parameter_value {nios2_qsys_data_master_limiter} {ST_CHANNEL_W} {14};set_instance_parameter_value {nios2_qsys_data_master_limiter} {VALID_WIDTH} {14};set_instance_parameter_value {nios2_qsys_data_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {nios2_qsys_data_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {nios2_qsys_data_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {nios2_qsys_data_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_qsys_data_master_limiter} {REORDER} {0};add_instance {nios2_qsys_instruction_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_DEST_ID_H} {84};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_DEST_ID_L} {81};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_SRC_ID_H} {80};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_SRC_ID_L} {77};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_THREAD_ID_H} {85};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_THREAD_ID_L} {85};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {MAX_OUTSTANDING_RESPONSES} {1};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PIPELINED} {0};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {ST_DATA_W} {98};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {ST_CHANNEL_W} {14};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {VALID_WIDTH} {14};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {98};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {14};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {14};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {98};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {14};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_010} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_010} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_010} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_010} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_010} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_010} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_010} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_011} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_011} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_011} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_011} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_011} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_011} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_011} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_012} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_012} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_012} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_012} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_012} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_012} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_012} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_013} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_013} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_013} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_013} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_013} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_013} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_013} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_010} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_010} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_010} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_010} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_010} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_011} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_011} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_011} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_011} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_011} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_012} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_012} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_012} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_012} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_012} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_013} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_013} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_013} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_013} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_013} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {98};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {14};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {98};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {98};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {98};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {14};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {98};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {98};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {14};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {nios2_qsys_reset_n_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {nios2_qsys_reset_n_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {nios2_qsys_reset_n_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {nios2_qsys_reset_n_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {nios2_qsys_reset_n_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {jtag_uart_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {jtag_uart_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {jtag_uart_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {jtag_uart_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {jtag_uart_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {TERASIC_AUTO_FOCUS_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_50_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_50_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_50_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {mem_if_lpddr2_emif_afi_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {mem_if_lpddr2_emif_afi_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {150000000};set_instance_parameter_value {mem_if_lpddr2_emif_afi_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {nios2_qsys_data_master_translator.avalon_universal_master_0} {nios2_qsys_data_master_agent.av} {avalon};set_connection_parameter_value {nios2_qsys_data_master_translator.avalon_universal_master_0/nios2_qsys_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios2_qsys_data_master_translator.avalon_universal_master_0/nios2_qsys_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios2_qsys_data_master_translator.avalon_universal_master_0/nios2_qsys_data_master_agent.av} {defaultConnection} {false};add_connection {nios2_qsys_instruction_master_translator.avalon_universal_master_0} {nios2_qsys_instruction_master_agent.av} {avalon};set_connection_parameter_value {nios2_qsys_instruction_master_translator.avalon_universal_master_0/nios2_qsys_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios2_qsys_instruction_master_translator.avalon_universal_master_0/nios2_qsys_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios2_qsys_instruction_master_translator.avalon_universal_master_0/nios2_qsys_instruction_master_agent.av} {defaultConnection} {false};add_connection {jtag_uart_avalon_jtag_slave_agent.m0} {jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {jtag_uart_avalon_jtag_slave_agent.rf_source} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.out} {jtag_uart_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent.rdata_fifo_src} {jtag_uart_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {jtag_uart_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/jtag_uart_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {i2c_opencores_camera_avalon_slave_0_agent.m0} {i2c_opencores_camera_avalon_slave_0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {i2c_opencores_camera_avalon_slave_0_agent.m0/i2c_opencores_camera_avalon_slave_0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {i2c_opencores_camera_avalon_slave_0_agent.m0/i2c_opencores_camera_avalon_slave_0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {i2c_opencores_camera_avalon_slave_0_agent.m0/i2c_opencores_camera_avalon_slave_0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {i2c_opencores_camera_avalon_slave_0_agent.rf_source} {i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo.in} {avalon_streaming};add_connection {i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo.out} {i2c_opencores_camera_avalon_slave_0_agent.rf_sink} {avalon_streaming};add_connection {i2c_opencores_camera_avalon_slave_0_agent.rdata_fifo_src} {i2c_opencores_camera_avalon_slave_0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {i2c_opencores_camera_avalon_slave_0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/i2c_opencores_camera_avalon_slave_0_agent.cp} {qsys_mm.command};add_connection {i2c_opencores_mipi_avalon_slave_0_agent.m0} {i2c_opencores_mipi_avalon_slave_0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent.m0/i2c_opencores_mipi_avalon_slave_0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent.m0/i2c_opencores_mipi_avalon_slave_0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent.m0/i2c_opencores_mipi_avalon_slave_0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {i2c_opencores_mipi_avalon_slave_0_agent.rf_source} {i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo.in} {avalon_streaming};add_connection {i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo.out} {i2c_opencores_mipi_avalon_slave_0_agent.rf_sink} {avalon_streaming};add_connection {i2c_opencores_mipi_avalon_slave_0_agent.rdata_fifo_src} {i2c_opencores_mipi_avalon_slave_0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {i2c_opencores_mipi_avalon_slave_0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/i2c_opencores_mipi_avalon_slave_0_agent.cp} {qsys_mm.command};add_connection {sysid_qsys_control_slave_agent.m0} {sysid_qsys_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sysid_qsys_control_slave_agent.m0/sysid_qsys_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sysid_qsys_control_slave_agent.m0/sysid_qsys_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sysid_qsys_control_slave_agent.m0/sysid_qsys_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sysid_qsys_control_slave_agent.rf_source} {sysid_qsys_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {sysid_qsys_control_slave_agent_rsp_fifo.out} {sysid_qsys_control_slave_agent.rf_sink} {avalon_streaming};add_connection {sysid_qsys_control_slave_agent.rdata_fifo_src} {sysid_qsys_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {sysid_qsys_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/sysid_qsys_control_slave_agent.cp} {qsys_mm.command};add_connection {nios2_qsys_jtag_debug_module_agent.m0} {nios2_qsys_jtag_debug_module_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {nios2_qsys_jtag_debug_module_agent.m0/nios2_qsys_jtag_debug_module_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {nios2_qsys_jtag_debug_module_agent.m0/nios2_qsys_jtag_debug_module_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {nios2_qsys_jtag_debug_module_agent.m0/nios2_qsys_jtag_debug_module_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {nios2_qsys_jtag_debug_module_agent.rf_source} {nios2_qsys_jtag_debug_module_agent_rsp_fifo.in} {avalon_streaming};add_connection {nios2_qsys_jtag_debug_module_agent_rsp_fifo.out} {nios2_qsys_jtag_debug_module_agent.rf_sink} {avalon_streaming};add_connection {nios2_qsys_jtag_debug_module_agent.rdata_fifo_src} {nios2_qsys_jtag_debug_module_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {nios2_qsys_jtag_debug_module_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/nios2_qsys_jtag_debug_module_agent.cp} {qsys_mm.command};add_connection {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent.m0} {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent.m0/TERASIC_AUTO_FOCUS_0_mm_ctrl_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent.m0/TERASIC_AUTO_FOCUS_0_mm_ctrl_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent.m0/TERASIC_AUTO_FOCUS_0_mm_ctrl_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent.rf_source} {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rsp_fifo.in} {avalon_streaming};add_connection {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rsp_fifo.out} {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent.rf_sink} {avalon_streaming};add_connection {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent.rdata_fifo_src} {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rdata_fifo.in} {avalon_streaming};add_connection {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rdata_fifo.out} {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/TERASIC_AUTO_FOCUS_0_mm_ctrl_agent.cp} {qsys_mm.command};add_connection {onchip_memory2_s1_agent.m0} {onchip_memory2_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_memory2_s1_agent.m0/onchip_memory2_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_memory2_s1_agent.m0/onchip_memory2_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_memory2_s1_agent.m0/onchip_memory2_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_memory2_s1_agent.rf_source} {onchip_memory2_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_memory2_s1_agent_rsp_fifo.out} {onchip_memory2_s1_agent.rf_sink} {avalon_streaming};add_connection {onchip_memory2_s1_agent.rdata_fifo_src} {onchip_memory2_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {onchip_memory2_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/onchip_memory2_s1_agent.cp} {qsys_mm.command};add_connection {timer_s1_agent.m0} {timer_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {timer_s1_agent.m0/timer_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {timer_s1_agent.m0/timer_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {timer_s1_agent.m0/timer_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {timer_s1_agent.rf_source} {timer_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {timer_s1_agent_rsp_fifo.out} {timer_s1_agent.rf_sink} {avalon_streaming};add_connection {timer_s1_agent.rdata_fifo_src} {timer_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {timer_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/timer_s1_agent.cp} {qsys_mm.command};add_connection {i2c_sda_s1_agent.m0} {i2c_sda_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {i2c_sda_s1_agent.m0/i2c_sda_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {i2c_sda_s1_agent.m0/i2c_sda_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {i2c_sda_s1_agent.m0/i2c_sda_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {i2c_sda_s1_agent.rf_source} {i2c_sda_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {i2c_sda_s1_agent_rsp_fifo.out} {i2c_sda_s1_agent.rf_sink} {avalon_streaming};add_connection {i2c_sda_s1_agent.rdata_fifo_src} {i2c_sda_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_008.src} {i2c_sda_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/i2c_sda_s1_agent.cp} {qsys_mm.command};add_connection {i2c_scl_s1_agent.m0} {i2c_scl_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {i2c_scl_s1_agent.m0/i2c_scl_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {i2c_scl_s1_agent.m0/i2c_scl_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {i2c_scl_s1_agent.m0/i2c_scl_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {i2c_scl_s1_agent.rf_source} {i2c_scl_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {i2c_scl_s1_agent_rsp_fifo.out} {i2c_scl_s1_agent.rf_sink} {avalon_streaming};add_connection {i2c_scl_s1_agent.rdata_fifo_src} {i2c_scl_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_009.src} {i2c_scl_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/i2c_scl_s1_agent.cp} {qsys_mm.command};add_connection {hdmi_tx_int_n_s1_agent.m0} {hdmi_tx_int_n_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {hdmi_tx_int_n_s1_agent.m0/hdmi_tx_int_n_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {hdmi_tx_int_n_s1_agent.m0/hdmi_tx_int_n_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {hdmi_tx_int_n_s1_agent.m0/hdmi_tx_int_n_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {hdmi_tx_int_n_s1_agent.rf_source} {hdmi_tx_int_n_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {hdmi_tx_int_n_s1_agent_rsp_fifo.out} {hdmi_tx_int_n_s1_agent.rf_sink} {avalon_streaming};add_connection {hdmi_tx_int_n_s1_agent.rdata_fifo_src} {hdmi_tx_int_n_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_010.src} {hdmi_tx_int_n_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_010.src/hdmi_tx_int_n_s1_agent.cp} {qsys_mm.command};add_connection {mipi_pwdn_n_s1_agent.m0} {mipi_pwdn_n_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mipi_pwdn_n_s1_agent.m0/mipi_pwdn_n_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mipi_pwdn_n_s1_agent.m0/mipi_pwdn_n_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mipi_pwdn_n_s1_agent.m0/mipi_pwdn_n_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mipi_pwdn_n_s1_agent.rf_source} {mipi_pwdn_n_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {mipi_pwdn_n_s1_agent_rsp_fifo.out} {mipi_pwdn_n_s1_agent.rf_sink} {avalon_streaming};add_connection {mipi_pwdn_n_s1_agent.rdata_fifo_src} {mipi_pwdn_n_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_011.src} {mipi_pwdn_n_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_011.src/mipi_pwdn_n_s1_agent.cp} {qsys_mm.command};add_connection {mipi_reset_n_s1_agent.m0} {mipi_reset_n_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mipi_reset_n_s1_agent.m0/mipi_reset_n_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mipi_reset_n_s1_agent.m0/mipi_reset_n_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mipi_reset_n_s1_agent.m0/mipi_reset_n_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mipi_reset_n_s1_agent.rf_source} {mipi_reset_n_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {mipi_reset_n_s1_agent_rsp_fifo.out} {mipi_reset_n_s1_agent.rf_sink} {avalon_streaming};add_connection {mipi_reset_n_s1_agent.rdata_fifo_src} {mipi_reset_n_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_012.src} {mipi_reset_n_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_012.src/mipi_reset_n_s1_agent.cp} {qsys_mm.command};add_connection {key_s1_agent.m0} {key_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {key_s1_agent.m0/key_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {key_s1_agent.m0/key_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {key_s1_agent.m0/key_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {key_s1_agent.rf_source} {key_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {key_s1_agent_rsp_fifo.out} {key_s1_agent.rf_sink} {avalon_streaming};add_connection {key_s1_agent.rdata_fifo_src} {key_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_013.src} {key_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_013.src/key_s1_agent.cp} {qsys_mm.command};add_connection {nios2_qsys_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {nios2_qsys_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {nios2_qsys_instruction_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {nios2_qsys_instruction_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {jtag_uart_avalon_jtag_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {jtag_uart_avalon_jtag_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {i2c_opencores_camera_avalon_slave_0_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {i2c_opencores_camera_avalon_slave_0_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {i2c_opencores_mipi_avalon_slave_0_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {i2c_opencores_mipi_avalon_slave_0_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {sysid_qsys_control_slave_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {sysid_qsys_control_slave_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {nios2_qsys_jtag_debug_module_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {nios2_qsys_jtag_debug_module_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {onchip_memory2_s1_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {onchip_memory2_s1_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {timer_s1_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {timer_s1_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {i2c_sda_s1_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {i2c_sda_s1_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {i2c_scl_s1_agent.rp} {router_011.sink} {avalon_streaming};preview_set_connection_tag {i2c_scl_s1_agent.rp/router_011.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {hdmi_tx_int_n_s1_agent.rp} {router_012.sink} {avalon_streaming};preview_set_connection_tag {hdmi_tx_int_n_s1_agent.rp/router_012.sink} {qsys_mm.response};add_connection {router_012.src} {rsp_demux_010.sink} {avalon_streaming};preview_set_connection_tag {router_012.src/rsp_demux_010.sink} {qsys_mm.response};add_connection {mipi_pwdn_n_s1_agent.rp} {router_013.sink} {avalon_streaming};preview_set_connection_tag {mipi_pwdn_n_s1_agent.rp/router_013.sink} {qsys_mm.response};add_connection {router_013.src} {rsp_demux_011.sink} {avalon_streaming};preview_set_connection_tag {router_013.src/rsp_demux_011.sink} {qsys_mm.response};add_connection {mipi_reset_n_s1_agent.rp} {router_014.sink} {avalon_streaming};preview_set_connection_tag {mipi_reset_n_s1_agent.rp/router_014.sink} {qsys_mm.response};add_connection {router_014.src} {rsp_demux_012.sink} {avalon_streaming};preview_set_connection_tag {router_014.src/rsp_demux_012.sink} {qsys_mm.response};add_connection {key_s1_agent.rp} {router_015.sink} {avalon_streaming};preview_set_connection_tag {key_s1_agent.rp/router_015.sink} {qsys_mm.response};add_connection {router_015.src} {rsp_demux_013.sink} {avalon_streaming};preview_set_connection_tag {router_015.src/rsp_demux_013.sink} {qsys_mm.response};add_connection {router.src} {nios2_qsys_data_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/nios2_qsys_data_master_limiter.cmd_sink} {qsys_mm.command};add_connection {nios2_qsys_data_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {nios2_qsys_data_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {nios2_qsys_data_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/nios2_qsys_data_master_limiter.rsp_sink} {qsys_mm.response};add_connection {nios2_qsys_data_master_limiter.rsp_src} {nios2_qsys_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {nios2_qsys_data_master_limiter.rsp_src/nios2_qsys_data_master_agent.rp} {qsys_mm.response};add_connection {router_001.src} {nios2_qsys_instruction_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/nios2_qsys_instruction_master_limiter.cmd_sink} {qsys_mm.command};add_connection {nios2_qsys_instruction_master_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {nios2_qsys_instruction_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {nios2_qsys_instruction_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/nios2_qsys_instruction_master_limiter.rsp_sink} {qsys_mm.response};add_connection {nios2_qsys_instruction_master_limiter.rsp_src} {nios2_qsys_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {nios2_qsys_instruction_master_limiter.rsp_src/nios2_qsys_instruction_master_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux.src7} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src7/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux.src8} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src8/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux.src9} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src9/cmd_mux_009.sink0} {qsys_mm.command};add_connection {cmd_demux.src10} {cmd_mux_010.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src10/cmd_mux_010.sink0} {qsys_mm.command};add_connection {cmd_demux.src11} {cmd_mux_011.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src11/cmd_mux_011.sink0} {qsys_mm.command};add_connection {cmd_demux.src12} {cmd_mux_012.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src12/cmd_mux_012.sink0} {qsys_mm.command};add_connection {cmd_demux.src13} {cmd_mux_013.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src13/cmd_mux_013.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux_004.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_006.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_006.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_004.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_006.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux.sink7} {qsys_mm.response};add_connection {rsp_demux_008.src0} {rsp_mux.sink8} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/rsp_mux.sink8} {qsys_mm.response};add_connection {rsp_demux_009.src0} {rsp_mux.sink9} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/rsp_mux.sink9} {qsys_mm.response};add_connection {rsp_demux_010.src0} {rsp_mux.sink10} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src0/rsp_mux.sink10} {qsys_mm.response};add_connection {rsp_demux_011.src0} {rsp_mux.sink11} {avalon_streaming};preview_set_connection_tag {rsp_demux_011.src0/rsp_mux.sink11} {qsys_mm.response};add_connection {rsp_demux_012.src0} {rsp_mux.sink12} {avalon_streaming};preview_set_connection_tag {rsp_demux_012.src0/rsp_mux.sink12} {qsys_mm.response};add_connection {rsp_demux_013.src0} {rsp_mux.sink13} {avalon_streaming};preview_set_connection_tag {rsp_demux_013.src0/rsp_mux.sink13} {qsys_mm.response};add_connection {cmd_demux.src5} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux_005.sink0} {qsys_mm.command};add_connection {rsp_demux_005.src0} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/crosser_001.in} {qsys_mm.response};add_connection {crosser_001.out} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {crosser_001.out/rsp_mux.sink5} {qsys_mm.response};add_connection {nios2_qsys_data_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {nios2_qsys_instruction_master_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {nios2_qsys_data_master_translator.reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {nios2_qsys_instruction_master_translator.reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {nios2_qsys_jtag_debug_module_translator.reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {nios2_qsys_data_master_agent.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {nios2_qsys_instruction_master_agent.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {nios2_qsys_jtag_debug_module_agent.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {nios2_qsys_jtag_debug_module_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {nios2_qsys_data_master_limiter.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {nios2_qsys_instruction_master_limiter.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {i2c_opencores_camera_avalon_slave_0_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {i2c_opencores_mipi_avalon_slave_0_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {sysid_qsys_control_slave_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {onchip_memory2_s1_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {timer_s1_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {i2c_sda_s1_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {i2c_scl_s1_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {hdmi_tx_int_n_s1_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {mipi_pwdn_n_s1_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {mipi_reset_n_s1_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {key_s1_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {i2c_opencores_camera_avalon_slave_0_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {i2c_opencores_mipi_avalon_slave_0_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {sysid_qsys_control_slave_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {sysid_qsys_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {onchip_memory2_s1_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {onchip_memory2_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {timer_s1_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {timer_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {i2c_sda_s1_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {i2c_sda_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {i2c_scl_s1_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {i2c_scl_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {hdmi_tx_int_n_s1_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {hdmi_tx_int_n_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {mipi_pwdn_n_s1_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {mipi_pwdn_n_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {mipi_reset_n_s1_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {mipi_reset_n_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {key_s1_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {key_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_013.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_014.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_015.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_010.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_011.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_012.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_013.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_010.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_011.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_012.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_013.clk_reset} {reset};add_connection {TERASIC_AUTO_FOCUS_0_reset_reset_bridge.out_reset} {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator.reset} {reset};add_connection {TERASIC_AUTO_FOCUS_0_reset_reset_bridge.out_reset} {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent.clk_reset} {reset};add_connection {TERASIC_AUTO_FOCUS_0_reset_reset_bridge.out_reset} {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rsp_fifo.clk_reset} {reset};add_connection {TERASIC_AUTO_FOCUS_0_reset_reset_bridge.out_reset} {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rdata_fifo.clk_reset} {reset};add_connection {TERASIC_AUTO_FOCUS_0_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {TERASIC_AUTO_FOCUS_0_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {TERASIC_AUTO_FOCUS_0_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {TERASIC_AUTO_FOCUS_0_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {TERASIC_AUTO_FOCUS_0_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {clk_50_clk_clock_bridge.out_clk} {nios2_qsys_data_master_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {nios2_qsys_instruction_master_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {i2c_opencores_camera_avalon_slave_0_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {i2c_opencores_mipi_avalon_slave_0_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {sysid_qsys_control_slave_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {nios2_qsys_jtag_debug_module_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {onchip_memory2_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {timer_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {i2c_sda_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {i2c_scl_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {hdmi_tx_int_n_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {mipi_pwdn_n_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {mipi_reset_n_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {key_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {nios2_qsys_data_master_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {nios2_qsys_instruction_master_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {i2c_opencores_camera_avalon_slave_0_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {i2c_opencores_mipi_avalon_slave_0_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {sysid_qsys_control_slave_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {sysid_qsys_control_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {nios2_qsys_jtag_debug_module_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {nios2_qsys_jtag_debug_module_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {onchip_memory2_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {onchip_memory2_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {timer_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {timer_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {i2c_sda_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {i2c_sda_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {i2c_scl_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {i2c_scl_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {hdmi_tx_int_n_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {hdmi_tx_int_n_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {mipi_pwdn_n_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {mipi_pwdn_n_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {mipi_reset_n_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {mipi_reset_n_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {key_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {key_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_013.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_014.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_015.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {nios2_qsys_data_master_limiter.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {nios2_qsys_instruction_master_limiter.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_010.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_010.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_011.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_011.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_012.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_012.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_013.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_013.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {nios2_qsys_reset_n_reset_bridge.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {jtag_uart_reset_reset_bridge.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rsp_fifo.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rdata_fifo.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {TERASIC_AUTO_FOCUS_0_reset_reset_bridge.clk} {clock};add_interface {clk_50_clk} {clock} {slave};set_interface_property {clk_50_clk} {EXPORT_OF} {clk_50_clk_clock_bridge.in_clk};add_interface {mem_if_lpddr2_emif_afi_clk} {clock} {slave};set_interface_property {mem_if_lpddr2_emif_afi_clk} {EXPORT_OF} {mem_if_lpddr2_emif_afi_clk_clock_bridge.in_clk};add_interface {jtag_uart_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {jtag_uart_reset_reset_bridge_in_reset} {EXPORT_OF} {jtag_uart_reset_reset_bridge.in_reset};add_interface {nios2_qsys_reset_n_reset_bridge_in_reset} {reset} {slave};set_interface_property {nios2_qsys_reset_n_reset_bridge_in_reset} {EXPORT_OF} {nios2_qsys_reset_n_reset_bridge.in_reset};add_interface {TERASIC_AUTO_FOCUS_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {TERASIC_AUTO_FOCUS_0_reset_reset_bridge_in_reset} {EXPORT_OF} {TERASIC_AUTO_FOCUS_0_reset_reset_bridge.in_reset};add_interface {nios2_qsys_data_master} {avalon} {slave};set_interface_property {nios2_qsys_data_master} {EXPORT_OF} {nios2_qsys_data_master_translator.avalon_anti_master_0};add_interface {nios2_qsys_instruction_master} {avalon} {slave};set_interface_property {nios2_qsys_instruction_master} {EXPORT_OF} {nios2_qsys_instruction_master_translator.avalon_anti_master_0};add_interface {hdmi_tx_int_n_s1} {avalon} {master};set_interface_property {hdmi_tx_int_n_s1} {EXPORT_OF} {hdmi_tx_int_n_s1_translator.avalon_anti_slave_0};add_interface {i2c_opencores_camera_avalon_slave_0} {avalon} {master};set_interface_property {i2c_opencores_camera_avalon_slave_0} {EXPORT_OF} {i2c_opencores_camera_avalon_slave_0_translator.avalon_anti_slave_0};add_interface {i2c_opencores_mipi_avalon_slave_0} {avalon} {master};set_interface_property {i2c_opencores_mipi_avalon_slave_0} {EXPORT_OF} {i2c_opencores_mipi_avalon_slave_0_translator.avalon_anti_slave_0};add_interface {i2c_scl_s1} {avalon} {master};set_interface_property {i2c_scl_s1} {EXPORT_OF} {i2c_scl_s1_translator.avalon_anti_slave_0};add_interface {i2c_sda_s1} {avalon} {master};set_interface_property {i2c_sda_s1} {EXPORT_OF} {i2c_sda_s1_translator.avalon_anti_slave_0};add_interface {jtag_uart_avalon_jtag_slave} {avalon} {master};set_interface_property {jtag_uart_avalon_jtag_slave} {EXPORT_OF} {jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {key_s1} {avalon} {master};set_interface_property {key_s1} {EXPORT_OF} {key_s1_translator.avalon_anti_slave_0};add_interface {mipi_pwdn_n_s1} {avalon} {master};set_interface_property {mipi_pwdn_n_s1} {EXPORT_OF} {mipi_pwdn_n_s1_translator.avalon_anti_slave_0};add_interface {mipi_reset_n_s1} {avalon} {master};set_interface_property {mipi_reset_n_s1} {EXPORT_OF} {mipi_reset_n_s1_translator.avalon_anti_slave_0};add_interface {nios2_qsys_jtag_debug_module} {avalon} {master};set_interface_property {nios2_qsys_jtag_debug_module} {EXPORT_OF} {nios2_qsys_jtag_debug_module_translator.avalon_anti_slave_0};add_interface {onchip_memory2_s1} {avalon} {master};set_interface_property {onchip_memory2_s1} {EXPORT_OF} {onchip_memory2_s1_translator.avalon_anti_slave_0};add_interface {sysid_qsys_control_slave} {avalon} {master};set_interface_property {sysid_qsys_control_slave} {EXPORT_OF} {sysid_qsys_control_slave_translator.avalon_anti_slave_0};add_interface {TERASIC_AUTO_FOCUS_0_mm_ctrl} {avalon} {master};set_interface_property {TERASIC_AUTO_FOCUS_0_mm_ctrl} {EXPORT_OF} {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator.avalon_anti_slave_0};add_interface {timer_s1} {avalon} {master};set_interface_property {timer_s1} {EXPORT_OF} {timer_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.TERASIC_AUTO_FOCUS_0.mm_ctrl} {0};set_module_assignment {interconnect_id.hdmi_tx_int_n.s1} {1};set_module_assignment {interconnect_id.i2c_opencores_camera.avalon_slave_0} {2};set_module_assignment {interconnect_id.i2c_opencores_mipi.avalon_slave_0} {3};set_module_assignment {interconnect_id.i2c_scl.s1} {4};set_module_assignment {interconnect_id.i2c_sda.s1} {5};set_module_assignment {interconnect_id.jtag_uart.avalon_jtag_slave} {6};set_module_assignment {interconnect_id.key.s1} {7};set_module_assignment {interconnect_id.mipi_pwdn_n.s1} {8};set_module_assignment {interconnect_id.mipi_reset_n.s1} {9};set_module_assignment {interconnect_id.nios2_qsys.data_master} {0};set_module_assignment {interconnect_id.nios2_qsys.instruction_master} {1};set_module_assignment {interconnect_id.nios2_qsys.jtag_debug_module} {10};set_module_assignment {interconnect_id.onchip_memory2.s1} {11};set_module_assignment {interconnect_id.sysid_qsys.control_slave} {12};set_module_assignment {interconnect_id.timer.s1} {13};(altera_merlin_master_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=20,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=20,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=20,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=20,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=20,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=8,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=20,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=8,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=20,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=20,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=20,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=150000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=20,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=16,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=20,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=20,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=20,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=20,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=20,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=20,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=20,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=20,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:15.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000810e8&quot;
   end=&quot;0x000000000000810f0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;i2c_opencores_camera_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000081060&quot;
   end=&quot;0x00000000000081080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;i2c_opencores_mipi_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000081040&quot;
   end=&quot;0x00000000000081060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;sysid_qsys_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000810e0&quot;
   end=&quot;0x000000000000810e8&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;nios2_qsys_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000080800&quot;
   end=&quot;0x00000000000081000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;TERASIC_AUTO_FOCUS_0_mm_ctrl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000081020&quot;
   end=&quot;0x00000000000081040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;onchip_memory2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000040000&quot;
   end=&quot;0x00000000000080000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000081000&quot;
   end=&quot;0x00000000000081020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;i2c_sda_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000810d0&quot;
   end=&quot;0x000000000000810e0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;i2c_scl_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000810c0&quot;
   end=&quot;0x000000000000810d0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;hdmi_tx_int_n_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000810b0&quot;
   end=&quot;0x000000000000810c0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;mipi_pwdn_n_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000810a0&quot;
   end=&quot;0x000000000000810b0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;mipi_reset_n_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000081090&quot;
   end=&quot;0x000000000000810a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;key_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000081080&quot;
   end=&quot;0x00000000000081090&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),PKT_ADDR_H=55,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=73,PKT_ADDR_SIDEBAND_L=73,PKT_BEGIN_BURST=75,PKT_BURSTWRAP_H=67,PKT_BURSTWRAP_L=65,PKT_BURST_SIZE_H=70,PKT_BURST_SIZE_L=68,PKT_BURST_TYPE_H=72,PKT_BURST_TYPE_L=71,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=64,PKT_BYTE_CNT_L=62,PKT_CACHE_H=92,PKT_CACHE_L=89,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=74,PKT_DATA_SIDEBAND_L=74,PKT_DEST_ID_H=84,PKT_DEST_ID_L=81,PKT_ORI_BURST_SIZE_H=97,PKT_ORI_BURST_SIZE_L=95,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_QOS_H=76,PKT_QOS_L=76,PKT_RESPONSE_STATUS_H=94,PKT_RESPONSE_STATUS_L=93,PKT_SRC_ID_H=80,PKT_SRC_ID_L=77,PKT_THREAD_ID_H=85,PKT_THREAD_ID_L=85,PKT_TRANS_COMPRESSED_READ=56,PKT_TRANS_EXCLUSIVE=61,PKT_TRANS_LOCK=60,PKT_TRANS_POSTED=57,PKT_TRANS_READ=59,PKT_TRANS_WRITE=58,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=14,ST_DATA_W=98,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:15.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;onchip_memory2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000040000&quot;
   end=&quot;0x00000000000080000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;nios2_qsys_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000080800&quot;
   end=&quot;0x00000000000081000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=1,BURSTWRAP_VALUE=3,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),PKT_ADDR_H=55,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=73,PKT_ADDR_SIDEBAND_L=73,PKT_BEGIN_BURST=75,PKT_BURSTWRAP_H=67,PKT_BURSTWRAP_L=65,PKT_BURST_SIZE_H=70,PKT_BURST_SIZE_L=68,PKT_BURST_TYPE_H=72,PKT_BURST_TYPE_L=71,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=64,PKT_BYTE_CNT_L=62,PKT_CACHE_H=92,PKT_CACHE_L=89,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=74,PKT_DATA_SIDEBAND_L=74,PKT_DEST_ID_H=84,PKT_DEST_ID_L=81,PKT_ORI_BURST_SIZE_H=97,PKT_ORI_BURST_SIZE_L=95,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_QOS_H=76,PKT_QOS_L=76,PKT_RESPONSE_STATUS_H=94,PKT_RESPONSE_STATUS_L=93,PKT_SRC_ID_H=80,PKT_SRC_ID_L=77,PKT_THREAD_ID_H=85,PKT_THREAD_ID_L=85,PKT_TRANS_COMPRESSED_READ=56,PKT_TRANS_EXCLUSIVE=61,PKT_TRANS_LOCK=60,PKT_TRANS_POSTED=57,PKT_TRANS_READ=59,PKT_TRANS_WRITE=58,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=14,ST_DATA_W=98,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=6,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),PKT_ADDR_H=55,PKT_ADDR_L=36,PKT_BEGIN_BURST=75,PKT_BURSTWRAP_H=67,PKT_BURSTWRAP_L=65,PKT_BURST_SIZE_H=70,PKT_BURST_SIZE_L=68,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=64,PKT_BYTE_CNT_L=62,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=84,PKT_DEST_ID_L=81,PKT_ORI_BURST_SIZE_H=97,PKT_ORI_BURST_SIZE_L=95,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_RESPONSE_STATUS_H=94,PKT_RESPONSE_STATUS_L=93,PKT_SRC_ID_H=80,PKT_SRC_ID_L=77,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=56,PKT_TRANS_LOCK=60,PKT_TRANS_POSTED=57,PKT_TRANS_READ=59,PKT_TRANS_WRITE=58,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=98,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=99,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),PKT_ADDR_H=55,PKT_ADDR_L=36,PKT_BEGIN_BURST=75,PKT_BURSTWRAP_H=67,PKT_BURSTWRAP_L=65,PKT_BURST_SIZE_H=70,PKT_BURST_SIZE_L=68,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=64,PKT_BYTE_CNT_L=62,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=84,PKT_DEST_ID_L=81,PKT_ORI_BURST_SIZE_H=97,PKT_ORI_BURST_SIZE_L=95,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_RESPONSE_STATUS_H=94,PKT_RESPONSE_STATUS_L=93,PKT_SRC_ID_H=80,PKT_SRC_ID_L=77,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=56,PKT_TRANS_LOCK=60,PKT_TRANS_POSTED=57,PKT_TRANS_READ=59,PKT_TRANS_WRITE=58,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=98,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=99,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),PKT_ADDR_H=55,PKT_ADDR_L=36,PKT_BEGIN_BURST=75,PKT_BURSTWRAP_H=67,PKT_BURSTWRAP_L=65,PKT_BURST_SIZE_H=70,PKT_BURST_SIZE_L=68,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=64,PKT_BYTE_CNT_L=62,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=84,PKT_DEST_ID_L=81,PKT_ORI_BURST_SIZE_H=97,PKT_ORI_BURST_SIZE_L=95,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_RESPONSE_STATUS_H=94,PKT_RESPONSE_STATUS_L=93,PKT_SRC_ID_H=80,PKT_SRC_ID_L=77,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=56,PKT_TRANS_LOCK=60,PKT_TRANS_POSTED=57,PKT_TRANS_READ=59,PKT_TRANS_WRITE=58,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=98,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=99,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=12,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),PKT_ADDR_H=55,PKT_ADDR_L=36,PKT_BEGIN_BURST=75,PKT_BURSTWRAP_H=67,PKT_BURSTWRAP_L=65,PKT_BURST_SIZE_H=70,PKT_BURST_SIZE_L=68,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=64,PKT_BYTE_CNT_L=62,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=84,PKT_DEST_ID_L=81,PKT_ORI_BURST_SIZE_H=97,PKT_ORI_BURST_SIZE_L=95,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_RESPONSE_STATUS_H=94,PKT_RESPONSE_STATUS_L=93,PKT_SRC_ID_H=80,PKT_SRC_ID_L=77,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=56,PKT_TRANS_LOCK=60,PKT_TRANS_POSTED=57,PKT_TRANS_READ=59,PKT_TRANS_WRITE=58,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=98,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=99,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=10,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),PKT_ADDR_H=55,PKT_ADDR_L=36,PKT_BEGIN_BURST=75,PKT_BURSTWRAP_H=67,PKT_BURSTWRAP_L=65,PKT_BURST_SIZE_H=70,PKT_BURST_SIZE_L=68,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=64,PKT_BYTE_CNT_L=62,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=84,PKT_DEST_ID_L=81,PKT_ORI_BURST_SIZE_H=97,PKT_ORI_BURST_SIZE_L=95,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_RESPONSE_STATUS_H=94,PKT_RESPONSE_STATUS_L=93,PKT_SRC_ID_H=80,PKT_SRC_ID_L=77,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=56,PKT_TRANS_LOCK=60,PKT_TRANS_POSTED=57,PKT_TRANS_READ=59,PKT_TRANS_WRITE=58,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=98,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=99,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),PKT_ADDR_H=55,PKT_ADDR_L=36,PKT_BEGIN_BURST=75,PKT_BURSTWRAP_H=67,PKT_BURSTWRAP_L=65,PKT_BURST_SIZE_H=70,PKT_BURST_SIZE_L=68,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=64,PKT_BYTE_CNT_L=62,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=84,PKT_DEST_ID_L=81,PKT_ORI_BURST_SIZE_H=97,PKT_ORI_BURST_SIZE_L=95,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_RESPONSE_STATUS_H=94,PKT_RESPONSE_STATUS_L=93,PKT_SRC_ID_H=80,PKT_SRC_ID_L=77,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=56,PKT_TRANS_LOCK=60,PKT_TRANS_POSTED=57,PKT_TRANS_READ=59,PKT_TRANS_WRITE=58,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=98,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=99,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=11,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),PKT_ADDR_H=55,PKT_ADDR_L=36,PKT_BEGIN_BURST=75,PKT_BURSTWRAP_H=67,PKT_BURSTWRAP_L=65,PKT_BURST_SIZE_H=70,PKT_BURST_SIZE_L=68,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=64,PKT_BYTE_CNT_L=62,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=84,PKT_DEST_ID_L=81,PKT_ORI_BURST_SIZE_H=97,PKT_ORI_BURST_SIZE_L=95,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_RESPONSE_STATUS_H=94,PKT_RESPONSE_STATUS_L=93,PKT_SRC_ID_H=80,PKT_SRC_ID_L=77,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=56,PKT_TRANS_LOCK=60,PKT_TRANS_POSTED=57,PKT_TRANS_READ=59,PKT_TRANS_WRITE=58,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=98,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=99,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=13,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),PKT_ADDR_H=55,PKT_ADDR_L=36,PKT_BEGIN_BURST=75,PKT_BURSTWRAP_H=67,PKT_BURSTWRAP_L=65,PKT_BURST_SIZE_H=70,PKT_BURST_SIZE_L=68,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=64,PKT_BYTE_CNT_L=62,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=84,PKT_DEST_ID_L=81,PKT_ORI_BURST_SIZE_H=97,PKT_ORI_BURST_SIZE_L=95,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_RESPONSE_STATUS_H=94,PKT_RESPONSE_STATUS_L=93,PKT_SRC_ID_H=80,PKT_SRC_ID_L=77,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=56,PKT_TRANS_LOCK=60,PKT_TRANS_POSTED=57,PKT_TRANS_READ=59,PKT_TRANS_WRITE=58,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=98,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=99,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=5,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),PKT_ADDR_H=55,PKT_ADDR_L=36,PKT_BEGIN_BURST=75,PKT_BURSTWRAP_H=67,PKT_BURSTWRAP_L=65,PKT_BURST_SIZE_H=70,PKT_BURST_SIZE_L=68,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=64,PKT_BYTE_CNT_L=62,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=84,PKT_DEST_ID_L=81,PKT_ORI_BURST_SIZE_H=97,PKT_ORI_BURST_SIZE_L=95,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_RESPONSE_STATUS_H=94,PKT_RESPONSE_STATUS_L=93,PKT_SRC_ID_H=80,PKT_SRC_ID_L=77,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=56,PKT_TRANS_LOCK=60,PKT_TRANS_POSTED=57,PKT_TRANS_READ=59,PKT_TRANS_WRITE=58,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=98,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=99,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=4,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),PKT_ADDR_H=55,PKT_ADDR_L=36,PKT_BEGIN_BURST=75,PKT_BURSTWRAP_H=67,PKT_BURSTWRAP_L=65,PKT_BURST_SIZE_H=70,PKT_BURST_SIZE_L=68,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=64,PKT_BYTE_CNT_L=62,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=84,PKT_DEST_ID_L=81,PKT_ORI_BURST_SIZE_H=97,PKT_ORI_BURST_SIZE_L=95,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_RESPONSE_STATUS_H=94,PKT_RESPONSE_STATUS_L=93,PKT_SRC_ID_H=80,PKT_SRC_ID_L=77,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=56,PKT_TRANS_LOCK=60,PKT_TRANS_POSTED=57,PKT_TRANS_READ=59,PKT_TRANS_WRITE=58,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=98,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=99,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),PKT_ADDR_H=55,PKT_ADDR_L=36,PKT_BEGIN_BURST=75,PKT_BURSTWRAP_H=67,PKT_BURSTWRAP_L=65,PKT_BURST_SIZE_H=70,PKT_BURST_SIZE_L=68,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=64,PKT_BYTE_CNT_L=62,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=84,PKT_DEST_ID_L=81,PKT_ORI_BURST_SIZE_H=97,PKT_ORI_BURST_SIZE_L=95,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_RESPONSE_STATUS_H=94,PKT_RESPONSE_STATUS_L=93,PKT_SRC_ID_H=80,PKT_SRC_ID_L=77,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=56,PKT_TRANS_LOCK=60,PKT_TRANS_POSTED=57,PKT_TRANS_READ=59,PKT_TRANS_WRITE=58,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=98,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=99,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=8,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),PKT_ADDR_H=55,PKT_ADDR_L=36,PKT_BEGIN_BURST=75,PKT_BURSTWRAP_H=67,PKT_BURSTWRAP_L=65,PKT_BURST_SIZE_H=70,PKT_BURST_SIZE_L=68,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=64,PKT_BYTE_CNT_L=62,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=84,PKT_DEST_ID_L=81,PKT_ORI_BURST_SIZE_H=97,PKT_ORI_BURST_SIZE_L=95,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_RESPONSE_STATUS_H=94,PKT_RESPONSE_STATUS_L=93,PKT_SRC_ID_H=80,PKT_SRC_ID_L=77,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=56,PKT_TRANS_LOCK=60,PKT_TRANS_POSTED=57,PKT_TRANS_READ=59,PKT_TRANS_WRITE=58,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=98,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=99,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=9,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),PKT_ADDR_H=55,PKT_ADDR_L=36,PKT_BEGIN_BURST=75,PKT_BURSTWRAP_H=67,PKT_BURSTWRAP_L=65,PKT_BURST_SIZE_H=70,PKT_BURST_SIZE_L=68,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=64,PKT_BYTE_CNT_L=62,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=84,PKT_DEST_ID_L=81,PKT_ORI_BURST_SIZE_H=97,PKT_ORI_BURST_SIZE_L=95,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_RESPONSE_STATUS_H=94,PKT_RESPONSE_STATUS_L=93,PKT_SRC_ID_H=80,PKT_SRC_ID_L=77,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=56,PKT_TRANS_LOCK=60,PKT_TRANS_POSTED=57,PKT_TRANS_READ=59,PKT_TRANS_WRITE=58,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=98,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=99,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=7,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),PKT_ADDR_H=55,PKT_ADDR_L=36,PKT_BEGIN_BURST=75,PKT_BURSTWRAP_H=67,PKT_BURSTWRAP_L=65,PKT_BURST_SIZE_H=70,PKT_BURST_SIZE_L=68,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=64,PKT_BYTE_CNT_L=62,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=84,PKT_DEST_ID_L=81,PKT_ORI_BURST_SIZE_H=97,PKT_ORI_BURST_SIZE_L=95,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_RESPONSE_STATUS_H=94,PKT_RESPONSE_STATUS_L=93,PKT_SRC_ID_H=80,PKT_SRC_ID_L=77,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=56,PKT_TRANS_LOCK=60,PKT_TRANS_POSTED=57,PKT_TRANS_READ=59,PKT_TRANS_WRITE=58,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=98,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=99,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:15.0:CHANNEL_ID=00000001000000,00000000010000,00000010000000,00000000100000,00000000000100,00000000000010,10000000000000,01000000000000,00100000000000,00010000000000,00001000000000,00000100000000,00000000001000,00000000000001,DECODER_TYPE=0,DEFAULT_CHANNEL=6,DEFAULT_DESTID=11,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=11,10,13,0,3,2,7,9,8,1,4,5,12,6,END_ADDRESS=0x80000,0x81000,0x81020,0x81040,0x81060,0x81080,0x81090,0x810a0,0x810b0,0x810c0,0x810d0,0x810e0,0x810e8,0x810f0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=55,PKT_ADDR_L=36,PKT_DEST_ID_H=84,PKT_DEST_ID_L=81,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_TRANS_READ=59,PKT_TRANS_WRITE=58,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=11:00000001000000:0x40000:0x80000:both:1:0:0:1,10:00000000010000:0x80800:0x81000:both:1:0:0:1,13:00000010000000:0x81000:0x81020:both:1:0:0:1,0:00000000100000:0x81020:0x81040:both:1:0:0:1,3:00000000000100:0x81040:0x81060:both:1:0:0:1,2:00000000000010:0x81060:0x81080:both:1:0:0:1,7:10000000000000:0x81080:0x81090:read:1:0:0:1,9:01000000000000:0x81090:0x810a0:both:1:0:0:1,8:00100000000000:0x810a0:0x810b0:both:1:0:0:1,1:00010000000000:0x810b0:0x810c0:both:1:0:0:1,4:00001000000000:0x810c0:0x810d0:both:1:0:0:1,5:00000100000000:0x810d0:0x810e0:both:1:0:0:1,12:00000000001000:0x810e0:0x810e8:read:1:0:0:1,6:00000000000001:0x810e8:0x810f0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x40000,0x80800,0x81000,0x81020,0x81040,0x81060,0x81080,0x81090,0x810a0,0x810b0,0x810c0,0x810d0,0x810e0,0x810e8,ST_CHANNEL_W=14,ST_DATA_W=98,TYPE_OF_TRANSACTION=both,both,both,both,both,both,read,both,both,both,both,both,read,both)(altera_merlin_router:15.0:CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=11,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=11,10,END_ADDRESS=0x80000,0x81000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=55,PKT_ADDR_L=36,PKT_DEST_ID_H=84,PKT_DEST_ID_L=81,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_TRANS_READ=59,PKT_TRANS_WRITE=58,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=11:10:0x40000:0x80000:both:1:0:0:1,10:01:0x80800:0x81000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x40000,0x80800,ST_CHANNEL_W=14,ST_DATA_W=98,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=55,PKT_ADDR_L=36,PKT_DEST_ID_H=84,PKT_DEST_ID_L=81,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_TRANS_READ=59,PKT_TRANS_WRITE=58,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=14,ST_DATA_W=98,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=55,PKT_ADDR_L=36,PKT_DEST_ID_H=84,PKT_DEST_ID_L=81,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_TRANS_READ=59,PKT_TRANS_WRITE=58,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=14,ST_DATA_W=98,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=55,PKT_ADDR_L=36,PKT_DEST_ID_H=84,PKT_DEST_ID_L=81,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_TRANS_READ=59,PKT_TRANS_WRITE=58,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=14,ST_DATA_W=98,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=55,PKT_ADDR_L=36,PKT_DEST_ID_H=84,PKT_DEST_ID_L=81,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_TRANS_READ=59,PKT_TRANS_WRITE=58,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=14,ST_DATA_W=98,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.0:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=55,PKT_ADDR_L=36,PKT_DEST_ID_H=84,PKT_DEST_ID_L=81,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_TRANS_READ=59,PKT_TRANS_WRITE=58,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=14,ST_DATA_W=98,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=55,PKT_ADDR_L=36,PKT_DEST_ID_H=84,PKT_DEST_ID_L=81,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_TRANS_READ=59,PKT_TRANS_WRITE=58,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=14,ST_DATA_W=98,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.0:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=55,PKT_ADDR_L=36,PKT_DEST_ID_H=84,PKT_DEST_ID_L=81,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_TRANS_READ=59,PKT_TRANS_WRITE=58,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=14,ST_DATA_W=98,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=55,PKT_ADDR_L=36,PKT_DEST_ID_H=84,PKT_DEST_ID_L=81,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_TRANS_READ=59,PKT_TRANS_WRITE=58,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=14,ST_DATA_W=98,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=55,PKT_ADDR_L=36,PKT_DEST_ID_H=84,PKT_DEST_ID_L=81,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_TRANS_READ=59,PKT_TRANS_WRITE=58,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=14,ST_DATA_W=98,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=55,PKT_ADDR_L=36,PKT_DEST_ID_H=84,PKT_DEST_ID_L=81,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_TRANS_READ=59,PKT_TRANS_WRITE=58,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=14,ST_DATA_W=98,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=55,PKT_ADDR_L=36,PKT_DEST_ID_H=84,PKT_DEST_ID_L=81,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_TRANS_READ=59,PKT_TRANS_WRITE=58,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=14,ST_DATA_W=98,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=55,PKT_ADDR_L=36,PKT_DEST_ID_H=84,PKT_DEST_ID_L=81,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_TRANS_READ=59,PKT_TRANS_WRITE=58,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=14,ST_DATA_W=98,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=55,PKT_ADDR_L=36,PKT_DEST_ID_H=84,PKT_DEST_ID_L=81,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_TRANS_READ=59,PKT_TRANS_WRITE=58,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=14,ST_DATA_W=98,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=55,PKT_ADDR_L=36,PKT_DEST_ID_H=84,PKT_DEST_ID_L=81,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_TRANS_READ=59,PKT_TRANS_WRITE=58,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=14,ST_DATA_W=98,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:15.0:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=5,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=64,PKT_BYTE_CNT_L=62,PKT_DEST_ID_H=84,PKT_DEST_ID_L=81,PKT_SRC_ID_H=80,PKT_SRC_ID_L=77,PKT_THREAD_ID_H=85,PKT_THREAD_ID_L=85,PKT_TRANS_POSTED=57,PKT_TRANS_WRITE=58,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=14,ST_DATA_W=98,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=14)(altera_merlin_traffic_limiter:15.0:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=1,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=64,PKT_BYTE_CNT_L=62,PKT_DEST_ID_H=84,PKT_DEST_ID_L=81,PKT_SRC_ID_H=80,PKT_SRC_ID_L=77,PKT_THREAD_ID_H=85,PKT_THREAD_ID_L=85,PKT_TRANS_POSTED=57,PKT_TRANS_WRITE=58,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=14,ST_DATA_W=98,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=14)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NUM_OUTPUTS=14,ST_CHANNEL_W=14,ST_DATA_W=98,VALID_WIDTH=14)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=14,ST_DATA_W=98,VALID_WIDTH=14)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=60,ST_CHANNEL_W=14,ST_DATA_W=98,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=60,ST_CHANNEL_W=14,ST_DATA_W=98,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=60,ST_CHANNEL_W=14,ST_DATA_W=98,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=60,ST_CHANNEL_W=14,ST_DATA_W=98,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=60,ST_CHANNEL_W=14,ST_DATA_W=98,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=60,ST_CHANNEL_W=14,ST_DATA_W=98,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=60,ST_CHANNEL_W=14,ST_DATA_W=98,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=60,ST_CHANNEL_W=14,ST_DATA_W=98,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=60,ST_CHANNEL_W=14,ST_DATA_W=98,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=60,ST_CHANNEL_W=14,ST_DATA_W=98,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=60,ST_CHANNEL_W=14,ST_DATA_W=98,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=60,ST_CHANNEL_W=14,ST_DATA_W=98,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=60,ST_CHANNEL_W=14,ST_DATA_W=98,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=60,ST_CHANNEL_W=14,ST_DATA_W=98,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=14,ST_DATA_W=98,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=14,ST_DATA_W=98,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=14,ST_DATA_W=98,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=14,ST_DATA_W=98,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=14,ST_DATA_W=98,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=150000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=14,ST_DATA_W=98,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=14,ST_DATA_W=98,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=14,ST_DATA_W=98,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=14,ST_DATA_W=98,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=14,ST_DATA_W=98,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=14,ST_DATA_W=98,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=14,ST_DATA_W=98,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=14,ST_DATA_W=98,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=14,ST_DATA_W=98,VALID_WIDTH=1)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,1,1,1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NUM_INPUTS=14,PIPELINE_ARB=0,PKT_TRANS_LOCK=60,ST_CHANNEL_W=14,ST_DATA_W=98,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=60,ST_CHANNEL_W=14,ST_DATA_W=98,USE_EXTERNAL_ARB=0)(altera_avalon_st_handshake_clock_crosser:15.0:AUTO_DEVICE_FAMILY=Cyclone V,AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=150000000,BITS_PER_SYMBOL=98,CHANNEL_WIDTH=14,DATA_WIDTH=98,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:15.0:AUTO_DEVICE_FAMILY=Cyclone V,AUTO_IN_CLK_CLOCK_RATE=150000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=98,CHANNEL_WIDTH=14,DATA_WIDTH=98,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=150000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=150000000,NUM_CLOCK_OUTPUTS=1)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)"
   instancePathKey="D8M_QSYS:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="15.0"
   name="D8M_QSYS_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {nios2_qsys_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_ADDRESS_W} {20};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_qsys_data_master_translator} {UAV_ADDRESS_W} {20};set_instance_parameter_value {nios2_qsys_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_READ} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios2_qsys_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {nios2_qsys_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_ADDRESS_W} {20};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {UAV_ADDRESS_W} {20};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios2_qsys_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {jtag_uart_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {20};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {i2c_opencores_camera_avalon_slave_0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_DATA_W} {8};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {UAV_ADDRESS_W} {20};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {USE_READDATA} {1};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {USE_READ} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {USE_WRITE} {1};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {USE_LOCK} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {i2c_opencores_mipi_avalon_slave_0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_DATA_W} {8};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {UAV_ADDRESS_W} {20};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {USE_READDATA} {1};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {USE_READ} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {USE_WRITE} {1};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {USE_LOCK} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sysid_qsys_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_ADDRESS_W} {20};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sysid_qsys_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios2_qsys_jtag_debug_module_translator} {altera_merlin_slave_translator};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {UAV_DATA_W} {32};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {UAV_ADDRESS_W} {20};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_READ} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_WRITE} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {altera_merlin_slave_translator};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_DATA_W} {32};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {UAV_DATA_W} {32};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {UAV_ADDRESS_W} {20};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_READLATENCY} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {USE_READDATA} {1};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {USE_READ} {1};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {USE_WRITE} {1};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {USE_ADDRESS} {1};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {USE_LOCK} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {onchip_memory2_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {onchip_memory2_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory2_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory2_s1_translator} {UAV_ADDRESS_W} {20};set_instance_parameter_value {onchip_memory2_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_READ} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_memory2_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {timer_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {timer_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {timer_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {timer_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {timer_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {timer_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {timer_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {timer_s1_translator} {UAV_ADDRESS_W} {20};set_instance_parameter_value {timer_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {timer_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {timer_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {timer_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {timer_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {timer_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {timer_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {timer_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {timer_s1_translator} {USE_READ} {0};set_instance_parameter_value {timer_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {timer_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {timer_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {timer_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {timer_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {timer_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {timer_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {timer_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {timer_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {timer_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {timer_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {timer_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {timer_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {timer_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {timer_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {timer_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {timer_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {timer_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {timer_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {timer_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {timer_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {timer_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {timer_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {timer_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {timer_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {timer_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {timer_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {timer_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {i2c_sda_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {i2c_sda_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {i2c_sda_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {i2c_sda_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {i2c_sda_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {i2c_sda_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {i2c_sda_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {i2c_sda_s1_translator} {UAV_ADDRESS_W} {20};set_instance_parameter_value {i2c_sda_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {i2c_sda_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {i2c_sda_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {i2c_sda_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {i2c_sda_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {i2c_sda_s1_translator} {USE_READ} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {i2c_sda_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {i2c_sda_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {i2c_sda_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {i2c_sda_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {i2c_sda_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {i2c_sda_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {i2c_sda_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {i2c_sda_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {i2c_sda_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {i2c_scl_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {i2c_scl_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {i2c_scl_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {i2c_scl_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {i2c_scl_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {i2c_scl_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {i2c_scl_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {i2c_scl_s1_translator} {UAV_ADDRESS_W} {20};set_instance_parameter_value {i2c_scl_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {i2c_scl_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {i2c_scl_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {i2c_scl_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {i2c_scl_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {i2c_scl_s1_translator} {USE_READ} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {i2c_scl_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {i2c_scl_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {i2c_scl_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {i2c_scl_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {i2c_scl_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {i2c_scl_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {i2c_scl_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {i2c_scl_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {i2c_scl_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {hdmi_tx_int_n_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {UAV_ADDRESS_W} {20};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_READ} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mipi_pwdn_n_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {UAV_ADDRESS_W} {20};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {USE_READ} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mipi_pwdn_n_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mipi_reset_n_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {mipi_reset_n_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {mipi_reset_n_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {mipi_reset_n_s1_translator} {UAV_ADDRESS_W} {20};set_instance_parameter_value {mipi_reset_n_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mipi_reset_n_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {mipi_reset_n_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mipi_reset_n_s1_translator} {USE_READ} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {mipi_reset_n_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {mipi_reset_n_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mipi_reset_n_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mipi_reset_n_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {key_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {key_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {key_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {key_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {key_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {key_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {key_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {key_s1_translator} {UAV_ADDRESS_W} {20};set_instance_parameter_value {key_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {key_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {key_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {key_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {key_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {key_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {key_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {key_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {key_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {key_s1_translator} {USE_READ} {0};set_instance_parameter_value {key_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {key_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {key_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {key_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {key_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {key_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {key_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {key_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {key_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {key_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {key_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {key_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {key_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {key_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {key_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {key_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {key_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {key_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {key_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {key_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {key_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {key_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {key_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {key_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {key_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {key_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {key_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {key_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {key_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {key_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {key_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {key_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {key_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {key_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {key_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {key_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios2_qsys_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_QOS_H} {76};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_QOS_L} {76};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_DATA_SIDEBAND_H} {74};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_DATA_SIDEBAND_L} {74};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_ADDR_SIDEBAND_H} {73};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_ADDR_SIDEBAND_L} {73};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BURST_TYPE_H} {72};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BURST_TYPE_L} {71};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_CACHE_H} {92};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_CACHE_L} {89};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_THREAD_ID_H} {85};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_THREAD_ID_L} {85};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BURST_SIZE_H} {70};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BURST_SIZE_L} {68};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_TRANS_EXCLUSIVE} {61};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BEGIN_BURST} {75};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BURSTWRAP_H} {67};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_ADDR_H} {55};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {56};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_TRANS_READ} {59};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_SRC_ID_H} {80};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_SRC_ID_L} {77};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {nios2_qsys_data_master_agent} {PKT_DEST_ID_L} {81};set_instance_parameter_value {nios2_qsys_data_master_agent} {ST_DATA_W} {98};set_instance_parameter_value {nios2_qsys_data_master_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {nios2_qsys_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_qsys_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_qsys_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios2_qsys_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_qsys_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000810e8&quot;
   end=&quot;0x000000000000810f0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;i2c_opencores_camera_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000081060&quot;
   end=&quot;0x00000000000081080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;i2c_opencores_mipi_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000081040&quot;
   end=&quot;0x00000000000081060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;sysid_qsys_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000810e0&quot;
   end=&quot;0x000000000000810e8&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;nios2_qsys_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000080800&quot;
   end=&quot;0x00000000000081000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;TERASIC_AUTO_FOCUS_0_mm_ctrl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000081020&quot;
   end=&quot;0x00000000000081040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;onchip_memory2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000040000&quot;
   end=&quot;0x00000000000080000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000081000&quot;
   end=&quot;0x00000000000081020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;i2c_sda_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000810d0&quot;
   end=&quot;0x000000000000810e0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;i2c_scl_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000810c0&quot;
   end=&quot;0x000000000000810d0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;hdmi_tx_int_n_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000810b0&quot;
   end=&quot;0x000000000000810c0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;mipi_pwdn_n_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000810a0&quot;
   end=&quot;0x000000000000810b0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;mipi_reset_n_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000081090&quot;
   end=&quot;0x000000000000810a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;key_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000081080&quot;
   end=&quot;0x00000000000081090&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios2_qsys_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {nios2_qsys_data_master_agent} {ID} {0};set_instance_parameter_value {nios2_qsys_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {nios2_qsys_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios2_qsys_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios2_qsys_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_qsys_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {nios2_qsys_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_QOS_H} {76};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_QOS_L} {76};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {74};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {74};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {73};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {73};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BURST_TYPE_H} {72};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BURST_TYPE_L} {71};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_CACHE_H} {92};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_CACHE_L} {89};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_THREAD_ID_H} {85};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_THREAD_ID_L} {85};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BURST_SIZE_H} {70};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BURST_SIZE_L} {68};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {61};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BEGIN_BURST} {75};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BURSTWRAP_H} {67};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_ADDR_H} {55};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {56};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_TRANS_READ} {59};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_SRC_ID_H} {80};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_SRC_ID_L} {77};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {PKT_DEST_ID_L} {81};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {ST_DATA_W} {98};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;onchip_memory2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000040000&quot;
   end=&quot;0x00000000000080000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;nios2_qsys_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000080800&quot;
   end=&quot;0x00000000000081000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {ID} {1};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_qsys_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {jtag_uart_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {70};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {68};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {75};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {67};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_H} {55};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {56};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_READ} {59};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {80};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {77};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {81};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ST_DATA_W} {98};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ID} {6};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {i2c_opencores_camera_avalon_slave_0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_BURST_SIZE_H} {70};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_BURST_SIZE_L} {68};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_BEGIN_BURST} {75};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_BURSTWRAP_H} {67};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_ADDR_H} {55};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_TRANS_COMPRESSED_READ} {56};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_TRANS_READ} {59};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_SRC_ID_H} {80};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_SRC_ID_L} {77};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_DEST_ID_L} {81};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {ST_DATA_W} {98};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {ID} {2};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent} {ECC_ENABLE} {0};add_instance {i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {i2c_opencores_mipi_avalon_slave_0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_BURST_SIZE_H} {70};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_BURST_SIZE_L} {68};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_BEGIN_BURST} {75};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_BURSTWRAP_H} {67};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_ADDR_H} {55};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_TRANS_COMPRESSED_READ} {56};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_TRANS_READ} {59};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_SRC_ID_H} {80};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_SRC_ID_L} {77};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_DEST_ID_L} {81};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {ST_DATA_W} {98};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {ID} {3};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent} {ECC_ENABLE} {0};add_instance {i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sysid_qsys_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BURST_SIZE_H} {70};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BURST_SIZE_L} {68};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BEGIN_BURST} {75};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BURSTWRAP_H} {67};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_ADDR_H} {55};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {56};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_TRANS_READ} {59};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_SRC_ID_H} {80};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_SRC_ID_L} {77};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_DEST_ID_L} {81};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sysid_qsys_control_slave_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {sysid_qsys_control_slave_agent} {ST_DATA_W} {98};set_instance_parameter_value {sysid_qsys_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_qsys_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sysid_qsys_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sysid_qsys_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sysid_qsys_control_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sysid_qsys_control_slave_agent} {ID} {12};set_instance_parameter_value {sysid_qsys_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent} {ECC_ENABLE} {0};add_instance {sysid_qsys_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sysid_qsys_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {nios2_qsys_jtag_debug_module_agent} {altera_merlin_slave_agent};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_BURST_SIZE_H} {70};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_BURST_SIZE_L} {68};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_BEGIN_BURST} {75};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_BURSTWRAP_H} {67};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_ADDR_H} {55};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_TRANS_COMPRESSED_READ} {56};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_TRANS_READ} {59};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_SRC_ID_H} {80};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_SRC_ID_L} {77};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_DEST_ID_L} {81};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {ST_DATA_W} {98};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {ID} {10};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent} {ECC_ENABLE} {0};add_instance {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {nios2_qsys_jtag_debug_module_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {altera_merlin_slave_agent};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_BURST_SIZE_H} {70};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_BURST_SIZE_L} {68};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_BEGIN_BURST} {75};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_BURSTWRAP_H} {67};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_ADDR_H} {55};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_TRANS_COMPRESSED_READ} {56};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_TRANS_READ} {59};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_DATA_H} {31};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_DATA_L} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_SRC_ID_H} {80};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_SRC_ID_L} {77};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_DEST_ID_L} {81};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {ST_DATA_W} {98};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {ID} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent} {ECC_ENABLE} {0};add_instance {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {onchip_memory2_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BURST_SIZE_H} {70};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BURST_SIZE_L} {68};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BEGIN_BURST} {75};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BURSTWRAP_H} {67};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_ADDR_H} {55};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_TRANS_COMPRESSED_READ} {56};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_TRANS_READ} {59};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_SRC_ID_H} {80};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_SRC_ID_L} {77};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_DEST_ID_L} {81};set_instance_parameter_value {onchip_memory2_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_memory2_s1_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {onchip_memory2_s1_agent} {ST_DATA_W} {98};set_instance_parameter_value {onchip_memory2_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory2_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_memory2_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_memory2_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_memory2_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {onchip_memory2_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {onchip_memory2_s1_agent} {ID} {11};set_instance_parameter_value {onchip_memory2_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_s1_agent} {ECC_ENABLE} {0};add_instance {onchip_memory2_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_memory2_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {timer_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {timer_s1_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {timer_s1_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {timer_s1_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {timer_s1_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {timer_s1_agent} {PKT_BURST_SIZE_H} {70};set_instance_parameter_value {timer_s1_agent} {PKT_BURST_SIZE_L} {68};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {timer_s1_agent} {PKT_BEGIN_BURST} {75};set_instance_parameter_value {timer_s1_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {timer_s1_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {timer_s1_agent} {PKT_BURSTWRAP_H} {67};set_instance_parameter_value {timer_s1_agent} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {timer_s1_agent} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {timer_s1_agent} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {timer_s1_agent} {PKT_ADDR_H} {55};set_instance_parameter_value {timer_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_COMPRESSED_READ} {56};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_READ} {59};set_instance_parameter_value {timer_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {timer_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {timer_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {timer_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {timer_s1_agent} {PKT_SRC_ID_H} {80};set_instance_parameter_value {timer_s1_agent} {PKT_SRC_ID_L} {77};set_instance_parameter_value {timer_s1_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {timer_s1_agent} {PKT_DEST_ID_L} {81};set_instance_parameter_value {timer_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {timer_s1_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {timer_s1_agent} {ST_DATA_W} {98};set_instance_parameter_value {timer_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {timer_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {timer_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {timer_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {timer_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {timer_s1_agent} {ID} {13};set_instance_parameter_value {timer_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_s1_agent} {ECC_ENABLE} {0};add_instance {timer_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {i2c_sda_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_BURST_SIZE_H} {70};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_BURST_SIZE_L} {68};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_BEGIN_BURST} {75};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_BURSTWRAP_H} {67};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_ADDR_H} {55};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_TRANS_COMPRESSED_READ} {56};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_TRANS_READ} {59};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_SRC_ID_H} {80};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_SRC_ID_L} {77};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_DEST_ID_L} {81};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {i2c_sda_s1_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {i2c_sda_s1_agent} {ST_DATA_W} {98};set_instance_parameter_value {i2c_sda_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {i2c_sda_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {i2c_sda_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {i2c_sda_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {i2c_sda_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {i2c_sda_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {i2c_sda_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {i2c_sda_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {i2c_sda_s1_agent} {ID} {5};set_instance_parameter_value {i2c_sda_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {i2c_sda_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {i2c_sda_s1_agent} {ECC_ENABLE} {0};add_instance {i2c_sda_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {i2c_scl_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_BURST_SIZE_H} {70};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_BURST_SIZE_L} {68};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_BEGIN_BURST} {75};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_BURSTWRAP_H} {67};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_ADDR_H} {55};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_TRANS_COMPRESSED_READ} {56};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_TRANS_READ} {59};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_SRC_ID_H} {80};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_SRC_ID_L} {77};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_DEST_ID_L} {81};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {i2c_scl_s1_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {i2c_scl_s1_agent} {ST_DATA_W} {98};set_instance_parameter_value {i2c_scl_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {i2c_scl_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {i2c_scl_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {i2c_scl_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {i2c_scl_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {i2c_scl_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {i2c_scl_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {i2c_scl_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {i2c_scl_s1_agent} {ID} {4};set_instance_parameter_value {i2c_scl_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {i2c_scl_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {i2c_scl_s1_agent} {ECC_ENABLE} {0};add_instance {i2c_scl_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {hdmi_tx_int_n_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_BURST_SIZE_H} {70};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_BURST_SIZE_L} {68};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_BEGIN_BURST} {75};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_BURSTWRAP_H} {67};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_ADDR_H} {55};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_TRANS_COMPRESSED_READ} {56};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_TRANS_READ} {59};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_SRC_ID_H} {80};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_SRC_ID_L} {77};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_DEST_ID_L} {81};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {ST_DATA_W} {98};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {ID} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent} {ECC_ENABLE} {0};add_instance {hdmi_tx_int_n_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {hdmi_tx_int_n_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mipi_pwdn_n_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_BURST_SIZE_H} {70};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_BURST_SIZE_L} {68};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_BEGIN_BURST} {75};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_BURSTWRAP_H} {67};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_ADDR_H} {55};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_TRANS_COMPRESSED_READ} {56};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_TRANS_READ} {59};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_SRC_ID_H} {80};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_SRC_ID_L} {77};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_DEST_ID_L} {81};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {ST_DATA_W} {98};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {ID} {8};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mipi_pwdn_n_s1_agent} {ECC_ENABLE} {0};add_instance {mipi_pwdn_n_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mipi_pwdn_n_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mipi_pwdn_n_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {mipi_pwdn_n_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {mipi_pwdn_n_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mipi_pwdn_n_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mipi_pwdn_n_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mipi_pwdn_n_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mipi_pwdn_n_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mipi_pwdn_n_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mipi_pwdn_n_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mipi_pwdn_n_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mipi_pwdn_n_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mipi_pwdn_n_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mipi_pwdn_n_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mipi_reset_n_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_BURST_SIZE_H} {70};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_BURST_SIZE_L} {68};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_BEGIN_BURST} {75};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_BURSTWRAP_H} {67};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_ADDR_H} {55};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_TRANS_COMPRESSED_READ} {56};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_TRANS_READ} {59};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_SRC_ID_H} {80};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_SRC_ID_L} {77};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_DEST_ID_L} {81};set_instance_parameter_value {mipi_reset_n_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mipi_reset_n_s1_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {mipi_reset_n_s1_agent} {ST_DATA_W} {98};set_instance_parameter_value {mipi_reset_n_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mipi_reset_n_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {mipi_reset_n_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mipi_reset_n_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mipi_reset_n_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mipi_reset_n_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mipi_reset_n_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {mipi_reset_n_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {mipi_reset_n_s1_agent} {ID} {9};set_instance_parameter_value {mipi_reset_n_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mipi_reset_n_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mipi_reset_n_s1_agent} {ECC_ENABLE} {0};add_instance {mipi_reset_n_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mipi_reset_n_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mipi_reset_n_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {mipi_reset_n_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {mipi_reset_n_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mipi_reset_n_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mipi_reset_n_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mipi_reset_n_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mipi_reset_n_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mipi_reset_n_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mipi_reset_n_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mipi_reset_n_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mipi_reset_n_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mipi_reset_n_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mipi_reset_n_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {key_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {key_s1_agent} {PKT_ORI_BURST_SIZE_H} {97};set_instance_parameter_value {key_s1_agent} {PKT_ORI_BURST_SIZE_L} {95};set_instance_parameter_value {key_s1_agent} {PKT_RESPONSE_STATUS_H} {94};set_instance_parameter_value {key_s1_agent} {PKT_RESPONSE_STATUS_L} {93};set_instance_parameter_value {key_s1_agent} {PKT_BURST_SIZE_H} {70};set_instance_parameter_value {key_s1_agent} {PKT_BURST_SIZE_L} {68};set_instance_parameter_value {key_s1_agent} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {key_s1_agent} {PKT_BEGIN_BURST} {75};set_instance_parameter_value {key_s1_agent} {PKT_PROTECTION_H} {88};set_instance_parameter_value {key_s1_agent} {PKT_PROTECTION_L} {86};set_instance_parameter_value {key_s1_agent} {PKT_BURSTWRAP_H} {67};set_instance_parameter_value {key_s1_agent} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {key_s1_agent} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {key_s1_agent} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {key_s1_agent} {PKT_ADDR_H} {55};set_instance_parameter_value {key_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {key_s1_agent} {PKT_TRANS_COMPRESSED_READ} {56};set_instance_parameter_value {key_s1_agent} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {key_s1_agent} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {key_s1_agent} {PKT_TRANS_READ} {59};set_instance_parameter_value {key_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {key_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {key_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {key_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {key_s1_agent} {PKT_SRC_ID_H} {80};set_instance_parameter_value {key_s1_agent} {PKT_SRC_ID_L} {77};set_instance_parameter_value {key_s1_agent} {PKT_DEST_ID_H} {84};set_instance_parameter_value {key_s1_agent} {PKT_DEST_ID_L} {81};set_instance_parameter_value {key_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {key_s1_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {key_s1_agent} {ST_DATA_W} {98};set_instance_parameter_value {key_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {key_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {key_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {key_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {key_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {key_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {key_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {key_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {key_s1_agent} {ID} {7};set_instance_parameter_value {key_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {key_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {key_s1_agent} {ECC_ENABLE} {0};add_instance {key_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {key_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {key_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {key_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {key_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {key_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {key_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {key_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {key_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {key_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {key_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {key_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {key_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {key_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {key_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {11 10 13 0 3 2 7 9 8 1 4 5 12 6 };set_instance_parameter_value {router} {CHANNEL_ID} {00000001000000 00000000010000 00000010000000 00000000100000 00000000000100 00000000000010 10000000000000 01000000000000 00100000000000 00010000000000 00001000000000 00000100000000 00000000001000 00000000000001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both read both both both both both read both };set_instance_parameter_value {router} {START_ADDRESS} {0x40000 0x80800 0x81000 0x81020 0x81040 0x81060 0x81080 0x81090 0x810a0 0x810b0 0x810c0 0x810d0 0x810e0 0x810e8 };set_instance_parameter_value {router} {END_ADDRESS} {0x80000 0x81000 0x81020 0x81040 0x81060 0x81080 0x81090 0x810a0 0x810b0 0x810c0 0x810d0 0x810e0 0x810e8 0x810f0 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {55};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router} {PKT_DEST_ID_L} {81};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {router} {PKT_TRANS_READ} {59};set_instance_parameter_value {router} {ST_DATA_W} {98};set_instance_parameter_value {router} {ST_CHANNEL_W} {14};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {6};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {11};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {11 10 };set_instance_parameter_value {router_001} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x40000 0x80800 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x80000 0x81000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {55};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {81};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {59};set_instance_parameter_value {router_001} {ST_DATA_W} {98};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {11};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {55};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {81};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {59};set_instance_parameter_value {router_002} {ST_DATA_W} {98};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {55};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {81};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {59};set_instance_parameter_value {router_003} {ST_DATA_W} {98};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {55};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {81};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {59};set_instance_parameter_value {router_004} {ST_DATA_W} {98};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {55};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {81};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {59};set_instance_parameter_value {router_005} {ST_DATA_W} {98};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_006} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {55};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {81};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {59};set_instance_parameter_value {router_006} {ST_DATA_W} {98};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {55};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {81};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {59};set_instance_parameter_value {router_007} {ST_DATA_W} {98};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_008} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {55};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {81};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {59};set_instance_parameter_value {router_008} {ST_DATA_W} {98};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {0 };set_instance_parameter_value {router_009} {CHANNEL_ID} {1 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {55};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {81};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {59};set_instance_parameter_value {router_009} {ST_DATA_W} {98};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {0 };set_instance_parameter_value {router_010} {CHANNEL_ID} {1 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {55};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {81};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {59};set_instance_parameter_value {router_010} {ST_DATA_W} {98};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {0 };set_instance_parameter_value {router_011} {CHANNEL_ID} {1 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {55};set_instance_parameter_value {router_011} {PKT_ADDR_L} {36};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {81};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {59};set_instance_parameter_value {router_011} {ST_DATA_W} {98};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {0 };set_instance_parameter_value {router_012} {CHANNEL_ID} {1 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {55};set_instance_parameter_value {router_012} {PKT_ADDR_L} {36};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {81};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {59};set_instance_parameter_value {router_012} {ST_DATA_W} {98};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};add_instance {router_013} {altera_merlin_router};set_instance_parameter_value {router_013} {DESTINATION_ID} {0 };set_instance_parameter_value {router_013} {CHANNEL_ID} {1 };set_instance_parameter_value {router_013} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_013} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_013} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_013} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_013} {SPAN_OFFSET} {};set_instance_parameter_value {router_013} {PKT_ADDR_H} {55};set_instance_parameter_value {router_013} {PKT_ADDR_L} {36};set_instance_parameter_value {router_013} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_013} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_013} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_013} {PKT_DEST_ID_L} {81};set_instance_parameter_value {router_013} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {router_013} {PKT_TRANS_READ} {59};set_instance_parameter_value {router_013} {ST_DATA_W} {98};set_instance_parameter_value {router_013} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_013} {DECODER_TYPE} {1};set_instance_parameter_value {router_013} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_013} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_013} {MEMORY_ALIASING_DECODE} {0};add_instance {router_014} {altera_merlin_router};set_instance_parameter_value {router_014} {DESTINATION_ID} {0 };set_instance_parameter_value {router_014} {CHANNEL_ID} {1 };set_instance_parameter_value {router_014} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_014} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_014} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_014} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_014} {SPAN_OFFSET} {};set_instance_parameter_value {router_014} {PKT_ADDR_H} {55};set_instance_parameter_value {router_014} {PKT_ADDR_L} {36};set_instance_parameter_value {router_014} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_014} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_014} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_014} {PKT_DEST_ID_L} {81};set_instance_parameter_value {router_014} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {router_014} {PKT_TRANS_READ} {59};set_instance_parameter_value {router_014} {ST_DATA_W} {98};set_instance_parameter_value {router_014} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_014} {DECODER_TYPE} {1};set_instance_parameter_value {router_014} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_014} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_014} {MEMORY_ALIASING_DECODE} {0};add_instance {router_015} {altera_merlin_router};set_instance_parameter_value {router_015} {DESTINATION_ID} {0 };set_instance_parameter_value {router_015} {CHANNEL_ID} {1 };set_instance_parameter_value {router_015} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_015} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_015} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_015} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_015} {SPAN_OFFSET} {};set_instance_parameter_value {router_015} {PKT_ADDR_H} {55};set_instance_parameter_value {router_015} {PKT_ADDR_L} {36};set_instance_parameter_value {router_015} {PKT_PROTECTION_H} {88};set_instance_parameter_value {router_015} {PKT_PROTECTION_L} {86};set_instance_parameter_value {router_015} {PKT_DEST_ID_H} {84};set_instance_parameter_value {router_015} {PKT_DEST_ID_L} {81};set_instance_parameter_value {router_015} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {router_015} {PKT_TRANS_READ} {59};set_instance_parameter_value {router_015} {ST_DATA_W} {98};set_instance_parameter_value {router_015} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_015} {DECODER_TYPE} {1};set_instance_parameter_value {router_015} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_015} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_015} {MEMORY_ALIASING_DECODE} {0};add_instance {nios2_qsys_data_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_DEST_ID_H} {84};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_DEST_ID_L} {81};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_SRC_ID_H} {80};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_SRC_ID_L} {77};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_THREAD_ID_H} {85};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PKT_THREAD_ID_L} {85};set_instance_parameter_value {nios2_qsys_data_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {nios2_qsys_data_master_limiter} {MAX_OUTSTANDING_RESPONSES} {5};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PIPELINED} {0};set_instance_parameter_value {nios2_qsys_data_master_limiter} {ST_DATA_W} {98};set_instance_parameter_value {nios2_qsys_data_master_limiter} {ST_CHANNEL_W} {14};set_instance_parameter_value {nios2_qsys_data_master_limiter} {VALID_WIDTH} {14};set_instance_parameter_value {nios2_qsys_data_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {nios2_qsys_data_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {nios2_qsys_data_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {nios2_qsys_data_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {nios2_qsys_data_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_qsys_data_master_limiter} {REORDER} {0};add_instance {nios2_qsys_instruction_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_DEST_ID_H} {84};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_DEST_ID_L} {81};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_SRC_ID_H} {80};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_SRC_ID_L} {77};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_THREAD_ID_H} {85};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PKT_THREAD_ID_L} {85};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {MAX_OUTSTANDING_RESPONSES} {1};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PIPELINED} {0};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {ST_DATA_W} {98};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {ST_CHANNEL_W} {14};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {VALID_WIDTH} {14};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_qsys_instruction_master_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {98};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {14};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {14};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {98};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {14};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_010} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_010} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_010} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_010} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_010} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_010} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_010} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_011} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_011} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_011} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_011} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_011} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_011} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_011} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_012} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_012} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_012} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_012} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_012} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_012} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_012} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_013} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_013} {ST_DATA_W} {98};set_instance_parameter_value {cmd_mux_013} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_013} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_013} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_013} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_013} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_010} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_010} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_010} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_010} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_010} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_011} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_011} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_011} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_011} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_011} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_012} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_012} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_012} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_012} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_012} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_013} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_013} {ST_DATA_W} {98};set_instance_parameter_value {rsp_demux_013} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_013} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_013} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {98};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {14};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {98};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {98};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {98};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {14};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {98};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {98};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {14};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {nios2_qsys_reset_n_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {nios2_qsys_reset_n_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {nios2_qsys_reset_n_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {nios2_qsys_reset_n_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {nios2_qsys_reset_n_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {jtag_uart_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {jtag_uart_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {jtag_uart_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {jtag_uart_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {jtag_uart_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {TERASIC_AUTO_FOCUS_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {TERASIC_AUTO_FOCUS_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_50_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_50_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_50_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {mem_if_lpddr2_emif_afi_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {mem_if_lpddr2_emif_afi_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {150000000};set_instance_parameter_value {mem_if_lpddr2_emif_afi_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {nios2_qsys_data_master_translator.avalon_universal_master_0} {nios2_qsys_data_master_agent.av} {avalon};set_connection_parameter_value {nios2_qsys_data_master_translator.avalon_universal_master_0/nios2_qsys_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios2_qsys_data_master_translator.avalon_universal_master_0/nios2_qsys_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios2_qsys_data_master_translator.avalon_universal_master_0/nios2_qsys_data_master_agent.av} {defaultConnection} {false};add_connection {nios2_qsys_instruction_master_translator.avalon_universal_master_0} {nios2_qsys_instruction_master_agent.av} {avalon};set_connection_parameter_value {nios2_qsys_instruction_master_translator.avalon_universal_master_0/nios2_qsys_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios2_qsys_instruction_master_translator.avalon_universal_master_0/nios2_qsys_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios2_qsys_instruction_master_translator.avalon_universal_master_0/nios2_qsys_instruction_master_agent.av} {defaultConnection} {false};add_connection {jtag_uart_avalon_jtag_slave_agent.m0} {jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {jtag_uart_avalon_jtag_slave_agent.rf_source} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.out} {jtag_uart_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent.rdata_fifo_src} {jtag_uart_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {jtag_uart_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/jtag_uart_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {i2c_opencores_camera_avalon_slave_0_agent.m0} {i2c_opencores_camera_avalon_slave_0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {i2c_opencores_camera_avalon_slave_0_agent.m0/i2c_opencores_camera_avalon_slave_0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {i2c_opencores_camera_avalon_slave_0_agent.m0/i2c_opencores_camera_avalon_slave_0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {i2c_opencores_camera_avalon_slave_0_agent.m0/i2c_opencores_camera_avalon_slave_0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {i2c_opencores_camera_avalon_slave_0_agent.rf_source} {i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo.in} {avalon_streaming};add_connection {i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo.out} {i2c_opencores_camera_avalon_slave_0_agent.rf_sink} {avalon_streaming};add_connection {i2c_opencores_camera_avalon_slave_0_agent.rdata_fifo_src} {i2c_opencores_camera_avalon_slave_0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {i2c_opencores_camera_avalon_slave_0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/i2c_opencores_camera_avalon_slave_0_agent.cp} {qsys_mm.command};add_connection {i2c_opencores_mipi_avalon_slave_0_agent.m0} {i2c_opencores_mipi_avalon_slave_0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent.m0/i2c_opencores_mipi_avalon_slave_0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent.m0/i2c_opencores_mipi_avalon_slave_0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {i2c_opencores_mipi_avalon_slave_0_agent.m0/i2c_opencores_mipi_avalon_slave_0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {i2c_opencores_mipi_avalon_slave_0_agent.rf_source} {i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo.in} {avalon_streaming};add_connection {i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo.out} {i2c_opencores_mipi_avalon_slave_0_agent.rf_sink} {avalon_streaming};add_connection {i2c_opencores_mipi_avalon_slave_0_agent.rdata_fifo_src} {i2c_opencores_mipi_avalon_slave_0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {i2c_opencores_mipi_avalon_slave_0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/i2c_opencores_mipi_avalon_slave_0_agent.cp} {qsys_mm.command};add_connection {sysid_qsys_control_slave_agent.m0} {sysid_qsys_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sysid_qsys_control_slave_agent.m0/sysid_qsys_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sysid_qsys_control_slave_agent.m0/sysid_qsys_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sysid_qsys_control_slave_agent.m0/sysid_qsys_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sysid_qsys_control_slave_agent.rf_source} {sysid_qsys_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {sysid_qsys_control_slave_agent_rsp_fifo.out} {sysid_qsys_control_slave_agent.rf_sink} {avalon_streaming};add_connection {sysid_qsys_control_slave_agent.rdata_fifo_src} {sysid_qsys_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {sysid_qsys_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/sysid_qsys_control_slave_agent.cp} {qsys_mm.command};add_connection {nios2_qsys_jtag_debug_module_agent.m0} {nios2_qsys_jtag_debug_module_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {nios2_qsys_jtag_debug_module_agent.m0/nios2_qsys_jtag_debug_module_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {nios2_qsys_jtag_debug_module_agent.m0/nios2_qsys_jtag_debug_module_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {nios2_qsys_jtag_debug_module_agent.m0/nios2_qsys_jtag_debug_module_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {nios2_qsys_jtag_debug_module_agent.rf_source} {nios2_qsys_jtag_debug_module_agent_rsp_fifo.in} {avalon_streaming};add_connection {nios2_qsys_jtag_debug_module_agent_rsp_fifo.out} {nios2_qsys_jtag_debug_module_agent.rf_sink} {avalon_streaming};add_connection {nios2_qsys_jtag_debug_module_agent.rdata_fifo_src} {nios2_qsys_jtag_debug_module_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {nios2_qsys_jtag_debug_module_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/nios2_qsys_jtag_debug_module_agent.cp} {qsys_mm.command};add_connection {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent.m0} {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent.m0/TERASIC_AUTO_FOCUS_0_mm_ctrl_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent.m0/TERASIC_AUTO_FOCUS_0_mm_ctrl_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent.m0/TERASIC_AUTO_FOCUS_0_mm_ctrl_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent.rf_source} {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rsp_fifo.in} {avalon_streaming};add_connection {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rsp_fifo.out} {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent.rf_sink} {avalon_streaming};add_connection {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent.rdata_fifo_src} {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rdata_fifo.in} {avalon_streaming};add_connection {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rdata_fifo.out} {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/TERASIC_AUTO_FOCUS_0_mm_ctrl_agent.cp} {qsys_mm.command};add_connection {onchip_memory2_s1_agent.m0} {onchip_memory2_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_memory2_s1_agent.m0/onchip_memory2_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_memory2_s1_agent.m0/onchip_memory2_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_memory2_s1_agent.m0/onchip_memory2_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_memory2_s1_agent.rf_source} {onchip_memory2_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_memory2_s1_agent_rsp_fifo.out} {onchip_memory2_s1_agent.rf_sink} {avalon_streaming};add_connection {onchip_memory2_s1_agent.rdata_fifo_src} {onchip_memory2_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {onchip_memory2_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/onchip_memory2_s1_agent.cp} {qsys_mm.command};add_connection {timer_s1_agent.m0} {timer_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {timer_s1_agent.m0/timer_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {timer_s1_agent.m0/timer_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {timer_s1_agent.m0/timer_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {timer_s1_agent.rf_source} {timer_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {timer_s1_agent_rsp_fifo.out} {timer_s1_agent.rf_sink} {avalon_streaming};add_connection {timer_s1_agent.rdata_fifo_src} {timer_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {timer_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/timer_s1_agent.cp} {qsys_mm.command};add_connection {i2c_sda_s1_agent.m0} {i2c_sda_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {i2c_sda_s1_agent.m0/i2c_sda_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {i2c_sda_s1_agent.m0/i2c_sda_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {i2c_sda_s1_agent.m0/i2c_sda_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {i2c_sda_s1_agent.rf_source} {i2c_sda_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {i2c_sda_s1_agent_rsp_fifo.out} {i2c_sda_s1_agent.rf_sink} {avalon_streaming};add_connection {i2c_sda_s1_agent.rdata_fifo_src} {i2c_sda_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_008.src} {i2c_sda_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/i2c_sda_s1_agent.cp} {qsys_mm.command};add_connection {i2c_scl_s1_agent.m0} {i2c_scl_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {i2c_scl_s1_agent.m0/i2c_scl_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {i2c_scl_s1_agent.m0/i2c_scl_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {i2c_scl_s1_agent.m0/i2c_scl_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {i2c_scl_s1_agent.rf_source} {i2c_scl_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {i2c_scl_s1_agent_rsp_fifo.out} {i2c_scl_s1_agent.rf_sink} {avalon_streaming};add_connection {i2c_scl_s1_agent.rdata_fifo_src} {i2c_scl_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_009.src} {i2c_scl_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/i2c_scl_s1_agent.cp} {qsys_mm.command};add_connection {hdmi_tx_int_n_s1_agent.m0} {hdmi_tx_int_n_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {hdmi_tx_int_n_s1_agent.m0/hdmi_tx_int_n_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {hdmi_tx_int_n_s1_agent.m0/hdmi_tx_int_n_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {hdmi_tx_int_n_s1_agent.m0/hdmi_tx_int_n_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {hdmi_tx_int_n_s1_agent.rf_source} {hdmi_tx_int_n_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {hdmi_tx_int_n_s1_agent_rsp_fifo.out} {hdmi_tx_int_n_s1_agent.rf_sink} {avalon_streaming};add_connection {hdmi_tx_int_n_s1_agent.rdata_fifo_src} {hdmi_tx_int_n_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_010.src} {hdmi_tx_int_n_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_010.src/hdmi_tx_int_n_s1_agent.cp} {qsys_mm.command};add_connection {mipi_pwdn_n_s1_agent.m0} {mipi_pwdn_n_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mipi_pwdn_n_s1_agent.m0/mipi_pwdn_n_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mipi_pwdn_n_s1_agent.m0/mipi_pwdn_n_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mipi_pwdn_n_s1_agent.m0/mipi_pwdn_n_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mipi_pwdn_n_s1_agent.rf_source} {mipi_pwdn_n_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {mipi_pwdn_n_s1_agent_rsp_fifo.out} {mipi_pwdn_n_s1_agent.rf_sink} {avalon_streaming};add_connection {mipi_pwdn_n_s1_agent.rdata_fifo_src} {mipi_pwdn_n_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_011.src} {mipi_pwdn_n_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_011.src/mipi_pwdn_n_s1_agent.cp} {qsys_mm.command};add_connection {mipi_reset_n_s1_agent.m0} {mipi_reset_n_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mipi_reset_n_s1_agent.m0/mipi_reset_n_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mipi_reset_n_s1_agent.m0/mipi_reset_n_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mipi_reset_n_s1_agent.m0/mipi_reset_n_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mipi_reset_n_s1_agent.rf_source} {mipi_reset_n_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {mipi_reset_n_s1_agent_rsp_fifo.out} {mipi_reset_n_s1_agent.rf_sink} {avalon_streaming};add_connection {mipi_reset_n_s1_agent.rdata_fifo_src} {mipi_reset_n_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_012.src} {mipi_reset_n_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_012.src/mipi_reset_n_s1_agent.cp} {qsys_mm.command};add_connection {key_s1_agent.m0} {key_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {key_s1_agent.m0/key_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {key_s1_agent.m0/key_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {key_s1_agent.m0/key_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {key_s1_agent.rf_source} {key_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {key_s1_agent_rsp_fifo.out} {key_s1_agent.rf_sink} {avalon_streaming};add_connection {key_s1_agent.rdata_fifo_src} {key_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_013.src} {key_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_013.src/key_s1_agent.cp} {qsys_mm.command};add_connection {nios2_qsys_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {nios2_qsys_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {nios2_qsys_instruction_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {nios2_qsys_instruction_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {jtag_uart_avalon_jtag_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {jtag_uart_avalon_jtag_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {i2c_opencores_camera_avalon_slave_0_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {i2c_opencores_camera_avalon_slave_0_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {i2c_opencores_mipi_avalon_slave_0_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {i2c_opencores_mipi_avalon_slave_0_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {sysid_qsys_control_slave_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {sysid_qsys_control_slave_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {nios2_qsys_jtag_debug_module_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {nios2_qsys_jtag_debug_module_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {onchip_memory2_s1_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {onchip_memory2_s1_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {timer_s1_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {timer_s1_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {i2c_sda_s1_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {i2c_sda_s1_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {i2c_scl_s1_agent.rp} {router_011.sink} {avalon_streaming};preview_set_connection_tag {i2c_scl_s1_agent.rp/router_011.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {hdmi_tx_int_n_s1_agent.rp} {router_012.sink} {avalon_streaming};preview_set_connection_tag {hdmi_tx_int_n_s1_agent.rp/router_012.sink} {qsys_mm.response};add_connection {router_012.src} {rsp_demux_010.sink} {avalon_streaming};preview_set_connection_tag {router_012.src/rsp_demux_010.sink} {qsys_mm.response};add_connection {mipi_pwdn_n_s1_agent.rp} {router_013.sink} {avalon_streaming};preview_set_connection_tag {mipi_pwdn_n_s1_agent.rp/router_013.sink} {qsys_mm.response};add_connection {router_013.src} {rsp_demux_011.sink} {avalon_streaming};preview_set_connection_tag {router_013.src/rsp_demux_011.sink} {qsys_mm.response};add_connection {mipi_reset_n_s1_agent.rp} {router_014.sink} {avalon_streaming};preview_set_connection_tag {mipi_reset_n_s1_agent.rp/router_014.sink} {qsys_mm.response};add_connection {router_014.src} {rsp_demux_012.sink} {avalon_streaming};preview_set_connection_tag {router_014.src/rsp_demux_012.sink} {qsys_mm.response};add_connection {key_s1_agent.rp} {router_015.sink} {avalon_streaming};preview_set_connection_tag {key_s1_agent.rp/router_015.sink} {qsys_mm.response};add_connection {router_015.src} {rsp_demux_013.sink} {avalon_streaming};preview_set_connection_tag {router_015.src/rsp_demux_013.sink} {qsys_mm.response};add_connection {router.src} {nios2_qsys_data_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/nios2_qsys_data_master_limiter.cmd_sink} {qsys_mm.command};add_connection {nios2_qsys_data_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {nios2_qsys_data_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {nios2_qsys_data_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/nios2_qsys_data_master_limiter.rsp_sink} {qsys_mm.response};add_connection {nios2_qsys_data_master_limiter.rsp_src} {nios2_qsys_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {nios2_qsys_data_master_limiter.rsp_src/nios2_qsys_data_master_agent.rp} {qsys_mm.response};add_connection {router_001.src} {nios2_qsys_instruction_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/nios2_qsys_instruction_master_limiter.cmd_sink} {qsys_mm.command};add_connection {nios2_qsys_instruction_master_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {nios2_qsys_instruction_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {nios2_qsys_instruction_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/nios2_qsys_instruction_master_limiter.rsp_sink} {qsys_mm.response};add_connection {nios2_qsys_instruction_master_limiter.rsp_src} {nios2_qsys_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {nios2_qsys_instruction_master_limiter.rsp_src/nios2_qsys_instruction_master_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux.src7} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src7/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux.src8} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src8/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux.src9} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src9/cmd_mux_009.sink0} {qsys_mm.command};add_connection {cmd_demux.src10} {cmd_mux_010.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src10/cmd_mux_010.sink0} {qsys_mm.command};add_connection {cmd_demux.src11} {cmd_mux_011.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src11/cmd_mux_011.sink0} {qsys_mm.command};add_connection {cmd_demux.src12} {cmd_mux_012.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src12/cmd_mux_012.sink0} {qsys_mm.command};add_connection {cmd_demux.src13} {cmd_mux_013.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src13/cmd_mux_013.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux_004.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_006.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_006.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_004.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_006.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux.sink7} {qsys_mm.response};add_connection {rsp_demux_008.src0} {rsp_mux.sink8} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/rsp_mux.sink8} {qsys_mm.response};add_connection {rsp_demux_009.src0} {rsp_mux.sink9} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/rsp_mux.sink9} {qsys_mm.response};add_connection {rsp_demux_010.src0} {rsp_mux.sink10} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src0/rsp_mux.sink10} {qsys_mm.response};add_connection {rsp_demux_011.src0} {rsp_mux.sink11} {avalon_streaming};preview_set_connection_tag {rsp_demux_011.src0/rsp_mux.sink11} {qsys_mm.response};add_connection {rsp_demux_012.src0} {rsp_mux.sink12} {avalon_streaming};preview_set_connection_tag {rsp_demux_012.src0/rsp_mux.sink12} {qsys_mm.response};add_connection {rsp_demux_013.src0} {rsp_mux.sink13} {avalon_streaming};preview_set_connection_tag {rsp_demux_013.src0/rsp_mux.sink13} {qsys_mm.response};add_connection {cmd_demux.src5} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux_005.sink0} {qsys_mm.command};add_connection {rsp_demux_005.src0} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/crosser_001.in} {qsys_mm.response};add_connection {crosser_001.out} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {crosser_001.out/rsp_mux.sink5} {qsys_mm.response};add_connection {nios2_qsys_data_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {nios2_qsys_instruction_master_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {nios2_qsys_data_master_translator.reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {nios2_qsys_instruction_master_translator.reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {nios2_qsys_jtag_debug_module_translator.reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {nios2_qsys_data_master_agent.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {nios2_qsys_instruction_master_agent.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {nios2_qsys_jtag_debug_module_agent.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {nios2_qsys_jtag_debug_module_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {nios2_qsys_data_master_limiter.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {nios2_qsys_instruction_master_limiter.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {nios2_qsys_reset_n_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {i2c_opencores_camera_avalon_slave_0_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {i2c_opencores_mipi_avalon_slave_0_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {sysid_qsys_control_slave_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {onchip_memory2_s1_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {timer_s1_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {i2c_sda_s1_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {i2c_scl_s1_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {hdmi_tx_int_n_s1_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {mipi_pwdn_n_s1_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {mipi_reset_n_s1_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {key_s1_translator.reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {i2c_opencores_camera_avalon_slave_0_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {i2c_opencores_mipi_avalon_slave_0_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {sysid_qsys_control_slave_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {sysid_qsys_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {onchip_memory2_s1_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {onchip_memory2_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {timer_s1_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {timer_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {i2c_sda_s1_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {i2c_sda_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {i2c_scl_s1_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {i2c_scl_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {hdmi_tx_int_n_s1_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {hdmi_tx_int_n_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {mipi_pwdn_n_s1_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {mipi_pwdn_n_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {mipi_reset_n_s1_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {mipi_reset_n_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {key_s1_agent.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {key_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_013.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_014.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {router_015.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_010.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_011.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_012.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {cmd_mux_013.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_010.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_011.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_012.clk_reset} {reset};add_connection {jtag_uart_reset_reset_bridge.out_reset} {rsp_demux_013.clk_reset} {reset};add_connection {TERASIC_AUTO_FOCUS_0_reset_reset_bridge.out_reset} {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator.reset} {reset};add_connection {TERASIC_AUTO_FOCUS_0_reset_reset_bridge.out_reset} {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent.clk_reset} {reset};add_connection {TERASIC_AUTO_FOCUS_0_reset_reset_bridge.out_reset} {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rsp_fifo.clk_reset} {reset};add_connection {TERASIC_AUTO_FOCUS_0_reset_reset_bridge.out_reset} {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rdata_fifo.clk_reset} {reset};add_connection {TERASIC_AUTO_FOCUS_0_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {TERASIC_AUTO_FOCUS_0_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {TERASIC_AUTO_FOCUS_0_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {TERASIC_AUTO_FOCUS_0_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {TERASIC_AUTO_FOCUS_0_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {clk_50_clk_clock_bridge.out_clk} {nios2_qsys_data_master_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {nios2_qsys_instruction_master_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {i2c_opencores_camera_avalon_slave_0_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {i2c_opencores_mipi_avalon_slave_0_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {sysid_qsys_control_slave_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {nios2_qsys_jtag_debug_module_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {onchip_memory2_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {timer_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {i2c_sda_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {i2c_scl_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {hdmi_tx_int_n_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {mipi_pwdn_n_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {mipi_reset_n_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {key_s1_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {nios2_qsys_data_master_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {nios2_qsys_instruction_master_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {i2c_opencores_camera_avalon_slave_0_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {i2c_opencores_mipi_avalon_slave_0_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {sysid_qsys_control_slave_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {sysid_qsys_control_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {nios2_qsys_jtag_debug_module_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {nios2_qsys_jtag_debug_module_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {onchip_memory2_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {onchip_memory2_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {timer_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {timer_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {i2c_sda_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {i2c_sda_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {i2c_scl_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {i2c_scl_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {hdmi_tx_int_n_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {hdmi_tx_int_n_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {mipi_pwdn_n_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {mipi_pwdn_n_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {mipi_reset_n_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {mipi_reset_n_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {key_s1_agent.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {key_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_013.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_014.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {router_015.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {nios2_qsys_data_master_limiter.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {nios2_qsys_instruction_master_limiter.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_010.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_010.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_011.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_011.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_012.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_012.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {cmd_mux_013.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {rsp_demux_013.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {nios2_qsys_reset_n_reset_bridge.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {jtag_uart_reset_reset_bridge.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rsp_fifo.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rdata_fifo.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {TERASIC_AUTO_FOCUS_0_reset_reset_bridge.clk} {clock};add_interface {clk_50_clk} {clock} {slave};set_interface_property {clk_50_clk} {EXPORT_OF} {clk_50_clk_clock_bridge.in_clk};add_interface {mem_if_lpddr2_emif_afi_clk} {clock} {slave};set_interface_property {mem_if_lpddr2_emif_afi_clk} {EXPORT_OF} {mem_if_lpddr2_emif_afi_clk_clock_bridge.in_clk};add_interface {jtag_uart_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {jtag_uart_reset_reset_bridge_in_reset} {EXPORT_OF} {jtag_uart_reset_reset_bridge.in_reset};add_interface {nios2_qsys_reset_n_reset_bridge_in_reset} {reset} {slave};set_interface_property {nios2_qsys_reset_n_reset_bridge_in_reset} {EXPORT_OF} {nios2_qsys_reset_n_reset_bridge.in_reset};add_interface {TERASIC_AUTO_FOCUS_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {TERASIC_AUTO_FOCUS_0_reset_reset_bridge_in_reset} {EXPORT_OF} {TERASIC_AUTO_FOCUS_0_reset_reset_bridge.in_reset};add_interface {nios2_qsys_data_master} {avalon} {slave};set_interface_property {nios2_qsys_data_master} {EXPORT_OF} {nios2_qsys_data_master_translator.avalon_anti_master_0};add_interface {nios2_qsys_instruction_master} {avalon} {slave};set_interface_property {nios2_qsys_instruction_master} {EXPORT_OF} {nios2_qsys_instruction_master_translator.avalon_anti_master_0};add_interface {hdmi_tx_int_n_s1} {avalon} {master};set_interface_property {hdmi_tx_int_n_s1} {EXPORT_OF} {hdmi_tx_int_n_s1_translator.avalon_anti_slave_0};add_interface {i2c_opencores_camera_avalon_slave_0} {avalon} {master};set_interface_property {i2c_opencores_camera_avalon_slave_0} {EXPORT_OF} {i2c_opencores_camera_avalon_slave_0_translator.avalon_anti_slave_0};add_interface {i2c_opencores_mipi_avalon_slave_0} {avalon} {master};set_interface_property {i2c_opencores_mipi_avalon_slave_0} {EXPORT_OF} {i2c_opencores_mipi_avalon_slave_0_translator.avalon_anti_slave_0};add_interface {i2c_scl_s1} {avalon} {master};set_interface_property {i2c_scl_s1} {EXPORT_OF} {i2c_scl_s1_translator.avalon_anti_slave_0};add_interface {i2c_sda_s1} {avalon} {master};set_interface_property {i2c_sda_s1} {EXPORT_OF} {i2c_sda_s1_translator.avalon_anti_slave_0};add_interface {jtag_uart_avalon_jtag_slave} {avalon} {master};set_interface_property {jtag_uart_avalon_jtag_slave} {EXPORT_OF} {jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {key_s1} {avalon} {master};set_interface_property {key_s1} {EXPORT_OF} {key_s1_translator.avalon_anti_slave_0};add_interface {mipi_pwdn_n_s1} {avalon} {master};set_interface_property {mipi_pwdn_n_s1} {EXPORT_OF} {mipi_pwdn_n_s1_translator.avalon_anti_slave_0};add_interface {mipi_reset_n_s1} {avalon} {master};set_interface_property {mipi_reset_n_s1} {EXPORT_OF} {mipi_reset_n_s1_translator.avalon_anti_slave_0};add_interface {nios2_qsys_jtag_debug_module} {avalon} {master};set_interface_property {nios2_qsys_jtag_debug_module} {EXPORT_OF} {nios2_qsys_jtag_debug_module_translator.avalon_anti_slave_0};add_interface {onchip_memory2_s1} {avalon} {master};set_interface_property {onchip_memory2_s1} {EXPORT_OF} {onchip_memory2_s1_translator.avalon_anti_slave_0};add_interface {sysid_qsys_control_slave} {avalon} {master};set_interface_property {sysid_qsys_control_slave} {EXPORT_OF} {sysid_qsys_control_slave_translator.avalon_anti_slave_0};add_interface {TERASIC_AUTO_FOCUS_0_mm_ctrl} {avalon} {master};set_interface_property {TERASIC_AUTO_FOCUS_0_mm_ctrl} {EXPORT_OF} {TERASIC_AUTO_FOCUS_0_mm_ctrl_translator.avalon_anti_slave_0};add_interface {timer_s1} {avalon} {master};set_interface_property {timer_s1} {EXPORT_OF} {timer_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.TERASIC_AUTO_FOCUS_0.mm_ctrl} {0};set_module_assignment {interconnect_id.hdmi_tx_int_n.s1} {1};set_module_assignment {interconnect_id.i2c_opencores_camera.avalon_slave_0} {2};set_module_assignment {interconnect_id.i2c_opencores_mipi.avalon_slave_0} {3};set_module_assignment {interconnect_id.i2c_scl.s1} {4};set_module_assignment {interconnect_id.i2c_sda.s1} {5};set_module_assignment {interconnect_id.jtag_uart.avalon_jtag_slave} {6};set_module_assignment {interconnect_id.key.s1} {7};set_module_assignment {interconnect_id.mipi_pwdn_n.s1} {8};set_module_assignment {interconnect_id.mipi_reset_n.s1} {9};set_module_assignment {interconnect_id.nios2_qsys.data_master} {0};set_module_assignment {interconnect_id.nios2_qsys.instruction_master} {1};set_module_assignment {interconnect_id.nios2_qsys.jtag_debug_module} {10};set_module_assignment {interconnect_id.onchip_memory2.s1} {11};set_module_assignment {interconnect_id.sysid_qsys.control_slave} {12};set_module_assignment {interconnect_id.timer.s1} {13};" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_cmd_mux_004.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_rsp_demux_004.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_rsp_demux_005.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="D8M_QSYS" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 227 starting:altera_mm_interconnect "submodules/D8M_QSYS_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>104</b> modules, <b>352</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>352</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>352</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>352</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>352</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>352</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>352</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>352</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>352</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>352</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>352</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>352</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>352</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>352</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>352</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>352</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>352</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.010s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.017s/0.031s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.012s/0.022s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.010s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.005s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.012s/0.019s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.010s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.005s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.012s/0.021s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_009">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_009.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_009">Timing: COM:3/0.012s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_010">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_010.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010">Timing: COM:3/0.010s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_011">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_011.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_011">Timing: COM:3/0.010s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_012">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_012.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_012">Timing: COM:3/0.002s/0.006s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_013">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_013.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_013">Timing: COM:3/0.005s/0.015s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>118</b> modules, <b>394</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_cmd_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_cmd_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_rsp_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_rsp_demux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_rsp_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>D8M_QSYS</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 142 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_qsys_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_qsys_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 140 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 126 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios2_qsys_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_qsys_data_master_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 124 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 123 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 95 starting:altera_merlin_router "submodules/D8M_QSYS_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 94 starting:altera_merlin_router "submodules/D8M_QSYS_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 93 starting:altera_merlin_router "submodules/D8M_QSYS_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 89 starting:altera_merlin_router "submodules/D8M_QSYS_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 79 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="nios2_qsys_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>nios2_qsys_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 77 starting:altera_merlin_demultiplexer "submodules/D8M_QSYS_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 76 starting:altera_merlin_demultiplexer "submodules/D8M_QSYS_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 75 starting:altera_merlin_multiplexer "submodules/D8M_QSYS_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 71 starting:altera_merlin_multiplexer "submodules/D8M_QSYS_mm_interconnect_0_cmd_mux_004"</message>
   <message level="Info" culprit="cmd_mux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_004</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 61 starting:altera_merlin_demultiplexer "submodules/D8M_QSYS_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 57 starting:altera_merlin_demultiplexer "submodules/D8M_QSYS_mm_interconnect_0_rsp_demux_004"</message>
   <message level="Info" culprit="rsp_demux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_004</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 56 starting:altera_merlin_demultiplexer "submodules/D8M_QSYS_mm_interconnect_0_rsp_demux_005"</message>
   <message level="Info" culprit="rsp_demux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_005</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 47 starting:altera_merlin_multiplexer "submodules/D8M_QSYS_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 46 starting:altera_merlin_multiplexer "submodules/D8M_QSYS_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 45 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 43 starting:altera_avalon_st_adapter "submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 1 starting:error_adapter "submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:15.0:AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {alt_vip_vfb_0_read_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_DATA_W} {128};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {UAV_BURSTCOUNT_W} {7};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {USE_READDATA} {1};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {USE_READ} {1};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {USE_WRITE} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {USE_LOCK} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {alt_vip_vfb_0_write_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_DATA_W} {128};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {UAV_BURSTCOUNT_W} {7};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {USE_READDATA} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {USE_READ} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {USE_WRITE} {1};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {USE_LOCK} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {mem_if_lpddr2_emif_avl_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_ADDRESS_W} {22};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_DATA_W} {128};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {UAV_DATA_W} {128};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_BURSTCOUNT_W} {6};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {USE_READDATA} {1};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {USE_READ} {1};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {USE_WRITE} {1};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {USE_BEGINBURSTTRANSFER} {1};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {USE_LOCK} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {32};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {alt_vip_vfb_0_read_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_ORI_BURST_SIZE_H} {216};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_ORI_BURST_SIZE_L} {214};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_RESPONSE_STATUS_H} {213};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_RESPONSE_STATUS_L} {212};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_QOS_H} {201};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_QOS_L} {201};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_DATA_SIDEBAND_H} {199};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_DATA_SIDEBAND_L} {199};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_ADDR_SIDEBAND_H} {198};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_ADDR_SIDEBAND_L} {198};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_BURST_TYPE_H} {197};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_BURST_TYPE_L} {196};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_CACHE_H} {211};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_CACHE_L} {208};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_THREAD_ID_H} {204};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_THREAD_ID_L} {204};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_BURST_SIZE_H} {195};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_BURST_SIZE_L} {193};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_BEGIN_BURST} {200};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_PROTECTION_H} {207};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_PROTECTION_L} {205};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_BURSTWRAP_H} {192};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_BURSTWRAP_L} {192};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_BYTE_CNT_H} {191};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_ADDR_H} {175};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_TRANS_READ} {179};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_DATA_H} {127};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_SRC_ID_H} {202};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_SRC_ID_L} {202};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_DEST_ID_H} {203};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_DEST_ID_L} {203};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {ST_DATA_W} {217};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;mem_if_lpddr2_emif_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {ID} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {USE_WRITERESPONSE} {0};add_instance {alt_vip_vfb_0_write_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_ORI_BURST_SIZE_H} {216};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_ORI_BURST_SIZE_L} {214};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_RESPONSE_STATUS_H} {213};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_RESPONSE_STATUS_L} {212};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_QOS_H} {201};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_QOS_L} {201};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_DATA_SIDEBAND_H} {199};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_DATA_SIDEBAND_L} {199};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_ADDR_SIDEBAND_H} {198};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_ADDR_SIDEBAND_L} {198};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_BURST_TYPE_H} {197};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_BURST_TYPE_L} {196};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_CACHE_H} {211};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_CACHE_L} {208};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_THREAD_ID_H} {204};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_THREAD_ID_L} {204};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_BURST_SIZE_H} {195};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_BURST_SIZE_L} {193};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_BEGIN_BURST} {200};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_PROTECTION_H} {207};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_PROTECTION_L} {205};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_BURSTWRAP_H} {192};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_BURSTWRAP_L} {192};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_BYTE_CNT_H} {191};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_ADDR_H} {175};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_TRANS_READ} {179};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_DATA_H} {127};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_SRC_ID_H} {202};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_SRC_ID_L} {202};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_DEST_ID_H} {203};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_DEST_ID_L} {203};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {ST_DATA_W} {217};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;mem_if_lpddr2_emif_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {ID} {1};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {USE_WRITERESPONSE} {0};add_instance {mem_if_lpddr2_emif_avl_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_ORI_BURST_SIZE_H} {216};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_ORI_BURST_SIZE_L} {214};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_RESPONSE_STATUS_H} {213};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_RESPONSE_STATUS_L} {212};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_BURST_SIZE_H} {195};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_BURST_SIZE_L} {193};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_BEGIN_BURST} {200};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_PROTECTION_H} {207};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_PROTECTION_L} {205};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_BURSTWRAP_H} {192};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_BURSTWRAP_L} {192};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_BYTE_CNT_H} {191};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_ADDR_H} {175};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_TRANS_READ} {179};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_DATA_H} {127};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_SRC_ID_H} {202};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_SRC_ID_L} {202};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_DEST_ID_H} {203};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_DEST_ID_L} {203};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {ST_DATA_W} {217};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {AVS_BURSTCOUNT_W} {10};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {MAX_BYTE_CNT} {512};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {ID} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {ECC_ENABLE} {0};add_instance {mem_if_lpddr2_emif_avl_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent_rsp_fifo} {BITS_PER_SYMBOL} {218};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent_rsp_fifo} {FIFO_DEPTH} {33};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x4000000 };set_instance_parameter_value {router} {END_ADDRESS} {0x8000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {175};set_instance_parameter_value {router} {PKT_ADDR_L} {144};set_instance_parameter_value {router} {PKT_PROTECTION_H} {207};set_instance_parameter_value {router} {PKT_PROTECTION_L} {205};set_instance_parameter_value {router} {PKT_DEST_ID_H} {203};set_instance_parameter_value {router} {PKT_DEST_ID_L} {203};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router} {PKT_TRANS_READ} {179};set_instance_parameter_value {router} {ST_DATA_W} {217};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x4000000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x8000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {175};set_instance_parameter_value {router_001} {PKT_ADDR_L} {144};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {207};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {205};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {203};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {203};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_001} {ST_DATA_W} {217};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {read write };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {175};set_instance_parameter_value {router_002} {PKT_ADDR_L} {144};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {207};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {205};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {203};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {203};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_002} {ST_DATA_W} {217};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {217};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {217};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {217};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {217};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {217};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {217};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {alt_vip_vfb_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {alt_vip_vfb_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {alt_vip_vfb_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {alt_vip_vfb_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {alt_vip_vfb_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {mem_if_lpddr2_emif_soft_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mem_if_lpddr2_emif_soft_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mem_if_lpddr2_emif_soft_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mem_if_lpddr2_emif_soft_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mem_if_lpddr2_emif_soft_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {mem_if_lpddr2_emif_afi_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {mem_if_lpddr2_emif_afi_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {150000000};set_instance_parameter_value {mem_if_lpddr2_emif_afi_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {alt_vip_vfb_0_read_master_translator.avalon_universal_master_0} {alt_vip_vfb_0_read_master_agent.av} {avalon};set_connection_parameter_value {alt_vip_vfb_0_read_master_translator.avalon_universal_master_0/alt_vip_vfb_0_read_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {alt_vip_vfb_0_read_master_translator.avalon_universal_master_0/alt_vip_vfb_0_read_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {alt_vip_vfb_0_read_master_translator.avalon_universal_master_0/alt_vip_vfb_0_read_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {alt_vip_vfb_0_read_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/alt_vip_vfb_0_read_master_agent.rp} {qsys_mm.response};add_connection {alt_vip_vfb_0_write_master_translator.avalon_universal_master_0} {alt_vip_vfb_0_write_master_agent.av} {avalon};set_connection_parameter_value {alt_vip_vfb_0_write_master_translator.avalon_universal_master_0/alt_vip_vfb_0_write_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {alt_vip_vfb_0_write_master_translator.avalon_universal_master_0/alt_vip_vfb_0_write_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {alt_vip_vfb_0_write_master_translator.avalon_universal_master_0/alt_vip_vfb_0_write_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {alt_vip_vfb_0_write_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/alt_vip_vfb_0_write_master_agent.rp} {qsys_mm.response};add_connection {mem_if_lpddr2_emif_avl_agent.m0} {mem_if_lpddr2_emif_avl_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mem_if_lpddr2_emif_avl_agent.m0/mem_if_lpddr2_emif_avl_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mem_if_lpddr2_emif_avl_agent.m0/mem_if_lpddr2_emif_avl_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mem_if_lpddr2_emif_avl_agent.m0/mem_if_lpddr2_emif_avl_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mem_if_lpddr2_emif_avl_agent.rf_source} {mem_if_lpddr2_emif_avl_agent_rsp_fifo.in} {avalon_streaming};add_connection {mem_if_lpddr2_emif_avl_agent_rsp_fifo.out} {mem_if_lpddr2_emif_avl_agent.rf_sink} {avalon_streaming};add_connection {mem_if_lpddr2_emif_avl_agent.rdata_fifo_src} {mem_if_lpddr2_emif_avl_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {mem_if_lpddr2_emif_avl_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/mem_if_lpddr2_emif_avl_agent.cp} {qsys_mm.command};add_connection {alt_vip_vfb_0_read_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {alt_vip_vfb_0_read_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {alt_vip_vfb_0_write_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {alt_vip_vfb_0_write_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {mem_if_lpddr2_emif_avl_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {mem_if_lpddr2_emif_avl_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {alt_vip_vfb_0_reset_reset_bridge.out_reset} {alt_vip_vfb_0_read_master_translator.reset} {reset};add_connection {alt_vip_vfb_0_reset_reset_bridge.out_reset} {alt_vip_vfb_0_write_master_translator.reset} {reset};add_connection {alt_vip_vfb_0_reset_reset_bridge.out_reset} {mem_if_lpddr2_emif_avl_translator.reset} {reset};add_connection {alt_vip_vfb_0_reset_reset_bridge.out_reset} {alt_vip_vfb_0_read_master_agent.clk_reset} {reset};add_connection {alt_vip_vfb_0_reset_reset_bridge.out_reset} {alt_vip_vfb_0_write_master_agent.clk_reset} {reset};add_connection {alt_vip_vfb_0_reset_reset_bridge.out_reset} {mem_if_lpddr2_emif_avl_agent.clk_reset} {reset};add_connection {alt_vip_vfb_0_reset_reset_bridge.out_reset} {mem_if_lpddr2_emif_avl_agent_rsp_fifo.clk_reset} {reset};add_connection {alt_vip_vfb_0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {alt_vip_vfb_0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {alt_vip_vfb_0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {alt_vip_vfb_0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {alt_vip_vfb_0_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {alt_vip_vfb_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {alt_vip_vfb_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {alt_vip_vfb_0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {alt_vip_vfb_0_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {alt_vip_vfb_0_read_master_translator.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {alt_vip_vfb_0_write_master_translator.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {mem_if_lpddr2_emif_avl_translator.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {alt_vip_vfb_0_read_master_agent.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {alt_vip_vfb_0_write_master_agent.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {mem_if_lpddr2_emif_avl_agent.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {mem_if_lpddr2_emif_avl_agent_rsp_fifo.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {alt_vip_vfb_0_reset_reset_bridge.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {mem_if_lpddr2_emif_soft_reset_reset_bridge.clk} {clock};add_interface {mem_if_lpddr2_emif_afi_clk} {clock} {slave};set_interface_property {mem_if_lpddr2_emif_afi_clk} {EXPORT_OF} {mem_if_lpddr2_emif_afi_clk_clock_bridge.in_clk};add_interface {alt_vip_vfb_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {alt_vip_vfb_0_reset_reset_bridge_in_reset} {EXPORT_OF} {alt_vip_vfb_0_reset_reset_bridge.in_reset};add_interface {mem_if_lpddr2_emif_soft_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mem_if_lpddr2_emif_soft_reset_reset_bridge_in_reset} {EXPORT_OF} {mem_if_lpddr2_emif_soft_reset_reset_bridge.in_reset};add_interface {alt_vip_vfb_0_read_master} {avalon} {slave};set_interface_property {alt_vip_vfb_0_read_master} {EXPORT_OF} {alt_vip_vfb_0_read_master_translator.avalon_anti_master_0};add_interface {alt_vip_vfb_0_write_master} {avalon} {slave};set_interface_property {alt_vip_vfb_0_write_master} {EXPORT_OF} {alt_vip_vfb_0_write_master_translator.avalon_anti_master_0};add_interface {mem_if_lpddr2_emif_avl} {avalon} {master};set_interface_property {mem_if_lpddr2_emif_avl} {EXPORT_OF} {mem_if_lpddr2_emif_avl_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.alt_vip_vfb_0.read_master} {0};set_module_assignment {interconnect_id.alt_vip_vfb_0.write_master} {1};set_module_assignment {interconnect_id.mem_if_lpddr2_emif.avl} {0};(altera_merlin_master_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=3,AV_BYTEENABLE_W=16,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=128,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=16,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=7,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=3,AV_BYTEENABLE_W=16,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=128,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=16,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=7,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=22,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=6,AV_BYTEENABLE_W=16,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=128,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=32,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=16,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=150000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=10,UAV_BYTEENABLE_W=16,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=128,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=1,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:15.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;mem_if_lpddr2_emif_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=7,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),PKT_ADDR_H=175,PKT_ADDR_L=144,PKT_ADDR_SIDEBAND_H=198,PKT_ADDR_SIDEBAND_L=198,PKT_BEGIN_BURST=200,PKT_BURSTWRAP_H=192,PKT_BURSTWRAP_L=192,PKT_BURST_SIZE_H=195,PKT_BURST_SIZE_L=193,PKT_BURST_TYPE_H=197,PKT_BURST_TYPE_L=196,PKT_BYTEEN_H=143,PKT_BYTEEN_L=128,PKT_BYTE_CNT_H=191,PKT_BYTE_CNT_L=182,PKT_CACHE_H=211,PKT_CACHE_L=208,PKT_DATA_H=127,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=199,PKT_DATA_SIDEBAND_L=199,PKT_DEST_ID_H=203,PKT_DEST_ID_L=203,PKT_ORI_BURST_SIZE_H=216,PKT_ORI_BURST_SIZE_L=214,PKT_PROTECTION_H=207,PKT_PROTECTION_L=205,PKT_QOS_H=201,PKT_QOS_L=201,PKT_RESPONSE_STATUS_H=213,PKT_RESPONSE_STATUS_L=212,PKT_SRC_ID_H=202,PKT_SRC_ID_L=202,PKT_THREAD_ID_H=204,PKT_THREAD_ID_L=204,PKT_TRANS_COMPRESSED_READ=176,PKT_TRANS_EXCLUSIVE=181,PKT_TRANS_LOCK=180,PKT_TRANS_POSTED=177,PKT_TRANS_READ=179,PKT_TRANS_WRITE=178,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=217,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:15.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;mem_if_lpddr2_emif_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=7,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),PKT_ADDR_H=175,PKT_ADDR_L=144,PKT_ADDR_SIDEBAND_H=198,PKT_ADDR_SIDEBAND_L=198,PKT_BEGIN_BURST=200,PKT_BURSTWRAP_H=192,PKT_BURSTWRAP_L=192,PKT_BURST_SIZE_H=195,PKT_BURST_SIZE_L=193,PKT_BURST_TYPE_H=197,PKT_BURST_TYPE_L=196,PKT_BYTEEN_H=143,PKT_BYTEEN_L=128,PKT_BYTE_CNT_H=191,PKT_BYTE_CNT_L=182,PKT_CACHE_H=211,PKT_CACHE_L=208,PKT_DATA_H=127,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=199,PKT_DATA_SIDEBAND_L=199,PKT_DEST_ID_H=203,PKT_DEST_ID_L=203,PKT_ORI_BURST_SIZE_H=216,PKT_ORI_BURST_SIZE_L=214,PKT_PROTECTION_H=207,PKT_PROTECTION_L=205,PKT_QOS_H=201,PKT_QOS_L=201,PKT_RESPONSE_STATUS_H=213,PKT_RESPONSE_STATUS_L=212,PKT_SRC_ID_H=202,PKT_SRC_ID_L=202,PKT_THREAD_ID_H=204,PKT_THREAD_ID_L=204,PKT_TRANS_COMPRESSED_READ=176,PKT_TRANS_EXCLUSIVE=181,PKT_TRANS_LOCK=180,PKT_TRANS_POSTED=177,PKT_TRANS_READ=179,PKT_TRANS_WRITE=178,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=217,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=10,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=512,MERLIN_PACKET_FORMAT=ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),PKT_ADDR_H=175,PKT_ADDR_L=144,PKT_BEGIN_BURST=200,PKT_BURSTWRAP_H=192,PKT_BURSTWRAP_L=192,PKT_BURST_SIZE_H=195,PKT_BURST_SIZE_L=193,PKT_BYTEEN_H=143,PKT_BYTEEN_L=128,PKT_BYTE_CNT_H=191,PKT_BYTE_CNT_L=182,PKT_DATA_H=127,PKT_DATA_L=0,PKT_DEST_ID_H=203,PKT_DEST_ID_L=203,PKT_ORI_BURST_SIZE_H=216,PKT_ORI_BURST_SIZE_L=214,PKT_PROTECTION_H=207,PKT_PROTECTION_L=205,PKT_RESPONSE_STATUS_H=213,PKT_RESPONSE_STATUS_L=212,PKT_SRC_ID_H=202,PKT_SRC_ID_L=202,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=176,PKT_TRANS_LOCK=180,PKT_TRANS_POSTED=177,PKT_TRANS_READ=179,PKT_TRANS_WRITE=178,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=217,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=218,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=33,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x8000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NON_SECURED_TAG=1,PKT_ADDR_H=175,PKT_ADDR_L=144,PKT_DEST_ID_H=203,PKT_DEST_ID_L=203,PKT_PROTECTION_H=207,PKT_PROTECTION_L=205,PKT_TRANS_READ=179,PKT_TRANS_WRITE=178,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x4000000:0x8000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x4000000,ST_CHANNEL_W=2,ST_DATA_W=217,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x8000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NON_SECURED_TAG=1,PKT_ADDR_H=175,PKT_ADDR_L=144,PKT_DEST_ID_H=203,PKT_DEST_ID_L=203,PKT_PROTECTION_H=207,PKT_PROTECTION_L=205,PKT_TRANS_READ=179,PKT_TRANS_WRITE=178,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x4000000:0x8000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x4000000,ST_CHANNEL_W=2,ST_DATA_W=217,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.0:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=175,PKT_ADDR_L=144,PKT_DEST_ID_H=203,PKT_DEST_ID_L=203,PKT_PROTECTION_H=207,PKT_PROTECTION_L=205,PKT_TRANS_READ=179,PKT_TRANS_WRITE=178,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:read:1:0:0:1,1:10:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=2,ST_DATA_W=217,TYPE_OF_TRANSACTION=read,write)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=150000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=217,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=150000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=217,VALID_WIDTH=1)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=180,ST_CHANNEL_W=2,ST_DATA_W=217,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=150000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=217,VALID_WIDTH=1)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=180,ST_CHANNEL_W=2,ST_DATA_W=217,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=180,ST_CHANNEL_W=2,ST_DATA_W=217,USE_EXTERNAL_ARB=0)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=150000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=150000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=150000000,NUM_CLOCK_OUTPUTS=1)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)"
   instancePathKey="D8M_QSYS:.:mm_interconnect_1"
   kind="altera_mm_interconnect"
   version="15.0"
   name="D8M_QSYS_mm_interconnect_1">
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {alt_vip_vfb_0_read_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_DATA_W} {128};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {UAV_BURSTCOUNT_W} {7};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {USE_READDATA} {1};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {USE_READ} {1};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {USE_WRITE} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {USE_LOCK} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {alt_vip_vfb_0_write_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_DATA_W} {128};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {UAV_BURSTCOUNT_W} {7};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {USE_READDATA} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {USE_READ} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {USE_WRITE} {1};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {USE_LOCK} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {mem_if_lpddr2_emif_avl_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_ADDRESS_W} {22};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_DATA_W} {128};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {UAV_DATA_W} {128};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_BURSTCOUNT_W} {6};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {USE_READDATA} {1};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {USE_READ} {1};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {USE_WRITE} {1};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {USE_BEGINBURSTTRANSFER} {1};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {USE_LOCK} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {32};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {alt_vip_vfb_0_read_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_ORI_BURST_SIZE_H} {216};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_ORI_BURST_SIZE_L} {214};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_RESPONSE_STATUS_H} {213};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_RESPONSE_STATUS_L} {212};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_QOS_H} {201};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_QOS_L} {201};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_DATA_SIDEBAND_H} {199};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_DATA_SIDEBAND_L} {199};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_ADDR_SIDEBAND_H} {198};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_ADDR_SIDEBAND_L} {198};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_BURST_TYPE_H} {197};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_BURST_TYPE_L} {196};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_CACHE_H} {211};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_CACHE_L} {208};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_THREAD_ID_H} {204};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_THREAD_ID_L} {204};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_BURST_SIZE_H} {195};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_BURST_SIZE_L} {193};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_BEGIN_BURST} {200};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_PROTECTION_H} {207};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_PROTECTION_L} {205};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_BURSTWRAP_H} {192};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_BURSTWRAP_L} {192};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_BYTE_CNT_H} {191};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_ADDR_H} {175};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_TRANS_READ} {179};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_DATA_H} {127};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_SRC_ID_H} {202};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_SRC_ID_L} {202};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_DEST_ID_H} {203};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {PKT_DEST_ID_L} {203};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {ST_DATA_W} {217};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;mem_if_lpddr2_emif_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {ID} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_vfb_0_read_master_agent} {USE_WRITERESPONSE} {0};add_instance {alt_vip_vfb_0_write_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_ORI_BURST_SIZE_H} {216};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_ORI_BURST_SIZE_L} {214};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_RESPONSE_STATUS_H} {213};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_RESPONSE_STATUS_L} {212};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_QOS_H} {201};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_QOS_L} {201};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_DATA_SIDEBAND_H} {199};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_DATA_SIDEBAND_L} {199};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_ADDR_SIDEBAND_H} {198};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_ADDR_SIDEBAND_L} {198};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_BURST_TYPE_H} {197};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_BURST_TYPE_L} {196};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_CACHE_H} {211};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_CACHE_L} {208};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_THREAD_ID_H} {204};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_THREAD_ID_L} {204};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_BURST_SIZE_H} {195};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_BURST_SIZE_L} {193};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_BEGIN_BURST} {200};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_PROTECTION_H} {207};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_PROTECTION_L} {205};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_BURSTWRAP_H} {192};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_BURSTWRAP_L} {192};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_BYTE_CNT_H} {191};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_ADDR_H} {175};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_TRANS_READ} {179};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_DATA_H} {127};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_SRC_ID_H} {202};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_SRC_ID_L} {202};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_DEST_ID_H} {203};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {PKT_DEST_ID_L} {203};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {ST_DATA_W} {217};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;mem_if_lpddr2_emif_avl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {ID} {1};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_vfb_0_write_master_agent} {USE_WRITERESPONSE} {0};add_instance {mem_if_lpddr2_emif_avl_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_ORI_BURST_SIZE_H} {216};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_ORI_BURST_SIZE_L} {214};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_RESPONSE_STATUS_H} {213};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_RESPONSE_STATUS_L} {212};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_BURST_SIZE_H} {195};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_BURST_SIZE_L} {193};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_BEGIN_BURST} {200};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_PROTECTION_H} {207};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_PROTECTION_L} {205};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_BURSTWRAP_H} {192};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_BURSTWRAP_L} {192};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_BYTE_CNT_H} {191};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_ADDR_H} {175};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_TRANS_READ} {179};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_DATA_H} {127};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_SRC_ID_H} {202};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_SRC_ID_L} {202};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_DEST_ID_H} {203};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_DEST_ID_L} {203};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {ST_DATA_W} {217};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {AVS_BURSTCOUNT_W} {10};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {MAX_BYTE_CNT} {512};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {ID} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent} {ECC_ENABLE} {0};add_instance {mem_if_lpddr2_emif_avl_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent_rsp_fifo} {BITS_PER_SYMBOL} {218};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent_rsp_fifo} {FIFO_DEPTH} {33};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mem_if_lpddr2_emif_avl_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x4000000 };set_instance_parameter_value {router} {END_ADDRESS} {0x8000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {175};set_instance_parameter_value {router} {PKT_ADDR_L} {144};set_instance_parameter_value {router} {PKT_PROTECTION_H} {207};set_instance_parameter_value {router} {PKT_PROTECTION_L} {205};set_instance_parameter_value {router} {PKT_DEST_ID_H} {203};set_instance_parameter_value {router} {PKT_DEST_ID_L} {203};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router} {PKT_TRANS_READ} {179};set_instance_parameter_value {router} {ST_DATA_W} {217};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x4000000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x8000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {175};set_instance_parameter_value {router_001} {PKT_ADDR_L} {144};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {207};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {205};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {203};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {203};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_001} {ST_DATA_W} {217};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {read write };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {175};set_instance_parameter_value {router_002} {PKT_ADDR_L} {144};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {207};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {205};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {203};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {203};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_002} {ST_DATA_W} {217};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {217};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {217};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {217};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {217};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {217};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {217};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};add_instance {alt_vip_vfb_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {alt_vip_vfb_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {alt_vip_vfb_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {alt_vip_vfb_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {alt_vip_vfb_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {mem_if_lpddr2_emif_soft_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mem_if_lpddr2_emif_soft_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mem_if_lpddr2_emif_soft_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mem_if_lpddr2_emif_soft_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mem_if_lpddr2_emif_soft_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {mem_if_lpddr2_emif_afi_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {mem_if_lpddr2_emif_afi_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {150000000};set_instance_parameter_value {mem_if_lpddr2_emif_afi_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {alt_vip_vfb_0_read_master_translator.avalon_universal_master_0} {alt_vip_vfb_0_read_master_agent.av} {avalon};set_connection_parameter_value {alt_vip_vfb_0_read_master_translator.avalon_universal_master_0/alt_vip_vfb_0_read_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {alt_vip_vfb_0_read_master_translator.avalon_universal_master_0/alt_vip_vfb_0_read_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {alt_vip_vfb_0_read_master_translator.avalon_universal_master_0/alt_vip_vfb_0_read_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {alt_vip_vfb_0_read_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/alt_vip_vfb_0_read_master_agent.rp} {qsys_mm.response};add_connection {alt_vip_vfb_0_write_master_translator.avalon_universal_master_0} {alt_vip_vfb_0_write_master_agent.av} {avalon};set_connection_parameter_value {alt_vip_vfb_0_write_master_translator.avalon_universal_master_0/alt_vip_vfb_0_write_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {alt_vip_vfb_0_write_master_translator.avalon_universal_master_0/alt_vip_vfb_0_write_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {alt_vip_vfb_0_write_master_translator.avalon_universal_master_0/alt_vip_vfb_0_write_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {alt_vip_vfb_0_write_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/alt_vip_vfb_0_write_master_agent.rp} {qsys_mm.response};add_connection {mem_if_lpddr2_emif_avl_agent.m0} {mem_if_lpddr2_emif_avl_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mem_if_lpddr2_emif_avl_agent.m0/mem_if_lpddr2_emif_avl_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mem_if_lpddr2_emif_avl_agent.m0/mem_if_lpddr2_emif_avl_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mem_if_lpddr2_emif_avl_agent.m0/mem_if_lpddr2_emif_avl_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mem_if_lpddr2_emif_avl_agent.rf_source} {mem_if_lpddr2_emif_avl_agent_rsp_fifo.in} {avalon_streaming};add_connection {mem_if_lpddr2_emif_avl_agent_rsp_fifo.out} {mem_if_lpddr2_emif_avl_agent.rf_sink} {avalon_streaming};add_connection {mem_if_lpddr2_emif_avl_agent.rdata_fifo_src} {mem_if_lpddr2_emif_avl_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {mem_if_lpddr2_emif_avl_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/mem_if_lpddr2_emif_avl_agent.cp} {qsys_mm.command};add_connection {alt_vip_vfb_0_read_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {alt_vip_vfb_0_read_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {alt_vip_vfb_0_write_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {alt_vip_vfb_0_write_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {mem_if_lpddr2_emif_avl_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {mem_if_lpddr2_emif_avl_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {alt_vip_vfb_0_reset_reset_bridge.out_reset} {alt_vip_vfb_0_read_master_translator.reset} {reset};add_connection {alt_vip_vfb_0_reset_reset_bridge.out_reset} {alt_vip_vfb_0_write_master_translator.reset} {reset};add_connection {alt_vip_vfb_0_reset_reset_bridge.out_reset} {mem_if_lpddr2_emif_avl_translator.reset} {reset};add_connection {alt_vip_vfb_0_reset_reset_bridge.out_reset} {alt_vip_vfb_0_read_master_agent.clk_reset} {reset};add_connection {alt_vip_vfb_0_reset_reset_bridge.out_reset} {alt_vip_vfb_0_write_master_agent.clk_reset} {reset};add_connection {alt_vip_vfb_0_reset_reset_bridge.out_reset} {mem_if_lpddr2_emif_avl_agent.clk_reset} {reset};add_connection {alt_vip_vfb_0_reset_reset_bridge.out_reset} {mem_if_lpddr2_emif_avl_agent_rsp_fifo.clk_reset} {reset};add_connection {alt_vip_vfb_0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {alt_vip_vfb_0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {alt_vip_vfb_0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {alt_vip_vfb_0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {alt_vip_vfb_0_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {alt_vip_vfb_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {alt_vip_vfb_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {alt_vip_vfb_0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {alt_vip_vfb_0_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {alt_vip_vfb_0_read_master_translator.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {alt_vip_vfb_0_write_master_translator.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {mem_if_lpddr2_emif_avl_translator.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {alt_vip_vfb_0_read_master_agent.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {alt_vip_vfb_0_write_master_agent.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {mem_if_lpddr2_emif_avl_agent.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {mem_if_lpddr2_emif_avl_agent_rsp_fifo.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {alt_vip_vfb_0_reset_reset_bridge.clk} {clock};add_connection {mem_if_lpddr2_emif_afi_clk_clock_bridge.out_clk} {mem_if_lpddr2_emif_soft_reset_reset_bridge.clk} {clock};add_interface {mem_if_lpddr2_emif_afi_clk} {clock} {slave};set_interface_property {mem_if_lpddr2_emif_afi_clk} {EXPORT_OF} {mem_if_lpddr2_emif_afi_clk_clock_bridge.in_clk};add_interface {alt_vip_vfb_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {alt_vip_vfb_0_reset_reset_bridge_in_reset} {EXPORT_OF} {alt_vip_vfb_0_reset_reset_bridge.in_reset};add_interface {mem_if_lpddr2_emif_soft_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mem_if_lpddr2_emif_soft_reset_reset_bridge_in_reset} {EXPORT_OF} {mem_if_lpddr2_emif_soft_reset_reset_bridge.in_reset};add_interface {alt_vip_vfb_0_read_master} {avalon} {slave};set_interface_property {alt_vip_vfb_0_read_master} {EXPORT_OF} {alt_vip_vfb_0_read_master_translator.avalon_anti_master_0};add_interface {alt_vip_vfb_0_write_master} {avalon} {slave};set_interface_property {alt_vip_vfb_0_write_master} {EXPORT_OF} {alt_vip_vfb_0_write_master_translator.avalon_anti_master_0};add_interface {mem_if_lpddr2_emif_avl} {avalon} {master};set_interface_property {mem_if_lpddr2_emif_avl} {EXPORT_OF} {mem_if_lpddr2_emif_avl_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.alt_vip_vfb_0.read_master} {0};set_module_assignment {interconnect_id.alt_vip_vfb_0.write_master} {1};set_module_assignment {interconnect_id.mem_if_lpddr2_emif.avl} {0};" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_1.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_1_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_1_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="D8M_QSYS" as="mm_interconnect_1" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 339 starting:altera_mm_interconnect "submodules/D8M_QSYS_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>19</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>19</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>19</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>19</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.012s/0.021s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>20</b> modules, <b>56</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/D8M_QSYS_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/D8M_QSYS_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/D8M_QSYS_mm_interconnect_1_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/D8M_QSYS_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/D8M_QSYS_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>D8M_QSYS</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 142 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_qsys_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_qsys_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 140 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 126 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios2_qsys_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_qsys_data_master_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 124 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 123 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 23 starting:altera_merlin_router "submodules/D8M_QSYS_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 21 starting:altera_merlin_router "submodules/D8M_QSYS_mm_interconnect_1_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 20 starting:altera_merlin_demultiplexer "submodules/D8M_QSYS_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 18 starting:altera_merlin_multiplexer "submodules/D8M_QSYS_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 17 starting:altera_merlin_demultiplexer "submodules/D8M_QSYS_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 16 starting:altera_merlin_multiplexer "submodules/D8M_QSYS_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 14 starting:altera_avalon_st_adapter "submodules/D8M_QSYS_mm_interconnect_1_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/D8M_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 0 starting:error_adapter "submodules/D8M_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:15.0:AUTO_DEVICE_FAMILY=Cyclone V,IRQ_MAP=0:3,1:4,2:0,3:1,4:2,NUM_RCVRS=5,SENDER_IRQ_WIDTH=32"
   instancePathKey="D8M_QSYS:.:irq_mapper"
   kind="altera_irq_mapper"
   version="15.0"
   name="D8M_QSYS_irq_mapper">
  <parameter name="NUM_RCVRS" value="5" />
  <parameter name="IRQ_MAP" value="0:3,1:4,2:0,3:1,4:2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_irq_mapper.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS" as="irq_mapper" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 355 starting:altera_irq_mapper "submodules/D8M_QSYS_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>D8M_QSYS</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:15.0:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="D8M_QSYS:.:rst_controller"
   kind="altera_reset_controller"
   version="15.0"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="D8M_QSYS"
     as="rst_controller,rst_controller_001,rst_controller_002" />
  <instantiator
     instantiator="D8M_QSYS_mem_if_lpddr2_emif_dmaster"
     as="rst_controller" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 354 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>D8M_QSYS</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_cusp_muxbin2:13.1:PORTS=2,WIDTH=32"
   instancePathKey="D8M_QSYS:.:alt_vip_vfb_0:.:vfb_writer_packet_write_address_au_l_muxinst"
   kind="alt_cusp_muxbin2"
   version="13.1"
   name="alt_cusp150_muxbin2">
  <parameter name="WIDTH" value="32" />
  <parameter name="PORTS" value="2" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_muxbin2.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator
     instantiator="D8M_QSYS_alt_vip_vfb_0"
     as="vfb_writer_packet_write_address_au_l_muxinst,vfb_writer_packet_write_address_au_sload_muxinst,vfb_writer_first_packet_id_au_enable_muxinst,vfb_writer_first_packet_id_au_sload_muxinst,vfb_writer_next_to_last_packet_id_au_enable_muxinst,vfb_writer_overflow_trigger_au_sload_muxinst,vfb_writer_overflow_flag_reg_enable_muxinst,vfb_writer_word_counter_trigger_au_sload_muxinst,vfb_writer_field_interlace_reg_d_muxinst,vfb_writer_field_interlace_reg_enable_muxinst,vfb_check_samples_width_au_l_muxinst,vfb_check_samples_width_au_enable_muxinst,vfb_check_samples_width_au_sload_muxinst,vfb_check_field_height_au_a_muxinst,vfb_check_field_height_au_enable_muxinst,vfb_writer_write_address_au_l_muxinst,sizemismatch_reg_enable_muxinst,vfb_reader_current_packet_id_au_l_muxinst,read_master_renable_trigger_muxinst,read_master_addr_muxinst,read_master_len_be_muxinst,write_master_len_be_muxinst,write_master_push_input_muxinst,vfb_writer_packets_sample_length_reg_d_muxinst,vfb_writer_packets_sample_length_reg_enable_muxinst,vfb_writer_packets_word_length_reg_d_muxinst,vfb_writer_packets_word_length_reg_enable_muxinst,packetdimensions_reg_d_muxinst,packetdimensions_reg_137_d_muxinst,packetdimensions_reg_1372_d_muxinst,packetdimensions_reg_1373_d_muxinst,output_reg_d_muxinst,output_reg_179_d_muxinst,output_reg_1792_d_muxinst,output_reg_1793_d_muxinst,output_reg_1794_d_muxinst,output_reg_1795_d_muxinst,msg_buffer_reply_id_3371_line162_d_muxinst,msg_buffer_id_3376_line170_d_muxinst,msg_field_width_id_3380_line172_d_muxinst,msg_field_height_id_3384_line174_d_muxinst,msg_field_interlace_id_3388_line176_d_muxinst,msg_samples_in_field_id_3392_line178_d_muxinst,msg_words_in_field_id_3396_line180_d_muxinst,msg_first_packet_id_3400_line222_d_muxinst,msg_next_to_last_packet_id_3404_line223_d_muxinst,vfb_reader_length_cnt_id_3477_line897_a_muxinst,vfb_reader_length_cnt_id_3486_line897_a_muxinst" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 351 starting:alt_cusp_muxbin2 "submodules/alt_cusp150_muxbin2"</message>
   <message level="Info" culprit="vfb_writer_packet_write_address_au_l_muxinst"><![CDATA["<b>alt_vip_vfb_0</b>" instantiated <b>alt_cusp_muxbin2</b> "<b>vfb_writer_packet_write_address_au_l_muxinst</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_au:13.1:FAMILY=36,LATENCY=1,NAME=vfb_writer_packet_write_address_au,OPTIMIZED=1,SIMULATION=0,WIDTH=32"
   instancePathKey="D8M_QSYS:.:alt_vip_vfb_0:.:vfb_writer_packet_write_address_au"
   kind="alt_au"
   version="13.1"
   name="alt_cusp150_au">
  <parameter name="WIDTH" value="32" />
  <parameter name="LATENCY" value="1" />
  <parameter name="SIMULATION" value="0" />
  <parameter name="OPTIMIZED" value="1" />
  <parameter name="FAMILY" value="36" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_au.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_addsubcarry.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator
     instantiator="D8M_QSYS_alt_vip_vfb_0"
     as="vfb_writer_packet_write_address_au,vfb_writer_first_packet_id_au,vfb_writer_next_to_last_packet_id_au,vfb_writer_overflow_trigger_au,vfb_writer_length_counter_au,vfb_writer_word_counter_au,vfb_writer_word_counter_trigger_au,vfb_check_samples_width_au,vfb_check_field_height_au,vfb_writer_write_address_au,vfb_reader_read_address_au,vfb_reader_packet_read_address_au,vfb_reader_current_packet_id_au,wrap_packet_id_id_3468_line1077,vfb_reader_length_cnt_4_id_3475_line897,vfb_reader_length_cnt_id_3477_line897,vfb_reader_length_cnt_id_3486_line897,fu_id_6106_line527_89" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 349 starting:alt_au "submodules/alt_cusp150_au"</message>
   <message level="Info" culprit="vfb_writer_packet_write_address_au"><![CDATA["<b>alt_vip_vfb_0</b>" instantiated <b>alt_au</b> "<b>vfb_writer_packet_write_address_au</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_reg:13.1:FAMILY=36,NAME=vfb_writer_overflow_flag_reg,OPTIMIZED=1,RESET_VALUE=0,WIDTH=1"
   instancePathKey="D8M_QSYS:.:alt_vip_vfb_0:.:vfb_writer_overflow_flag_reg"
   kind="alt_reg"
   version="13.1"
   name="alt_cusp150_reg">
  <parameter name="RESET_VALUE" value="0" />
  <parameter name="WIDTH" value="1" />
  <parameter name="OPTIMIZED" value="1" />
  <parameter name="FAMILY" value="36" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_reg.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator
     instantiator="D8M_QSYS_alt_vip_vfb_0"
     as="vfb_writer_overflow_flag_reg,vfb_writer_field_width_reg,vfb_writer_field_height_reg,vfb_writer_field_interlace_reg,vfb_writer_just_read_reg,sizemismatch_reg,vfb_writer_packets_sample_length_reg,vfb_writer_packets_word_length_reg,msg_packets_sample_length_reg,msg_packets_word_length_reg,packetdimensions_reg,packetdimensions_reg_137,packetdimensions_reg_1372,packetdimensions_reg_1373,output_reg,output_reg_179,output_reg_1792,output_reg_1793,output_reg_1794,output_reg_1795,output_reg_1796,output_reg_1797,output_reg_1798,msg_buffer_reply_id_3371_line162,msg_buffer_id_3376_line170,msg_field_width_id_3380_line172,msg_field_height_id_3384_line174,msg_field_interlace_id_3388_line176,msg_samples_in_field_id_3392_line178,msg_words_in_field_id_3396_line180,msg_first_packet_id_3400_line222,msg_next_to_last_packet_id_3404_line223,vfb_writer_buffer_id_3408_line228,write_to_read_buf_id_3411_line153,write_to_read_ack_id_3414_line164,vfb_writer_packet_base_address_0_id_3417_line204,isnotimagedata_0_id_3419_line144,iscontrolpacket_0_id_3421_line202,no_last_burst_0_id_3423_line301,vfb_samples_width_0_id_3427_line255,no_last_burst_0_id_3429_line585,cond588_0_id_3431,drop_0_id_3433_line345,loop_repeat_0_id_3435_line367,burst_trigger_0_id_3437_line563,cond568_0_id_3439,vfb_reader_buffer_id_3441_line865,read_to_write_ack_id_3444_line156,read_to_write_buf_id_3447_line160,vfb_reader_field_width_0_id_3450_line773,vfb_reader_samples_in_field_0_id_3452_line889,vfb_reader_field_height_0_id_3454_line775,vfb_reader_words_in_field_0_id_3456_line891,vfb_reader_field_interlace_0_id_3458_line777,vfb_reader_next_to_last_packet_id_0_id_3460_line876,reader_packets_sample_length_0_id_3462_line878,reader_packets_word_length_0_id_3464_line880,vfb_reader_packet_base_address_0_id_3466_line873,vfb_reader_length_cnt_3_id_3471_line897,vfb_reader_word_cnt_0_id_3473_line898,repeat_0_id_3480_line1140,loop_repeat_0_id_3482_line1148,cond1203_0_id_3484,cond1113_0_id_3489,ispreviousendpacket_0_comb_id_8318,justreadqueue_1_1_comb_id_8321,justreadqueue_2_1_comb_id_8324,justreadqueue_1_2_comb_id_8327,ispreviousendpacket_1_comb_id_8330,justreadaccesswire_3_comb_id_8333,justreadaccesswire_4_comb_id_8336,justreadqueue_1_4_comb_id_8339,justreadqueue_2_2_comb_id_8342,justreadqueue_1_5_comb_id_8345,ispreviousendpacket_2_comb_id_8348,justreadaccesswire_6_comb_id_8351,justreadaccesswire_7_comb_id_8354,justreadqueue_1_7_comb_id_8357,justreadqueue_2_3_comb_id_8360,justreadqueue_1_8_comb_id_8363,vfb_check_samples_width_1_stage_1_id_8417,din_11_stage_1_id_8420,din_11_stage_2_id_8423,word_counter_trigger_flag_0_comb_id_8426,op_2397_comb_id_8429,op_2397_comb_0_id_8432,op_4633_comb_id_8435,op_4635_comb_id_8438,op_3506_comb_id_8441,op_3506_comb_0_id_8444,op_4648_comb_id_8447,op_4649_comb_id_8450,cond1113_0_stage_1_id_8453,cond1113_0_stage_2_id_8456,cond1113_0_stage_3_id_8459,empty_image_0_comb_id_8462,cond1203_0_stage_1_id_8465,cond1203_0_stage_2_id_8468,cond1203_0_stage_3_id_8471" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 340 starting:alt_reg "submodules/alt_cusp150_reg"</message>
   <message level="Info" culprit="vfb_writer_overflow_flag_reg"><![CDATA["<b>alt_vip_vfb_0</b>" instantiated <b>alt_reg</b> "<b>vfb_writer_overflow_flag_reg</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_cusp_muxhot16:13.1:PORTS=3,WIDTH=1"
   instancePathKey="D8M_QSYS:.:alt_vip_vfb_0:.:vfb_writer_length_counter_au_enable_muxinst"
   kind="alt_cusp_muxhot16"
   version="13.1"
   name="alt_cusp150_muxhot16">
  <parameter name="WIDTH" value="1" />
  <parameter name="PORTS" value="3" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_muxhot16.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator
     instantiator="D8M_QSYS_alt_vip_vfb_0"
     as="vfb_writer_length_counter_au_enable_muxinst,vfb_writer_word_counter_au_enable_muxinst,vfb_writer_word_counter_au_enable_trigger_muxinst,vfb_writer_word_counter_trigger_au_enable_muxinst,vfb_writer_write_address_au_enable_trigger_muxinst,vfb_writer_just_read_reg_enable_muxinst,sizemismatch_reg_d_muxinst,vfb_reader_packet_read_address_au_sload_muxinst,din_takeb_trigger_muxinst,dout_takeb_trigger_muxinst,dout_wdata_muxinst,dout_seteop_trigger_muxinst,dout_eop_muxinst,read_master_pull_pull_trigger_muxinst,write_master_cenable_trigger_muxinst,write_master_push_push_trigger_muxinst,pc0_usenextpc_trigger_muxinst,pc0_hold_trigger_muxinst,pc1_usenextpc_trigger_muxinst,pc1_hold_trigger_muxinst" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 339 starting:alt_cusp_muxhot16 "submodules/alt_cusp150_muxhot16"</message>
   <message level="Info" culprit="vfb_writer_length_counter_au_enable_muxinst"><![CDATA["<b>alt_vip_vfb_0</b>" instantiated <b>alt_cusp_muxhot16</b> "<b>vfb_writer_length_counter_au_enable_muxinst</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_avalon_st_input:13.1:DATATYPE=class sc_dt::sc_uint&lt;24&gt; ,END_PACKET_USED=1,FAMILY=36,NAME=din,OPTIMIZED=1,READY_LATENCY=1,SYM_PER_BEAT=3,WIDTH=24"
   instancePathKey="D8M_QSYS:.:alt_vip_vfb_0:.:din"
   kind="alt_avalon_st_input"
   version="13.1"
   name="alt_cusp150_avalon_st_input">
  <parameter name="END_PACKET_USED" value="1" />
  <parameter name="WIDTH" value="24" />
  <parameter name="SYM_PER_BEAT" value="3" />
  <parameter name="OPTIMIZED" value="1" />
  <parameter name="READY_LATENCY" value="1" />
  <parameter name="FAMILY" value="36" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_avalon_st_input.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS_alt_vip_vfb_0" as="din" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 305 starting:alt_avalon_st_input "submodules/alt_cusp150_avalon_st_input"</message>
   <message level="Info" culprit="din"><![CDATA["<b>alt_vip_vfb_0</b>" instantiated <b>alt_avalon_st_input</b> "<b>din</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_avalon_st_output:13.1:DATATYPE=class sc_dt::sc_uint&lt;24&gt; ,END_PACKET_USED=1,ISSIGNED=1,NAME=dout,READY_LATENCY=1,READY_USED=1,SYM_PER_BEAT=3,WIDTH=24"
   instancePathKey="D8M_QSYS:.:alt_vip_vfb_0:.:dout"
   kind="alt_avalon_st_output"
   version="13.1"
   name="alt_cusp150_avalon_st_output">
  <parameter name="READY_USED" value="1" />
  <parameter name="END_PACKET_USED" value="1" />
  <parameter name="WIDTH" value="24" />
  <parameter name="SYM_PER_BEAT" value="3" />
  <parameter name="READY_LATENCY" value="1" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_avalon_st_output.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_atlantic_reporter.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS_alt_vip_vfb_0" as="dout" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 300 starting:alt_avalon_st_output "submodules/alt_cusp150_avalon_st_output"</message>
   <message level="Info" culprit="dout"><![CDATA["<b>alt_vip_vfb_0</b>" instantiated <b>alt_avalon_st_output</b> "<b>dout</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_avalon_mm_bursting_master_fifo:13.1:ADDRESS_GROUP=1,ADDR_WIDTH=32,BURST_WIDTH=3,BYTEENABLE_USED=0,CLOCKS_ARE_SYNC=1,CMD_FIFO_DEPTH=1,DATA_WIDTH=128,FAMILY=36,INTERRUPT_USED=0,INTERRUPT_WIDTH=8,LEN_BE_WIDTH=19,NAME=read_master,OPTIMIZED=1,RDATA_FIFO_DEPTH=1024,RDATA_TARGET_BURST_SIZE=4,READ_USED=1,WDATA_FIFO_DEPTH=8,WDATA_TARGET_BURST_SIZE=0,WRITE_USED=0"
   instancePathKey="D8M_QSYS:.:alt_vip_vfb_0:.:read_master"
   kind="alt_avalon_mm_bursting_master_fifo"
   version="13.1"
   name="alt_cusp150_avalon_mm_bursting_master_fifo">
  <parameter name="CMD_FIFO_DEPTH" value="1" />
  <parameter name="INTERRUPT_USED" value="0" />
  <parameter name="RDATA_TARGET_BURST_SIZE" value="4" />
  <parameter name="RDATA_FIFO_DEPTH" value="1024" />
  <parameter name="BYTEENABLE_USED" value="0" />
  <parameter name="ADDRESS_GROUP" value="1" />
  <parameter name="FAMILY" value="36" />
  <parameter name="ADDR_WIDTH" value="32" />
  <parameter name="CLOCKS_ARE_SYNC" value="1" />
  <parameter name="DATA_WIDTH" value="128" />
  <parameter name="WDATA_TARGET_BURST_SIZE" value="0" />
  <parameter name="WDATA_FIFO_DEPTH" value="8" />
  <parameter name="READ_USED" value="1" />
  <parameter name="INTERRUPT_WIDTH" value="8" />
  <parameter name="OPTIMIZED" value="1" />
  <parameter name="WRITE_USED" value="0" />
  <parameter name="BURST_WIDTH" value="3" />
  <parameter name="LEN_BE_WIDTH" value="19" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_avalon_mm_bursting_master_fifo.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_fifo.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_fifo_usedw_calculator.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_general_fifo.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_gray_clock_crosser.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_logic_fifo.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_one_bit_delay.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_ram_fifo.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_std_logic_vector_delay.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS_alt_vip_vfb_0" as="read_master,write_master" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 296 starting:alt_avalon_mm_bursting_master_fifo "submodules/alt_cusp150_avalon_mm_bursting_master_fifo"</message>
   <message level="Info" culprit="read_master"><![CDATA["<b>alt_vip_vfb_0</b>" instantiated <b>alt_avalon_mm_bursting_master_fifo</b> "<b>read_master</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_cusp_pulling_width_adapter:13.1:FAMILY=36,IN_WIDTH=128,NAME=read_master_pull,OPTIMIZED=1,OUT_WIDTH=24"
   instancePathKey="D8M_QSYS:.:alt_vip_vfb_0:.:read_master_pull"
   kind="alt_cusp_pulling_width_adapter"
   version="13.1"
   name="alt_cusp150_pulling_width_adapter">
  <parameter name="OUT_WIDTH" value="24" />
  <parameter name="IN_WIDTH" value="128" />
  <parameter name="OPTIMIZED" value="1" />
  <parameter name="FAMILY" value="36" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_pulling_width_adapter.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS_alt_vip_vfb_0" as="read_master_pull" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 294 starting:alt_cusp_pulling_width_adapter "submodules/alt_cusp150_pulling_width_adapter"</message>
   <message level="Info" culprit="read_master_pull"><![CDATA["<b>alt_vip_vfb_0</b>" instantiated <b>alt_cusp_pulling_width_adapter</b> "<b>read_master_pull</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_cusp_pushing_width_adapter:13.1:FAMILY=36,IN_WIDTH=24,NAME=write_master_push,OPTIMIZED=1,OUT_WIDTH=128"
   instancePathKey="D8M_QSYS:.:alt_vip_vfb_0:.:write_master_push"
   kind="alt_cusp_pushing_width_adapter"
   version="13.1"
   name="alt_cusp150_pushing_width_adapter">
  <parameter name="OUT_WIDTH" value="128" />
  <parameter name="IN_WIDTH" value="24" />
  <parameter name="OPTIMIZED" value="1" />
  <parameter name="FAMILY" value="36" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_pushing_width_adapter.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS_alt_vip_vfb_0" as="write_master_push" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 288 starting:alt_cusp_pushing_width_adapter "submodules/alt_cusp150_pushing_width_adapter"</message>
   <message level="Info" culprit="write_master_push"><![CDATA["<b>alt_vip_vfb_0</b>" instantiated <b>alt_cusp_pushing_width_adapter</b> "<b>write_master_push</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_pc:13.1:DECODE_LATENCY=2,FAMILY=36,INFER_MEMORY=1,LATENCY=3,NAME=pc0,OPTIMIZED=1,PCW_WIDTH=53,PC_NUM_WORDS=67,PC_WIDTH=7,PROGRAM_FILE=,PROGRAM_TRACE=D8M_QSYS_alt_vip_vfb_0_vfb_writer_vfb_writer.trace"
   instancePathKey="D8M_QSYS:.:alt_vip_vfb_0:.:pc0"
   kind="alt_pc"
   version="13.1"
   name="alt_cusp150_pc">
  <parameter name="INFER_MEMORY" value="1" />
  <parameter name="PC_WIDTH" value="7" />
  <parameter name="PCW_WIDTH" value="53" />
  <parameter name="PROGRAM_FILE" value="" />
  <parameter name="DECODE_LATENCY" value="2" />
  <parameter name="LATENCY" value="3" />
  <parameter name="PC_NUM_WORDS" value="67" />
  <parameter name="OPTIMIZED" value="1" />
  <parameter
     name="PROGRAM_TRACE"
     value="D8M_QSYS_alt_vip_vfb_0_vfb_writer_vfb_writer.trace" />
  <parameter name="FAMILY" value="36" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_pc.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS_alt_vip_vfb_0" as="pc0,pc1" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 254 starting:alt_pc "submodules/alt_cusp150_pc"</message>
   <message level="Info" culprit="pc0"><![CDATA["<b>alt_vip_vfb_0</b>" instantiated <b>alt_pc</b> "<b>pc0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_cmp:13.1:FAMILY=36,NAME=fu_id_4787_line325_93,OPTIMIZED=1,WIDTH=2"
   instancePathKey="D8M_QSYS:.:alt_vip_vfb_0:.:fu_id_4787_line325_93"
   kind="alt_cmp"
   version="13.1"
   name="alt_cusp150_cmp">
  <parameter name="WIDTH" value="2" />
  <parameter name="OPTIMIZED" value="1" />
  <parameter name="FAMILY" value="36" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_cmp.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator
     instantiator="D8M_QSYS_alt_vip_vfb_0"
     as="fu_id_4787_line325_93,fu_id_4803_line325_52,fu_id_4819_line201_52,fu_id_4989_line202_58,fu_id_5183_line330_94,fu_id_5192_line331_96,fu_id_5284_line633_71,fu_id_5512_line696_38,fu_id_5971_line510_66,fu_id_6212_line563_105,fu_id_6371_line933_38,fu_id_6609_line1062_114,fu_id_6625_line1063_112,fu_id_6641_line1078_53,fu_id_6650_line1094_53,fu_id_6707_line1188_29,fu_id_6842_line1248_53,fu_id_7088_line1126_52" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 194 starting:alt_cmp "submodules/alt_cusp150_cmp"</message>
   <message level="Info" culprit="fu_id_4787_line325_93"><![CDATA["<b>alt_vip_vfb_0</b>" instantiated <b>alt_cmp</b> "<b>fu_id_4787_line325_93</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_cusp_testbench_clock:13.1:"
   instancePathKey="D8M_QSYS:.:dut:.:clocksource"
   kind="alt_cusp_testbench_clock"
   version="13.1"
   name="alt_cusp150_clock_reset">
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd"
       type="VHDL" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_clock_reset.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS_alt_vip_vfb_0" as="clocksource" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 140 starting:alt_cusp_testbench_clock "submodules/alt_cusp150_clock_reset"</message>
   <message level="Info" culprit="clocksource"><![CDATA["<b>alt_vip_vfb_0</b>" instantiated <b>alt_cusp_testbench_clock</b> "<b>clocksource</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_cusp150_package.vhd</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_lpddr2_pll:15.0:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100011000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=1,ADDR_RATE_RATIO=2,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=40,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=2,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=16,AFI_DQ_WIDTH=128,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=8,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=8,AFI_WRITE_DQS_WIDTH=8,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=12,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=416,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=1.2-V HSUL,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=2,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=3.333,MEM_CLK_PS=3333.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=9,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=2,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=9,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=4,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_TCL=7,MEM_TDQSCK=2,MEM_TFAW=16,MEM_TFAW_NS=50.0,MEM_TINIT_CK=60001,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=22,MEM_TRAS_NS=70.0,MEM_TRC=27,MEM_TRCD=6,MEM_TRCD_NS=18.0,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=40,MEM_TRFC_NS=130.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=LPDDR2,MEM_T_RL=10,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=3,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=1,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=150,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=1000000,PLL_ADDR_CMD_CLK_FREQ=300.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=300.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=300.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3334 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_ADDR_CMD_CLK_FREQ_STR=300.0 MHz,PLL_ADDR_CMD_CLK_MULT=2400000,PLL_ADDR_CMD_CLK_MULT_CACHE=2400000,PLL_ADDR_CMD_CLK_MULT_PARAM=2400000,PLL_ADDR_CMD_CLK_PHASE_DEG=247.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=247.5,PLL_ADDR_CMD_CLK_PHASE_PS=2291,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2291,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=2291,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2292,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2292 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2292 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=2292 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2291 ps,PLL_AFI_CLK_DIV=2000000,PLL_AFI_CLK_DIV_CACHE=2000000,PLL_AFI_CLK_DIV_PARAM=2000000,PLL_AFI_CLK_FREQ=150.0,PLL_AFI_CLK_FREQ_CACHE=150.0,PLL_AFI_CLK_FREQ_PARAM=150.0,PLL_AFI_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_AFI_CLK_FREQ_STR=150.0 MHz,PLL_AFI_CLK_MULT=2400000,PLL_AFI_CLK_MULT_CACHE=2400000,PLL_AFI_CLK_MULT_PARAM=2400000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=4000000,PLL_AFI_HALF_CLK_DIV_CACHE=4000000,PLL_AFI_HALF_CLK_DIV_PARAM=4000000,PLL_AFI_HALF_CLK_FREQ=75.0,PLL_AFI_HALF_CLK_FREQ_CACHE=75.0,PLL_AFI_HALF_CLK_FREQ_PARAM=75.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=13336 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=13336 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=13336 ps,PLL_AFI_HALF_CLK_FREQ_STR=75.0 MHz,PLL_AFI_HALF_CLK_MULT=2400000,PLL_AFI_HALF_CLK_MULT_CACHE=2400000,PLL_AFI_HALF_CLK_MULT_PARAM=2400000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=2000000,PLL_AFI_PHY_CLK_DIV_CACHE=2000000,PLL_AFI_PHY_CLK_DIV_PARAM=2000000,PLL_AFI_PHY_CLK_FREQ=150.0,PLL_AFI_PHY_CLK_FREQ_CACHE=150.0,PLL_AFI_PHY_CLK_FREQ_PARAM=150.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_AFI_PHY_CLK_FREQ_STR=150.0 MHz,PLL_AFI_PHY_CLK_MULT=2400000,PLL_AFI_PHY_CLK_MULT_CACHE=2400000,PLL_AFI_PHY_CLK_MULT_PARAM=2400000,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=12000000,PLL_CONFIG_CLK_DIV_CACHE=12000000,PLL_CONFIG_CLK_DIV_PARAM=12000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40008 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40008 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40008 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=2400000,PLL_CONFIG_CLK_MULT_CACHE=2400000,PLL_CONFIG_CLK_MULT_PARAM=2400000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=300.0,PLL_MEM_CLK_FREQ_CACHE=300.0,PLL_MEM_CLK_FREQ_PARAM=300.0,PLL_MEM_CLK_FREQ_SIM_STR=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_MEM_CLK_FREQ_STR=300.0 MHz,PLL_MEM_CLK_MULT=2400000,PLL_MEM_CLK_MULT_CACHE=2400000,PLL_MEM_CLK_MULT_PARAM=2400000,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=6000000,PLL_NIOS_CLK_DIV_CACHE=6000000,PLL_NIOS_CLK_DIV_PARAM=6000000,PLL_NIOS_CLK_FREQ=50.0,PLL_NIOS_CLK_FREQ_CACHE=50.0,PLL_NIOS_CLK_FREQ_PARAM=50.0,PLL_NIOS_CLK_FREQ_SIM_STR=20004 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=20004 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=20004 ps,PLL_NIOS_CLK_FREQ_STR=50.0 MHz,PLL_NIOS_CLK_MULT=2400000,PLL_NIOS_CLK_MULT_CACHE=2400000,PLL_NIOS_CLK_MULT_PARAM=2400000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=300.0,PLL_WRITE_CLK_FREQ_CACHE=300.0,PLL_WRITE_CLK_FREQ_PARAM=300.0,PLL_WRITE_CLK_FREQ_SIM_STR=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_WRITE_CLK_FREQ_STR=300.0 MHz,PLL_WRITE_CLK_MULT=2400000,PLL_WRITE_CLK_MULT_CACHE=2400000,PLL_WRITE_CLK_MULT_PARAM=2400000,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2500,PLL_WRITE_CLK_PHASE_PS_CACHE=2500,PLL_WRITE_CLK_PHASE_PS_PARAM=2500,PLL_WRITE_CLK_PHASE_PS_SIM=2500,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=2500 ps,PLL_WRITE_CLK_PHASE_PS_STR=2500 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=4,QVLD_WR_ADDRESS_OFFSET=9,RATE=Half,RATE_CACHE=Unknown,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=true,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=125.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=125.0 MHz,REF_CLK_NS=8.0,REF_CLK_PERIOD_PS=8000,REF_CLK_PS=8000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=4,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=7,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=300.0,TB_MEM_IF_DQ_WIDTH=32,TB_MEM_IF_READ_DQS_WIDTH=4,TB_PLL_DLL_MASTER=true,TB_RATE=HALF,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.33,TIMING_BOARD_MAX_DQS_DELAY=0.34,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.4,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.49,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.42,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.51,TIMING_TDH=270,TIMING_TDQSCK=5500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.4,TIMING_TDQSQ=240,TIMING_TDQSS=1.0,TIMING_TDS=270,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=290,TIMING_TIS=290,TIMING_TQHS=280,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=true,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=false"
   instancePathKey="D8M_QSYS:.:mem_if_lpddr2_emif:.:pll0"
   kind="altera_mem_if_lpddr2_pll"
   version="15.0"
   name="D8M_QSYS_mem_if_lpddr2_emif_pll0">
  <parameter name="MAKE_INTERNAL_NIOS_VISIBLE" value="false" />
  <parameter name="IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS" value="false" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="MAX_LATENCY_COUNT_WIDTH" value="5" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="10" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="2400000" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="450" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="MEM_LEVELING" value="false" />
  <parameter name="FLY_BY" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_DIV" value="4000000" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ" value="150.0" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="ENABLE_LARGE_RW_MGR_DI_BUFFER" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="2.5" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="500.0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="2000000" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="PLL_HR_CLK_FREQ" value="0.0" />
  <parameter name="AFI_DQ_WIDTH" value="128" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS" value="0" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="MEM_TINIT_CK" value="60001" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CALIB_LFIFO_OFFSET" value="8" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="IO_DQS_OUT_RESERVE" value="4" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="2400000" />
  <parameter name="PLL_NIOS_CLK_FREQ_STR" value="50.0 MHz" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="MEM_BL" value="8" />
  <parameter name="MEM_TRAS_NS" value="70.0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="150.0" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="IO_DQ_OUT_RESERVE" value="0" />
  <parameter name="IO_DM_OUT_RESERVE" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_FAKE_PHY_INTERNAL" value="false" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="DELAY_PER_OPA_TAP" value="416" />
  <parameter name="MEM_TRTP" value="3" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="TREFI" value="35100" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_CLK_DIV_CACHE" value="2000000" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_CACHE" value="4000000" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="DQS_DELAY_CHAIN_PHASE_SETTING" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="3334 ps" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.02" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG_SIM" value="247.5" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_CACHE" value="20004 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="2292 ps" />
  <parameter name="PLL_AFI_CLK_MULT_CACHE" value="2400000" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="PLL_DR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="4000000" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="PLL_HR_CLK_FREQ_STR" value="" />
  <parameter name="ENABLE_MAX_SIZE_SEQ_MEM" value="false" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="COMMAND_PHASE_CACHE" value="0.0" />
  <parameter name="AFI_CONTROL_WIDTH" value="4" />
  <parameter name="PLL_HR_CLK_DIV" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="REF_CLK_FREQ_MIN_CACHE" value="10.0" />
  <parameter name="PLL_DR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_CACHE" value="0" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="ENABLE_LDC_MEM_CK_ADJUSTMENT" value="false" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="IO_DQS_EN_DELAY_OFFSET" value="0" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="IO_DQS_EN_PHASE_MAX" value="7" />
  <parameter name="USER_DEBUG_LEVEL" value="1" />
  <parameter name="RDIMM" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_CONFIG_CLK_FREQ" value="25.0" />
  <parameter name="PLL_PHASE_COUNTER_WIDTH" value="4" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.0" />
  <parameter name="MEM_TRC" value="27" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="6668 ps" />
  <parameter name="MEM_CK_LDC_ADJUSTMENT_THRESHOLD" value="0" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="AFI_CS_WIDTH" value="2" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PLL_NIOS_CLK_MULT" value="2400000" />
  <parameter name="PLL_P2C_READ_CLK_DIV" value="0" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="MEM_CLK_NS" value="3.333" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG" value="0.0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_AFI_CLK_MULT" value="2400000" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="MR1_WC" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_STR" value="300.0 MHz" />
  <parameter name="NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_FREQ_STR" value="300.0 MHz" />
  <parameter name="RATE" value="Half" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Cyclone V" />
  <parameter name="MR1_WR" value="3" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG_SIM" value="270.0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="13336 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="NUM_WRITE_PATH_FLOP_STAGES" value="0" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="DELAY_PER_DQS_EN_DCHAIN_TAP" value="25" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="10" />
  <parameter name="PLL_DR_CLK_DIV" value="0" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="DELAY_PER_DCHAIN_TAP" value="25" />
  <parameter name="MEM_CLK_MAX_PS" value="2500.0" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="2400000" />
  <parameter name="HCX_COMPAT_MODE_CACHE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="4" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_CACHE" value="6668 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="PLL_AFI_CLK_FREQ_STR" value="150.0 MHz" />
  <parameter name="IO_DQDQS_OUT_PHASE_MAX" value="0" />
  <parameter name="MEM_TRRD" value="4" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_CACHE" value="2400000" />
  <parameter name="READ_VALID_FIFO_SIZE" value="16" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="DLL_MASTER" value="true" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="1000000" />
  <parameter name="AC_ROM_MR0_MIRR" value="" />
  <parameter name="MEM_TWTR" value="3" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE" value="Unknown" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT" value="0" />
  <parameter name="MEM_TRFC_NS" value="130.0" />
  <parameter name="TIMING_BOARD_TDH_APPLIED" value="0.4" />
  <parameter name="ADDR_RATE_RATIO" value="2" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE" value="40008 ps" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR" value="2500 ps" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="TIMING_BOARD_TDS_APPLIED" value="0.49" />
  <parameter name="AFI_ODT_WIDTH" value="0" />
  <parameter name="PLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="12000000" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ" value="0.0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="QVLD_WR_ADDRESS_OFFSET" value="9" />
  <parameter name="TB_MEM_IF_READ_DQS_WIDTH" value="4" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="TB_PLL_DLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_MULT" value="2400000" />
  <parameter name="MEM_IF_DM_WIDTH" value="4" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS" value="2500" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.01" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="AFI_WRANK_WIDTH" value="8" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM" value="2500" />
  <parameter name="PLL_MEM_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.0" />
  <parameter name="PLL_HR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS" value="0" />
  <parameter name="PHY_CLKBUF" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="2291" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="VFIFO_AS_SHIFT_REG" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="13" />
  <parameter name="MEM_TCL" value="7" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_CACHE" value="2400000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_TDQSCK" value="5500" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_FREQ_CACHE" value="300.0" />
  <parameter name="PLL_DR_CLK_MULT" value="0" />
  <parameter name="USE_USER_RDIMM_VALUE" value="false" />
  <parameter name="MEM_FORMAT" value="DISCRETE" />
  <parameter name="AFI_RATE_RATIO" value="2" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_MEM_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_CACHE" value="1000000" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="IO_DQS_IN_RESERVE" value="4" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="ENABLE_NIOS_OCI" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="4" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="RATE_CACHE" value="Unknown" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT" value="2400000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE" value="2292 ps" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_TRFC" value="40" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="2400000" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG" value="270.0" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG" value="0.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED" value="-0.01" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="TB_RATE" value="HALF" />
  <parameter name="REF_CLK_FREQ_CACHE_VALID" value="true" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_MULT_CACHE" value="2400000" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="300.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="" />
  <parameter name="MEM_TDQSCK" value="2" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="20004 ps" />
  <parameter name="EARLY_ADDR_CMD_CLK_TRANSFER" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR" value="13336 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR" value="3334 ps" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="10.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_MEM_CLK_MULT" value="2400000" />
  <parameter name="USE_MEM_CLK_FREQ_CACHE" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="2000000" />
  <parameter name="VCALIB_COUNT_WIDTH" value="2" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED" value="0.0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="PLL_WRITE_CLK_DIV" value="1000000" />
  <parameter name="AC_ROM_MR2_MIRR" value="" />
  <parameter name="CALIB_VFIFO_OFFSET" value="12" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="2400000" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="6000000" />
  <parameter name="MEM_DRV_STR" value="40" />
  <parameter name="MEM_TREFI" value="2341" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="3334 ps" />
  <parameter name="TB_MEM_CLK_FREQ" value="300.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="NUM_SUBGROUP_PER_READ_DQS" value="1" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.02" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="150.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="2500" />
  <parameter name="MEM_TRP_NS" value="18.0" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="7" />
  <parameter name="QVLD_EXTRA_FLOP_STAGES" value="4" />
  <parameter name="MEM_CLK_FREQ" value="300.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR" value="2292 ps" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="PLL_WRITE_CLK_FREQ" value="300.0" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="PLL_DR_CLK_FREQ_STR" value="" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_LDC_AS_LOW_SKEW_CLOCK" value="false" />
  <parameter name="NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_CACHE" value="50.0" />
  <parameter name="MEM_TYPE" value="LPDDR2" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="REF_CLK_PS" value="8000.0" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="DUPLICATE_PLL_FOR_PHY_CLK" value="true" />
  <parameter name="SEQUENCER_TYPE_CACHE" value="Unknown" />
  <parameter name="PLL_MEM_CLK_FREQ_CACHE" value="300.0" />
  <parameter name="CORE_PERIPHERY_DUAL_CLOCK" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.02" />
  <parameter name="DQS_PHASE_SHIFT" value="0" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG" value="false" />
  <parameter name="TIMING_TIS" value="290" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="-0.01" />
  <parameter name="MEM_TRCD" value="6" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="0.33" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="IO_IN_DELAY_MAX" value="31" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="PLL_NIOS_CLK_MULT_CACHE" value="2400000" />
  <parameter name="REGISTER_C2P" value="true" />
  <parameter name="FAST_SIM_CALIBRATION" value="false" />
  <parameter name="MEM_WTCL_INT" value="4" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="75.0" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="13" />
  <parameter name="DQS_EN_DELAY_MAX" value="31" />
  <parameter name="PLL_HR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENABLE_NIOS_PRINTF_OUTPUT" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_STR" value="2291 ps" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MR1_BL" value="3" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG" value="247.0" />
  <parameter name="MR1_BT" value="0" />
  <parameter name="REF_CLK_FREQ" value="125.0" />
  <parameter name="AFI_RRANK_WIDTH" value="8" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV" value="6000000" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR" value="6668 ps" />
  <parameter name="REF_CLK_PERIOD_PS" value="8000" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_CACHE" value="2400000" />
  <parameter name="PLL_P2C_READ_CLK_MULT" value="0" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.34" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV" value="1000000" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="PLL_HR_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR" value="6668 ps" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="PLL_DR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="2400000" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="NIOS_HEX_FILE_LOCATION" value="../" />
  <parameter name="DUAL_WRITE_CLOCK" value="false" />
  <parameter name="AC_ROM_MR1_MIRR" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="PLL_WRITE_CLK_MULT" value="2400000" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="1000000" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="NIOS_ROM_ADDRESS_WIDTH" value="13" />
  <parameter name="AFI_BANKADDR_WIDTH" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_HR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="9" />
  <parameter name="NUM_AC_FR_CYCLE_SHIFTS" value="1" />
  <parameter name="AFI_DM_WIDTH" value="16" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE" value="6668 ps" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR" value="40008 ps" />
  <parameter name="PLL_CONFIG_CLK_DIV" value="12000000" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED" value="0.0" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="REF_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="300.0" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="2" />
  <parameter name="REF_CLK_FREQ_STR" value="125.0 MHz" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_STR" value="150.0 MHz" />
  <parameter name="PLL_MEM_CLK_FREQ" value="300.0" />
  <parameter name="MEM_IF_DQ_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="400.0" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="2400000" />
  <parameter name="READ_FIFO_HALF_RATE" value="true" />
  <parameter name="ADDR_CMD_DDR" value="1" />
  <parameter name="GENERIC_PLL" value="true" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="25.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="3334 ps" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_CACHE" value="75.0" />
  <parameter name="MEM_TFAW_NS" value="50.0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="1000000" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ" value="300.0" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="REF_CLK_NS" value="8.0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="PLL_CONFIG_CLK_DIV_CACHE" value="12000000" />
  <parameter name="IO_OUT2_DELAY_MAX" value="0" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="AFI_CLK_EN_WIDTH" value="2" />
  <parameter name="USE_LDC_FOR_ADDR_CMD" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="6668 ps" />
  <parameter name="PLL_CLK_CACHE_VALID" value="true" />
  <parameter name="DELAYED_CLOCK_PHASE_SETTING" value="2" />
  <parameter name="PLL_MEM_CLK_MULT_CACHE" value="2400000" />
  <parameter name="USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="PLL_HR_CLK_MULT" value="0" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="AC_ROM_MR0" value="" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="50.0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_TRAS" value="22" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR" value="3334 ps" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_CACHE" value="25.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_CACHE" value="3334 ps" />
  <parameter name="MEM_TINIT_US" value="200" />
  <parameter name="ENABLE_NIOS_JTAG_UART" value="false" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="CALIBRATION_MODE" value="Skip" />
  <parameter name="AC_ROM_MR1_CALIB" value="01100011000000010000" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="PLL_MEM_CLK_DIV" value="1000000" />
  <parameter name="SPEED_GRADE" value="7" />
  <parameter name="AC_ROM_MR2" value="00000101000000100000" />
  <parameter name="AC_ROM_MR1" value="01100011000000010000" />
  <parameter name="PLL_NIOS_CLK_FREQ" value="50.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV" value="2000000" />
  <parameter name="AC_ROM_MR3" value="00000010000000110000" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS" value="2291" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_CACHE" value="2291" />
  <parameter name="MEM_TRCD_NS" value="18.0" />
  <parameter name="USE_HARD_READ_FIFO" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE" value="13336 ps" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_STR" value="" />
  <parameter name="AFI_ADDR_WIDTH" value="40" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="PHY_VERSION_NUMBER" value="150" />
  <parameter name="MEM_BANKADDR_WIDTH" value="2" />
  <parameter name="TIMING_BOARD_TIH_APPLIED" value="0.42" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="9" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="4" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_MULT_CACHE" value="2400000" />
  <parameter name="EXTRA_VFIFO_SHIFT" value="0" />
  <parameter name="MEM_CK_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS" value="0" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="MR3_DS" value="2" />
  <parameter name="PLL_AFI_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_TDS" value="270" />
  <parameter name="PLL_CLK_PARAM_VALID" value="true" />
  <parameter name="MEM_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_NIOS_CLK_DIV_CACHE" value="6000000" />
  <parameter name="CFG_TCCD" value="2" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE_CACHE" value="0.0" />
  <parameter name="MR2_RLWL" value="5" />
  <parameter name="TIMING_TDH" value="270" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="SCC_DATA_WIDTH" value="4" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ" value="75.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="PLL_DR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_WRITE_CLK_DIV_CACHE" value="1000000" />
  <parameter name="USE_DQS_TRACKING" value="true" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="TIMING_BOARD_TIS_APPLIED" value="0.51" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED" value="0.01" />
  <parameter name="PLL_AFI_PHY_CLK_MULT" value="2400000" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="40008 ps" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_T_WL" value="6" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="8" />
  <parameter name="TIMING_TQHS" value="280" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="MEM_TRP" value="6" />
  <parameter name="MEM_CLK_PS" value="3333.0" />
  <parameter name="IS_ES_DEVICE_CACHE" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ" value="150.0" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="MEM_TMRD_CK" value="5" />
  <parameter name="MEM_TRRD_NS" value="10.0" />
  <parameter name="IO_OUT1_DELAY_MAX" value="31" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT" value="2400000" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE" value="3334 ps" />
  <parameter name="DQS_IN_DELAY_MAX" value="31" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="300.0" />
  <parameter name="AC_PACKAGE_DESKEW" value="false" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_STR" value="" />
  <parameter name="PLL_HR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="SEQ_BURST_COUNT_WIDTH" value="1" />
  <parameter name="PLL_MEM_CLK_FREQ_STR" value="300.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_CACHE" value="150.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_CACHE" value="2000000" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PERFORM_READ_AFTER_WRITE_CALIBRATION" value="true" />
  <parameter name="TRFC" value="350" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_CACHE" value="3334 ps" />
  <parameter name="IO_STANDARD" value="1.2-V HSUL" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="TIMING_TDQSS" value="1.0" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="TIMING_TDQSQ" value="240" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="SPEED_GRADE_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_CACHE" value="150.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR" value="3334 ps" />
  <parameter name="PLL_P2C_READ_CLK_DIV_CACHE" value="0" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="TIMING_TDQSH" value="0.4" />
  <parameter name="USE_2X_FF" value="false" />
  <parameter name="PLL_DR_CLK_FREQ" value="0.0" />
  <parameter name="TB_MEM_IF_DQ_WIDTH" value="32" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ" value="0.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="NEGATIVE_WRITE_CK_PHASE" value="true" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="MEM_T_RL" value="10" />
  <parameter name="MEM_TWR" value="5" />
  <parameter name="USE_DR_CLK" value="false" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="PLL_CONFIG_CLK_FREQ_STR" value="25.0 MHz" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_CACHE" value="300.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_CACHE" value="2500" />
  <parameter name="AC_ROM_MR3_MIRR" value="" />
  <parameter name="ENABLE_EMIT_JTAG_MASTER" value="true" />
  <parameter name="MEM_IF_DQS_WIDTH" value="4" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="TIMING_TIH" value="290" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_STR" value="2500 ps" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="2400000" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="PLL_DR_CLK_MULT_CACHE" value="0" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT" value="true" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR" value="20004 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_STR" value="75.0 MHz" />
  <parameter name="ENABLE_CSR_SOFT_RESET_REQ" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="MAX_WRITE_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="CYCLONEV" />
  <parameter name="MAX10_RTL_SEQ" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM" value="2292" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="REF_CLK_FREQ_MAX_CACHE" value="500.0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_DIV" value="2000000" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="MEM_TFAW" value="16" />
  <parameter name="MEM_DQ_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_pll0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/alt_mem_if/altera_mem_if_pll/altera_mem_if_lpddr2_pll/altera_mem_if_lpddr2_pll_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS_mem_if_lpddr2_emif" as="pll0" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 138 starting:altera_mem_if_lpddr2_pll "submodules/D8M_QSYS_mem_if_lpddr2_emif_pll0"</message>
   <message level="Info" culprit="pll0"><![CDATA["<b>mem_if_lpddr2_emif</b>" instantiated <b>altera_mem_if_lpddr2_pll</b> "<b>pll0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_lpddr2_phy_core:15.0:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100011000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=1,ADDR_RATE_RATIO=2,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=40,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=2,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=16,AFI_DQ_WIDTH=128,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=8,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=8,AFI_WRITE_DQS_WIDTH=8,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=12,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=416,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=1.2-V HSUL,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=2,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=3.333,MEM_CLK_PS=3333.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=9,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=2,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=9,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=4,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_TCL=7,MEM_TDQSCK=2,MEM_TFAW=16,MEM_TFAW_NS=50.0,MEM_TINIT_CK=60001,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=22,MEM_TRAS_NS=70.0,MEM_TRC=27,MEM_TRCD=6,MEM_TRCD_NS=18.0,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=40,MEM_TRFC_NS=130.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=LPDDR2,MEM_T_RL=10,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=3,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=1,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=150,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=1000000,PLL_ADDR_CMD_CLK_FREQ=300.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=300.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=300.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3334 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_ADDR_CMD_CLK_FREQ_STR=300.0 MHz,PLL_ADDR_CMD_CLK_MULT=2400000,PLL_ADDR_CMD_CLK_MULT_CACHE=2400000,PLL_ADDR_CMD_CLK_MULT_PARAM=2400000,PLL_ADDR_CMD_CLK_PHASE_DEG=247.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=247.5,PLL_ADDR_CMD_CLK_PHASE_PS=2291,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2291,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=2291,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2292,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2292 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2292 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=2292 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2291 ps,PLL_AFI_CLK_DIV=2000000,PLL_AFI_CLK_DIV_CACHE=2000000,PLL_AFI_CLK_DIV_PARAM=2000000,PLL_AFI_CLK_FREQ=150.0,PLL_AFI_CLK_FREQ_CACHE=150.0,PLL_AFI_CLK_FREQ_PARAM=150.0,PLL_AFI_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_AFI_CLK_FREQ_STR=150.0 MHz,PLL_AFI_CLK_MULT=2400000,PLL_AFI_CLK_MULT_CACHE=2400000,PLL_AFI_CLK_MULT_PARAM=2400000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=4000000,PLL_AFI_HALF_CLK_DIV_CACHE=4000000,PLL_AFI_HALF_CLK_DIV_PARAM=4000000,PLL_AFI_HALF_CLK_FREQ=75.0,PLL_AFI_HALF_CLK_FREQ_CACHE=75.0,PLL_AFI_HALF_CLK_FREQ_PARAM=75.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=13336 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=13336 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=13336 ps,PLL_AFI_HALF_CLK_FREQ_STR=75.0 MHz,PLL_AFI_HALF_CLK_MULT=2400000,PLL_AFI_HALF_CLK_MULT_CACHE=2400000,PLL_AFI_HALF_CLK_MULT_PARAM=2400000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=2000000,PLL_AFI_PHY_CLK_DIV_CACHE=2000000,PLL_AFI_PHY_CLK_DIV_PARAM=2000000,PLL_AFI_PHY_CLK_FREQ=150.0,PLL_AFI_PHY_CLK_FREQ_CACHE=150.0,PLL_AFI_PHY_CLK_FREQ_PARAM=150.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_AFI_PHY_CLK_FREQ_STR=150.0 MHz,PLL_AFI_PHY_CLK_MULT=2400000,PLL_AFI_PHY_CLK_MULT_CACHE=2400000,PLL_AFI_PHY_CLK_MULT_PARAM=2400000,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=12000000,PLL_CONFIG_CLK_DIV_CACHE=12000000,PLL_CONFIG_CLK_DIV_PARAM=12000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40008 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40008 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40008 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=2400000,PLL_CONFIG_CLK_MULT_CACHE=2400000,PLL_CONFIG_CLK_MULT_PARAM=2400000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=300.0,PLL_MEM_CLK_FREQ_CACHE=300.0,PLL_MEM_CLK_FREQ_PARAM=300.0,PLL_MEM_CLK_FREQ_SIM_STR=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_MEM_CLK_FREQ_STR=300.0 MHz,PLL_MEM_CLK_MULT=2400000,PLL_MEM_CLK_MULT_CACHE=2400000,PLL_MEM_CLK_MULT_PARAM=2400000,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=6000000,PLL_NIOS_CLK_DIV_CACHE=6000000,PLL_NIOS_CLK_DIV_PARAM=6000000,PLL_NIOS_CLK_FREQ=50.0,PLL_NIOS_CLK_FREQ_CACHE=50.0,PLL_NIOS_CLK_FREQ_PARAM=50.0,PLL_NIOS_CLK_FREQ_SIM_STR=20004 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=20004 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=20004 ps,PLL_NIOS_CLK_FREQ_STR=50.0 MHz,PLL_NIOS_CLK_MULT=2400000,PLL_NIOS_CLK_MULT_CACHE=2400000,PLL_NIOS_CLK_MULT_PARAM=2400000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=300.0,PLL_WRITE_CLK_FREQ_CACHE=300.0,PLL_WRITE_CLK_FREQ_PARAM=300.0,PLL_WRITE_CLK_FREQ_SIM_STR=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_WRITE_CLK_FREQ_STR=300.0 MHz,PLL_WRITE_CLK_MULT=2400000,PLL_WRITE_CLK_MULT_CACHE=2400000,PLL_WRITE_CLK_MULT_PARAM=2400000,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2500,PLL_WRITE_CLK_PHASE_PS_CACHE=2500,PLL_WRITE_CLK_PHASE_PS_PARAM=2500,PLL_WRITE_CLK_PHASE_PS_SIM=2500,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=2500 ps,PLL_WRITE_CLK_PHASE_PS_STR=2500 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=4,QVLD_WR_ADDRESS_OFFSET=9,RATE=Half,RATE_CACHE=Unknown,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=true,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=125.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=125.0 MHz,REF_CLK_NS=8.0,REF_CLK_PS=8000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=4,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=7,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=300.0,TB_MEM_IF_DQ_WIDTH=32,TB_MEM_IF_READ_DQS_WIDTH=4,TB_PLL_DLL_MASTER=true,TB_RATE=HALF,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.33,TIMING_BOARD_MAX_DQS_DELAY=0.34,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.4,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.49,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.42,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.51,TIMING_TDH=270,TIMING_TDQSCK=5500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.4,TIMING_TDQSQ=240,TIMING_TDQSS=1.0,TIMING_TDS=270,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=290,TIMING_TIS=290,TIMING_TQHS=280,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=true,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=false"
   instancePathKey="D8M_QSYS:.:mem_if_lpddr2_emif:.:p0"
   kind="altera_mem_if_lpddr2_phy_core"
   version="15.0"
   name="D8M_QSYS_mem_if_lpddr2_emif_p0">
  <parameter name="MAKE_INTERNAL_NIOS_VISIBLE" value="false" />
  <parameter name="IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS" value="false" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="MAX_LATENCY_COUNT_WIDTH" value="5" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="10" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="2400000" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="450" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="MEM_LEVELING" value="false" />
  <parameter name="FLY_BY" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_DIV" value="4000000" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ" value="150.0" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="ENABLE_LARGE_RW_MGR_DI_BUFFER" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="2.5" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="500.0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="2000000" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="PLL_HR_CLK_FREQ" value="0.0" />
  <parameter name="AFI_DQ_WIDTH" value="128" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS" value="0" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="MEM_TINIT_CK" value="60001" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CALIB_LFIFO_OFFSET" value="8" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="IO_DQS_OUT_RESERVE" value="4" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="2400000" />
  <parameter name="PLL_NIOS_CLK_FREQ_STR" value="50.0 MHz" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="MEM_BL" value="8" />
  <parameter name="MEM_TRAS_NS" value="70.0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="150.0" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="IO_DQ_OUT_RESERVE" value="0" />
  <parameter name="IO_DM_OUT_RESERVE" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_FAKE_PHY_INTERNAL" value="false" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="DELAY_PER_OPA_TAP" value="416" />
  <parameter name="MEM_TRTP" value="3" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="TREFI" value="35100" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_CLK_DIV_CACHE" value="2000000" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_CACHE" value="4000000" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="DQS_DELAY_CHAIN_PHASE_SETTING" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="3334 ps" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.02" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG_SIM" value="247.5" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_CACHE" value="20004 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="2292 ps" />
  <parameter name="PLL_AFI_CLK_MULT_CACHE" value="2400000" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="PLL_DR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="4000000" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="PLL_HR_CLK_FREQ_STR" value="" />
  <parameter name="ENABLE_MAX_SIZE_SEQ_MEM" value="false" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="COMMAND_PHASE_CACHE" value="0.0" />
  <parameter name="AFI_CONTROL_WIDTH" value="4" />
  <parameter name="PLL_HR_CLK_DIV" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="REF_CLK_FREQ_MIN_CACHE" value="10.0" />
  <parameter name="PLL_DR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_CACHE" value="0" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="ENABLE_LDC_MEM_CK_ADJUSTMENT" value="false" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="IO_DQS_EN_DELAY_OFFSET" value="0" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="IO_DQS_EN_PHASE_MAX" value="7" />
  <parameter name="USER_DEBUG_LEVEL" value="1" />
  <parameter name="RDIMM" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_CONFIG_CLK_FREQ" value="25.0" />
  <parameter name="PLL_PHASE_COUNTER_WIDTH" value="4" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.0" />
  <parameter name="MEM_TRC" value="27" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="6668 ps" />
  <parameter name="MEM_CK_LDC_ADJUSTMENT_THRESHOLD" value="0" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="AFI_CS_WIDTH" value="2" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PLL_NIOS_CLK_MULT" value="2400000" />
  <parameter name="PLL_P2C_READ_CLK_DIV" value="0" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="MEM_CLK_NS" value="3.333" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG" value="0.0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_AFI_CLK_MULT" value="2400000" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="MR1_WC" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_STR" value="300.0 MHz" />
  <parameter name="NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_FREQ_STR" value="300.0 MHz" />
  <parameter name="RATE" value="Half" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Cyclone V" />
  <parameter name="MR1_WR" value="3" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG_SIM" value="270.0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="13336 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="NUM_WRITE_PATH_FLOP_STAGES" value="0" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="DELAY_PER_DQS_EN_DCHAIN_TAP" value="25" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="10" />
  <parameter name="PLL_DR_CLK_DIV" value="0" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="DELAY_PER_DCHAIN_TAP" value="25" />
  <parameter name="MEM_CLK_MAX_PS" value="2500.0" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="2400000" />
  <parameter name="HCX_COMPAT_MODE_CACHE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="4" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_CACHE" value="6668 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="PLL_AFI_CLK_FREQ_STR" value="150.0 MHz" />
  <parameter name="IO_DQDQS_OUT_PHASE_MAX" value="0" />
  <parameter name="MEM_TRRD" value="4" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_CACHE" value="2400000" />
  <parameter name="READ_VALID_FIFO_SIZE" value="16" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="DLL_MASTER" value="true" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="1000000" />
  <parameter name="AC_ROM_MR0_MIRR" value="" />
  <parameter name="MEM_TWTR" value="3" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE" value="Unknown" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT" value="0" />
  <parameter name="MEM_TRFC_NS" value="130.0" />
  <parameter name="TIMING_BOARD_TDH_APPLIED" value="0.4" />
  <parameter name="ADDR_RATE_RATIO" value="2" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE" value="40008 ps" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR" value="2500 ps" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="TIMING_BOARD_TDS_APPLIED" value="0.49" />
  <parameter name="AFI_ODT_WIDTH" value="0" />
  <parameter name="PLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="12000000" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ" value="0.0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="QVLD_WR_ADDRESS_OFFSET" value="9" />
  <parameter name="TB_MEM_IF_READ_DQS_WIDTH" value="4" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="TB_PLL_DLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_MULT" value="2400000" />
  <parameter name="MEM_IF_DM_WIDTH" value="4" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS" value="2500" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.01" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="AFI_WRANK_WIDTH" value="8" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM" value="2500" />
  <parameter name="PLL_MEM_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.0" />
  <parameter name="PLL_HR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS" value="0" />
  <parameter name="PHY_CLKBUF" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="2291" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="VFIFO_AS_SHIFT_REG" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="13" />
  <parameter name="MEM_TCL" value="7" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_CACHE" value="2400000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_TDQSCK" value="5500" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_FREQ_CACHE" value="300.0" />
  <parameter name="PLL_DR_CLK_MULT" value="0" />
  <parameter name="USE_USER_RDIMM_VALUE" value="false" />
  <parameter name="MEM_FORMAT" value="DISCRETE" />
  <parameter name="AFI_RATE_RATIO" value="2" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_MEM_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_CACHE" value="1000000" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="IO_DQS_IN_RESERVE" value="4" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="ENABLE_NIOS_OCI" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="4" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="RATE_CACHE" value="Unknown" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT" value="2400000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE" value="2292 ps" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_TRFC" value="40" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="2400000" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG" value="270.0" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG" value="0.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED" value="-0.01" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="TB_RATE" value="HALF" />
  <parameter name="REF_CLK_FREQ_CACHE_VALID" value="true" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_MULT_CACHE" value="2400000" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="300.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="" />
  <parameter name="MEM_TDQSCK" value="2" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="20004 ps" />
  <parameter name="EARLY_ADDR_CMD_CLK_TRANSFER" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR" value="13336 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR" value="3334 ps" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="10.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_MEM_CLK_MULT" value="2400000" />
  <parameter name="USE_MEM_CLK_FREQ_CACHE" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="2000000" />
  <parameter name="VCALIB_COUNT_WIDTH" value="2" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS" value="0" />
  <parameter name="OCT_TERM_CONTROL_WIDTH" value="16" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED" value="0.0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="PLL_WRITE_CLK_DIV" value="1000000" />
  <parameter name="AC_ROM_MR2_MIRR" value="" />
  <parameter name="CALIB_VFIFO_OFFSET" value="12" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="2400000" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="6000000" />
  <parameter name="MEM_DRV_STR" value="40" />
  <parameter name="MEM_TREFI" value="2341" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="3334 ps" />
  <parameter name="TB_MEM_CLK_FREQ" value="300.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="NUM_SUBGROUP_PER_READ_DQS" value="1" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.02" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="150.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="2500" />
  <parameter name="MEM_TRP_NS" value="18.0" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="7" />
  <parameter name="QVLD_EXTRA_FLOP_STAGES" value="4" />
  <parameter name="MEM_CLK_FREQ" value="300.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR" value="2292 ps" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="PLL_WRITE_CLK_FREQ" value="300.0" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="PLL_DR_CLK_FREQ_STR" value="" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_LDC_AS_LOW_SKEW_CLOCK" value="false" />
  <parameter name="NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_CACHE" value="50.0" />
  <parameter name="MEM_TYPE" value="LPDDR2" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="REF_CLK_PS" value="8000.0" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="DUPLICATE_PLL_FOR_PHY_CLK" value="true" />
  <parameter name="SEQUENCER_TYPE_CACHE" value="Unknown" />
  <parameter name="PLL_MEM_CLK_FREQ_CACHE" value="300.0" />
  <parameter name="CORE_PERIPHERY_DUAL_CLOCK" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.02" />
  <parameter name="DQS_PHASE_SHIFT" value="0" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG" value="false" />
  <parameter name="TIMING_TIS" value="290" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="-0.01" />
  <parameter name="MEM_TRCD" value="6" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="0.33" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="IO_IN_DELAY_MAX" value="31" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="PLL_NIOS_CLK_MULT_CACHE" value="2400000" />
  <parameter name="REGISTER_C2P" value="true" />
  <parameter name="FAST_SIM_CALIBRATION" value="false" />
  <parameter name="MEM_WTCL_INT" value="4" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="75.0" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="13" />
  <parameter name="DQS_EN_DELAY_MAX" value="31" />
  <parameter name="PLL_HR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENABLE_NIOS_PRINTF_OUTPUT" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_STR" value="2291 ps" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MR1_BL" value="3" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG" value="247.0" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="MR1_BT" value="0" />
  <parameter name="REF_CLK_FREQ" value="125.0" />
  <parameter name="AFI_RRANK_WIDTH" value="8" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV" value="6000000" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR" value="6668 ps" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_CACHE" value="2400000" />
  <parameter name="PLL_P2C_READ_CLK_MULT" value="0" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.34" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV" value="1000000" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="PLL_HR_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR" value="6668 ps" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="PLL_DR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="2400000" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="NIOS_HEX_FILE_LOCATION" value="../" />
  <parameter name="DUAL_WRITE_CLOCK" value="false" />
  <parameter name="AC_ROM_MR1_MIRR" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="PLL_WRITE_CLK_MULT" value="2400000" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="1000000" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="NIOS_ROM_ADDRESS_WIDTH" value="13" />
  <parameter name="AFI_BANKADDR_WIDTH" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_HR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="9" />
  <parameter name="NUM_AC_FR_CYCLE_SHIFTS" value="1" />
  <parameter name="AFI_DM_WIDTH" value="16" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE" value="6668 ps" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR" value="40008 ps" />
  <parameter name="PLL_CONFIG_CLK_DIV" value="12000000" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED" value="0.0" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="REF_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="300.0" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="2" />
  <parameter name="REF_CLK_FREQ_STR" value="125.0 MHz" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_STR" value="150.0 MHz" />
  <parameter name="PLL_MEM_CLK_FREQ" value="300.0" />
  <parameter name="MEM_IF_DQ_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="400.0" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="2400000" />
  <parameter name="READ_FIFO_HALF_RATE" value="true" />
  <parameter name="ADDR_CMD_DDR" value="1" />
  <parameter name="GENERIC_PLL" value="true" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="25.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="3334 ps" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_CACHE" value="75.0" />
  <parameter name="MEM_TFAW_NS" value="50.0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="1000000" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ" value="300.0" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="REF_CLK_NS" value="8.0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="PLL_CONFIG_CLK_DIV_CACHE" value="12000000" />
  <parameter name="IO_OUT2_DELAY_MAX" value="0" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="AFI_CLK_EN_WIDTH" value="2" />
  <parameter name="USE_LDC_FOR_ADDR_CMD" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="6668 ps" />
  <parameter name="PLL_CLK_CACHE_VALID" value="true" />
  <parameter name="DELAYED_CLOCK_PHASE_SETTING" value="2" />
  <parameter name="PLL_MEM_CLK_MULT_CACHE" value="2400000" />
  <parameter name="USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="PLL_HR_CLK_MULT" value="0" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="AC_ROM_MR0" value="" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="50.0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_TRAS" value="22" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR" value="3334 ps" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_CACHE" value="25.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_CACHE" value="3334 ps" />
  <parameter name="MEM_TINIT_US" value="200" />
  <parameter name="ENABLE_NIOS_JTAG_UART" value="false" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="CALIBRATION_MODE" value="Skip" />
  <parameter name="AC_ROM_MR1_CALIB" value="01100011000000010000" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="PLL_MEM_CLK_DIV" value="1000000" />
  <parameter name="SPEED_GRADE" value="7" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="AC_ROM_MR2" value="00000101000000100000" />
  <parameter name="AC_ROM_MR1" value="01100011000000010000" />
  <parameter name="PLL_NIOS_CLK_FREQ" value="50.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV" value="2000000" />
  <parameter name="AC_ROM_MR3" value="00000010000000110000" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS" value="2291" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_CACHE" value="2291" />
  <parameter name="MEM_TRCD_NS" value="18.0" />
  <parameter name="USE_HARD_READ_FIFO" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE" value="13336 ps" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_STR" value="" />
  <parameter name="AFI_ADDR_WIDTH" value="40" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="PHY_VERSION_NUMBER" value="150" />
  <parameter name="MEM_BANKADDR_WIDTH" value="2" />
  <parameter name="TIMING_BOARD_TIH_APPLIED" value="0.42" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="9" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="4" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_MULT_CACHE" value="2400000" />
  <parameter name="EXTRA_VFIFO_SHIFT" value="0" />
  <parameter name="MEM_CK_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS" value="0" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="MR3_DS" value="2" />
  <parameter name="PLL_AFI_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_TDS" value="270" />
  <parameter name="PLL_CLK_PARAM_VALID" value="true" />
  <parameter name="MEM_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_NIOS_CLK_DIV_CACHE" value="6000000" />
  <parameter name="CFG_TCCD" value="2" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE_CACHE" value="0.0" />
  <parameter name="MR2_RLWL" value="5" />
  <parameter name="TIMING_TDH" value="270" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="SCC_DATA_WIDTH" value="4" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ" value="75.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="PLL_DR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_WRITE_CLK_DIV_CACHE" value="1000000" />
  <parameter name="USE_DQS_TRACKING" value="true" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="TIMING_BOARD_TIS_APPLIED" value="0.51" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED" value="0.01" />
  <parameter name="PLL_AFI_PHY_CLK_MULT" value="2400000" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="40008 ps" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_T_WL" value="6" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="8" />
  <parameter name="TIMING_TQHS" value="280" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="MEM_TRP" value="6" />
  <parameter name="MEM_CLK_PS" value="3333.0" />
  <parameter name="IS_ES_DEVICE_CACHE" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ" value="150.0" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="MEM_TMRD_CK" value="5" />
  <parameter name="MEM_TRRD_NS" value="10.0" />
  <parameter name="IO_OUT1_DELAY_MAX" value="31" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT" value="2400000" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE" value="3334 ps" />
  <parameter name="DQS_IN_DELAY_MAX" value="31" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="300.0" />
  <parameter name="AC_PACKAGE_DESKEW" value="false" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_STR" value="" />
  <parameter name="PLL_HR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="SEQ_BURST_COUNT_WIDTH" value="1" />
  <parameter name="PLL_MEM_CLK_FREQ_STR" value="300.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_CACHE" value="150.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_CACHE" value="2000000" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PERFORM_READ_AFTER_WRITE_CALIBRATION" value="true" />
  <parameter name="TRFC" value="350" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_CACHE" value="3334 ps" />
  <parameter name="IO_STANDARD" value="1.2-V HSUL" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="TIMING_TDQSS" value="1.0" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="TIMING_TDQSQ" value="240" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="SPEED_GRADE_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_CACHE" value="150.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR" value="3334 ps" />
  <parameter name="PLL_P2C_READ_CLK_DIV_CACHE" value="0" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="TIMING_TDQSH" value="0.4" />
  <parameter name="USE_2X_FF" value="false" />
  <parameter name="PLL_DR_CLK_FREQ" value="0.0" />
  <parameter name="TB_MEM_IF_DQ_WIDTH" value="32" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ" value="0.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="NEGATIVE_WRITE_CK_PHASE" value="true" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="MEM_T_RL" value="10" />
  <parameter name="MEM_TWR" value="5" />
  <parameter name="USE_DR_CLK" value="false" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="PLL_CONFIG_CLK_FREQ_STR" value="25.0 MHz" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_CACHE" value="300.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_CACHE" value="2500" />
  <parameter name="AC_ROM_MR3_MIRR" value="" />
  <parameter name="ENABLE_EMIT_JTAG_MASTER" value="true" />
  <parameter name="MEM_IF_DQS_WIDTH" value="4" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="TIMING_TIH" value="290" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_STR" value="2500 ps" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="2400000" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="PLL_DR_CLK_MULT_CACHE" value="0" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT" value="true" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR" value="20004 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_STR" value="75.0 MHz" />
  <parameter name="ENABLE_CSR_SOFT_RESET_REQ" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="MAX_WRITE_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="CYCLONEV" />
  <parameter name="MAX10_RTL_SEQ" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM" value="2292" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="REF_CLK_FREQ_MAX_CACHE" value="500.0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_DIV" value="2000000" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="MEM_TFAW" value="16" />
  <parameter name="MEM_DQ_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_clock_pair_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_read_valid_selector.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_addr_cmd_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_reset.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_acv_ldc.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_memphy.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_reset_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_new_io_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_fr_cycle_shifter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_fr_cycle_extender.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_read_datapath.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_write_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_simple_ddio_out.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_phy_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_iss_probe.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_flop_mem.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_addr_cmd_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_altdqdqs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altdq_dqs2_acv_cyclonev_lpddr2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0.ppf"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_report_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_report_timing_core.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_pin_map.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_pin_assignments.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_p0_parameters.tcl"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_lpddr2_phy_core/altera_mem_if_lpddr2_phy_core_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS_mem_if_lpddr2_emif" as="p0" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 137 starting:altera_mem_if_lpddr2_phy_core "submodules/D8M_QSYS_mem_if_lpddr2_emif_p0"</message>
   <message level="Info" culprit="p0">Generating clock pair generator</message>
   <message level="Info" culprit="p0">Generating D8M_QSYS_mem_if_lpddr2_emif_p0_altdqdqs</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">Remember to run the D8M_QSYS_mem_if_lpddr2_emif_p0_pin_assignments.tcl</message>
   <message level="Info" culprit="p0">script after running Synthesis and before Fitting.</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0"><![CDATA["<b>mem_if_lpddr2_emif</b>" instantiated <b>altera_mem_if_lpddr2_phy_core</b> "<b>p0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_lpddr2_afi_mux:15.0:AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100011000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,ADDR_CMD_DDR=1,ADDR_RATE_RATIO=2,AFI_ADDR_WIDTH=40,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=2,AFI_DM_WIDTH=16,AFI_DQ_WIDTH=128,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=8,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=8,AFI_WRITE_DQS_WIDTH=8,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,CFG_TCCD=2,CFG_TCCD_NS=2.5,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,LRDIMM=false,LRDIMM_INT=0,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=2,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=9,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=2,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=9,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=4,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_TCL=7,MEM_TDQSCK=2,MEM_TFAW=16,MEM_TFAW_NS=50.0,MEM_TINIT_CK=60001,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=22,MEM_TRAS_NS=70.0,MEM_TRC=27,MEM_TRCD=6,MEM_TRCD_NS=18.0,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=40,MEM_TRFC_NS=130.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=LPDDR2,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=3,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,NEXTGEN=true,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,PRE_V_SERIES_FAMILY=false,RATE=Half,RDIMM=false,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=4,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V,TIMING_TDH=270,TIMING_TDQSCK=5500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.4,TIMING_TDQSQ=240,TIMING_TDQSS=1.0,TIMING_TDS=270,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=290,TIMING_TIS=290,TIMING_TQHS=280,TRK_PARALLEL_SCC_LOAD=true,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false"
   instancePathKey="D8M_QSYS:.:mem_if_lpddr2_emif:.:m0"
   kind="altera_mem_if_lpddr2_afi_mux"
   version="15.0"
   name="afi_mux_lpddr2">
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="10" />
  <parameter name="MEM_TYPE" value="LPDDR2" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="450" />
  <parameter name="MEM_LEVELING" value="false" />
  <parameter name="FLY_BY" value="true" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="2.5" />
  <parameter name="TIMING_TIS" value="290" />
  <parameter name="AFI_DQ_WIDTH" value="128" />
  <parameter name="MEM_TRCD" value="6" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="MEM_WTCL_INT" value="4" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="13" />
  <parameter name="MEM_TINIT_CK" value="60001" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="MR1_BL" value="3" />
  <parameter name="MEM_BL" value="8" />
  <parameter name="MEM_TRAS_NS" value="70.0" />
  <parameter name="MR1_BT" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="AFI_RRANK_WIDTH" value="8" />
  <parameter name="MEM_TRTP" value="3" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="AC_ROM_MR1_MIRR" value="" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="AFI_CONTROL_WIDTH" value="4" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="true" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="AFI_BANKADDR_WIDTH" value="0" />
  <parameter name="RDIMM" value="false" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="9" />
  <parameter name="AFI_DM_WIDTH" value="16" />
  <parameter name="MEM_TRC" value="27" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="AFI_CS_WIDTH" value="2" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="2" />
  <parameter name="MEM_IF_DQ_WIDTH" value="32" />
  <parameter name="MEM_CLK_FREQ_MAX" value="400.0" />
  <parameter name="ADDR_CMD_DDR" value="1" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="MR1_WC" value="0" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="RATE" value="Half" />
  <parameter name="MEM_TFAW_NS" value="50.0" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Cyclone V" />
  <parameter name="MR1_WR" value="3" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="AFI_CLK_EN_WIDTH" value="2" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="10" />
  <parameter name="MEM_CLK_MAX_PS" value="2500.0" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="AC_ROM_MR0" value="" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="4" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="MEM_TRAS" value="22" />
  <parameter name="MEM_TRRD" value="4" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="MEM_TINIT_US" value="200" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="AC_ROM_MR1_CALIB" value="01100011000000010000" />
  <parameter name="AC_ROM_MR0_MIRR" value="" />
  <parameter name="MEM_TWTR" value="3" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="SPEED_GRADE" value="7" />
  <parameter name="MEM_TRFC_NS" value="130.0" />
  <parameter name="ADDR_RATE_RATIO" value="2" />
  <parameter name="AC_ROM_MR2" value="00000101000000100000" />
  <parameter name="AC_ROM_MR1" value="01100011000000010000" />
  <parameter name="AC_ROM_MR3" value="00000010000000110000" />
  <parameter name="MEM_TRCD_NS" value="18.0" />
  <parameter name="AFI_ODT_WIDTH" value="0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="AFI_ADDR_WIDTH" value="40" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="MEM_BANKADDR_WIDTH" value="2" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="9" />
  <parameter name="MEM_IF_DM_WIDTH" value="4" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="4" />
  <parameter name="AFI_WRANK_WIDTH" value="8" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="MR3_DS" value="2" />
  <parameter name="TIMING_TDS" value="270" />
  <parameter name="CFG_TCCD" value="2" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="MR2_RLWL" value="5" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="TIMING_TDH" value="270" />
  <parameter name="SCC_DATA_WIDTH" value="4" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="13" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="USE_DQS_TRACKING" value="true" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="MEM_TCL" value="7" />
  <parameter name="TIMING_TDQSCK" value="5500" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="MEM_FORMAT" value="DISCRETE" />
  <parameter name="AFI_RATE_RATIO" value="2" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="8" />
  <parameter name="TIMING_TQHS" value="280" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="MEM_TRP" value="6" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="MEM_TMRD_CK" value="5" />
  <parameter name="MEM_TRRD_NS" value="10.0" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="4" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="MEM_TRFC" value="40" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="0" />
  <parameter name="TIMING_TDQSS" value="1.0" />
  <parameter name="TIMING_TDQSQ" value="240" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="" />
  <parameter name="MEM_TDQSCK" value="2" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="TIMING_TDQSH" value="0.4" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="MEM_TWR" value="5" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="AC_ROM_MR3_MIRR" value="" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="MEM_IF_DQS_WIDTH" value="4" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="TIMING_TIH" value="290" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="AC_ROM_MR2_MIRR" value="" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MEM_DRV_STR" value="40" />
  <parameter name="MEM_TREFI" value="2341" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="CYCLONEV" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="MEM_TRP_NS" value="18.0" />
  <parameter name="MEM_CLK_FREQ" value="300.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="MEM_TFAW" value="16" />
  <parameter name="MEM_DQ_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/afi_mux_lpddr2.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/alt_mem_if/altera_mem_if_afi_muxes/altera_mem_if_lpddr2_afi_mux/altera_mem_if_lpddr2_afi_mux_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS_mem_if_lpddr2_emif" as="m0" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 136 starting:altera_mem_if_lpddr2_afi_mux "submodules/afi_mux_lpddr2"</message>
   <message level="Info" culprit="m0"><![CDATA["<b>mem_if_lpddr2_emif</b>" instantiated <b>altera_mem_if_lpddr2_afi_mux</b> "<b>m0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_lpddr2_qseq:15.0:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100011000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=1,ADDR_RATE_RATIO=2,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=40,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=2,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=16,AFI_DQ_WIDTH=128,AFI_MAX_READ_LATENCY_COUNT_WIDTH=6,AFI_MAX_WRITE_LATENCY_COUNT_WIDTH=6,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=8,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=8,AFI_WRITE_DQS_WIDTH=8,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AVL_ADDR_WIDTH=13,AVL_DATA_WIDTH=32,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=12,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=416,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=false,ED_EXPORT_SEQ_DEBUG=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=1.2-V HSUL,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=2,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=3.333,MEM_CLK_PS=3333.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=9,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=2,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=9,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=4,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_TCL=7,MEM_TDQSCK=2,MEM_TFAW=16,MEM_TFAW_NS=50.0,MEM_TINIT_CK=60001,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=22,MEM_TRAS_NS=70.0,MEM_TRC=27,MEM_TRCD=6,MEM_TRCD_NS=18.0,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=40,MEM_TRFC_NS=130.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=LPDDR2,MEM_T_RL=10,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=3,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=1,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=0,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=150,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=1000000,PLL_ADDR_CMD_CLK_FREQ=300.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=300.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=300.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3334 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_ADDR_CMD_CLK_FREQ_STR=300.0 MHz,PLL_ADDR_CMD_CLK_MULT=2400000,PLL_ADDR_CMD_CLK_MULT_CACHE=2400000,PLL_ADDR_CMD_CLK_MULT_PARAM=2400000,PLL_ADDR_CMD_CLK_PHASE_DEG=247.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=247.5,PLL_ADDR_CMD_CLK_PHASE_PS=2291,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2291,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=2291,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2292,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2292 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2292 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=2292 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2291 ps,PLL_AFI_CLK_DIV=2000000,PLL_AFI_CLK_DIV_CACHE=2000000,PLL_AFI_CLK_DIV_PARAM=2000000,PLL_AFI_CLK_FREQ=150.0,PLL_AFI_CLK_FREQ_CACHE=150.0,PLL_AFI_CLK_FREQ_PARAM=150.0,PLL_AFI_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_AFI_CLK_FREQ_STR=150.0 MHz,PLL_AFI_CLK_MULT=2400000,PLL_AFI_CLK_MULT_CACHE=2400000,PLL_AFI_CLK_MULT_PARAM=2400000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=4000000,PLL_AFI_HALF_CLK_DIV_CACHE=4000000,PLL_AFI_HALF_CLK_DIV_PARAM=4000000,PLL_AFI_HALF_CLK_FREQ=75.0,PLL_AFI_HALF_CLK_FREQ_CACHE=75.0,PLL_AFI_HALF_CLK_FREQ_PARAM=75.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=13336 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=13336 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=13336 ps,PLL_AFI_HALF_CLK_FREQ_STR=75.0 MHz,PLL_AFI_HALF_CLK_MULT=2400000,PLL_AFI_HALF_CLK_MULT_CACHE=2400000,PLL_AFI_HALF_CLK_MULT_PARAM=2400000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=2000000,PLL_AFI_PHY_CLK_DIV_CACHE=2000000,PLL_AFI_PHY_CLK_DIV_PARAM=2000000,PLL_AFI_PHY_CLK_FREQ=150.0,PLL_AFI_PHY_CLK_FREQ_CACHE=150.0,PLL_AFI_PHY_CLK_FREQ_PARAM=150.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_AFI_PHY_CLK_FREQ_STR=150.0 MHz,PLL_AFI_PHY_CLK_MULT=2400000,PLL_AFI_PHY_CLK_MULT_CACHE=2400000,PLL_AFI_PHY_CLK_MULT_PARAM=2400000,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=12000000,PLL_CONFIG_CLK_DIV_CACHE=12000000,PLL_CONFIG_CLK_DIV_PARAM=12000000,PLL_CONFIG_CLK_FREQ=25.0,PLL_CONFIG_CLK_FREQ_CACHE=25.0,PLL_CONFIG_CLK_FREQ_PARAM=25.0,PLL_CONFIG_CLK_FREQ_SIM_STR=40008 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=40008 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=40008 ps,PLL_CONFIG_CLK_FREQ_STR=25.0 MHz,PLL_CONFIG_CLK_MULT=2400000,PLL_CONFIG_CLK_MULT_CACHE=2400000,PLL_CONFIG_CLK_MULT_PARAM=2400000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=300.0,PLL_MEM_CLK_FREQ_CACHE=300.0,PLL_MEM_CLK_FREQ_PARAM=300.0,PLL_MEM_CLK_FREQ_SIM_STR=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_MEM_CLK_FREQ_STR=300.0 MHz,PLL_MEM_CLK_MULT=2400000,PLL_MEM_CLK_MULT_CACHE=2400000,PLL_MEM_CLK_MULT_PARAM=2400000,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=6000000,PLL_NIOS_CLK_DIV_CACHE=6000000,PLL_NIOS_CLK_DIV_PARAM=6000000,PLL_NIOS_CLK_FREQ=50.0,PLL_NIOS_CLK_FREQ_CACHE=50.0,PLL_NIOS_CLK_FREQ_PARAM=50.0,PLL_NIOS_CLK_FREQ_SIM_STR=20004 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=20004 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=20004 ps,PLL_NIOS_CLK_FREQ_STR=50.0 MHz,PLL_NIOS_CLK_MULT=2400000,PLL_NIOS_CLK_MULT_CACHE=2400000,PLL_NIOS_CLK_MULT_PARAM=2400000,PLL_NIOS_CLK_PHASE_DEG=0.0,PLL_NIOS_CLK_PHASE_DEG_SIM=0.0,PLL_NIOS_CLK_PHASE_PS=0,PLL_NIOS_CLK_PHASE_PS_CACHE=0,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=0,PLL_NIOS_CLK_PHASE_PS_SIM_STR=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_NIOS_CLK_PHASE_PS_STR=0 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=300.0,PLL_WRITE_CLK_FREQ_CACHE=300.0,PLL_WRITE_CLK_FREQ_PARAM=300.0,PLL_WRITE_CLK_FREQ_SIM_STR=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_WRITE_CLK_FREQ_STR=300.0 MHz,PLL_WRITE_CLK_MULT=2400000,PLL_WRITE_CLK_MULT_CACHE=2400000,PLL_WRITE_CLK_MULT_PARAM=2400000,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2500,PLL_WRITE_CLK_PHASE_PS_CACHE=2500,PLL_WRITE_CLK_PHASE_PS_PARAM=2500,PLL_WRITE_CLK_PHASE_PS_SIM=2500,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=2500 ps,PLL_WRITE_CLK_PHASE_PS_STR=2500 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=4,QVLD_WR_ADDRESS_OFFSET=9,RATE=Half,RATE_CACHE=Unknown,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=true,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=125.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=125.0 MHz,REF_CLK_NS=8.0,REF_CLK_PS=8000.0,REGISTER_C2P=true,SCC_DATA_WIDTH=4,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=1,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=7,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=300.0,TB_MEM_IF_DQ_WIDTH=32,TB_MEM_IF_READ_DQS_WIDTH=4,TB_PLL_DLL_MASTER=true,TB_RATE=HALF,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.33,TIMING_BOARD_MAX_DQS_DELAY=0.34,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.4,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.49,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.42,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.51,TIMING_TDH=270,TIMING_TDQSCK=5500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.4,TIMING_TDQSQ=240,TIMING_TDQSS=1.0,TIMING_TDS=270,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=290,TIMING_TIS=290,TIMING_TQHS=280,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=true,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=false"
   instancePathKey="D8M_QSYS:.:mem_if_lpddr2_emif:.:s0"
   kind="altera_mem_if_lpddr2_qseq"
   version="15.0"
   name="D8M_QSYS_mem_if_lpddr2_emif_s0">
  <parameter name="MAKE_INTERNAL_NIOS_VISIBLE" value="false" />
  <parameter name="IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS" value="false" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="MAX_LATENCY_COUNT_WIDTH" value="5" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="10" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="2400000" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="450" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="MEM_LEVELING" value="false" />
  <parameter name="FLY_BY" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_DIV" value="4000000" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ" value="150.0" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="ENABLE_LARGE_RW_MGR_DI_BUFFER" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="2.5" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="500.0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="2000000" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="PLL_HR_CLK_FREQ" value="0.0" />
  <parameter name="AFI_DQ_WIDTH" value="128" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS" value="0" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="MEM_TINIT_CK" value="60001" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CALIB_LFIFO_OFFSET" value="8" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="IO_DQS_OUT_RESERVE" value="4" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="2400000" />
  <parameter name="PLL_NIOS_CLK_FREQ_STR" value="50.0 MHz" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="MEM_BL" value="8" />
  <parameter name="MEM_TRAS_NS" value="70.0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="150.0" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="IO_DQ_OUT_RESERVE" value="0" />
  <parameter name="IO_DM_OUT_RESERVE" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_FAKE_PHY_INTERNAL" value="false" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="DELAY_PER_OPA_TAP" value="416" />
  <parameter name="MEM_TRTP" value="3" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="TREFI" value="35100" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_CLK_DIV_CACHE" value="2000000" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_CACHE" value="4000000" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="DQS_DELAY_CHAIN_PHASE_SETTING" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="3334 ps" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.02" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG_SIM" value="247.5" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_CACHE" value="20004 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="2292 ps" />
  <parameter name="AVL_DATA_WIDTH" value="32" />
  <parameter name="PLL_AFI_CLK_MULT_CACHE" value="2400000" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="PLL_DR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="4000000" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="PLL_HR_CLK_FREQ_STR" value="" />
  <parameter name="ENABLE_MAX_SIZE_SEQ_MEM" value="false" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="COMMAND_PHASE_CACHE" value="0.0" />
  <parameter name="AFI_CONTROL_WIDTH" value="4" />
  <parameter name="PLL_HR_CLK_DIV" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="REF_CLK_FREQ_MIN_CACHE" value="10.0" />
  <parameter name="PLL_DR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_CACHE" value="0" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="ENABLE_LDC_MEM_CK_ADJUSTMENT" value="false" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="IO_DQS_EN_DELAY_OFFSET" value="0" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="IO_DQS_EN_PHASE_MAX" value="7" />
  <parameter name="USER_DEBUG_LEVEL" value="1" />
  <parameter name="RDIMM" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_CONFIG_CLK_FREQ" value="25.0" />
  <parameter name="PLL_PHASE_COUNTER_WIDTH" value="4" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.0" />
  <parameter name="MEM_TRC" value="27" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="6668 ps" />
  <parameter name="MEM_CK_LDC_ADJUSTMENT_THRESHOLD" value="0" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="AFI_CS_WIDTH" value="2" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="ADD_EXTERNAL_SEQ_DEBUG_NIOS" value="false" />
  <parameter name="PLL_NIOS_CLK_MULT" value="2400000" />
  <parameter name="PLL_P2C_READ_CLK_DIV" value="0" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="MEM_CLK_NS" value="3.333" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG" value="0.0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_AFI_CLK_MULT" value="2400000" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="MR1_WC" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_STR" value="300.0 MHz" />
  <parameter name="NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="AFI_MAX_WRITE_LATENCY_COUNT_WIDTH" value="6" />
  <parameter name="PLL_WRITE_CLK_FREQ_STR" value="300.0 MHz" />
  <parameter name="RATE" value="Half" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Cyclone V" />
  <parameter name="MR1_WR" value="3" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG_SIM" value="270.0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="13336 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="NUM_WRITE_PATH_FLOP_STAGES" value="0" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="DELAY_PER_DQS_EN_DCHAIN_TAP" value="25" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="10" />
  <parameter name="PLL_DR_CLK_DIV" value="0" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="DELAY_PER_DCHAIN_TAP" value="25" />
  <parameter name="MEM_CLK_MAX_PS" value="2500.0" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="2400000" />
  <parameter name="HCX_COMPAT_MODE_CACHE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="4" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_CACHE" value="6668 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="PLL_AFI_CLK_FREQ_STR" value="150.0 MHz" />
  <parameter name="IO_DQDQS_OUT_PHASE_MAX" value="0" />
  <parameter name="MEM_TRRD" value="4" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_CACHE" value="2400000" />
  <parameter name="READ_VALID_FIFO_SIZE" value="16" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="DLL_MASTER" value="true" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="1000000" />
  <parameter name="AC_ROM_MR0_MIRR" value="" />
  <parameter name="MEM_TWTR" value="3" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE" value="Unknown" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT" value="0" />
  <parameter name="ED_EXPORT_SEQ_DEBUG" value="false" />
  <parameter name="MEM_TRFC_NS" value="130.0" />
  <parameter name="TIMING_BOARD_TDH_APPLIED" value="0.4" />
  <parameter name="ADDR_RATE_RATIO" value="2" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE" value="40008 ps" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR" value="2500 ps" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="TIMING_BOARD_TDS_APPLIED" value="0.49" />
  <parameter name="AFI_ODT_WIDTH" value="0" />
  <parameter name="PLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="12000000" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ" value="0.0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="QVLD_WR_ADDRESS_OFFSET" value="9" />
  <parameter name="TB_MEM_IF_READ_DQS_WIDTH" value="4" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="TB_PLL_DLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_MULT" value="2400000" />
  <parameter name="MEM_IF_DM_WIDTH" value="4" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS" value="2500" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.01" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="AFI_WRANK_WIDTH" value="8" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM" value="2500" />
  <parameter name="PLL_MEM_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.0" />
  <parameter name="PLL_HR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS" value="0" />
  <parameter name="PHY_CLKBUF" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="2291" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="VFIFO_AS_SHIFT_REG" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="13" />
  <parameter name="MEM_TCL" value="7" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_CACHE" value="2400000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_TDQSCK" value="5500" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_FREQ_CACHE" value="300.0" />
  <parameter name="PLL_DR_CLK_MULT" value="0" />
  <parameter name="USE_USER_RDIMM_VALUE" value="false" />
  <parameter name="MEM_FORMAT" value="DISCRETE" />
  <parameter name="AFI_RATE_RATIO" value="2" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_MEM_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_CACHE" value="1000000" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="IO_DQS_IN_RESERVE" value="4" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="ENABLE_NIOS_OCI" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="4" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="RATE_CACHE" value="Unknown" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT" value="2400000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE" value="2292 ps" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_TRFC" value="40" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="2400000" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG" value="270.0" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG" value="0.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED" value="-0.01" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="TB_RATE" value="HALF" />
  <parameter name="REF_CLK_FREQ_CACHE_VALID" value="true" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_MULT_CACHE" value="2400000" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="300.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="" />
  <parameter name="MEM_TDQSCK" value="2" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="20004 ps" />
  <parameter name="EARLY_ADDR_CMD_CLK_TRANSFER" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR" value="13336 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR" value="3334 ps" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="10.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_MEM_CLK_MULT" value="2400000" />
  <parameter name="USE_MEM_CLK_FREQ_CACHE" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="2000000" />
  <parameter name="VCALIB_COUNT_WIDTH" value="2" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS" value="0" />
  <parameter name="OCT_TERM_CONTROL_WIDTH" value="16" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED" value="0.0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="PLL_WRITE_CLK_DIV" value="1000000" />
  <parameter name="AC_ROM_MR2_MIRR" value="" />
  <parameter name="CALIB_VFIFO_OFFSET" value="12" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="2400000" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="6000000" />
  <parameter name="MEM_DRV_STR" value="40" />
  <parameter name="MEM_TREFI" value="2341" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="3334 ps" />
  <parameter name="TB_MEM_CLK_FREQ" value="300.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="NUM_SUBGROUP_PER_READ_DQS" value="1" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.02" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="150.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="2500" />
  <parameter name="MEM_TRP_NS" value="18.0" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="7" />
  <parameter name="QVLD_EXTRA_FLOP_STAGES" value="4" />
  <parameter name="MEM_CLK_FREQ" value="300.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR" value="2292 ps" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="PLL_WRITE_CLK_FREQ" value="300.0" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="PLL_DR_CLK_FREQ_STR" value="" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_LDC_AS_LOW_SKEW_CLOCK" value="false" />
  <parameter name="NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_CACHE" value="50.0" />
  <parameter name="MEM_TYPE" value="LPDDR2" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="REF_CLK_PS" value="8000.0" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="DUPLICATE_PLL_FOR_PHY_CLK" value="true" />
  <parameter name="SEQUENCER_TYPE_CACHE" value="Unknown" />
  <parameter name="PLL_MEM_CLK_FREQ_CACHE" value="300.0" />
  <parameter name="CORE_PERIPHERY_DUAL_CLOCK" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.02" />
  <parameter name="DQS_PHASE_SHIFT" value="0" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG" value="false" />
  <parameter name="TIMING_TIS" value="290" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="-0.01" />
  <parameter name="MEM_TRCD" value="6" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="0.33" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="IO_IN_DELAY_MAX" value="31" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="PLL_NIOS_CLK_MULT_CACHE" value="2400000" />
  <parameter name="REGISTER_C2P" value="true" />
  <parameter name="FAST_SIM_CALIBRATION" value="false" />
  <parameter name="MEM_WTCL_INT" value="4" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="75.0" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="13" />
  <parameter name="DQS_EN_DELAY_MAX" value="31" />
  <parameter name="PLL_HR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENABLE_NIOS_PRINTF_OUTPUT" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_STR" value="2291 ps" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="AVL_ADDR_WIDTH" value="13" />
  <parameter name="MR1_BL" value="3" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <parameter name="CORE_DEBUG_CONNECTION" value="EXPORT" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG" value="247.0" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="MR1_BT" value="0" />
  <parameter name="REF_CLK_FREQ" value="125.0" />
  <parameter name="AFI_RRANK_WIDTH" value="8" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV" value="6000000" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR" value="6668 ps" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="AFI_MAX_READ_LATENCY_COUNT_WIDTH" value="6" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_CACHE" value="2400000" />
  <parameter name="PLL_P2C_READ_CLK_MULT" value="0" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.34" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV" value="1000000" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="PLL_HR_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR" value="6668 ps" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="PLL_DR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="2400000" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="NIOS_HEX_FILE_LOCATION" value="../" />
  <parameter name="DUAL_WRITE_CLOCK" value="false" />
  <parameter name="AC_ROM_MR1_MIRR" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="PLL_WRITE_CLK_MULT" value="2400000" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="1000000" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="NIOS_ROM_ADDRESS_WIDTH" value="13" />
  <parameter name="AFI_BANKADDR_WIDTH" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_HR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="9" />
  <parameter name="NUM_AC_FR_CYCLE_SHIFTS" value="1" />
  <parameter name="AFI_DM_WIDTH" value="16" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE" value="6668 ps" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR" value="40008 ps" />
  <parameter name="PLL_CONFIG_CLK_DIV" value="12000000" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED" value="0.0" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="REF_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="300.0" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="2" />
  <parameter name="REF_CLK_FREQ_STR" value="125.0 MHz" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_STR" value="150.0 MHz" />
  <parameter name="PLL_MEM_CLK_FREQ" value="300.0" />
  <parameter name="MEM_IF_DQ_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="400.0" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="2400000" />
  <parameter name="READ_FIFO_HALF_RATE" value="true" />
  <parameter name="ADDR_CMD_DDR" value="1" />
  <parameter name="GENERIC_PLL" value="true" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="25.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="3334 ps" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_CACHE" value="75.0" />
  <parameter name="MEM_TFAW_NS" value="50.0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="1000000" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ" value="300.0" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="REF_CLK_NS" value="8.0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="PLL_CONFIG_CLK_DIV_CACHE" value="12000000" />
  <parameter name="IO_OUT2_DELAY_MAX" value="0" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="AFI_CLK_EN_WIDTH" value="2" />
  <parameter name="USE_LDC_FOR_ADDR_CMD" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="6668 ps" />
  <parameter name="PLL_CLK_CACHE_VALID" value="true" />
  <parameter name="DELAYED_CLOCK_PHASE_SETTING" value="2" />
  <parameter name="PLL_MEM_CLK_MULT_CACHE" value="2400000" />
  <parameter name="USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE" value="false" />
  <parameter name="ENABLE_EXPORT_SEQ_DEBUG_BRIDGE" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="PLL_HR_CLK_MULT" value="0" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="AC_ROM_MR0" value="" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="50.0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_TRAS" value="22" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR" value="3334 ps" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_CACHE" value="25.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_CACHE" value="3334 ps" />
  <parameter name="MEM_TINIT_US" value="200" />
  <parameter name="ENABLE_NIOS_JTAG_UART" value="false" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="CALIBRATION_MODE" value="Skip" />
  <parameter name="AC_ROM_MR1_CALIB" value="01100011000000010000" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="PLL_MEM_CLK_DIV" value="1000000" />
  <parameter name="SPEED_GRADE" value="7" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="AC_ROM_MR2" value="00000101000000100000" />
  <parameter name="AC_ROM_MR1" value="01100011000000010000" />
  <parameter name="PLL_NIOS_CLK_FREQ" value="50.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV" value="2000000" />
  <parameter name="AC_ROM_MR3" value="00000010000000110000" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS" value="2291" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_CACHE" value="2291" />
  <parameter name="MEM_TRCD_NS" value="18.0" />
  <parameter name="USE_HARD_READ_FIFO" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE" value="13336 ps" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_STR" value="" />
  <parameter name="AFI_ADDR_WIDTH" value="40" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="PHY_VERSION_NUMBER" value="150" />
  <parameter name="MEM_BANKADDR_WIDTH" value="2" />
  <parameter name="TIMING_BOARD_TIH_APPLIED" value="0.42" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="9" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="4" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_MULT_CACHE" value="2400000" />
  <parameter name="EXTRA_VFIFO_SHIFT" value="0" />
  <parameter name="MEM_CK_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS" value="0" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="MR3_DS" value="2" />
  <parameter name="PLL_AFI_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_TDS" value="270" />
  <parameter name="PLL_CLK_PARAM_VALID" value="true" />
  <parameter name="MEM_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_NIOS_CLK_DIV_CACHE" value="6000000" />
  <parameter name="CFG_TCCD" value="2" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE_CACHE" value="0.0" />
  <parameter name="MR2_RLWL" value="5" />
  <parameter name="TIMING_TDH" value="270" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="SCC_DATA_WIDTH" value="4" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ" value="75.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="PLL_DR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_WRITE_CLK_DIV_CACHE" value="1000000" />
  <parameter name="USE_DQS_TRACKING" value="true" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="TIMING_BOARD_TIS_APPLIED" value="0.51" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED" value="0.01" />
  <parameter name="PLL_AFI_PHY_CLK_MULT" value="2400000" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="40008 ps" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_T_WL" value="6" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="8" />
  <parameter name="TIMING_TQHS" value="280" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="MEM_TRP" value="6" />
  <parameter name="MEM_CLK_PS" value="3333.0" />
  <parameter name="IS_ES_DEVICE_CACHE" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ" value="150.0" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="MEM_TMRD_CK" value="5" />
  <parameter name="MEM_TRRD_NS" value="10.0" />
  <parameter name="IO_OUT1_DELAY_MAX" value="31" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT" value="2400000" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE" value="3334 ps" />
  <parameter name="DQS_IN_DELAY_MAX" value="31" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="300.0" />
  <parameter name="AC_PACKAGE_DESKEW" value="false" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_STR" value="" />
  <parameter name="PLL_HR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="SEQ_BURST_COUNT_WIDTH" value="1" />
  <parameter name="PLL_MEM_CLK_FREQ_STR" value="300.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_CACHE" value="150.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_CACHE" value="2000000" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PERFORM_READ_AFTER_WRITE_CALIBRATION" value="true" />
  <parameter name="TRFC" value="350" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_CACHE" value="3334 ps" />
  <parameter name="IO_STANDARD" value="1.2-V HSUL" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="TIMING_TDQSS" value="1.0" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="TIMING_TDQSQ" value="240" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="SPEED_GRADE_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_CACHE" value="150.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR" value="3334 ps" />
  <parameter name="PLL_P2C_READ_CLK_DIV_CACHE" value="0" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="TIMING_TDQSH" value="0.4" />
  <parameter name="USE_2X_FF" value="false" />
  <parameter name="PLL_DR_CLK_FREQ" value="0.0" />
  <parameter name="TB_MEM_IF_DQ_WIDTH" value="32" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ" value="0.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="NEGATIVE_WRITE_CK_PHASE" value="true" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="MEM_T_RL" value="10" />
  <parameter name="MEM_TWR" value="5" />
  <parameter name="USE_DR_CLK" value="false" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="PLL_CONFIG_CLK_FREQ_STR" value="25.0 MHz" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_CACHE" value="300.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_CACHE" value="2500" />
  <parameter name="AC_ROM_MR3_MIRR" value="" />
  <parameter name="ENABLE_EMIT_JTAG_MASTER" value="true" />
  <parameter name="MEM_IF_DQS_WIDTH" value="4" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="TIMING_TIH" value="290" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_STR" value="2500 ps" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="2400000" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="PLL_DR_CLK_MULT_CACHE" value="0" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT" value="true" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR" value="20004 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_STR" value="75.0 MHz" />
  <parameter name="ENABLE_CSR_SOFT_RESET_REQ" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="MAX_WRITE_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="CYCLONEV" />
  <parameter name="MAX10_RTL_SEQ" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM" value="2292" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="ADD_EFFICIENCY_MONITOR" value="false" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="REF_CLK_FREQ_MAX_CACHE" value="500.0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_DIV" value="2000000" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="MEM_TFAW" value="16" />
  <parameter name="MEM_DQ_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_software/sequencer.c"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_software/sequencer.h"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_software/sequencer_defines.h"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_make_qsys_seq.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_mem_if_sequencer_rst.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_demux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_cmd_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_router_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_router_009.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_mm_interconnect_0_rsp_mux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_ac_ROM_reg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_bitcheck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_datamux.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_data_broadcast.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_data_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_di_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_di_buffer_wrap.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_dm_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_generic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_inst_ROM_reg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_jumplogic.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_lfsr12.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_lfsr36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_lfsr72.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_lpddr2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_pattern_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_ram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_ram_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_read_datapath.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/rw_manager_write_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/sequencer_data_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/sequencer_phy_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/sequencer_reg_file.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/sequencer_scc_acv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/sequencer_scc_acv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/sequencer_scc_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/sequencer_scc_reg_file.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/sequencer_scc_siii_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/sequencer_scc_sv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/sequencer_scc_sv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/sequencer_trk_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_AC_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_inst_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_s0_sequencer_mem.hex"
       type="HEX"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/alt_mem_if/altera_mem_if_qseq/altera_mem_if_lpddr2_qseq/altera_mem_if_lpddr2_qseq_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS_mem_if_lpddr2_emif" as="s0" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 135 starting:altera_mem_if_lpddr2_qseq "submodules/D8M_QSYS_mem_if_lpddr2_emif_s0"</message>
   <message level="Info" culprit="s0">Generating Qsys sequencer system</message>
   <message level="Info" culprit="s0">QSYS sequencer system generated successfully</message>
   <message level="Info" culprit="s0"><![CDATA["<b>mem_if_lpddr2_emif</b>" instantiated <b>altera_mem_if_lpddr2_qseq</b> "<b>s0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_jtag_avalon_master:15.0:AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H6,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:100.99.98.97:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:15.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:15.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:15.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:15.0:AUTO_DEVICE_FAMILY=Cyclone V,EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:15.0:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:15.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)"
   instancePathKey="D8M_QSYS:.:mem_if_lpddr2_emif:.:dmaster"
   kind="altera_jtag_avalon_master"
   version="15.0"
   name="D8M_QSYS_mem_if_lpddr2_emif_dmaster">
  <parameter name="FAST_VER" value="0" />
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H6" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_dmaster.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_dmaster_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_dmaster_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_dmaster_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets.v" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes.v" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master.v" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="D8M_QSYS_mem_if_lpddr2_emif" as="dmaster" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 134 starting:altera_jtag_avalon_master "submodules/D8M_QSYS_mem_if_lpddr2_emif_dmaster"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>timing_adapter</b> "<b>submodules/D8M_QSYS_mem_if_lpddr2_emif_dmaster_timing_adt</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>channel_adapter</b> "<b>submodules/D8M_QSYS_mem_if_lpddr2_emif_dmaster_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>channel_adapter</b> "<b>submodules/D8M_QSYS_mem_if_lpddr2_emif_dmaster_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="dmaster"><![CDATA["<b>mem_if_lpddr2_emif</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>dmaster</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 14 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>dmaster</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 13 starting:timing_adapter "submodules/D8M_QSYS_mem_if_lpddr2_emif_dmaster_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>dmaster</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 123 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 11 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 10 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 9 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 8 starting:channel_adapter "submodules/D8M_QSYS_mem_if_lpddr2_emif_dmaster_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>dmaster</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 7 starting:channel_adapter "submodules/D8M_QSYS_mem_if_lpddr2_emif_dmaster_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>dmaster</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 354 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>D8M_QSYS</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_nextgen_lpddr2_controller:15.0:AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100011000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,ADDR_CMD_DDR=1,ADDR_ORDER=0,ADDR_RATE_RATIO=2,AFI_ADDR_WIDTH=40,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=2,AFI_DM_WIDTH=16,AFI_DQ_WIDTH=128,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=8,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=8,AFI_WRITE_DQS_WIDTH=8,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_SPEEDGRADE=7_H6,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=22,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=16,AVL_DATA_WIDTH=128,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=32,AVL_NUM_SYMBOLS=16,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=6,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=32,CFG_MEM_CLK_ENTRY_CYCLES=20,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=67,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TCCD_NS=2.5,CFG_TYPE=4,CFG_WRITE_ODT_CHIP=0,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Write-only,Read-only,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=false,CTL_OUTPUT_REGD=true,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=4,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=16,MAX_PENDING_WR_CMD=8,MEM_ADD_LAT=0,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=2,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=9,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=2,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=9,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=4,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_TCL=7,MEM_TDQSCK=2,MEM_TFAW=16,MEM_TFAW_NS=50.0,MEM_TINIT_CK=60001,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=22,MEM_TRAS_NS=70.0,MEM_TRC=27,MEM_TRCD=6,MEM_TRCD_NS=18.0,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=40,MEM_TRFC_NS=130.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=LPDDR2,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=3,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,RATE=Half,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=4,SOPC_COMPAT_RESET=false,SPEED_GRADE=7,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Cyclone V,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=270,TIMING_TDQSCK=5500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.4,TIMING_TDQSQ=240,TIMING_TDQSS=1.0,TIMING_TDS=270,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=290,TIMING_TIS=290,TIMING_TQHS=280,TRK_PARALLEL_SCC_LOAD=true,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6(altera_mem_if_nextgen_lpddr2_controller_core:15.0:AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100011000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,ADDR_CMD_DDR=1,ADDR_ORDER=0,ADDR_RATE_RATIO=2,AFI_ADDR_WIDTH=40,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=2,AFI_DM_WIDTH=16,AFI_DQ_WIDTH=128,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=8,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=8,AFI_WRITE_DQS_WIDTH=8,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=22,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=16,AVL_DATA_WIDTH=128,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=32,AVL_NUM_SYMBOLS=16,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=6,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=32,CFG_MEM_CLK_ENTRY_CYCLES=20,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=67,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TCCD_NS=2.5,CFG_TYPE=4,CFG_WRITE_ODT_CHIP=0,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Write-only,Read-only,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=false,CTL_OUTPUT_REGD=true,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=4,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=16,MAX_PENDING_WR_CMD=8,MEM_ADD_LAT=0,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=2,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=9,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=2,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=9,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=4,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_TCL=7,MEM_TDQSCK=2,MEM_TFAW=16,MEM_TFAW_NS=50.0,MEM_TINIT_CK=60001,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=22,MEM_TRAS_NS=70.0,MEM_TRC=27,MEM_TRCD=6,MEM_TRCD_NS=18.0,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=40,MEM_TRFC_NS=130.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=LPDDR2,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=3,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,RATE=Half,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SOPC_COMPAT_RESET=false,SPEED_GRADE=7,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Cyclone V,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=270,TIMING_TDQSCK=5500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.4,TIMING_TDQSQ=240,TIMING_TDQSS=1.0,TIMING_TDS=270,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=290,TIMING_TIS=290,TIMING_TQHS=280,TRK_PARALLEL_SCC_LOAD=true,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(alt_mem_ddrx_mm_st_converter:15.0:AVL_ADDR_WIDTH=22,AVL_BYTE_ENABLE=true,AVL_DATA_WIDTH=128,AVL_NUM_SYMBOLS=16,AVL_SIZE_WIDTH=6,AVL_SYMBOL_WIDTH=8,CFG_DWIDTH_RATIO=4,CTL_AUTOPCH_EN=false,CTL_ECC_ENABLED=false,ENABLE_CTRL_AVALON_INTERFACE=true,LOCAL_ID_WIDTH=8,MAX_PENDING_READ_TRANSACTION=32,MULTICAST_EN=false)(clock:15.0:)(clock:15.0:)(reset:15.0:)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:15.0:)(clock:15.0:)(reset:15.0:)(reset:15.0:)"
   instancePathKey="D8M_QSYS:.:mem_if_lpddr2_emif:.:c0"
   kind="altera_mem_if_nextgen_lpddr2_controller"
   version="15.0"
   name="D8M_QSYS_mem_if_lpddr2_emif_c0">
  <parameter name="VECT_ATTR_COUNTER_ZERO_MATCH" value="0" />
  <parameter name="ENUM_GANGED_ARF" value="DISABLED" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="10" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="450" />
  <parameter name="CFG_DATA_REORDERING_TYPE" value="INTER_BANK" />
  <parameter name="MEM_LEVELING" value="false" />
  <parameter name="CV_ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_TRRD" value="TRRD_4" />
  <parameter name="CV_ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_ATTR_COUNTER_ZERO_RESET" value="DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="MEM_ADD_LAT" value="0" />
  <parameter name="CV_ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR" value="0" />
  <parameter name="CV_ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT" value="0" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="WEIGHT_PORT" value="0,0,0,0,0,0" />
  <parameter name="ENUM_PORT4_WIDTH" value="PORT_64_BIT" />
  <parameter name="INTG_MEM_IF_TRFC" value="34" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="AFI_DQ_WIDTH" value="128" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="ENUM_CPORT5_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="ENUM_CPORT2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="VECT_ATTR_COUNTER_ZERO_MASK" value="0" />
  <parameter name="ALLOCATED_WFIFO_PORT" value="0,None,None,None,None,None" />
  <parameter name="MEM_TRAS_NS" value="70.0" />
  <parameter name="INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_ENUM_CPORT2_WFIFO_MAP" value="FIFO_0" />
  <parameter name="INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENABLE_BONDING" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_BC" value="0" />
  <parameter name="CV_ENUM_PORT1_WIDTH" value="PORT_64_BIT" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP" value="0" />
  <parameter name="ENUM_CPORT1_RFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_ENABLE_INTR" value="DISABLED" />
  <parameter name="INTG_MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="AVL_DATA_WIDTH" value="128" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="CTL_DYNAMIC_BANK_NUM" value="4" />
  <parameter name="ENUM_MEM_IF_ROWADDR_WIDTH" value="ADDR_WIDTH_16" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="CV_PORT_1_CONNECT_TO_AV_PORT" value="1" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="true" />
  <parameter name="CV_ENUM_CPORT1_TYPE" value="DISABLE" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="CV_MSB_WFIFO_PORT_5" value="5" />
  <parameter name="CFG_READ_ODT_CHIP" value="0" />
  <parameter name="CV_MSB_WFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_3" value="5" />
  <parameter name="RDIMM" value="false" />
  <parameter name="ENUM_MEM_IF_COLADDR_WIDTH" value="ADDR_WIDTH_12" />
  <parameter name="ENABLE_USER_ECC" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_PERIOD" value="0" />
  <parameter name="MEM_TRC" value="27" />
  <parameter name="AVL_ADDR_WIDTH_PORT_2" value="0" />
  <parameter name="ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_1" value="0" />
  <parameter name="ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_2" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_0" value="0" />
  <parameter name="ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="AFI_CS_WIDTH" value="2" />
  <parameter name="AVL_ADDR_WIDTH_PORT_5" value="0" />
  <parameter name="ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="AVL_ADDR_WIDTH_PORT_4" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_1" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_3" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_0" value="USE_NO" />
  <parameter name="CV_MSB_WFIFO_PORT_2" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_1" value="5" />
  <parameter name="ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_WFIFO_PORT_0" value="5" />
  <parameter name="TG_TEMP_PORT_5" value="0" />
  <parameter name="TG_TEMP_PORT_3" value="0" />
  <parameter name="TG_TEMP_PORT_4" value="0" />
  <parameter name="TG_TEMP_PORT_1" value="0" />
  <parameter name="TG_TEMP_PORT_2" value="0" />
  <parameter name="TG_TEMP_PORT_0" value="0" />
  <parameter name="ENUM_MEM_IF_BURSTLENGTH" value="MEM_IF_BURSTLENGTH_8" />
  <parameter name="CFG_ENABLE_NO_DM" value="0" />
  <parameter name="INTG_MEM_CLK_ENTRY_CYCLES" value="10" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="CTL_ECC_MULTIPLES_16_24_40_72" value="1" />
  <parameter name="CV_ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_MEM_IF_TCWL" value="TCWL_5" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE" value="false" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Cyclone V" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID" value="0" />
  <parameter name="ENUM_MEM_IF_TRTP" value="TRTP_4" />
  <parameter name="INTG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="10" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_VALID" value="0" />
  <parameter name="CV_ENUM_WR_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="CV_ENUM_WR_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="CTL_CSR_READ_ONLY" value="1" />
  <parameter name="ENUM_MASK_DBE_INTR" value="DISABLED" />
  <parameter name="CV_ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="AC_ROM_MR0_MIRR" value="" />
  <parameter name="MEM_TWTR" value="3" />
  <parameter name="ENUM_ENABLE_BURST_INTERRUPT" value="DISABLED" />
  <parameter name="CV_ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="WEIGHT_PORT_2" value="0" />
  <parameter name="WEIGHT_PORT_1" value="0" />
  <parameter name="WEIGHT_PORT_0" value="0" />
  <parameter name="WEIGHT_PORT_5" value="0" />
  <parameter name="WEIGHT_PORT_4" value="0" />
  <parameter name="WEIGHT_PORT_3" value="0" />
  <parameter name="ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="MEM_TRFC_NS" value="130.0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="ENUM_MEM_IF_TFAW" value="TFAW_16" />
  <parameter name="AFI_ODT_WIDTH" value="0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="ENUM_WFIFO0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="AVL_SYMBOL_WIDTH" value="8" />
  <parameter name="MEM_IF_DM_WIDTH" value="4" />
  <parameter name="LOCAL_CS_WIDTH" value="0" />
  <parameter name="CTL_ECC_ENABLED" value="false" />
  <parameter name="AUTO_POWERDN_EN" value="false" />
  <parameter name="ENUM_WFIFO3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="MAX_PENDING_WR_CMD" value="8" />
  <parameter name="ENUM_ATTR_COUNTER_ONE_RESET" value="DISABLED" />
  <parameter name="ENUM_WRITE_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="ENUM_MEM_IF_CS_PER_RANK" value="MEM_IF_CS_PER_RANK_1" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_TCL" value="7" />
  <parameter name="ENUM_LOCAL_IF_CS_WIDTH" value="ADDR_WIDTH_2" />
  <parameter name="TIMING_TDQSCK" value="5500" />
  <parameter name="CTL_USR_REFRESH_EN" value="false" />
  <parameter name="ENUM_WR_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_WR_FIFO_IN_USE_2" value="FALSE" />
  <parameter name="CFG_PORT_WIDTH_READ_ODT_CHIP" value="1" />
  <parameter name="ENUM_WR_FIFO_IN_USE_1" value="FALSE" />
  <parameter name="ENUM_WR_FIFO_IN_USE_0" value="FALSE" />
  <parameter name="ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AFI_RATE_RATIO" value="2" />
  <parameter name="ENUM_THLD_JAR2_3" value="THRESHOLD_16" />
  <parameter name="ENUM_THLD_JAR2_4" value="THRESHOLD_16" />
  <parameter name="ENUM_THLD_JAR2_5" value="THRESHOLD_16" />
  <parameter name="AV_PORT_0_CONNECT_TO_CV_PORT" value="0" />
  <parameter name="ENUM_CTL_ECC_RMW_ENABLED" value="CTL_ECC_RMW_DISABLED" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="AVL_NUM_SYMBOLS" value="16" />
  <parameter name="CTL_OUTPUT_REGD" value="true" />
  <parameter name="CV_PORT_0_CONNECT_TO_AV_PORT" value="0" />
  <parameter name="CTL_CSR_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_PCH" value="0" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="AVL_PORT" value="" />
  <parameter name="ALLOCATED_RFIFO_PORT" value="0,None,None,None,None,None" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="0" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="" />
  <parameter name="MEM_TDQSCK" value="2" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP" value="0" />
  <parameter name="CV_ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="CTL_ECC_CSR_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP" value="0" />
  <parameter name="MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="CV_ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="AVL_DATA_WIDTH_PORT" value="32,32,32,32,32,32" />
  <parameter name="CTL_ECC_MULTIPLES_40_72" value="1" />
  <parameter name="MSB_RFIFO_PORT_2" value="5" />
  <parameter name="MSB_RFIFO_PORT_3" value="5" />
  <parameter name="MSB_RFIFO_PORT_4" value="5" />
  <parameter name="MSB_RFIFO_PORT_5" value="5" />
  <parameter name="CV_ENUM_PORT5_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_DRV_STR" value="40" />
  <parameter name="MEM_TREFI" value="2341" />
  <parameter name="MSB_RFIFO_PORT_0" value="5" />
  <parameter name="MEM_TRP_NS" value="18.0" />
  <parameter name="MSB_RFIFO_PORT_1" value="5" />
  <parameter name="CTL_HRB_ENABLED" value="false" />
  <parameter name="ENUM_MMR_CFG_MEM_BL" value="MP_BL_8" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_1" value="USE_NO" />
  <parameter name="STARVE_LIMIT" value="10" />
  <parameter name="CV_ENUM_WR_PORT_INFO_2" value="USE_NO" />
  <parameter name="CV_ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="CFG_PORT_WIDTH_WRITE_ODT_CHIP" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="CV_ENUM_WR_PORT_INFO_0" value="USE_NO" />
  <parameter name="CTL_USR_REFRESH" value="0" />
  <parameter name="AV_PORT_2_CONNECT_TO_CV_PORT" value="2" />
  <parameter name="CV_ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL" value="0" />
  <parameter name="MEM_TRCD" value="6" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="MAX_PENDING_RD_CMD" value="16" />
  <parameter name="MEM_WTCL_INT" value="4" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="13" />
  <parameter name="ENUM_CPORT1_TYPE" value="DISABLE" />
  <parameter name="MR1_BL" value="3" />
  <parameter name="MR1_BT" value="0" />
  <parameter name="AV_PORT_5_CONNECT_TO_CV_PORT" value="5" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="CFG_WRITE_ODT_CHIP" value="0" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_5" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_3" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_4" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_1" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_2" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_0" value="2" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MATCH" value="0" />
  <parameter name="ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_5" value="2" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_1" value="2" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_2" value="2" />
  <parameter name="AC_ROM_MR1_MIRR" value="" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_3" value="2" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_4" value="2" />
  <parameter name="CFG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_0" value="2" />
  <parameter name="CV_PORT_2_CONNECT_TO_AV_PORT" value="2" />
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="AUTO_PD_CYCLES" value="0" />
  <parameter name="ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_PERIOD" value="0" />
  <parameter name="AFI_BANKADDR_WIDTH" value="0" />
  <parameter name="CV_ENUM_CPORT0_TYPE" value="DISABLE" />
  <parameter name="ENUM_THLD_JAR2_0" value="THRESHOLD_16" />
  <parameter name="CTL_DEEP_POWERDN_EN" value="false" />
  <parameter name="CTL_TBP_NUM" value="4" />
  <parameter name="ENUM_THLD_JAR2_1" value="THRESHOLD_16" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="9" />
  <parameter name="ENUM_THLD_JAR2_2" value="THRESHOLD_16" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE_INT" value="false" />
  <parameter name="CFG_ECC_DECODER_REG" value="0" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT_INT" value="false" />
  <parameter name="MEM_CLK_FREQ_MAX" value="400.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="" />
  <parameter name="CTL_DYNAMIC_BANK_ALLOCATION" value="false" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="USE_MM_ADAPTOR" value="true" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_ROM_MR0" value="" />
  <parameter name="MEM_TRAS" value="22" />
  <parameter name="ENUM_ECC_DQ_WIDTH" value="ECC_DQ_WIDTH_0" />
  <parameter name="CTL_ECC_AUTO_CORRECTION_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP" value="0" />
  <parameter name="MEM_TINIT_US" value="200" />
  <parameter name="CTL_SELF_REFRESH" value="0" />
  <parameter name="ENUM_MEM_IF_TWTR" value="TWTR_4" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="ENUM_USER_ECC_EN" value="DISABLE" />
  <parameter name="AC_ROM_MR2" value="00000101000000100000" />
  <parameter name="AC_ROM_MR1" value="01100011000000010000" />
  <parameter name="AC_ROM_MR3" value="00000010000000110000" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_PCH" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_TO_VALID" value="0" />
  <parameter name="ENUM_CFG_BURST_LENGTH" value="BL_8" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="CV_ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="MEM_BANKADDR_WIDTH" value="2" />
  <parameter name="CV_ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="4" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="CFG_TYPE" value="4" />
  <parameter name="ENUM_CLR_INTR" value="NO_CLR_INTR" />
  <parameter name="ENUM_CPORT3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="MR3_DS" value="2" />
  <parameter name="MR2_RLWL" value="5" />
  <parameter name="CV_ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="TIMING_TQHS" value="280" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="AV_PORT_1_CONNECT_TO_CV_PORT" value="1" />
  <parameter name="CV_PORT_5_CONNECT_TO_AV_PORT" value="5" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="MEM_TMRD_CK" value="5" />
  <parameter name="CFG_INTERFACE_WIDTH" value="32" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="CV_ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_MASK_CORR_DROPPED_INTR" value="DISABLED" />
  <parameter name="ENUM_ATTR_STATIC_CONFIG_VALID" value="DISABLED" />
  <parameter name="CTL_ENABLE_WDATA_PATH_LATENCY" value="false" />
  <parameter name="ENUM_CLOCK_OFF_2" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_1" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_0" value="DISABLED" />
  <parameter name="CFG_BURST_LENGTH" value="8" />
  <parameter name="ENUM_CLOCK_OFF_5" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_4" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_3" value="DISABLED" />
  <parameter name="PRIORITY_PORT" value="1,1,1,1,1,1" />
  <parameter name="CV_ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="CFG_MEM_CLK_ENTRY_CYCLES" value="20" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="WRBUFFER_ADDR_WIDTH" value="6" />
  <parameter name="ENUM_CFG_INTERFACE_WIDTH" value="DWIDTH_32" />
  <parameter name="ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="CV_ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="CV_ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="CV_ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="CV_CPORT_TYPE_PORT_2" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_3" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_0" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_1" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_4" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_5" value="0" />
  <parameter name="ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_MEMTYPE" value="DDR3_SDRAM" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="CTL_AUTOPCH_EN" value="false" />
  <parameter name="ENUM_PDN_EXIT_CYCLES" value="SLOW_EXIT" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_TO_VALID" value="0" />
  <parameter name="MEM_DQ_WIDTH" value="32" />
  <parameter name="ENUM_CFG_SELF_RFSH_EXIT_CYCLES" value="" />
  <parameter name="ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="FLY_BY" value="true" />
  <parameter name="ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_0" value="5" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="LSB_RFIFO_PORT_5" value="5" />
  <parameter name="LSB_RFIFO_PORT_3" value="5" />
  <parameter name="LSB_RFIFO_PORT_4" value="5" />
  <parameter name="LSB_RFIFO_PORT_1" value="5" />
  <parameter name="CV_ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_2" value="5" />
  <parameter name="MEM_CLK_MAX_NS" value="2.5" />
  <parameter name="DWIDTH_RATIO" value="4" />
  <parameter name="INTG_MEM_IF_TREFI" value="3120" />
  <parameter name="CFG_CLR_INTR" value="0" />
  <parameter name="ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_ENABLE_NO_DM" value="DISABLED" />
  <parameter name="ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="MEM_TINIT_CK" value="60001" />
  <parameter name="ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="MEM_BL" value="8" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="ENUM_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="ENUM_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="ENUM_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CONTROLLER_LATENCY" value="5" />
  <parameter name="MEM_TRTP" value="3" />
  <parameter name="ENUM_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENUM_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="CV_ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_REGDIMM_ENABLED" value="REGDIMM_DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="ENABLE_BURST_MERGE" value="false" />
  <parameter name="CV_ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="ENUM_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="CV_ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT2_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="CV_ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="ENUM_ENABLE_BURST_TERMINATE" value="DISABLED" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT" value="false" />
  <parameter name="VECT_ATTR_DEBUG_SELECT_BYTE" value="0" />
  <parameter name="CV_PORT_4_CONNECT_TO_AV_PORT" value="4" />
  <parameter name="CTL_LOOK_AHEAD_DEPTH" value="4" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="SOPC_COMPAT_RESET" value="false" />
  <parameter name="ENUM_ENABLE_PIPELINEGLOBAL" value="DISABLED" />
  <parameter name="AFI_CONTROL_WIDTH" value="4" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="ENUM_RD_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_SINGLE_READY_3" value="CONCATENATE_RDY" />
  <parameter name="ENUM_SINGLE_READY_1" value="CONCATENATE_RDY" />
  <parameter name="ENUM_SINGLE_READY_2" value="CONCATENATE_RDY" />
  <parameter name="ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_GEN_DBE" value="GEN_DBE_DISABLED" />
  <parameter name="ENUM_SINGLE_READY_0" value="CONCATENATE_RDY" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="ENUM_ENABLE_DQS_TRACKING" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="ENUM_MEM_IF_TCL" value="TCL_6" />
  <parameter name="ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="CV_ENUM_CPORT1_RFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="LOW_LATENCY" value="false" />
  <parameter name="ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="ENUM_MEM_IF_DQ_PER_CHIP" value="MEM_IF_DQ_PER_CHIP_8" />
  <parameter name="MR1_WC" value="0" />
  <parameter name="ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="RATE" value="Half" />
  <parameter name="POWER_OF_TWO_BUS" value="false" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="MR1_WR" value="3" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="DEBUG_MODE" value="false" />
  <parameter name="CFG_STARVE_LIMIT" value="10" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT" value="0" />
  <parameter name="ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="MEM_CLK_MAX_PS" value="2500.0" />
  <parameter name="ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="4" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H6" />
  <parameter name="ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="MEM_TRRD" value="4" />
  <parameter name="ENUM_WR_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_PCH" value="0" />
  <parameter name="ADDR_RATE_RATIO" value="2" />
  <parameter name="CFG_SELF_RFSH_EXIT_CYCLES" value="67" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CTL_REGDIMM_ENABLED" value="false" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_1" value="5" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_0" value="5" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_0" value="0" />
  <parameter name="CV_ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_GEN_SBE" value="GEN_SBE_DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="ENUM_ENABLE_BONDING_WRAPBACK" value="DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_2" value="0" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_1" value="0" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="ENUM_THLD_JAR1_4" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_5" value="THRESHOLD_32" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_4" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_3" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_5" value="0" />
  <parameter name="AFI_WRANK_WIDTH" value="8" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="CFG_ADDR_ORDER" value="0" />
  <parameter name="ENUM_WR_PORT_INFO_0" value="USE_NO" />
  <parameter name="CTL_ODT_ENABLED" value="false" />
  <parameter name="ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ENUM_WR_PORT_INFO_1" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_2" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="13" />
  <parameter name="ENUM_THLD_JAR1_0" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_1" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_2" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_3" value="THRESHOLD_32" />
  <parameter name="ENUM_CPORT2_TYPE" value="DISABLE" />
  <parameter name="ENUM_ENABLE_ATPG" value="DISABLED" />
  <parameter name="MEM_FORMAT" value="DISCRETE" />
  <parameter name="CONTROLLER_TYPE" value="nextgen_v110" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="4" />
  <parameter name="CTL_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="CTL_CS_WIDTH" value="1" />
  <parameter name="ENUM_OUTPUT_REGD" value="DISABLED" />
  <parameter name="MEM_TRFC" value="40" />
  <parameter name="AV_PORT_4_CONNECT_TO_CV_PORT" value="4" />
  <parameter name="ENUM_SYNC_MODE_1" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_0" value="ASYNCHRONOUS" />
  <parameter name="ENUM_SYNC_MODE_3" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_2" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_5" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT4_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_4" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="ENUM_CFG_TYPE" value="DDR3" />
  <parameter name="CV_ENUM_PORT3_WIDTH" value="PORT_64_BIT" />
  <parameter name="ADDR_ORDER" value="0" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="ENUM_MEM_IF_BANKADDR_WIDTH" value="ADDR_WIDTH_3" />
  <parameter name="ENUM_MASK_SBE_INTR" value="DISABLED" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK" value="0" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_READ_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MASK" value="0" />
  <parameter name="MULTICAST_EN" value="false" />
  <parameter name="CV_ENUM_PORT4_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="AC_ROM_MR2_MIRR" value="" />
  <parameter name="ENUM_ENABLE_ECC_CODE_OVERWRITES" value="DISABLED" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="ENUM_MEM_IF_TMRD" value="" />
  <parameter name="CV_LSB_WFIFO_PORT_3" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_2" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_5" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_4" value="5" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MEM_CLK_FREQ" value="300.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="CV_ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_MEM_IF_TWR" value="TWR_6" />
  <parameter name="ENUM_CPORT2_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_TYPE" value="LPDDR2" />
  <parameter name="ENUM_MEM_IF_TRAS" value="TRAS_16" />
  <parameter name="ENUM_INC_SYNC" value="FIFO_SET_2" />
  <parameter name="ENUM_MEM_IF_TRCD" value="TRCD_6" />
  <parameter name="TIMING_TIS" value="290" />
  <parameter name="ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR" value="0" />
  <parameter name="CTL_CMD_QUEUE_DEPTH" value="8" />
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter name="AVL_ADDR_WIDTH" value="22" />
  <parameter name="CV_ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MAX10_CFG" value="false" />
  <parameter name="CFG_REORDER_DATA" value="true" />
  <parameter name="ENUM_ENABLE_FAST_EXIT_PPD" value="DISABLED" />
  <parameter name="ENUM_CPORT1_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_PORT3_WIDTH" value="PORT_64_BIT" />
  <parameter name="CONTINUE_AFTER_CAL_FAIL" value="false" />
  <parameter name="AFI_RRANK_WIDTH" value="8" />
  <parameter name="ENUM_WFIFO1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_CFG_STARVE_LIMIT" value="STARVE_LIMIT_32" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="ENUM_MEM_IF_TCCD" value="TCCD_4" />
  <parameter name="CV_ENUM_PORT2_WIDTH" value="PORT_64_BIT" />
  <parameter name="AVL_BE_WIDTH" value="16" />
  <parameter name="AVL_MAX_SIZE" value="32" />
  <parameter name="ENUM_CTL_USR_REFRESH" value="CTL_USR_REFRESH_DISABLED" />
  <parameter name="CV_ENUM_CPORT2_RFIFO_MAP" value="FIFO_0" />
  <parameter name="CFG_ERRCMD_FIFO_REG" value="0" />
  <parameter name="ENUM_DISABLE_MERGING" value="MERGING_ENABLED" />
  <parameter name="CV_ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_ADDR_ORDER" value="CHIP_BANK_ROW_COL" />
  <parameter name="AFI_DM_WIDTH" value="16" />
  <parameter name="ENUM_CTL_ECC_ENABLED" value="CTL_ECC_DISABLED" />
  <parameter name="BYTE_ENABLE" value="true" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="ENUM_MEM_IF_CS_WIDTH" value="MEM_IF_CS_WIDTH_1" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="2" />
  <parameter name="CV_ENUM_PORT0_WIDTH" value="PORT_64_BIT" />
  <parameter name="ENUM_CAL_REQ" value="DISABLED" />
  <parameter name="ENUM_PORT0_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_IF_DQ_WIDTH" value="32" />
  <parameter name="ADDR_CMD_DDR" value="1" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_1" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_0" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_3" value="0" />
  <parameter name="MEM_TFAW_NS" value="50.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_2" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_5" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_4" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_3" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_2" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_1" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_0" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_5" value="0" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_4" value="0" />
  <parameter name="AFI_CLK_EN_WIDTH" value="2" />
  <parameter name="ENUM_MEM_IF_DWIDTH" value="MEM_IF_DWIDTH_32" />
  <parameter name="ENUM_RD_PORT_INFO_2" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_MEM_IF_SPEEDBIN" value="DDR3_1066_6_6_6" />
  <parameter name="ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="ENUM_CPORT0_TYPE" value="DISABLE" />
  <parameter name="CV_ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_TRP" value="TRP_6" />
  <parameter name="CV_ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="CV_ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="AVL_SIZE_WIDTH" value="6" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_0" value="FALSE" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_2" value="FALSE" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_1" value="FALSE" />
  <parameter name="RDBUFFER_ADDR_WIDTH" value="7" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_MEM_IF_TRC" value="TRC_22" />
  <parameter name="ENUM_RD_PORT_INFO_0" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_1" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter
     name="CPORT_TYPE_PORT"
     value="Write-only,Read-only,Bidirectional,Bidirectional,Bidirectional,Bidirectional" />
  <parameter name="AC_ROM_MR1_CALIB" value="01100011000000010000" />
  <parameter name="INTG_CYC_TO_RLD_JARS_5" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_4" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_3" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_2" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_1" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_0" value="1" />
  <parameter name="SPEED_GRADE" value="7" />
  <parameter name="CV_ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="ENUM_PORT1_WIDTH" value="PORT_64_BIT" />
  <parameter name="CV_ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="MEM_TRCD_NS" value="18.0" />
  <parameter name="ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="AFI_ADDR_WIDTH" value="40" />
  <parameter name="ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="9" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="CTL_SELF_REFRESH_EN" value="false" />
  <parameter name="MSB_WFIFO_PORT_0" value="5" />
  <parameter name="CV_LSB_RFIFO_PORT_5" value="5" />
  <parameter name="MSB_WFIFO_PORT_1" value="5" />
  <parameter name="TIMING_TDS" value="270" />
  <parameter name="MSB_WFIFO_PORT_2" value="5" />
  <parameter name="MSB_WFIFO_PORT_3" value="5" />
  <parameter name="MSB_WFIFO_PORT_4" value="5" />
  <parameter name="MSB_WFIFO_PORT_5" value="5" />
  <parameter name="CFG_TCCD" value="2" />
  <parameter name="ENUM_MEM_IF_AL" value="AL_0" />
  <parameter name="ENUM_TEST_MODE" value="NORMAL_MODE" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="CV_LSB_RFIFO_PORT_0" value="5" />
  <parameter name="ENUM_CPORT0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_LSB_RFIFO_PORT_2" value="5" />
  <parameter name="CV_LSB_RFIFO_PORT_1" value="5" />
  <parameter name="TIMING_TDH" value="270" />
  <parameter name="AV_PORT_3_CONNECT_TO_CV_PORT" value="3" />
  <parameter name="CV_LSB_RFIFO_PORT_4" value="5" />
  <parameter name="SCC_DATA_WIDTH" value="4" />
  <parameter name="CV_LSB_RFIFO_PORT_3" value="5" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_BC" value="0" />
  <parameter name="CV_ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="USE_DQS_TRACKING" value="true" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_MEM_IF_DQS_WIDTH" value="DQS_WIDTH_4" />
  <parameter name="CTL_ZQCAL_EN" value="false" />
  <parameter name="ENUM_DFX_BYPASS_ENABLE" value="DFX_BYPASS_DISABLED" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="ENUM_CTRL_WIDTH" value="DATA_WIDTH_64_BIT" />
  <parameter name="CV_ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="8" />
  <parameter name="CV_ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT2_TYPE" value="DISABLE" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="ENUM_PORT2_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_TRP" value="6" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_RDWR" value="0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_1" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_2" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_3" value="EMPTY" />
  <parameter name="MEM_TRRD_NS" value="10.0" />
  <parameter name="CV_PORT_3_CONNECT_TO_AV_PORT" value="3" />
  <parameter name="ENUM_DELAY_BONDING" value="BONDING_LATENCY_0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_0" value="EMPTY" />
  <parameter name="LSB_WFIFO_PORT_4" value="5" />
  <parameter name="LSB_WFIFO_PORT_5" value="5" />
  <parameter name="LSB_WFIFO_PORT_2" value="5" />
  <parameter name="LSB_WFIFO_PORT_3" value="5" />
  <parameter name="LSB_WFIFO_PORT_0" value="5" />
  <parameter name="LSB_WFIFO_PORT_1" value="5" />
  <parameter name="CFG_PDN_EXIT_CYCLES" value="10" />
  <parameter name="ENUM_WFIFO2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="TIMING_TDQSS" value="1.0" />
  <parameter name="TIMING_TDQSQ" value="240" />
  <parameter name="ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT1_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="TIMING_TDQSH" value="0.4" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="ENUM_RD_FIFO_IN_USE_2" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_0" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_1" value="FALSE" />
  <parameter name="ENUM_REORDER_DATA" value="DATA_REORDERING" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="PRIORITY_PORT_0" value="0" />
  <parameter name="MEM_TWR" value="5" />
  <parameter name="PRIORITY_PORT_2" value="0" />
  <parameter name="PRIORITY_PORT_1" value="0" />
  <parameter name="AC_ROM_MR3_MIRR" value="" />
  <parameter name="CPORT_TYPE_PORT_3" value="0" />
  <parameter name="MEM_IF_DQS_WIDTH" value="4" />
  <parameter name="CPORT_TYPE_PORT_2" value="0" />
  <parameter name="CPORT_TYPE_PORT_1" value="0" />
  <parameter name="TIMING_TIH" value="290" />
  <parameter name="CPORT_TYPE_PORT_0" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD" value="0" />
  <parameter name="USE_AXI_ADAPTOR" value="false" />
  <parameter name="PRIORITY_PORT_4" value="0" />
  <parameter name="PRIORITY_PORT_3" value="0" />
  <parameter name="PRIORITY_PORT_5" value="0" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_2" value="FALSE" />
  <parameter name="ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_1" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_0" value="FALSE" />
  <parameter name="NUM_OF_PORTS" value="1" />
  <parameter name="CV_ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="CYCLONEV" />
  <parameter name="CPORT_TYPE_PORT_5" value="0" />
  <parameter name="CPORT_TYPE_PORT_4" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="CV_MSB_RFIFO_PORT_1" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_0" value="5" />
  <parameter name="ENUM_PORT5_WIDTH" value="PORT_64_BIT" />
  <parameter name="CV_MSB_RFIFO_PORT_5" value="5" />
  <parameter name="MEM_TFAW" value="16" />
  <parameter name="CV_MSB_RFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_3" value="5" />
  <parameter name="CV_ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_RFIFO_PORT_2" value="5" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_c0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_arbiter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_burst_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_cmd_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_buffer_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_burst_tracking.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_dataid_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_list.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_define.iv"
       type="VERILOG_INCLUDE"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_input_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_rank_timer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_sideband.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_tbp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_timing_param.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_if_nextgen_lpddr2_controller_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_lpddr2_controller/alt_mem_if_nextgen_lpddr2_controller_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_lpddr2_controller_core/alt_mem_if_nextgen_lpddr2_controller_core_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr_controller_110/rtl/alt_mem_ddrx_mm_st_converter/alt_mem_ddrx_mm_st_converter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="D8M_QSYS_mem_if_lpddr2_emif" as="c0" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 142 starting:altera_mem_if_nextgen_lpddr2_controller "submodules/D8M_QSYS_mem_if_lpddr2_emif_c0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="c0"><![CDATA["<b>c0</b>" reuses <b>altera_mem_if_nextgen_lpddr2_controller_core</b> "<b>submodules/alt_mem_if_nextgen_lpddr2_controller_core</b>"]]></message>
   <message level="Debug" culprit="c0"><![CDATA["<b>c0</b>" reuses <b>alt_mem_ddrx_mm_st_converter</b> "<b>submodules/alt_mem_ddrx_mm_st_converter</b>"]]></message>
   <message level="Info" culprit="c0"><![CDATA["<b>mem_if_lpddr2_emif</b>" instantiated <b>altera_mem_if_nextgen_lpddr2_controller</b> "<b>c0</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 5 starting:altera_mem_if_nextgen_lpddr2_controller_core "submodules/alt_mem_if_nextgen_lpddr2_controller_core"</message>
   <message level="Info" culprit="ng0"><![CDATA["<b>c0</b>" instantiated <b>altera_mem_if_nextgen_lpddr2_controller_core</b> "<b>ng0</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 4 starting:alt_mem_ddrx_mm_st_converter "submodules/alt_mem_ddrx_mm_st_converter"</message>
   <message level="Info" culprit="a0"><![CDATA["<b>c0</b>" instantiated <b>alt_mem_ddrx_mm_st_converter</b> "<b>a0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_oct:15.0:CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_OCT_SHARING_INTERFACES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V"
   instancePathKey="D8M_QSYS:.:mem_if_lpddr2_emif:.:oct0"
   kind="altera_mem_if_oct"
   version="15.0"
   name="altera_mem_if_oct_cyclonev">
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="CYCLONEV" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="OCT_TERM_CONTROL_WIDTH" value="16" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Cyclone V" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="SPEED_GRADE" value="7" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_mem_if_oct_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/alt_mem_if/altera_mem_if_oct/altera_mem_if_oct_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS_mem_if_lpddr2_emif" as="oct0" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 143 starting:altera_mem_if_oct "submodules/altera_mem_if_oct_cyclonev"</message>
   <message level="Info" culprit="oct0"><![CDATA["<b>mem_if_lpddr2_emif</b>" instantiated <b>altera_mem_if_oct</b> "<b>oct0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_dll:15.0:ABSTRACT_REAL_COMPARE_TEST=false,CUT_NEW_FAMILY_TIMING=true,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,DLL_DELAY_CTRL_WIDTH=7,DLL_INPUT_FREQUENCY_PS_STR=3333 ps,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,MEM_CLK_FREQ=300.0,NUM_DLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V"
   instancePathKey="D8M_QSYS:.:mem_if_lpddr2_emif:.:dll0"
   kind="altera_mem_if_dll"
   version="15.0"
   name="altera_mem_if_dll_cyclonev">
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="DLL_INPUT_FREQUENCY_PS_STR" value="3333 ps" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Cyclone V" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="SPEED_GRADE" value="7" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="CYCLONEV" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="7" />
  <parameter name="MEM_CLK_FREQ" value="300.0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_mem_if_dll_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/alt_mem_if/altera_mem_if_dll/altera_mem_if_dll_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS_mem_if_lpddr2_emif" as="dll0" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 142 starting:altera_mem_if_dll "submodules/altera_mem_if_dll_cyclonev"</message>
   <message level="Info" culprit="dll0"><![CDATA["<b>mem_if_lpddr2_emif</b>" instantiated <b>altera_mem_if_dll</b> "<b>dll0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:15.0:AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {dmaster_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dmaster_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {dmaster_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {dmaster_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dmaster_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dmaster_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dmaster_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dmaster_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dmaster_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dmaster_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dmaster_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dmaster_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dmaster_master_translator} {USE_READDATA} {1};set_instance_parameter_value {dmaster_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dmaster_master_translator} {USE_READ} {1};set_instance_parameter_value {dmaster_master_translator} {USE_WRITE} {1};set_instance_parameter_value {dmaster_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dmaster_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dmaster_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dmaster_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dmaster_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dmaster_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dmaster_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dmaster_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dmaster_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dmaster_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dmaster_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dmaster_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dmaster_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dmaster_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dmaster_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dmaster_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dmaster_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dmaster_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dmaster_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dmaster_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dmaster_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dmaster_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dmaster_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dmaster_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {s0_seq_debug_translator} {altera_merlin_slave_translator};set_instance_parameter_value {s0_seq_debug_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {s0_seq_debug_translator} {AV_DATA_W} {32};set_instance_parameter_value {s0_seq_debug_translator} {UAV_DATA_W} {32};set_instance_parameter_value {s0_seq_debug_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {s0_seq_debug_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {s0_seq_debug_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {s0_seq_debug_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {s0_seq_debug_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {s0_seq_debug_translator} {AV_READLATENCY} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {s0_seq_debug_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_READDATA} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_READ} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_WRITE} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_ADDRESS} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_LOCK} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {s0_seq_debug_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {s0_seq_debug_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {s0_seq_debug_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {s0_seq_debug_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {s0_seq_debug_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {s0_seq_debug_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {s0_seq_debug_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dmaster_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dmaster_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dmaster_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dmaster_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dmaster_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {dmaster_master_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dmaster_master_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dmaster_master_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dmaster_master_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dmaster_master_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {p0_avl_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {p0_avl_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {p0_avl_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {dmaster_master_translator.avalon_universal_master_0} {s0_seq_debug_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dmaster_master_translator.avalon_universal_master_0/s0_seq_debug_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dmaster_master_translator.avalon_universal_master_0/s0_seq_debug_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dmaster_master_translator.avalon_universal_master_0/s0_seq_debug_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dmaster_master_translator_reset_reset_bridge.out_reset} {dmaster_master_translator.reset} {reset};add_connection {dmaster_master_translator_reset_reset_bridge.out_reset} {s0_seq_debug_translator.reset} {reset};add_connection {p0_avl_clk_clock_bridge.out_clk} {dmaster_master_translator.clk} {clock};add_connection {p0_avl_clk_clock_bridge.out_clk} {s0_seq_debug_translator.clk} {clock};add_connection {p0_avl_clk_clock_bridge.out_clk} {dmaster_clk_reset_reset_bridge.clk} {clock};add_connection {p0_avl_clk_clock_bridge.out_clk} {dmaster_master_translator_reset_reset_bridge.clk} {clock};add_interface {p0_avl_clk} {clock} {slave};set_interface_property {p0_avl_clk} {EXPORT_OF} {p0_avl_clk_clock_bridge.in_clk};add_interface {dmaster_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dmaster_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {dmaster_clk_reset_reset_bridge.in_reset};add_interface {dmaster_master_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dmaster_master_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {dmaster_master_translator_reset_reset_bridge.in_reset};add_interface {dmaster_master} {avalon} {slave};set_interface_property {dmaster_master} {EXPORT_OF} {dmaster_master_translator.avalon_anti_master_0};add_interface {s0_seq_debug} {avalon} {master};set_interface_property {s0_seq_debug} {EXPORT_OF} {s0_seq_debug_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.dmaster.master} {0};set_module_assignment {interconnect_id.s0.seq_debug} {0};(altera_merlin_master_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(reset:15.0:)(reset:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)"
   instancePathKey="D8M_QSYS:.:mem_if_lpddr2_emif:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="15.0"
   name="D8M_QSYS_mem_if_lpddr2_emif_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {dmaster_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dmaster_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {dmaster_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {dmaster_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dmaster_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dmaster_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dmaster_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dmaster_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dmaster_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dmaster_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dmaster_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dmaster_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dmaster_master_translator} {USE_READDATA} {1};set_instance_parameter_value {dmaster_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dmaster_master_translator} {USE_READ} {1};set_instance_parameter_value {dmaster_master_translator} {USE_WRITE} {1};set_instance_parameter_value {dmaster_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dmaster_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dmaster_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dmaster_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dmaster_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dmaster_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dmaster_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dmaster_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dmaster_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dmaster_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dmaster_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dmaster_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dmaster_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dmaster_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dmaster_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dmaster_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dmaster_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dmaster_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dmaster_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dmaster_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dmaster_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dmaster_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dmaster_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dmaster_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {s0_seq_debug_translator} {altera_merlin_slave_translator};set_instance_parameter_value {s0_seq_debug_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {s0_seq_debug_translator} {AV_DATA_W} {32};set_instance_parameter_value {s0_seq_debug_translator} {UAV_DATA_W} {32};set_instance_parameter_value {s0_seq_debug_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {s0_seq_debug_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {s0_seq_debug_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {s0_seq_debug_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {s0_seq_debug_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {s0_seq_debug_translator} {AV_READLATENCY} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {s0_seq_debug_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_READDATA} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_READ} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_WRITE} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_ADDRESS} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_LOCK} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {s0_seq_debug_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {s0_seq_debug_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {s0_seq_debug_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {s0_seq_debug_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {s0_seq_debug_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {s0_seq_debug_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {s0_seq_debug_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dmaster_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dmaster_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dmaster_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dmaster_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dmaster_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {dmaster_master_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dmaster_master_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dmaster_master_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dmaster_master_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dmaster_master_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {p0_avl_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {p0_avl_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {p0_avl_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {dmaster_master_translator.avalon_universal_master_0} {s0_seq_debug_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dmaster_master_translator.avalon_universal_master_0/s0_seq_debug_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dmaster_master_translator.avalon_universal_master_0/s0_seq_debug_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dmaster_master_translator.avalon_universal_master_0/s0_seq_debug_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dmaster_master_translator_reset_reset_bridge.out_reset} {dmaster_master_translator.reset} {reset};add_connection {dmaster_master_translator_reset_reset_bridge.out_reset} {s0_seq_debug_translator.reset} {reset};add_connection {p0_avl_clk_clock_bridge.out_clk} {dmaster_master_translator.clk} {clock};add_connection {p0_avl_clk_clock_bridge.out_clk} {s0_seq_debug_translator.clk} {clock};add_connection {p0_avl_clk_clock_bridge.out_clk} {dmaster_clk_reset_reset_bridge.clk} {clock};add_connection {p0_avl_clk_clock_bridge.out_clk} {dmaster_master_translator_reset_reset_bridge.clk} {clock};add_interface {p0_avl_clk} {clock} {slave};set_interface_property {p0_avl_clk} {EXPORT_OF} {p0_avl_clk_clock_bridge.in_clk};add_interface {dmaster_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dmaster_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {dmaster_clk_reset_reset_bridge.in_reset};add_interface {dmaster_master_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dmaster_master_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {dmaster_master_translator_reset_reset_bridge.in_reset};add_interface {dmaster_master} {avalon} {slave};set_interface_property {dmaster_master} {EXPORT_OF} {dmaster_master_translator.avalon_anti_master_0};add_interface {s0_seq_debug} {avalon} {master};set_interface_property {s0_seq_debug} {EXPORT_OF} {s0_seq_debug_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.dmaster.master} {0};set_module_assignment {interconnect_id.s0.seq_debug} {0};" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="D8M_QSYS_mem_if_lpddr2_emif" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 141 starting:altera_mm_interconnect "submodules/D8M_QSYS_mem_if_lpddr2_emif_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>mem_if_lpddr2_emif</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 142 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_qsys_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_qsys_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 140 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_avalon_jtag_slave_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=20,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=20,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="D8M_QSYS:.:mm_interconnect_0:.:nios2_qsys_data_master_translator"
   kind="altera_merlin_master_translator"
   version="15.0"
   name="altera_merlin_master_translator">
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="D8M_QSYS_mm_interconnect_0"
     as="nios2_qsys_data_master_translator,nios2_qsys_instruction_master_translator" />
  <instantiator
     instantiator="D8M_QSYS_mm_interconnect_1"
     as="alt_vip_vfb_0_read_master_translator,alt_vip_vfb_0_write_master_translator" />
  <instantiator
     instantiator="D8M_QSYS_mem_if_lpddr2_emif_mm_interconnect_0"
     as="dmaster_master_translator" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 142 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_qsys_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_qsys_data_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=20,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="D8M_QSYS:.:mm_interconnect_0:.:jtag_uart_avalon_jtag_slave_translator"
   kind="altera_merlin_slave_translator"
   version="15.0"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="D8M_QSYS_mm_interconnect_0"
     as="jtag_uart_avalon_jtag_slave_translator,i2c_opencores_camera_avalon_slave_0_translator,i2c_opencores_mipi_avalon_slave_0_translator,sysid_qsys_control_slave_translator,nios2_qsys_jtag_debug_module_translator,TERASIC_AUTO_FOCUS_0_mm_ctrl_translator,onchip_memory2_s1_translator,timer_s1_translator,i2c_sda_s1_translator,i2c_scl_s1_translator,hdmi_tx_int_n_s1_translator,mipi_pwdn_n_s1_translator,mipi_reset_n_s1_translator,key_s1_translator" />
  <instantiator
     instantiator="D8M_QSYS_mm_interconnect_1"
     as="mem_if_lpddr2_emif_avl_translator" />
  <instantiator
     instantiator="D8M_QSYS_mem_if_lpddr2_emif_mm_interconnect_0"
     as="s0_seq_debug_translator" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 140 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_avalon_jtag_slave_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:15.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000810e8&quot;
   end=&quot;0x000000000000810f0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;i2c_opencores_camera_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000081060&quot;
   end=&quot;0x00000000000081080&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;i2c_opencores_mipi_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000081040&quot;
   end=&quot;0x00000000000081060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;sysid_qsys_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000810e0&quot;
   end=&quot;0x000000000000810e8&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;nios2_qsys_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000080800&quot;
   end=&quot;0x00000000000081000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;TERASIC_AUTO_FOCUS_0_mm_ctrl_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000081020&quot;
   end=&quot;0x00000000000081040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;onchip_memory2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000040000&quot;
   end=&quot;0x00000000000080000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000081000&quot;
   end=&quot;0x00000000000081020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;i2c_sda_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000810d0&quot;
   end=&quot;0x000000000000810e0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;i2c_scl_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000810c0&quot;
   end=&quot;0x000000000000810d0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;hdmi_tx_int_n_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000810b0&quot;
   end=&quot;0x000000000000810c0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;mipi_pwdn_n_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000810a0&quot;
   end=&quot;0x000000000000810b0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;mipi_reset_n_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000081090&quot;
   end=&quot;0x000000000000810a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;key_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000081080&quot;
   end=&quot;0x00000000000081090&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),PKT_ADDR_H=55,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=73,PKT_ADDR_SIDEBAND_L=73,PKT_BEGIN_BURST=75,PKT_BURSTWRAP_H=67,PKT_BURSTWRAP_L=65,PKT_BURST_SIZE_H=70,PKT_BURST_SIZE_L=68,PKT_BURST_TYPE_H=72,PKT_BURST_TYPE_L=71,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=64,PKT_BYTE_CNT_L=62,PKT_CACHE_H=92,PKT_CACHE_L=89,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=74,PKT_DATA_SIDEBAND_L=74,PKT_DEST_ID_H=84,PKT_DEST_ID_L=81,PKT_ORI_BURST_SIZE_H=97,PKT_ORI_BURST_SIZE_L=95,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_QOS_H=76,PKT_QOS_L=76,PKT_RESPONSE_STATUS_H=94,PKT_RESPONSE_STATUS_L=93,PKT_SRC_ID_H=80,PKT_SRC_ID_L=77,PKT_THREAD_ID_H=85,PKT_THREAD_ID_L=85,PKT_TRANS_COMPRESSED_READ=56,PKT_TRANS_EXCLUSIVE=61,PKT_TRANS_LOCK=60,PKT_TRANS_POSTED=57,PKT_TRANS_READ=59,PKT_TRANS_WRITE=58,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=14,ST_DATA_W=98,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="D8M_QSYS:.:mm_interconnect_0:.:nios2_qsys_data_master_agent"
   kind="altera_merlin_master_agent"
   version="15.0"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="D8M_QSYS_mm_interconnect_0"
     as="nios2_qsys_data_master_agent,nios2_qsys_instruction_master_agent" />
  <instantiator
     instantiator="D8M_QSYS_mm_interconnect_1"
     as="alt_vip_vfb_0_read_master_agent,alt_vip_vfb_0_write_master_agent" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 126 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios2_qsys_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_qsys_data_master_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=6,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),PKT_ADDR_H=55,PKT_ADDR_L=36,PKT_BEGIN_BURST=75,PKT_BURSTWRAP_H=67,PKT_BURSTWRAP_L=65,PKT_BURST_SIZE_H=70,PKT_BURST_SIZE_L=68,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=64,PKT_BYTE_CNT_L=62,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=84,PKT_DEST_ID_L=81,PKT_ORI_BURST_SIZE_H=97,PKT_ORI_BURST_SIZE_L=95,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_RESPONSE_STATUS_H=94,PKT_RESPONSE_STATUS_L=93,PKT_SRC_ID_H=80,PKT_SRC_ID_L=77,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=56,PKT_TRANS_LOCK=60,PKT_TRANS_POSTED=57,PKT_TRANS_READ=59,PKT_TRANS_WRITE=58,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=98,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="D8M_QSYS:.:mm_interconnect_0:.:jtag_uart_avalon_jtag_slave_agent"
   kind="altera_merlin_slave_agent"
   version="15.0"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="D8M_QSYS_mm_interconnect_0"
     as="jtag_uart_avalon_jtag_slave_agent,i2c_opencores_camera_avalon_slave_0_agent,i2c_opencores_mipi_avalon_slave_0_agent,sysid_qsys_control_slave_agent,nios2_qsys_jtag_debug_module_agent,TERASIC_AUTO_FOCUS_0_mm_ctrl_agent,onchip_memory2_s1_agent,timer_s1_agent,i2c_sda_s1_agent,i2c_scl_s1_agent,hdmi_tx_int_n_s1_agent,mipi_pwdn_n_s1_agent,mipi_reset_n_s1_agent,key_s1_agent" />
  <instantiator
     instantiator="D8M_QSYS_mm_interconnect_1"
     as="mem_if_lpddr2_emif_avl_agent" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 124 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=99,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="D8M_QSYS:.:mm_interconnect_0:.:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="15.0"
   name="altera_avalon_sc_fifo">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="D8M_QSYS_mm_interconnect_0"
     as="jtag_uart_avalon_jtag_slave_agent_rsp_fifo,i2c_opencores_camera_avalon_slave_0_agent_rsp_fifo,i2c_opencores_mipi_avalon_slave_0_agent_rsp_fifo,sysid_qsys_control_slave_agent_rsp_fifo,nios2_qsys_jtag_debug_module_agent_rsp_fifo,TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rsp_fifo,TERASIC_AUTO_FOCUS_0_mm_ctrl_agent_rdata_fifo,onchip_memory2_s1_agent_rsp_fifo,timer_s1_agent_rsp_fifo,i2c_sda_s1_agent_rsp_fifo,i2c_scl_s1_agent_rsp_fifo,hdmi_tx_int_n_s1_agent_rsp_fifo,mipi_pwdn_n_s1_agent_rsp_fifo,mipi_reset_n_s1_agent_rsp_fifo,key_s1_agent_rsp_fifo" />
  <instantiator
     instantiator="D8M_QSYS_mm_interconnect_1"
     as="mem_if_lpddr2_emif_avl_agent_rsp_fifo" />
  <instantiator instantiator="D8M_QSYS_mem_if_lpddr2_emif_dmaster" as="fifo" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 123 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.0:CHANNEL_ID=00000001000000,00000000010000,00000010000000,00000000100000,00000000000100,00000000000010,10000000000000,01000000000000,00100000000000,00010000000000,00001000000000,00000100000000,00000000001000,00000000000001,DECODER_TYPE=0,DEFAULT_CHANNEL=6,DEFAULT_DESTID=11,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=11,10,13,0,3,2,7,9,8,1,4,5,12,6,END_ADDRESS=0x80000,0x81000,0x81020,0x81040,0x81060,0x81080,0x81090,0x810a0,0x810b0,0x810c0,0x810d0,0x810e0,0x810e8,0x810f0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=55,PKT_ADDR_L=36,PKT_DEST_ID_H=84,PKT_DEST_ID_L=81,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_TRANS_READ=59,PKT_TRANS_WRITE=58,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=11:00000001000000:0x40000:0x80000:both:1:0:0:1,10:00000000010000:0x80800:0x81000:both:1:0:0:1,13:00000010000000:0x81000:0x81020:both:1:0:0:1,0:00000000100000:0x81020:0x81040:both:1:0:0:1,3:00000000000100:0x81040:0x81060:both:1:0:0:1,2:00000000000010:0x81060:0x81080:both:1:0:0:1,7:10000000000000:0x81080:0x81090:read:1:0:0:1,9:01000000000000:0x81090:0x810a0:both:1:0:0:1,8:00100000000000:0x810a0:0x810b0:both:1:0:0:1,1:00010000000000:0x810b0:0x810c0:both:1:0:0:1,4:00001000000000:0x810c0:0x810d0:both:1:0:0:1,5:00000100000000:0x810d0:0x810e0:both:1:0:0:1,12:00000000001000:0x810e0:0x810e8:read:1:0:0:1,6:00000000000001:0x810e8:0x810f0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x40000,0x80800,0x81000,0x81020,0x81040,0x81060,0x81080,0x81090,0x810a0,0x810b0,0x810c0,0x810d0,0x810e0,0x810e8,ST_CHANNEL_W=14,ST_DATA_W=98,TYPE_OF_TRANSACTION=both,both,both,both,both,both,read,both,both,both,both,both,read,both"
   instancePathKey="D8M_QSYS:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="15.0"
   name="D8M_QSYS_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="14" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="59" />
  <parameter
     name="START_ADDRESS"
     value="0x40000,0x80800,0x81000,0x81020,0x81040,0x81060,0x81080,0x81090,0x810a0,0x810b0,0x810c0,0x810d0,0x810e0,0x810e8" />
  <parameter name="DEFAULT_CHANNEL" value="6" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="11:00000001000000:0x40000:0x80000:both:1:0:0:1,10:00000000010000:0x80800:0x81000:both:1:0:0:1,13:00000010000000:0x81000:0x81020:both:1:0:0:1,0:00000000100000:0x81020:0x81040:both:1:0:0:1,3:00000000000100:0x81040:0x81060:both:1:0:0:1,2:00000000000010:0x81060:0x81080:both:1:0:0:1,7:10000000000000:0x81080:0x81090:read:1:0:0:1,9:01000000000000:0x81090:0x810a0:both:1:0:0:1,8:00100000000000:0x810a0:0x810b0:both:1:0:0:1,1:00010000000000:0x810b0:0x810c0:both:1:0:0:1,4:00001000000000:0x810c0:0x810d0:both:1:0:0:1,5:00000100000000:0x810d0:0x810e0:both:1:0:0:1,12:00000000001000:0x810e0:0x810e8:read:1:0:0:1,6:00000000000001:0x810e8:0x810f0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="55" />
  <parameter name="PKT_DEST_ID_H" value="84" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="81" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)" />
  <parameter
     name="CHANNEL_ID"
     value="00000001000000,00000000010000,00000010000000,00000000100000,00000000000100,00000000000010,10000000000000,01000000000000,00100000000000,00010000000000,00001000000000,00000100000000,00000000001000,00000000000001" />
  <parameter
     name="TYPE_OF_TRANSACTION"
     value="both,both,both,both,both,both,read,both,both,both,both,both,read,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0,0,0,0,0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="98" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0,0,0,0,0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="88" />
  <parameter
     name="END_ADDRESS"
     value="0x80000,0x81000,0x81020,0x81040,0x81060,0x81080,0x81090,0x810a0,0x810b0,0x810c0,0x810d0,0x810e0,0x810e8,0x810f0" />
  <parameter name="PKT_PROTECTION_L" value="86" />
  <parameter name="PKT_TRANS_WRITE" value="58" />
  <parameter name="DEFAULT_DESTID" value="11" />
  <parameter name="DESTINATION_ID" value="11,10,13,0,3,2,7,9,8,1,4,5,12,6" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1,1,1,1,1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 95 starting:altera_merlin_router "submodules/D8M_QSYS_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.0:CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=11,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=11,10,END_ADDRESS=0x80000,0x81000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=55,PKT_ADDR_L=36,PKT_DEST_ID_H=84,PKT_DEST_ID_L=81,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_TRANS_READ=59,PKT_TRANS_WRITE=58,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=11:10:0x40000:0x80000:both:1:0:0:1,10:01:0x80800:0x81000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x40000,0x80800,ST_CHANNEL_W=14,ST_DATA_W=98,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="D8M_QSYS:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="15.0"
   name="D8M_QSYS_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="14" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="59" />
  <parameter name="START_ADDRESS" value="0x40000,0x80800" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="11:10:0x40000:0x80000:both:1:0:0:1,10:01:0x80800:0x81000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="55" />
  <parameter name="PKT_DEST_ID_H" value="84" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="81" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="10,01" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="98" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="88" />
  <parameter name="END_ADDRESS" value="0x80000,0x81000" />
  <parameter name="PKT_PROTECTION_L" value="86" />
  <parameter name="PKT_TRANS_WRITE" value="58" />
  <parameter name="DEFAULT_DESTID" value="11" />
  <parameter name="DESTINATION_ID" value="11,10" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS_mm_interconnect_0" as="router_001" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 94 starting:altera_merlin_router "submodules/D8M_QSYS_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=55,PKT_ADDR_L=36,PKT_DEST_ID_H=84,PKT_DEST_ID_L=81,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_TRANS_READ=59,PKT_TRANS_WRITE=58,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=14,ST_DATA_W=98,TYPE_OF_TRANSACTION=both"
   instancePathKey="D8M_QSYS:.:mm_interconnect_0:.:router_002"
   kind="altera_merlin_router"
   version="15.0"
   name="D8M_QSYS_mm_interconnect_0_router_002">
  <parameter name="ST_CHANNEL_W" value="14" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="59" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="55" />
  <parameter name="PKT_DEST_ID_H" value="84" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="81" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="98" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="88" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="86" />
  <parameter name="PKT_TRANS_WRITE" value="58" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="D8M_QSYS_mm_interconnect_0"
     as="router_002,router_003,router_004,router_005,router_007,router_009,router_010,router_011,router_012,router_013,router_014,router_015" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 93 starting:altera_merlin_router "submodules/D8M_QSYS_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.0:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=55,PKT_ADDR_L=36,PKT_DEST_ID_H=84,PKT_DEST_ID_L=81,PKT_PROTECTION_H=88,PKT_PROTECTION_L=86,PKT_TRANS_READ=59,PKT_TRANS_WRITE=58,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=14,ST_DATA_W=98,TYPE_OF_TRANSACTION=both,read"
   instancePathKey="D8M_QSYS:.:mm_interconnect_0:.:router_006"
   kind="altera_merlin_router"
   version="15.0"
   name="D8M_QSYS_mm_interconnect_0_router_006">
  <parameter name="ST_CHANNEL_W" value="14" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="59" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="55" />
  <parameter name="PKT_DEST_ID_H" value="84" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="81" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="98" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="88" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="86" />
  <parameter name="PKT_TRANS_WRITE" value="58" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS_mm_interconnect_0" as="router_006,router_008" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 89 starting:altera_merlin_router "submodules/D8M_QSYS_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:15.0:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=5,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=64,PKT_BYTE_CNT_L=62,PKT_DEST_ID_H=84,PKT_DEST_ID_L=81,PKT_SRC_ID_H=80,PKT_SRC_ID_L=77,PKT_THREAD_ID_H=85,PKT_THREAD_ID_L=85,PKT_TRANS_POSTED=57,PKT_TRANS_WRITE=58,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=14,ST_DATA_W=98,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=14"
   instancePathKey="D8M_QSYS:.:mm_interconnect_0:.:nios2_qsys_data_master_limiter"
   kind="altera_merlin_traffic_limiter"
   version="15.0"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="D8M_QSYS_mm_interconnect_0"
     as="nios2_qsys_data_master_limiter,nios2_qsys_instruction_master_limiter" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 79 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="nios2_qsys_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>nios2_qsys_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NUM_OUTPUTS=14,ST_CHANNEL_W=14,ST_DATA_W=98,VALID_WIDTH=14"
   instancePathKey="D8M_QSYS:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="15.0"
   name="D8M_QSYS_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="14" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="14" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="98" />
  <parameter name="NUM_OUTPUTS" value="14" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS_mm_interconnect_0" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 77 starting:altera_merlin_demultiplexer "submodules/D8M_QSYS_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=14,ST_DATA_W=98,VALID_WIDTH=14"
   instancePathKey="D8M_QSYS:.:mm_interconnect_0:.:cmd_demux_001"
   kind="altera_merlin_demultiplexer"
   version="15.0"
   name="D8M_QSYS_mm_interconnect_0_cmd_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="14" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="14" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="98" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS_mm_interconnect_0" as="cmd_demux_001" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 76 starting:altera_merlin_demultiplexer "submodules/D8M_QSYS_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=60,ST_CHANNEL_W=14,ST_DATA_W=98,USE_EXTERNAL_ARB=0"
   instancePathKey="D8M_QSYS:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="15.0"
   name="D8M_QSYS_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="14" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="98" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="60" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="D8M_QSYS_mm_interconnect_0"
     as="cmd_mux,cmd_mux_001,cmd_mux_002,cmd_mux_003,cmd_mux_005,cmd_mux_007,cmd_mux_008,cmd_mux_009,cmd_mux_010,cmd_mux_011,cmd_mux_012,cmd_mux_013" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 75 starting:altera_merlin_multiplexer "submodules/D8M_QSYS_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=60,ST_CHANNEL_W=14,ST_DATA_W=98,USE_EXTERNAL_ARB=0"
   instancePathKey="D8M_QSYS:.:mm_interconnect_0:.:cmd_mux_004"
   kind="altera_merlin_multiplexer"
   version="15.0"
   name="D8M_QSYS_mm_interconnect_0_cmd_mux_004">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="14" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="98" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="60" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_cmd_mux_004.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="D8M_QSYS_mm_interconnect_0"
     as="cmd_mux_004,cmd_mux_006" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 71 starting:altera_merlin_multiplexer "submodules/D8M_QSYS_mm_interconnect_0_cmd_mux_004"</message>
   <message level="Info" culprit="cmd_mux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_004</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=14,ST_DATA_W=98,VALID_WIDTH=1"
   instancePathKey="D8M_QSYS:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="15.0"
   name="D8M_QSYS_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="14" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="98" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="D8M_QSYS_mm_interconnect_0"
     as="rsp_demux,rsp_demux_001,rsp_demux_002,rsp_demux_003,rsp_demux_007,rsp_demux_008,rsp_demux_009,rsp_demux_010,rsp_demux_011,rsp_demux_012,rsp_demux_013" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 61 starting:altera_merlin_demultiplexer "submodules/D8M_QSYS_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=14,ST_DATA_W=98,VALID_WIDTH=1"
   instancePathKey="D8M_QSYS:.:mm_interconnect_0:.:rsp_demux_004"
   kind="altera_merlin_demultiplexer"
   version="15.0"
   name="D8M_QSYS_mm_interconnect_0_rsp_demux_004">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="14" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="98" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_rsp_demux_004.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="D8M_QSYS_mm_interconnect_0"
     as="rsp_demux_004,rsp_demux_006" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 57 starting:altera_merlin_demultiplexer "submodules/D8M_QSYS_mm_interconnect_0_rsp_demux_004"</message>
   <message level="Info" culprit="rsp_demux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_004</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=150000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=14,ST_DATA_W=98,VALID_WIDTH=1"
   instancePathKey="D8M_QSYS:.:mm_interconnect_0:.:rsp_demux_005"
   kind="altera_merlin_demultiplexer"
   version="15.0"
   name="D8M_QSYS_mm_interconnect_0_rsp_demux_005">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="14" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="150000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="98" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_rsp_demux_005.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS_mm_interconnect_0" as="rsp_demux_005" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 56 starting:altera_merlin_demultiplexer "submodules/D8M_QSYS_mm_interconnect_0_rsp_demux_005"</message>
   <message level="Info" culprit="rsp_demux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_005</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,1,1,1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NUM_INPUTS=14,PIPELINE_ARB=0,PKT_TRANS_LOCK=60,ST_CHANNEL_W=14,ST_DATA_W=98,USE_EXTERNAL_ARB=0"
   instancePathKey="D8M_QSYS:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="15.0"
   name="D8M_QSYS_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="14" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1,1,1,1,1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="14" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="98" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="60" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS_mm_interconnect_0" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 47 starting:altera_merlin_multiplexer "submodules/D8M_QSYS_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=60,ST_CHANNEL_W=14,ST_DATA_W=98,USE_EXTERNAL_ARB=0"
   instancePathKey="D8M_QSYS:.:mm_interconnect_0:.:rsp_mux_001"
   kind="altera_merlin_multiplexer"
   version="15.0"
   name="D8M_QSYS_mm_interconnect_0_rsp_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(97:95) response_status(94:93) cache(92:89) protection(88:86) thread_id(85) dest_id(84:81) src_id(80:77) qos(76) begin_burst(75) data_sideband(74) addr_sideband(73) burst_type(72:71) burst_size(70:68) burstwrap(67:65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="14" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="98" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="60" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS_mm_interconnect_0" as="rsp_mux_001" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 46 starting:altera_merlin_multiplexer "submodules/D8M_QSYS_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_handshake_clock_crosser:15.0:AUTO_DEVICE_FAMILY=Cyclone V,AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=150000000,BITS_PER_SYMBOL=98,CHANNEL_WIDTH=14,DATA_WIDTH=98,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2"
   instancePathKey="D8M_QSYS:.:mm_interconnect_0:.:crosser"
   kind="altera_avalon_st_handshake_clock_crosser"
   version="15.0"
   name="altera_avalon_st_handshake_clock_crosser">
  <parameter name="AUTO_OUT_CLK_CLOCK_RATE" value="150000000" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="98" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="AUTO_IN_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="USE_ERROR" value="0" />
  <parameter name="CHANNEL_WIDTH" value="14" />
  <parameter name="USE_CHANNEL" value="1" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS_mm_interconnect_0" as="crosser,crosser_001" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 45 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:15.0:AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:15.0:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:15.0:)(clock:15.0:)(reset:15.0:)"
   instancePathKey="D8M_QSYS:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="15.0"
   name="D8M_QSYS_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="D8M_QSYS_mm_interconnect_0"
     as="avalon_st_adapter,avalon_st_adapter_001,avalon_st_adapter_002,avalon_st_adapter_003,avalon_st_adapter_004,avalon_st_adapter_005,avalon_st_adapter_006,avalon_st_adapter_007,avalon_st_adapter_008,avalon_st_adapter_009,avalon_st_adapter_010,avalon_st_adapter_011,avalon_st_adapter_012,avalon_st_adapter_013" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 43 starting:altera_avalon_st_adapter "submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 1 starting:error_adapter "submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x8000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NON_SECURED_TAG=1,PKT_ADDR_H=175,PKT_ADDR_L=144,PKT_DEST_ID_H=203,PKT_DEST_ID_L=203,PKT_PROTECTION_H=207,PKT_PROTECTION_L=205,PKT_TRANS_READ=179,PKT_TRANS_WRITE=178,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x4000000:0x8000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x4000000,ST_CHANNEL_W=2,ST_DATA_W=217,TYPE_OF_TRANSACTION=both"
   instancePathKey="D8M_QSYS:.:mm_interconnect_1:.:router"
   kind="altera_merlin_router"
   version="15.0"
   name="D8M_QSYS_mm_interconnect_1_router">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="179" />
  <parameter name="START_ADDRESS" value="0x4000000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x4000000:0x8000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="175" />
  <parameter name="PKT_DEST_ID_H" value="203" />
  <parameter name="PKT_ADDR_L" value="144" />
  <parameter name="PKT_DEST_ID_L" value="203" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="217" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="207" />
  <parameter name="END_ADDRESS" value="0x8000000" />
  <parameter name="PKT_PROTECTION_L" value="205" />
  <parameter name="PKT_TRANS_WRITE" value="178" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS_mm_interconnect_1" as="router,router_001" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 23 starting:altera_merlin_router "submodules/D8M_QSYS_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.0:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=175,PKT_ADDR_L=144,PKT_DEST_ID_H=203,PKT_DEST_ID_L=203,PKT_PROTECTION_H=207,PKT_PROTECTION_L=205,PKT_TRANS_READ=179,PKT_TRANS_WRITE=178,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:read:1:0:0:1,1:10:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=2,ST_DATA_W=217,TYPE_OF_TRANSACTION=read,write"
   instancePathKey="D8M_QSYS:.:mm_interconnect_1:.:router_002"
   kind="altera_merlin_router"
   version="15.0"
   name="D8M_QSYS_mm_interconnect_1_router_002">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="179" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:read:1:0:0:1,1:10:0x0:0x0:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="175" />
  <parameter name="PKT_DEST_ID_H" value="203" />
  <parameter name="PKT_ADDR_L" value="144" />
  <parameter name="PKT_DEST_ID_L" value="203" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="read,write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="217" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="207" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="205" />
  <parameter name="PKT_TRANS_WRITE" value="178" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_1_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS_mm_interconnect_1" as="router_002" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 21 starting:altera_merlin_router "submodules/D8M_QSYS_mm_interconnect_1_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=150000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=217,VALID_WIDTH=1"
   instancePathKey="D8M_QSYS:.:mm_interconnect_1:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="15.0"
   name="D8M_QSYS_mm_interconnect_1_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="150000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="217" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="D8M_QSYS_mm_interconnect_1"
     as="cmd_demux,cmd_demux_001" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 20 starting:altera_merlin_demultiplexer "submodules/D8M_QSYS_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=180,ST_CHANNEL_W=2,ST_DATA_W=217,USE_EXTERNAL_ARB=0"
   instancePathKey="D8M_QSYS:.:mm_interconnect_1:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="15.0"
   name="D8M_QSYS_mm_interconnect_1_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="217" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="180" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS_mm_interconnect_1" as="cmd_mux" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 18 starting:altera_merlin_multiplexer "submodules/D8M_QSYS_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=150000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=217,VALID_WIDTH=1"
   instancePathKey="D8M_QSYS:.:mm_interconnect_1:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="15.0"
   name="D8M_QSYS_mm_interconnect_1_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="150000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="217" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS_mm_interconnect_1" as="rsp_demux" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 17 starting:altera_merlin_demultiplexer "submodules/D8M_QSYS_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=180,ST_CHANNEL_W=2,ST_DATA_W=217,USE_EXTERNAL_ARB=0"
   instancePathKey="D8M_QSYS:.:mm_interconnect_1:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="15.0"
   name="D8M_QSYS_mm_interconnect_1_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(216:214) response_status(213:212) cache(211:208) protection(207:205) thread_id(204) dest_id(203) src_id(202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="217" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="180" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS_mm_interconnect_1" as="rsp_mux,rsp_mux_001" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 16 starting:altera_merlin_multiplexer "submodules/D8M_QSYS_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:15.0:AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=130,inChannelWidth=0,inDataWidth=130,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=130,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:15.0:inBitsPerSymbol=130,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:15.0:)(clock:15.0:)(reset:15.0:)"
   instancePathKey="D8M_QSYS:.:mm_interconnect_1:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="15.0"
   name="D8M_QSYS_mm_interconnect_1_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="130" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="130" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter name="inDataWidth" value="130" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_1_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="D8M_QSYS_mm_interconnect_1" as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 14 starting:altera_avalon_st_adapter "submodules/D8M_QSYS_mm_interconnect_1_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/D8M_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="D8M_QSYS">queue size: 0 starting:error_adapter "submodules/D8M_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_jtag_dc_streaming:100.99.98.97:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0"
   instancePathKey="D8M_QSYS:.:mem_if_lpddr2_emif:.:dmaster:.:jtag_phy_embedded_in_jtag_master"
   kind="altera_jtag_dc_streaming"
   version="100.99.98.97"
   name="altera_avalon_st_jtag_interface">
  <parameter name="UPSTREAM_FIFO_SIZE" value="0" />
  <parameter name="USE_DOWNSTREAM_READY" value="0" />
  <parameter name="FABRIC" value="2.0" />
  <parameter name="DOWNSTREAM_FIFO_SIZE" value="64" />
  <parameter name="MGMT_CHANNEL_WIDTH" value="-1" />
  <parameter name="PURPOSE" value="1" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="EXPORT_JTAG" value="0" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="D8M_QSYS_mem_if_lpddr2_emif_dmaster"
     as="jtag_phy_embedded_in_jtag_master" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 14 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>dmaster</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:15.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="D8M_QSYS:.:mem_if_lpddr2_emif:.:dmaster:.:timing_adt"
   kind="timing_adapter"
   version="15.0"
   name="D8M_QSYS_mem_if_lpddr2_emif_dmaster_timing_adt">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_dmaster_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS_mem_if_lpddr2_emif_dmaster" as="timing_adt" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 13 starting:timing_adapter "submodules/D8M_QSYS_mem_if_lpddr2_emif_dmaster_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>dmaster</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_bytes_to_packets:15.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="D8M_QSYS:.:mem_if_lpddr2_emif:.:dmaster:.:b2p"
   kind="altera_avalon_st_bytes_to_packets"
   version="15.0"
   name="altera_avalon_st_bytes_to_packets">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS_mem_if_lpddr2_emif_dmaster" as="b2p" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 11 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_packets_to_bytes:15.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="D8M_QSYS:.:mem_if_lpddr2_emif:.:dmaster:.:p2b"
   kind="altera_avalon_st_packets_to_bytes"
   version="15.0"
   name="altera_avalon_st_packets_to_bytes">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS_mem_if_lpddr2_emif_dmaster" as="p2b" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 10 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_packets_to_master:15.0:AUTO_DEVICE_FAMILY=Cyclone V,EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1"
   instancePathKey="D8M_QSYS:.:mem_if_lpddr2_emif:.:dmaster:.:transacto"
   kind="altera_avalon_packets_to_master"
   version="15.0"
   name="altera_avalon_packets_to_master">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS_mem_if_lpddr2_emif_dmaster" as="transacto" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 9 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:15.0:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0"
   instancePathKey="D8M_QSYS:.:mem_if_lpddr2_emif:.:dmaster:.:b2p_adapter"
   kind="channel_adapter"
   version="15.0"
   name="D8M_QSYS_mem_if_lpddr2_emif_dmaster_b2p_adapter">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="8" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="255" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_dmaster_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS_mem_if_lpddr2_emif_dmaster" as="b2p_adapter" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 8 starting:channel_adapter "submodules/D8M_QSYS_mem_if_lpddr2_emif_dmaster_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>dmaster</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:15.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255"
   instancePathKey="D8M_QSYS:.:mem_if_lpddr2_emif:.:dmaster:.:p2b_adapter"
   kind="channel_adapter"
   version="15.0"
   name="D8M_QSYS_mem_if_lpddr2_emif_dmaster_p2b_adapter">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="8" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="255" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mem_if_lpddr2_emif_dmaster_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS_mem_if_lpddr2_emif_dmaster" as="p2b_adapter" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 7 starting:channel_adapter "submodules/D8M_QSYS_mem_if_lpddr2_emif_dmaster_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>dmaster</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_nextgen_lpddr2_controller_core:15.0:AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100011000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,ADDR_CMD_DDR=1,ADDR_ORDER=0,ADDR_RATE_RATIO=2,AFI_ADDR_WIDTH=40,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=2,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=4,AFI_CS_WIDTH=2,AFI_DM_WIDTH=16,AFI_DQ_WIDTH=128,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=2,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=8,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=8,AFI_WRITE_DQS_WIDTH=8,ALLOCATED_RFIFO_PORT=0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=22,AVL_ADDR_WIDTH_PORT_0=0,AVL_ADDR_WIDTH_PORT_1=0,AVL_ADDR_WIDTH_PORT_2=0,AVL_ADDR_WIDTH_PORT_3=0,AVL_ADDR_WIDTH_PORT_4=0,AVL_ADDR_WIDTH_PORT_5=0,AVL_BE_WIDTH=16,AVL_DATA_WIDTH=128,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=0,AVL_DATA_WIDTH_PORT_1=0,AVL_DATA_WIDTH_PORT_2=0,AVL_DATA_WIDTH_PORT_3=0,AVL_DATA_WIDTH_PORT_4=0,AVL_DATA_WIDTH_PORT_5=0,AVL_MAX_SIZE=32,AVL_NUM_SYMBOLS=16,AVL_NUM_SYMBOLS_PORT_0=2,AVL_NUM_SYMBOLS_PORT_1=2,AVL_NUM_SYMBOLS_PORT_2=2,AVL_NUM_SYMBOLS_PORT_3=2,AVL_NUM_SYMBOLS_PORT_4=2,AVL_NUM_SYMBOLS_PORT_5=2,AVL_PORT=,AVL_SIZE_WIDTH=6,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=32,CFG_MEM_CLK_ENTRY_CYCLES=20,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=67,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TCCD_NS=2.5,CFG_TYPE=4,CFG_WRITE_ODT_CHIP=0,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Write-only,Read-only,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=0,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=false,CTL_OUTPUT_REGD=true,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=1,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=0,CV_AVL_ADDR_WIDTH_PORT_1=0,CV_AVL_ADDR_WIDTH_PORT_2=0,CV_AVL_ADDR_WIDTH_PORT_3=0,CV_AVL_ADDR_WIDTH_PORT_4=0,CV_AVL_ADDR_WIDTH_PORT_5=0,CV_AVL_DATA_WIDTH_PORT_0=0,CV_AVL_DATA_WIDTH_PORT_1=0,CV_AVL_DATA_WIDTH_PORT_2=0,CV_AVL_DATA_WIDTH_PORT_3=0,CV_AVL_DATA_WIDTH_PORT_4=0,CV_AVL_DATA_WIDTH_PORT_5=0,CV_AVL_NUM_SYMBOLS_PORT_0=2,CV_AVL_NUM_SYMBOLS_PORT_1=2,CV_AVL_NUM_SYMBOLS_PORT_2=2,CV_AVL_NUM_SYMBOLS_PORT_3=2,CV_AVL_NUM_SYMBOLS_PORT_4=2,CV_AVL_NUM_SYMBOLS_PORT_5=2,CV_CPORT_TYPE_PORT_0=0,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=FALSE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=DISABLE,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_64_BIT,CV_ENUM_PORT1_WIDTH=PORT_64_BIT,CV_ENUM_PORT2_WIDTH=PORT_64_BIT,CV_ENUM_PORT3_WIDTH=PORT_64_BIT,CV_ENUM_PORT4_WIDTH=PORT_64_BIT,CV_ENUM_PORT5_WIDTH=PORT_64_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_RD_DWIDTH_0=DWIDTH_0,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_NO,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_0,CV_ENUM_USER_PRIORITY_1=PRIORITY_0,CV_ENUM_USER_PRIORITY_2=PRIORITY_0,CV_ENUM_USER_PRIORITY_3=PRIORITY_0,CV_ENUM_USER_PRIORITY_4=PRIORITY_0,CV_ENUM_USER_PRIORITY_5=PRIORITY_0,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_0,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_NO,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=5,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=5,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=5,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=5,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=4,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_32,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=FALSE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=DISABLE,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_BANK_ROW_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_2,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_12,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_16,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_6,ENUM_MEM_IF_TCWL=TCWL_5,ENUM_MEM_IF_TFAW=TFAW_16,ENUM_MEM_IF_TMRD=,ENUM_MEM_IF_TRAS=TRAS_16,ENUM_MEM_IF_TRC=TRC_22,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_4,ENUM_MEM_IF_TWR=TWR_6,ENUM_MEM_IF_TWTR=TWTR_4,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_64_BIT,ENUM_PORT1_WIDTH=PORT_64_BIT,ENUM_PORT2_WIDTH=PORT_64_BIT,ENUM_PORT3_WIDTH=PORT_64_BIT,ENUM_PORT4_WIDTH=PORT_64_BIT,ENUM_PORT5_WIDTH=PORT_64_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_0,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_0,ENUM_RD_DWIDTH_0=DWIDTH_0,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=FALSE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_NO,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_0,ENUM_USER_PRIORITY_1=PRIORITY_0,ENUM_USER_PRIORITY_2=PRIORITY_0,ENUM_USER_PRIORITY_3=PRIORITY_0,ENUM_USER_PRIORITY_4=PRIORITY_0,ENUM_USER_PRIORITY_5=PRIORITY_0,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_0,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=FALSE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_NO,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=false,HARD_PHY=false,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=0,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=0,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=3120,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_INT=0,LSB_RFIFO_PORT_0=5,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=5,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=16,MAX_PENDING_WR_CMD=8,MEM_ADD_LAT=0,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=2,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=9,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=2,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=9,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=4,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_TCL=7,MEM_TDQSCK=2,MEM_TFAW=16,MEM_TFAW_NS=50.0,MEM_TINIT_CK=60001,MEM_TINIT_US=200,MEM_TMRD_CK=5,MEM_TRAS=22,MEM_TRAS_NS=70.0,MEM_TRC=27,MEM_TRCD=6,MEM_TRCD_NS=18.0,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=40,MEM_TRFC_NS=130.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=3,MEM_TYPE=LPDDR2,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=3,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=5,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=5,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=0,PRIORITY_PORT_1=0,PRIORITY_PORT_2=0,PRIORITY_PORT_3=0,PRIORITY_PORT_4=0,PRIORITY_PORT_5=0,RATE=Half,RDBUFFER_ADDR_WIDTH=7,RDIMM=false,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=4,SOPC_COMPAT_RESET=false,SPEED_GRADE=7,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Cyclone V,TG_TEMP_PORT_0=0,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=270,TIMING_TDQSCK=5500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.4,TIMING_TDQSQ=240,TIMING_TDQSS=1.0,TIMING_TDS=270,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=290,TIMING_TIS=290,TIMING_TQHS=280,TRK_PARALLEL_SCC_LOAD=true,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6"
   instancePathKey="D8M_QSYS:.:mem_if_lpddr2_emif:.:c0:.:ng0"
   kind="altera_mem_if_nextgen_lpddr2_controller_core"
   version="15.0"
   name="alt_mem_if_nextgen_lpddr2_controller_core">
  <parameter name="VECT_ATTR_COUNTER_ZERO_MATCH" value="0" />
  <parameter name="ENUM_GANGED_ARF" value="DISABLED" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="10" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="450" />
  <parameter name="CFG_DATA_REORDERING_TYPE" value="INTER_BANK" />
  <parameter name="MEM_LEVELING" value="false" />
  <parameter name="CV_ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_TRRD" value="TRRD_4" />
  <parameter name="CV_ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_ATTR_COUNTER_ZERO_RESET" value="DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="MEM_ADD_LAT" value="0" />
  <parameter name="CV_ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR" value="0" />
  <parameter name="CV_ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT" value="0" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="WEIGHT_PORT" value="0,0,0,0,0,0" />
  <parameter name="ENUM_PORT4_WIDTH" value="PORT_64_BIT" />
  <parameter name="INTG_MEM_IF_TRFC" value="34" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="AFI_DQ_WIDTH" value="128" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="ENUM_CPORT5_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="ENUM_CPORT2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="VECT_ATTR_COUNTER_ZERO_MASK" value="0" />
  <parameter name="ALLOCATED_WFIFO_PORT" value="0,None,None,None,None,None" />
  <parameter name="MEM_TRAS_NS" value="70.0" />
  <parameter name="INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_ENUM_CPORT2_WFIFO_MAP" value="FIFO_0" />
  <parameter name="INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENABLE_BONDING" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_BC" value="0" />
  <parameter name="CV_ENUM_PORT1_WIDTH" value="PORT_64_BIT" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP" value="0" />
  <parameter name="ENUM_CPORT1_RFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_ENABLE_INTR" value="DISABLED" />
  <parameter name="INTG_MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="AVL_DATA_WIDTH" value="128" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="CTL_DYNAMIC_BANK_NUM" value="4" />
  <parameter name="ENUM_MEM_IF_ROWADDR_WIDTH" value="ADDR_WIDTH_16" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="CV_PORT_1_CONNECT_TO_AV_PORT" value="1" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="true" />
  <parameter name="CV_ENUM_CPORT1_TYPE" value="DISABLE" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="CV_MSB_WFIFO_PORT_5" value="5" />
  <parameter name="CFG_READ_ODT_CHIP" value="0" />
  <parameter name="CV_MSB_WFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_3" value="5" />
  <parameter name="RDIMM" value="false" />
  <parameter name="ENUM_MEM_IF_COLADDR_WIDTH" value="ADDR_WIDTH_12" />
  <parameter name="ENABLE_USER_ECC" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_PERIOD" value="0" />
  <parameter name="MEM_TRC" value="27" />
  <parameter name="AVL_ADDR_WIDTH_PORT_2" value="0" />
  <parameter name="ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_1" value="0" />
  <parameter name="ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_2" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_0" value="0" />
  <parameter name="ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="AFI_CS_WIDTH" value="2" />
  <parameter name="AVL_ADDR_WIDTH_PORT_5" value="0" />
  <parameter name="ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="AVL_ADDR_WIDTH_PORT_4" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_1" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_3" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_0" value="USE_NO" />
  <parameter name="CV_MSB_WFIFO_PORT_2" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_1" value="5" />
  <parameter name="ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_WFIFO_PORT_0" value="5" />
  <parameter name="TG_TEMP_PORT_5" value="0" />
  <parameter name="TG_TEMP_PORT_3" value="0" />
  <parameter name="TG_TEMP_PORT_4" value="0" />
  <parameter name="TG_TEMP_PORT_1" value="0" />
  <parameter name="TG_TEMP_PORT_2" value="0" />
  <parameter name="TG_TEMP_PORT_0" value="0" />
  <parameter name="ENUM_MEM_IF_BURSTLENGTH" value="MEM_IF_BURSTLENGTH_8" />
  <parameter name="CFG_ENABLE_NO_DM" value="0" />
  <parameter name="INTG_MEM_CLK_ENTRY_CYCLES" value="10" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="CTL_ECC_MULTIPLES_16_24_40_72" value="1" />
  <parameter name="CV_ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_MEM_IF_TCWL" value="TCWL_5" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE" value="false" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Cyclone V" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID" value="0" />
  <parameter name="ENUM_MEM_IF_TRTP" value="TRTP_4" />
  <parameter name="INTG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="10" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_VALID" value="0" />
  <parameter name="CV_ENUM_WR_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="CV_ENUM_WR_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="CTL_CSR_READ_ONLY" value="1" />
  <parameter name="ENUM_MASK_DBE_INTR" value="DISABLED" />
  <parameter name="CV_ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="AC_ROM_MR0_MIRR" value="" />
  <parameter name="MEM_TWTR" value="3" />
  <parameter name="ENUM_ENABLE_BURST_INTERRUPT" value="DISABLED" />
  <parameter name="CV_ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="WEIGHT_PORT_2" value="0" />
  <parameter name="WEIGHT_PORT_1" value="0" />
  <parameter name="WEIGHT_PORT_0" value="0" />
  <parameter name="WEIGHT_PORT_5" value="0" />
  <parameter name="WEIGHT_PORT_4" value="0" />
  <parameter name="WEIGHT_PORT_3" value="0" />
  <parameter name="ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="MEM_TRFC_NS" value="130.0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="ENUM_MEM_IF_TFAW" value="TFAW_16" />
  <parameter name="AFI_ODT_WIDTH" value="0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="ENUM_WFIFO0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="AVL_SYMBOL_WIDTH" value="8" />
  <parameter name="MEM_IF_DM_WIDTH" value="4" />
  <parameter name="LOCAL_CS_WIDTH" value="0" />
  <parameter name="CTL_ECC_ENABLED" value="false" />
  <parameter name="AUTO_POWERDN_EN" value="false" />
  <parameter name="ENUM_WFIFO3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="MAX_PENDING_WR_CMD" value="8" />
  <parameter name="ENUM_ATTR_COUNTER_ONE_RESET" value="DISABLED" />
  <parameter name="ENUM_WRITE_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="ENUM_MEM_IF_CS_PER_RANK" value="MEM_IF_CS_PER_RANK_1" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_TCL" value="7" />
  <parameter name="ENUM_LOCAL_IF_CS_WIDTH" value="ADDR_WIDTH_2" />
  <parameter name="TIMING_TDQSCK" value="5500" />
  <parameter name="CTL_USR_REFRESH_EN" value="false" />
  <parameter name="ENUM_WR_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_WR_FIFO_IN_USE_2" value="FALSE" />
  <parameter name="CFG_PORT_WIDTH_READ_ODT_CHIP" value="1" />
  <parameter name="ENUM_WR_FIFO_IN_USE_1" value="FALSE" />
  <parameter name="ENUM_WR_FIFO_IN_USE_0" value="FALSE" />
  <parameter name="ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AFI_RATE_RATIO" value="2" />
  <parameter name="ENUM_THLD_JAR2_3" value="THRESHOLD_16" />
  <parameter name="ENUM_THLD_JAR2_4" value="THRESHOLD_16" />
  <parameter name="ENUM_THLD_JAR2_5" value="THRESHOLD_16" />
  <parameter name="AV_PORT_0_CONNECT_TO_CV_PORT" value="0" />
  <parameter name="ENUM_CTL_ECC_RMW_ENABLED" value="CTL_ECC_RMW_DISABLED" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="AVL_NUM_SYMBOLS" value="16" />
  <parameter name="CTL_OUTPUT_REGD" value="true" />
  <parameter name="CV_PORT_0_CONNECT_TO_AV_PORT" value="0" />
  <parameter name="CTL_CSR_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_PCH" value="0" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="AVL_PORT" value="" />
  <parameter name="ALLOCATED_RFIFO_PORT" value="0,None,None,None,None,None" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="0" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="" />
  <parameter name="MEM_TDQSCK" value="2" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP" value="0" />
  <parameter name="CV_ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="CTL_ECC_CSR_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP" value="0" />
  <parameter name="MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="CV_ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="AVL_DATA_WIDTH_PORT" value="32,32,32,32,32,32" />
  <parameter name="CTL_ECC_MULTIPLES_40_72" value="1" />
  <parameter name="MSB_RFIFO_PORT_2" value="5" />
  <parameter name="MSB_RFIFO_PORT_3" value="5" />
  <parameter name="MSB_RFIFO_PORT_4" value="5" />
  <parameter name="MSB_RFIFO_PORT_5" value="5" />
  <parameter name="CV_ENUM_PORT5_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_DRV_STR" value="40" />
  <parameter name="MEM_TREFI" value="2341" />
  <parameter name="MSB_RFIFO_PORT_0" value="5" />
  <parameter name="MEM_TRP_NS" value="18.0" />
  <parameter name="MSB_RFIFO_PORT_1" value="5" />
  <parameter name="CTL_HRB_ENABLED" value="false" />
  <parameter name="ENUM_MMR_CFG_MEM_BL" value="MP_BL_8" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_1" value="USE_NO" />
  <parameter name="STARVE_LIMIT" value="10" />
  <parameter name="CV_ENUM_WR_PORT_INFO_2" value="USE_NO" />
  <parameter name="CV_ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="CFG_PORT_WIDTH_WRITE_ODT_CHIP" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="CV_ENUM_WR_PORT_INFO_0" value="USE_NO" />
  <parameter name="CTL_USR_REFRESH" value="0" />
  <parameter name="AV_PORT_2_CONNECT_TO_CV_PORT" value="2" />
  <parameter name="CV_ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL" value="0" />
  <parameter name="MEM_TRCD" value="6" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="MAX_PENDING_RD_CMD" value="16" />
  <parameter name="MEM_WTCL_INT" value="4" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="13" />
  <parameter name="ENUM_CPORT1_TYPE" value="DISABLE" />
  <parameter name="MR1_BL" value="3" />
  <parameter name="MR1_BT" value="0" />
  <parameter name="AV_PORT_5_CONNECT_TO_CV_PORT" value="5" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="CFG_WRITE_ODT_CHIP" value="0" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_5" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_3" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_4" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_1" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_2" value="2" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_0" value="2" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MATCH" value="0" />
  <parameter name="ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_5" value="2" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_1" value="2" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_2" value="2" />
  <parameter name="AC_ROM_MR1_MIRR" value="" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_3" value="2" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_4" value="2" />
  <parameter name="CFG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_0" value="2" />
  <parameter name="CV_PORT_2_CONNECT_TO_AV_PORT" value="2" />
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="AUTO_PD_CYCLES" value="0" />
  <parameter name="ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_PERIOD" value="0" />
  <parameter name="AFI_BANKADDR_WIDTH" value="0" />
  <parameter name="CV_ENUM_CPORT0_TYPE" value="DISABLE" />
  <parameter name="ENUM_THLD_JAR2_0" value="THRESHOLD_16" />
  <parameter name="CTL_DEEP_POWERDN_EN" value="false" />
  <parameter name="CTL_TBP_NUM" value="4" />
  <parameter name="ENUM_THLD_JAR2_1" value="THRESHOLD_16" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="9" />
  <parameter name="ENUM_THLD_JAR2_2" value="THRESHOLD_16" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE_INT" value="false" />
  <parameter name="CFG_ECC_DECODER_REG" value="0" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT_INT" value="false" />
  <parameter name="MEM_CLK_FREQ_MAX" value="400.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="" />
  <parameter name="CTL_DYNAMIC_BANK_ALLOCATION" value="false" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="USE_MM_ADAPTOR" value="true" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_ROM_MR0" value="" />
  <parameter name="MEM_TRAS" value="22" />
  <parameter name="ENUM_ECC_DQ_WIDTH" value="ECC_DQ_WIDTH_0" />
  <parameter name="CTL_ECC_AUTO_CORRECTION_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP" value="0" />
  <parameter name="MEM_TINIT_US" value="200" />
  <parameter name="CTL_SELF_REFRESH" value="0" />
  <parameter name="ENUM_MEM_IF_TWTR" value="TWTR_4" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="ENUM_USER_ECC_EN" value="DISABLE" />
  <parameter name="AC_ROM_MR2" value="00000101000000100000" />
  <parameter name="AC_ROM_MR1" value="01100011000000010000" />
  <parameter name="AC_ROM_MR3" value="00000010000000110000" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_PCH" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_TO_VALID" value="0" />
  <parameter name="ENUM_CFG_BURST_LENGTH" value="BL_8" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="CV_ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="MEM_BANKADDR_WIDTH" value="2" />
  <parameter name="CV_ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="4" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="CFG_TYPE" value="4" />
  <parameter name="ENUM_CLR_INTR" value="NO_CLR_INTR" />
  <parameter name="ENUM_CPORT3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="MR3_DS" value="2" />
  <parameter name="MR2_RLWL" value="5" />
  <parameter name="CV_ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="TIMING_TQHS" value="280" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="AV_PORT_1_CONNECT_TO_CV_PORT" value="1" />
  <parameter name="CV_PORT_5_CONNECT_TO_AV_PORT" value="5" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="MEM_TMRD_CK" value="5" />
  <parameter name="CFG_INTERFACE_WIDTH" value="32" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="CV_ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_MASK_CORR_DROPPED_INTR" value="DISABLED" />
  <parameter name="ENUM_ATTR_STATIC_CONFIG_VALID" value="DISABLED" />
  <parameter name="CTL_ENABLE_WDATA_PATH_LATENCY" value="false" />
  <parameter name="ENUM_CLOCK_OFF_2" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_1" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_0" value="DISABLED" />
  <parameter name="CFG_BURST_LENGTH" value="8" />
  <parameter name="ENUM_CLOCK_OFF_5" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_4" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_3" value="DISABLED" />
  <parameter name="PRIORITY_PORT" value="1,1,1,1,1,1" />
  <parameter name="CV_ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="CFG_MEM_CLK_ENTRY_CYCLES" value="20" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="WRBUFFER_ADDR_WIDTH" value="6" />
  <parameter name="ENUM_CFG_INTERFACE_WIDTH" value="DWIDTH_32" />
  <parameter name="ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="CV_ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="CV_ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="CV_ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="CV_CPORT_TYPE_PORT_2" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_3" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_0" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_1" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_4" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_5" value="0" />
  <parameter name="ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_MEMTYPE" value="DDR3_SDRAM" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="CTL_AUTOPCH_EN" value="false" />
  <parameter name="ENUM_PDN_EXIT_CYCLES" value="SLOW_EXIT" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_TO_VALID" value="0" />
  <parameter name="MEM_DQ_WIDTH" value="32" />
  <parameter name="ENUM_CFG_SELF_RFSH_EXIT_CYCLES" value="" />
  <parameter name="ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="FLY_BY" value="true" />
  <parameter name="ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_0" value="5" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="LSB_RFIFO_PORT_5" value="5" />
  <parameter name="LSB_RFIFO_PORT_3" value="5" />
  <parameter name="LSB_RFIFO_PORT_4" value="5" />
  <parameter name="LSB_RFIFO_PORT_1" value="5" />
  <parameter name="CV_ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_2" value="5" />
  <parameter name="MEM_CLK_MAX_NS" value="2.5" />
  <parameter name="DWIDTH_RATIO" value="4" />
  <parameter name="INTG_MEM_IF_TREFI" value="3120" />
  <parameter name="CFG_CLR_INTR" value="0" />
  <parameter name="ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_ENABLE_NO_DM" value="DISABLED" />
  <parameter name="ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="MEM_TINIT_CK" value="60001" />
  <parameter name="ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="MEM_BL" value="8" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="ENUM_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="ENUM_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="ENUM_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CONTROLLER_LATENCY" value="5" />
  <parameter name="MEM_TRTP" value="3" />
  <parameter name="ENUM_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENUM_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="CV_ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_REGDIMM_ENABLED" value="REGDIMM_DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="ENABLE_BURST_MERGE" value="false" />
  <parameter name="CV_ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="ENUM_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="CV_ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT2_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="CV_ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="ENUM_ENABLE_BURST_TERMINATE" value="DISABLED" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT" value="false" />
  <parameter name="VECT_ATTR_DEBUG_SELECT_BYTE" value="0" />
  <parameter name="CV_PORT_4_CONNECT_TO_AV_PORT" value="4" />
  <parameter name="CTL_LOOK_AHEAD_DEPTH" value="4" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="SOPC_COMPAT_RESET" value="false" />
  <parameter name="ENUM_ENABLE_PIPELINEGLOBAL" value="DISABLED" />
  <parameter name="AFI_CONTROL_WIDTH" value="4" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="ENUM_RD_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_SINGLE_READY_3" value="CONCATENATE_RDY" />
  <parameter name="ENUM_SINGLE_READY_1" value="CONCATENATE_RDY" />
  <parameter name="ENUM_SINGLE_READY_2" value="CONCATENATE_RDY" />
  <parameter name="ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_GEN_DBE" value="GEN_DBE_DISABLED" />
  <parameter name="ENUM_SINGLE_READY_0" value="CONCATENATE_RDY" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="ENUM_ENABLE_DQS_TRACKING" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="ENUM_MEM_IF_TCL" value="TCL_6" />
  <parameter name="ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="CV_ENUM_CPORT1_RFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="LOW_LATENCY" value="false" />
  <parameter name="ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="ENUM_MEM_IF_DQ_PER_CHIP" value="MEM_IF_DQ_PER_CHIP_8" />
  <parameter name="MR1_WC" value="0" />
  <parameter name="ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="RATE" value="Half" />
  <parameter name="POWER_OF_TWO_BUS" value="false" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="MR1_WR" value="3" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="DEBUG_MODE" value="false" />
  <parameter name="CFG_STARVE_LIMIT" value="10" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT" value="0" />
  <parameter name="ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="MEM_CLK_MAX_PS" value="2500.0" />
  <parameter name="ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="4" />
  <parameter name="ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="MEM_TRRD" value="4" />
  <parameter name="ENUM_WR_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_PCH" value="0" />
  <parameter name="ADDR_RATE_RATIO" value="2" />
  <parameter name="CFG_SELF_RFSH_EXIT_CYCLES" value="67" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CTL_REGDIMM_ENABLED" value="false" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_1" value="5" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_0" value="5" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_0" value="0" />
  <parameter name="CV_ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_GEN_SBE" value="GEN_SBE_DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="ENUM_ENABLE_BONDING_WRAPBACK" value="DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_2" value="0" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_1" value="0" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="ENUM_THLD_JAR1_4" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_5" value="THRESHOLD_32" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_4" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_3" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_5" value="0" />
  <parameter name="AFI_WRANK_WIDTH" value="8" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="CFG_ADDR_ORDER" value="0" />
  <parameter name="ENUM_WR_PORT_INFO_0" value="USE_NO" />
  <parameter name="CTL_ODT_ENABLED" value="false" />
  <parameter name="ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ENUM_WR_PORT_INFO_1" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_2" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="13" />
  <parameter name="ENUM_THLD_JAR1_0" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_1" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_2" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_3" value="THRESHOLD_32" />
  <parameter name="ENUM_CPORT2_TYPE" value="DISABLE" />
  <parameter name="ENUM_ENABLE_ATPG" value="DISABLED" />
  <parameter name="MEM_FORMAT" value="DISCRETE" />
  <parameter name="CONTROLLER_TYPE" value="nextgen_v110" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="4" />
  <parameter name="CTL_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="CTL_CS_WIDTH" value="1" />
  <parameter name="ENUM_OUTPUT_REGD" value="DISABLED" />
  <parameter name="MEM_TRFC" value="40" />
  <parameter name="AV_PORT_4_CONNECT_TO_CV_PORT" value="4" />
  <parameter name="ENUM_SYNC_MODE_1" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_0" value="ASYNCHRONOUS" />
  <parameter name="ENUM_SYNC_MODE_3" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_2" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_5" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT4_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_4" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="ENUM_CFG_TYPE" value="DDR3" />
  <parameter name="CV_ENUM_PORT3_WIDTH" value="PORT_64_BIT" />
  <parameter name="ADDR_ORDER" value="0" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="ENUM_MEM_IF_BANKADDR_WIDTH" value="ADDR_WIDTH_3" />
  <parameter name="ENUM_MASK_SBE_INTR" value="DISABLED" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK" value="0" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_READ_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MASK" value="0" />
  <parameter name="MULTICAST_EN" value="false" />
  <parameter name="CV_ENUM_PORT4_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="AC_ROM_MR2_MIRR" value="" />
  <parameter name="ENUM_ENABLE_ECC_CODE_OVERWRITES" value="DISABLED" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="ENUM_MEM_IF_TMRD" value="" />
  <parameter name="CV_LSB_WFIFO_PORT_3" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_2" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_5" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_4" value="5" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MEM_CLK_FREQ" value="300.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="CV_ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_MEM_IF_TWR" value="TWR_6" />
  <parameter name="ENUM_CPORT2_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_TYPE" value="LPDDR2" />
  <parameter name="ENUM_MEM_IF_TRAS" value="TRAS_16" />
  <parameter name="ENUM_INC_SYNC" value="FIFO_SET_2" />
  <parameter name="ENUM_MEM_IF_TRCD" value="TRCD_6" />
  <parameter name="TIMING_TIS" value="290" />
  <parameter name="ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR" value="0" />
  <parameter name="CTL_CMD_QUEUE_DEPTH" value="8" />
  <parameter name="AVL_ADDR_WIDTH" value="22" />
  <parameter name="CV_ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MAX10_CFG" value="false" />
  <parameter name="CFG_REORDER_DATA" value="true" />
  <parameter name="ENUM_ENABLE_FAST_EXIT_PPD" value="DISABLED" />
  <parameter name="ENUM_CPORT1_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_PORT3_WIDTH" value="PORT_64_BIT" />
  <parameter name="CONTINUE_AFTER_CAL_FAIL" value="false" />
  <parameter name="AFI_RRANK_WIDTH" value="8" />
  <parameter name="ENUM_WFIFO1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_CFG_STARVE_LIMIT" value="STARVE_LIMIT_32" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="ENUM_MEM_IF_TCCD" value="TCCD_4" />
  <parameter name="CV_ENUM_PORT2_WIDTH" value="PORT_64_BIT" />
  <parameter name="AVL_BE_WIDTH" value="16" />
  <parameter name="AVL_MAX_SIZE" value="32" />
  <parameter name="ENUM_CTL_USR_REFRESH" value="CTL_USR_REFRESH_DISABLED" />
  <parameter name="CV_ENUM_CPORT2_RFIFO_MAP" value="FIFO_0" />
  <parameter name="CFG_ERRCMD_FIFO_REG" value="0" />
  <parameter name="ENUM_DISABLE_MERGING" value="MERGING_ENABLED" />
  <parameter name="CV_ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_ADDR_ORDER" value="CHIP_BANK_ROW_COL" />
  <parameter name="AFI_DM_WIDTH" value="16" />
  <parameter name="ENUM_CTL_ECC_ENABLED" value="CTL_ECC_DISABLED" />
  <parameter name="BYTE_ENABLE" value="true" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="ENUM_MEM_IF_CS_WIDTH" value="MEM_IF_CS_WIDTH_1" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="2" />
  <parameter name="CV_ENUM_PORT0_WIDTH" value="PORT_64_BIT" />
  <parameter name="ENUM_CAL_REQ" value="DISABLED" />
  <parameter name="ENUM_PORT0_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_IF_DQ_WIDTH" value="32" />
  <parameter name="ADDR_CMD_DDR" value="1" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_1" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_0" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_3" value="0" />
  <parameter name="MEM_TFAW_NS" value="50.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_2" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_5" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_4" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_3" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_2" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_1" value="0" />
  <parameter name="AVL_DATA_WIDTH_PORT_0" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_5" value="0" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_4" value="0" />
  <parameter name="AFI_CLK_EN_WIDTH" value="2" />
  <parameter name="ENUM_MEM_IF_DWIDTH" value="MEM_IF_DWIDTH_32" />
  <parameter name="ENUM_RD_PORT_INFO_2" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_MEM_IF_SPEEDBIN" value="DDR3_1066_6_6_6" />
  <parameter name="ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="ENUM_CPORT0_TYPE" value="DISABLE" />
  <parameter name="CV_ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_TRP" value="TRP_6" />
  <parameter name="CV_ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="CV_ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="AVL_SIZE_WIDTH" value="6" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_0" value="FALSE" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_2" value="FALSE" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_1" value="FALSE" />
  <parameter name="RDBUFFER_ADDR_WIDTH" value="7" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_MEM_IF_TRC" value="TRC_22" />
  <parameter name="ENUM_RD_PORT_INFO_0" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_1" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_0" value="DWIDTH_0" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter
     name="CPORT_TYPE_PORT"
     value="Write-only,Read-only,Bidirectional,Bidirectional,Bidirectional,Bidirectional" />
  <parameter name="AC_ROM_MR1_CALIB" value="01100011000000010000" />
  <parameter name="INTG_CYC_TO_RLD_JARS_5" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_4" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_3" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_2" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_1" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_0" value="1" />
  <parameter name="SPEED_GRADE" value="7" />
  <parameter name="CV_ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="ENUM_PORT1_WIDTH" value="PORT_64_BIT" />
  <parameter name="CV_ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="MEM_TRCD_NS" value="18.0" />
  <parameter name="ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="AFI_ADDR_WIDTH" value="40" />
  <parameter name="ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="9" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="CTL_SELF_REFRESH_EN" value="false" />
  <parameter name="MSB_WFIFO_PORT_0" value="5" />
  <parameter name="CV_LSB_RFIFO_PORT_5" value="5" />
  <parameter name="MSB_WFIFO_PORT_1" value="5" />
  <parameter name="TIMING_TDS" value="270" />
  <parameter name="MSB_WFIFO_PORT_2" value="5" />
  <parameter name="MSB_WFIFO_PORT_3" value="5" />
  <parameter name="MSB_WFIFO_PORT_4" value="5" />
  <parameter name="MSB_WFIFO_PORT_5" value="5" />
  <parameter name="CFG_TCCD" value="2" />
  <parameter name="ENUM_MEM_IF_AL" value="AL_0" />
  <parameter name="ENUM_TEST_MODE" value="NORMAL_MODE" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="CV_LSB_RFIFO_PORT_0" value="5" />
  <parameter name="ENUM_CPORT0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_LSB_RFIFO_PORT_2" value="5" />
  <parameter name="CV_LSB_RFIFO_PORT_1" value="5" />
  <parameter name="TIMING_TDH" value="270" />
  <parameter name="AV_PORT_3_CONNECT_TO_CV_PORT" value="3" />
  <parameter name="CV_LSB_RFIFO_PORT_4" value="5" />
  <parameter name="SCC_DATA_WIDTH" value="4" />
  <parameter name="CV_LSB_RFIFO_PORT_3" value="5" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_BC" value="0" />
  <parameter name="CV_ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="USE_DQS_TRACKING" value="true" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_MEM_IF_DQS_WIDTH" value="DQS_WIDTH_4" />
  <parameter name="CTL_ZQCAL_EN" value="false" />
  <parameter name="ENUM_DFX_BYPASS_ENABLE" value="DFX_BYPASS_DISABLED" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="ENUM_CTRL_WIDTH" value="DATA_WIDTH_64_BIT" />
  <parameter name="CV_ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="8" />
  <parameter name="CV_ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT2_TYPE" value="DISABLE" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="ENUM_PORT2_WIDTH" value="PORT_64_BIT" />
  <parameter name="MEM_TRP" value="6" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_RDWR" value="0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_1" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_2" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_3" value="EMPTY" />
  <parameter name="MEM_TRRD_NS" value="10.0" />
  <parameter name="CV_PORT_3_CONNECT_TO_AV_PORT" value="3" />
  <parameter name="ENUM_DELAY_BONDING" value="BONDING_LATENCY_0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_0" value="EMPTY" />
  <parameter name="LSB_WFIFO_PORT_4" value="5" />
  <parameter name="LSB_WFIFO_PORT_5" value="5" />
  <parameter name="LSB_WFIFO_PORT_2" value="5" />
  <parameter name="LSB_WFIFO_PORT_3" value="5" />
  <parameter name="LSB_WFIFO_PORT_0" value="5" />
  <parameter name="LSB_WFIFO_PORT_1" value="5" />
  <parameter name="CFG_PDN_EXIT_CYCLES" value="10" />
  <parameter name="ENUM_WFIFO2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="TIMING_TDQSS" value="1.0" />
  <parameter name="TIMING_TDQSQ" value="240" />
  <parameter name="ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT1_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_0" />
  <parameter name="ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_0" />
  <parameter name="TIMING_TDQSH" value="0.4" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_0" />
  <parameter name="ENUM_RD_FIFO_IN_USE_2" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_0" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_1" value="FALSE" />
  <parameter name="ENUM_REORDER_DATA" value="DATA_REORDERING" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="PRIORITY_PORT_0" value="0" />
  <parameter name="MEM_TWR" value="5" />
  <parameter name="PRIORITY_PORT_2" value="0" />
  <parameter name="PRIORITY_PORT_1" value="0" />
  <parameter name="AC_ROM_MR3_MIRR" value="" />
  <parameter name="CPORT_TYPE_PORT_3" value="0" />
  <parameter name="MEM_IF_DQS_WIDTH" value="4" />
  <parameter name="CPORT_TYPE_PORT_2" value="0" />
  <parameter name="CPORT_TYPE_PORT_1" value="0" />
  <parameter name="TIMING_TIH" value="290" />
  <parameter name="CPORT_TYPE_PORT_0" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD" value="0" />
  <parameter name="USE_AXI_ADAPTOR" value="false" />
  <parameter name="PRIORITY_PORT_4" value="0" />
  <parameter name="PRIORITY_PORT_3" value="0" />
  <parameter name="PRIORITY_PORT_5" value="0" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_2" value="FALSE" />
  <parameter name="ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_1" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_0" value="FALSE" />
  <parameter name="NUM_OF_PORTS" value="1" />
  <parameter name="CV_ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="CYCLONEV" />
  <parameter name="CPORT_TYPE_PORT_5" value="0" />
  <parameter name="CPORT_TYPE_PORT_4" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="CV_MSB_RFIFO_PORT_1" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_0" value="5" />
  <parameter name="ENUM_PORT5_WIDTH" value="PORT_64_BIT" />
  <parameter name="CV_MSB_RFIFO_PORT_5" value="5" />
  <parameter name="MEM_TFAW" value="16" />
  <parameter name="CV_MSB_RFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_3" value="5" />
  <parameter name="CV_ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_RFIFO_PORT_2" value="5" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_arbiter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_burst_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_cmd_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_buffer_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_burst_tracking.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_dataid_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_list.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_define.iv"
       type="VERILOG_INCLUDE"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_input_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_rank_timer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_sideband.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_tbp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_timing_param.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v"
       type="VERILOG"
       attributes="" />
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_if_nextgen_lpddr2_controller_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_lpddr2_controller_core/alt_mem_if_nextgen_lpddr2_controller_core_hw.tcl" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="J:/altera/15.0.0.145/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS_mem_if_lpddr2_emif_c0" as="ng0" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 5 starting:altera_mem_if_nextgen_lpddr2_controller_core "submodules/alt_mem_if_nextgen_lpddr2_controller_core"</message>
   <message level="Info" culprit="ng0"><![CDATA["<b>c0</b>" instantiated <b>altera_mem_if_nextgen_lpddr2_controller_core</b> "<b>ng0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_mem_ddrx_mm_st_converter:15.0:AVL_ADDR_WIDTH=22,AVL_BYTE_ENABLE=true,AVL_DATA_WIDTH=128,AVL_NUM_SYMBOLS=16,AVL_SIZE_WIDTH=6,AVL_SYMBOL_WIDTH=8,CFG_DWIDTH_RATIO=4,CTL_AUTOPCH_EN=false,CTL_ECC_ENABLED=false,ENABLE_CTRL_AVALON_INTERFACE=true,LOCAL_ID_WIDTH=8,MAX_PENDING_READ_TRANSACTION=32,MULTICAST_EN=false"
   instancePathKey="D8M_QSYS:.:mem_if_lpddr2_emif:.:c0:.:a0"
   kind="alt_mem_ddrx_mm_st_converter"
   version="15.0"
   name="alt_mem_ddrx_mm_st_converter">
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="MAX_PENDING_READ_TRANSACTION" value="32" />
  <parameter name="AVL_DATA_WIDTH" value="128" />
  <parameter name="MULTICAST_EN" value="false" />
  <parameter name="AVL_SYMBOL_WIDTH" value="8" />
  <parameter name="CTL_AUTOPCH_EN" value="false" />
  <parameter name="AVL_SIZE_WIDTH" value="6" />
  <parameter name="AVL_BYTE_ENABLE" value="true" />
  <parameter name="CTL_ECC_ENABLED" value="false" />
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="AVL_ADDR_WIDTH" value="22" />
  <parameter name="AVL_NUM_SYMBOLS" value="16" />
  <parameter name="CFG_DWIDTH_RATIO" value="4" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_nextgen_ddr_controller_110/rtl/alt_mem_ddrx_mm_st_converter/alt_mem_ddrx_mm_st_converter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D8M_QSYS_mem_if_lpddr2_emif_c0" as="a0" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 4 starting:alt_mem_ddrx_mm_st_converter "submodules/alt_mem_ddrx_mm_st_converter"</message>
   <message level="Info" culprit="a0"><![CDATA["<b>c0</b>" instantiated <b>alt_mem_ddrx_mm_st_converter</b> "<b>a0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:15.0:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="D8M_QSYS:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="15.0"
   name="D8M_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="D8M_QSYS_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 1 starting:error_adapter "submodules/D8M_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:15.0:inBitsPerSymbol=130,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="D8M_QSYS:.:mm_interconnect_1:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="15.0"
   name="D8M_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="130" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="K:/SVN/d8m-gpio/cd/Demonstrations/C5G_D8M/C5G_D8M_VIP_1080p1/C5G_D8M_VIP_1080p/D8M_QSYS/synthesis/submodules/D8M_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="J:/altera/15.0.0.145/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="D8M_QSYS_mm_interconnect_1_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="D8M_QSYS">queue size: 0 starting:error_adapter "submodules/D8M_QSYS_mm_interconnect_1_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
