//Copyright (C)2014-2023 Gowin Semiconductor Corporation.
//All rights reserved.

INTRODUCTION:
The document contains two main sections: Timing Report Directory and Core Timing Report.

============================================================
Note:Timing Report Directory

1. Timing Message
2. Timing Summaries
	2.1 STA Tool Run Summary
	2.2 Clock Summary
	2.3 Max Frequency Summary
	2.4 Total Negative Slack Summary
3. Timing Details
	3.1 Path Slacks Table
		3.1.1 Setup Paths Table
		3.1.2 Hold Paths Table
		3.1.3 Recovery Paths Table
		3.1.4 Removal Paths Table
	3.2 Minimum Pulse Width Table
	3.3 Timing Report By Analysis Type
		3.3.1 Setup Analysis Report
		3.3.2 Hold Analysis Report
		3.3.3 Recovery Analysis Report
		3.3.4 Removal Analysis Report
	3.4 Minimum Pulse Width Report
	3.5 High Fanout Nets Report
	3.6 Route Congestions Report
	3.7 Timing Exceptions Report
		3.7.1 Setup Analysis Report
		3.7.2 Hold Analysis Report
		3.7.3 Recovery Analysis Report
		3.7.4 Recovery Analysis Report
	3.8 Timing Constraints Report

============================================================

Note:Core Timing Report

1. Timing Messages
<Report Title>: Timing Analysis Report
<Design File>: C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\impl\gwsynthesis\Data_acquisition.vg
<Physical Constraints File>: C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\src\PSRAM_UART_pins.cst
<Timing Constraints File>: ---
<Tool Version>: V1.9.9 (64-bit)
<Part Number>: GW1NZ-LV1QN48C6/I5
<Device>: GW1NZ-1
<Created Time>: Sat Jan  4 12:24:26 2025


2. Timing Summaries
2.1 STA Tool Run Summary
<Setup Delay Model>:Slow 1.14V 85C C6/I5
<Hold Delay Model>:Fast 1.26V 0C C6/I5
<Numbers of Paths Analyzed>:2319
<Numbers of Endpoints Analyzed>:1085
<Numbers of Falling Endpoints>:97
<Numbers of Setup Violated Endpoints>:4
<Numbers of Hold Violated Endpoints>:0

2.2 Clock Summary
                Clock Name                    Type      Period   Frequency   Rise     Fall        Source       Master            Objects           
 ========================================= =========== ======== =========== ======= ======== ================ ========= ========================== 
  sys_clk                                   Base        37.037   27.000MHz   0.000   18.519                              sys_clk_ibuf/I            
  clk2/rpll_inst/CLKOUT.default_gen_clk     Generated   11.905   84.000MHz   0.000   5.952    sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUT     
  clk2/rpll_inst/CLKOUTP.default_gen_clk    Generated   11.905   84.000MHz   0.000   5.952    sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUTP    
  clk2/rpll_inst/CLKOUTD.default_gen_clk    Generated   23.810   42.000MHz   0.000   11.905   sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUTD    
  clk2/rpll_inst/CLKOUTD3.default_gen_clk   Generated   35.714   28.000MHz   0.000   17.857   sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUTD3   

2.3 Max Frequency Summary
  NO.                Clock Name                 Constraint    Actual Fmax   Level   Entity  
 ===== ======================================= ============= ============= ======= ======== 
  1     clk2/rpll_inst/CLKOUT.default_gen_clk   84.000(MHz)   77.332(MHz)   3       TOP     
No timing paths to get frequency of sys_clk!
No timing paths to get frequency of clk2/rpll_inst/CLKOUTP.default_gen_clk!
No timing paths to get frequency of clk2/rpll_inst/CLKOUTD.default_gen_clk!
No timing paths to get frequency of clk2/rpll_inst/CLKOUTD3.default_gen_clk!

2.4 Total Negative Slack Summary
                Clock Name                  Analysis Type   EndPoints TNS   Number of EndPoints  
 ========================================= =============== =============== ===================== 
  sys_clk                                   setup           0.000           0                    
  sys_clk                                   hold            0.000           0                    
  clk2/rpll_inst/CLKOUT.default_gen_clk     setup           -2.000          4                    
  clk2/rpll_inst/CLKOUT.default_gen_clk     hold            0.000           0                    
  clk2/rpll_inst/CLKOUTP.default_gen_clk    setup           0.000           0                    
  clk2/rpll_inst/CLKOUTP.default_gen_clk    hold            0.000           0                    
  clk2/rpll_inst/CLKOUTD.default_gen_clk    setup           0.000           0                    
  clk2/rpll_inst/CLKOUTD.default_gen_clk    hold            0.000           0                    
  clk2/rpll_inst/CLKOUTD3.default_gen_clk   setup           0.000           0                    
  clk2/rpll_inst/CLKOUTD3.default_gen_clk   hold            0.000           0                    


3. Timing Details
3.1 Path Slacks Table
3.1.1 Setup Paths Table
<Report Command>:report_timing -setup -max_paths 25 -max_common_paths 1
  Path Number   Path Slack                From Node                               To Node                                  From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ ===================================== ======================================== =========================================== =========================================== ========== ============ ============ 
  1             -0.513       initialize/PSRAM_com/counter_3_s1/Q   initialize/PSRAM_com/data_out_0_s1/CE    clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   5.952      0.019        6.404       
  2             -0.513       initialize/PSRAM_com/counter_3_s1/Q   initialize/PSRAM_com/data_out_1_s0/CE    clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   5.952      0.019        6.404       
  3             -0.513       initialize/PSRAM_com/counter_3_s1/Q   initialize/PSRAM_com/data_out_2_s0/CE    clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   5.952      0.019        6.403       
  4             -0.461       initialize/PSRAM_com/counter_3_s1/Q   initialize/PSRAM_com/data_out_3_s0/CE    clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   5.952      0.019        6.351       
  5             0.037        initialize/PSRAM_com/counter_3_s1/Q   initialize/PSRAM_com/data_out_7_s0/CE    clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   5.952      0.019        5.853       
  6             0.037        initialize/PSRAM_com/counter_3_s1/Q   initialize/PSRAM_com/data_out_11_s0/CE   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   5.952      0.019        5.853       
  7             0.314        initialize/PSRAM_com/counter_3_s1/Q   initialize/PSRAM_com/data_out_5_s0/CE    clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   5.952      0.019        5.577       
  8             0.314        initialize/PSRAM_com/counter_3_s1/Q   initialize/PSRAM_com/data_out_9_s0/CE    clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   5.952      0.019        5.577       
  9             0.314        initialize/PSRAM_com/counter_3_s1/Q   initialize/PSRAM_com/data_out_12_s0/CE   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   5.952      0.019        5.577       
  10            0.314        initialize/PSRAM_com/counter_3_s1/Q   initialize/PSRAM_com/data_out_13_s0/CE   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   5.952      0.019        5.577       
  11            0.405        initialize/PSRAM_com/counter_3_s1/Q   initialize/PSRAM_com/data_out_15_s0/CE   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   5.952      0.019        5.486       
  12            0.405        initialize/PSRAM_com/counter_3_s1/Q   initialize/PSRAM_com/data_out_6_s0/CE    clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   5.952      0.019        5.486       
  13            0.765        initialize/PSRAM_com/counter_3_s1/Q   initialize/PSRAM_com/data_out_4_s0/CE    clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   5.952      0.019        5.126       
  14            0.765        initialize/PSRAM_com/counter_3_s1/Q   initialize/PSRAM_com/data_out_8_s0/CE    clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   5.952      0.019        5.126       
  15            0.765        initialize/PSRAM_com/counter_3_s1/Q   initialize/PSRAM_com/data_out_10_s0/CE   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   5.952      0.019        5.126       
  16            0.765        initialize/PSRAM_com/counter_3_s1/Q   initialize/PSRAM_com/data_out_14_s0/CE   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   5.952      0.019        5.126       
  17            2.375        UART1/rxByteCounter_4_s0/Q            UART1/buffer[0]_0_s1/RESET               clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.486       
  18            2.375        UART1/rxByteCounter_4_s0/Q            UART1/buffer[0]_1_s1/RESET               clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.486       
  19            2.375        UART1/rxByteCounter_4_s0/Q            UART1/buffer[0]_2_s1/RESET               clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.486       
  20            2.375        UART1/rxByteCounter_4_s0/Q            UART1/buffer[0]_3_s1/RESET               clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.486       
  21            2.375        UART1/rxByteCounter_4_s0/Q            UART1/buffer[0]_4_s1/RESET               clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.486       
  22            2.375        UART1/rxByteCounter_4_s0/Q            UART1/buffer[0]_5_s1/RESET               clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.486       
  23            2.375        UART1/rxByteCounter_4_s0/Q            UART1/buffer[0]_6_s1/RESET               clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.486       
  24            2.375        UART1/rxByteCounter_4_s0/Q            UART1/buffer[0]_7_s1/RESET               clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.486       
  25            2.375        UART1/rxByteCounter_4_s0/Q            UART1/buffer[1]_0_s1/RESET               clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   11.905     0.000        9.486       

3.1.2 Hold Paths Table
<Report Command>:report_timing -hold -max_paths 25 -max_common_paths 1
  Path Number   Path Slack                     From Node                                           To Node                                         From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ =============================================== ====================================================== =========================================== =========================================== ========== ============ ============ 
  1             0.561        debuttonA/sync_button_debounced/resync_2_s0/Q   debuttonA/sync_button_debounced/button_once_s0/RESET   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.576       
  2             0.568        com_start_s0/Q                                  quad_start_mcu_s0/RESET                                clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.583       
  3             0.708        UART1/txCounter_10_s5/Q                         UART1/txCounter_10_s5/D                                clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  4             0.708        initialize/command_5_s2/Q                       initialize/command_5_s2/D                              clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  5             0.708        address_0_s2/Q                                  address_0_s2/D                                         clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  6             0.708        read_write_1_s2/Q                               read_write_1_s2/D                                      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  7             0.708        buttons_pressed_1_s0/Q                          buttons_pressed_1_s0/D                                 clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  8             0.709        UART1/txCounter_0_s3/Q                          UART1/txCounter_0_s3/D                                 clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.709       
  9             0.709        UART1/txBitNumber_2_s2/Q                        UART1/txBitNumber_2_s2/D                               clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.709       
  10            0.709        UART1/txCounter_6_s2/Q                          UART1/txCounter_6_s2/D                                 clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.709       
  11            0.709        address_acq_1_s0/Q                              address_acq_1_s0/D                                     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.709       
  12            0.709        adc_data_in_5_s0/Q                              adc_data_in_5_s0/D                                     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.709       
  13            0.709        adc_data_in_7_s0/Q                              adc_data_in_7_s0/D                                     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.709       
  14            0.710        UART1/txBitNumber_0_s2/Q                        UART1/txBitNumber_0_s2/D                               clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.710       
  15            0.710        UART1/txCounter_4_s2/Q                          UART1/txCounter_4_s2/D                                 clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.710       
  16            0.710        UART1/rxBitNumber_2_s1/Q                        UART1/rxBitNumber_2_s1/D                               clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.710       
  17            0.710        UART1/rxCounter_1_s1/Q                          UART1/rxCounter_1_s1/D                                 clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.710       
  18            0.710        adc_data_in_1_s0/Q                              adc_data_in_1_s0/D                                     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.710       
  19            0.710        i_3_s0/Q                                        i_3_s0/D                                               clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.710       
  20            0.710        i_7_s0/Q                                        i_7_s0/D                                               clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.710       
  21            0.710        i_12_s0/Q                                       i_12_s0/D                                              clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.710       
  22            0.711        UART1/txCounter_7_s2/Q                          UART1/txCounter_7_s2/D                                 clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.711       
  23            0.711        i_17_s0/Q                                       i_17_s0/D                                              clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.711       
  24            0.712        i_15_s0/Q                                       i_15_s0/D                                              clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.712       
  25            0.712        i_19_s0/Q                                       i_19_s0/D                                              clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.712       

3.1.3 Recovery Paths Table
<Report Command>:report_timing -recovery -max_paths 25 -max_common_paths 1
Nothing to report!
3.1.4 Removal Paths Table
<Report Command>:report_timing -removal -max_paths 25 -max_common_paths 1
Nothing to report!
3.2 Minimum Pulse Width Table
Report Command:report_min_pulse_width -nworst 10 -detail
  Number   Slack   Actual Width   Required Width        Type                         Clock                                Objects               
 ======== ======= ============== ================ ================= ======================================= =================================== 
  1        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   d_com_start_s0                     
  2        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   start_acquisition_s0               
  3        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   n1621_s0                           
  4        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   n1629_s0                           
  5        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   read_9_s0                          
  6        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   buttons_pressed_1_s0               
  7        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   i_minus_i_pivot_reg_17_s0          
  8        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   initialize/spi_start_s1            
  9        4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   initialize/PSRAM_com/counter_5_s1  
  10       4.624   5.874          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   initialize/PSRAM_com/n543_s0       

3.3 Timing Report By Analysis Type
3.3.1 Setup Analysis Report
Report Command:report_timing -setup -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : -0.513
Data Arrival Time : 14.175
Data Required Time: 13.661
From              : counter_3_s1
To                : data_out_0_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======= ====== ==== ======== ============ ======================================= 
  5.952    5.952                                     active clock edge time                 
  5.952    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  7.508    1.556   tCL    FF   519      PLL_R        clk2/rpll_inst/CLKOUT                  
  7.771    0.262   tNET   FF   1        R8C2[2][A]   initialize/PSRAM_com/counter_3_s1/CLK  
  8.229    0.458   tC2Q   FF   11       R8C2[2][A]   initialize/PSRAM_com/counter_3_s1/Q    
  10.037   1.808   tNET   FF   1        R5C5[3][B]   initialize/PSRAM_com/n657_s1/I0        
  11.063   1.026   tINS   FR   1        R5C5[3][B]   initialize/PSRAM_com/n657_s1/F         
  11.482   0.419   tNET   RR   1        R4C5[3][A]   initialize/PSRAM_com/n657_s0/I3        
  12.543   1.061   tINS   RR   16       R4C5[3][A]   initialize/PSRAM_com/n657_s0/F         
  14.175   1.632   tNET   RR   1        IOT16[A]     initialize/PSRAM_com/data_out_0_s1/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                       NODE                   
 ======== ======== ====== ==== ======== ========== ======================================== 
  11.905   11.905                                   active clock edge time                  
  11.905   0.000                                    clk2/rpll_inst/CLKOUT.default_gen_clk   
  13.461   1.556    tCL    RR   519      PLL_R      clk2/rpll_inst/CLKOUT                   
  13.705   0.244    tNET   RR   1        IOT16[A]   initialize/PSRAM_com/data_out_0_s1/CLK  
  13.661   -0.043   tSu         1        IOT16[A]   initialize/PSRAM_com/data_out_0_s1      

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 5.952
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 2.087 32.590%, 
                    route: 3.858 60.253%, 
                    tC2Q: 0.458 7.157%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path2						
Path Summary:
Slack             : -0.513
Data Arrival Time : 14.175
Data Required Time: 13.661
From              : counter_3_s1
To                : data_out_1_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======= ====== ==== ======== ============ ======================================= 
  5.952    5.952                                     active clock edge time                 
  5.952    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  7.508    1.556   tCL    FF   519      PLL_R        clk2/rpll_inst/CLKOUT                  
  7.771    0.262   tNET   FF   1        R8C2[2][A]   initialize/PSRAM_com/counter_3_s1/CLK  
  8.229    0.458   tC2Q   FF   11       R8C2[2][A]   initialize/PSRAM_com/counter_3_s1/Q    
  10.037   1.808   tNET   FF   1        R5C5[3][B]   initialize/PSRAM_com/n657_s1/I0        
  11.063   1.026   tINS   FR   1        R5C5[3][B]   initialize/PSRAM_com/n657_s1/F         
  11.482   0.419   tNET   RR   1        R4C5[3][A]   initialize/PSRAM_com/n657_s0/I3        
  12.543   1.061   tINS   RR   16       R4C5[3][A]   initialize/PSRAM_com/n657_s0/F         
  14.175   1.632   tNET   RR   1        IOT16[B]     initialize/PSRAM_com/data_out_1_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                       NODE                   
 ======== ======== ====== ==== ======== ========== ======================================== 
  11.905   11.905                                   active clock edge time                  
  11.905   0.000                                    clk2/rpll_inst/CLKOUT.default_gen_clk   
  13.461   1.556    tCL    RR   519      PLL_R      clk2/rpll_inst/CLKOUT                   
  13.705   0.244    tNET   RR   1        IOT16[B]   initialize/PSRAM_com/data_out_1_s0/CLK  
  13.661   -0.043   tSu         1        IOT16[B]   initialize/PSRAM_com/data_out_1_s0      

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 5.952
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 2.087 32.590%, 
                    route: 3.858 60.253%, 
                    tC2Q: 0.458 7.157%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path3						
Path Summary:
Slack             : -0.513
Data Arrival Time : 14.174
Data Required Time: 13.661
From              : counter_3_s1
To                : data_out_2_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======= ====== ==== ======== ============ ======================================= 
  5.952    5.952                                     active clock edge time                 
  5.952    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  7.508    1.556   tCL    FF   519      PLL_R        clk2/rpll_inst/CLKOUT                  
  7.771    0.262   tNET   FF   1        R8C2[2][A]   initialize/PSRAM_com/counter_3_s1/CLK  
  8.229    0.458   tC2Q   FF   11       R8C2[2][A]   initialize/PSRAM_com/counter_3_s1/Q    
  10.037   1.808   tNET   FF   1        R5C5[3][B]   initialize/PSRAM_com/n657_s1/I0        
  11.063   1.026   tINS   FR   1        R5C5[3][B]   initialize/PSRAM_com/n657_s1/F         
  11.482   0.419   tNET   RR   1        R4C5[3][A]   initialize/PSRAM_com/n657_s0/I3        
  12.543   1.061   tINS   RR   16       R4C5[3][A]   initialize/PSRAM_com/n657_s0/F         
  14.174   1.631   tNET   RR   1        IOT17[A]     initialize/PSRAM_com/data_out_2_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                       NODE                   
 ======== ======== ====== ==== ======== ========== ======================================== 
  11.905   11.905                                   active clock edge time                  
  11.905   0.000                                    clk2/rpll_inst/CLKOUT.default_gen_clk   
  13.461   1.556    tCL    RR   519      PLL_R      clk2/rpll_inst/CLKOUT                   
  13.705   0.244    tNET   RR   1        IOT17[A]   initialize/PSRAM_com/data_out_2_s0/CLK  
  13.661   -0.043   tSu         1        IOT17[A]   initialize/PSRAM_com/data_out_2_s0      

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 5.952
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 2.087 32.593%, 
                    route: 3.858 60.249%, 
                    tC2Q: 0.458 7.158%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path4						
Path Summary:
Slack             : -0.461
Data Arrival Time : 14.122
Data Required Time: 13.661
From              : counter_3_s1
To                : data_out_3_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======= ====== ==== ======== ============ ======================================= 
  5.952    5.952                                     active clock edge time                 
  5.952    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  7.508    1.556   tCL    FF   519      PLL_R        clk2/rpll_inst/CLKOUT                  
  7.771    0.262   tNET   FF   1        R8C2[2][A]   initialize/PSRAM_com/counter_3_s1/CLK  
  8.229    0.458   tC2Q   FF   11       R8C2[2][A]   initialize/PSRAM_com/counter_3_s1/Q    
  10.037   1.808   tNET   FF   1        R5C5[3][B]   initialize/PSRAM_com/n657_s1/I0        
  11.063   1.026   tINS   FR   1        R5C5[3][B]   initialize/PSRAM_com/n657_s1/F         
  11.482   0.419   tNET   RR   1        R4C5[3][A]   initialize/PSRAM_com/n657_s0/I3        
  12.543   1.061   tINS   RR   16       R4C5[3][A]   initialize/PSRAM_com/n657_s0/F         
  14.122   1.579   tNET   RR   1        IOT15[B]     initialize/PSRAM_com/data_out_3_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                       NODE                   
 ======== ======== ====== ==== ======== ========== ======================================== 
  11.905   11.905                                   active clock edge time                  
  11.905   0.000                                    clk2/rpll_inst/CLKOUT.default_gen_clk   
  13.461   1.556    tCL    RR   519      PLL_R      clk2/rpll_inst/CLKOUT                   
  13.705   0.244    tNET   RR   1        IOT15[B]   initialize/PSRAM_com/data_out_3_s0/CLK  
  13.661   -0.043   tSu         1        IOT15[B]   initialize/PSRAM_com/data_out_3_s0      

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 5.952
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 2.087 32.859%, 
                    route: 3.806 59.925%, 
                    tC2Q: 0.458 7.216%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path5						
Path Summary:
Slack             : 0.037
Data Arrival Time : 13.624
Data Required Time: 13.661
From              : counter_3_s1
To                : data_out_7_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======= ====== ==== ======== ============ ======================================= 
  5.952    5.952                                     active clock edge time                 
  5.952    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  7.508    1.556   tCL    FF   519      PLL_R        clk2/rpll_inst/CLKOUT                  
  7.771    0.262   tNET   FF   1        R8C2[2][A]   initialize/PSRAM_com/counter_3_s1/CLK  
  8.229    0.458   tC2Q   FF   11       R8C2[2][A]   initialize/PSRAM_com/counter_3_s1/Q    
  10.037   1.808   tNET   FF   1        R5C5[3][B]   initialize/PSRAM_com/n657_s1/I0        
  11.063   1.026   tINS   FR   1        R5C5[3][B]   initialize/PSRAM_com/n657_s1/F         
  11.482   0.419   tNET   RR   1        R4C5[3][A]   initialize/PSRAM_com/n657_s0/I3        
  12.543   1.061   tINS   RR   16       R4C5[3][A]   initialize/PSRAM_com/n657_s0/F         
  13.624   1.081   tNET   RR   1        R2C7[2][A]   initialize/PSRAM_com/data_out_7_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  13.461   1.556    tCL    RR   519      PLL_R        clk2/rpll_inst/CLKOUT                   
  13.705   0.244    tNET   RR   1        R2C7[2][A]   initialize/PSRAM_com/data_out_7_s0/CLK  
  13.661   -0.043   tSu         1        R2C7[2][A]   initialize/PSRAM_com/data_out_7_s0      

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 5.952
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 2.087 35.655%, 
                    route: 3.308 56.515%, 
                    tC2Q: 0.458 7.830%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path6						
Path Summary:
Slack             : 0.037
Data Arrival Time : 13.624
Data Required Time: 13.661
From              : counter_3_s1
To                : data_out_11_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======= ====== ==== ======== ============ ======================================== 
  5.952    5.952                                     active clock edge time                  
  5.952    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  7.508    1.556   tCL    FF   519      PLL_R        clk2/rpll_inst/CLKOUT                   
  7.771    0.262   tNET   FF   1        R8C2[2][A]   initialize/PSRAM_com/counter_3_s1/CLK   
  8.229    0.458   tC2Q   FF   11       R8C2[2][A]   initialize/PSRAM_com/counter_3_s1/Q     
  10.037   1.808   tNET   FF   1        R5C5[3][B]   initialize/PSRAM_com/n657_s1/I0         
  11.063   1.026   tINS   FR   1        R5C5[3][B]   initialize/PSRAM_com/n657_s1/F          
  11.482   0.419   tNET   RR   1        R4C5[3][A]   initialize/PSRAM_com/n657_s0/I3         
  12.543   1.061   tINS   RR   16       R4C5[3][A]   initialize/PSRAM_com/n657_s0/F          
  13.624   1.081   tNET   RR   1        R2C7[2][B]   initialize/PSRAM_com/data_out_11_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                    
 ======== ======== ====== ==== ======== ============ ========================================= 
  11.905   11.905                                     active clock edge time                   
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  13.461   1.556    tCL    RR   519      PLL_R        clk2/rpll_inst/CLKOUT                    
  13.705   0.244    tNET   RR   1        R2C7[2][B]   initialize/PSRAM_com/data_out_11_s0/CLK  
  13.661   -0.043   tSu         1        R2C7[2][B]   initialize/PSRAM_com/data_out_11_s0      

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 5.952
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 2.087 35.655%, 
                    route: 3.308 56.515%, 
                    tC2Q: 0.458 7.830%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path7						
Path Summary:
Slack             : 0.314
Data Arrival Time : 13.348
Data Required Time: 13.661
From              : counter_3_s1
To                : data_out_5_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======= ====== ==== ======== ============ ======================================= 
  5.952    5.952                                     active clock edge time                 
  5.952    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  7.508    1.556   tCL    FF   519      PLL_R        clk2/rpll_inst/CLKOUT                  
  7.771    0.262   tNET   FF   1        R8C2[2][A]   initialize/PSRAM_com/counter_3_s1/CLK  
  8.229    0.458   tC2Q   FF   11       R8C2[2][A]   initialize/PSRAM_com/counter_3_s1/Q    
  10.037   1.808   tNET   FF   1        R5C5[3][B]   initialize/PSRAM_com/n657_s1/I0        
  11.063   1.026   tINS   FR   1        R5C5[3][B]   initialize/PSRAM_com/n657_s1/F         
  11.482   0.419   tNET   RR   1        R4C5[3][A]   initialize/PSRAM_com/n657_s0/I3        
  12.543   1.061   tINS   RR   16       R4C5[3][A]   initialize/PSRAM_com/n657_s0/F         
  13.348   0.805   tNET   RR   1        R3C4[1][A]   initialize/PSRAM_com/data_out_5_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  13.461   1.556    tCL    RR   519      PLL_R        clk2/rpll_inst/CLKOUT                   
  13.705   0.244    tNET   RR   1        R3C4[1][A]   initialize/PSRAM_com/data_out_5_s0/CLK  
  13.661   -0.043   tSu         1        R3C4[1][A]   initialize/PSRAM_com/data_out_5_s0      

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 5.952
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 2.087 37.422%, 
                    route: 3.032 54.359%, 
                    tC2Q: 0.458 8.218%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path8						
Path Summary:
Slack             : 0.314
Data Arrival Time : 13.348
Data Required Time: 13.661
From              : counter_3_s1
To                : data_out_9_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======= ====== ==== ======== ============ ======================================= 
  5.952    5.952                                     active clock edge time                 
  5.952    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  7.508    1.556   tCL    FF   519      PLL_R        clk2/rpll_inst/CLKOUT                  
  7.771    0.262   tNET   FF   1        R8C2[2][A]   initialize/PSRAM_com/counter_3_s1/CLK  
  8.229    0.458   tC2Q   FF   11       R8C2[2][A]   initialize/PSRAM_com/counter_3_s1/Q    
  10.037   1.808   tNET   FF   1        R5C5[3][B]   initialize/PSRAM_com/n657_s1/I0        
  11.063   1.026   tINS   FR   1        R5C5[3][B]   initialize/PSRAM_com/n657_s1/F         
  11.482   0.419   tNET   RR   1        R4C5[3][A]   initialize/PSRAM_com/n657_s0/I3        
  12.543   1.061   tINS   RR   16       R4C5[3][A]   initialize/PSRAM_com/n657_s0/F         
  13.348   0.805   tNET   RR   1        R3C4[0][B]   initialize/PSRAM_com/data_out_9_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  13.461   1.556    tCL    RR   519      PLL_R        clk2/rpll_inst/CLKOUT                   
  13.705   0.244    tNET   RR   1        R3C4[0][B]   initialize/PSRAM_com/data_out_9_s0/CLK  
  13.661   -0.043   tSu         1        R3C4[0][B]   initialize/PSRAM_com/data_out_9_s0      

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 5.952
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 2.087 37.422%, 
                    route: 3.032 54.359%, 
                    tC2Q: 0.458 8.218%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path9						
Path Summary:
Slack             : 0.314
Data Arrival Time : 13.348
Data Required Time: 13.661
From              : counter_3_s1
To                : data_out_12_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======= ====== ==== ======== ============ ======================================== 
  5.952    5.952                                     active clock edge time                  
  5.952    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  7.508    1.556   tCL    FF   519      PLL_R        clk2/rpll_inst/CLKOUT                   
  7.771    0.262   tNET   FF   1        R8C2[2][A]   initialize/PSRAM_com/counter_3_s1/CLK   
  8.229    0.458   tC2Q   FF   11       R8C2[2][A]   initialize/PSRAM_com/counter_3_s1/Q     
  10.037   1.808   tNET   FF   1        R5C5[3][B]   initialize/PSRAM_com/n657_s1/I0         
  11.063   1.026   tINS   FR   1        R5C5[3][B]   initialize/PSRAM_com/n657_s1/F          
  11.482   0.419   tNET   RR   1        R4C5[3][A]   initialize/PSRAM_com/n657_s0/I3         
  12.543   1.061   tINS   RR   16       R4C5[3][A]   initialize/PSRAM_com/n657_s0/F          
  13.348   0.805   tNET   RR   1        R3C4[1][B]   initialize/PSRAM_com/data_out_12_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                    
 ======== ======== ====== ==== ======== ============ ========================================= 
  11.905   11.905                                     active clock edge time                   
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  13.461   1.556    tCL    RR   519      PLL_R        clk2/rpll_inst/CLKOUT                    
  13.705   0.244    tNET   RR   1        R3C4[1][B]   initialize/PSRAM_com/data_out_12_s0/CLK  
  13.661   -0.043   tSu         1        R3C4[1][B]   initialize/PSRAM_com/data_out_12_s0      

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 5.952
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 2.087 37.422%, 
                    route: 3.032 54.359%, 
                    tC2Q: 0.458 8.218%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path10						
Path Summary:
Slack             : 0.314
Data Arrival Time : 13.348
Data Required Time: 13.661
From              : counter_3_s1
To                : data_out_13_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======= ====== ==== ======== ============ ======================================== 
  5.952    5.952                                     active clock edge time                  
  5.952    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  7.508    1.556   tCL    FF   519      PLL_R        clk2/rpll_inst/CLKOUT                   
  7.771    0.262   tNET   FF   1        R8C2[2][A]   initialize/PSRAM_com/counter_3_s1/CLK   
  8.229    0.458   tC2Q   FF   11       R8C2[2][A]   initialize/PSRAM_com/counter_3_s1/Q     
  10.037   1.808   tNET   FF   1        R5C5[3][B]   initialize/PSRAM_com/n657_s1/I0         
  11.063   1.026   tINS   FR   1        R5C5[3][B]   initialize/PSRAM_com/n657_s1/F          
  11.482   0.419   tNET   RR   1        R4C5[3][A]   initialize/PSRAM_com/n657_s0/I3         
  12.543   1.061   tINS   RR   16       R4C5[3][A]   initialize/PSRAM_com/n657_s0/F          
  13.348   0.805   tNET   RR   1        R3C4[0][A]   initialize/PSRAM_com/data_out_13_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                    
 ======== ======== ====== ==== ======== ============ ========================================= 
  11.905   11.905                                     active clock edge time                   
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  13.461   1.556    tCL    RR   519      PLL_R        clk2/rpll_inst/CLKOUT                    
  13.705   0.244    tNET   RR   1        R3C4[0][A]   initialize/PSRAM_com/data_out_13_s0/CLK  
  13.661   -0.043   tSu         1        R3C4[0][A]   initialize/PSRAM_com/data_out_13_s0      

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 5.952
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 2.087 37.422%, 
                    route: 3.032 54.359%, 
                    tC2Q: 0.458 8.218%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path11						
Path Summary:
Slack             : 0.405
Data Arrival Time : 13.257
Data Required Time: 13.661
From              : counter_3_s1
To                : data_out_15_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======= ====== ==== ======== ============ ======================================== 
  5.952    5.952                                     active clock edge time                  
  5.952    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  7.508    1.556   tCL    FF   519      PLL_R        clk2/rpll_inst/CLKOUT                   
  7.771    0.262   tNET   FF   1        R8C2[2][A]   initialize/PSRAM_com/counter_3_s1/CLK   
  8.229    0.458   tC2Q   FF   11       R8C2[2][A]   initialize/PSRAM_com/counter_3_s1/Q     
  10.037   1.808   tNET   FF   1        R5C5[3][B]   initialize/PSRAM_com/n657_s1/I0         
  11.063   1.026   tINS   FR   1        R5C5[3][B]   initialize/PSRAM_com/n657_s1/F          
  11.482   0.419   tNET   RR   1        R4C5[3][A]   initialize/PSRAM_com/n657_s0/I3         
  12.543   1.061   tINS   RR   16       R4C5[3][A]   initialize/PSRAM_com/n657_s0/F          
  13.257   0.714   tNET   RR   1        R4C7[0][B]   initialize/PSRAM_com/data_out_15_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                    
 ======== ======== ====== ==== ======== ============ ========================================= 
  11.905   11.905                                     active clock edge time                   
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  13.461   1.556    tCL    RR   519      PLL_R        clk2/rpll_inst/CLKOUT                    
  13.705   0.244    tNET   RR   1        R4C7[0][B]   initialize/PSRAM_com/data_out_15_s0/CLK  
  13.661   -0.043   tSu         1        R4C7[0][B]   initialize/PSRAM_com/data_out_15_s0      

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 5.952
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 2.087 38.044%, 
                    route: 2.940 53.601%, 
                    tC2Q: 0.458 8.355%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path12						
Path Summary:
Slack             : 0.405
Data Arrival Time : 13.257
Data Required Time: 13.661
From              : counter_3_s1
To                : data_out_6_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======= ====== ==== ======== ============ ======================================= 
  5.952    5.952                                     active clock edge time                 
  5.952    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  7.508    1.556   tCL    FF   519      PLL_R        clk2/rpll_inst/CLKOUT                  
  7.771    0.262   tNET   FF   1        R8C2[2][A]   initialize/PSRAM_com/counter_3_s1/CLK  
  8.229    0.458   tC2Q   FF   11       R8C2[2][A]   initialize/PSRAM_com/counter_3_s1/Q    
  10.037   1.808   tNET   FF   1        R5C5[3][B]   initialize/PSRAM_com/n657_s1/I0        
  11.063   1.026   tINS   FR   1        R5C5[3][B]   initialize/PSRAM_com/n657_s1/F         
  11.482   0.419   tNET   RR   1        R4C5[3][A]   initialize/PSRAM_com/n657_s0/I3        
  12.543   1.061   tINS   RR   16       R4C5[3][A]   initialize/PSRAM_com/n657_s0/F         
  13.257   0.714   tNET   RR   1        R4C7[0][A]   initialize/PSRAM_com/data_out_6_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  13.461   1.556    tCL    RR   519      PLL_R        clk2/rpll_inst/CLKOUT                   
  13.705   0.244    tNET   RR   1        R4C7[0][A]   initialize/PSRAM_com/data_out_6_s0/CLK  
  13.661   -0.043   tSu         1        R4C7[0][A]   initialize/PSRAM_com/data_out_6_s0      

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 5.952
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 2.087 38.044%, 
                    route: 2.940 53.601%, 
                    tC2Q: 0.458 8.355%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path13						
Path Summary:
Slack             : 0.765
Data Arrival Time : 12.896
Data Required Time: 13.661
From              : counter_3_s1
To                : data_out_4_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======= ====== ==== ======== ============ ======================================= 
  5.952    5.952                                     active clock edge time                 
  5.952    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  7.508    1.556   tCL    FF   519      PLL_R        clk2/rpll_inst/CLKOUT                  
  7.771    0.262   tNET   FF   1        R8C2[2][A]   initialize/PSRAM_com/counter_3_s1/CLK  
  8.229    0.458   tC2Q   FF   11       R8C2[2][A]   initialize/PSRAM_com/counter_3_s1/Q    
  10.037   1.808   tNET   FF   1        R5C5[3][B]   initialize/PSRAM_com/n657_s1/I0        
  11.063   1.026   tINS   FR   1        R5C5[3][B]   initialize/PSRAM_com/n657_s1/F         
  11.482   0.419   tNET   RR   1        R4C5[3][A]   initialize/PSRAM_com/n657_s0/I3        
  12.543   1.061   tINS   RR   16       R4C5[3][A]   initialize/PSRAM_com/n657_s0/F         
  12.896   0.353   tNET   RR   1        R4C5[0][B]   initialize/PSRAM_com/data_out_4_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  13.461   1.556    tCL    RR   519      PLL_R        clk2/rpll_inst/CLKOUT                   
  13.705   0.244    tNET   RR   1        R4C5[0][B]   initialize/PSRAM_com/data_out_4_s0/CLK  
  13.661   -0.043   tSu         1        R4C5[0][B]   initialize/PSRAM_com/data_out_4_s0      

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 5.952
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 2.087 40.718%, 
                    route: 2.580 50.340%, 
                    tC2Q: 0.458 8.942%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path14						
Path Summary:
Slack             : 0.765
Data Arrival Time : 12.896
Data Required Time: 13.661
From              : counter_3_s1
To                : data_out_8_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======== ======= ====== ==== ======== ============ ======================================= 
  5.952    5.952                                     active clock edge time                 
  5.952    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  7.508    1.556   tCL    FF   519      PLL_R        clk2/rpll_inst/CLKOUT                  
  7.771    0.262   tNET   FF   1        R8C2[2][A]   initialize/PSRAM_com/counter_3_s1/CLK  
  8.229    0.458   tC2Q   FF   11       R8C2[2][A]   initialize/PSRAM_com/counter_3_s1/Q    
  10.037   1.808   tNET   FF   1        R5C5[3][B]   initialize/PSRAM_com/n657_s1/I0        
  11.063   1.026   tINS   FR   1        R5C5[3][B]   initialize/PSRAM_com/n657_s1/F         
  11.482   0.419   tNET   RR   1        R4C5[3][A]   initialize/PSRAM_com/n657_s0/I3        
  12.543   1.061   tINS   RR   16       R4C5[3][A]   initialize/PSRAM_com/n657_s0/F         
  12.896   0.353   tNET   RR   1        R4C5[0][A]   initialize/PSRAM_com/data_out_8_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======== ====== ==== ======== ============ ======================================== 
  11.905   11.905                                     active clock edge time                  
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  13.461   1.556    tCL    RR   519      PLL_R        clk2/rpll_inst/CLKOUT                   
  13.705   0.244    tNET   RR   1        R4C5[0][A]   initialize/PSRAM_com/data_out_8_s0/CLK  
  13.661   -0.043   tSu         1        R4C5[0][A]   initialize/PSRAM_com/data_out_8_s0      

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 5.952
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 2.087 40.718%, 
                    route: 2.580 50.340%, 
                    tC2Q: 0.458 8.942%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path15						
Path Summary:
Slack             : 0.765
Data Arrival Time : 12.896
Data Required Time: 13.661
From              : counter_3_s1
To                : data_out_10_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======= ====== ==== ======== ============ ======================================== 
  5.952    5.952                                     active clock edge time                  
  5.952    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  7.508    1.556   tCL    FF   519      PLL_R        clk2/rpll_inst/CLKOUT                   
  7.771    0.262   tNET   FF   1        R8C2[2][A]   initialize/PSRAM_com/counter_3_s1/CLK   
  8.229    0.458   tC2Q   FF   11       R8C2[2][A]   initialize/PSRAM_com/counter_3_s1/Q     
  10.037   1.808   tNET   FF   1        R5C5[3][B]   initialize/PSRAM_com/n657_s1/I0         
  11.063   1.026   tINS   FR   1        R5C5[3][B]   initialize/PSRAM_com/n657_s1/F          
  11.482   0.419   tNET   RR   1        R4C5[3][A]   initialize/PSRAM_com/n657_s0/I3         
  12.543   1.061   tINS   RR   16       R4C5[3][A]   initialize/PSRAM_com/n657_s0/F          
  12.896   0.353   tNET   RR   1        R4C5[1][B]   initialize/PSRAM_com/data_out_10_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                    
 ======== ======== ====== ==== ======== ============ ========================================= 
  11.905   11.905                                     active clock edge time                   
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  13.461   1.556    tCL    RR   519      PLL_R        clk2/rpll_inst/CLKOUT                    
  13.705   0.244    tNET   RR   1        R4C5[1][B]   initialize/PSRAM_com/data_out_10_s0/CLK  
  13.661   -0.043   tSu         1        R4C5[1][B]   initialize/PSRAM_com/data_out_10_s0      

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 5.952
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 2.087 40.718%, 
                    route: 2.580 50.340%, 
                    tC2Q: 0.458 8.942%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path16						
Path Summary:
Slack             : 0.765
Data Arrival Time : 12.896
Data Required Time: 13.661
From              : counter_3_s1
To                : data_out_14_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT      LOC                        NODE                   
 ======== ======= ====== ==== ======== ============ ======================================== 
  5.952    5.952                                     active clock edge time                  
  5.952    0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk   
  7.508    1.556   tCL    FF   519      PLL_R        clk2/rpll_inst/CLKOUT                   
  7.771    0.262   tNET   FF   1        R8C2[2][A]   initialize/PSRAM_com/counter_3_s1/CLK   
  8.229    0.458   tC2Q   FF   11       R8C2[2][A]   initialize/PSRAM_com/counter_3_s1/Q     
  10.037   1.808   tNET   FF   1        R5C5[3][B]   initialize/PSRAM_com/n657_s1/I0         
  11.063   1.026   tINS   FR   1        R5C5[3][B]   initialize/PSRAM_com/n657_s1/F          
  11.482   0.419   tNET   RR   1        R4C5[3][A]   initialize/PSRAM_com/n657_s0/I3         
  12.543   1.061   tINS   RR   16       R4C5[3][A]   initialize/PSRAM_com/n657_s0/F          
  12.896   0.353   tNET   RR   1        R4C5[1][A]   initialize/PSRAM_com/data_out_14_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT      LOC                        NODE                    
 ======== ======== ====== ==== ======== ============ ========================================= 
  11.905   11.905                                     active clock edge time                   
  11.905   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  13.461   1.556    tCL    RR   519      PLL_R        clk2/rpll_inst/CLKOUT                    
  13.705   0.244    tNET   RR   1        R4C5[1][A]   initialize/PSRAM_com/data_out_14_s0/CLK  
  13.661   -0.043   tSu         1        R4C5[1][A]   initialize/PSRAM_com/data_out_14_s0      

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 5.952
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 2.087 40.718%, 
                    route: 2.580 50.340%, 
                    tC2Q: 0.458 8.942%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path17						
Path Summary:
Slack             : 2.375
Data Arrival Time : 11.286
Data Required Time: 13.661
From              : rxByteCounter_4_s0
To                : buffer[0]_0_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556    1.556   tCL    RR   519      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800    0.244   tNET   RR   1        R4C17[2][A]   UART1/rxByteCounter_4_s0/CLK           
  2.258    0.458   tC2Q   RF   3        R4C17[2][A]   UART1/rxByteCounter_4_s0/Q             
  2.613    0.355   tNET   FF   1        R4C17[3][B]   UART1/n294_s2/I0                       
  3.712    1.099   tINS   FF   11       R4C17[3][B]   UART1/n294_s2/F                        
  5.012    1.300   tNET   FF   1        R7C18[2][B]   UART1/n1744_s2/I2                      
  5.834    0.822   tINS   FF   1        R7C18[2][B]   UART1/n1744_s2/F                       
  7.287    1.453   tNET   FF   1        R7C15[2][B]   UART1/n1744_s1/I1                      
  8.109    0.822   tINS   FF   2        R7C15[2][B]   UART1/n1744_s1/F                       
  8.120    0.011   tNET   FF   1        R7C15[3][B]   UART1/n1744_s0/I2                      
  9.146    1.026   tINS   FR   112      R7C15[3][B]   UART1/n1744_s0/F                       
  11.286   2.140   tNET   RR   1        R8C15[0][A]   UART1/buffer[0]_0_s1/RESET             

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556    tCL    RR   519      PLL_R         clk2/rpll_inst/CLKOUT                  
  13.705   0.244    tNET   RR   1        R8C15[0][A]   UART1/buffer[0]_0_s1/CLK               
  13.661   -0.043   tSu         1        R8C15[0][A]   UART1/buffer[0]_0_s1                   

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.769 39.731%, 
                    route: 5.259 55.437%, 
                    tC2Q: 0.458 4.832%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path18						
Path Summary:
Slack             : 2.375
Data Arrival Time : 11.286
Data Required Time: 13.661
From              : rxByteCounter_4_s0
To                : buffer[0]_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======= ====== ==== ======== ============== ======================================= 
  0.000    0.000                                       active clock edge time                 
  0.000    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556    1.556   tCL    RR   519      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.800    0.244   tNET   RR   1        R4C17[2][A]    UART1/rxByteCounter_4_s0/CLK           
  2.258    0.458   tC2Q   RF   3        R4C17[2][A]    UART1/rxByteCounter_4_s0/Q             
  2.613    0.355   tNET   FF   1        R4C17[3][B]    UART1/n294_s2/I0                       
  3.712    1.099   tINS   FF   11       R4C17[3][B]    UART1/n294_s2/F                        
  5.012    1.300   tNET   FF   1        R7C18[2][B]    UART1/n1744_s2/I2                      
  5.834    0.822   tINS   FF   1        R7C18[2][B]    UART1/n1744_s2/F                       
  7.287    1.453   tNET   FF   1        R7C15[2][B]    UART1/n1744_s1/I1                      
  8.109    0.822   tINS   FF   2        R7C15[2][B]    UART1/n1744_s1/F                       
  8.120    0.011   tNET   FF   1        R7C15[3][B]    UART1/n1744_s0/I2                      
  9.146    1.026   tINS   FR   112      R7C15[3][B]    UART1/n1744_s0/F                       
  11.286   2.140   tNET   RR   1        R10C15[1][A]   UART1/buffer[0]_1_s1/RESET             

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  11.905   11.905                                       active clock edge time                 
  11.905   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556    tCL    RR   519      PLL_R          clk2/rpll_inst/CLKOUT                  
  13.705   0.244    tNET   RR   1        R10C15[1][A]   UART1/buffer[0]_1_s1/CLK               
  13.661   -0.043   tSu         1        R10C15[1][A]   UART1/buffer[0]_1_s1                   

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.769 39.731%, 
                    route: 5.259 55.437%, 
                    tC2Q: 0.458 4.832%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path19						
Path Summary:
Slack             : 2.375
Data Arrival Time : 11.286
Data Required Time: 13.661
From              : rxByteCounter_4_s0
To                : buffer[0]_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556    1.556   tCL    RR   519      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800    0.244   tNET   RR   1        R4C17[2][A]   UART1/rxByteCounter_4_s0/CLK           
  2.258    0.458   tC2Q   RF   3        R4C17[2][A]   UART1/rxByteCounter_4_s0/Q             
  2.613    0.355   tNET   FF   1        R4C17[3][B]   UART1/n294_s2/I0                       
  3.712    1.099   tINS   FF   11       R4C17[3][B]   UART1/n294_s2/F                        
  5.012    1.300   tNET   FF   1        R7C18[2][B]   UART1/n1744_s2/I2                      
  5.834    0.822   tINS   FF   1        R7C18[2][B]   UART1/n1744_s2/F                       
  7.287    1.453   tNET   FF   1        R7C15[2][B]   UART1/n1744_s1/I1                      
  8.109    0.822   tINS   FF   2        R7C15[2][B]   UART1/n1744_s1/F                       
  8.120    0.011   tNET   FF   1        R7C15[3][B]   UART1/n1744_s0/I2                      
  9.146    1.026   tINS   FR   112      R7C15[3][B]   UART1/n1744_s0/F                       
  11.286   2.140   tNET   RR   1        R9C15[0][A]   UART1/buffer[0]_2_s1/RESET             

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556    tCL    RR   519      PLL_R         clk2/rpll_inst/CLKOUT                  
  13.705   0.244    tNET   RR   1        R9C15[0][A]   UART1/buffer[0]_2_s1/CLK               
  13.661   -0.043   tSu         1        R9C15[0][A]   UART1/buffer[0]_2_s1                   

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.769 39.731%, 
                    route: 5.259 55.437%, 
                    tC2Q: 0.458 4.832%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path20						
Path Summary:
Slack             : 2.375
Data Arrival Time : 11.286
Data Required Time: 13.661
From              : rxByteCounter_4_s0
To                : buffer[0]_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======= ====== ==== ======== ============== ======================================= 
  0.000    0.000                                       active clock edge time                 
  0.000    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556    1.556   tCL    RR   519      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.800    0.244   tNET   RR   1        R4C17[2][A]    UART1/rxByteCounter_4_s0/CLK           
  2.258    0.458   tC2Q   RF   3        R4C17[2][A]    UART1/rxByteCounter_4_s0/Q             
  2.613    0.355   tNET   FF   1        R4C17[3][B]    UART1/n294_s2/I0                       
  3.712    1.099   tINS   FF   11       R4C17[3][B]    UART1/n294_s2/F                        
  5.012    1.300   tNET   FF   1        R7C18[2][B]    UART1/n1744_s2/I2                      
  5.834    0.822   tINS   FF   1        R7C18[2][B]    UART1/n1744_s2/F                       
  7.287    1.453   tNET   FF   1        R7C15[2][B]    UART1/n1744_s1/I1                      
  8.109    0.822   tINS   FF   2        R7C15[2][B]    UART1/n1744_s1/F                       
  8.120    0.011   tNET   FF   1        R7C15[3][B]    UART1/n1744_s0/I2                      
  9.146    1.026   tINS   FR   112      R7C15[3][B]    UART1/n1744_s0/F                       
  11.286   2.140   tNET   RR   1        R10C15[0][A]   UART1/buffer[0]_3_s1/RESET             

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  11.905   11.905                                       active clock edge time                 
  11.905   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556    tCL    RR   519      PLL_R          clk2/rpll_inst/CLKOUT                  
  13.705   0.244    tNET   RR   1        R10C15[0][A]   UART1/buffer[0]_3_s1/CLK               
  13.661   -0.043   tSu         1        R10C15[0][A]   UART1/buffer[0]_3_s1                   

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.769 39.731%, 
                    route: 5.259 55.437%, 
                    tC2Q: 0.458 4.832%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path21						
Path Summary:
Slack             : 2.375
Data Arrival Time : 11.286
Data Required Time: 13.661
From              : rxByteCounter_4_s0
To                : buffer[0]_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556    1.556   tCL    RR   519      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800    0.244   tNET   RR   1        R4C17[2][A]   UART1/rxByteCounter_4_s0/CLK           
  2.258    0.458   tC2Q   RF   3        R4C17[2][A]   UART1/rxByteCounter_4_s0/Q             
  2.613    0.355   tNET   FF   1        R4C17[3][B]   UART1/n294_s2/I0                       
  3.712    1.099   tINS   FF   11       R4C17[3][B]   UART1/n294_s2/F                        
  5.012    1.300   tNET   FF   1        R7C18[2][B]   UART1/n1744_s2/I2                      
  5.834    0.822   tINS   FF   1        R7C18[2][B]   UART1/n1744_s2/F                       
  7.287    1.453   tNET   FF   1        R7C15[2][B]   UART1/n1744_s1/I1                      
  8.109    0.822   tINS   FF   2        R7C15[2][B]   UART1/n1744_s1/F                       
  8.120    0.011   tNET   FF   1        R7C15[3][B]   UART1/n1744_s0/I2                      
  9.146    1.026   tINS   FR   112      R7C15[3][B]   UART1/n1744_s0/F                       
  11.286   2.140   tNET   RR   1        R9C17[0][A]   UART1/buffer[0]_4_s1/RESET             

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556    tCL    RR   519      PLL_R         clk2/rpll_inst/CLKOUT                  
  13.705   0.244    tNET   RR   1        R9C17[0][A]   UART1/buffer[0]_4_s1/CLK               
  13.661   -0.043   tSu         1        R9C17[0][A]   UART1/buffer[0]_4_s1                   

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.769 39.731%, 
                    route: 5.259 55.437%, 
                    tC2Q: 0.458 4.832%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path22						
Path Summary:
Slack             : 2.375
Data Arrival Time : 11.286
Data Required Time: 13.661
From              : rxByteCounter_4_s0
To                : buffer[0]_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556    1.556   tCL    RR   519      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800    0.244   tNET   RR   1        R4C17[2][A]   UART1/rxByteCounter_4_s0/CLK           
  2.258    0.458   tC2Q   RF   3        R4C17[2][A]   UART1/rxByteCounter_4_s0/Q             
  2.613    0.355   tNET   FF   1        R4C17[3][B]   UART1/n294_s2/I0                       
  3.712    1.099   tINS   FF   11       R4C17[3][B]   UART1/n294_s2/F                        
  5.012    1.300   tNET   FF   1        R7C18[2][B]   UART1/n1744_s2/I2                      
  5.834    0.822   tINS   FF   1        R7C18[2][B]   UART1/n1744_s2/F                       
  7.287    1.453   tNET   FF   1        R7C15[2][B]   UART1/n1744_s1/I1                      
  8.109    0.822   tINS   FF   2        R7C15[2][B]   UART1/n1744_s1/F                       
  8.120    0.011   tNET   FF   1        R7C15[3][B]   UART1/n1744_s0/I2                      
  9.146    1.026   tINS   FR   112      R7C15[3][B]   UART1/n1744_s0/F                       
  11.286   2.140   tNET   RR   1        R8C15[1][B]   UART1/buffer[0]_5_s1/RESET             

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556    tCL    RR   519      PLL_R         clk2/rpll_inst/CLKOUT                  
  13.705   0.244    tNET   RR   1        R8C15[1][B]   UART1/buffer[0]_5_s1/CLK               
  13.661   -0.043   tSu         1        R8C15[1][B]   UART1/buffer[0]_5_s1                   

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.769 39.731%, 
                    route: 5.259 55.437%, 
                    tC2Q: 0.458 4.832%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path23						
Path Summary:
Slack             : 2.375
Data Arrival Time : 11.286
Data Required Time: 13.661
From              : rxByteCounter_4_s0
To                : buffer[0]_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556    1.556   tCL    RR   519      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800    0.244   tNET   RR   1        R4C17[2][A]   UART1/rxByteCounter_4_s0/CLK           
  2.258    0.458   tC2Q   RF   3        R4C17[2][A]   UART1/rxByteCounter_4_s0/Q             
  2.613    0.355   tNET   FF   1        R4C17[3][B]   UART1/n294_s2/I0                       
  3.712    1.099   tINS   FF   11       R4C17[3][B]   UART1/n294_s2/F                        
  5.012    1.300   tNET   FF   1        R7C18[2][B]   UART1/n1744_s2/I2                      
  5.834    0.822   tINS   FF   1        R7C18[2][B]   UART1/n1744_s2/F                       
  7.287    1.453   tNET   FF   1        R7C15[2][B]   UART1/n1744_s1/I1                      
  8.109    0.822   tINS   FF   2        R7C15[2][B]   UART1/n1744_s1/F                       
  8.120    0.011   tNET   FF   1        R7C15[3][B]   UART1/n1744_s0/I2                      
  9.146    1.026   tINS   FR   112      R7C15[3][B]   UART1/n1744_s0/F                       
  11.286   2.140   tNET   RR   1        R8C15[0][B]   UART1/buffer[0]_6_s1/RESET             

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556    tCL    RR   519      PLL_R         clk2/rpll_inst/CLKOUT                  
  13.705   0.244    tNET   RR   1        R8C15[0][B]   UART1/buffer[0]_6_s1/CLK               
  13.661   -0.043   tSu         1        R8C15[0][B]   UART1/buffer[0]_6_s1                   

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.769 39.731%, 
                    route: 5.259 55.437%, 
                    tC2Q: 0.458 4.832%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path24						
Path Summary:
Slack             : 2.375
Data Arrival Time : 11.286
Data Required Time: 13.661
From              : rxByteCounter_4_s0
To                : buffer[0]_7_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556    1.556   tCL    RR   519      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800    0.244   tNET   RR   1        R4C17[2][A]   UART1/rxByteCounter_4_s0/CLK           
  2.258    0.458   tC2Q   RF   3        R4C17[2][A]   UART1/rxByteCounter_4_s0/Q             
  2.613    0.355   tNET   FF   1        R4C17[3][B]   UART1/n294_s2/I0                       
  3.712    1.099   tINS   FF   11       R4C17[3][B]   UART1/n294_s2/F                        
  5.012    1.300   tNET   FF   1        R7C18[2][B]   UART1/n1744_s2/I2                      
  5.834    0.822   tINS   FF   1        R7C18[2][B]   UART1/n1744_s2/F                       
  7.287    1.453   tNET   FF   1        R7C15[2][B]   UART1/n1744_s1/I1                      
  8.109    0.822   tINS   FF   2        R7C15[2][B]   UART1/n1744_s1/F                       
  8.120    0.011   tNET   FF   1        R7C15[3][B]   UART1/n1744_s0/I2                      
  9.146    1.026   tINS   FR   112      R7C15[3][B]   UART1/n1744_s0/F                       
  11.286   2.140   tNET   RR   1        R8C17[1][A]   UART1/buffer[0]_7_s1/RESET             

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556    tCL    RR   519      PLL_R         clk2/rpll_inst/CLKOUT                  
  13.705   0.244    tNET   RR   1        R8C17[1][A]   UART1/buffer[0]_7_s1/CLK               
  13.661   -0.043   tSu         1        R8C17[1][A]   UART1/buffer[0]_7_s1                   

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.769 39.731%, 
                    route: 5.259 55.437%, 
                    tC2Q: 0.458 4.832%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path25						
Path Summary:
Slack             : 2.375
Data Arrival Time : 11.286
Data Required Time: 13.661
From              : rxByteCounter_4_s0
To                : buffer[1]_0_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  0.000    0.000                                      active clock edge time                 
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556    1.556   tCL    RR   519      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800    0.244   tNET   RR   1        R4C17[2][A]   UART1/rxByteCounter_4_s0/CLK           
  2.258    0.458   tC2Q   RF   3        R4C17[2][A]   UART1/rxByteCounter_4_s0/Q             
  2.613    0.355   tNET   FF   1        R4C17[3][B]   UART1/n294_s2/I0                       
  3.712    1.099   tINS   FF   11       R4C17[3][B]   UART1/n294_s2/F                        
  5.012    1.300   tNET   FF   1        R7C18[2][B]   UART1/n1744_s2/I2                      
  5.834    0.822   tINS   FF   1        R7C18[2][B]   UART1/n1744_s2/F                       
  7.287    1.453   tNET   FF   1        R7C15[2][B]   UART1/n1744_s1/I1                      
  8.109    0.822   tINS   FF   2        R7C15[2][B]   UART1/n1744_s1/F                       
  8.120    0.011   tNET   FF   1        R7C15[3][B]   UART1/n1744_s0/I2                      
  9.146    1.026   tINS   FR   112      R7C15[3][B]   UART1/n1744_s0/F                       
  11.286   2.140   tNET   RR   1        R8C14[0][A]   UART1/buffer[1]_0_s1/RESET             

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  11.905   11.905                                      active clock edge time                 
  11.905   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556    tCL    RR   519      PLL_R         clk2/rpll_inst/CLKOUT                  
  13.705   0.244    tNET   RR   1        R8C14[0][A]   UART1/buffer[1]_0_s1/CLK               
  13.661   -0.043   tSu         1        R8C14[0][A]   UART1/buffer[1]_0_s1                   

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 11.905
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.769 39.731%, 
                    route: 5.259 55.437%, 
                    tC2Q: 0.458 4.832%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

3.3.2 Hold Analysis Report
Report Command:report_timing -hold -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 0.561
Data Arrival Time : 2.317
Data Required Time: 1.756
From              : resync_2_s0
To                : button_once_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                               NODE                          
 ======= ======= ====== ==== ======== ============ ====================================================== 
  0.000   0.000                                     active clock edge time                                
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk                 
  1.556   1.556   tCL    RR   519      PLL_R        clk2/rpll_inst/CLKOUT                                 
  1.741   0.185   tNET   RR   1        R5C4[0][B]   debuttonA/sync_button_debounced/resync_2_s0/CLK       
  2.074   0.333   tC2Q   RR   2        R5C4[0][B]   debuttonA/sync_button_debounced/resync_2_s0/Q         
  2.317   0.243   tNET   RR   1        R5C4[2][A]   debuttonA/sync_button_debounced/button_once_s0/RESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                              NODE                         
 ======= ======= ====== ==== ======== ============ ==================================================== 
  0.000   0.000                                     active clock edge time                              
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk               
  1.556   1.556   tCL    RR   519      PLL_R        clk2/rpll_inst/CLKOUT                               
  1.741   0.185   tNET   RR   1        R5C4[2][A]   debuttonA/sync_button_debounced/button_once_s0/CLK  
  1.756   0.015   tHld        1        R5C4[2][A]   debuttonA/sync_button_debounced/button_once_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.243 42.123%, 
                    tC2Q: 0.333 57.877%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path2						
Path Summary:
Slack             : 0.568
Data Arrival Time : 2.324
Data Required Time: 1.756
From              : com_start_s0
To                : quad_start_mcu_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R4C8[0][A]   com_start_s0/CLK                       
  2.074   0.333   tC2Q   RR   4        R4C8[0][A]   com_start_s0/Q                         
  2.324   0.250   tNET   RR   1        R4C8[2][A]   quad_start_mcu_s0/RESET                

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R4C8[2][A]   quad_start_mcu_s0/CLK                  
  1.756   0.015   tHld        1        R4C8[2][A]   quad_start_mcu_s0                      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.250 42.857%, 
                    tC2Q: 0.333 57.143%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path3						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.448
Data Required Time: 1.741
From              : txCounter_10_s5
To                : txCounter_10_s5
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R9C19[1][A]   UART1/txCounter_10_s5/CLK              
  2.074   0.333   tC2Q   RR   2        R9C19[1][A]   UART1/txCounter_10_s5/Q                
  2.076   0.002   tNET   RR   1        R9C19[1][A]   UART1/n1112_s21/I2                     
  2.448   0.372   tINS   RF   1        R9C19[1][A]   UART1/n1112_s21/F                      
  2.448   0.000   tNET   FF   1        R9C19[1][A]   UART1/txCounter_10_s5/D                

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R9C19[1][A]   UART1/txCounter_10_s5/CLK              
  1.741   0.000   tHld        1        R9C19[1][A]   UART1/txCounter_10_s5                  

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path4						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.448
Data Required Time: 1.741
From              : command_5_s2
To                : command_5_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R3C3[0][A]   initialize/command_5_s2/CLK            
  2.074   0.333   tC2Q   RR   2        R3C3[0][A]   initialize/command_5_s2/Q              
  2.076   0.002   tNET   RR   1        R3C3[0][A]   initialize/n132_s2/I2                  
  2.448   0.372   tINS   RF   1        R3C3[0][A]   initialize/n132_s2/F                   
  2.448   0.000   tNET   FF   1        R3C3[0][A]   initialize/command_5_s2/D              

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R3C3[0][A]   initialize/command_5_s2/CLK            
  1.741   0.000   tHld        1        R3C3[0][A]   initialize/command_5_s2                

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path5						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.448
Data Required Time: 1.741
From              : address_0_s2
To                : address_0_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R4C3[0][A]   address_0_s2/CLK                       
  2.074   0.333   tC2Q   RR   2        R4C3[0][A]   address_0_s2/Q                         
  2.076   0.002   tNET   RR   1        R4C3[0][A]   n213_s2/I3                             
  2.448   0.372   tINS   RF   1        R4C3[0][A]   n213_s2/F                              
  2.448   0.000   tNET   FF   1        R4C3[0][A]   address_0_s2/D                         

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R4C3[0][A]   address_0_s2/CLK                       
  1.741   0.000   tHld        1        R4C3[0][A]   address_0_s2                           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path6						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.448
Data Required Time: 1.741
From              : read_write_1_s2
To                : read_write_1_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R7C6[0][A]   read_write_1_s2/CLK                    
  2.074   0.333   tC2Q   RR   3        R7C6[0][A]   read_write_1_s2/Q                      
  2.076   0.002   tNET   RR   1        R7C6[0][A]   n207_s2/I0                             
  2.448   0.372   tINS   RF   1        R7C6[0][A]   n207_s2/F                              
  2.448   0.000   tNET   FF   1        R7C6[0][A]   read_write_1_s2/D                      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R7C6[0][A]   read_write_1_s2/CLK                    
  1.741   0.000   tHld        1        R7C6[0][A]   read_write_1_s2                        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path7						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.448
Data Required Time: 1.741
From              : buttons_pressed_1_s0
To                : buttons_pressed_1_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R4C9[1][A]   buttons_pressed_1_s0/CLK               
  2.074   0.333   tC2Q   RR   2        R4C9[1][A]   buttons_pressed_1_s0/Q                 
  2.076   0.002   tNET   RR   1        R4C9[1][A]   n1174_s8/I1                            
  2.448   0.372   tINS   RF   1        R4C9[1][A]   n1174_s8/F                             
  2.448   0.000   tNET   FF   1        R4C9[1][A]   buttons_pressed_1_s0/D                 

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R4C9[1][A]   buttons_pressed_1_s0/CLK               
  1.741   0.000   tHld        1        R4C9[1][A]   buttons_pressed_1_s0                   

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path8						
Path Summary:
Slack             : 0.709
Data Arrival Time : 2.449
Data Required Time: 1.741
From              : txCounter_0_s3
To                : txCounter_0_s3
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R8C19[1][A]   UART1/txCounter_0_s3/CLK               
  2.074   0.333   tC2Q   RR   6        R8C19[1][A]   UART1/txCounter_0_s3/Q                 
  2.077   0.004   tNET   RR   1        R8C19[1][A]   UART1/n1122_s14/I2                     
  2.449   0.372   tINS   RF   1        R8C19[1][A]   UART1/n1122_s14/F                      
  2.449   0.000   tNET   FF   1        R8C19[1][A]   UART1/txCounter_0_s3/D                 

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R8C19[1][A]   UART1/txCounter_0_s3/CLK               
  1.741   0.000   tHld        1        R8C19[1][A]   UART1/txCounter_0_s3                   

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path9						
Path Summary:
Slack             : 0.709
Data Arrival Time : 2.449
Data Required Time: 1.741
From              : txBitNumber_2_s2
To                : txBitNumber_2_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R9C18[1][A]   UART1/txBitNumber_2_s2/CLK             
  2.074   0.333   tC2Q   RR   3        R9C18[1][A]   UART1/txBitNumber_2_s2/Q               
  2.077   0.004   tNET   RR   1        R9C18[1][A]   UART1/n1137_s12/I1                     
  2.449   0.372   tINS   RF   1        R9C18[1][A]   UART1/n1137_s12/F                      
  2.449   0.000   tNET   FF   1        R9C18[1][A]   UART1/txBitNumber_2_s2/D               

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R9C18[1][A]   UART1/txBitNumber_2_s2/CLK             
  1.741   0.000   tHld        1        R9C18[1][A]   UART1/txBitNumber_2_s2                 

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path10						
Path Summary:
Slack             : 0.709
Data Arrival Time : 2.449
Data Required Time: 1.741
From              : txCounter_6_s2
To                : txCounter_6_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C19[0][A]   UART1/txCounter_6_s2/CLK               
  2.074   0.333   tC2Q   RR   3        R10C19[0][A]   UART1/txCounter_6_s2/Q                 
  2.077   0.004   tNET   RR   1        R10C19[0][A]   UART1/n1116_s17/I2                     
  2.449   0.372   tINS   RF   1        R10C19[0][A]   UART1/n1116_s17/F                      
  2.449   0.000   tNET   FF   1        R10C19[0][A]   UART1/txCounter_6_s2/D                 

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C19[0][A]   UART1/txCounter_6_s2/CLK               
  1.741   0.000   tHld        1        R10C19[0][A]   UART1/txCounter_6_s2                   

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path11						
Path Summary:
Slack             : 0.709
Data Arrival Time : 2.449
Data Required Time: 1.741
From              : address_acq_1_s0
To                : address_acq_1_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R7C7[0][A]   address_acq_1_s0/CLK                   
  2.074   0.333   tC2Q   RR   3        R7C7[0][A]   address_acq_1_s0/Q                     
  2.077   0.004   tNET   RR   1        R7C7[0][A]   n796_s2/I0                             
  2.449   0.372   tINS   RF   1        R7C7[0][A]   n796_s2/F                              
  2.449   0.000   tNET   FF   1        R7C7[0][A]   address_acq_1_s0/D                     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R7C7[0][A]   address_acq_1_s0/CLK                   
  1.741   0.000   tHld        1        R7C7[0][A]   address_acq_1_s0                       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path12						
Path Summary:
Slack             : 0.709
Data Arrival Time : 2.449
Data Required Time: 1.741
From              : adc_data_in_5_s0
To                : adc_data_in_5_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R8C8[0][A]   adc_data_in_5_s0/CLK                   
  2.074   0.333   tC2Q   RR   3        R8C8[0][A]   adc_data_in_5_s0/Q                     
  2.077   0.004   tNET   RR   1        R8C8[0][A]   n1234_s8/I1                            
  2.449   0.372   tINS   RF   1        R8C8[0][A]   n1234_s8/F                             
  2.449   0.000   tNET   FF   1        R8C8[0][A]   adc_data_in_5_s0/D                     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R8C8[0][A]   adc_data_in_5_s0/CLK                   
  1.741   0.000   tHld        1        R8C8[0][A]   adc_data_in_5_s0                       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path13						
Path Summary:
Slack             : 0.709
Data Arrival Time : 2.449
Data Required Time: 1.741
From              : adc_data_in_7_s0
To                : adc_data_in_7_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R9C8[0][A]   adc_data_in_7_s0/CLK                   
  2.074   0.333   tC2Q   RR   4        R9C8[0][A]   adc_data_in_7_s0/Q                     
  2.077   0.004   tNET   RR   1        R9C8[0][A]   n1230_s8/I2                            
  2.449   0.372   tINS   RF   1        R9C8[0][A]   n1230_s8/F                             
  2.449   0.000   tNET   FF   1        R9C8[0][A]   adc_data_in_7_s0/D                     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R9C8[0][A]   adc_data_in_7_s0/CLK                   
  1.741   0.000   tHld        1        R9C8[0][A]   adc_data_in_7_s0                       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.478%, 
                    route: 0.004 0.500%, 
                    tC2Q: 0.333 47.023%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path14						
Path Summary:
Slack             : 0.710
Data Arrival Time : 2.451
Data Required Time: 1.741
From              : txBitNumber_0_s2
To                : txBitNumber_0_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R9C18[0][A]   UART1/txBitNumber_0_s2/CLK             
  2.074   0.333   tC2Q   RR   8        R9C18[0][A]   UART1/txBitNumber_0_s2/Q               
  2.079   0.005   tNET   RR   1        R9C18[0][A]   UART1/n1141_s10/I0                     
  2.451   0.372   tINS   RF   1        R9C18[0][A]   UART1/n1141_s10/F                      
  2.451   0.000   tNET   FF   1        R9C18[0][A]   UART1/txBitNumber_0_s2/D               

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R9C18[0][A]   UART1/txBitNumber_0_s2/CLK             
  1.741   0.000   tHld        1        R9C18[0][A]   UART1/txBitNumber_0_s2                 

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.390%, 
                    route: 0.005 0.665%, 
                    tC2Q: 0.333 46.945%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path15						
Path Summary:
Slack             : 0.710
Data Arrival Time : 2.451
Data Required Time: 1.741
From              : txCounter_4_s2
To                : txCounter_4_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C18[0][A]   UART1/txCounter_4_s2/CLK               
  2.074   0.333   tC2Q   RR   5        R10C18[0][A]   UART1/txCounter_4_s2/Q                 
  2.079   0.005   tNET   RR   1        R10C18[0][A]   UART1/n1118_s17/I1                     
  2.451   0.372   tINS   RF   1        R10C18[0][A]   UART1/n1118_s17/F                      
  2.451   0.000   tNET   FF   1        R10C18[0][A]   UART1/txCounter_4_s2/D                 

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C18[0][A]   UART1/txCounter_4_s2/CLK               
  1.741   0.000   tHld        1        R10C18[0][A]   UART1/txCounter_4_s2                   

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.390%, 
                    route: 0.005 0.665%, 
                    tC2Q: 0.333 46.945%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path16						
Path Summary:
Slack             : 0.710
Data Arrival Time : 2.451
Data Required Time: 1.741
From              : rxBitNumber_2_s1
To                : rxBitNumber_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R5C19[0][A]   UART1/rxBitNumber_2_s1/CLK             
  2.074   0.333   tC2Q   RR   4        R5C19[0][A]   UART1/rxBitNumber_2_s1/Q               
  2.079   0.005   tNET   RR   1        R5C19[0][A]   UART1/n200_s15/I0                      
  2.451   0.372   tINS   RF   1        R5C19[0][A]   UART1/n200_s15/F                       
  2.451   0.000   tNET   FF   1        R5C19[0][A]   UART1/rxBitNumber_2_s1/D               

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R5C19[0][A]   UART1/rxBitNumber_2_s1/CLK             
  1.741   0.000   tHld        1        R5C19[0][A]   UART1/rxBitNumber_2_s1                 

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.390%, 
                    route: 0.005 0.665%, 
                    tC2Q: 0.333 46.945%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path17						
Path Summary:
Slack             : 0.710
Data Arrival Time : 2.451
Data Required Time: 1.741
From              : rxCounter_1_s1
To                : rxCounter_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R4C18[1][A]   UART1/rxCounter_1_s1/CLK               
  2.074   0.333   tC2Q   RR   5        R4C18[1][A]   UART1/rxCounter_1_s1/Q                 
  2.079   0.005   tNET   RR   1        R4C18[1][A]   UART1/n197_s12/I3                      
  2.451   0.372   tINS   RF   1        R4C18[1][A]   UART1/n197_s12/F                       
  2.451   0.000   tNET   FF   1        R4C18[1][A]   UART1/rxCounter_1_s1/D                 

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R4C18[1][A]   UART1/rxCounter_1_s1/CLK               
  1.741   0.000   tHld        1        R4C18[1][A]   UART1/rxCounter_1_s1                   

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.390%, 
                    route: 0.005 0.665%, 
                    tC2Q: 0.333 46.945%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path18						
Path Summary:
Slack             : 0.710
Data Arrival Time : 2.451
Data Required Time: 1.741
From              : adc_data_in_1_s0
To                : adc_data_in_1_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R8C7[1][A]   adc_data_in_1_s0/CLK                   
  2.074   0.333   tC2Q   RR   4        R8C7[1][A]   adc_data_in_1_s0/Q                     
  2.079   0.005   tNET   RR   1        R8C7[1][A]   n1242_s8/I0                            
  2.451   0.372   tINS   RF   1        R8C7[1][A]   n1242_s8/F                             
  2.451   0.000   tNET   FF   1        R8C7[1][A]   adc_data_in_1_s0/D                     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R8C7[1][A]   adc_data_in_1_s0/CLK                   
  1.741   0.000   tHld        1        R8C7[1][A]   adc_data_in_1_s0                       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.390%, 
                    route: 0.005 0.665%, 
                    tC2Q: 0.333 46.945%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path19						
Path Summary:
Slack             : 0.710
Data Arrival Time : 2.451
Data Required Time: 1.741
From              : i_3_s0
To                : i_3_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R2C9[1][A]   i_3_s0/CLK                             
  2.074   0.333   tC2Q   RR   7        R2C9[1][A]   i_3_s0/Q                               
  2.079   0.005   tNET   RR   1        R2C9[1][A]   n1166_s8/I1                            
  2.451   0.372   tINS   RF   1        R2C9[1][A]   n1166_s8/F                             
  2.451   0.000   tNET   FF   1        R2C9[1][A]   i_3_s0/D                               

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R2C9[1][A]   i_3_s0/CLK                             
  1.741   0.000   tHld        1        R2C9[1][A]   i_3_s0                                 

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.390%, 
                    route: 0.005 0.665%, 
                    tC2Q: 0.333 46.945%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path20						
Path Summary:
Slack             : 0.710
Data Arrival Time : 2.451
Data Required Time: 1.741
From              : i_7_s0
To                : i_7_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R2C10[1][A]   i_7_s0/CLK                             
  2.074   0.333   tC2Q   RR   10       R2C10[1][A]   i_7_s0/Q                               
  2.079   0.005   tNET   RR   1        R2C10[1][A]   n1158_s8/I0                            
  2.451   0.372   tINS   RF   1        R2C10[1][A]   n1158_s8/F                             
  2.451   0.000   tNET   FF   1        R2C10[1][A]   i_7_s0/D                               

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R2C10[1][A]   i_7_s0/CLK                             
  1.741   0.000   tHld        1        R2C10[1][A]   i_7_s0                                 

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.390%, 
                    route: 0.005 0.665%, 
                    tC2Q: 0.333 46.945%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path21						
Path Summary:
Slack             : 0.710
Data Arrival Time : 2.451
Data Required Time: 1.741
From              : i_12_s0
To                : i_12_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R2C10[0][A]   i_12_s0/CLK                            
  2.074   0.333   tC2Q   RR   7        R2C10[0][A]   i_12_s0/Q                              
  2.079   0.005   tNET   RR   1        R2C10[0][A]   n1148_s8/I1                            
  2.451   0.372   tINS   RF   1        R2C10[0][A]   n1148_s8/F                             
  2.451   0.000   tNET   FF   1        R2C10[0][A]   i_12_s0/D                              

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R2C10[0][A]   i_12_s0/CLK                            
  1.741   0.000   tHld        1        R2C10[0][A]   i_12_s0                                

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.390%, 
                    route: 0.005 0.665%, 
                    tC2Q: 0.333 46.945%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path22						
Path Summary:
Slack             : 0.711
Data Arrival Time : 2.452
Data Required Time: 1.741
From              : txCounter_7_s2
To                : txCounter_7_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R8C19[0][A]   UART1/txCounter_7_s2/CLK               
  2.074   0.333   tC2Q   RR   10       R8C19[0][A]   UART1/txCounter_7_s2/Q                 
  2.080   0.006   tNET   RR   1        R8C19[0][A]   UART1/n1115_s17/I1                     
  2.452   0.372   tINS   RF   1        R8C19[0][A]   UART1/n1115_s17/F                      
  2.452   0.000   tNET   FF   1        R8C19[0][A]   UART1/txCounter_7_s2/D                 

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R8C19[0][A]   UART1/txCounter_7_s2/CLK               
  1.741   0.000   tHld        1        R8C19[0][A]   UART1/txCounter_7_s2                   

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.303%, 
                    route: 0.006 0.830%, 
                    tC2Q: 0.333 46.867%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path23						
Path Summary:
Slack             : 0.711
Data Arrival Time : 2.452
Data Required Time: 1.741
From              : i_17_s0
To                : i_17_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R5C9[1][A]   i_17_s0/CLK                            
  2.074   0.333   tC2Q   RR   7        R5C9[1][A]   i_17_s0/Q                              
  2.080   0.006   tNET   RR   1        R5C9[1][A]   n1138_s8/I2                            
  2.452   0.372   tINS   RF   1        R5C9[1][A]   n1138_s8/F                             
  2.452   0.000   tNET   FF   1        R5C9[1][A]   i_17_s0/D                              

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R5C9[1][A]   i_17_s0/CLK                            
  1.741   0.000   tHld        1        R5C9[1][A]   i_17_s0                                

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.303%, 
                    route: 0.006 0.830%, 
                    tC2Q: 0.333 46.867%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path24						
Path Summary:
Slack             : 0.712
Data Arrival Time : 2.453
Data Required Time: 1.741
From              : i_15_s0
To                : i_15_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R9C11[1][A]   i_15_s0/CLK                            
  2.074   0.333   tC2Q   RR   8        R9C11[1][A]   i_15_s0/Q                              
  2.081   0.007   tNET   RR   1        R9C11[1][A]   n1142_s8/I0                            
  2.453   0.372   tINS   RF   1        R9C11[1][A]   n1142_s8/F                             
  2.453   0.000   tNET   FF   1        R9C11[1][A]   i_15_s0/D                              

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R9C11[1][A]   i_15_s0/CLK                            
  1.741   0.000   tHld        1        R9C11[1][A]   i_15_s0                                

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.217%, 
                    route: 0.007 0.994%, 
                    tC2Q: 0.333 46.789%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path25						
Path Summary:
Slack             : 0.712
Data Arrival Time : 2.453
Data Required Time: 1.741
From              : i_19_s0
To                : i_19_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R9C12[0][A]   i_19_s0/CLK                            
  2.074   0.333   tC2Q   RR   8        R9C12[0][A]   i_19_s0/Q                              
  2.081   0.007   tNET   RR   1        R9C12[0][A]   n1134_s8/I1                            
  2.453   0.372   tINS   RF   1        R9C12[0][A]   n1134_s8/F                             
  2.453   0.000   tNET   FF   1        R9C12[0][A]   i_19_s0/D                              

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   519      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R9C12[0][A]   i_19_s0/CLK                            
  1.741   0.000   tHld        1        R9C12[0][A]   i_19_s0                                

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.217%, 
                    route: 0.007 0.994%, 
                    tC2Q: 0.333 46.789%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

3.3.3 Recovery Analysis Report
Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1
No recovery paths to report!
3.3.4 Removal Analysis Report
Report Command:report_timing -removal -max_paths 25 -max_common_paths 1
No removal paths to report!
3.4 Minimum Pulse Width Report
Report Command:report_min_pulse_width -nworst 10 -detail

								MPW1
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        d_com_start_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  7.508   1.556   tCL    FF   clk2/rpll_inst/CLKOUT                  
  7.771   0.262   tNET   FF   d_com_start_s0/CLK                     

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556   tCL    RR   clk2/rpll_inst/CLKOUT                  
  13.645   0.185   tNET   RR   d_com_start_s0/CLK                     

								MPW2
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        start_acquisition_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  7.508   1.556   tCL    FF   clk2/rpll_inst/CLKOUT                  
  7.771   0.262   tNET   FF   start_acquisition_s0/CLK               

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556   tCL    RR   clk2/rpll_inst/CLKOUT                  
  13.645   0.185   tNET   RR   start_acquisition_s0/CLK               

								MPW3
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        n1621_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  7.508   1.556   tCL    FF   clk2/rpll_inst/CLKOUT                  
  7.771   0.262   tNET   FF   n1621_s0/CLK                           

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556   tCL    RR   clk2/rpll_inst/CLKOUT                  
  13.645   0.185   tNET   RR   n1621_s0/CLK                           

								MPW4
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        n1629_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  7.508   1.556   tCL    FF   clk2/rpll_inst/CLKOUT                  
  7.771   0.262   tNET   FF   n1629_s0/CLK                           

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556   tCL    RR   clk2/rpll_inst/CLKOUT                  
  13.645   0.185   tNET   RR   n1629_s0/CLK                           

								MPW5
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        read_9_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  7.508   1.556   tCL    FF   clk2/rpll_inst/CLKOUT                  
  7.771   0.262   tNET   FF   read_9_s0/CLK                          

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556   tCL    RR   clk2/rpll_inst/CLKOUT                  
  13.645   0.185   tNET   RR   read_9_s0/CLK                          

								MPW6
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        buttons_pressed_1_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  7.508   1.556   tCL    FF   clk2/rpll_inst/CLKOUT                  
  7.771   0.262   tNET   FF   buttons_pressed_1_s0/CLK               

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556   tCL    RR   clk2/rpll_inst/CLKOUT                  
  13.645   0.185   tNET   RR   buttons_pressed_1_s0/CLK               

								MPW7
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        i_minus_i_pivot_reg_17_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  7.508   1.556   tCL    FF   clk2/rpll_inst/CLKOUT                  
  7.771   0.262   tNET   FF   i_minus_i_pivot_reg_17_s0/CLK          

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556   tCL    RR   clk2/rpll_inst/CLKOUT                  
  13.645   0.185   tNET   RR   i_minus_i_pivot_reg_17_s0/CLK          

								MPW8
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        initialize/spi_start_s1

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  7.508   1.556   tCL    FF   clk2/rpll_inst/CLKOUT                  
  7.771   0.262   tNET   FF   initialize/spi_start_s1/CLK            

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556   tCL    RR   clk2/rpll_inst/CLKOUT                  
  13.645   0.185   tNET   RR   initialize/spi_start_s1/CLK            

								MPW9
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        initialize/PSRAM_com/counter_5_s1

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  7.508   1.556   tCL    FF   clk2/rpll_inst/CLKOUT                  
  7.771   0.262   tNET   FF   initialize/PSRAM_com/counter_5_s1/CLK  

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556   tCL    RR   clk2/rpll_inst/CLKOUT                  
  13.645   0.185   tNET   RR   initialize/PSRAM_com/counter_5_s1/CLK  

								MPW10
MPW Summary:
Slack:          4.624
Actual Width:   5.874
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        initialize/PSRAM_com/n543_s0

Late clock Path:
   AT     DELAY   TYPE   RF                   NODE                   
 ======= ======= ====== ==== ======================================= 
  5.952   0.000               active clock edge time                 
  5.952   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  7.508   1.556   tCL    FF   clk2/rpll_inst/CLKOUT                  
  7.771   0.262   tNET   FF   initialize/PSRAM_com/n543_s0/CLK       

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  11.905   0.000               active clock edge time                 
  11.905   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  13.461   1.556   tCL    RR   clk2/rpll_inst/CLKOUT                  
  13.645   0.185   tNET   RR   initialize/PSRAM_com/n543_s0/CLK       

3.5 High Fanout Nets Report
Report Command:report_high_fanout_nets -max_nets 10
  FANOUT    NET NAME    WORST SLACK   MAX DELAY  
 ======== ============ ============= =========== 
  519      clk_PSRAM    1.345         0.661      
  112      n1744_3      2.375         2.298      
  47       n2434_3      4.665         2.645      
  45       byteReady    4.526         3.129      
  45       process[2]   3.696         1.663      
  43       process[1]   3.402         1.505      
  42       process[0]   3.400         1.874      
  34       i_21_8       3.513         1.968      
  31       counter[0]   4.137         1.993      
  26       n753_23      3.018         1.352      

3.6 Route Congestions Report
Report Command:report_route_congestion -max_grids 10
  GRID LOC   ROUTE CONGESTIONS  
 ========== =================== 
  R2C2       1.000              
  R2C8       1.000              
  R2C12      1.000              
  R2C13      1.000              
  R7C3       1.000              
  R2C14      1.000              
  R3C6       1.000              
  R3C10      1.000              
  R10C16     1.000              
  R10C5      1.000              

3.7 Timing Exceptions Report
3.7.1 Setup Analysis Report
Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.2 Hold Analysis Report
Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.3 Recovery Analysis Report
Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.4 Removal Analysis Report
Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.8 Timing Constraints Report
  SDC Command Type   State   Detail Command  
 ================== ======= ================ 

