===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 25.5386 seconds

  ----Wall Time----  ----Name----
    3.5036 ( 13.7%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    Parse OMIR
    2.9335 ( 11.5%)    Parse modules
    0.5435 (  2.1%)    Verify circuit
   19.2558 ( 75.4%)  'firrtl.circuit' Pipeline
    0.5145 (  2.0%)    LowerFIRRTLAnnotations
    1.7222 (  6.7%)    'firrtl.module' Pipeline
    0.5609 (  2.2%)      DropName
    1.1613 (  4.5%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0578 (  0.2%)    'firrtl.module' Pipeline
    0.0578 (  0.2%)      LowerCHIRRTLPass
    0.0978 (  0.4%)    InferWidths
    0.4933 (  1.9%)    MemToRegOfVec
    0.6777 (  2.7%)    InferResets
    0.0507 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0701 (  0.3%)    WireDFT
    0.4283 (  1.7%)    'firrtl.module' Pipeline
    0.4283 (  1.7%)      FlattenMemory
    0.6197 (  2.4%)    LowerFIRRTLTypes
    0.6561 (  2.6%)    'firrtl.module' Pipeline
    0.6285 (  2.5%)      ExpandWhens
    0.0276 (  0.1%)      SFCCompat
    0.5997 (  2.3%)    Inliner
    0.6575 (  2.6%)    'firrtl.module' Pipeline
    0.6575 (  2.6%)      RandomizeRegisterInit
    0.3588 (  1.4%)    CheckCombCycles
    0.0515 (  0.2%)      (A) circt::firrtl::InstanceGraph
    5.4222 ( 21.2%)    'firrtl.module' Pipeline
    5.1314 ( 20.1%)      Canonicalizer
    0.2909 (  1.1%)      InferReadWrite
    0.1106 (  0.4%)    PrefixModules
    0.0494 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.9326 (  3.7%)    IMConstProp
    0.0454 (  0.2%)    AddSeqMemPorts
    0.0454 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.3030 (  1.2%)    CreateSiFiveMetadata
    0.0240 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    GrandCentral
    0.0300 (  0.1%)    GrandCentralTaps
    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.4230 (  1.7%)    SymbolDCE
    0.0502 (  0.2%)    BlackBoxReader
    0.0502 (  0.2%)      (A) circt::firrtl::InstanceGraph
    3.7098 ( 14.5%)    'firrtl.module' Pipeline
    0.2521 (  1.0%)      DropName
    3.4577 ( 13.5%)      Canonicalizer
    0.3958 (  1.5%)    IMDeadCodeElim
    0.0457 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    EmitOMIR
    0.0228 (  0.1%)    ResolveTraces
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.1075 (  0.4%)    LowerXMR
    0.0113 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.4261 (  1.7%)  LowerFIRRTLToHW
    0.0097 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.6389 (  2.5%)  'hw.module' Pipeline
    0.0990 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.1687 (  0.7%)    Canonicalizer
    0.0763 (  0.3%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.2949 (  1.2%)    LowerSeqFIRRTLToSV
    0.0000 (  0.0%)  HWMemSimImpl
    0.5308 (  2.1%)  'hw.module' Pipeline
    0.1566 (  0.6%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.1970 (  0.8%)    Canonicalizer
    0.0815 (  0.3%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.0956 (  0.4%)    HWCleanup
    0.1355 (  0.5%)  'hw.module' Pipeline
    0.0172 (  0.1%)    HWLegalizeModules
    0.1182 (  0.5%)    PrettifyVerilog
    0.1044 (  0.4%)  StripDebugInfoWithPred
    0.8981 (  3.5%)  ExportVerilog
    0.2644 (  1.0%)  'builtin.module' Pipeline
    0.2438 (  1.0%)    'hw.module' Pipeline
    0.2437 (  1.0%)      PrepareForEmission
   -0.2620 ( -1.0%)  Rest
   25.5386 (100.0%)  Total

{
  totalTime: 25.564,
  maxMemory: 603254784
}
