<HTML>
<!-- created Dec 13 2011 from mips.texi line 12 via texi2www -->
<BODY BGCOLOR="FFFFFF">
<A HREF="http://www.rtems.com" target="Text Frame">
  <IMG align=right BORDER=0 SRC="../images/rtems_logo.jpg" ALT="RTEMS Logo"> </A>
<H1>RTEMS 4.10.2 On-Line Library</H1>
<HR>
<HEAD>
<TITLE>MIPS Specific Information</TITLE>
<LINK REL="Precedes" HREF="cpu_supplement00115.html">
<LINK REV="Precedes" HREF="">
<LINK REV="Subdocument" HREF="index.html">
<LINK REV="Library" HREF="../index.html">
</HEAD><BODY><P>
<A><IMG ALIGN=MIDDLE SRC="../images/missing-arrow.gif" ALT="prev"></A>
<A HREF="index.html"> <IMG ALIGN=MIDDLE SRC="../images/up-arrow.gif" ALT="UP"></A>
<A HREF="cpu_supplement00115.html"><IMG ALIGN=MIDDLE SRC="../images/next-arrow.gif" ALT="NEXT"></A>
<A HREF="../index.html"> <IMG ALIGN=MIDDLE SRC="../images/dir-arrow.gif" ALT="Bookshelf"></A>
<CITE>RTEMS CPU Architecture Supplement</CITE></P>
<H1>Chapter 8: MIPS Specific Information</H1>
<MENU>
<LI><A HREF="cpu_supplement00115.html">MIPS Specific Information CPU Model Dependent Features</A>
<LI><A HREF="cpu_supplement00116.html">MIPS Specific Information Calling Conventions</A>
<LI><A HREF="cpu_supplement00117.html">MIPS Specific Information Memory Model</A>
<LI><A HREF="cpu_supplement00118.html">MIPS Specific Information Interrupt Processing</A>
<LI><A HREF="cpu_supplement00119.html">MIPS Specific Information Default Fatal Error Processing</A>
<LI><A HREF="cpu_supplement00120.html">MIPS Specific Information Board Support Packages</A>
</MENU>
<P>
This chapter discusses the MIPS architecture dependencies
in this port of RTEMS.  The MIPS family has a wide variety
of implementations by a wide range of vendors.  Consequently,
there are many, many CPU models within it.
</P>
<H3>Architecture Documents</H3>
<P>
IDT docs are online at http://www.idt.com/products/risc/Welcome.html
</P>
<P>
For information on the XXX architecture, refer to the following documents
available from VENDOR (`<CODE>http//www.XXX.com/</CODE>'):
</P>
<UL>
<LI><CITE>XXX Family Reference, VENDOR, PART NUMBER</CITE>.
</UL>

<P><HR>
<LINK REL="Precedes" HREF="cpu_supplement00115.html">
<LINK REV="Precedes" HREF="">
<LINK REV="Subdocument" HREF="index.html">
<LINK REV="Library" HREF="../index.html">
</HEAD><BODY><P>
<A><IMG ALIGN=MIDDLE SRC="../images/missing-arrow.gif" ALT="prev"></A>
<A HREF="index.html"> <IMG ALIGN=MIDDLE SRC="../images/up-arrow.gif" ALT="UP"></A>
<A HREF="cpu_supplement00115.html"><IMG ALIGN=MIDDLE SRC="../images/next-arrow.gif" ALT="NEXT"></A>
<A HREF="../index.html"> <IMG ALIGN=MIDDLE SRC="../images/dir-arrow.gif" ALT="Bookshelf"></A>
<CITE>RTEMS CPU Architecture Supplement</CITE></P>
<P>Copyright &copy; 1988-2008 <A HREF="http://www.oarcorp.com" target="Text Frame">OAR Corporation</A>
</BODY></HTML>
