

================================================================
== Vivado HLS Report for 'MadgwickAHRSupdate'
================================================================
* Date:           Fri Dec 15 16:22:26 2017

* Version:        2017.3.1 (Build 2033595 on Fri Oct 20 14:40:16 MDT 2017)
* Project:        MadgwickAHRSoriginal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     10.54|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   74|  262|   75|  263|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 264
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!or_cond1)
	264  / (or_cond1)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / (!or_cond3)
	209  / (or_cond3)
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	178  / true
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	188  / true
188 --> 
	189  / true
189 --> 
	190  / true
190 --> 
	191  / true
191 --> 
	192  / true
192 --> 
	193  / true
193 --> 
	194  / true
194 --> 
	195  / true
195 --> 
	196  / true
196 --> 
	197  / true
197 --> 
	198  / true
198 --> 
	199  / true
199 --> 
	200  / true
200 --> 
	201  / true
201 --> 
	202  / true
202 --> 
	203  / true
203 --> 
	204  / true
204 --> 
	205  / true
205 --> 
	206  / true
206 --> 
	207  / true
207 --> 
	208  / true
208 --> 
	209  / true
209 --> 
	210  / true
210 --> 
	211  / true
211 --> 
	212  / true
212 --> 
	213  / true
213 --> 
	214  / true
214 --> 
	215  / true
215 --> 
	216  / true
216 --> 
	217  / true
217 --> 
	218  / true
218 --> 
	219  / true
219 --> 
	220  / true
220 --> 
	221  / true
221 --> 
	222  / true
222 --> 
	223  / true
223 --> 
	224  / true
224 --> 
	225  / true
225 --> 
	226  / true
226 --> 
	227  / true
227 --> 
	228  / true
228 --> 
	229  / true
229 --> 
	230  / true
230 --> 
	231  / true
231 --> 
	232  / true
232 --> 
	233  / true
233 --> 
	234  / true
234 --> 
	235  / true
235 --> 
	236  / true
236 --> 
	237  / true
237 --> 
	238  / true
238 --> 
	239  / true
239 --> 
	240  / true
240 --> 
	241  / true
241 --> 
	242  / true
242 --> 
	243  / true
243 --> 
	244  / true
244 --> 
	245  / true
245 --> 
	246  / true
246 --> 
	247  / true
247 --> 
	248  / true
248 --> 
	249  / true
249 --> 
	250  / true
250 --> 
	251  / true
251 --> 
	252  / true
252 --> 
	253  / true
253 --> 
	254  / true
254 --> 
	255  / true
255 --> 
	256  / true
256 --> 
	257  / true
257 --> 
	258  / true
258 --> 
	259  / true
259 --> 
	260  / true
260 --> 
	261  / true
261 --> 
	262  / true
262 --> 
	263  / true
263 --> 
264 --> 
	263  / true

* FSM state operations: 

 <State 1> : 8.65ns
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %gx) nounwind, !map !211"
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %gy) nounwind, !map !217"
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %gz) nounwind, !map !221"
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %ax) nounwind, !map !225"
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %ay) nounwind, !map !229"
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %az) nounwind, !map !233"
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %mx) nounwind, !map !237"
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %my) nounwind, !map !241"
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %mz) nounwind, !map !245"
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @MadgwickAHRSupdate_s) nounwind"
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%mz_read = call float @_ssdm_op_Read.ap_auto.float(float %mz) nounwind"
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%my_read = call float @_ssdm_op_Read.ap_auto.float(float %my) nounwind"
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%mx_read = call float @_ssdm_op_Read.ap_auto.float(float %mx) nounwind"
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%az_read = call float @_ssdm_op_Read.ap_auto.float(float %az) nounwind"
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%ay_read = call float @_ssdm_op_Read.ap_auto.float(float %ay) nounwind"
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%ax_read = call float @_ssdm_op_Read.ap_auto.float(float %ax) nounwind"
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%gz_read = call float @_ssdm_op_Read.ap_auto.float(float %gz) nounwind"
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%gy_read = call float @_ssdm_op_Read.ap_auto.float(float %gy) nounwind"
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%gx_read = call float @_ssdm_op_Read.ap_auto.float(float %gx) nounwind"
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%mx_to_int = bitcast float %mx_read to i32"
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %mx_to_int, i32 23, i32 30)"
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_121 = trunc i32 %mx_to_int to i23"
ST_1 : Operation 287 [1/1] (1.55ns)   --->   "%notlhs = icmp ne i8 %tmp, -1"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 288 [1/1] (2.44ns)   --->   "%notrhs = icmp eq i23 %tmp_121, 0"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node or_cond1)   --->   "%tmp_122 = or i1 %notrhs, %notlhs"   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 290 [1/1] (6.78ns)   --->   "%tmp_123 = fcmp oeq float %mx_read, 0.000000e+00" [MadgwickAHRS.cpp:52]   --->   Core 103 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node or_cond1)   --->   "%tmp_128 = and i1 %tmp_122, %tmp_123" [MadgwickAHRS.cpp:52]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%my_to_int = bitcast float %my_read to i32"
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_133 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %my_to_int, i32 23, i32 30)"
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_297 = trunc i32 %my_to_int to i23"
ST_1 : Operation 295 [1/1] (1.55ns)   --->   "%notlhs8 = icmp ne i8 %tmp_133, -1"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 296 [1/1] (2.44ns)   --->   "%notrhs9 = icmp eq i23 %tmp_297, 0"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp_316 = or i1 %notrhs9, %notlhs8"   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 298 [1/1] (6.78ns)   --->   "%tmp_319 = fcmp oeq float %my_read, 0.000000e+00" [MadgwickAHRS.cpp:52]   --->   Core 103 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp_320 = and i1 %tmp_316, %tmp_319" [MadgwickAHRS.cpp:52]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%mz_to_int = bitcast float %mz_read to i32"
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_321 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %mz_to_int, i32 23, i32 30)"
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_322 = trunc i32 %mz_to_int to i23"
ST_1 : Operation 303 [1/1] (1.55ns)   --->   "%notlhs1 = icmp ne i8 %tmp_321, -1"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 304 [1/1] (2.44ns)   --->   "%notrhs1 = icmp eq i23 %tmp_322, 0"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp_323 = or i1 %notrhs1, %notlhs1"   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 306 [1/1] (6.78ns)   --->   "%tmp_324 = fcmp oeq float %mz_read, 0.000000e+00" [MadgwickAHRS.cpp:52]   --->   Core 103 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp_325 = and i1 %tmp_323, %tmp_324" [MadgwickAHRS.cpp:52]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 308 [1/1] (0.93ns) (out node of the LUT)   --->   "%tmp1 = and i1 %tmp_320, %tmp_325" [MadgwickAHRS.cpp:52]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 309 [1/1] (0.93ns) (out node of the LUT)   --->   "%or_cond1 = and i1 %tmp1, %tmp_128" [MadgwickAHRS.cpp:52]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "br i1 %or_cond1, label %1, label %2" [MadgwickAHRS.cpp:52]
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%q1_load = load volatile float* @q1, align 4" [MadgwickAHRS.cpp:58]
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_100_to_int = bitcast float %q1_load to i32" [MadgwickAHRS.cpp:58]
ST_1 : Operation 313 [1/1] (0.86ns)   --->   "%tmp_100_neg = xor i32 %tmp_100_to_int, -2147483648" [MadgwickAHRS.cpp:58]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_s = bitcast i32 %tmp_100_neg to float" [MadgwickAHRS.cpp:58]
ST_1 : Operation 315 [4/4] (5.70ns)   --->   "%tmp_99 = fmul float %tmp_s, %gx_read" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%q2_load = load volatile float* @q2, align 4" [MadgwickAHRS.cpp:58]
ST_1 : Operation 317 [4/4] (5.70ns)   --->   "%tmp_100 = fmul float %q2_load, %gy_read" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%q0_load = load volatile float* @q0, align 4" [MadgwickAHRS.cpp:59]
ST_1 : Operation 319 [2/2] (6.78ns)   --->   "call fastcc void @MadgwickAHRSupdateIM(float %gx_read, float %gy_read, float %gz_read, float %ax_read, float %ay_read, float %az_read)" [MadgwickAHRS.cpp:53]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 2> : 5.70ns
ST_2 : Operation 320 [3/4] (5.70ns)   --->   "%tmp_99 = fmul float %tmp_s, %gx_read" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [3/4] (5.70ns)   --->   "%tmp_100 = fmul float %q2_load, %gy_read" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [4/4] (5.70ns)   --->   "%tmp_104 = fmul float %q0_load, %gx_read" [MadgwickAHRS.cpp:59]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "%q2_load_13 = load volatile float* @q2, align 4" [MadgwickAHRS.cpp:59]
ST_2 : Operation 324 [4/4] (5.70ns)   --->   "%tmp_105 = fmul float %q2_load_13, %gz_read" [MadgwickAHRS.cpp:59]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%q0_load_11 = load volatile float* @q0, align 4" [MadgwickAHRS.cpp:60]
ST_2 : Operation 326 [4/4] (5.70ns)   --->   "%tmp_109 = fmul float %q0_load_11, %gy_read" [MadgwickAHRS.cpp:60]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%q1_load_13 = load volatile float* @q1, align 4" [MadgwickAHRS.cpp:60]
ST_2 : Operation 328 [4/4] (5.70ns)   --->   "%tmp_110 = fmul float %q1_load_13, %gz_read" [MadgwickAHRS.cpp:60]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 5.70ns
ST_3 : Operation 329 [2/4] (5.70ns)   --->   "%tmp_99 = fmul float %tmp_s, %gx_read" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 330 [2/4] (5.70ns)   --->   "%tmp_100 = fmul float %q2_load, %gy_read" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 331 [3/4] (5.70ns)   --->   "%tmp_104 = fmul float %q0_load, %gx_read" [MadgwickAHRS.cpp:59]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 332 [3/4] (5.70ns)   --->   "%tmp_105 = fmul float %q2_load_13, %gz_read" [MadgwickAHRS.cpp:59]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 333 [3/4] (5.70ns)   --->   "%tmp_109 = fmul float %q0_load_11, %gy_read" [MadgwickAHRS.cpp:60]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 334 [3/4] (5.70ns)   --->   "%tmp_110 = fmul float %q1_load_13, %gz_read" [MadgwickAHRS.cpp:60]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%q0_load_12 = load volatile float* @q0, align 4" [MadgwickAHRS.cpp:61]
ST_3 : Operation 336 [4/4] (5.70ns)   --->   "%tmp_114 = fmul float %q0_load_12, %gz_read" [MadgwickAHRS.cpp:61]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "%q1_load_14 = load volatile float* @q1, align 4" [MadgwickAHRS.cpp:61]
ST_3 : Operation 338 [4/4] (5.70ns)   --->   "%tmp_115 = fmul float %q1_load_14, %gy_read" [MadgwickAHRS.cpp:61]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 4> : 5.70ns
ST_4 : Operation 339 [1/4] (5.70ns)   --->   "%tmp_99 = fmul float %tmp_s, %gx_read" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 340 [1/4] (5.70ns)   --->   "%tmp_100 = fmul float %q2_load, %gy_read" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 341 [2/4] (5.70ns)   --->   "%tmp_104 = fmul float %q0_load, %gx_read" [MadgwickAHRS.cpp:59]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 342 [2/4] (5.70ns)   --->   "%tmp_105 = fmul float %q2_load_13, %gz_read" [MadgwickAHRS.cpp:59]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 343 [2/4] (5.70ns)   --->   "%tmp_109 = fmul float %q0_load_11, %gy_read" [MadgwickAHRS.cpp:60]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 344 [2/4] (5.70ns)   --->   "%tmp_110 = fmul float %q1_load_13, %gz_read" [MadgwickAHRS.cpp:60]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 345 [3/4] (5.70ns)   --->   "%tmp_114 = fmul float %q0_load_12, %gz_read" [MadgwickAHRS.cpp:61]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 346 [3/4] (5.70ns)   --->   "%tmp_115 = fmul float %q1_load_14, %gy_read" [MadgwickAHRS.cpp:61]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 7.26ns
ST_5 : Operation 347 [5/5] (7.25ns)   --->   "%tmp_101 = fsub float %tmp_99, %tmp_100" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 348 [1/4] (5.70ns)   --->   "%tmp_104 = fmul float %q0_load, %gx_read" [MadgwickAHRS.cpp:59]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 349 [1/4] (5.70ns)   --->   "%tmp_105 = fmul float %q2_load_13, %gz_read" [MadgwickAHRS.cpp:59]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 350 [1/4] (5.70ns)   --->   "%tmp_109 = fmul float %q0_load_11, %gy_read" [MadgwickAHRS.cpp:60]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 351 [1/4] (5.70ns)   --->   "%tmp_110 = fmul float %q1_load_13, %gz_read" [MadgwickAHRS.cpp:60]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 352 [2/4] (5.70ns)   --->   "%tmp_114 = fmul float %q0_load_12, %gz_read" [MadgwickAHRS.cpp:61]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 353 [2/4] (5.70ns)   --->   "%tmp_115 = fmul float %q1_load_14, %gy_read" [MadgwickAHRS.cpp:61]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 7.26ns
ST_6 : Operation 354 [4/5] (7.25ns)   --->   "%tmp_101 = fsub float %tmp_99, %tmp_100" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 355 [1/1] (0.00ns)   --->   "%q3_load = load volatile float* @q3, align 4" [MadgwickAHRS.cpp:58]
ST_6 : Operation 356 [4/4] (5.70ns)   --->   "%tmp_102 = fmul float %q3_load, %gz_read" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 357 [5/5] (7.25ns)   --->   "%tmp_106 = fadd float %tmp_104, %tmp_105" [MadgwickAHRS.cpp:59]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 358 [5/5] (7.25ns)   --->   "%tmp_111 = fsub float %tmp_109, %tmp_110" [MadgwickAHRS.cpp:60]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 359 [1/4] (5.70ns)   --->   "%tmp_114 = fmul float %q0_load_12, %gz_read" [MadgwickAHRS.cpp:61]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 360 [1/4] (5.70ns)   --->   "%tmp_115 = fmul float %q1_load_14, %gy_read" [MadgwickAHRS.cpp:61]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 7.26ns
ST_7 : Operation 361 [3/5] (7.25ns)   --->   "%tmp_101 = fsub float %tmp_99, %tmp_100" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 362 [3/4] (5.70ns)   --->   "%tmp_102 = fmul float %q3_load, %gz_read" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 363 [4/5] (7.25ns)   --->   "%tmp_106 = fadd float %tmp_104, %tmp_105" [MadgwickAHRS.cpp:59]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 364 [1/1] (0.00ns)   --->   "%q3_load_12 = load volatile float* @q3, align 4" [MadgwickAHRS.cpp:59]
ST_7 : Operation 365 [4/4] (5.70ns)   --->   "%tmp_107 = fmul float %q3_load_12, %gy_read" [MadgwickAHRS.cpp:59]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 366 [4/5] (7.25ns)   --->   "%tmp_111 = fsub float %tmp_109, %tmp_110" [MadgwickAHRS.cpp:60]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 367 [5/5] (7.25ns)   --->   "%tmp_116 = fadd float %tmp_114, %tmp_115" [MadgwickAHRS.cpp:61]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 7.26ns
ST_8 : Operation 368 [2/5] (7.25ns)   --->   "%tmp_101 = fsub float %tmp_99, %tmp_100" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 369 [2/4] (5.70ns)   --->   "%tmp_102 = fmul float %q3_load, %gz_read" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 370 [3/5] (7.25ns)   --->   "%tmp_106 = fadd float %tmp_104, %tmp_105" [MadgwickAHRS.cpp:59]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 371 [3/4] (5.70ns)   --->   "%tmp_107 = fmul float %q3_load_12, %gy_read" [MadgwickAHRS.cpp:59]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 372 [3/5] (7.25ns)   --->   "%tmp_111 = fsub float %tmp_109, %tmp_110" [MadgwickAHRS.cpp:60]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 373 [1/1] (0.00ns)   --->   "%q3_load_13 = load volatile float* @q3, align 4" [MadgwickAHRS.cpp:60]
ST_8 : Operation 374 [4/4] (5.70ns)   --->   "%tmp_112 = fmul float %q3_load_13, %gx_read" [MadgwickAHRS.cpp:60]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 375 [4/5] (7.25ns)   --->   "%tmp_116 = fadd float %tmp_114, %tmp_115" [MadgwickAHRS.cpp:61]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 376 [1/1] (0.00ns)   --->   "%q2_load_14 = load volatile float* @q2, align 4" [MadgwickAHRS.cpp:61]
ST_8 : Operation 377 [4/4] (5.70ns)   --->   "%tmp_117 = fmul float %q2_load_14, %gx_read" [MadgwickAHRS.cpp:61]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 7.26ns
ST_9 : Operation 378 [1/5] (7.25ns)   --->   "%tmp_101 = fsub float %tmp_99, %tmp_100" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 379 [1/4] (5.70ns)   --->   "%tmp_102 = fmul float %q3_load, %gz_read" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 380 [2/5] (7.25ns)   --->   "%tmp_106 = fadd float %tmp_104, %tmp_105" [MadgwickAHRS.cpp:59]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 381 [2/4] (5.70ns)   --->   "%tmp_107 = fmul float %q3_load_12, %gy_read" [MadgwickAHRS.cpp:59]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 382 [2/5] (7.25ns)   --->   "%tmp_111 = fsub float %tmp_109, %tmp_110" [MadgwickAHRS.cpp:60]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 383 [3/4] (5.70ns)   --->   "%tmp_112 = fmul float %q3_load_13, %gx_read" [MadgwickAHRS.cpp:60]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 384 [3/5] (7.25ns)   --->   "%tmp_116 = fadd float %tmp_114, %tmp_115" [MadgwickAHRS.cpp:61]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 385 [3/4] (5.70ns)   --->   "%tmp_117 = fmul float %q2_load_14, %gx_read" [MadgwickAHRS.cpp:61]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 7.26ns
ST_10 : Operation 386 [5/5] (7.25ns)   --->   "%tmp_103 = fsub float %tmp_101, %tmp_102" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 387 [1/5] (7.25ns)   --->   "%tmp_106 = fadd float %tmp_104, %tmp_105" [MadgwickAHRS.cpp:59]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 388 [1/4] (5.70ns)   --->   "%tmp_107 = fmul float %q3_load_12, %gy_read" [MadgwickAHRS.cpp:59]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 389 [1/5] (7.25ns)   --->   "%tmp_111 = fsub float %tmp_109, %tmp_110" [MadgwickAHRS.cpp:60]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 390 [2/4] (5.70ns)   --->   "%tmp_112 = fmul float %q3_load_13, %gx_read" [MadgwickAHRS.cpp:60]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 391 [2/5] (7.25ns)   --->   "%tmp_116 = fadd float %tmp_114, %tmp_115" [MadgwickAHRS.cpp:61]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 392 [2/4] (5.70ns)   --->   "%tmp_117 = fmul float %q2_load_14, %gx_read" [MadgwickAHRS.cpp:61]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 7.26ns
ST_11 : Operation 393 [4/5] (7.25ns)   --->   "%tmp_103 = fsub float %tmp_101, %tmp_102" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 394 [5/5] (7.25ns)   --->   "%tmp_108 = fsub float %tmp_106, %tmp_107" [MadgwickAHRS.cpp:59]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 395 [1/4] (5.70ns)   --->   "%tmp_112 = fmul float %q3_load_13, %gx_read" [MadgwickAHRS.cpp:60]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 396 [1/5] (7.25ns)   --->   "%tmp_116 = fadd float %tmp_114, %tmp_115" [MadgwickAHRS.cpp:61]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 397 [1/4] (5.70ns)   --->   "%tmp_117 = fmul float %q2_load_14, %gx_read" [MadgwickAHRS.cpp:61]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 7.26ns
ST_12 : Operation 398 [3/5] (7.25ns)   --->   "%tmp_103 = fsub float %tmp_101, %tmp_102" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 399 [4/5] (7.25ns)   --->   "%tmp_108 = fsub float %tmp_106, %tmp_107" [MadgwickAHRS.cpp:59]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 400 [5/5] (7.25ns)   --->   "%tmp_113 = fadd float %tmp_111, %tmp_112" [MadgwickAHRS.cpp:60]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 401 [5/5] (7.25ns)   --->   "%tmp_118 = fsub float %tmp_116, %tmp_117" [MadgwickAHRS.cpp:61]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 7.26ns
ST_13 : Operation 402 [2/5] (7.25ns)   --->   "%tmp_103 = fsub float %tmp_101, %tmp_102" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 403 [3/5] (7.25ns)   --->   "%tmp_108 = fsub float %tmp_106, %tmp_107" [MadgwickAHRS.cpp:59]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 404 [4/5] (7.25ns)   --->   "%tmp_113 = fadd float %tmp_111, %tmp_112" [MadgwickAHRS.cpp:60]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 405 [4/5] (7.25ns)   --->   "%tmp_118 = fsub float %tmp_116, %tmp_117" [MadgwickAHRS.cpp:61]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 7.26ns
ST_14 : Operation 406 [1/5] (7.25ns)   --->   "%tmp_103 = fsub float %tmp_101, %tmp_102" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 407 [2/5] (7.25ns)   --->   "%tmp_108 = fsub float %tmp_106, %tmp_107" [MadgwickAHRS.cpp:59]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 408 [3/5] (7.25ns)   --->   "%tmp_113 = fadd float %tmp_111, %tmp_112" [MadgwickAHRS.cpp:60]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 409 [3/5] (7.25ns)   --->   "%tmp_118 = fsub float %tmp_116, %tmp_117" [MadgwickAHRS.cpp:61]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 7.26ns
ST_15 : Operation 410 [1/5] (7.25ns)   --->   "%tmp_108 = fsub float %tmp_106, %tmp_107" [MadgwickAHRS.cpp:59]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 411 [2/5] (7.25ns)   --->   "%tmp_113 = fadd float %tmp_111, %tmp_112" [MadgwickAHRS.cpp:60]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 412 [2/5] (7.25ns)   --->   "%tmp_118 = fsub float %tmp_116, %tmp_117" [MadgwickAHRS.cpp:61]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 7.26ns
ST_16 : Operation 413 [1/5] (7.25ns)   --->   "%tmp_113 = fadd float %tmp_111, %tmp_112" [MadgwickAHRS.cpp:60]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 414 [1/5] (7.25ns)   --->   "%tmp_118 = fsub float %tmp_116, %tmp_117" [MadgwickAHRS.cpp:61]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 5.70ns
ST_17 : Operation 415 [4/4] (5.70ns)   --->   "%qDot1 = fmul float %tmp_103, 5.000000e-01" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 416 [4/4] (5.70ns)   --->   "%qDot2 = fmul float %tmp_108, 5.000000e-01" [MadgwickAHRS.cpp:59]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 417 [4/4] (5.70ns)   --->   "%qDot3 = fmul float %tmp_113, 5.000000e-01" [MadgwickAHRS.cpp:60]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 418 [4/4] (5.70ns)   --->   "%qDot4 = fmul float %tmp_118, 5.000000e-01" [MadgwickAHRS.cpp:61]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 18> : 5.70ns
ST_18 : Operation 419 [3/4] (5.70ns)   --->   "%qDot1 = fmul float %tmp_103, 5.000000e-01" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 420 [3/4] (5.70ns)   --->   "%qDot2 = fmul float %tmp_108, 5.000000e-01" [MadgwickAHRS.cpp:59]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 421 [3/4] (5.70ns)   --->   "%qDot3 = fmul float %tmp_113, 5.000000e-01" [MadgwickAHRS.cpp:60]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 422 [3/4] (5.70ns)   --->   "%qDot4 = fmul float %tmp_118, 5.000000e-01" [MadgwickAHRS.cpp:61]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 19> : 6.79ns
ST_19 : Operation 423 [2/4] (5.70ns)   --->   "%qDot1 = fmul float %tmp_103, 5.000000e-01" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 424 [2/4] (5.70ns)   --->   "%qDot2 = fmul float %tmp_108, 5.000000e-01" [MadgwickAHRS.cpp:59]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 425 [2/4] (5.70ns)   --->   "%qDot3 = fmul float %tmp_113, 5.000000e-01" [MadgwickAHRS.cpp:60]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 426 [2/4] (5.70ns)   --->   "%qDot4 = fmul float %tmp_118, 5.000000e-01" [MadgwickAHRS.cpp:61]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 427 [1/1] (6.78ns)   --->   "%tmp_329 = fcmp oeq float %ax_read, 0.000000e+00" [MadgwickAHRS.cpp:64]   --->   Core 103 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 428 [1/1] (6.78ns)   --->   "%tmp_334 = fcmp oeq float %ay_read, 0.000000e+00" [MadgwickAHRS.cpp:64]   --->   Core 103 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 429 [1/1] (6.78ns)   --->   "%tmp_339 = fcmp oeq float %az_read, 0.000000e+00" [MadgwickAHRS.cpp:64]   --->   Core 103 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 7.47ns
ST_20 : Operation 430 [1/4] (5.70ns)   --->   "%qDot1 = fmul float %tmp_103, 5.000000e-01" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 431 [1/4] (5.70ns)   --->   "%qDot2 = fmul float %tmp_108, 5.000000e-01" [MadgwickAHRS.cpp:59]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 432 [1/4] (5.70ns)   --->   "%qDot3 = fmul float %tmp_113, 5.000000e-01" [MadgwickAHRS.cpp:60]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 433 [1/4] (5.70ns)   --->   "%qDot4 = fmul float %tmp_118, 5.000000e-01" [MadgwickAHRS.cpp:61]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 434 [1/1] (0.00ns)   --->   "%ax_to_int = bitcast float %ax_read to i32"
ST_20 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_326 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %ax_to_int, i32 23, i32 30)"
ST_20 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_327 = trunc i32 %ax_to_int to i23"
ST_20 : Operation 437 [1/1] (1.55ns)   --->   "%notlhs2 = icmp ne i8 %tmp_326, -1"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 438 [1/1] (2.44ns)   --->   "%notrhs2 = icmp eq i23 %tmp_327, 0"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node or_cond3)   --->   "%tmp_328 = or i1 %notrhs2, %notlhs2"   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node or_cond3)   --->   "%tmp_330 = and i1 %tmp_328, %tmp_329" [MadgwickAHRS.cpp:64]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 441 [1/1] (0.00ns)   --->   "%ay_to_int = bitcast float %ay_read to i32"
ST_20 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_331 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %ay_to_int, i32 23, i32 30)"
ST_20 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_332 = trunc i32 %ay_to_int to i23"
ST_20 : Operation 444 [1/1] (1.55ns)   --->   "%notlhs3 = icmp ne i8 %tmp_331, -1"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 445 [1/1] (2.44ns)   --->   "%notrhs3 = icmp eq i23 %tmp_332, 0"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%tmp_333 = or i1 %notrhs3, %notlhs3"   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%tmp_335 = and i1 %tmp_333, %tmp_334" [MadgwickAHRS.cpp:64]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 448 [1/1] (0.00ns)   --->   "%az_to_int = bitcast float %az_read to i32"
ST_20 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_336 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %az_to_int, i32 23, i32 30)"
ST_20 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_337 = trunc i32 %az_to_int to i23"
ST_20 : Operation 451 [1/1] (1.55ns)   --->   "%notlhs4 = icmp ne i8 %tmp_336, -1"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 452 [1/1] (2.44ns)   --->   "%notrhs4 = icmp eq i23 %tmp_337, 0"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%tmp_338 = or i1 %notrhs4, %notlhs4"   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%tmp_340 = and i1 %tmp_338, %tmp_339" [MadgwickAHRS.cpp:64]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 455 [1/1] (0.93ns) (out node of the LUT)   --->   "%tmp2 = and i1 %tmp_335, %tmp_340" [MadgwickAHRS.cpp:64]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 456 [1/1] (0.93ns) (out node of the LUT)   --->   "%or_cond3 = and i1 %tmp2, %tmp_330" [MadgwickAHRS.cpp:64]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 457 [1/1] (1.76ns)   --->   "br i1 %or_cond3, label %._crit_edge, label %3" [MadgwickAHRS.cpp:64]
ST_20 : Operation 458 [4/4] (5.70ns)   --->   "%tmp_126 = fmul float %mx_read, %mx_read" [MadgwickAHRS.cpp:73]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 459 [4/4] (5.70ns)   --->   "%tmp_127 = fmul float %my_read, %my_read" [MadgwickAHRS.cpp:73]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 21> : 5.70ns
ST_21 : Operation 460 [3/4] (5.70ns)   --->   "%tmp_126 = fmul float %mx_read, %mx_read" [MadgwickAHRS.cpp:73]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 461 [3/4] (5.70ns)   --->   "%tmp_127 = fmul float %my_read, %my_read" [MadgwickAHRS.cpp:73]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 22> : 5.70ns
ST_22 : Operation 462 [2/4] (5.70ns)   --->   "%tmp_126 = fmul float %mx_read, %mx_read" [MadgwickAHRS.cpp:73]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 463 [2/4] (5.70ns)   --->   "%tmp_127 = fmul float %my_read, %my_read" [MadgwickAHRS.cpp:73]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 23> : 5.70ns
ST_23 : Operation 464 [1/4] (5.70ns)   --->   "%tmp_126 = fmul float %mx_read, %mx_read" [MadgwickAHRS.cpp:73]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 465 [1/4] (5.70ns)   --->   "%tmp_127 = fmul float %my_read, %my_read" [MadgwickAHRS.cpp:73]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 24> : 7.26ns
ST_24 : Operation 466 [5/5] (7.25ns)   --->   "%tmp_129 = fadd float %tmp_126, %tmp_127" [MadgwickAHRS.cpp:73]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 25> : 7.26ns
ST_25 : Operation 467 [4/5] (7.25ns)   --->   "%tmp_129 = fadd float %tmp_126, %tmp_127" [MadgwickAHRS.cpp:73]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 468 [4/4] (5.70ns)   --->   "%tmp_130 = fmul float %mz_read, %mz_read" [MadgwickAHRS.cpp:73]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 26> : 7.26ns
ST_26 : Operation 469 [3/5] (7.25ns)   --->   "%tmp_129 = fadd float %tmp_126, %tmp_127" [MadgwickAHRS.cpp:73]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 470 [3/4] (5.70ns)   --->   "%tmp_130 = fmul float %mz_read, %mz_read" [MadgwickAHRS.cpp:73]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 27> : 7.26ns
ST_27 : Operation 471 [2/5] (7.25ns)   --->   "%tmp_129 = fadd float %tmp_126, %tmp_127" [MadgwickAHRS.cpp:73]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 472 [2/4] (5.70ns)   --->   "%tmp_130 = fmul float %mz_read, %mz_read" [MadgwickAHRS.cpp:73]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 28> : 7.26ns
ST_28 : Operation 473 [1/5] (7.25ns)   --->   "%tmp_129 = fadd float %tmp_126, %tmp_127" [MadgwickAHRS.cpp:73]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 474 [1/4] (5.70ns)   --->   "%tmp_130 = fmul float %mz_read, %mz_read" [MadgwickAHRS.cpp:73]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 29> : 7.26ns
ST_29 : Operation 475 [5/5] (7.25ns)   --->   "%x_assign_3 = fadd float %tmp_129, %tmp_130" [MadgwickAHRS.cpp:73]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 30> : 7.26ns
ST_30 : Operation 476 [4/5] (7.25ns)   --->   "%x_assign_3 = fadd float %tmp_129, %tmp_130" [MadgwickAHRS.cpp:73]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 31> : 7.26ns
ST_31 : Operation 477 [3/5] (7.25ns)   --->   "%x_assign_3 = fadd float %tmp_129, %tmp_130" [MadgwickAHRS.cpp:73]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 32> : 7.26ns
ST_32 : Operation 478 [2/5] (7.25ns)   --->   "%x_assign_3 = fadd float %tmp_129, %tmp_130" [MadgwickAHRS.cpp:73]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 33> : 7.26ns
ST_33 : Operation 479 [1/5] (7.25ns)   --->   "%x_assign_3 = fadd float %tmp_129, %tmp_130" [MadgwickAHRS.cpp:73]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 34> : 5.70ns
ST_34 : Operation 480 [4/4] (5.70ns)   --->   "%halfx_3 = fmul float %x_assign_3, 5.000000e-01" [MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:73]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 481 [1/1] (0.00ns)   --->   "%y_7 = bitcast float %x_assign_3 to i32" [MadgwickAHRS.cpp:217->MadgwickAHRS.cpp:73]
ST_34 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_i3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %y_7, i32 1, i32 31)" [MadgwickAHRS.cpp:220->MadgwickAHRS.cpp:73]

 <State 35> : 5.70ns
ST_35 : Operation 483 [3/4] (5.70ns)   --->   "%halfx_3 = fmul float %x_assign_3, 5.000000e-01" [MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:73]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 36> : 5.70ns
ST_36 : Operation 484 [2/4] (5.70ns)   --->   "%halfx_3 = fmul float %x_assign_3, 5.000000e-01" [MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:73]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 37> : 5.70ns
ST_37 : Operation 485 [4/4] (5.70ns)   --->   "%tmp_119 = fmul float %ax_read, %ax_read" [MadgwickAHRS.cpp:67]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 486 [4/4] (5.70ns)   --->   "%tmp_120 = fmul float %ay_read, %ay_read" [MadgwickAHRS.cpp:67]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 487 [1/4] (5.70ns)   --->   "%halfx_3 = fmul float %x_assign_3, 5.000000e-01" [MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:73]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 38> : 8.25ns
ST_38 : Operation 488 [3/4] (5.70ns)   --->   "%tmp_119 = fmul float %ax_read, %ax_read" [MadgwickAHRS.cpp:67]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 489 [3/4] (5.70ns)   --->   "%tmp_120 = fmul float %ay_read, %ay_read" [MadgwickAHRS.cpp:67]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 490 [1/1] (0.00ns)   --->   "%tmp_342 = zext i31 %tmp_i3 to i32" [MadgwickAHRS.cpp:220->MadgwickAHRS.cpp:73]
ST_38 : Operation 491 [1/1] (2.55ns)   --->   "%y_8 = sub i32 1597463007, %tmp_342" [MadgwickAHRS.cpp:220->MadgwickAHRS.cpp:73]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_1_i5 = bitcast i32 %y_8 to float" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:73]
ST_38 : Operation 493 [4/4] (5.70ns)   --->   "%tmp_2_i6 = fmul float %halfx_3, %tmp_1_i5" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:73]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 39> : 5.70ns
ST_39 : Operation 494 [2/4] (5.70ns)   --->   "%tmp_119 = fmul float %ax_read, %ax_read" [MadgwickAHRS.cpp:67]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 495 [2/4] (5.70ns)   --->   "%tmp_120 = fmul float %ay_read, %ay_read" [MadgwickAHRS.cpp:67]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 496 [3/4] (5.70ns)   --->   "%tmp_2_i6 = fmul float %halfx_3, %tmp_1_i5" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:73]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 40> : 5.70ns
ST_40 : Operation 497 [1/4] (5.70ns)   --->   "%tmp_119 = fmul float %ax_read, %ax_read" [MadgwickAHRS.cpp:67]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 498 [1/4] (5.70ns)   --->   "%tmp_120 = fmul float %ay_read, %ay_read" [MadgwickAHRS.cpp:67]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 499 [2/4] (5.70ns)   --->   "%tmp_2_i6 = fmul float %halfx_3, %tmp_1_i5" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:73]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 41> : 7.26ns
ST_41 : Operation 500 [5/5] (7.25ns)   --->   "%tmp_124 = fadd float %tmp_119, %tmp_120" [MadgwickAHRS.cpp:67]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 501 [1/4] (5.70ns)   --->   "%tmp_2_i6 = fmul float %halfx_3, %tmp_1_i5" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:73]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 42> : 7.26ns
ST_42 : Operation 502 [4/5] (7.25ns)   --->   "%tmp_124 = fadd float %tmp_119, %tmp_120" [MadgwickAHRS.cpp:67]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 503 [4/4] (5.70ns)   --->   "%tmp_125 = fmul float %az_read, %az_read" [MadgwickAHRS.cpp:67]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 504 [4/4] (5.70ns)   --->   "%tmp_3_i7 = fmul float %tmp_2_i6, %tmp_1_i5" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:73]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 43> : 7.26ns
ST_43 : Operation 505 [3/5] (7.25ns)   --->   "%tmp_124 = fadd float %tmp_119, %tmp_120" [MadgwickAHRS.cpp:67]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 506 [3/4] (5.70ns)   --->   "%tmp_125 = fmul float %az_read, %az_read" [MadgwickAHRS.cpp:67]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 507 [3/4] (5.70ns)   --->   "%tmp_3_i7 = fmul float %tmp_2_i6, %tmp_1_i5" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:73]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 44> : 7.26ns
ST_44 : Operation 508 [2/5] (7.25ns)   --->   "%tmp_124 = fadd float %tmp_119, %tmp_120" [MadgwickAHRS.cpp:67]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 509 [2/4] (5.70ns)   --->   "%tmp_125 = fmul float %az_read, %az_read" [MadgwickAHRS.cpp:67]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 510 [2/4] (5.70ns)   --->   "%tmp_3_i7 = fmul float %tmp_2_i6, %tmp_1_i5" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:73]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 45> : 7.26ns
ST_45 : Operation 511 [1/5] (7.25ns)   --->   "%tmp_124 = fadd float %tmp_119, %tmp_120" [MadgwickAHRS.cpp:67]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 512 [1/4] (5.70ns)   --->   "%tmp_125 = fmul float %az_read, %az_read" [MadgwickAHRS.cpp:67]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 513 [1/4] (5.70ns)   --->   "%tmp_3_i7 = fmul float %tmp_2_i6, %tmp_1_i5" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:73]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 46> : 7.26ns
ST_46 : Operation 514 [5/5] (7.25ns)   --->   "%x_assign = fadd float %tmp_124, %tmp_125" [MadgwickAHRS.cpp:67]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 515 [5/5] (7.25ns)   --->   "%tmp_4_i8 = fsub float 1.500000e+00, %tmp_3_i7" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:73]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 47> : 7.26ns
ST_47 : Operation 516 [4/5] (7.25ns)   --->   "%x_assign = fadd float %tmp_124, %tmp_125" [MadgwickAHRS.cpp:67]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 517 [4/5] (7.25ns)   --->   "%tmp_4_i8 = fsub float 1.500000e+00, %tmp_3_i7" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:73]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 48> : 7.26ns
ST_48 : Operation 518 [3/5] (7.25ns)   --->   "%x_assign = fadd float %tmp_124, %tmp_125" [MadgwickAHRS.cpp:67]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 519 [3/5] (7.25ns)   --->   "%tmp_4_i8 = fsub float 1.500000e+00, %tmp_3_i7" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:73]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 49> : 7.26ns
ST_49 : Operation 520 [2/5] (7.25ns)   --->   "%x_assign = fadd float %tmp_124, %tmp_125" [MadgwickAHRS.cpp:67]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 521 [2/5] (7.25ns)   --->   "%tmp_4_i8 = fsub float 1.500000e+00, %tmp_3_i7" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:73]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 50> : 7.26ns
ST_50 : Operation 522 [1/5] (7.25ns)   --->   "%x_assign = fadd float %tmp_124, %tmp_125" [MadgwickAHRS.cpp:67]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 523 [1/5] (7.25ns)   --->   "%tmp_4_i8 = fsub float 1.500000e+00, %tmp_3_i7" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:73]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 51> : 5.70ns
ST_51 : Operation 524 [4/4] (5.70ns)   --->   "%halfx = fmul float %x_assign, 5.000000e-01" [MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:67]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 525 [1/1] (0.00ns)   --->   "%y = bitcast float %x_assign to i32" [MadgwickAHRS.cpp:217->MadgwickAHRS.cpp:67]
ST_51 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_i = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %y, i32 1, i32 31)" [MadgwickAHRS.cpp:220->MadgwickAHRS.cpp:67]
ST_51 : Operation 527 [4/4] (5.70ns)   --->   "%recipNorm_3 = fmul float %tmp_1_i5, %tmp_4_i8" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:73]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 52> : 5.70ns
ST_52 : Operation 528 [3/4] (5.70ns)   --->   "%halfx = fmul float %x_assign, 5.000000e-01" [MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:67]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 529 [3/4] (5.70ns)   --->   "%recipNorm_3 = fmul float %tmp_1_i5, %tmp_4_i8" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:73]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 53> : 5.70ns
ST_53 : Operation 530 [2/4] (5.70ns)   --->   "%halfx = fmul float %x_assign, 5.000000e-01" [MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:67]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 531 [2/4] (5.70ns)   --->   "%recipNorm_3 = fmul float %tmp_1_i5, %tmp_4_i8" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:73]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 532 [1/1] (0.00ns)   --->   "%q0_load_13 = load volatile float* @q0, align 4" [MadgwickAHRS.cpp:79]

 <State 54> : 5.70ns
ST_54 : Operation 533 [1/4] (5.70ns)   --->   "%halfx = fmul float %x_assign, 5.000000e-01" [MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:67]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 534 [1/4] (5.70ns)   --->   "%recipNorm_3 = fmul float %tmp_1_i5, %tmp_4_i8" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:73]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 535 [1/1] (0.00ns)   --->   "%q0_load_14 = load volatile float* @q0, align 4" [MadgwickAHRS.cpp:80]
ST_54 : Operation 536 [1/1] (0.00ns)   --->   "%q3_load_14 = load volatile float* @q3, align 4" [MadgwickAHRS.cpp:86]

 <State 55> : 8.25ns
ST_55 : Operation 537 [1/1] (0.00ns)   --->   "%tmp_341 = zext i31 %tmp_i to i32" [MadgwickAHRS.cpp:220->MadgwickAHRS.cpp:67]
ST_55 : Operation 538 [1/1] (2.55ns)   --->   "%y_6 = sub i32 1597463007, %tmp_341" [MadgwickAHRS.cpp:220->MadgwickAHRS.cpp:67]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_1_i = bitcast i32 %y_6 to float" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:67]
ST_55 : Operation 540 [4/4] (5.70ns)   --->   "%tmp_2_i = fmul float %halfx, %tmp_1_i" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:67]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 541 [4/4] (5.70ns)   --->   "%mx_assign = fmul float %recipNorm_3, %mx_read" [MadgwickAHRS.cpp:74]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 542 [4/4] (5.70ns)   --->   "%my_assign = fmul float %recipNorm_3, %my_read" [MadgwickAHRS.cpp:75]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 543 [4/4] (5.70ns)   --->   "%mz_assign = fmul float %recipNorm_3, %mz_read" [MadgwickAHRS.cpp:76]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 544 [4/4] (5.70ns)   --->   "%tmp_131 = fmul float %q0_load_13, 2.000000e+00" [MadgwickAHRS.cpp:79]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 545 [4/4] (5.70ns)   --->   "%tmp_132 = fmul float %q0_load_14, 2.000000e+00" [MadgwickAHRS.cpp:80]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 546 [1/1] (0.00ns)   --->   "%q0_load_15 = load volatile float* @q0, align 4" [MadgwickAHRS.cpp:81]
ST_55 : Operation 547 [1/1] (0.00ns)   --->   "%q3_load_15 = load volatile float* @q3, align 4" [MadgwickAHRS.cpp:88]

 <State 56> : 5.70ns
ST_56 : Operation 548 [3/4] (5.70ns)   --->   "%tmp_2_i = fmul float %halfx, %tmp_1_i" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:67]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 549 [3/4] (5.70ns)   --->   "%mx_assign = fmul float %recipNorm_3, %mx_read" [MadgwickAHRS.cpp:74]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 550 [3/4] (5.70ns)   --->   "%my_assign = fmul float %recipNorm_3, %my_read" [MadgwickAHRS.cpp:75]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 551 [3/4] (5.70ns)   --->   "%mz_assign = fmul float %recipNorm_3, %mz_read" [MadgwickAHRS.cpp:76]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 552 [3/4] (5.70ns)   --->   "%tmp_131 = fmul float %q0_load_13, 2.000000e+00" [MadgwickAHRS.cpp:79]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 553 [3/4] (5.70ns)   --->   "%tmp_132 = fmul float %q0_load_14, 2.000000e+00" [MadgwickAHRS.cpp:80]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 554 [1/1] (0.00ns)   --->   "%q0_load_16 = load volatile float* @q0, align 4" [MadgwickAHRS.cpp:83]
ST_56 : Operation 555 [1/1] (0.00ns)   --->   "%q3_load_16 = load volatile float* @q3, align 4" [MadgwickAHRS.cpp:92]

 <State 57> : 5.70ns
ST_57 : Operation 556 [2/4] (5.70ns)   --->   "%tmp_2_i = fmul float %halfx, %tmp_1_i" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:67]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 557 [2/4] (5.70ns)   --->   "%mx_assign = fmul float %recipNorm_3, %mx_read" [MadgwickAHRS.cpp:74]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 558 [2/4] (5.70ns)   --->   "%my_assign = fmul float %recipNorm_3, %my_read" [MadgwickAHRS.cpp:75]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 559 [2/4] (5.70ns)   --->   "%mz_assign = fmul float %recipNorm_3, %mz_read" [MadgwickAHRS.cpp:76]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 560 [2/4] (5.70ns)   --->   "%tmp_131 = fmul float %q0_load_13, 2.000000e+00" [MadgwickAHRS.cpp:79]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 561 [2/4] (5.70ns)   --->   "%tmp_132 = fmul float %q0_load_14, 2.000000e+00" [MadgwickAHRS.cpp:80]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 562 [1/1] (0.00ns)   --->   "%q0_load_17 = load volatile float* @q0, align 4" [MadgwickAHRS.cpp:87]
ST_57 : Operation 563 [4/4] (5.70ns)   --->   "%tmp_136 = fmul float %q0_load_17, 2.000000e+00" [MadgwickAHRS.cpp:87]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 564 [1/1] (0.00ns)   --->   "%q3_load_17 = load volatile float* @q3, align 4" [MadgwickAHRS.cpp:95]

 <State 58> : 5.70ns
ST_58 : Operation 565 [1/4] (5.70ns)   --->   "%tmp_2_i = fmul float %halfx, %tmp_1_i" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:67]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 566 [1/4] (5.70ns)   --->   "%mx_assign = fmul float %recipNorm_3, %mx_read" [MadgwickAHRS.cpp:74]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 567 [1/4] (5.70ns)   --->   "%my_assign = fmul float %recipNorm_3, %my_read" [MadgwickAHRS.cpp:75]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 568 [1/4] (5.70ns)   --->   "%mz_assign = fmul float %recipNorm_3, %mz_read" [MadgwickAHRS.cpp:76]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 569 [1/4] (5.70ns)   --->   "%tmp_131 = fmul float %q0_load_13, 2.000000e+00" [MadgwickAHRS.cpp:79]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 570 [1/4] (5.70ns)   --->   "%tmp_132 = fmul float %q0_load_14, 2.000000e+00" [MadgwickAHRS.cpp:80]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 571 [3/4] (5.70ns)   --->   "%tmp_136 = fmul float %q0_load_17, 2.000000e+00" [MadgwickAHRS.cpp:87]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 572 [1/1] (0.00ns)   --->   "%q0_load_18 = load volatile float* @q0, align 4" [MadgwickAHRS.cpp:89]
ST_58 : Operation 573 [1/1] (0.00ns)   --->   "%q3_load_18 = load volatile float* @q3, align 4" [MadgwickAHRS.cpp:97]

 <State 59> : 5.70ns
ST_59 : Operation 574 [4/4] (5.70ns)   --->   "%tmp_3_i = fmul float %tmp_2_i, %tmp_1_i" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:67]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 575 [4/4] (5.70ns)   --->   "%p_2q0mx = fmul float %tmp_131, %mx_assign" [MadgwickAHRS.cpp:79]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 576 [4/4] (5.70ns)   --->   "%p_2q0my = fmul float %tmp_132, %my_assign" [MadgwickAHRS.cpp:80]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 577 [2/4] (5.70ns)   --->   "%tmp_136 = fmul float %q0_load_17, 2.000000e+00" [MadgwickAHRS.cpp:87]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 578 [1/1] (0.00ns)   --->   "%q0_load_19 = load volatile float* @q0, align 4" [MadgwickAHRS.cpp:89]
ST_59 : Operation 579 [4/4] (5.70ns)   --->   "%q0q0 = fmul float %q0_load_18, %q0_load_19" [MadgwickAHRS.cpp:89]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 580 [1/1] (0.00ns)   --->   "%q3_load_19 = load volatile float* @q3, align 4" [MadgwickAHRS.cpp:98]

 <State 60> : 5.70ns
ST_60 : Operation 581 [3/4] (5.70ns)   --->   "%tmp_3_i = fmul float %tmp_2_i, %tmp_1_i" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:67]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 582 [3/4] (5.70ns)   --->   "%p_2q0mx = fmul float %tmp_131, %mx_assign" [MadgwickAHRS.cpp:79]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 583 [3/4] (5.70ns)   --->   "%p_2q0my = fmul float %tmp_132, %my_assign" [MadgwickAHRS.cpp:80]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 584 [4/4] (5.70ns)   --->   "%tmp_134 = fmul float %q0_load_15, 2.000000e+00" [MadgwickAHRS.cpp:81]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 585 [1/1] (0.00ns)   --->   "%q2_load_15 = load volatile float* @q2, align 4" [MadgwickAHRS.cpp:85]
ST_60 : Operation 586 [1/4] (5.70ns)   --->   "%tmp_136 = fmul float %q0_load_17, 2.000000e+00" [MadgwickAHRS.cpp:87]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 587 [3/4] (5.70ns)   --->   "%q0q0 = fmul float %q0_load_18, %q0_load_19" [MadgwickAHRS.cpp:89]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 588 [1/1] (0.00ns)   --->   "%q3_load_20 = load volatile float* @q3, align 4" [MadgwickAHRS.cpp:98]
ST_60 : Operation 589 [4/4] (5.70ns)   --->   "%q3q3 = fmul float %q3_load_19, %q3_load_20" [MadgwickAHRS.cpp:98]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 61> : 5.70ns
ST_61 : Operation 590 [2/4] (5.70ns)   --->   "%tmp_3_i = fmul float %tmp_2_i, %tmp_1_i" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:67]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 591 [2/4] (5.70ns)   --->   "%p_2q0mx = fmul float %tmp_131, %mx_assign" [MadgwickAHRS.cpp:79]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 592 [2/4] (5.70ns)   --->   "%p_2q0my = fmul float %tmp_132, %my_assign" [MadgwickAHRS.cpp:80]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 593 [3/4] (5.70ns)   --->   "%tmp_134 = fmul float %q0_load_15, 2.000000e+00" [MadgwickAHRS.cpp:81]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 594 [1/1] (0.00ns)   --->   "%q1_load_15 = load volatile float* @q1, align 4" [MadgwickAHRS.cpp:82]
ST_61 : Operation 595 [1/1] (0.00ns)   --->   "%q2_load_16 = load volatile float* @q2, align 4" [MadgwickAHRS.cpp:87]
ST_61 : Operation 596 [4/4] (5.70ns)   --->   "%p_2q0q2 = fmul float %tmp_136, %q2_load_16" [MadgwickAHRS.cpp:87]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 597 [2/4] (5.70ns)   --->   "%q0q0 = fmul float %q0_load_18, %q0_load_19" [MadgwickAHRS.cpp:89]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 598 [3/4] (5.70ns)   --->   "%q3q3 = fmul float %q3_load_19, %q3_load_20" [MadgwickAHRS.cpp:98]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 599 [1/1] (0.00ns)   --->   "%q3_load_21 = load volatile float* @q3, align 4" [MadgwickAHRS.cpp:101]

 <State 62> : 5.70ns
ST_62 : Operation 600 [1/4] (5.70ns)   --->   "%tmp_3_i = fmul float %tmp_2_i, %tmp_1_i" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:67]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 601 [1/4] (5.70ns)   --->   "%p_2q0mx = fmul float %tmp_131, %mx_assign" [MadgwickAHRS.cpp:79]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 602 [1/4] (5.70ns)   --->   "%p_2q0my = fmul float %tmp_132, %my_assign" [MadgwickAHRS.cpp:80]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 603 [2/4] (5.70ns)   --->   "%tmp_134 = fmul float %q0_load_15, 2.000000e+00" [MadgwickAHRS.cpp:81]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 604 [1/1] (0.00ns)   --->   "%q1_load_16 = load volatile float* @q1, align 4" [MadgwickAHRS.cpp:84]
ST_62 : Operation 605 [3/4] (5.70ns)   --->   "%p_2q0q2 = fmul float %tmp_136, %q2_load_16" [MadgwickAHRS.cpp:87]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 606 [1/1] (0.00ns)   --->   "%q2_load_17 = load volatile float* @q2, align 4" [MadgwickAHRS.cpp:88]
ST_62 : Operation 607 [4/4] (5.70ns)   --->   "%tmp_137 = fmul float %q2_load_17, 2.000000e+00" [MadgwickAHRS.cpp:88]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 608 [1/4] (5.70ns)   --->   "%q0q0 = fmul float %q0_load_18, %q0_load_19" [MadgwickAHRS.cpp:89]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 609 [2/4] (5.70ns)   --->   "%q3q3 = fmul float %q3_load_19, %q3_load_20" [MadgwickAHRS.cpp:98]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 610 [1/1] (0.00ns)   --->   "%q3_load_22 = load volatile float* @q3, align 4" [MadgwickAHRS.cpp:101]

 <State 63> : 7.26ns
ST_63 : Operation 611 [5/5] (7.25ns)   --->   "%tmp_4_i = fsub float 1.500000e+00, %tmp_3_i" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:67]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 612 [1/4] (5.70ns)   --->   "%tmp_134 = fmul float %q0_load_15, 2.000000e+00" [MadgwickAHRS.cpp:81]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 613 [2/4] (5.70ns)   --->   "%p_2q0q2 = fmul float %tmp_136, %q2_load_16" [MadgwickAHRS.cpp:87]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 614 [3/4] (5.70ns)   --->   "%tmp_137 = fmul float %q2_load_17, 2.000000e+00" [MadgwickAHRS.cpp:88]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 615 [1/1] (0.00ns)   --->   "%q0_load_20 = load volatile float* @q0, align 4" [MadgwickAHRS.cpp:90]
ST_63 : Operation 616 [1/1] (0.00ns)   --->   "%q1_load_17 = load volatile float* @q1, align 4" [MadgwickAHRS.cpp:90]
ST_63 : Operation 617 [4/4] (5.70ns)   --->   "%q0q1 = fmul float %q0_load_20, %q1_load_17" [MadgwickAHRS.cpp:90]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 618 [1/1] (0.00ns)   --->   "%q2_load_18 = load volatile float* @q2, align 4" [MadgwickAHRS.cpp:91]
ST_63 : Operation 619 [1/4] (5.70ns)   --->   "%q3q3 = fmul float %q3_load_19, %q3_load_20" [MadgwickAHRS.cpp:98]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 620 [4/4] (5.70ns)   --->   "%tmp_138 = fmul float %mx_assign, %q0q0" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 621 [4/4] (5.70ns)   --->   "%tmp_139 = fmul float %p_2q0my, %q3_load_21" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 622 [1/1] (0.00ns)   --->   "%q3_load_23 = load volatile float* @q3, align 4" [MadgwickAHRS.cpp:102]
ST_63 : Operation 623 [4/4] (5.70ns)   --->   "%tmp_154 = fmul float %p_2q0mx, %q3_load_23" [MadgwickAHRS.cpp:102]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 624 [4/4] (5.70ns)   --->   "%tmp_155 = fmul float %my_assign, %q0q0" [MadgwickAHRS.cpp:102]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 64> : 7.26ns
ST_64 : Operation 625 [4/5] (7.25ns)   --->   "%tmp_4_i = fsub float 1.500000e+00, %tmp_3_i" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:67]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 626 [4/4] (5.70ns)   --->   "%p_2q0mz = fmul float %tmp_134, %mz_assign" [MadgwickAHRS.cpp:81]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 627 [1/4] (5.70ns)   --->   "%p_2q0q2 = fmul float %tmp_136, %q2_load_16" [MadgwickAHRS.cpp:87]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 628 [2/4] (5.70ns)   --->   "%tmp_137 = fmul float %q2_load_17, 2.000000e+00" [MadgwickAHRS.cpp:88]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 629 [3/4] (5.70ns)   --->   "%q0q1 = fmul float %q0_load_20, %q1_load_17" [MadgwickAHRS.cpp:90]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 630 [1/1] (0.00ns)   --->   "%q1_load_18 = load volatile float* @q1, align 4" [MadgwickAHRS.cpp:93]
ST_64 : Operation 631 [1/1] (0.00ns)   --->   "%q2_load_19 = load volatile float* @q2, align 4" [MadgwickAHRS.cpp:94]
ST_64 : Operation 632 [3/4] (5.70ns)   --->   "%tmp_138 = fmul float %mx_assign, %q0q0" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 633 [3/4] (5.70ns)   --->   "%tmp_139 = fmul float %p_2q0my, %q3_load_21" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 634 [3/4] (5.70ns)   --->   "%tmp_154 = fmul float %p_2q0mx, %q3_load_23" [MadgwickAHRS.cpp:102]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 635 [3/4] (5.70ns)   --->   "%tmp_155 = fmul float %my_assign, %q0q0" [MadgwickAHRS.cpp:102]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 65> : 7.26ns
ST_65 : Operation 636 [3/5] (7.25ns)   --->   "%tmp_4_i = fsub float 1.500000e+00, %tmp_3_i" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:67]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 637 [3/4] (5.70ns)   --->   "%p_2q0mz = fmul float %tmp_134, %mz_assign" [MadgwickAHRS.cpp:81]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 638 [4/4] (5.70ns)   --->   "%tmp_135 = fmul float %q1_load_15, 2.000000e+00" [MadgwickAHRS.cpp:82]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 639 [1/4] (5.70ns)   --->   "%tmp_137 = fmul float %q2_load_17, 2.000000e+00" [MadgwickAHRS.cpp:88]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 640 [2/4] (5.70ns)   --->   "%q0q1 = fmul float %q0_load_20, %q1_load_17" [MadgwickAHRS.cpp:90]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 641 [1/1] (0.00ns)   --->   "%q0_load_21 = load volatile float* @q0, align 4" [MadgwickAHRS.cpp:91]
ST_65 : Operation 642 [4/4] (5.70ns)   --->   "%q0q2 = fmul float %q0_load_21, %q2_load_18" [MadgwickAHRS.cpp:91]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 643 [1/1] (0.00ns)   --->   "%q1_load_19 = load volatile float* @q1, align 4" [MadgwickAHRS.cpp:93]
ST_65 : Operation 644 [4/4] (5.70ns)   --->   "%q1q1 = fmul float %q1_load_18, %q1_load_19" [MadgwickAHRS.cpp:93]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 645 [1/1] (0.00ns)   --->   "%q2_load_20 = load volatile float* @q2, align 4" [MadgwickAHRS.cpp:96]
ST_65 : Operation 646 [2/4] (5.70ns)   --->   "%tmp_138 = fmul float %mx_assign, %q0q0" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 647 [2/4] (5.70ns)   --->   "%tmp_139 = fmul float %p_2q0my, %q3_load_21" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 648 [2/4] (5.70ns)   --->   "%tmp_154 = fmul float %p_2q0mx, %q3_load_23" [MadgwickAHRS.cpp:102]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 649 [2/4] (5.70ns)   --->   "%tmp_155 = fmul float %my_assign, %q0q0" [MadgwickAHRS.cpp:102]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 66> : 7.26ns
ST_66 : Operation 650 [2/5] (7.25ns)   --->   "%tmp_4_i = fsub float 1.500000e+00, %tmp_3_i" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:67]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 651 [2/4] (5.70ns)   --->   "%p_2q0mz = fmul float %tmp_134, %mz_assign" [MadgwickAHRS.cpp:81]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 652 [3/4] (5.70ns)   --->   "%tmp_135 = fmul float %q1_load_15, 2.000000e+00" [MadgwickAHRS.cpp:82]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 653 [4/4] (5.70ns)   --->   "%p_2q2q3 = fmul float %tmp_137, %q3_load_15" [MadgwickAHRS.cpp:88]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 654 [1/4] (5.70ns)   --->   "%q0q1 = fmul float %q0_load_20, %q1_load_17" [MadgwickAHRS.cpp:90]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 655 [3/4] (5.70ns)   --->   "%q0q2 = fmul float %q0_load_21, %q2_load_18" [MadgwickAHRS.cpp:91]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 656 [1/1] (0.00ns)   --->   "%q0_load_22 = load volatile float* @q0, align 4" [MadgwickAHRS.cpp:92]
ST_66 : Operation 657 [4/4] (5.70ns)   --->   "%q0q3 = fmul float %q0_load_22, %q3_load_16" [MadgwickAHRS.cpp:92]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 658 [3/4] (5.70ns)   --->   "%q1q1 = fmul float %q1_load_18, %q1_load_19" [MadgwickAHRS.cpp:93]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 659 [1/1] (0.00ns)   --->   "%q1_load_20 = load volatile float* @q1, align 4" [MadgwickAHRS.cpp:94]
ST_66 : Operation 660 [4/4] (5.70ns)   --->   "%q1q2 = fmul float %q1_load_20, %q2_load_19" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 661 [1/1] (0.00ns)   --->   "%q2_load_21 = load volatile float* @q2, align 4" [MadgwickAHRS.cpp:96]
ST_66 : Operation 662 [4/4] (5.70ns)   --->   "%q2q2 = fmul float %q2_load_20, %q2_load_21" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 663 [1/4] (5.70ns)   --->   "%tmp_138 = fmul float %mx_assign, %q0q0" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 664 [1/4] (5.70ns)   --->   "%tmp_139 = fmul float %p_2q0my, %q3_load_21" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 665 [1/4] (5.70ns)   --->   "%tmp_154 = fmul float %p_2q0mx, %q3_load_23" [MadgwickAHRS.cpp:102]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 666 [1/4] (5.70ns)   --->   "%tmp_155 = fmul float %my_assign, %q0q0" [MadgwickAHRS.cpp:102]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 67> : 7.26ns
ST_67 : Operation 667 [1/5] (7.25ns)   --->   "%tmp_4_i = fsub float 1.500000e+00, %tmp_3_i" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:67]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 668 [1/4] (5.70ns)   --->   "%p_2q0mz = fmul float %tmp_134, %mz_assign" [MadgwickAHRS.cpp:81]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 669 [2/4] (5.70ns)   --->   "%tmp_135 = fmul float %q1_load_15, 2.000000e+00" [MadgwickAHRS.cpp:82]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 670 [3/4] (5.70ns)   --->   "%p_2q2q3 = fmul float %tmp_137, %q3_load_15" [MadgwickAHRS.cpp:88]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 671 [2/4] (5.70ns)   --->   "%q0q2 = fmul float %q0_load_21, %q2_load_18" [MadgwickAHRS.cpp:91]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 672 [3/4] (5.70ns)   --->   "%q0q3 = fmul float %q0_load_22, %q3_load_16" [MadgwickAHRS.cpp:92]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 673 [2/4] (5.70ns)   --->   "%q1q1 = fmul float %q1_load_18, %q1_load_19" [MadgwickAHRS.cpp:93]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 674 [3/4] (5.70ns)   --->   "%q1q2 = fmul float %q1_load_20, %q2_load_19" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 675 [1/1] (0.00ns)   --->   "%q1_load_21 = load volatile float* @q1, align 4" [MadgwickAHRS.cpp:95]
ST_67 : Operation 676 [4/4] (5.70ns)   --->   "%q1q3 = fmul float %q1_load_21, %q3_load_17" [MadgwickAHRS.cpp:95]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 677 [3/4] (5.70ns)   --->   "%q2q2 = fmul float %q2_load_20, %q2_load_21" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 678 [1/1] (0.00ns)   --->   "%q2_load_22 = load volatile float* @q2, align 4" [MadgwickAHRS.cpp:97]
ST_67 : Operation 679 [4/4] (5.70ns)   --->   "%q2q3 = fmul float %q2_load_22, %q3_load_18" [MadgwickAHRS.cpp:97]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 680 [5/5] (7.25ns)   --->   "%tmp_140 = fsub float %tmp_138, %tmp_139" [MadgwickAHRS.cpp:101]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 681 [5/5] (7.25ns)   --->   "%tmp_156 = fadd float %tmp_154, %tmp_155" [MadgwickAHRS.cpp:102]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 682 [4/4] (5.70ns)   --->   "%tmp_193 = fmul float %q0q1, 2.000000e+00" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 68> : 7.26ns
ST_68 : Operation 683 [4/4] (5.70ns)   --->   "%recipNorm = fmul float %tmp_1_i, %tmp_4_i" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:67]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 684 [1/4] (5.70ns)   --->   "%tmp_135 = fmul float %q1_load_15, 2.000000e+00" [MadgwickAHRS.cpp:82]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 685 [2/4] (5.70ns)   --->   "%p_2q2q3 = fmul float %tmp_137, %q3_load_15" [MadgwickAHRS.cpp:88]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 686 [1/4] (5.70ns)   --->   "%q0q2 = fmul float %q0_load_21, %q2_load_18" [MadgwickAHRS.cpp:91]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 687 [2/4] (5.70ns)   --->   "%q0q3 = fmul float %q0_load_22, %q3_load_16" [MadgwickAHRS.cpp:92]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 688 [1/4] (5.70ns)   --->   "%q1q1 = fmul float %q1_load_18, %q1_load_19" [MadgwickAHRS.cpp:93]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 689 [2/4] (5.70ns)   --->   "%q1q2 = fmul float %q1_load_20, %q2_load_19" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 690 [3/4] (5.70ns)   --->   "%q1q3 = fmul float %q1_load_21, %q3_load_17" [MadgwickAHRS.cpp:95]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 691 [2/4] (5.70ns)   --->   "%q2q2 = fmul float %q2_load_20, %q2_load_21" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 692 [3/4] (5.70ns)   --->   "%q2q3 = fmul float %q2_load_22, %q3_load_18" [MadgwickAHRS.cpp:97]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 693 [4/5] (7.25ns)   --->   "%tmp_140 = fsub float %tmp_138, %tmp_139" [MadgwickAHRS.cpp:101]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 694 [1/1] (0.00ns)   --->   "%q2_load_23 = load volatile float* @q2, align 4" [MadgwickAHRS.cpp:101]
ST_68 : Operation 695 [4/4] (5.70ns)   --->   "%tmp_141 = fmul float %p_2q0mz, %q2_load_23" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 696 [4/5] (7.25ns)   --->   "%tmp_156 = fadd float %tmp_154, %tmp_155" [MadgwickAHRS.cpp:102]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 697 [1/1] (0.00ns)   --->   "%q1_load_22 = load volatile float* @q1, align 4" [MadgwickAHRS.cpp:102]
ST_68 : Operation 698 [4/4] (5.70ns)   --->   "%tmp_157 = fmul float %p_2q0mz, %q1_load_22" [MadgwickAHRS.cpp:102]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 699 [3/4] (5.70ns)   --->   "%tmp_193 = fmul float %q0q1, 2.000000e+00" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 69> : 7.26ns
ST_69 : Operation 700 [3/4] (5.70ns)   --->   "%recipNorm = fmul float %tmp_1_i, %tmp_4_i" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:67]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 701 [4/4] (5.70ns)   --->   "%p_2q1mx = fmul float %tmp_135, %mx_assign" [MadgwickAHRS.cpp:82]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 702 [1/4] (5.70ns)   --->   "%p_2q2q3 = fmul float %tmp_137, %q3_load_15" [MadgwickAHRS.cpp:88]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 703 [1/4] (5.70ns)   --->   "%q0q3 = fmul float %q0_load_22, %q3_load_16" [MadgwickAHRS.cpp:92]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 704 [1/4] (5.70ns)   --->   "%q1q2 = fmul float %q1_load_20, %q2_load_19" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 705 [2/4] (5.70ns)   --->   "%q1q3 = fmul float %q1_load_21, %q3_load_17" [MadgwickAHRS.cpp:95]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 706 [1/4] (5.70ns)   --->   "%q2q2 = fmul float %q2_load_20, %q2_load_21" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 707 [2/4] (5.70ns)   --->   "%q2q3 = fmul float %q2_load_22, %q3_load_18" [MadgwickAHRS.cpp:97]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 708 [3/5] (7.25ns)   --->   "%tmp_140 = fsub float %tmp_138, %tmp_139" [MadgwickAHRS.cpp:101]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 709 [3/4] (5.70ns)   --->   "%tmp_141 = fmul float %p_2q0mz, %q2_load_23" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 710 [1/1] (0.00ns)   --->   "%q2_load_24 = load volatile float* @q2, align 4" [MadgwickAHRS.cpp:101]
ST_69 : Operation 711 [3/5] (7.25ns)   --->   "%tmp_156 = fadd float %tmp_154, %tmp_155" [MadgwickAHRS.cpp:102]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 712 [3/4] (5.70ns)   --->   "%tmp_157 = fmul float %p_2q0mz, %q1_load_22" [MadgwickAHRS.cpp:102]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 713 [2/4] (5.70ns)   --->   "%tmp_193 = fmul float %q0q1, 2.000000e+00" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 70> : 7.26ns
ST_70 : Operation 714 [2/4] (5.70ns)   --->   "%recipNorm = fmul float %tmp_1_i, %tmp_4_i" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:67]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 715 [3/4] (5.70ns)   --->   "%p_2q1mx = fmul float %tmp_135, %mx_assign" [MadgwickAHRS.cpp:82]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 716 [4/4] (5.70ns)   --->   "%p_2q1 = fmul float %q1_load_16, 2.000000e+00" [MadgwickAHRS.cpp:84]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 717 [1/4] (5.70ns)   --->   "%q1q3 = fmul float %q1_load_21, %q3_load_17" [MadgwickAHRS.cpp:95]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 718 [1/4] (5.70ns)   --->   "%q2q3 = fmul float %q2_load_22, %q3_load_18" [MadgwickAHRS.cpp:97]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 719 [2/5] (7.25ns)   --->   "%tmp_140 = fsub float %tmp_138, %tmp_139" [MadgwickAHRS.cpp:101]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 720 [2/4] (5.70ns)   --->   "%tmp_141 = fmul float %p_2q0mz, %q2_load_23" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 721 [2/5] (7.25ns)   --->   "%tmp_156 = fadd float %tmp_154, %tmp_155" [MadgwickAHRS.cpp:102]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 722 [2/4] (5.70ns)   --->   "%tmp_157 = fmul float %p_2q0mz, %q1_load_22" [MadgwickAHRS.cpp:102]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 723 [1/1] (0.00ns)   --->   "%q2_load_25 = load volatile float* @q2, align 4" [MadgwickAHRS.cpp:102]
ST_70 : Operation 724 [1/4] (5.70ns)   --->   "%tmp_193 = fmul float %q0q1, 2.000000e+00" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 725 [5/5] (7.25ns)   --->   "%tmp_212 = fsub float %q1q2, %q0q3" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 71> : 7.26ns
ST_71 : Operation 726 [1/4] (5.70ns)   --->   "%recipNorm = fmul float %tmp_1_i, %tmp_4_i" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:67]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 727 [2/4] (5.70ns)   --->   "%p_2q1mx = fmul float %tmp_135, %mx_assign" [MadgwickAHRS.cpp:82]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 728 [3/4] (5.70ns)   --->   "%p_2q1 = fmul float %q1_load_16, 2.000000e+00" [MadgwickAHRS.cpp:84]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 729 [1/5] (7.25ns)   --->   "%tmp_140 = fsub float %tmp_138, %tmp_139" [MadgwickAHRS.cpp:101]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 730 [1/4] (5.70ns)   --->   "%tmp_141 = fmul float %p_2q0mz, %q2_load_23" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 731 [1/5] (7.25ns)   --->   "%tmp_156 = fadd float %tmp_154, %tmp_155" [MadgwickAHRS.cpp:102]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 732 [1/4] (5.70ns)   --->   "%tmp_157 = fmul float %p_2q0mz, %q1_load_22" [MadgwickAHRS.cpp:102]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 733 [1/1] (0.00ns)   --->   "%tmp_174_to_int = bitcast float %p_2q0mx to i32" [MadgwickAHRS.cpp:104]
ST_71 : Operation 734 [1/1] (0.86ns)   --->   "%tmp_174_neg = xor i32 %tmp_174_to_int, -2147483648" [MadgwickAHRS.cpp:104]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 735 [1/1] (0.00ns)   --->   "%tmp_172 = bitcast i32 %tmp_174_neg to float" [MadgwickAHRS.cpp:104]
ST_71 : Operation 736 [1/1] (0.00ns)   --->   "%q2_load_26 = load volatile float* @q2, align 4" [MadgwickAHRS.cpp:104]
ST_71 : Operation 737 [4/4] (5.70ns)   --->   "%tmp_173 = fmul float %q2_load_26, %tmp_172" [MadgwickAHRS.cpp:104]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 738 [1/1] (0.00ns)   --->   "%q1_load_23 = load volatile float* @q1, align 4" [MadgwickAHRS.cpp:104]
ST_71 : Operation 739 [4/4] (5.70ns)   --->   "%tmp_174 = fmul float %p_2q0my, %q1_load_23" [MadgwickAHRS.cpp:104]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 740 [4/4] (5.70ns)   --->   "%tmp_189 = fmul float %q1q3, 2.000000e+00" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 741 [5/5] (7.25ns)   --->   "%tmp_194 = fadd float %tmp_193, %p_2q2q3" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 742 [4/5] (7.25ns)   --->   "%tmp_212 = fsub float %q1q2, %q0q3" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 743 [5/5] (7.25ns)   --->   "%tmp_214 = fadd float %q0q1, %q2q3" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 72> : 7.26ns
ST_72 : Operation 744 [4/4] (5.70ns)   --->   "%ax_assign = fmul float %recipNorm, %ax_read" [MadgwickAHRS.cpp:68]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 745 [4/4] (5.70ns)   --->   "%ay_assign = fmul float %recipNorm, %ay_read" [MadgwickAHRS.cpp:69]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 746 [4/4] (5.70ns)   --->   "%az_assign = fmul float %recipNorm, %az_read" [MadgwickAHRS.cpp:70]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 747 [1/4] (5.70ns)   --->   "%p_2q1mx = fmul float %tmp_135, %mx_assign" [MadgwickAHRS.cpp:82]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 748 [2/4] (5.70ns)   --->   "%p_2q1 = fmul float %q1_load_16, 2.000000e+00" [MadgwickAHRS.cpp:84]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 749 [5/5] (7.25ns)   --->   "%tmp_142 = fadd float %tmp_140, %tmp_141" [MadgwickAHRS.cpp:101]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 750 [5/5] (7.25ns)   --->   "%tmp_158 = fsub float %tmp_156, %tmp_157" [MadgwickAHRS.cpp:102]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 751 [3/4] (5.70ns)   --->   "%tmp_173 = fmul float %q2_load_26, %tmp_172" [MadgwickAHRS.cpp:104]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 752 [3/4] (5.70ns)   --->   "%tmp_174 = fmul float %p_2q0my, %q1_load_23" [MadgwickAHRS.cpp:104]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 753 [3/4] (5.70ns)   --->   "%tmp_189 = fmul float %q1q3, 2.000000e+00" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 754 [4/5] (7.25ns)   --->   "%tmp_194 = fadd float %tmp_193, %p_2q2q3" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 755 [3/5] (7.25ns)   --->   "%tmp_212 = fsub float %q1q2, %q0q3" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 756 [4/5] (7.25ns)   --->   "%tmp_214 = fadd float %q0q1, %q2q3" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 73> : 7.26ns
ST_73 : Operation 757 [3/4] (5.70ns)   --->   "%ax_assign = fmul float %recipNorm, %ax_read" [MadgwickAHRS.cpp:68]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 758 [3/4] (5.70ns)   --->   "%ay_assign = fmul float %recipNorm, %ay_read" [MadgwickAHRS.cpp:69]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 759 [3/4] (5.70ns)   --->   "%az_assign = fmul float %recipNorm, %az_read" [MadgwickAHRS.cpp:70]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 760 [1/4] (5.70ns)   --->   "%p_2q1 = fmul float %q1_load_16, 2.000000e+00" [MadgwickAHRS.cpp:84]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 761 [4/5] (7.25ns)   --->   "%tmp_142 = fadd float %tmp_140, %tmp_141" [MadgwickAHRS.cpp:101]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 762 [4/4] (5.70ns)   --->   "%tmp_143 = fmul float %mx_assign, %q1q1" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 763 [4/5] (7.25ns)   --->   "%tmp_158 = fsub float %tmp_156, %tmp_157" [MadgwickAHRS.cpp:102]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 764 [4/4] (5.70ns)   --->   "%tmp_159 = fmul float %p_2q1mx, %q2_load_25" [MadgwickAHRS.cpp:102]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 765 [2/4] (5.70ns)   --->   "%tmp_173 = fmul float %q2_load_26, %tmp_172" [MadgwickAHRS.cpp:104]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 766 [2/4] (5.70ns)   --->   "%tmp_174 = fmul float %p_2q0my, %q1_load_23" [MadgwickAHRS.cpp:104]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 767 [2/4] (5.70ns)   --->   "%tmp_189 = fmul float %q1q3, 2.000000e+00" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 768 [3/5] (7.25ns)   --->   "%tmp_194 = fadd float %tmp_193, %p_2q2q3" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 769 [2/5] (7.25ns)   --->   "%tmp_212 = fsub float %q1q2, %q0q3" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 770 [3/5] (7.25ns)   --->   "%tmp_214 = fadd float %q0q1, %q2q3" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 74> : 7.26ns
ST_74 : Operation 771 [2/4] (5.70ns)   --->   "%ax_assign = fmul float %recipNorm, %ax_read" [MadgwickAHRS.cpp:68]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 772 [2/4] (5.70ns)   --->   "%ay_assign = fmul float %recipNorm, %ay_read" [MadgwickAHRS.cpp:69]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 773 [2/4] (5.70ns)   --->   "%az_assign = fmul float %recipNorm, %az_read" [MadgwickAHRS.cpp:70]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 774 [3/5] (7.25ns)   --->   "%tmp_142 = fadd float %tmp_140, %tmp_141" [MadgwickAHRS.cpp:101]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 775 [3/4] (5.70ns)   --->   "%tmp_143 = fmul float %mx_assign, %q1q1" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 776 [4/4] (5.70ns)   --->   "%tmp_145 = fmul float %p_2q1, %my_assign" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 777 [3/5] (7.25ns)   --->   "%tmp_158 = fsub float %tmp_156, %tmp_157" [MadgwickAHRS.cpp:102]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 778 [3/4] (5.70ns)   --->   "%tmp_159 = fmul float %p_2q1mx, %q2_load_25" [MadgwickAHRS.cpp:102]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 779 [1/4] (5.70ns)   --->   "%tmp_173 = fmul float %q2_load_26, %tmp_172" [MadgwickAHRS.cpp:104]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 780 [1/4] (5.70ns)   --->   "%tmp_174 = fmul float %p_2q0my, %q1_load_23" [MadgwickAHRS.cpp:104]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 781 [1/4] (5.70ns)   --->   "%tmp_189 = fmul float %q1q3, 2.000000e+00" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 782 [2/5] (7.25ns)   --->   "%tmp_194 = fadd float %tmp_193, %p_2q2q3" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 783 [1/5] (7.25ns)   --->   "%tmp_212 = fsub float %q1q2, %q0q3" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 784 [2/5] (7.25ns)   --->   "%tmp_214 = fadd float %q0q1, %q2q3" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 75> : 7.26ns
ST_75 : Operation 785 [1/4] (5.70ns)   --->   "%ax_assign = fmul float %recipNorm, %ax_read" [MadgwickAHRS.cpp:68]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 786 [1/4] (5.70ns)   --->   "%ay_assign = fmul float %recipNorm, %ay_read" [MadgwickAHRS.cpp:69]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 787 [1/4] (5.70ns)   --->   "%az_assign = fmul float %recipNorm, %az_read" [MadgwickAHRS.cpp:70]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 788 [2/5] (7.25ns)   --->   "%tmp_142 = fadd float %tmp_140, %tmp_141" [MadgwickAHRS.cpp:101]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 789 [2/4] (5.70ns)   --->   "%tmp_143 = fmul float %mx_assign, %q1q1" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 790 [3/4] (5.70ns)   --->   "%tmp_145 = fmul float %p_2q1, %my_assign" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 791 [2/5] (7.25ns)   --->   "%tmp_158 = fsub float %tmp_156, %tmp_157" [MadgwickAHRS.cpp:102]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 792 [2/4] (5.70ns)   --->   "%tmp_159 = fmul float %p_2q1mx, %q2_load_25" [MadgwickAHRS.cpp:102]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 793 [5/5] (7.25ns)   --->   "%tmp_175 = fadd float %tmp_173, %tmp_174" [MadgwickAHRS.cpp:104]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 794 [5/5] (7.25ns)   --->   "%tmp_190 = fsub float %tmp_189, %p_2q0q2" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 795 [1/5] (7.25ns)   --->   "%tmp_194 = fadd float %tmp_193, %p_2q2q3" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 796 [1/5] (7.25ns)   --->   "%tmp_214 = fadd float %q0q1, %q2q3" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 76> : 7.26ns
ST_76 : Operation 797 [1/5] (7.25ns)   --->   "%tmp_142 = fadd float %tmp_140, %tmp_141" [MadgwickAHRS.cpp:101]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 798 [1/4] (5.70ns)   --->   "%tmp_143 = fmul float %mx_assign, %q1q1" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 799 [2/4] (5.70ns)   --->   "%tmp_145 = fmul float %p_2q1, %my_assign" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 800 [1/5] (7.25ns)   --->   "%tmp_158 = fsub float %tmp_156, %tmp_157" [MadgwickAHRS.cpp:102]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 801 [1/4] (5.70ns)   --->   "%tmp_159 = fmul float %p_2q1mx, %q2_load_25" [MadgwickAHRS.cpp:102]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 802 [4/5] (7.25ns)   --->   "%tmp_175 = fadd float %tmp_173, %tmp_174" [MadgwickAHRS.cpp:104]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 803 [4/4] (5.70ns)   --->   "%tmp_176 = fmul float %mz_assign, %q0q0" [MadgwickAHRS.cpp:104]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 804 [4/5] (7.25ns)   --->   "%tmp_190 = fsub float %tmp_189, %p_2q0q2" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 805 [5/5] (7.25ns)   --->   "%tmp_195 = fsub float %tmp_194, %ay_assign" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 77> : 7.26ns
ST_77 : Operation 806 [5/5] (7.25ns)   --->   "%tmp_144 = fadd float %tmp_142, %tmp_143" [MadgwickAHRS.cpp:101]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 807 [1/4] (5.70ns)   --->   "%tmp_145 = fmul float %p_2q1, %my_assign" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 808 [5/5] (7.25ns)   --->   "%tmp_160 = fadd float %tmp_158, %tmp_159" [MadgwickAHRS.cpp:102]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 809 [3/5] (7.25ns)   --->   "%tmp_175 = fadd float %tmp_173, %tmp_174" [MadgwickAHRS.cpp:104]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 810 [3/4] (5.70ns)   --->   "%tmp_176 = fmul float %mz_assign, %q0q0" [MadgwickAHRS.cpp:104]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 811 [3/5] (7.25ns)   --->   "%tmp_190 = fsub float %tmp_189, %p_2q0q2" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 812 [4/5] (7.25ns)   --->   "%tmp_195 = fsub float %tmp_194, %ay_assign" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 78> : 7.26ns
ST_78 : Operation 813 [4/5] (7.25ns)   --->   "%tmp_144 = fadd float %tmp_142, %tmp_143" [MadgwickAHRS.cpp:101]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 814 [4/4] (5.70ns)   --->   "%tmp_146 = fmul float %tmp_145, %q2_load_24" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 815 [4/5] (7.25ns)   --->   "%tmp_160 = fadd float %tmp_158, %tmp_159" [MadgwickAHRS.cpp:102]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 816 [4/4] (5.70ns)   --->   "%tmp_161 = fmul float %my_assign, %q1q1" [MadgwickAHRS.cpp:102]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 817 [2/5] (7.25ns)   --->   "%tmp_175 = fadd float %tmp_173, %tmp_174" [MadgwickAHRS.cpp:104]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 818 [2/4] (5.70ns)   --->   "%tmp_176 = fmul float %mz_assign, %q0q0" [MadgwickAHRS.cpp:104]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 819 [2/5] (7.25ns)   --->   "%tmp_190 = fsub float %tmp_189, %p_2q0q2" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 820 [3/5] (7.25ns)   --->   "%tmp_195 = fsub float %tmp_194, %ay_assign" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 79> : 7.26ns
ST_79 : Operation 821 [3/5] (7.25ns)   --->   "%tmp_144 = fadd float %tmp_142, %tmp_143" [MadgwickAHRS.cpp:101]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 822 [3/4] (5.70ns)   --->   "%tmp_146 = fmul float %tmp_145, %q2_load_24" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 823 [4/4] (5.70ns)   --->   "%tmp_148 = fmul float %p_2q1, %mz_assign" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 824 [3/5] (7.25ns)   --->   "%tmp_160 = fadd float %tmp_158, %tmp_159" [MadgwickAHRS.cpp:102]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 825 [3/4] (5.70ns)   --->   "%tmp_161 = fmul float %my_assign, %q1q1" [MadgwickAHRS.cpp:102]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 826 [1/5] (7.25ns)   --->   "%tmp_175 = fadd float %tmp_173, %tmp_174" [MadgwickAHRS.cpp:104]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 827 [1/4] (5.70ns)   --->   "%tmp_176 = fmul float %mz_assign, %q0q0" [MadgwickAHRS.cpp:104]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 828 [1/5] (7.25ns)   --->   "%tmp_190 = fsub float %tmp_189, %p_2q0q2" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 829 [2/5] (7.25ns)   --->   "%tmp_195 = fsub float %tmp_194, %ay_assign" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 80> : 7.26ns
ST_80 : Operation 830 [4/4] (5.70ns)   --->   "%p_2q2 = fmul float %q2_load_15, 2.000000e+00" [MadgwickAHRS.cpp:85]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 831 [2/5] (7.25ns)   --->   "%tmp_144 = fadd float %tmp_142, %tmp_143" [MadgwickAHRS.cpp:101]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 832 [2/4] (5.70ns)   --->   "%tmp_146 = fmul float %tmp_145, %q2_load_24" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 833 [3/4] (5.70ns)   --->   "%tmp_148 = fmul float %p_2q1, %mz_assign" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 834 [2/5] (7.25ns)   --->   "%tmp_160 = fadd float %tmp_158, %tmp_159" [MadgwickAHRS.cpp:102]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 835 [2/4] (5.70ns)   --->   "%tmp_161 = fmul float %my_assign, %q1q1" [MadgwickAHRS.cpp:102]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 836 [1/1] (0.00ns)   --->   "%q3_load_24 = load volatile float* @q3, align 4" [MadgwickAHRS.cpp:102]
ST_80 : Operation 837 [5/5] (7.25ns)   --->   "%tmp_177 = fadd float %tmp_175, %tmp_176" [MadgwickAHRS.cpp:104]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 838 [5/5] (7.25ns)   --->   "%tmp_191 = fsub float %tmp_190, %ax_assign" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 839 [1/5] (7.25ns)   --->   "%tmp_195 = fsub float %tmp_194, %ay_assign" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 81> : 7.26ns
ST_81 : Operation 840 [4/4] (5.70ns)   --->   "%p_2q0 = fmul float %q0_load_16, 2.000000e+00" [MadgwickAHRS.cpp:83]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 841 [3/4] (5.70ns)   --->   "%p_2q2 = fmul float %q2_load_15, 2.000000e+00" [MadgwickAHRS.cpp:85]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 842 [4/4] (5.70ns)   --->   "%p_2q3 = fmul float %q3_load_14, 2.000000e+00" [MadgwickAHRS.cpp:86]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 843 [1/5] (7.25ns)   --->   "%tmp_144 = fadd float %tmp_142, %tmp_143" [MadgwickAHRS.cpp:101]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 844 [1/4] (5.70ns)   --->   "%tmp_146 = fmul float %tmp_145, %q2_load_24" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 845 [2/4] (5.70ns)   --->   "%tmp_148 = fmul float %p_2q1, %mz_assign" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 846 [1/5] (7.25ns)   --->   "%tmp_160 = fadd float %tmp_158, %tmp_159" [MadgwickAHRS.cpp:102]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 847 [1/4] (5.70ns)   --->   "%tmp_161 = fmul float %my_assign, %q1q1" [MadgwickAHRS.cpp:102]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 848 [4/5] (7.25ns)   --->   "%tmp_177 = fadd float %tmp_175, %tmp_176" [MadgwickAHRS.cpp:104]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 849 [1/1] (0.00ns)   --->   "%q3_load_25 = load volatile float* @q3, align 4" [MadgwickAHRS.cpp:104]
ST_81 : Operation 850 [4/4] (5.70ns)   --->   "%tmp_178 = fmul float %p_2q1mx, %q3_load_25" [MadgwickAHRS.cpp:104]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 851 [4/5] (7.25ns)   --->   "%tmp_191 = fsub float %tmp_190, %ax_assign" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 82> : 7.26ns
ST_82 : Operation 852 [3/4] (5.70ns)   --->   "%p_2q0 = fmul float %q0_load_16, 2.000000e+00" [MadgwickAHRS.cpp:83]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 853 [2/4] (5.70ns)   --->   "%p_2q2 = fmul float %q2_load_15, 2.000000e+00" [MadgwickAHRS.cpp:85]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 854 [3/4] (5.70ns)   --->   "%p_2q3 = fmul float %q3_load_14, 2.000000e+00" [MadgwickAHRS.cpp:86]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 855 [5/5] (7.25ns)   --->   "%tmp_147 = fadd float %tmp_144, %tmp_146" [MadgwickAHRS.cpp:101]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 856 [1/4] (5.70ns)   --->   "%tmp_148 = fmul float %p_2q1, %mz_assign" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 857 [5/5] (7.25ns)   --->   "%tmp_162 = fsub float %tmp_160, %tmp_161" [MadgwickAHRS.cpp:102]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 858 [3/5] (7.25ns)   --->   "%tmp_177 = fadd float %tmp_175, %tmp_176" [MadgwickAHRS.cpp:104]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 859 [3/4] (5.70ns)   --->   "%tmp_178 = fmul float %p_2q1mx, %q3_load_25" [MadgwickAHRS.cpp:104]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 860 [3/5] (7.25ns)   --->   "%tmp_191 = fsub float %tmp_190, %ax_assign" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 83> : 7.26ns
ST_83 : Operation 861 [2/4] (5.70ns)   --->   "%p_2q0 = fmul float %q0_load_16, 2.000000e+00" [MadgwickAHRS.cpp:83]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 862 [1/4] (5.70ns)   --->   "%p_2q2 = fmul float %q2_load_15, 2.000000e+00" [MadgwickAHRS.cpp:85]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 863 [2/4] (5.70ns)   --->   "%p_2q3 = fmul float %q3_load_14, 2.000000e+00" [MadgwickAHRS.cpp:86]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 864 [4/5] (7.25ns)   --->   "%tmp_147 = fadd float %tmp_144, %tmp_146" [MadgwickAHRS.cpp:101]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 865 [4/4] (5.70ns)   --->   "%tmp_149 = fmul float %tmp_148, %q3_load_22" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 866 [4/5] (7.25ns)   --->   "%tmp_162 = fsub float %tmp_160, %tmp_161" [MadgwickAHRS.cpp:102]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 867 [4/4] (5.70ns)   --->   "%tmp_163 = fmul float %my_assign, %q2q2" [MadgwickAHRS.cpp:102]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 868 [2/5] (7.25ns)   --->   "%tmp_177 = fadd float %tmp_175, %tmp_176" [MadgwickAHRS.cpp:104]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 869 [2/4] (5.70ns)   --->   "%tmp_178 = fmul float %p_2q1mx, %q3_load_25" [MadgwickAHRS.cpp:104]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 870 [2/5] (7.25ns)   --->   "%tmp_191 = fsub float %tmp_190, %ax_assign" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 84> : 7.26ns
ST_84 : Operation 871 [1/4] (5.70ns)   --->   "%p_2q0 = fmul float %q0_load_16, 2.000000e+00" [MadgwickAHRS.cpp:83]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 872 [1/4] (5.70ns)   --->   "%p_2q3 = fmul float %q3_load_14, 2.000000e+00" [MadgwickAHRS.cpp:86]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 873 [3/5] (7.25ns)   --->   "%tmp_147 = fadd float %tmp_144, %tmp_146" [MadgwickAHRS.cpp:101]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 874 [3/4] (5.70ns)   --->   "%tmp_149 = fmul float %tmp_148, %q3_load_22" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 875 [3/5] (7.25ns)   --->   "%tmp_162 = fsub float %tmp_160, %tmp_161" [MadgwickAHRS.cpp:102]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 876 [3/4] (5.70ns)   --->   "%tmp_163 = fmul float %my_assign, %q2q2" [MadgwickAHRS.cpp:102]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 877 [4/4] (5.70ns)   --->   "%tmp_165 = fmul float %p_2q2, %mz_assign" [MadgwickAHRS.cpp:102]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 878 [1/5] (7.25ns)   --->   "%tmp_177 = fadd float %tmp_175, %tmp_176" [MadgwickAHRS.cpp:104]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 879 [1/4] (5.70ns)   --->   "%tmp_178 = fmul float %p_2q1mx, %q3_load_25" [MadgwickAHRS.cpp:104]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 880 [1/5] (7.25ns)   --->   "%tmp_191 = fsub float %tmp_190, %ax_assign" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 85> : 7.26ns
ST_85 : Operation 881 [2/5] (7.25ns)   --->   "%tmp_147 = fadd float %tmp_144, %tmp_146" [MadgwickAHRS.cpp:101]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 882 [2/4] (5.70ns)   --->   "%tmp_149 = fmul float %tmp_148, %q3_load_22" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 883 [2/5] (7.25ns)   --->   "%tmp_162 = fsub float %tmp_160, %tmp_161" [MadgwickAHRS.cpp:102]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 884 [2/4] (5.70ns)   --->   "%tmp_163 = fmul float %my_assign, %q2q2" [MadgwickAHRS.cpp:102]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 885 [3/4] (5.70ns)   --->   "%tmp_165 = fmul float %p_2q2, %mz_assign" [MadgwickAHRS.cpp:102]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 886 [5/5] (7.25ns)   --->   "%tmp_179 = fadd float %tmp_177, %tmp_178" [MadgwickAHRS.cpp:104]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 887 [1/1] (0.00ns)   --->   "%tmp_190_to_int = bitcast float %p_2q2 to i32" [MadgwickAHRS.cpp:109]
ST_85 : Operation 888 [1/1] (0.86ns)   --->   "%tmp_190_neg = xor i32 %tmp_190_to_int, -2147483648" [MadgwickAHRS.cpp:109]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 889 [1/1] (0.00ns)   --->   "%tmp_188 = bitcast i32 %tmp_190_neg to float" [MadgwickAHRS.cpp:109]
ST_85 : Operation 890 [4/4] (5.70ns)   --->   "%tmp_192 = fmul float %tmp_191, %tmp_188" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 891 [4/4] (5.70ns)   --->   "%tmp_196 = fmul float %p_2q1, %tmp_195" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 892 [4/4] (5.70ns)   --->   "%tmp_229 = fmul float %p_2q3, %tmp_191" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 893 [4/4] (5.70ns)   --->   "%tmp_230 = fmul float %p_2q0, %tmp_195" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 894 [1/1] (0.00ns)   --->   "%tmp_254_to_int = bitcast float %p_2q0 to i32" [MadgwickAHRS.cpp:111]
ST_85 : Operation 895 [1/1] (0.86ns)   --->   "%tmp_254_neg = xor i32 %tmp_254_to_int, -2147483648" [MadgwickAHRS.cpp:111]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 896 [1/1] (0.00ns)   --->   "%tmp_252 = bitcast i32 %tmp_254_neg to float" [MadgwickAHRS.cpp:111]
ST_85 : Operation 897 [4/4] (5.70ns)   --->   "%tmp_253 = fmul float %tmp_191, %tmp_252" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 898 [4/4] (5.70ns)   --->   "%tmp_254 = fmul float %p_2q3, %tmp_195" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 899 [4/4] (5.70ns)   --->   "%tmp_274 = fmul float %p_2q1, %tmp_191" [MadgwickAHRS.cpp:112]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 900 [4/4] (5.70ns)   --->   "%tmp_275 = fmul float %p_2q2, %tmp_195" [MadgwickAHRS.cpp:112]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 86> : 7.26ns
ST_86 : Operation 901 [1/5] (7.25ns)   --->   "%tmp_147 = fadd float %tmp_144, %tmp_146" [MadgwickAHRS.cpp:101]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 902 [1/4] (5.70ns)   --->   "%tmp_149 = fmul float %tmp_148, %q3_load_22" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 903 [1/5] (7.25ns)   --->   "%tmp_162 = fsub float %tmp_160, %tmp_161" [MadgwickAHRS.cpp:102]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 904 [1/4] (5.70ns)   --->   "%tmp_163 = fmul float %my_assign, %q2q2" [MadgwickAHRS.cpp:102]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 905 [2/4] (5.70ns)   --->   "%tmp_165 = fmul float %p_2q2, %mz_assign" [MadgwickAHRS.cpp:102]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 906 [4/5] (7.25ns)   --->   "%tmp_179 = fadd float %tmp_177, %tmp_178" [MadgwickAHRS.cpp:104]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 907 [4/4] (5.70ns)   --->   "%tmp_180 = fmul float %mz_assign, %q1q1" [MadgwickAHRS.cpp:104]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 908 [3/4] (5.70ns)   --->   "%tmp_192 = fmul float %tmp_191, %tmp_188" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 909 [3/4] (5.70ns)   --->   "%tmp_196 = fmul float %p_2q1, %tmp_195" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 910 [3/4] (5.70ns)   --->   "%tmp_229 = fmul float %p_2q3, %tmp_191" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 911 [3/4] (5.70ns)   --->   "%tmp_230 = fmul float %p_2q0, %tmp_195" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 912 [3/4] (5.70ns)   --->   "%tmp_253 = fmul float %tmp_191, %tmp_252" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 913 [3/4] (5.70ns)   --->   "%tmp_254 = fmul float %p_2q3, %tmp_195" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 914 [3/4] (5.70ns)   --->   "%tmp_274 = fmul float %p_2q1, %tmp_191" [MadgwickAHRS.cpp:112]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 915 [3/4] (5.70ns)   --->   "%tmp_275 = fmul float %p_2q2, %tmp_195" [MadgwickAHRS.cpp:112]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 87> : 7.26ns
ST_87 : Operation 916 [5/5] (7.25ns)   --->   "%tmp_150 = fadd float %tmp_147, %tmp_149" [MadgwickAHRS.cpp:101]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 917 [5/5] (7.25ns)   --->   "%tmp_164 = fadd float %tmp_162, %tmp_163" [MadgwickAHRS.cpp:102]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 918 [1/4] (5.70ns)   --->   "%tmp_165 = fmul float %p_2q2, %mz_assign" [MadgwickAHRS.cpp:102]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 919 [3/5] (7.25ns)   --->   "%tmp_179 = fadd float %tmp_177, %tmp_178" [MadgwickAHRS.cpp:104]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 920 [3/4] (5.70ns)   --->   "%tmp_180 = fmul float %mz_assign, %q1q1" [MadgwickAHRS.cpp:104]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 921 [4/4] (5.70ns)   --->   "%tmp_182 = fmul float %p_2q2, %my_assign" [MadgwickAHRS.cpp:104]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 922 [2/4] (5.70ns)   --->   "%tmp_192 = fmul float %tmp_191, %tmp_188" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 923 [2/4] (5.70ns)   --->   "%tmp_196 = fmul float %p_2q1, %tmp_195" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 924 [2/4] (5.70ns)   --->   "%tmp_229 = fmul float %p_2q3, %tmp_191" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 925 [2/4] (5.70ns)   --->   "%tmp_230 = fmul float %p_2q0, %tmp_195" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 926 [2/4] (5.70ns)   --->   "%tmp_253 = fmul float %tmp_191, %tmp_252" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 927 [2/4] (5.70ns)   --->   "%tmp_254 = fmul float %p_2q3, %tmp_195" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 928 [2/4] (5.70ns)   --->   "%tmp_274 = fmul float %p_2q1, %tmp_191" [MadgwickAHRS.cpp:112]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 929 [2/4] (5.70ns)   --->   "%tmp_275 = fmul float %p_2q2, %tmp_195" [MadgwickAHRS.cpp:112]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 88> : 7.26ns
ST_88 : Operation 930 [4/5] (7.25ns)   --->   "%tmp_150 = fadd float %tmp_147, %tmp_149" [MadgwickAHRS.cpp:101]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 931 [4/4] (5.70ns)   --->   "%tmp_151 = fmul float %mx_assign, %q2q2" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 932 [4/5] (7.25ns)   --->   "%tmp_164 = fadd float %tmp_162, %tmp_163" [MadgwickAHRS.cpp:102]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 933 [4/4] (5.70ns)   --->   "%tmp_166 = fmul float %tmp_165, %q3_load_24" [MadgwickAHRS.cpp:102]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 934 [2/5] (7.25ns)   --->   "%tmp_179 = fadd float %tmp_177, %tmp_178" [MadgwickAHRS.cpp:104]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 935 [2/4] (5.70ns)   --->   "%tmp_180 = fmul float %mz_assign, %q1q1" [MadgwickAHRS.cpp:104]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 936 [3/4] (5.70ns)   --->   "%tmp_182 = fmul float %p_2q2, %my_assign" [MadgwickAHRS.cpp:104]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 937 [1/4] (5.70ns)   --->   "%tmp_192 = fmul float %tmp_191, %tmp_188" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 938 [1/4] (5.70ns)   --->   "%tmp_196 = fmul float %p_2q1, %tmp_195" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 939 [1/4] (5.70ns)   --->   "%tmp_229 = fmul float %p_2q3, %tmp_191" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 940 [1/4] (5.70ns)   --->   "%tmp_230 = fmul float %p_2q0, %tmp_195" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 941 [1/4] (5.70ns)   --->   "%tmp_253 = fmul float %tmp_191, %tmp_252" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 942 [1/4] (5.70ns)   --->   "%tmp_254 = fmul float %p_2q3, %tmp_195" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 943 [1/4] (5.70ns)   --->   "%tmp_274 = fmul float %p_2q1, %tmp_191" [MadgwickAHRS.cpp:112]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 944 [1/4] (5.70ns)   --->   "%tmp_275 = fmul float %p_2q2, %tmp_195" [MadgwickAHRS.cpp:112]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 89> : 7.26ns
ST_89 : Operation 945 [3/5] (7.25ns)   --->   "%tmp_150 = fadd float %tmp_147, %tmp_149" [MadgwickAHRS.cpp:101]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 946 [3/4] (5.70ns)   --->   "%tmp_151 = fmul float %mx_assign, %q2q2" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 947 [3/5] (7.25ns)   --->   "%tmp_164 = fadd float %tmp_162, %tmp_163" [MadgwickAHRS.cpp:102]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 948 [3/4] (5.70ns)   --->   "%tmp_166 = fmul float %tmp_165, %q3_load_24" [MadgwickAHRS.cpp:102]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 949 [1/5] (7.25ns)   --->   "%tmp_179 = fadd float %tmp_177, %tmp_178" [MadgwickAHRS.cpp:104]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 950 [1/4] (5.70ns)   --->   "%tmp_180 = fmul float %mz_assign, %q1q1" [MadgwickAHRS.cpp:104]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 951 [2/4] (5.70ns)   --->   "%tmp_182 = fmul float %p_2q2, %my_assign" [MadgwickAHRS.cpp:104]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 952 [5/5] (7.25ns)   --->   "%tmp_197 = fadd float %tmp_192, %tmp_196" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 953 [5/5] (7.25ns)   --->   "%tmp_231 = fadd float %tmp_229, %tmp_230" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 954 [5/5] (7.25ns)   --->   "%tmp_255 = fadd float %tmp_253, %tmp_254" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 955 [5/5] (7.25ns)   --->   "%tmp_276 = fadd float %tmp_274, %tmp_275" [MadgwickAHRS.cpp:112]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 90> : 7.26ns
ST_90 : Operation 956 [2/5] (7.25ns)   --->   "%tmp_150 = fadd float %tmp_147, %tmp_149" [MadgwickAHRS.cpp:101]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 957 [2/4] (5.70ns)   --->   "%tmp_151 = fmul float %mx_assign, %q2q2" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 958 [2/5] (7.25ns)   --->   "%tmp_164 = fadd float %tmp_162, %tmp_163" [MadgwickAHRS.cpp:102]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 959 [2/4] (5.70ns)   --->   "%tmp_166 = fmul float %tmp_165, %q3_load_24" [MadgwickAHRS.cpp:102]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 960 [5/5] (7.25ns)   --->   "%tmp_181 = fsub float %tmp_179, %tmp_180" [MadgwickAHRS.cpp:104]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 961 [1/4] (5.70ns)   --->   "%tmp_182 = fmul float %p_2q2, %my_assign" [MadgwickAHRS.cpp:104]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 962 [4/5] (7.25ns)   --->   "%tmp_197 = fadd float %tmp_192, %tmp_196" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 963 [4/5] (7.25ns)   --->   "%tmp_231 = fadd float %tmp_229, %tmp_230" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 964 [4/5] (7.25ns)   --->   "%tmp_255 = fadd float %tmp_253, %tmp_254" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 965 [4/5] (7.25ns)   --->   "%tmp_276 = fadd float %tmp_274, %tmp_275" [MadgwickAHRS.cpp:112]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 91> : 7.26ns
ST_91 : Operation 966 [1/5] (7.25ns)   --->   "%tmp_150 = fadd float %tmp_147, %tmp_149" [MadgwickAHRS.cpp:101]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 967 [1/4] (5.70ns)   --->   "%tmp_151 = fmul float %mx_assign, %q2q2" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 968 [1/5] (7.25ns)   --->   "%tmp_164 = fadd float %tmp_162, %tmp_163" [MadgwickAHRS.cpp:102]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 969 [1/4] (5.70ns)   --->   "%tmp_166 = fmul float %tmp_165, %q3_load_24" [MadgwickAHRS.cpp:102]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 970 [4/5] (7.25ns)   --->   "%tmp_181 = fsub float %tmp_179, %tmp_180" [MadgwickAHRS.cpp:104]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 971 [1/1] (0.00ns)   --->   "%q3_load_26 = load volatile float* @q3, align 4" [MadgwickAHRS.cpp:104]
ST_91 : Operation 972 [4/4] (5.70ns)   --->   "%tmp_183 = fmul float %tmp_182, %q3_load_26" [MadgwickAHRS.cpp:104]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 973 [3/5] (7.25ns)   --->   "%tmp_197 = fadd float %tmp_192, %tmp_196" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 974 [5/5] (7.25ns)   --->   "%tmp_223 = fsub float 5.000000e-01, %q1q1" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 975 [3/5] (7.25ns)   --->   "%tmp_231 = fadd float %tmp_229, %tmp_230" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 976 [4/4] (5.70ns)   --->   "%tmp_233 = fmul float %q1q1, 2.000000e+00" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 977 [3/5] (7.25ns)   --->   "%tmp_255 = fadd float %tmp_253, %tmp_254" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 978 [3/5] (7.25ns)   --->   "%tmp_276 = fadd float %tmp_274, %tmp_275" [MadgwickAHRS.cpp:112]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 92> : 7.26ns
ST_92 : Operation 979 [5/5] (7.25ns)   --->   "%tmp_152 = fsub float %tmp_150, %tmp_151" [MadgwickAHRS.cpp:101]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 980 [5/5] (7.25ns)   --->   "%tmp_167 = fadd float %tmp_164, %tmp_166" [MadgwickAHRS.cpp:102]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 981 [3/5] (7.25ns)   --->   "%tmp_181 = fsub float %tmp_179, %tmp_180" [MadgwickAHRS.cpp:104]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 982 [3/4] (5.70ns)   --->   "%tmp_183 = fmul float %tmp_182, %q3_load_26" [MadgwickAHRS.cpp:104]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 983 [2/5] (7.25ns)   --->   "%tmp_197 = fadd float %tmp_192, %tmp_196" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 984 [4/5] (7.25ns)   --->   "%tmp_223 = fsub float 5.000000e-01, %q1q1" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 985 [2/5] (7.25ns)   --->   "%tmp_231 = fadd float %tmp_229, %tmp_230" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 986 [3/4] (5.70ns)   --->   "%tmp_233 = fmul float %q1q1, 2.000000e+00" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 987 [2/5] (7.25ns)   --->   "%tmp_255 = fadd float %tmp_253, %tmp_254" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 988 [2/5] (7.25ns)   --->   "%tmp_276 = fadd float %tmp_274, %tmp_275" [MadgwickAHRS.cpp:112]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 93> : 7.26ns
ST_93 : Operation 989 [4/5] (7.25ns)   --->   "%tmp_152 = fsub float %tmp_150, %tmp_151" [MadgwickAHRS.cpp:101]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 990 [4/4] (5.70ns)   --->   "%tmp_153 = fmul float %mx_assign, %q3q3" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 991 [4/5] (7.25ns)   --->   "%tmp_167 = fadd float %tmp_164, %tmp_166" [MadgwickAHRS.cpp:102]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 992 [4/4] (5.70ns)   --->   "%tmp_168 = fmul float %my_assign, %q3q3" [MadgwickAHRS.cpp:102]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 993 [2/5] (7.25ns)   --->   "%tmp_181 = fsub float %tmp_179, %tmp_180" [MadgwickAHRS.cpp:104]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 994 [2/4] (5.70ns)   --->   "%tmp_183 = fmul float %tmp_182, %q3_load_26" [MadgwickAHRS.cpp:104]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 995 [1/5] (7.25ns)   --->   "%tmp_197 = fadd float %tmp_192, %tmp_196" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 996 [3/5] (7.25ns)   --->   "%tmp_223 = fsub float 5.000000e-01, %q1q1" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 997 [1/5] (7.25ns)   --->   "%tmp_231 = fadd float %tmp_229, %tmp_230" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 998 [2/4] (5.70ns)   --->   "%tmp_233 = fmul float %q1q1, 2.000000e+00" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 999 [1/5] (7.25ns)   --->   "%tmp_255 = fadd float %tmp_253, %tmp_254" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1000 [1/5] (7.25ns)   --->   "%tmp_276 = fadd float %tmp_274, %tmp_275" [MadgwickAHRS.cpp:112]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 94> : 7.26ns
ST_94 : Operation 1001 [3/5] (7.25ns)   --->   "%tmp_152 = fsub float %tmp_150, %tmp_151" [MadgwickAHRS.cpp:101]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1002 [3/4] (5.70ns)   --->   "%tmp_153 = fmul float %mx_assign, %q3q3" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1003 [3/5] (7.25ns)   --->   "%tmp_167 = fadd float %tmp_164, %tmp_166" [MadgwickAHRS.cpp:102]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1004 [3/4] (5.70ns)   --->   "%tmp_168 = fmul float %my_assign, %q3q3" [MadgwickAHRS.cpp:102]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1005 [1/5] (7.25ns)   --->   "%tmp_181 = fsub float %tmp_179, %tmp_180" [MadgwickAHRS.cpp:104]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1006 [1/4] (5.70ns)   --->   "%tmp_183 = fmul float %tmp_182, %q3_load_26" [MadgwickAHRS.cpp:104]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1007 [2/5] (7.25ns)   --->   "%tmp_223 = fsub float 5.000000e-01, %q1q1" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1008 [1/4] (5.70ns)   --->   "%tmp_233 = fmul float %q1q1, 2.000000e+00" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 95> : 7.26ns
ST_95 : Operation 1009 [2/5] (7.25ns)   --->   "%tmp_152 = fsub float %tmp_150, %tmp_151" [MadgwickAHRS.cpp:101]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1010 [2/4] (5.70ns)   --->   "%tmp_153 = fmul float %mx_assign, %q3q3" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1011 [2/5] (7.25ns)   --->   "%tmp_167 = fadd float %tmp_164, %tmp_166" [MadgwickAHRS.cpp:102]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1012 [2/4] (5.70ns)   --->   "%tmp_168 = fmul float %my_assign, %q3q3" [MadgwickAHRS.cpp:102]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1013 [5/5] (7.25ns)   --->   "%tmp_184 = fadd float %tmp_181, %tmp_183" [MadgwickAHRS.cpp:104]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1014 [1/5] (7.25ns)   --->   "%tmp_223 = fsub float 5.000000e-01, %q1q1" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1015 [5/5] (7.25ns)   --->   "%tmp_234 = fsub float 1.000000e+00, %tmp_233" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 96> : 7.26ns
ST_96 : Operation 1016 [1/5] (7.25ns)   --->   "%tmp_152 = fsub float %tmp_150, %tmp_151" [MadgwickAHRS.cpp:101]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1017 [1/4] (5.70ns)   --->   "%tmp_153 = fmul float %mx_assign, %q3q3" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1018 [1/5] (7.25ns)   --->   "%tmp_167 = fadd float %tmp_164, %tmp_166" [MadgwickAHRS.cpp:102]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1019 [1/4] (5.70ns)   --->   "%tmp_168 = fmul float %my_assign, %q3q3" [MadgwickAHRS.cpp:102]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1020 [4/5] (7.25ns)   --->   "%tmp_184 = fadd float %tmp_181, %tmp_183" [MadgwickAHRS.cpp:104]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1021 [4/4] (5.70ns)   --->   "%tmp_185 = fmul float %mz_assign, %q2q2" [MadgwickAHRS.cpp:104]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1022 [5/5] (7.25ns)   --->   "%tmp_199 = fsub float 5.000000e-01, %q2q2" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1023 [5/5] (7.25ns)   --->   "%tmp_224 = fsub float %tmp_223, %q2q2" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1024 [4/5] (7.25ns)   --->   "%tmp_234 = fsub float 1.000000e+00, %tmp_233" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1025 [4/4] (5.70ns)   --->   "%tmp_235 = fmul float %q2q2, 2.000000e+00" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 97> : 7.26ns
ST_97 : Operation 1026 [5/5] (7.25ns)   --->   "%hx = fsub float %tmp_152, %tmp_153" [MadgwickAHRS.cpp:101]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1027 [5/5] (7.25ns)   --->   "%hy = fsub float %tmp_167, %tmp_168" [MadgwickAHRS.cpp:102]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1028 [3/5] (7.25ns)   --->   "%tmp_184 = fadd float %tmp_181, %tmp_183" [MadgwickAHRS.cpp:104]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1029 [3/4] (5.70ns)   --->   "%tmp_185 = fmul float %mz_assign, %q2q2" [MadgwickAHRS.cpp:104]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1030 [4/5] (7.25ns)   --->   "%tmp_199 = fsub float 5.000000e-01, %q2q2" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1031 [4/5] (7.25ns)   --->   "%tmp_224 = fsub float %tmp_223, %q2q2" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1032 [3/5] (7.25ns)   --->   "%tmp_234 = fsub float 1.000000e+00, %tmp_233" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1033 [3/4] (5.70ns)   --->   "%tmp_235 = fmul float %q2q2, 2.000000e+00" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 98> : 7.26ns
ST_98 : Operation 1034 [4/5] (7.25ns)   --->   "%hx = fsub float %tmp_152, %tmp_153" [MadgwickAHRS.cpp:101]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1035 [4/5] (7.25ns)   --->   "%hy = fsub float %tmp_167, %tmp_168" [MadgwickAHRS.cpp:102]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1036 [2/5] (7.25ns)   --->   "%tmp_184 = fadd float %tmp_181, %tmp_183" [MadgwickAHRS.cpp:104]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1037 [2/4] (5.70ns)   --->   "%tmp_185 = fmul float %mz_assign, %q2q2" [MadgwickAHRS.cpp:104]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1038 [3/5] (7.25ns)   --->   "%tmp_199 = fsub float 5.000000e-01, %q2q2" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1039 [3/5] (7.25ns)   --->   "%tmp_224 = fsub float %tmp_223, %q2q2" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1040 [2/5] (7.25ns)   --->   "%tmp_234 = fsub float 1.000000e+00, %tmp_233" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1041 [2/4] (5.70ns)   --->   "%tmp_235 = fmul float %q2q2, 2.000000e+00" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 99> : 7.26ns
ST_99 : Operation 1042 [3/5] (7.25ns)   --->   "%hx = fsub float %tmp_152, %tmp_153" [MadgwickAHRS.cpp:101]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1043 [3/5] (7.25ns)   --->   "%hy = fsub float %tmp_167, %tmp_168" [MadgwickAHRS.cpp:102]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1044 [1/5] (7.25ns)   --->   "%tmp_184 = fadd float %tmp_181, %tmp_183" [MadgwickAHRS.cpp:104]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1045 [1/4] (5.70ns)   --->   "%tmp_185 = fmul float %mz_assign, %q2q2" [MadgwickAHRS.cpp:104]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1046 [2/5] (7.25ns)   --->   "%tmp_199 = fsub float 5.000000e-01, %q2q2" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1047 [2/5] (7.25ns)   --->   "%tmp_224 = fsub float %tmp_223, %q2q2" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1048 [1/5] (7.25ns)   --->   "%tmp_234 = fsub float 1.000000e+00, %tmp_233" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1049 [1/4] (5.70ns)   --->   "%tmp_235 = fmul float %q2q2, 2.000000e+00" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 100> : 7.26ns
ST_100 : Operation 1050 [2/5] (7.25ns)   --->   "%hx = fsub float %tmp_152, %tmp_153" [MadgwickAHRS.cpp:101]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1051 [2/5] (7.25ns)   --->   "%hy = fsub float %tmp_167, %tmp_168" [MadgwickAHRS.cpp:102]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1052 [5/5] (7.25ns)   --->   "%tmp_186 = fsub float %tmp_184, %tmp_185" [MadgwickAHRS.cpp:104]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1053 [1/5] (7.25ns)   --->   "%tmp_199 = fsub float 5.000000e-01, %q2q2" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1054 [1/5] (7.25ns)   --->   "%tmp_224 = fsub float %tmp_223, %q2q2" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1055 [5/5] (7.25ns)   --->   "%tmp_236 = fsub float %tmp_234, %tmp_235" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 101> : 7.26ns
ST_101 : Operation 1056 [1/5] (7.25ns)   --->   "%hx = fsub float %tmp_152, %tmp_153" [MadgwickAHRS.cpp:101]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1057 [1/5] (7.25ns)   --->   "%hy = fsub float %tmp_167, %tmp_168" [MadgwickAHRS.cpp:102]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1058 [4/5] (7.25ns)   --->   "%tmp_186 = fsub float %tmp_184, %tmp_185" [MadgwickAHRS.cpp:104]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1059 [4/4] (5.70ns)   --->   "%tmp_187 = fmul float %mz_assign, %q3q3" [MadgwickAHRS.cpp:104]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1060 [5/5] (7.25ns)   --->   "%tmp_200 = fsub float %tmp_199, %q3q3" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1061 [4/5] (7.25ns)   --->   "%tmp_236 = fsub float %tmp_234, %tmp_235" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 102> : 7.26ns
ST_102 : Operation 1062 [4/4] (5.70ns)   --->   "%tmp_169 = fmul float %hx, %hx" [MadgwickAHRS.cpp:103]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1063 [4/4] (5.70ns)   --->   "%tmp_170 = fmul float %hy, %hy" [MadgwickAHRS.cpp:103]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1064 [3/5] (7.25ns)   --->   "%tmp_186 = fsub float %tmp_184, %tmp_185" [MadgwickAHRS.cpp:104]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1065 [3/4] (5.70ns)   --->   "%tmp_187 = fmul float %mz_assign, %q3q3" [MadgwickAHRS.cpp:104]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1066 [4/5] (7.25ns)   --->   "%tmp_200 = fsub float %tmp_199, %q3q3" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1067 [3/5] (7.25ns)   --->   "%tmp_236 = fsub float %tmp_234, %tmp_235" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 103> : 7.26ns
ST_103 : Operation 1068 [3/4] (5.70ns)   --->   "%tmp_169 = fmul float %hx, %hx" [MadgwickAHRS.cpp:103]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1069 [3/4] (5.70ns)   --->   "%tmp_170 = fmul float %hy, %hy" [MadgwickAHRS.cpp:103]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1070 [2/5] (7.25ns)   --->   "%tmp_186 = fsub float %tmp_184, %tmp_185" [MadgwickAHRS.cpp:104]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1071 [2/4] (5.70ns)   --->   "%tmp_187 = fmul float %mz_assign, %q3q3" [MadgwickAHRS.cpp:104]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1072 [3/5] (7.25ns)   --->   "%tmp_200 = fsub float %tmp_199, %q3q3" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1073 [2/5] (7.25ns)   --->   "%tmp_236 = fsub float %tmp_234, %tmp_235" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 104> : 7.26ns
ST_104 : Operation 1074 [2/4] (5.70ns)   --->   "%tmp_169 = fmul float %hx, %hx" [MadgwickAHRS.cpp:103]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1075 [2/4] (5.70ns)   --->   "%tmp_170 = fmul float %hy, %hy" [MadgwickAHRS.cpp:103]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1076 [1/5] (7.25ns)   --->   "%tmp_186 = fsub float %tmp_184, %tmp_185" [MadgwickAHRS.cpp:104]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1077 [1/4] (5.70ns)   --->   "%tmp_187 = fmul float %mz_assign, %q3q3" [MadgwickAHRS.cpp:104]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1078 [2/5] (7.25ns)   --->   "%tmp_200 = fsub float %tmp_199, %q3q3" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1079 [1/5] (7.25ns)   --->   "%tmp_236 = fsub float %tmp_234, %tmp_235" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 105> : 7.26ns
ST_105 : Operation 1080 [1/4] (5.70ns)   --->   "%tmp_169 = fmul float %hx, %hx" [MadgwickAHRS.cpp:103]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1081 [1/4] (5.70ns)   --->   "%tmp_170 = fmul float %hy, %hy" [MadgwickAHRS.cpp:103]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1082 [5/5] (7.25ns)   --->   "%p_2bz = fadd float %tmp_186, %tmp_187" [MadgwickAHRS.cpp:104]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1083 [1/5] (7.25ns)   --->   "%tmp_200 = fsub float %tmp_199, %q3q3" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1084 [5/5] (7.25ns)   --->   "%tmp_237 = fsub float %tmp_236, %az_assign" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 106> : 7.26ns
ST_106 : Operation 1085 [5/5] (7.25ns)   --->   "%tmp_171 = fadd float %tmp_169, %tmp_170" [MadgwickAHRS.cpp:103]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1086 [4/5] (7.25ns)   --->   "%p_2bz = fadd float %tmp_186, %tmp_187" [MadgwickAHRS.cpp:104]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1087 [4/5] (7.25ns)   --->   "%tmp_237 = fsub float %tmp_236, %az_assign" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 107> : 7.26ns
ST_107 : Operation 1088 [4/5] (7.25ns)   --->   "%tmp_171 = fadd float %tmp_169, %tmp_170" [MadgwickAHRS.cpp:103]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1089 [3/5] (7.25ns)   --->   "%p_2bz = fadd float %tmp_186, %tmp_187" [MadgwickAHRS.cpp:104]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1090 [3/5] (7.25ns)   --->   "%tmp_237 = fsub float %tmp_236, %az_assign" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 108> : 7.26ns
ST_108 : Operation 1091 [3/5] (7.25ns)   --->   "%tmp_171 = fadd float %tmp_169, %tmp_170" [MadgwickAHRS.cpp:103]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1092 [2/5] (7.25ns)   --->   "%p_2bz = fadd float %tmp_186, %tmp_187" [MadgwickAHRS.cpp:104]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1093 [2/5] (7.25ns)   --->   "%tmp_237 = fsub float %tmp_236, %az_assign" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 109> : 7.26ns
ST_109 : Operation 1094 [2/5] (7.25ns)   --->   "%tmp_171 = fadd float %tmp_169, %tmp_170" [MadgwickAHRS.cpp:103]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1095 [1/5] (7.25ns)   --->   "%p_2bz = fadd float %tmp_186, %tmp_187" [MadgwickAHRS.cpp:104]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1096 [1/5] (7.25ns)   --->   "%tmp_237 = fsub float %tmp_236, %az_assign" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 110> : 7.26ns
ST_110 : Operation 1097 [1/5] (7.25ns)   --->   "%tmp_171 = fadd float %tmp_169, %tmp_170" [MadgwickAHRS.cpp:103]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 111> : 8.13ns
ST_111 : Operation 1098 [12/12] (8.12ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_171)" [MadgwickAHRS.cpp:103]   --->   Core 100 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

 <State 112> : 8.13ns
ST_112 : Operation 1099 [11/12] (8.12ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_171)" [MadgwickAHRS.cpp:103]   --->   Core 100 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

 <State 113> : 8.13ns
ST_113 : Operation 1100 [10/12] (8.12ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_171)" [MadgwickAHRS.cpp:103]   --->   Core 100 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

 <State 114> : 8.13ns
ST_114 : Operation 1101 [9/12] (8.12ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_171)" [MadgwickAHRS.cpp:103]   --->   Core 100 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

 <State 115> : 8.13ns
ST_115 : Operation 1102 [8/12] (8.12ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_171)" [MadgwickAHRS.cpp:103]   --->   Core 100 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

 <State 116> : 8.13ns
ST_116 : Operation 1103 [7/12] (8.12ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_171)" [MadgwickAHRS.cpp:103]   --->   Core 100 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

 <State 117> : 8.13ns
ST_117 : Operation 1104 [6/12] (8.12ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_171)" [MadgwickAHRS.cpp:103]   --->   Core 100 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

 <State 118> : 8.13ns
ST_118 : Operation 1105 [5/12] (8.12ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_171)" [MadgwickAHRS.cpp:103]   --->   Core 100 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_118 : Operation 1106 [5/5] (7.25ns)   --->   "%tmp_202 = fsub float %q1q3, %q0q2" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1107 [5/5] (7.25ns)   --->   "%tmp_221 = fadd float %q0q2, %q1q3" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 119> : 8.13ns
ST_119 : Operation 1108 [4/12] (8.12ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_171)" [MadgwickAHRS.cpp:103]   --->   Core 100 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_119 : Operation 1109 [4/5] (7.25ns)   --->   "%tmp_202 = fsub float %q1q3, %q0q2" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1110 [4/5] (7.25ns)   --->   "%tmp_221 = fadd float %q0q2, %q1q3" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 120> : 8.13ns
ST_120 : Operation 1111 [3/12] (8.12ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_171)" [MadgwickAHRS.cpp:103]   --->   Core 100 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_120 : Operation 1112 [3/5] (7.25ns)   --->   "%tmp_202 = fsub float %q1q3, %q0q2" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1113 [3/5] (7.25ns)   --->   "%tmp_221 = fadd float %q0q2, %q1q3" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 121> : 8.13ns
ST_121 : Operation 1114 [2/12] (8.12ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_171)" [MadgwickAHRS.cpp:103]   --->   Core 100 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_121 : Operation 1115 [2/5] (7.25ns)   --->   "%tmp_202 = fsub float %q1q3, %q0q2" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1116 [2/5] (7.25ns)   --->   "%tmp_221 = fadd float %q0q2, %q1q3" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 122> : 8.13ns
ST_122 : Operation 1117 [1/12] (8.12ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_171)" [MadgwickAHRS.cpp:103]   --->   Core 100 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_122 : Operation 1118 [1/5] (7.25ns)   --->   "%tmp_202 = fsub float %q1q3, %q0q2" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1119 [1/5] (7.25ns)   --->   "%tmp_221 = fadd float %q0q2, %q1q3" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 123> : 5.70ns
ST_123 : Operation 1120 [4/4] (5.70ns)   --->   "%tmp_201 = fmul float %p_2bx, %tmp_200" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1121 [4/4] (5.70ns)   --->   "%tmp_203 = fmul float %p_2bz, %tmp_202" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1122 [4/4] (5.70ns)   --->   "%tmp_213 = fmul float %p_2bx, %tmp_212" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1123 [4/4] (5.70ns)   --->   "%tmp_215 = fmul float %p_2bz, %tmp_214" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1124 [4/4] (5.70ns)   --->   "%tmp_222 = fmul float %p_2bx, %tmp_221" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1125 [4/4] (5.70ns)   --->   "%tmp_225 = fmul float %p_2bz, %tmp_224" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 124> : 5.70ns
ST_124 : Operation 1126 [3/4] (5.70ns)   --->   "%tmp_201 = fmul float %p_2bx, %tmp_200" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1127 [3/4] (5.70ns)   --->   "%tmp_203 = fmul float %p_2bz, %tmp_202" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1128 [3/4] (5.70ns)   --->   "%tmp_213 = fmul float %p_2bx, %tmp_212" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1129 [3/4] (5.70ns)   --->   "%tmp_215 = fmul float %p_2bz, %tmp_214" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1130 [3/4] (5.70ns)   --->   "%tmp_222 = fmul float %p_2bx, %tmp_221" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1131 [3/4] (5.70ns)   --->   "%tmp_225 = fmul float %p_2bz, %tmp_224" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 125> : 5.70ns
ST_125 : Operation 1132 [4/4] (5.70ns)   --->   "%p_4bx = fmul float %p_2bx, 2.000000e+00" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1133 [1/1] (0.00ns)   --->   "%q2_load_27 = load volatile float* @q2, align 4" [MadgwickAHRS.cpp:109]
ST_125 : Operation 1134 [2/4] (5.70ns)   --->   "%tmp_201 = fmul float %p_2bx, %tmp_200" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1135 [2/4] (5.70ns)   --->   "%tmp_203 = fmul float %p_2bz, %tmp_202" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1136 [2/4] (5.70ns)   --->   "%tmp_213 = fmul float %p_2bx, %tmp_212" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1137 [2/4] (5.70ns)   --->   "%tmp_215 = fmul float %p_2bz, %tmp_214" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1138 [2/4] (5.70ns)   --->   "%tmp_222 = fmul float %p_2bx, %tmp_221" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1139 [2/4] (5.70ns)   --->   "%tmp_225 = fmul float %p_2bz, %tmp_224" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 126> : 5.70ns
ST_126 : Operation 1140 [3/4] (5.70ns)   --->   "%p_4bx = fmul float %p_2bx, 2.000000e+00" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1141 [4/4] (5.70ns)   --->   "%p_4bz = fmul float %p_2bz, 2.000000e+00" [MadgwickAHRS.cpp:106]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1142 [1/4] (5.70ns)   --->   "%tmp_201 = fmul float %p_2bx, %tmp_200" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1143 [1/4] (5.70ns)   --->   "%tmp_203 = fmul float %p_2bz, %tmp_202" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1144 [1/4] (5.70ns)   --->   "%tmp_213 = fmul float %p_2bx, %tmp_212" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1145 [1/4] (5.70ns)   --->   "%tmp_215 = fmul float %p_2bz, %tmp_214" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1146 [1/1] (0.00ns)   --->   "%q2_load_28 = load volatile float* @q2, align 4" [MadgwickAHRS.cpp:109]
ST_126 : Operation 1147 [1/4] (5.70ns)   --->   "%tmp_222 = fmul float %p_2bx, %tmp_221" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1148 [1/4] (5.70ns)   --->   "%tmp_225 = fmul float %p_2bz, %tmp_224" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 127> : 7.26ns
ST_127 : Operation 1149 [2/4] (5.70ns)   --->   "%p_4bx = fmul float %p_2bx, 2.000000e+00" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1150 [3/4] (5.70ns)   --->   "%p_4bz = fmul float %p_2bz, 2.000000e+00" [MadgwickAHRS.cpp:106]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1151 [5/5] (7.25ns)   --->   "%tmp_204 = fadd float %tmp_201, %tmp_203" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1152 [1/1] (0.00ns)   --->   "%q1_load_24 = load volatile float* @q1, align 4" [MadgwickAHRS.cpp:109]
ST_127 : Operation 1153 [5/5] (7.25ns)   --->   "%tmp_216 = fadd float %tmp_213, %tmp_215" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1154 [5/5] (7.25ns)   --->   "%tmp_226 = fadd float %tmp_222, %tmp_225" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1155 [1/1] (0.00ns)   --->   "%q2_load_29 = load volatile float* @q2, align 4" [MadgwickAHRS.cpp:110]

 <State 128> : 7.26ns
ST_128 : Operation 1156 [1/4] (5.70ns)   --->   "%p_4bx = fmul float %p_2bx, 2.000000e+00" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1157 [2/4] (5.70ns)   --->   "%p_4bz = fmul float %p_2bz, 2.000000e+00" [MadgwickAHRS.cpp:106]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1158 [4/5] (7.25ns)   --->   "%tmp_204 = fadd float %tmp_201, %tmp_203" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1159 [1/1] (0.00ns)   --->   "%q3_load_27 = load volatile float* @q3, align 4" [MadgwickAHRS.cpp:109]
ST_128 : Operation 1160 [4/5] (7.25ns)   --->   "%tmp_216 = fadd float %tmp_213, %tmp_215" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1161 [4/5] (7.25ns)   --->   "%tmp_226 = fadd float %tmp_222, %tmp_225" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1162 [1/1] (0.00ns)   --->   "%q1_load_25 = load volatile float* @q1, align 4" [MadgwickAHRS.cpp:110]
ST_128 : Operation 1163 [4/4] (5.70ns)   --->   "%tmp_232 = fmul float %q1_load_25, 4.000000e+00" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1164 [4/4] (5.70ns)   --->   "%tmp_243 = fmul float %p_2bx, %q2_load_29" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1165 [1/1] (0.00ns)   --->   "%q0_load_23 = load volatile float* @q0, align 4" [MadgwickAHRS.cpp:110]
ST_128 : Operation 1166 [4/4] (5.70ns)   --->   "%tmp_244 = fmul float %p_2bz, %q0_load_23" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1167 [1/1] (0.00ns)   --->   "%q2_load_30 = load volatile float* @q2, align 4" [MadgwickAHRS.cpp:111]
ST_128 : Operation 1168 [4/4] (5.70ns)   --->   "%tmp_256 = fmul float %q2_load_30, 4.000000e+00" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 129> : 7.26ns
ST_129 : Operation 1169 [1/4] (5.70ns)   --->   "%p_4bz = fmul float %p_2bz, 2.000000e+00" [MadgwickAHRS.cpp:106]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1170 [3/5] (7.25ns)   --->   "%tmp_204 = fadd float %tmp_201, %tmp_203" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1171 [3/5] (7.25ns)   --->   "%tmp_216 = fadd float %tmp_213, %tmp_215" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1172 [3/5] (7.25ns)   --->   "%tmp_226 = fadd float %tmp_222, %tmp_225" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1173 [3/4] (5.70ns)   --->   "%tmp_232 = fmul float %q1_load_25, 4.000000e+00" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1174 [1/1] (0.00ns)   --->   "%q3_load_28 = load volatile float* @q3, align 4" [MadgwickAHRS.cpp:110]
ST_129 : Operation 1175 [3/4] (5.70ns)   --->   "%tmp_243 = fmul float %p_2bx, %q2_load_29" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1176 [3/4] (5.70ns)   --->   "%tmp_244 = fmul float %p_2bz, %q0_load_23" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1177 [3/4] (5.70ns)   --->   "%tmp_256 = fmul float %q2_load_30, 4.000000e+00" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1178 [1/1] (0.00ns)   --->   "%tmp_261_to_int = bitcast float %p_4bx to i32" [MadgwickAHRS.cpp:111]
ST_129 : Operation 1179 [1/1] (0.86ns)   --->   "%tmp_261_neg = xor i32 %tmp_261_to_int, -2147483648" [MadgwickAHRS.cpp:111]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1180 [1/1] (0.00ns)   --->   "%tmp_259 = bitcast i32 %tmp_261_neg to float" [MadgwickAHRS.cpp:111]
ST_129 : Operation 1181 [1/1] (0.00ns)   --->   "%q2_load_31 = load volatile float* @q2, align 4" [MadgwickAHRS.cpp:111]
ST_129 : Operation 1182 [4/4] (5.70ns)   --->   "%tmp_260 = fmul float %q2_load_31, %tmp_259" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1183 [1/1] (0.00ns)   --->   "%q0_load_24 = load volatile float* @q0, align 4" [MadgwickAHRS.cpp:111]
ST_129 : Operation 1184 [4/4] (5.70ns)   --->   "%tmp_261 = fmul float %p_2bz, %q0_load_24" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 130> : 7.26ns
ST_130 : Operation 1185 [2/5] (7.25ns)   --->   "%tmp_204 = fadd float %tmp_201, %tmp_203" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1186 [2/5] (7.25ns)   --->   "%tmp_216 = fadd float %tmp_213, %tmp_215" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1187 [2/5] (7.25ns)   --->   "%tmp_226 = fadd float %tmp_222, %tmp_225" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1188 [2/4] (5.70ns)   --->   "%tmp_232 = fmul float %q1_load_25, 4.000000e+00" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1189 [2/4] (5.70ns)   --->   "%tmp_243 = fmul float %p_2bx, %q2_load_29" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1190 [2/4] (5.70ns)   --->   "%tmp_244 = fmul float %p_2bz, %q0_load_23" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1191 [1/1] (0.00ns)   --->   "%q3_load_29 = load volatile float* @q3, align 4" [MadgwickAHRS.cpp:110]
ST_130 : Operation 1192 [4/4] (5.70ns)   --->   "%tmp_248 = fmul float %p_2bx, %q3_load_29" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1193 [1/1] (0.00ns)   --->   "%q1_load_26 = load volatile float* @q1, align 4" [MadgwickAHRS.cpp:110]
ST_130 : Operation 1194 [4/4] (5.70ns)   --->   "%tmp_249 = fmul float %p_4bz, %q1_load_26" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1195 [2/4] (5.70ns)   --->   "%tmp_256 = fmul float %q2_load_30, 4.000000e+00" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1196 [3/4] (5.70ns)   --->   "%tmp_260 = fmul float %q2_load_31, %tmp_259" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1197 [3/4] (5.70ns)   --->   "%tmp_261 = fmul float %p_2bz, %q0_load_24" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1198 [1/1] (0.00ns)   --->   "%q0_load_25 = load volatile float* @q0, align 4" [MadgwickAHRS.cpp:111]
ST_130 : Operation 1199 [4/4] (5.70ns)   --->   "%tmp_270 = fmul float %p_2bx, %q0_load_25" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1200 [1/1] (0.00ns)   --->   "%q2_load_32 = load volatile float* @q2, align 4" [MadgwickAHRS.cpp:111]
ST_130 : Operation 1201 [4/4] (5.70ns)   --->   "%tmp_271 = fmul float %p_4bz, %q2_load_32" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 131> : 7.26ns
ST_131 : Operation 1202 [1/5] (7.25ns)   --->   "%tmp_204 = fadd float %tmp_201, %tmp_203" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1203 [1/1] (0.00ns)   --->   "%tmp_210_to_int = bitcast float %p_2bx to i32" [MadgwickAHRS.cpp:109]
ST_131 : Operation 1204 [1/1] (0.86ns)   --->   "%tmp_210_neg = xor i32 %tmp_210_to_int, -2147483648" [MadgwickAHRS.cpp:109]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1205 [1/1] (0.00ns)   --->   "%tmp_208 = bitcast i32 %tmp_210_neg to float" [MadgwickAHRS.cpp:109]
ST_131 : Operation 1206 [4/4] (5.70ns)   --->   "%tmp_209 = fmul float %q3_load_27, %tmp_208" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1207 [4/4] (5.70ns)   --->   "%tmp_210 = fmul float %p_2bz, %q1_load_24" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1208 [1/5] (7.25ns)   --->   "%tmp_216 = fadd float %tmp_213, %tmp_215" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1209 [1/5] (7.25ns)   --->   "%tmp_226 = fadd float %tmp_222, %tmp_225" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1210 [1/4] (5.70ns)   --->   "%tmp_232 = fmul float %q1_load_25, 4.000000e+00" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1211 [1/4] (5.70ns)   --->   "%tmp_243 = fmul float %p_2bx, %q2_load_29" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1212 [1/4] (5.70ns)   --->   "%tmp_244 = fmul float %p_2bz, %q0_load_23" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1213 [3/4] (5.70ns)   --->   "%tmp_248 = fmul float %p_2bx, %q3_load_29" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1214 [3/4] (5.70ns)   --->   "%tmp_249 = fmul float %p_4bz, %q1_load_26" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1215 [1/4] (5.70ns)   --->   "%tmp_256 = fmul float %q2_load_30, 4.000000e+00" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1216 [2/4] (5.70ns)   --->   "%tmp_260 = fmul float %q2_load_31, %tmp_259" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1217 [2/4] (5.70ns)   --->   "%tmp_261 = fmul float %p_2bz, %q0_load_24" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1218 [1/1] (0.00ns)   --->   "%q1_load_27 = load volatile float* @q1, align 4" [MadgwickAHRS.cpp:111]
ST_131 : Operation 1219 [4/4] (5.70ns)   --->   "%tmp_265 = fmul float %p_2bx, %q1_load_27" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1220 [1/1] (0.00ns)   --->   "%q3_load_30 = load volatile float* @q3, align 4" [MadgwickAHRS.cpp:111]
ST_131 : Operation 1221 [4/4] (5.70ns)   --->   "%tmp_266 = fmul float %p_2bz, %q3_load_30" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1222 [3/4] (5.70ns)   --->   "%tmp_270 = fmul float %p_2bx, %q0_load_25" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1223 [3/4] (5.70ns)   --->   "%tmp_271 = fmul float %p_4bz, %q2_load_32" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1224 [1/1] (0.00ns)   --->   "%q0_load_26 = load volatile float* @q0, align 4" [MadgwickAHRS.cpp:112]
ST_131 : Operation 1225 [4/4] (5.70ns)   --->   "%tmp_282 = fmul float %q0_load_26, %tmp_208" [MadgwickAHRS.cpp:112]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1226 [1/1] (0.00ns)   --->   "%q2_load_33 = load volatile float* @q2, align 4" [MadgwickAHRS.cpp:112]
ST_131 : Operation 1227 [4/4] (5.70ns)   --->   "%tmp_283 = fmul float %p_2bz, %q2_load_33" [MadgwickAHRS.cpp:112]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 132> : 7.26ns
ST_132 : Operation 1228 [4/4] (5.70ns)   --->   "%tmp_198 = fmul float %p_2bz, %q2_load_27" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1229 [5/5] (7.25ns)   --->   "%tmp_205 = fsub float %tmp_204, %mx_assign" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1230 [3/4] (5.70ns)   --->   "%tmp_209 = fmul float %q3_load_27, %tmp_208" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1231 [3/4] (5.70ns)   --->   "%tmp_210 = fmul float %p_2bz, %q1_load_24" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1232 [5/5] (7.25ns)   --->   "%tmp_217 = fsub float %tmp_216, %my_assign" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1233 [5/5] (7.25ns)   --->   "%tmp_227 = fsub float %tmp_226, %mz_assign" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1234 [4/4] (5.70ns)   --->   "%tmp_238 = fmul float %tmp_232, %tmp_237" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1235 [4/4] (5.70ns)   --->   "%tmp_240 = fmul float %p_2bz, %q3_load_28" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1236 [5/5] (7.25ns)   --->   "%tmp_245 = fadd float %tmp_243, %tmp_244" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1237 [2/4] (5.70ns)   --->   "%tmp_248 = fmul float %p_2bx, %q3_load_29" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1238 [2/4] (5.70ns)   --->   "%tmp_249 = fmul float %p_4bz, %q1_load_26" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1239 [4/4] (5.70ns)   --->   "%tmp_257 = fmul float %tmp_256, %tmp_237" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1240 [1/4] (5.70ns)   --->   "%tmp_260 = fmul float %q2_load_31, %tmp_259" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1241 [1/4] (5.70ns)   --->   "%tmp_261 = fmul float %p_2bz, %q0_load_24" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1242 [3/4] (5.70ns)   --->   "%tmp_265 = fmul float %p_2bx, %q1_load_27" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1243 [3/4] (5.70ns)   --->   "%tmp_266 = fmul float %p_2bz, %q3_load_30" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1244 [2/4] (5.70ns)   --->   "%tmp_270 = fmul float %p_2bx, %q0_load_25" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1245 [2/4] (5.70ns)   --->   "%tmp_271 = fmul float %p_4bz, %q2_load_32" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1246 [1/1] (0.00ns)   --->   "%q3_load_31 = load volatile float* @q3, align 4" [MadgwickAHRS.cpp:112]
ST_132 : Operation 1247 [4/4] (5.70ns)   --->   "%tmp_277 = fmul float %q3_load_31, %tmp_259" [MadgwickAHRS.cpp:112]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1248 [1/1] (0.00ns)   --->   "%q1_load_28 = load volatile float* @q1, align 4" [MadgwickAHRS.cpp:112]
ST_132 : Operation 1249 [4/4] (5.70ns)   --->   "%tmp_278 = fmul float %p_2bz, %q1_load_28" [MadgwickAHRS.cpp:112]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1250 [3/4] (5.70ns)   --->   "%tmp_282 = fmul float %q0_load_26, %tmp_208" [MadgwickAHRS.cpp:112]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1251 [3/4] (5.70ns)   --->   "%tmp_283 = fmul float %p_2bz, %q2_load_33" [MadgwickAHRS.cpp:112]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 133> : 7.26ns
ST_133 : Operation 1252 [3/4] (5.70ns)   --->   "%tmp_198 = fmul float %p_2bz, %q2_load_27" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1253 [4/5] (7.25ns)   --->   "%tmp_205 = fsub float %tmp_204, %mx_assign" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1254 [2/4] (5.70ns)   --->   "%tmp_209 = fmul float %q3_load_27, %tmp_208" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1255 [2/4] (5.70ns)   --->   "%tmp_210 = fmul float %p_2bz, %q1_load_24" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1256 [4/5] (7.25ns)   --->   "%tmp_217 = fsub float %tmp_216, %my_assign" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1257 [4/5] (7.25ns)   --->   "%tmp_227 = fsub float %tmp_226, %mz_assign" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1258 [3/4] (5.70ns)   --->   "%tmp_238 = fmul float %tmp_232, %tmp_237" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1259 [3/4] (5.70ns)   --->   "%tmp_240 = fmul float %p_2bz, %q3_load_28" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1260 [4/5] (7.25ns)   --->   "%tmp_245 = fadd float %tmp_243, %tmp_244" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1261 [1/4] (5.70ns)   --->   "%tmp_248 = fmul float %p_2bx, %q3_load_29" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1262 [1/4] (5.70ns)   --->   "%tmp_249 = fmul float %p_4bz, %q1_load_26" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1263 [3/4] (5.70ns)   --->   "%tmp_257 = fmul float %tmp_256, %tmp_237" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1264 [5/5] (7.25ns)   --->   "%tmp_262 = fsub float %tmp_260, %tmp_261" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1265 [2/4] (5.70ns)   --->   "%tmp_265 = fmul float %p_2bx, %q1_load_27" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1266 [2/4] (5.70ns)   --->   "%tmp_266 = fmul float %p_2bz, %q3_load_30" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1267 [1/4] (5.70ns)   --->   "%tmp_270 = fmul float %p_2bx, %q0_load_25" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1268 [1/4] (5.70ns)   --->   "%tmp_271 = fmul float %p_4bz, %q2_load_32" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1269 [3/4] (5.70ns)   --->   "%tmp_277 = fmul float %q3_load_31, %tmp_259" [MadgwickAHRS.cpp:112]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1270 [3/4] (5.70ns)   --->   "%tmp_278 = fmul float %p_2bz, %q1_load_28" [MadgwickAHRS.cpp:112]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1271 [2/4] (5.70ns)   --->   "%tmp_282 = fmul float %q0_load_26, %tmp_208" [MadgwickAHRS.cpp:112]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1272 [2/4] (5.70ns)   --->   "%tmp_283 = fmul float %p_2bz, %q2_load_33" [MadgwickAHRS.cpp:112]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 134> : 7.26ns
ST_134 : Operation 1273 [2/4] (5.70ns)   --->   "%tmp_198 = fmul float %p_2bz, %q2_load_27" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1274 [3/5] (7.25ns)   --->   "%tmp_205 = fsub float %tmp_204, %mx_assign" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1275 [1/4] (5.70ns)   --->   "%tmp_209 = fmul float %q3_load_27, %tmp_208" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1276 [1/4] (5.70ns)   --->   "%tmp_210 = fmul float %p_2bz, %q1_load_24" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1277 [3/5] (7.25ns)   --->   "%tmp_217 = fsub float %tmp_216, %my_assign" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1278 [3/5] (7.25ns)   --->   "%tmp_227 = fsub float %tmp_226, %mz_assign" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1279 [2/4] (5.70ns)   --->   "%tmp_238 = fmul float %tmp_232, %tmp_237" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1280 [2/4] (5.70ns)   --->   "%tmp_240 = fmul float %p_2bz, %q3_load_28" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1281 [3/5] (7.25ns)   --->   "%tmp_245 = fadd float %tmp_243, %tmp_244" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1282 [5/5] (7.25ns)   --->   "%tmp_250 = fsub float %tmp_248, %tmp_249" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1283 [2/4] (5.70ns)   --->   "%tmp_257 = fmul float %tmp_256, %tmp_237" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1284 [4/5] (7.25ns)   --->   "%tmp_262 = fsub float %tmp_260, %tmp_261" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1285 [1/4] (5.70ns)   --->   "%tmp_265 = fmul float %p_2bx, %q1_load_27" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1286 [1/4] (5.70ns)   --->   "%tmp_266 = fmul float %p_2bz, %q3_load_30" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1287 [5/5] (7.25ns)   --->   "%tmp_272 = fsub float %tmp_270, %tmp_271" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1288 [2/4] (5.70ns)   --->   "%tmp_277 = fmul float %q3_load_31, %tmp_259" [MadgwickAHRS.cpp:112]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1289 [2/4] (5.70ns)   --->   "%tmp_278 = fmul float %p_2bz, %q1_load_28" [MadgwickAHRS.cpp:112]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1290 [1/4] (5.70ns)   --->   "%tmp_282 = fmul float %q0_load_26, %tmp_208" [MadgwickAHRS.cpp:112]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1291 [1/4] (5.70ns)   --->   "%tmp_283 = fmul float %p_2bz, %q2_load_33" [MadgwickAHRS.cpp:112]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 135> : 7.26ns
ST_135 : Operation 1292 [1/4] (5.70ns)   --->   "%tmp_198 = fmul float %p_2bz, %q2_load_27" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1293 [2/5] (7.25ns)   --->   "%tmp_205 = fsub float %tmp_204, %mx_assign" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1294 [5/5] (7.25ns)   --->   "%tmp_211 = fadd float %tmp_209, %tmp_210" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1295 [2/5] (7.25ns)   --->   "%tmp_217 = fsub float %tmp_216, %my_assign" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1296 [4/4] (5.70ns)   --->   "%tmp_220 = fmul float %p_2bx, %q2_load_28" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1297 [2/5] (7.25ns)   --->   "%tmp_227 = fsub float %tmp_226, %mz_assign" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1298 [1/4] (5.70ns)   --->   "%tmp_238 = fmul float %tmp_232, %tmp_237" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1299 [1/4] (5.70ns)   --->   "%tmp_240 = fmul float %p_2bz, %q3_load_28" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1300 [2/5] (7.25ns)   --->   "%tmp_245 = fadd float %tmp_243, %tmp_244" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1301 [4/5] (7.25ns)   --->   "%tmp_250 = fsub float %tmp_248, %tmp_249" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1302 [1/4] (5.70ns)   --->   "%tmp_257 = fmul float %tmp_256, %tmp_237" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1303 [3/5] (7.25ns)   --->   "%tmp_262 = fsub float %tmp_260, %tmp_261" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1304 [5/5] (7.25ns)   --->   "%tmp_267 = fadd float %tmp_265, %tmp_266" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1305 [4/5] (7.25ns)   --->   "%tmp_272 = fsub float %tmp_270, %tmp_271" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1306 [1/4] (5.70ns)   --->   "%tmp_277 = fmul float %q3_load_31, %tmp_259" [MadgwickAHRS.cpp:112]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1307 [1/4] (5.70ns)   --->   "%tmp_278 = fmul float %p_2bz, %q1_load_28" [MadgwickAHRS.cpp:112]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1308 [5/5] (7.25ns)   --->   "%tmp_284 = fadd float %tmp_282, %tmp_283" [MadgwickAHRS.cpp:112]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1309 [1/1] (0.00ns)   --->   "%q1_load_29 = load volatile float* @q1, align 4" [MadgwickAHRS.cpp:112]
ST_135 : Operation 1310 [4/4] (5.70ns)   --->   "%tmp_287 = fmul float %p_2bx, %q1_load_29" [MadgwickAHRS.cpp:112]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 136> : 7.26ns
ST_136 : Operation 1311 [1/5] (7.25ns)   --->   "%tmp_205 = fsub float %tmp_204, %mx_assign" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1312 [4/5] (7.25ns)   --->   "%tmp_211 = fadd float %tmp_209, %tmp_210" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1313 [1/5] (7.25ns)   --->   "%tmp_217 = fsub float %tmp_216, %my_assign" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1314 [3/4] (5.70ns)   --->   "%tmp_220 = fmul float %p_2bx, %q2_load_28" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1315 [1/5] (7.25ns)   --->   "%tmp_227 = fsub float %tmp_226, %mz_assign" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1316 [5/5] (7.25ns)   --->   "%tmp_239 = fsub float %tmp_231, %tmp_238" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1317 [1/5] (7.25ns)   --->   "%tmp_245 = fadd float %tmp_243, %tmp_244" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1318 [3/5] (7.25ns)   --->   "%tmp_250 = fsub float %tmp_248, %tmp_249" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1319 [5/5] (7.25ns)   --->   "%tmp_258 = fsub float %tmp_255, %tmp_257" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1320 [2/5] (7.25ns)   --->   "%tmp_262 = fsub float %tmp_260, %tmp_261" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1321 [4/5] (7.25ns)   --->   "%tmp_267 = fadd float %tmp_265, %tmp_266" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1322 [3/5] (7.25ns)   --->   "%tmp_272 = fsub float %tmp_270, %tmp_271" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1323 [5/5] (7.25ns)   --->   "%tmp_279 = fadd float %tmp_277, %tmp_278" [MadgwickAHRS.cpp:112]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1324 [4/5] (7.25ns)   --->   "%tmp_284 = fadd float %tmp_282, %tmp_283" [MadgwickAHRS.cpp:112]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1325 [3/4] (5.70ns)   --->   "%tmp_287 = fmul float %p_2bx, %q1_load_29" [MadgwickAHRS.cpp:112]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 137> : 7.26ns
ST_137 : Operation 1326 [4/4] (5.70ns)   --->   "%tmp_206 = fmul float %tmp_198, %tmp_205" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1327 [3/5] (7.25ns)   --->   "%tmp_211 = fadd float %tmp_209, %tmp_210" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1328 [2/4] (5.70ns)   --->   "%tmp_220 = fmul float %p_2bx, %q2_load_28" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1329 [4/5] (7.25ns)   --->   "%tmp_239 = fsub float %tmp_231, %tmp_238" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1330 [4/4] (5.70ns)   --->   "%tmp_241 = fmul float %tmp_240, %tmp_205" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1331 [2/5] (7.25ns)   --->   "%tmp_250 = fsub float %tmp_248, %tmp_249" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1332 [4/5] (7.25ns)   --->   "%tmp_258 = fsub float %tmp_255, %tmp_257" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1333 [1/5] (7.25ns)   --->   "%tmp_262 = fsub float %tmp_260, %tmp_261" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1334 [3/5] (7.25ns)   --->   "%tmp_267 = fadd float %tmp_265, %tmp_266" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1335 [2/5] (7.25ns)   --->   "%tmp_272 = fsub float %tmp_270, %tmp_271" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1336 [4/5] (7.25ns)   --->   "%tmp_279 = fadd float %tmp_277, %tmp_278" [MadgwickAHRS.cpp:112]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1337 [3/5] (7.25ns)   --->   "%tmp_284 = fadd float %tmp_282, %tmp_283" [MadgwickAHRS.cpp:112]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1338 [2/4] (5.70ns)   --->   "%tmp_287 = fmul float %p_2bx, %q1_load_29" [MadgwickAHRS.cpp:112]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 138> : 7.26ns
ST_138 : Operation 1339 [3/4] (5.70ns)   --->   "%tmp_206 = fmul float %tmp_198, %tmp_205" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1340 [2/5] (7.25ns)   --->   "%tmp_211 = fadd float %tmp_209, %tmp_210" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1341 [1/4] (5.70ns)   --->   "%tmp_220 = fmul float %p_2bx, %q2_load_28" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1342 [3/5] (7.25ns)   --->   "%tmp_239 = fsub float %tmp_231, %tmp_238" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1343 [3/4] (5.70ns)   --->   "%tmp_241 = fmul float %tmp_240, %tmp_205" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1344 [1/5] (7.25ns)   --->   "%tmp_250 = fsub float %tmp_248, %tmp_249" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1345 [3/5] (7.25ns)   --->   "%tmp_258 = fsub float %tmp_255, %tmp_257" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1346 [4/4] (5.70ns)   --->   "%tmp_263 = fmul float %tmp_262, %tmp_205" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1347 [2/5] (7.25ns)   --->   "%tmp_267 = fadd float %tmp_265, %tmp_266" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1348 [1/5] (7.25ns)   --->   "%tmp_272 = fsub float %tmp_270, %tmp_271" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1349 [3/5] (7.25ns)   --->   "%tmp_279 = fadd float %tmp_277, %tmp_278" [MadgwickAHRS.cpp:112]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1350 [2/5] (7.25ns)   --->   "%tmp_284 = fadd float %tmp_282, %tmp_283" [MadgwickAHRS.cpp:112]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1351 [1/4] (5.70ns)   --->   "%tmp_287 = fmul float %p_2bx, %q1_load_29" [MadgwickAHRS.cpp:112]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 139> : 7.26ns
ST_139 : Operation 1352 [2/4] (5.70ns)   --->   "%tmp_206 = fmul float %tmp_198, %tmp_205" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1353 [1/5] (7.25ns)   --->   "%tmp_211 = fadd float %tmp_209, %tmp_210" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1354 [4/4] (5.70ns)   --->   "%tmp_228 = fmul float %tmp_220, %tmp_227" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1355 [2/5] (7.25ns)   --->   "%tmp_239 = fsub float %tmp_231, %tmp_238" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1356 [2/4] (5.70ns)   --->   "%tmp_241 = fmul float %tmp_240, %tmp_205" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1357 [4/4] (5.70ns)   --->   "%tmp_251 = fmul float %tmp_250, %tmp_227" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1358 [2/5] (7.25ns)   --->   "%tmp_258 = fsub float %tmp_255, %tmp_257" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1359 [3/4] (5.70ns)   --->   "%tmp_263 = fmul float %tmp_262, %tmp_205" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1360 [1/5] (7.25ns)   --->   "%tmp_267 = fadd float %tmp_265, %tmp_266" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1361 [4/4] (5.70ns)   --->   "%tmp_273 = fmul float %tmp_272, %tmp_227" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1362 [2/5] (7.25ns)   --->   "%tmp_279 = fadd float %tmp_277, %tmp_278" [MadgwickAHRS.cpp:112]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1363 [1/5] (7.25ns)   --->   "%tmp_284 = fadd float %tmp_282, %tmp_283" [MadgwickAHRS.cpp:112]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1364 [4/4] (5.70ns)   --->   "%tmp_288 = fmul float %tmp_287, %tmp_227" [MadgwickAHRS.cpp:112]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 140> : 7.26ns
ST_140 : Operation 1365 [1/4] (5.70ns)   --->   "%tmp_206 = fmul float %tmp_198, %tmp_205" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1366 [4/4] (5.70ns)   --->   "%tmp_218 = fmul float %tmp_211, %tmp_217" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1367 [3/4] (5.70ns)   --->   "%tmp_228 = fmul float %tmp_220, %tmp_227" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1368 [1/5] (7.25ns)   --->   "%tmp_239 = fsub float %tmp_231, %tmp_238" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1369 [1/4] (5.70ns)   --->   "%tmp_241 = fmul float %tmp_240, %tmp_205" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1370 [4/4] (5.70ns)   --->   "%tmp_246 = fmul float %tmp_245, %tmp_217" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1371 [3/4] (5.70ns)   --->   "%tmp_251 = fmul float %tmp_250, %tmp_227" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1372 [1/5] (7.25ns)   --->   "%tmp_258 = fsub float %tmp_255, %tmp_257" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1373 [2/4] (5.70ns)   --->   "%tmp_263 = fmul float %tmp_262, %tmp_205" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1374 [4/4] (5.70ns)   --->   "%tmp_268 = fmul float %tmp_267, %tmp_217" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1375 [3/4] (5.70ns)   --->   "%tmp_273 = fmul float %tmp_272, %tmp_227" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1376 [1/5] (7.25ns)   --->   "%tmp_279 = fadd float %tmp_277, %tmp_278" [MadgwickAHRS.cpp:112]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1377 [4/4] (5.70ns)   --->   "%tmp_285 = fmul float %tmp_284, %tmp_217" [MadgwickAHRS.cpp:112]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1378 [3/4] (5.70ns)   --->   "%tmp_288 = fmul float %tmp_287, %tmp_227" [MadgwickAHRS.cpp:112]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 141> : 7.26ns
ST_141 : Operation 1379 [5/5] (7.25ns)   --->   "%tmp_207 = fsub float %tmp_197, %tmp_206" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1380 [3/4] (5.70ns)   --->   "%tmp_218 = fmul float %tmp_211, %tmp_217" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1381 [2/4] (5.70ns)   --->   "%tmp_228 = fmul float %tmp_220, %tmp_227" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1382 [5/5] (7.25ns)   --->   "%tmp_242 = fadd float %tmp_239, %tmp_241" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1383 [3/4] (5.70ns)   --->   "%tmp_246 = fmul float %tmp_245, %tmp_217" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1384 [2/4] (5.70ns)   --->   "%tmp_251 = fmul float %tmp_250, %tmp_227" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1385 [1/4] (5.70ns)   --->   "%tmp_263 = fmul float %tmp_262, %tmp_205" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1386 [3/4] (5.70ns)   --->   "%tmp_268 = fmul float %tmp_267, %tmp_217" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1387 [2/4] (5.70ns)   --->   "%tmp_273 = fmul float %tmp_272, %tmp_227" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1388 [4/4] (5.70ns)   --->   "%tmp_280 = fmul float %tmp_279, %tmp_205" [MadgwickAHRS.cpp:112]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1389 [3/4] (5.70ns)   --->   "%tmp_285 = fmul float %tmp_284, %tmp_217" [MadgwickAHRS.cpp:112]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1390 [2/4] (5.70ns)   --->   "%tmp_288 = fmul float %tmp_287, %tmp_227" [MadgwickAHRS.cpp:112]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 142> : 7.26ns
ST_142 : Operation 1391 [4/5] (7.25ns)   --->   "%tmp_207 = fsub float %tmp_197, %tmp_206" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1392 [2/4] (5.70ns)   --->   "%tmp_218 = fmul float %tmp_211, %tmp_217" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1393 [1/4] (5.70ns)   --->   "%tmp_228 = fmul float %tmp_220, %tmp_227" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1394 [4/5] (7.25ns)   --->   "%tmp_242 = fadd float %tmp_239, %tmp_241" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1395 [2/4] (5.70ns)   --->   "%tmp_246 = fmul float %tmp_245, %tmp_217" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1396 [1/4] (5.70ns)   --->   "%tmp_251 = fmul float %tmp_250, %tmp_227" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1397 [5/5] (7.25ns)   --->   "%tmp_264 = fadd float %tmp_258, %tmp_263" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1398 [2/4] (5.70ns)   --->   "%tmp_268 = fmul float %tmp_267, %tmp_217" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1399 [1/4] (5.70ns)   --->   "%tmp_273 = fmul float %tmp_272, %tmp_227" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1400 [3/4] (5.70ns)   --->   "%tmp_280 = fmul float %tmp_279, %tmp_205" [MadgwickAHRS.cpp:112]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1401 [2/4] (5.70ns)   --->   "%tmp_285 = fmul float %tmp_284, %tmp_217" [MadgwickAHRS.cpp:112]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1402 [1/4] (5.70ns)   --->   "%tmp_288 = fmul float %tmp_287, %tmp_227" [MadgwickAHRS.cpp:112]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 143> : 7.26ns
ST_143 : Operation 1403 [3/5] (7.25ns)   --->   "%tmp_207 = fsub float %tmp_197, %tmp_206" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1404 [1/4] (5.70ns)   --->   "%tmp_218 = fmul float %tmp_211, %tmp_217" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1405 [3/5] (7.25ns)   --->   "%tmp_242 = fadd float %tmp_239, %tmp_241" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1406 [1/4] (5.70ns)   --->   "%tmp_246 = fmul float %tmp_245, %tmp_217" [MadgwickAHRS.cpp:110]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1407 [4/5] (7.25ns)   --->   "%tmp_264 = fadd float %tmp_258, %tmp_263" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1408 [1/4] (5.70ns)   --->   "%tmp_268 = fmul float %tmp_267, %tmp_217" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1409 [2/4] (5.70ns)   --->   "%tmp_280 = fmul float %tmp_279, %tmp_205" [MadgwickAHRS.cpp:112]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1410 [1/4] (5.70ns)   --->   "%tmp_285 = fmul float %tmp_284, %tmp_217" [MadgwickAHRS.cpp:112]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 144> : 7.26ns
ST_144 : Operation 1411 [2/5] (7.25ns)   --->   "%tmp_207 = fsub float %tmp_197, %tmp_206" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1412 [2/5] (7.25ns)   --->   "%tmp_242 = fadd float %tmp_239, %tmp_241" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1413 [3/5] (7.25ns)   --->   "%tmp_264 = fadd float %tmp_258, %tmp_263" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1414 [1/4] (5.70ns)   --->   "%tmp_280 = fmul float %tmp_279, %tmp_205" [MadgwickAHRS.cpp:112]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 145> : 7.26ns
ST_145 : Operation 1415 [1/5] (7.25ns)   --->   "%tmp_207 = fsub float %tmp_197, %tmp_206" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1416 [1/5] (7.25ns)   --->   "%tmp_242 = fadd float %tmp_239, %tmp_241" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1417 [2/5] (7.25ns)   --->   "%tmp_264 = fadd float %tmp_258, %tmp_263" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1418 [5/5] (7.25ns)   --->   "%tmp_281 = fadd float %tmp_276, %tmp_280" [MadgwickAHRS.cpp:112]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 146> : 7.26ns
ST_146 : Operation 1419 [5/5] (7.25ns)   --->   "%tmp_219 = fadd float %tmp_207, %tmp_218" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1420 [5/5] (7.25ns)   --->   "%tmp_247 = fadd float %tmp_242, %tmp_246" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1421 [1/5] (7.25ns)   --->   "%tmp_264 = fadd float %tmp_258, %tmp_263" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1422 [4/5] (7.25ns)   --->   "%tmp_281 = fadd float %tmp_276, %tmp_280" [MadgwickAHRS.cpp:112]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 147> : 7.26ns
ST_147 : Operation 1423 [4/5] (7.25ns)   --->   "%tmp_219 = fadd float %tmp_207, %tmp_218" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1424 [4/5] (7.25ns)   --->   "%tmp_247 = fadd float %tmp_242, %tmp_246" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1425 [5/5] (7.25ns)   --->   "%tmp_269 = fadd float %tmp_264, %tmp_268" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1426 [3/5] (7.25ns)   --->   "%tmp_281 = fadd float %tmp_276, %tmp_280" [MadgwickAHRS.cpp:112]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 148> : 7.26ns
ST_148 : Operation 1427 [3/5] (7.25ns)   --->   "%tmp_219 = fadd float %tmp_207, %tmp_218" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1428 [3/5] (7.25ns)   --->   "%tmp_247 = fadd float %tmp_242, %tmp_246" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1429 [4/5] (7.25ns)   --->   "%tmp_269 = fadd float %tmp_264, %tmp_268" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1430 [2/5] (7.25ns)   --->   "%tmp_281 = fadd float %tmp_276, %tmp_280" [MadgwickAHRS.cpp:112]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 149> : 7.26ns
ST_149 : Operation 1431 [2/5] (7.25ns)   --->   "%tmp_219 = fadd float %tmp_207, %tmp_218" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1432 [2/5] (7.25ns)   --->   "%tmp_247 = fadd float %tmp_242, %tmp_246" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1433 [3/5] (7.25ns)   --->   "%tmp_269 = fadd float %tmp_264, %tmp_268" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1434 [1/5] (7.25ns)   --->   "%tmp_281 = fadd float %tmp_276, %tmp_280" [MadgwickAHRS.cpp:112]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 150> : 7.26ns
ST_150 : Operation 1435 [1/5] (7.25ns)   --->   "%tmp_219 = fadd float %tmp_207, %tmp_218" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1436 [1/5] (7.25ns)   --->   "%tmp_247 = fadd float %tmp_242, %tmp_246" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1437 [2/5] (7.25ns)   --->   "%tmp_269 = fadd float %tmp_264, %tmp_268" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1438 [5/5] (7.25ns)   --->   "%tmp_286 = fadd float %tmp_281, %tmp_285" [MadgwickAHRS.cpp:112]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 151> : 7.26ns
ST_151 : Operation 1439 [5/5] (7.25ns)   --->   "%s0 = fadd float %tmp_219, %tmp_228" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1440 [5/5] (7.25ns)   --->   "%s1 = fadd float %tmp_247, %tmp_251" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1441 [1/5] (7.25ns)   --->   "%tmp_269 = fadd float %tmp_264, %tmp_268" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1442 [4/5] (7.25ns)   --->   "%tmp_286 = fadd float %tmp_281, %tmp_285" [MadgwickAHRS.cpp:112]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 152> : 7.26ns
ST_152 : Operation 1443 [4/5] (7.25ns)   --->   "%s0 = fadd float %tmp_219, %tmp_228" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1444 [4/5] (7.25ns)   --->   "%s1 = fadd float %tmp_247, %tmp_251" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1445 [5/5] (7.25ns)   --->   "%s2 = fadd float %tmp_269, %tmp_273" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1446 [3/5] (7.25ns)   --->   "%tmp_286 = fadd float %tmp_281, %tmp_285" [MadgwickAHRS.cpp:112]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 153> : 7.26ns
ST_153 : Operation 1447 [3/5] (7.25ns)   --->   "%s0 = fadd float %tmp_219, %tmp_228" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1448 [3/5] (7.25ns)   --->   "%s1 = fadd float %tmp_247, %tmp_251" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1449 [4/5] (7.25ns)   --->   "%s2 = fadd float %tmp_269, %tmp_273" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1450 [2/5] (7.25ns)   --->   "%tmp_286 = fadd float %tmp_281, %tmp_285" [MadgwickAHRS.cpp:112]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 154> : 7.26ns
ST_154 : Operation 1451 [2/5] (7.25ns)   --->   "%s0 = fadd float %tmp_219, %tmp_228" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1452 [2/5] (7.25ns)   --->   "%s1 = fadd float %tmp_247, %tmp_251" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1453 [3/5] (7.25ns)   --->   "%s2 = fadd float %tmp_269, %tmp_273" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1454 [1/5] (7.25ns)   --->   "%tmp_286 = fadd float %tmp_281, %tmp_285" [MadgwickAHRS.cpp:112]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 155> : 7.26ns
ST_155 : Operation 1455 [1/5] (7.25ns)   --->   "%s0 = fadd float %tmp_219, %tmp_228" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1456 [1/5] (7.25ns)   --->   "%s1 = fadd float %tmp_247, %tmp_251" [MadgwickAHRS.cpp:110]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1457 [2/5] (7.25ns)   --->   "%s2 = fadd float %tmp_269, %tmp_273" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1458 [5/5] (7.25ns)   --->   "%s3 = fadd float %tmp_286, %tmp_288" [MadgwickAHRS.cpp:112]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 156> : 7.26ns
ST_156 : Operation 1459 [1/5] (7.25ns)   --->   "%s2 = fadd float %tmp_269, %tmp_273" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1460 [4/5] (7.25ns)   --->   "%s3 = fadd float %tmp_286, %tmp_288" [MadgwickAHRS.cpp:112]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1461 [4/4] (5.70ns)   --->   "%tmp_289 = fmul float %s0, %s0" [MadgwickAHRS.cpp:113]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1462 [4/4] (5.70ns)   --->   "%tmp_290 = fmul float %s1, %s1" [MadgwickAHRS.cpp:113]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 157> : 7.26ns
ST_157 : Operation 1463 [3/5] (7.25ns)   --->   "%s3 = fadd float %tmp_286, %tmp_288" [MadgwickAHRS.cpp:112]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1464 [3/4] (5.70ns)   --->   "%tmp_289 = fmul float %s0, %s0" [MadgwickAHRS.cpp:113]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1465 [3/4] (5.70ns)   --->   "%tmp_290 = fmul float %s1, %s1" [MadgwickAHRS.cpp:113]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 158> : 7.26ns
ST_158 : Operation 1466 [2/5] (7.25ns)   --->   "%s3 = fadd float %tmp_286, %tmp_288" [MadgwickAHRS.cpp:112]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1467 [2/4] (5.70ns)   --->   "%tmp_289 = fmul float %s0, %s0" [MadgwickAHRS.cpp:113]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1468 [2/4] (5.70ns)   --->   "%tmp_290 = fmul float %s1, %s1" [MadgwickAHRS.cpp:113]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 159> : 7.26ns
ST_159 : Operation 1469 [1/5] (7.25ns)   --->   "%s3 = fadd float %tmp_286, %tmp_288" [MadgwickAHRS.cpp:112]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1470 [1/4] (5.70ns)   --->   "%tmp_289 = fmul float %s0, %s0" [MadgwickAHRS.cpp:113]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1471 [1/4] (5.70ns)   --->   "%tmp_290 = fmul float %s1, %s1" [MadgwickAHRS.cpp:113]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 160> : 7.26ns
ST_160 : Operation 1472 [5/5] (7.25ns)   --->   "%tmp_291 = fadd float %tmp_289, %tmp_290" [MadgwickAHRS.cpp:113]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 161> : 7.26ns
ST_161 : Operation 1473 [4/5] (7.25ns)   --->   "%tmp_291 = fadd float %tmp_289, %tmp_290" [MadgwickAHRS.cpp:113]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1474 [4/4] (5.70ns)   --->   "%tmp_292 = fmul float %s2, %s2" [MadgwickAHRS.cpp:113]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 162> : 7.26ns
ST_162 : Operation 1475 [3/5] (7.25ns)   --->   "%tmp_291 = fadd float %tmp_289, %tmp_290" [MadgwickAHRS.cpp:113]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1476 [3/4] (5.70ns)   --->   "%tmp_292 = fmul float %s2, %s2" [MadgwickAHRS.cpp:113]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 163> : 7.26ns
ST_163 : Operation 1477 [2/5] (7.25ns)   --->   "%tmp_291 = fadd float %tmp_289, %tmp_290" [MadgwickAHRS.cpp:113]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1478 [2/4] (5.70ns)   --->   "%tmp_292 = fmul float %s2, %s2" [MadgwickAHRS.cpp:113]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 164> : 7.26ns
ST_164 : Operation 1479 [1/5] (7.25ns)   --->   "%tmp_291 = fadd float %tmp_289, %tmp_290" [MadgwickAHRS.cpp:113]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1480 [1/4] (5.70ns)   --->   "%tmp_292 = fmul float %s2, %s2" [MadgwickAHRS.cpp:113]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 165> : 7.26ns
ST_165 : Operation 1481 [5/5] (7.25ns)   --->   "%tmp_293 = fadd float %tmp_291, %tmp_292" [MadgwickAHRS.cpp:113]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 166> : 7.26ns
ST_166 : Operation 1482 [4/5] (7.25ns)   --->   "%tmp_293 = fadd float %tmp_291, %tmp_292" [MadgwickAHRS.cpp:113]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1483 [4/4] (5.70ns)   --->   "%tmp_294 = fmul float %s3, %s3" [MadgwickAHRS.cpp:113]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 167> : 7.26ns
ST_167 : Operation 1484 [3/5] (7.25ns)   --->   "%tmp_293 = fadd float %tmp_291, %tmp_292" [MadgwickAHRS.cpp:113]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1485 [3/4] (5.70ns)   --->   "%tmp_294 = fmul float %s3, %s3" [MadgwickAHRS.cpp:113]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 168> : 7.26ns
ST_168 : Operation 1486 [2/5] (7.25ns)   --->   "%tmp_293 = fadd float %tmp_291, %tmp_292" [MadgwickAHRS.cpp:113]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1487 [2/4] (5.70ns)   --->   "%tmp_294 = fmul float %s3, %s3" [MadgwickAHRS.cpp:113]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 169> : 7.26ns
ST_169 : Operation 1488 [1/5] (7.25ns)   --->   "%tmp_293 = fadd float %tmp_291, %tmp_292" [MadgwickAHRS.cpp:113]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1489 [1/4] (5.70ns)   --->   "%tmp_294 = fmul float %s3, %s3" [MadgwickAHRS.cpp:113]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 170> : 7.26ns
ST_170 : Operation 1490 [5/5] (7.25ns)   --->   "%x_assign_4 = fadd float %tmp_293, %tmp_294" [MadgwickAHRS.cpp:113]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 171> : 7.26ns
ST_171 : Operation 1491 [4/5] (7.25ns)   --->   "%x_assign_4 = fadd float %tmp_293, %tmp_294" [MadgwickAHRS.cpp:113]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 172> : 7.26ns
ST_172 : Operation 1492 [3/5] (7.25ns)   --->   "%x_assign_4 = fadd float %tmp_293, %tmp_294" [MadgwickAHRS.cpp:113]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 173> : 7.26ns
ST_173 : Operation 1493 [2/5] (7.25ns)   --->   "%x_assign_4 = fadd float %tmp_293, %tmp_294" [MadgwickAHRS.cpp:113]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 174> : 7.26ns
ST_174 : Operation 1494 [1/5] (7.25ns)   --->   "%x_assign_4 = fadd float %tmp_293, %tmp_294" [MadgwickAHRS.cpp:113]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 175> : 5.70ns
ST_175 : Operation 1495 [4/4] (5.70ns)   --->   "%halfx_4 = fmul float %x_assign_4, 5.000000e-01" [MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:113]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1496 [1/1] (0.00ns)   --->   "%y_9 = bitcast float %x_assign_4 to i32" [MadgwickAHRS.cpp:217->MadgwickAHRS.cpp:113]
ST_175 : Operation 1497 [1/1] (0.00ns)   --->   "%tmp_i2 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %y_9, i32 1, i32 31)" [MadgwickAHRS.cpp:220->MadgwickAHRS.cpp:113]

 <State 176> : 5.70ns
ST_176 : Operation 1498 [3/4] (5.70ns)   --->   "%halfx_4 = fmul float %x_assign_4, 5.000000e-01" [MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:113]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 177> : 5.70ns
ST_177 : Operation 1499 [2/4] (5.70ns)   --->   "%halfx_4 = fmul float %x_assign_4, 5.000000e-01" [MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:113]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 178> : 5.70ns
ST_178 : Operation 1500 [1/4] (5.70ns)   --->   "%halfx_4 = fmul float %x_assign_4, 5.000000e-01" [MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:113]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 179> : 8.25ns
ST_179 : Operation 1501 [1/1] (0.00ns)   --->   "%tmp_343 = zext i31 %tmp_i2 to i32" [MadgwickAHRS.cpp:220->MadgwickAHRS.cpp:113]
ST_179 : Operation 1502 [1/1] (2.55ns)   --->   "%y_10 = sub i32 1597463007, %tmp_343" [MadgwickAHRS.cpp:220->MadgwickAHRS.cpp:113]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1503 [1/1] (0.00ns)   --->   "%tmp_1_i2 = bitcast i32 %y_10 to float" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:113]
ST_179 : Operation 1504 [4/4] (5.70ns)   --->   "%tmp_2_i2 = fmul float %halfx_4, %tmp_1_i2" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:113]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 180> : 5.70ns
ST_180 : Operation 1505 [3/4] (5.70ns)   --->   "%tmp_2_i2 = fmul float %halfx_4, %tmp_1_i2" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:113]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 181> : 5.70ns
ST_181 : Operation 1506 [2/4] (5.70ns)   --->   "%tmp_2_i2 = fmul float %halfx_4, %tmp_1_i2" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:113]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 182> : 5.70ns
ST_182 : Operation 1507 [1/4] (5.70ns)   --->   "%tmp_2_i2 = fmul float %halfx_4, %tmp_1_i2" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:113]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 183> : 5.70ns
ST_183 : Operation 1508 [4/4] (5.70ns)   --->   "%tmp_3_i2 = fmul float %tmp_2_i2, %tmp_1_i2" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:113]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 184> : 5.70ns
ST_184 : Operation 1509 [3/4] (5.70ns)   --->   "%tmp_3_i2 = fmul float %tmp_2_i2, %tmp_1_i2" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:113]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 185> : 5.70ns
ST_185 : Operation 1510 [2/4] (5.70ns)   --->   "%tmp_3_i2 = fmul float %tmp_2_i2, %tmp_1_i2" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:113]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 186> : 5.70ns
ST_186 : Operation 1511 [1/4] (5.70ns)   --->   "%tmp_3_i2 = fmul float %tmp_2_i2, %tmp_1_i2" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:113]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 187> : 7.26ns
ST_187 : Operation 1512 [5/5] (7.25ns)   --->   "%tmp_4_i2 = fsub float 1.500000e+00, %tmp_3_i2" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:113]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 188> : 7.26ns
ST_188 : Operation 1513 [4/5] (7.25ns)   --->   "%tmp_4_i2 = fsub float 1.500000e+00, %tmp_3_i2" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:113]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 189> : 7.26ns
ST_189 : Operation 1514 [3/5] (7.25ns)   --->   "%tmp_4_i2 = fsub float 1.500000e+00, %tmp_3_i2" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:113]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 190> : 7.26ns
ST_190 : Operation 1515 [2/5] (7.25ns)   --->   "%tmp_4_i2 = fsub float 1.500000e+00, %tmp_3_i2" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:113]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 191> : 7.26ns
ST_191 : Operation 1516 [1/5] (7.25ns)   --->   "%tmp_4_i2 = fsub float 1.500000e+00, %tmp_3_i2" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:113]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 192> : 5.70ns
ST_192 : Operation 1517 [4/4] (5.70ns)   --->   "%recipNorm_4 = fmul float %tmp_1_i2, %tmp_4_i2" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:113]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 193> : 5.70ns
ST_193 : Operation 1518 [3/4] (5.70ns)   --->   "%recipNorm_4 = fmul float %tmp_1_i2, %tmp_4_i2" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:113]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 194> : 5.70ns
ST_194 : Operation 1519 [2/4] (5.70ns)   --->   "%recipNorm_4 = fmul float %tmp_1_i2, %tmp_4_i2" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:113]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 195> : 5.70ns
ST_195 : Operation 1520 [1/4] (5.70ns)   --->   "%recipNorm_4 = fmul float %tmp_1_i2, %tmp_4_i2" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:113]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 196> : 5.70ns
ST_196 : Operation 1521 [4/4] (5.70ns)   --->   "%s0_2 = fmul float %s0, %recipNorm_4" [MadgwickAHRS.cpp:114]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1522 [4/4] (5.70ns)   --->   "%s1_2 = fmul float %s1, %recipNorm_4" [MadgwickAHRS.cpp:115]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1523 [4/4] (5.70ns)   --->   "%s2_2 = fmul float %s2, %recipNorm_4" [MadgwickAHRS.cpp:116]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1524 [4/4] (5.70ns)   --->   "%s3_2 = fmul float %s3, %recipNorm_4" [MadgwickAHRS.cpp:117]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 197> : 5.70ns
ST_197 : Operation 1525 [3/4] (5.70ns)   --->   "%s0_2 = fmul float %s0, %recipNorm_4" [MadgwickAHRS.cpp:114]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1526 [3/4] (5.70ns)   --->   "%s1_2 = fmul float %s1, %recipNorm_4" [MadgwickAHRS.cpp:115]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1527 [3/4] (5.70ns)   --->   "%s2_2 = fmul float %s2, %recipNorm_4" [MadgwickAHRS.cpp:116]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1528 [3/4] (5.70ns)   --->   "%s3_2 = fmul float %s3, %recipNorm_4" [MadgwickAHRS.cpp:117]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1529 [1/1] (0.00ns)   --->   "%beta_load = load volatile float* @beta, align 4" [MadgwickAHRS.cpp:120]

 <State 198> : 5.70ns
ST_198 : Operation 1530 [2/4] (5.70ns)   --->   "%s0_2 = fmul float %s0, %recipNorm_4" [MadgwickAHRS.cpp:114]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1531 [2/4] (5.70ns)   --->   "%s1_2 = fmul float %s1, %recipNorm_4" [MadgwickAHRS.cpp:115]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1532 [2/4] (5.70ns)   --->   "%s2_2 = fmul float %s2, %recipNorm_4" [MadgwickAHRS.cpp:116]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1533 [2/4] (5.70ns)   --->   "%s3_2 = fmul float %s3, %recipNorm_4" [MadgwickAHRS.cpp:117]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1534 [1/1] (0.00ns)   --->   "%beta_load_4 = load volatile float* @beta, align 4" [MadgwickAHRS.cpp:121]

 <State 199> : 5.70ns
ST_199 : Operation 1535 [1/4] (5.70ns)   --->   "%s0_2 = fmul float %s0, %recipNorm_4" [MadgwickAHRS.cpp:114]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1536 [1/4] (5.70ns)   --->   "%s1_2 = fmul float %s1, %recipNorm_4" [MadgwickAHRS.cpp:115]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1537 [1/4] (5.70ns)   --->   "%s2_2 = fmul float %s2, %recipNorm_4" [MadgwickAHRS.cpp:116]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1538 [1/4] (5.70ns)   --->   "%s3_2 = fmul float %s3, %recipNorm_4" [MadgwickAHRS.cpp:117]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1539 [1/1] (0.00ns)   --->   "%beta_load_5 = load volatile float* @beta, align 4" [MadgwickAHRS.cpp:122]

 <State 200> : 5.70ns
ST_200 : Operation 1540 [4/4] (5.70ns)   --->   "%tmp_295 = fmul float %beta_load, %s0_2" [MadgwickAHRS.cpp:120]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1541 [4/4] (5.70ns)   --->   "%tmp_296 = fmul float %beta_load_4, %s1_2" [MadgwickAHRS.cpp:121]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1542 [4/4] (5.70ns)   --->   "%tmp_298 = fmul float %beta_load_5, %s2_2" [MadgwickAHRS.cpp:122]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1543 [1/1] (0.00ns)   --->   "%beta_load_6 = load volatile float* @beta, align 4" [MadgwickAHRS.cpp:123]
ST_200 : Operation 1544 [4/4] (5.70ns)   --->   "%tmp_299 = fmul float %beta_load_6, %s3_2" [MadgwickAHRS.cpp:123]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 201> : 5.70ns
ST_201 : Operation 1545 [3/4] (5.70ns)   --->   "%tmp_295 = fmul float %beta_load, %s0_2" [MadgwickAHRS.cpp:120]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1546 [3/4] (5.70ns)   --->   "%tmp_296 = fmul float %beta_load_4, %s1_2" [MadgwickAHRS.cpp:121]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1547 [3/4] (5.70ns)   --->   "%tmp_298 = fmul float %beta_load_5, %s2_2" [MadgwickAHRS.cpp:122]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1548 [3/4] (5.70ns)   --->   "%tmp_299 = fmul float %beta_load_6, %s3_2" [MadgwickAHRS.cpp:123]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 202> : 5.70ns
ST_202 : Operation 1549 [2/4] (5.70ns)   --->   "%tmp_295 = fmul float %beta_load, %s0_2" [MadgwickAHRS.cpp:120]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1550 [2/4] (5.70ns)   --->   "%tmp_296 = fmul float %beta_load_4, %s1_2" [MadgwickAHRS.cpp:121]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1551 [2/4] (5.70ns)   --->   "%tmp_298 = fmul float %beta_load_5, %s2_2" [MadgwickAHRS.cpp:122]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1552 [2/4] (5.70ns)   --->   "%tmp_299 = fmul float %beta_load_6, %s3_2" [MadgwickAHRS.cpp:123]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 203> : 5.70ns
ST_203 : Operation 1553 [1/4] (5.70ns)   --->   "%tmp_295 = fmul float %beta_load, %s0_2" [MadgwickAHRS.cpp:120]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1554 [1/4] (5.70ns)   --->   "%tmp_296 = fmul float %beta_load_4, %s1_2" [MadgwickAHRS.cpp:121]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1555 [1/4] (5.70ns)   --->   "%tmp_298 = fmul float %beta_load_5, %s2_2" [MadgwickAHRS.cpp:122]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1556 [1/4] (5.70ns)   --->   "%tmp_299 = fmul float %beta_load_6, %s3_2" [MadgwickAHRS.cpp:123]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 204> : 7.26ns
ST_204 : Operation 1557 [5/5] (7.25ns)   --->   "%qDot1_2 = fsub float %qDot1, %tmp_295" [MadgwickAHRS.cpp:120]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1558 [5/5] (7.25ns)   --->   "%qDot2_2 = fsub float %qDot2, %tmp_296" [MadgwickAHRS.cpp:121]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1559 [5/5] (7.25ns)   --->   "%qDot3_2 = fsub float %qDot3, %tmp_298" [MadgwickAHRS.cpp:122]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1560 [5/5] (7.25ns)   --->   "%qDot4_2 = fsub float %qDot4, %tmp_299" [MadgwickAHRS.cpp:123]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 205> : 7.26ns
ST_205 : Operation 1561 [4/5] (7.25ns)   --->   "%qDot1_2 = fsub float %qDot1, %tmp_295" [MadgwickAHRS.cpp:120]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1562 [4/5] (7.25ns)   --->   "%qDot2_2 = fsub float %qDot2, %tmp_296" [MadgwickAHRS.cpp:121]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1563 [4/5] (7.25ns)   --->   "%qDot3_2 = fsub float %qDot3, %tmp_298" [MadgwickAHRS.cpp:122]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1564 [4/5] (7.25ns)   --->   "%qDot4_2 = fsub float %qDot4, %tmp_299" [MadgwickAHRS.cpp:123]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 206> : 7.26ns
ST_206 : Operation 1565 [3/5] (7.25ns)   --->   "%qDot1_2 = fsub float %qDot1, %tmp_295" [MadgwickAHRS.cpp:120]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1566 [3/5] (7.25ns)   --->   "%qDot2_2 = fsub float %qDot2, %tmp_296" [MadgwickAHRS.cpp:121]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1567 [3/5] (7.25ns)   --->   "%qDot3_2 = fsub float %qDot3, %tmp_298" [MadgwickAHRS.cpp:122]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1568 [3/5] (7.25ns)   --->   "%qDot4_2 = fsub float %qDot4, %tmp_299" [MadgwickAHRS.cpp:123]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 207> : 7.26ns
ST_207 : Operation 1569 [2/5] (7.25ns)   --->   "%qDot1_2 = fsub float %qDot1, %tmp_295" [MadgwickAHRS.cpp:120]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1570 [2/5] (7.25ns)   --->   "%qDot2_2 = fsub float %qDot2, %tmp_296" [MadgwickAHRS.cpp:121]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1571 [2/5] (7.25ns)   --->   "%qDot3_2 = fsub float %qDot3, %tmp_298" [MadgwickAHRS.cpp:122]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1572 [2/5] (7.25ns)   --->   "%qDot4_2 = fsub float %qDot4, %tmp_299" [MadgwickAHRS.cpp:123]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 208> : 7.26ns
ST_208 : Operation 1573 [1/5] (7.25ns)   --->   "%qDot1_2 = fsub float %qDot1, %tmp_295" [MadgwickAHRS.cpp:120]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 1574 [1/5] (7.25ns)   --->   "%qDot2_2 = fsub float %qDot2, %tmp_296" [MadgwickAHRS.cpp:121]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 1575 [1/5] (7.25ns)   --->   "%qDot3_2 = fsub float %qDot3, %tmp_298" [MadgwickAHRS.cpp:122]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 1576 [1/5] (7.25ns)   --->   "%qDot4_2 = fsub float %qDot4, %tmp_299" [MadgwickAHRS.cpp:123]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 209> : 7.47ns
ST_209 : Operation 1577 [1/1] (1.76ns)   --->   "br label %._crit_edge" [MadgwickAHRS.cpp:124]
ST_209 : Operation 1578 [1/1] (0.00ns)   --->   "%qDot = phi float [ %qDot1_2, %3 ], [ %qDot1, %2 ]"
ST_209 : Operation 1579 [1/1] (0.00ns)   --->   "%qDot8 = phi float [ %qDot2_2, %3 ], [ %qDot2, %2 ]"
ST_209 : Operation 1580 [4/4] (5.70ns)   --->   "%tmp_300 = fmul float %qDot, 1.953125e-03" [MadgwickAHRS.cpp:127]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1581 [4/4] (5.70ns)   --->   "%tmp_302 = fmul float %qDot8, 1.953125e-03" [MadgwickAHRS.cpp:128]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 210> : 5.70ns
ST_210 : Operation 1582 [1/1] (0.00ns)   --->   "%qDot9 = phi float [ %qDot3_2, %3 ], [ %qDot3, %2 ]"
ST_210 : Operation 1583 [1/1] (0.00ns)   --->   "%qDot5 = phi float [ %qDot4_2, %3 ], [ %qDot4, %2 ]"
ST_210 : Operation 1584 [3/4] (5.70ns)   --->   "%tmp_300 = fmul float %qDot, 1.953125e-03" [MadgwickAHRS.cpp:127]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1585 [3/4] (5.70ns)   --->   "%tmp_302 = fmul float %qDot8, 1.953125e-03" [MadgwickAHRS.cpp:128]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1586 [4/4] (5.70ns)   --->   "%tmp_304 = fmul float %qDot9, 1.953125e-03" [MadgwickAHRS.cpp:129]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1587 [4/4] (5.70ns)   --->   "%tmp_306 = fmul float %qDot5, 1.953125e-03" [MadgwickAHRS.cpp:130]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 211> : 5.70ns
ST_211 : Operation 1588 [2/4] (5.70ns)   --->   "%tmp_300 = fmul float %qDot, 1.953125e-03" [MadgwickAHRS.cpp:127]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1589 [2/4] (5.70ns)   --->   "%tmp_302 = fmul float %qDot8, 1.953125e-03" [MadgwickAHRS.cpp:128]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1590 [3/4] (5.70ns)   --->   "%tmp_304 = fmul float %qDot9, 1.953125e-03" [MadgwickAHRS.cpp:129]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1591 [3/4] (5.70ns)   --->   "%tmp_306 = fmul float %qDot5, 1.953125e-03" [MadgwickAHRS.cpp:130]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 212> : 5.70ns
ST_212 : Operation 1592 [1/4] (5.70ns)   --->   "%tmp_300 = fmul float %qDot, 1.953125e-03" [MadgwickAHRS.cpp:127]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1593 [1/4] (5.70ns)   --->   "%tmp_302 = fmul float %qDot8, 1.953125e-03" [MadgwickAHRS.cpp:128]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1594 [2/4] (5.70ns)   --->   "%tmp_304 = fmul float %qDot9, 1.953125e-03" [MadgwickAHRS.cpp:129]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1595 [2/4] (5.70ns)   --->   "%tmp_306 = fmul float %qDot5, 1.953125e-03" [MadgwickAHRS.cpp:130]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 213> : 7.26ns
ST_213 : Operation 1596 [1/1] (0.00ns)   --->   "%q0_load_27 = load volatile float* @q0, align 4" [MadgwickAHRS.cpp:127]
ST_213 : Operation 1597 [5/5] (7.25ns)   --->   "%tmp_301 = fadd float %q0_load_27, %tmp_300" [MadgwickAHRS.cpp:127]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1598 [1/1] (0.00ns)   --->   "%q1_load_30 = load volatile float* @q1, align 4" [MadgwickAHRS.cpp:128]
ST_213 : Operation 1599 [5/5] (7.25ns)   --->   "%tmp_303 = fadd float %q1_load_30, %tmp_302" [MadgwickAHRS.cpp:128]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1600 [1/4] (5.70ns)   --->   "%tmp_304 = fmul float %qDot9, 1.953125e-03" [MadgwickAHRS.cpp:129]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1601 [1/4] (5.70ns)   --->   "%tmp_306 = fmul float %qDot5, 1.953125e-03" [MadgwickAHRS.cpp:130]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 214> : 7.26ns
ST_214 : Operation 1602 [4/5] (7.25ns)   --->   "%tmp_301 = fadd float %q0_load_27, %tmp_300" [MadgwickAHRS.cpp:127]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1603 [4/5] (7.25ns)   --->   "%tmp_303 = fadd float %q1_load_30, %tmp_302" [MadgwickAHRS.cpp:128]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1604 [1/1] (0.00ns)   --->   "%q2_load_34 = load volatile float* @q2, align 4" [MadgwickAHRS.cpp:129]
ST_214 : Operation 1605 [5/5] (7.25ns)   --->   "%tmp_305 = fadd float %q2_load_34, %tmp_304" [MadgwickAHRS.cpp:129]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1606 [1/1] (0.00ns)   --->   "%q3_load_32 = load volatile float* @q3, align 4" [MadgwickAHRS.cpp:130]
ST_214 : Operation 1607 [5/5] (7.25ns)   --->   "%tmp_307 = fadd float %q3_load_32, %tmp_306" [MadgwickAHRS.cpp:130]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 215> : 7.26ns
ST_215 : Operation 1608 [3/5] (7.25ns)   --->   "%tmp_301 = fadd float %q0_load_27, %tmp_300" [MadgwickAHRS.cpp:127]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1609 [3/5] (7.25ns)   --->   "%tmp_303 = fadd float %q1_load_30, %tmp_302" [MadgwickAHRS.cpp:128]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1610 [4/5] (7.25ns)   --->   "%tmp_305 = fadd float %q2_load_34, %tmp_304" [MadgwickAHRS.cpp:129]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1611 [4/5] (7.25ns)   --->   "%tmp_307 = fadd float %q3_load_32, %tmp_306" [MadgwickAHRS.cpp:130]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 216> : 7.26ns
ST_216 : Operation 1612 [2/5] (7.25ns)   --->   "%tmp_301 = fadd float %q0_load_27, %tmp_300" [MadgwickAHRS.cpp:127]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1613 [2/5] (7.25ns)   --->   "%tmp_303 = fadd float %q1_load_30, %tmp_302" [MadgwickAHRS.cpp:128]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1614 [3/5] (7.25ns)   --->   "%tmp_305 = fadd float %q2_load_34, %tmp_304" [MadgwickAHRS.cpp:129]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1615 [3/5] (7.25ns)   --->   "%tmp_307 = fadd float %q3_load_32, %tmp_306" [MadgwickAHRS.cpp:130]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 217> : 7.26ns
ST_217 : Operation 1616 [1/5] (7.25ns)   --->   "%tmp_301 = fadd float %q0_load_27, %tmp_300" [MadgwickAHRS.cpp:127]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1617 [1/5] (7.25ns)   --->   "%tmp_303 = fadd float %q1_load_30, %tmp_302" [MadgwickAHRS.cpp:128]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1618 [2/5] (7.25ns)   --->   "%tmp_305 = fadd float %q2_load_34, %tmp_304" [MadgwickAHRS.cpp:129]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1619 [2/5] (7.25ns)   --->   "%tmp_307 = fadd float %q3_load_32, %tmp_306" [MadgwickAHRS.cpp:130]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 218> : 7.26ns
ST_218 : Operation 1620 [1/1] (1.76ns)   --->   "store volatile float %tmp_301, float* @q0, align 4" [MadgwickAHRS.cpp:127]
ST_218 : Operation 1621 [1/1] (1.76ns)   --->   "store volatile float %tmp_303, float* @q1, align 4" [MadgwickAHRS.cpp:128]
ST_218 : Operation 1622 [1/5] (7.25ns)   --->   "%tmp_305 = fadd float %q2_load_34, %tmp_304" [MadgwickAHRS.cpp:129]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1623 [1/5] (7.25ns)   --->   "%tmp_307 = fadd float %q3_load_32, %tmp_306" [MadgwickAHRS.cpp:130]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 219> : 1.77ns
ST_219 : Operation 1624 [1/1] (1.76ns)   --->   "store volatile float %tmp_305, float* @q2, align 4" [MadgwickAHRS.cpp:129]
ST_219 : Operation 1625 [1/1] (1.76ns)   --->   "store volatile float %tmp_307, float* @q3, align 4" [MadgwickAHRS.cpp:130]
ST_219 : Operation 1626 [1/1] (0.00ns)   --->   "%q0_load_28 = load volatile float* @q0, align 4" [MadgwickAHRS.cpp:133]
ST_219 : Operation 1627 [1/1] (0.00ns)   --->   "%q1_load_31 = load volatile float* @q1, align 4" [MadgwickAHRS.cpp:133]

 <State 220> : 5.70ns
ST_220 : Operation 1628 [1/1] (0.00ns)   --->   "%q0_load_29 = load volatile float* @q0, align 4" [MadgwickAHRS.cpp:133]
ST_220 : Operation 1629 [4/4] (5.70ns)   --->   "%tmp_308 = fmul float %q0_load_28, %q0_load_29" [MadgwickAHRS.cpp:133]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 1630 [1/1] (0.00ns)   --->   "%q1_load_32 = load volatile float* @q1, align 4" [MadgwickAHRS.cpp:133]
ST_220 : Operation 1631 [4/4] (5.70ns)   --->   "%tmp_309 = fmul float %q1_load_31, %q1_load_32" [MadgwickAHRS.cpp:133]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 221> : 5.70ns
ST_221 : Operation 1632 [3/4] (5.70ns)   --->   "%tmp_308 = fmul float %q0_load_28, %q0_load_29" [MadgwickAHRS.cpp:133]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1633 [3/4] (5.70ns)   --->   "%tmp_309 = fmul float %q1_load_31, %q1_load_32" [MadgwickAHRS.cpp:133]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 222> : 5.70ns
ST_222 : Operation 1634 [2/4] (5.70ns)   --->   "%tmp_308 = fmul float %q0_load_28, %q0_load_29" [MadgwickAHRS.cpp:133]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 1635 [2/4] (5.70ns)   --->   "%tmp_309 = fmul float %q1_load_31, %q1_load_32" [MadgwickAHRS.cpp:133]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 223> : 5.70ns
ST_223 : Operation 1636 [1/4] (5.70ns)   --->   "%tmp_308 = fmul float %q0_load_28, %q0_load_29" [MadgwickAHRS.cpp:133]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1637 [1/4] (5.70ns)   --->   "%tmp_309 = fmul float %q1_load_31, %q1_load_32" [MadgwickAHRS.cpp:133]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 224> : 7.26ns
ST_224 : Operation 1638 [5/5] (7.25ns)   --->   "%tmp_310 = fadd float %tmp_308, %tmp_309" [MadgwickAHRS.cpp:133]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 1639 [1/1] (0.00ns)   --->   "%q2_load_35 = load volatile float* @q2, align 4" [MadgwickAHRS.cpp:133]

 <State 225> : 7.26ns
ST_225 : Operation 1640 [4/5] (7.25ns)   --->   "%tmp_310 = fadd float %tmp_308, %tmp_309" [MadgwickAHRS.cpp:133]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1641 [1/1] (0.00ns)   --->   "%q2_load_36 = load volatile float* @q2, align 4" [MadgwickAHRS.cpp:133]
ST_225 : Operation 1642 [4/4] (5.70ns)   --->   "%tmp_311 = fmul float %q2_load_35, %q2_load_36" [MadgwickAHRS.cpp:133]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 226> : 7.26ns
ST_226 : Operation 1643 [3/5] (7.25ns)   --->   "%tmp_310 = fadd float %tmp_308, %tmp_309" [MadgwickAHRS.cpp:133]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1644 [3/4] (5.70ns)   --->   "%tmp_311 = fmul float %q2_load_35, %q2_load_36" [MadgwickAHRS.cpp:133]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 227> : 7.26ns
ST_227 : Operation 1645 [2/5] (7.25ns)   --->   "%tmp_310 = fadd float %tmp_308, %tmp_309" [MadgwickAHRS.cpp:133]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1646 [2/4] (5.70ns)   --->   "%tmp_311 = fmul float %q2_load_35, %q2_load_36" [MadgwickAHRS.cpp:133]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 228> : 7.26ns
ST_228 : Operation 1647 [1/5] (7.25ns)   --->   "%tmp_310 = fadd float %tmp_308, %tmp_309" [MadgwickAHRS.cpp:133]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 1648 [1/4] (5.70ns)   --->   "%tmp_311 = fmul float %q2_load_35, %q2_load_36" [MadgwickAHRS.cpp:133]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 229> : 7.26ns
ST_229 : Operation 1649 [5/5] (7.25ns)   --->   "%tmp_312 = fadd float %tmp_310, %tmp_311" [MadgwickAHRS.cpp:133]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1650 [1/1] (0.00ns)   --->   "%q3_load_33 = load volatile float* @q3, align 4" [MadgwickAHRS.cpp:133]

 <State 230> : 7.26ns
ST_230 : Operation 1651 [4/5] (7.25ns)   --->   "%tmp_312 = fadd float %tmp_310, %tmp_311" [MadgwickAHRS.cpp:133]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 1652 [1/1] (0.00ns)   --->   "%q3_load_34 = load volatile float* @q3, align 4" [MadgwickAHRS.cpp:133]
ST_230 : Operation 1653 [4/4] (5.70ns)   --->   "%tmp_313 = fmul float %q3_load_33, %q3_load_34" [MadgwickAHRS.cpp:133]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 231> : 7.26ns
ST_231 : Operation 1654 [3/5] (7.25ns)   --->   "%tmp_312 = fadd float %tmp_310, %tmp_311" [MadgwickAHRS.cpp:133]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 1655 [3/4] (5.70ns)   --->   "%tmp_313 = fmul float %q3_load_33, %q3_load_34" [MadgwickAHRS.cpp:133]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 232> : 7.26ns
ST_232 : Operation 1656 [2/5] (7.25ns)   --->   "%tmp_312 = fadd float %tmp_310, %tmp_311" [MadgwickAHRS.cpp:133]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1657 [2/4] (5.70ns)   --->   "%tmp_313 = fmul float %q3_load_33, %q3_load_34" [MadgwickAHRS.cpp:133]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 233> : 7.26ns
ST_233 : Operation 1658 [1/5] (7.25ns)   --->   "%tmp_312 = fadd float %tmp_310, %tmp_311" [MadgwickAHRS.cpp:133]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 1659 [1/4] (5.70ns)   --->   "%tmp_313 = fmul float %q3_load_33, %q3_load_34" [MadgwickAHRS.cpp:133]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 234> : 7.26ns
ST_234 : Operation 1660 [5/5] (7.25ns)   --->   "%x_assign_5 = fadd float %tmp_312, %tmp_313" [MadgwickAHRS.cpp:133]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 235> : 7.26ns
ST_235 : Operation 1661 [4/5] (7.25ns)   --->   "%x_assign_5 = fadd float %tmp_312, %tmp_313" [MadgwickAHRS.cpp:133]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 236> : 7.26ns
ST_236 : Operation 1662 [3/5] (7.25ns)   --->   "%x_assign_5 = fadd float %tmp_312, %tmp_313" [MadgwickAHRS.cpp:133]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 237> : 7.26ns
ST_237 : Operation 1663 [2/5] (7.25ns)   --->   "%x_assign_5 = fadd float %tmp_312, %tmp_313" [MadgwickAHRS.cpp:133]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 238> : 7.26ns
ST_238 : Operation 1664 [1/5] (7.25ns)   --->   "%x_assign_5 = fadd float %tmp_312, %tmp_313" [MadgwickAHRS.cpp:133]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 239> : 5.70ns
ST_239 : Operation 1665 [4/4] (5.70ns)   --->   "%halfx_5 = fmul float %x_assign_5, 5.000000e-01" [MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:133]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 1666 [1/1] (0.00ns)   --->   "%y_11 = bitcast float %x_assign_5 to i32" [MadgwickAHRS.cpp:217->MadgwickAHRS.cpp:133]
ST_239 : Operation 1667 [1/1] (0.00ns)   --->   "%tmp_i4 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %y_11, i32 1, i32 31)" [MadgwickAHRS.cpp:220->MadgwickAHRS.cpp:133]

 <State 240> : 5.70ns
ST_240 : Operation 1668 [3/4] (5.70ns)   --->   "%halfx_5 = fmul float %x_assign_5, 5.000000e-01" [MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:133]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 241> : 5.70ns
ST_241 : Operation 1669 [2/4] (5.70ns)   --->   "%halfx_5 = fmul float %x_assign_5, 5.000000e-01" [MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:133]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 242> : 5.70ns
ST_242 : Operation 1670 [1/4] (5.70ns)   --->   "%halfx_5 = fmul float %x_assign_5, 5.000000e-01" [MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:133]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 243> : 8.25ns
ST_243 : Operation 1671 [1/1] (0.00ns)   --->   "%tmp_344 = zext i31 %tmp_i4 to i32" [MadgwickAHRS.cpp:220->MadgwickAHRS.cpp:133]
ST_243 : Operation 1672 [1/1] (2.55ns)   --->   "%y_12 = sub i32 1597463007, %tmp_344" [MadgwickAHRS.cpp:220->MadgwickAHRS.cpp:133]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 1673 [1/1] (0.00ns)   --->   "%tmp_1_i3 = bitcast i32 %y_12 to float" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:133]
ST_243 : Operation 1674 [4/4] (5.70ns)   --->   "%tmp_2_i3 = fmul float %halfx_5, %tmp_1_i3" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:133]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 244> : 5.70ns
ST_244 : Operation 1675 [3/4] (5.70ns)   --->   "%tmp_2_i3 = fmul float %halfx_5, %tmp_1_i3" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:133]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 245> : 5.70ns
ST_245 : Operation 1676 [2/4] (5.70ns)   --->   "%tmp_2_i3 = fmul float %halfx_5, %tmp_1_i3" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:133]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 246> : 5.70ns
ST_246 : Operation 1677 [1/4] (5.70ns)   --->   "%tmp_2_i3 = fmul float %halfx_5, %tmp_1_i3" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:133]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 247> : 5.70ns
ST_247 : Operation 1678 [4/4] (5.70ns)   --->   "%tmp_3_i3 = fmul float %tmp_2_i3, %tmp_1_i3" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:133]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 248> : 5.70ns
ST_248 : Operation 1679 [3/4] (5.70ns)   --->   "%tmp_3_i3 = fmul float %tmp_2_i3, %tmp_1_i3" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:133]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 249> : 5.70ns
ST_249 : Operation 1680 [2/4] (5.70ns)   --->   "%tmp_3_i3 = fmul float %tmp_2_i3, %tmp_1_i3" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:133]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 250> : 5.70ns
ST_250 : Operation 1681 [1/4] (5.70ns)   --->   "%tmp_3_i3 = fmul float %tmp_2_i3, %tmp_1_i3" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:133]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 251> : 7.26ns
ST_251 : Operation 1682 [5/5] (7.25ns)   --->   "%tmp_4_i3 = fsub float 1.500000e+00, %tmp_3_i3" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:133]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 252> : 7.26ns
ST_252 : Operation 1683 [4/5] (7.25ns)   --->   "%tmp_4_i3 = fsub float 1.500000e+00, %tmp_3_i3" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:133]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 253> : 7.26ns
ST_253 : Operation 1684 [3/5] (7.25ns)   --->   "%tmp_4_i3 = fsub float 1.500000e+00, %tmp_3_i3" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:133]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 254> : 7.26ns
ST_254 : Operation 1685 [2/5] (7.25ns)   --->   "%tmp_4_i3 = fsub float 1.500000e+00, %tmp_3_i3" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:133]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 255> : 7.26ns
ST_255 : Operation 1686 [1/5] (7.25ns)   --->   "%tmp_4_i3 = fsub float 1.500000e+00, %tmp_3_i3" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:133]   --->   Core 97 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 256> : 5.70ns
ST_256 : Operation 1687 [4/4] (5.70ns)   --->   "%recipNorm_5 = fmul float %tmp_1_i3, %tmp_4_i3" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:133]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 257> : 5.70ns
ST_257 : Operation 1688 [3/4] (5.70ns)   --->   "%recipNorm_5 = fmul float %tmp_1_i3, %tmp_4_i3" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:133]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 258> : 5.70ns
ST_258 : Operation 1689 [2/4] (5.70ns)   --->   "%recipNorm_5 = fmul float %tmp_1_i3, %tmp_4_i3" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:133]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 259> : 5.70ns
ST_259 : Operation 1690 [1/4] (5.70ns)   --->   "%recipNorm_5 = fmul float %tmp_1_i3, %tmp_4_i3" [MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:133]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 260> : 5.70ns
ST_260 : Operation 1691 [1/1] (0.00ns)   --->   "%q0_load_30 = load volatile float* @q0, align 4" [MadgwickAHRS.cpp:134]
ST_260 : Operation 1692 [4/4] (5.70ns)   --->   "%tmp_314 = fmul float %q0_load_30, %recipNorm_5" [MadgwickAHRS.cpp:134]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 1693 [1/1] (0.00ns)   --->   "%q1_load_33 = load volatile float* @q1, align 4" [MadgwickAHRS.cpp:135]
ST_260 : Operation 1694 [4/4] (5.70ns)   --->   "%tmp_315 = fmul float %q1_load_33, %recipNorm_5" [MadgwickAHRS.cpp:135]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 1695 [1/1] (0.00ns)   --->   "%q2_load_37 = load volatile float* @q2, align 4" [MadgwickAHRS.cpp:136]
ST_260 : Operation 1696 [4/4] (5.70ns)   --->   "%tmp_317 = fmul float %q2_load_37, %recipNorm_5" [MadgwickAHRS.cpp:136]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 1697 [1/1] (0.00ns)   --->   "%q3_load_35 = load volatile float* @q3, align 4" [MadgwickAHRS.cpp:137]
ST_260 : Operation 1698 [4/4] (5.70ns)   --->   "%tmp_318 = fmul float %q3_load_35, %recipNorm_5" [MadgwickAHRS.cpp:137]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 261> : 5.70ns
ST_261 : Operation 1699 [3/4] (5.70ns)   --->   "%tmp_314 = fmul float %q0_load_30, %recipNorm_5" [MadgwickAHRS.cpp:134]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 1700 [3/4] (5.70ns)   --->   "%tmp_315 = fmul float %q1_load_33, %recipNorm_5" [MadgwickAHRS.cpp:135]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 1701 [3/4] (5.70ns)   --->   "%tmp_317 = fmul float %q2_load_37, %recipNorm_5" [MadgwickAHRS.cpp:136]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 1702 [3/4] (5.70ns)   --->   "%tmp_318 = fmul float %q3_load_35, %recipNorm_5" [MadgwickAHRS.cpp:137]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 262> : 5.70ns
ST_262 : Operation 1703 [2/4] (5.70ns)   --->   "%tmp_314 = fmul float %q0_load_30, %recipNorm_5" [MadgwickAHRS.cpp:134]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 1704 [2/4] (5.70ns)   --->   "%tmp_315 = fmul float %q1_load_33, %recipNorm_5" [MadgwickAHRS.cpp:135]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 1705 [2/4] (5.70ns)   --->   "%tmp_317 = fmul float %q2_load_37, %recipNorm_5" [MadgwickAHRS.cpp:136]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 1706 [2/4] (5.70ns)   --->   "%tmp_318 = fmul float %q3_load_35, %recipNorm_5" [MadgwickAHRS.cpp:137]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 263> : 7.47ns
ST_263 : Operation 1707 [1/4] (5.70ns)   --->   "%tmp_314 = fmul float %q0_load_30, %recipNorm_5" [MadgwickAHRS.cpp:134]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 1708 [1/1] (1.76ns)   --->   "store volatile float %tmp_314, float* @q0, align 4" [MadgwickAHRS.cpp:134]
ST_263 : Operation 1709 [1/4] (5.70ns)   --->   "%tmp_315 = fmul float %q1_load_33, %recipNorm_5" [MadgwickAHRS.cpp:135]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 1710 [1/1] (1.76ns)   --->   "store volatile float %tmp_315, float* @q1, align 4" [MadgwickAHRS.cpp:135]
ST_263 : Operation 1711 [1/4] (5.70ns)   --->   "%tmp_317 = fmul float %q2_load_37, %recipNorm_5" [MadgwickAHRS.cpp:136]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 1712 [1/1] (1.76ns)   --->   "store volatile float %tmp_317, float* @q2, align 4" [MadgwickAHRS.cpp:136]
ST_263 : Operation 1713 [1/4] (5.70ns)   --->   "%tmp_318 = fmul float %q3_load_35, %recipNorm_5" [MadgwickAHRS.cpp:137]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 1714 [1/1] (1.76ns)   --->   "store volatile float %tmp_318, float* @q3, align 4" [MadgwickAHRS.cpp:137]
ST_263 : Operation 1715 [1/1] (0.00ns)   --->   "br label %4" [MadgwickAHRS.cpp:138]
ST_263 : Operation 1716 [1/1] (0.00ns)   --->   "ret void" [MadgwickAHRS.cpp:138]

 <State 264> : 0.00ns
ST_264 : Operation 1717 [1/2] (0.00ns)   --->   "call fastcc void @MadgwickAHRSupdateIM(float %gx_read, float %gy_read, float %gz_read, float %ax_read, float %ay_read, float %az_read)" [MadgwickAHRS.cpp:53]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_264 : Operation 1718 [1/1] (0.00ns)   --->   "br label %4" [MadgwickAHRS.cpp:54]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.65ns
The critical path consists of the following:
	wire read on port 'mz' [25]  (0 ns)
	'fcmp' operation ('tmp_324', MadgwickAHRS.cpp:52) [56]  (6.79 ns)
	'and' operation ('tmp_325', MadgwickAHRS.cpp:52) [57]  (0 ns)
	'and' operation ('tmp1', MadgwickAHRS.cpp:52) [58]  (0.931 ns)
	'and' operation ('or_cond1', MadgwickAHRS.cpp:52) [59]  (0.931 ns)

 <State 2>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_99', MadgwickAHRS.cpp:58) [66]  (5.7 ns)

 <State 3>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_99', MadgwickAHRS.cpp:58) [66]  (5.7 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_99', MadgwickAHRS.cpp:58) [66]  (5.7 ns)

 <State 5>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_101', MadgwickAHRS.cpp:58) [69]  (7.26 ns)

 <State 6>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_101', MadgwickAHRS.cpp:58) [69]  (7.26 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_101', MadgwickAHRS.cpp:58) [69]  (7.26 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_101', MadgwickAHRS.cpp:58) [69]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_101', MadgwickAHRS.cpp:58) [69]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_103', MadgwickAHRS.cpp:58) [72]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_103', MadgwickAHRS.cpp:58) [72]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_103', MadgwickAHRS.cpp:58) [72]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_103', MadgwickAHRS.cpp:58) [72]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_103', MadgwickAHRS.cpp:58) [72]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_108', MadgwickAHRS.cpp:59) [81]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_113', MadgwickAHRS.cpp:60) [90]  (7.26 ns)

 <State 17>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('qDot1', MadgwickAHRS.cpp:58) [73]  (5.7 ns)

 <State 18>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('qDot1', MadgwickAHRS.cpp:58) [73]  (5.7 ns)

 <State 19>: 6.79ns
The critical path consists of the following:
	'fcmp' operation ('tmp_329', MadgwickAHRS.cpp:64) [107]  (6.79 ns)

 <State 20>: 7.47ns
The critical path consists of the following:
	'fmul' operation ('qDot1', MadgwickAHRS.cpp:58) [73]  (5.7 ns)
	multiplexor before 'phi' operation ('qDot1') with incoming values : ('qDot1', MadgwickAHRS.cpp:58) ('qDot1', MadgwickAHRS.cpp:120) [463]  (1.77 ns)

 <State 21>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_126', MadgwickAHRS.cpp:73) [147]  (5.7 ns)

 <State 22>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_126', MadgwickAHRS.cpp:73) [147]  (5.7 ns)

 <State 23>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_126', MadgwickAHRS.cpp:73) [147]  (5.7 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_129', MadgwickAHRS.cpp:73) [149]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_129', MadgwickAHRS.cpp:73) [149]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_129', MadgwickAHRS.cpp:73) [149]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_129', MadgwickAHRS.cpp:73) [149]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_129', MadgwickAHRS.cpp:73) [149]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', MadgwickAHRS.cpp:73) [151]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', MadgwickAHRS.cpp:73) [151]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', MadgwickAHRS.cpp:73) [151]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', MadgwickAHRS.cpp:73) [151]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', MadgwickAHRS.cpp:73) [151]  (7.26 ns)

 <State 34>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('halfx', MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:73) [152]  (5.7 ns)

 <State 35>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('halfx', MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:73) [152]  (5.7 ns)

 <State 36>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('halfx', MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:73) [152]  (5.7 ns)

 <State 37>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_119', MadgwickAHRS.cpp:67) [129]  (5.7 ns)

 <State 38>: 8.25ns
The critical path consists of the following:
	'sub' operation ('y', MadgwickAHRS.cpp:220->MadgwickAHRS.cpp:73) [156]  (2.55 ns)
	'fmul' operation ('tmp_2_i6', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:73) [158]  (5.7 ns)

 <State 39>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_119', MadgwickAHRS.cpp:67) [129]  (5.7 ns)

 <State 40>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_119', MadgwickAHRS.cpp:67) [129]  (5.7 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_124', MadgwickAHRS.cpp:67) [131]  (7.26 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_124', MadgwickAHRS.cpp:67) [131]  (7.26 ns)

 <State 43>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_124', MadgwickAHRS.cpp:67) [131]  (7.26 ns)

 <State 44>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_124', MadgwickAHRS.cpp:67) [131]  (7.26 ns)

 <State 45>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_124', MadgwickAHRS.cpp:67) [131]  (7.26 ns)

 <State 46>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', MadgwickAHRS.cpp:67) [133]  (7.26 ns)

 <State 47>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', MadgwickAHRS.cpp:67) [133]  (7.26 ns)

 <State 48>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', MadgwickAHRS.cpp:67) [133]  (7.26 ns)

 <State 49>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', MadgwickAHRS.cpp:67) [133]  (7.26 ns)

 <State 50>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', MadgwickAHRS.cpp:67) [133]  (7.26 ns)

 <State 51>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('halfx', MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:67) [134]  (5.7 ns)

 <State 52>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('halfx', MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:67) [134]  (5.7 ns)

 <State 53>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('halfx', MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:67) [134]  (5.7 ns)

 <State 54>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('halfx', MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:67) [134]  (5.7 ns)

 <State 55>: 8.25ns
The critical path consists of the following:
	'sub' operation ('y', MadgwickAHRS.cpp:220->MadgwickAHRS.cpp:67) [138]  (2.55 ns)
	'fmul' operation ('tmp_2_i', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:67) [140]  (5.7 ns)

 <State 56>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_i', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:67) [140]  (5.7 ns)

 <State 57>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_i', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:67) [140]  (5.7 ns)

 <State 58>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_i', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:67) [140]  (5.7 ns)

 <State 59>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_3_i', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:67) [141]  (5.7 ns)

 <State 60>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_3_i', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:67) [141]  (5.7 ns)

 <State 61>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_3_i', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:67) [141]  (5.7 ns)

 <State 62>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_3_i', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:67) [141]  (5.7 ns)

 <State 63>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:67) [142]  (7.26 ns)

 <State 64>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:67) [142]  (7.26 ns)

 <State 65>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:67) [142]  (7.26 ns)

 <State 66>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:67) [142]  (7.26 ns)

 <State 67>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:67) [142]  (7.26 ns)

 <State 68>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_140', MadgwickAHRS.cpp:101) [226]  (7.26 ns)

 <State 69>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_140', MadgwickAHRS.cpp:101) [226]  (7.26 ns)

 <State 70>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_140', MadgwickAHRS.cpp:101) [226]  (7.26 ns)

 <State 71>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_140', MadgwickAHRS.cpp:101) [226]  (7.26 ns)

 <State 72>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_142', MadgwickAHRS.cpp:101) [229]  (7.26 ns)

 <State 73>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_142', MadgwickAHRS.cpp:101) [229]  (7.26 ns)

 <State 74>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_142', MadgwickAHRS.cpp:101) [229]  (7.26 ns)

 <State 75>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_142', MadgwickAHRS.cpp:101) [229]  (7.26 ns)

 <State 76>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_142', MadgwickAHRS.cpp:101) [229]  (7.26 ns)

 <State 77>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_144', MadgwickAHRS.cpp:101) [231]  (7.26 ns)

 <State 78>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_144', MadgwickAHRS.cpp:101) [231]  (7.26 ns)

 <State 79>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_144', MadgwickAHRS.cpp:101) [231]  (7.26 ns)

 <State 80>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_144', MadgwickAHRS.cpp:101) [231]  (7.26 ns)

 <State 81>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_144', MadgwickAHRS.cpp:101) [231]  (7.26 ns)

 <State 82>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_147', MadgwickAHRS.cpp:101) [235]  (7.26 ns)

 <State 83>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_147', MadgwickAHRS.cpp:101) [235]  (7.26 ns)

 <State 84>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_147', MadgwickAHRS.cpp:101) [235]  (7.26 ns)

 <State 85>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_147', MadgwickAHRS.cpp:101) [235]  (7.26 ns)

 <State 86>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_147', MadgwickAHRS.cpp:101) [235]  (7.26 ns)

 <State 87>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_150', MadgwickAHRS.cpp:101) [239]  (7.26 ns)

 <State 88>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_150', MadgwickAHRS.cpp:101) [239]  (7.26 ns)

 <State 89>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_150', MadgwickAHRS.cpp:101) [239]  (7.26 ns)

 <State 90>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_150', MadgwickAHRS.cpp:101) [239]  (7.26 ns)

 <State 91>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_150', MadgwickAHRS.cpp:101) [239]  (7.26 ns)

 <State 92>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_152', MadgwickAHRS.cpp:101) [241]  (7.26 ns)

 <State 93>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_152', MadgwickAHRS.cpp:101) [241]  (7.26 ns)

 <State 94>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_152', MadgwickAHRS.cpp:101) [241]  (7.26 ns)

 <State 95>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_152', MadgwickAHRS.cpp:101) [241]  (7.26 ns)

 <State 96>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_152', MadgwickAHRS.cpp:101) [241]  (7.26 ns)

 <State 97>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('hx', MadgwickAHRS.cpp:101) [243]  (7.26 ns)

 <State 98>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('hx', MadgwickAHRS.cpp:101) [243]  (7.26 ns)

 <State 99>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('hx', MadgwickAHRS.cpp:101) [243]  (7.26 ns)

 <State 100>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('hx', MadgwickAHRS.cpp:101) [243]  (7.26 ns)

 <State 101>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('hx', MadgwickAHRS.cpp:101) [243]  (7.26 ns)

 <State 102>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_186', MadgwickAHRS.cpp:104) [288]  (7.26 ns)

 <State 103>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_186', MadgwickAHRS.cpp:104) [288]  (7.26 ns)

 <State 104>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_186', MadgwickAHRS.cpp:104) [288]  (7.26 ns)

 <State 105>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('_2bz', MadgwickAHRS.cpp:104) [290]  (7.26 ns)

 <State 106>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_171', MadgwickAHRS.cpp:103) [266]  (7.26 ns)

 <State 107>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_171', MadgwickAHRS.cpp:103) [266]  (7.26 ns)

 <State 108>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_171', MadgwickAHRS.cpp:103) [266]  (7.26 ns)

 <State 109>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_171', MadgwickAHRS.cpp:103) [266]  (7.26 ns)

 <State 110>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_171', MadgwickAHRS.cpp:103) [266]  (7.26 ns)

 <State 111>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('_2bx', MadgwickAHRS.cpp:103) [267]  (8.13 ns)

 <State 112>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('_2bx', MadgwickAHRS.cpp:103) [267]  (8.13 ns)

 <State 113>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('_2bx', MadgwickAHRS.cpp:103) [267]  (8.13 ns)

 <State 114>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('_2bx', MadgwickAHRS.cpp:103) [267]  (8.13 ns)

 <State 115>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('_2bx', MadgwickAHRS.cpp:103) [267]  (8.13 ns)

 <State 116>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('_2bx', MadgwickAHRS.cpp:103) [267]  (8.13 ns)

 <State 117>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('_2bx', MadgwickAHRS.cpp:103) [267]  (8.13 ns)

 <State 118>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('_2bx', MadgwickAHRS.cpp:103) [267]  (8.13 ns)

 <State 119>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('_2bx', MadgwickAHRS.cpp:103) [267]  (8.13 ns)

 <State 120>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('_2bx', MadgwickAHRS.cpp:103) [267]  (8.13 ns)

 <State 121>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('_2bx', MadgwickAHRS.cpp:103) [267]  (8.13 ns)

 <State 122>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('_2bx', MadgwickAHRS.cpp:103) [267]  (8.13 ns)

 <State 123>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_201', MadgwickAHRS.cpp:109) [309]  (5.7 ns)

 <State 124>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_201', MadgwickAHRS.cpp:109) [309]  (5.7 ns)

 <State 125>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('_4bx', MadgwickAHRS.cpp:105) [291]  (5.7 ns)

 <State 126>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('_4bx', MadgwickAHRS.cpp:105) [291]  (5.7 ns)

 <State 127>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_204', MadgwickAHRS.cpp:109) [312]  (7.26 ns)

 <State 128>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_204', MadgwickAHRS.cpp:109) [312]  (7.26 ns)

 <State 129>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_204', MadgwickAHRS.cpp:109) [312]  (7.26 ns)

 <State 130>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_204', MadgwickAHRS.cpp:109) [312]  (7.26 ns)

 <State 131>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_204', MadgwickAHRS.cpp:109) [312]  (7.26 ns)

 <State 132>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_205', MadgwickAHRS.cpp:109) [313]  (7.26 ns)

 <State 133>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_205', MadgwickAHRS.cpp:109) [313]  (7.26 ns)

 <State 134>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_205', MadgwickAHRS.cpp:109) [313]  (7.26 ns)

 <State 135>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_205', MadgwickAHRS.cpp:109) [313]  (7.26 ns)

 <State 136>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_205', MadgwickAHRS.cpp:109) [313]  (7.26 ns)

 <State 137>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_211', MadgwickAHRS.cpp:109) [323]  (7.26 ns)

 <State 138>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_211', MadgwickAHRS.cpp:109) [323]  (7.26 ns)

 <State 139>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_211', MadgwickAHRS.cpp:109) [323]  (7.26 ns)

 <State 140>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_239', MadgwickAHRS.cpp:110) [354]  (7.26 ns)

 <State 141>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_207', MadgwickAHRS.cpp:109) [315]  (7.26 ns)

 <State 142>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_207', MadgwickAHRS.cpp:109) [315]  (7.26 ns)

 <State 143>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_207', MadgwickAHRS.cpp:109) [315]  (7.26 ns)

 <State 144>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_207', MadgwickAHRS.cpp:109) [315]  (7.26 ns)

 <State 145>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_207', MadgwickAHRS.cpp:109) [315]  (7.26 ns)

 <State 146>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_219', MadgwickAHRS.cpp:109) [331]  (7.26 ns)

 <State 147>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_219', MadgwickAHRS.cpp:109) [331]  (7.26 ns)

 <State 148>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_219', MadgwickAHRS.cpp:109) [331]  (7.26 ns)

 <State 149>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_219', MadgwickAHRS.cpp:109) [331]  (7.26 ns)

 <State 150>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_219', MadgwickAHRS.cpp:109) [331]  (7.26 ns)

 <State 151>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('s0', MadgwickAHRS.cpp:109) [342]  (7.26 ns)

 <State 152>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('s0', MadgwickAHRS.cpp:109) [342]  (7.26 ns)

 <State 153>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('s0', MadgwickAHRS.cpp:109) [342]  (7.26 ns)

 <State 154>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('s0', MadgwickAHRS.cpp:109) [342]  (7.26 ns)

 <State 155>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('s0', MadgwickAHRS.cpp:109) [342]  (7.26 ns)

 <State 156>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('s2', MadgwickAHRS.cpp:111) [406]  (7.26 ns)

 <State 157>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('s3', MadgwickAHRS.cpp:112) [427]  (7.26 ns)

 <State 158>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('s3', MadgwickAHRS.cpp:112) [427]  (7.26 ns)

 <State 159>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('s3', MadgwickAHRS.cpp:112) [427]  (7.26 ns)

 <State 160>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_291', MadgwickAHRS.cpp:113) [430]  (7.26 ns)

 <State 161>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_291', MadgwickAHRS.cpp:113) [430]  (7.26 ns)

 <State 162>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_291', MadgwickAHRS.cpp:113) [430]  (7.26 ns)

 <State 163>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_291', MadgwickAHRS.cpp:113) [430]  (7.26 ns)

 <State 164>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_291', MadgwickAHRS.cpp:113) [430]  (7.26 ns)

 <State 165>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_293', MadgwickAHRS.cpp:113) [432]  (7.26 ns)

 <State 166>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_293', MadgwickAHRS.cpp:113) [432]  (7.26 ns)

 <State 167>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_293', MadgwickAHRS.cpp:113) [432]  (7.26 ns)

 <State 168>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_293', MadgwickAHRS.cpp:113) [432]  (7.26 ns)

 <State 169>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_293', MadgwickAHRS.cpp:113) [432]  (7.26 ns)

 <State 170>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', MadgwickAHRS.cpp:113) [434]  (7.26 ns)

 <State 171>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', MadgwickAHRS.cpp:113) [434]  (7.26 ns)

 <State 172>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', MadgwickAHRS.cpp:113) [434]  (7.26 ns)

 <State 173>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', MadgwickAHRS.cpp:113) [434]  (7.26 ns)

 <State 174>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', MadgwickAHRS.cpp:113) [434]  (7.26 ns)

 <State 175>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('halfx', MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:113) [435]  (5.7 ns)

 <State 176>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('halfx', MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:113) [435]  (5.7 ns)

 <State 177>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('halfx', MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:113) [435]  (5.7 ns)

 <State 178>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('halfx', MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:113) [435]  (5.7 ns)

 <State 179>: 8.25ns
The critical path consists of the following:
	'sub' operation ('y', MadgwickAHRS.cpp:220->MadgwickAHRS.cpp:113) [439]  (2.55 ns)
	'fmul' operation ('tmp_2_i2', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:113) [441]  (5.7 ns)

 <State 180>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_i2', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:113) [441]  (5.7 ns)

 <State 181>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_i2', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:113) [441]  (5.7 ns)

 <State 182>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_i2', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:113) [441]  (5.7 ns)

 <State 183>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_3_i2', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:113) [442]  (5.7 ns)

 <State 184>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_3_i2', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:113) [442]  (5.7 ns)

 <State 185>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_3_i2', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:113) [442]  (5.7 ns)

 <State 186>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_3_i2', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:113) [442]  (5.7 ns)

 <State 187>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i2', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:113) [443]  (7.26 ns)

 <State 188>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i2', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:113) [443]  (7.26 ns)

 <State 189>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i2', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:113) [443]  (7.26 ns)

 <State 190>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i2', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:113) [443]  (7.26 ns)

 <State 191>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i2', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:113) [443]  (7.26 ns)

 <State 192>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('recipNorm', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:113) [444]  (5.7 ns)

 <State 193>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('recipNorm', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:113) [444]  (5.7 ns)

 <State 194>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('recipNorm', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:113) [444]  (5.7 ns)

 <State 195>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('recipNorm', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:113) [444]  (5.7 ns)

 <State 196>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('s0', MadgwickAHRS.cpp:114) [445]  (5.7 ns)

 <State 197>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('s0', MadgwickAHRS.cpp:114) [445]  (5.7 ns)

 <State 198>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('s0', MadgwickAHRS.cpp:114) [445]  (5.7 ns)

 <State 199>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('s0', MadgwickAHRS.cpp:114) [445]  (5.7 ns)

 <State 200>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_295', MadgwickAHRS.cpp:120) [450]  (5.7 ns)

 <State 201>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_295', MadgwickAHRS.cpp:120) [450]  (5.7 ns)

 <State 202>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_295', MadgwickAHRS.cpp:120) [450]  (5.7 ns)

 <State 203>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_295', MadgwickAHRS.cpp:120) [450]  (5.7 ns)

 <State 204>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('qDot1', MadgwickAHRS.cpp:120) [451]  (7.26 ns)

 <State 205>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('qDot1', MadgwickAHRS.cpp:120) [451]  (7.26 ns)

 <State 206>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('qDot1', MadgwickAHRS.cpp:120) [451]  (7.26 ns)

 <State 207>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('qDot1', MadgwickAHRS.cpp:120) [451]  (7.26 ns)

 <State 208>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('qDot1', MadgwickAHRS.cpp:120) [451]  (7.26 ns)

 <State 209>: 7.47ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('qDot1') with incoming values : ('qDot1', MadgwickAHRS.cpp:58) ('qDot1', MadgwickAHRS.cpp:120) [463]  (1.77 ns)
	'phi' operation ('qDot1') with incoming values : ('qDot1', MadgwickAHRS.cpp:58) ('qDot1', MadgwickAHRS.cpp:120) [463]  (0 ns)
	'fmul' operation ('tmp_300', MadgwickAHRS.cpp:127) [467]  (5.7 ns)

 <State 210>: 5.7ns
The critical path consists of the following:
	'phi' operation ('qDot3') with incoming values : ('qDot3', MadgwickAHRS.cpp:60) ('qDot3', MadgwickAHRS.cpp:122) [465]  (0 ns)
	'fmul' operation ('tmp_304', MadgwickAHRS.cpp:129) [475]  (5.7 ns)

 <State 211>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_300', MadgwickAHRS.cpp:127) [467]  (5.7 ns)

 <State 212>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_300', MadgwickAHRS.cpp:127) [467]  (5.7 ns)

 <State 213>: 7.26ns
The critical path consists of the following:
	'load' operation ('q0_load_27', MadgwickAHRS.cpp:127) on global variable 'q0' [468]  (0 ns)
	'fadd' operation ('tmp_301', MadgwickAHRS.cpp:127) [469]  (7.26 ns)

 <State 214>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_301', MadgwickAHRS.cpp:127) [469]  (7.26 ns)

 <State 215>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_301', MadgwickAHRS.cpp:127) [469]  (7.26 ns)

 <State 216>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_301', MadgwickAHRS.cpp:127) [469]  (7.26 ns)

 <State 217>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_301', MadgwickAHRS.cpp:127) [469]  (7.26 ns)

 <State 218>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_305', MadgwickAHRS.cpp:129) [477]  (7.26 ns)

 <State 219>: 1.77ns
The critical path consists of the following:
	'store' operation (MadgwickAHRS.cpp:129) of variable 'tmp_305', MadgwickAHRS.cpp:129 on global variable 'q2' [478]  (1.77 ns)

 <State 220>: 5.7ns
The critical path consists of the following:
	'load' operation ('q0_load_29', MadgwickAHRS.cpp:133) on global variable 'q0' [484]  (0 ns)
	'fmul' operation ('tmp_308', MadgwickAHRS.cpp:133) [485]  (5.7 ns)

 <State 221>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_308', MadgwickAHRS.cpp:133) [485]  (5.7 ns)

 <State 222>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_308', MadgwickAHRS.cpp:133) [485]  (5.7 ns)

 <State 223>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_308', MadgwickAHRS.cpp:133) [485]  (5.7 ns)

 <State 224>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_310', MadgwickAHRS.cpp:133) [489]  (7.26 ns)

 <State 225>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_310', MadgwickAHRS.cpp:133) [489]  (7.26 ns)

 <State 226>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_310', MadgwickAHRS.cpp:133) [489]  (7.26 ns)

 <State 227>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_310', MadgwickAHRS.cpp:133) [489]  (7.26 ns)

 <State 228>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_310', MadgwickAHRS.cpp:133) [489]  (7.26 ns)

 <State 229>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_312', MadgwickAHRS.cpp:133) [493]  (7.26 ns)

 <State 230>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_312', MadgwickAHRS.cpp:133) [493]  (7.26 ns)

 <State 231>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_312', MadgwickAHRS.cpp:133) [493]  (7.26 ns)

 <State 232>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_312', MadgwickAHRS.cpp:133) [493]  (7.26 ns)

 <State 233>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_312', MadgwickAHRS.cpp:133) [493]  (7.26 ns)

 <State 234>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', MadgwickAHRS.cpp:133) [497]  (7.26 ns)

 <State 235>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', MadgwickAHRS.cpp:133) [497]  (7.26 ns)

 <State 236>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', MadgwickAHRS.cpp:133) [497]  (7.26 ns)

 <State 237>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', MadgwickAHRS.cpp:133) [497]  (7.26 ns)

 <State 238>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', MadgwickAHRS.cpp:133) [497]  (7.26 ns)

 <State 239>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('halfx', MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:133) [498]  (5.7 ns)

 <State 240>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('halfx', MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:133) [498]  (5.7 ns)

 <State 241>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('halfx', MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:133) [498]  (5.7 ns)

 <State 242>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('halfx', MadgwickAHRS.cpp:216->MadgwickAHRS.cpp:133) [498]  (5.7 ns)

 <State 243>: 8.25ns
The critical path consists of the following:
	'sub' operation ('y', MadgwickAHRS.cpp:220->MadgwickAHRS.cpp:133) [502]  (2.55 ns)
	'fmul' operation ('tmp_2_i3', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:133) [504]  (5.7 ns)

 <State 244>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_i3', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:133) [504]  (5.7 ns)

 <State 245>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_i3', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:133) [504]  (5.7 ns)

 <State 246>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_i3', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:133) [504]  (5.7 ns)

 <State 247>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_3_i3', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:133) [505]  (5.7 ns)

 <State 248>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_3_i3', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:133) [505]  (5.7 ns)

 <State 249>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_3_i3', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:133) [505]  (5.7 ns)

 <State 250>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_3_i3', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:133) [505]  (5.7 ns)

 <State 251>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i3', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:133) [506]  (7.26 ns)

 <State 252>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i3', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:133) [506]  (7.26 ns)

 <State 253>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i3', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:133) [506]  (7.26 ns)

 <State 254>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i3', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:133) [506]  (7.26 ns)

 <State 255>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_4_i3', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:133) [506]  (7.26 ns)

 <State 256>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('recipNorm', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:133) [507]  (5.7 ns)

 <State 257>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('recipNorm', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:133) [507]  (5.7 ns)

 <State 258>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('recipNorm', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:133) [507]  (5.7 ns)

 <State 259>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('recipNorm', MadgwickAHRS.cpp:221->MadgwickAHRS.cpp:133) [507]  (5.7 ns)

 <State 260>: 5.7ns
The critical path consists of the following:
	'load' operation ('q0_load_30', MadgwickAHRS.cpp:134) on global variable 'q0' [508]  (0 ns)
	'fmul' operation ('tmp_314', MadgwickAHRS.cpp:134) [509]  (5.7 ns)

 <State 261>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_314', MadgwickAHRS.cpp:134) [509]  (5.7 ns)

 <State 262>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_314', MadgwickAHRS.cpp:134) [509]  (5.7 ns)

 <State 263>: 7.47ns
The critical path consists of the following:
	'fmul' operation ('tmp_314', MadgwickAHRS.cpp:134) [509]  (5.7 ns)
	'store' operation (MadgwickAHRS.cpp:134) of variable 'tmp_314', MadgwickAHRS.cpp:134 on global variable 'q0' [510]  (1.77 ns)

 <State 264>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
