// Seed: 346923161
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = id_1;
  wire  id_5;
  logic id_6;
  assign id_6["" : 1] = id_5;
  assign id_4 = 1 ? !id_1 : id_6;
  assign module_1.id_2 = 0;
  tri1 id_7;
  assign id_7 = id_4 == 1 > id_7;
endmodule
module module_1 (
    output uwire id_0,
    input  wor   id_1,
    input  wand  id_2
);
  wire [1 : -1 'b0] id_4;
  always force id_4 = id_1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
