<profile>
    <ReportVersion>
        <Version>2024.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>simple_pipeline_ip</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>loop auto-rewind stp(delay=0 clock cycles(s))</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.303</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>0</Interval-min>
            <Interval-max>0</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_47_2>
                <Slack>7.30</Slack>
                <TripCount>undef</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <PipelineII>5</PipelineII>
                <PipelineDepth>5</PipelineDepth>
                <InstanceList/>
            </VITIS_LOOP_47_2>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>Timing Violation</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../../simple_pipeline_ip.cpp:20~../../simple_pipeline_ip.cpp:53</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_47_2>
                    <Name>VITIS_LOOP_47_2</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../../execute.cpp:42~../../execute_wb.cpp:31~../../simple_pipeline_ip.cpp:52</SourceLocation>
                </VITIS_LOOP_47_2>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>128</BRAM_18K>
            <FF>2041</FF>
            <LUT>4307</LUT>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>19</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>19</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>simple_pipeline_ip</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>simple_pipeline_ip</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>simple_pipeline_ip</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>simple_pipeline_ip</ModuleName>
            <BindInstances>pc_fu_4722_p3 f_to_f_fu_5597_p2 f_to_e_d_i_is_load_fu_5124_p2 f_to_e_d_i_is_store_fu_5130_p2 f_to_e_d_i_is_branch_fu_5136_p2 f_to_e_d_i_is_jalr_fu_5142_p2 f_to_e_d_i_is_jal_fu_5148_p2 f_to_e_d_i_is_lui_fu_5154_p2 f_to_e_d_i_is_op_imm_fu_5160_p2 f_to_e_d_i_is_r_type_fu_5817_p2 sparsemux_65_5_32_1_1_U1 sparsemux_65_5_32_1_1_U2 icmp_ln34_fu_5221_p2 bcond_fu_5321_p14 bcond_fu_5321_p10 bcond_fu_5321_p8 bcond_fu_5321_p6 icmp_ln32_fu_5243_p2 bcond_fu_5321_p4 bcond_fu_5321_p2 icmp_ln26_fu_5257_p2 icmp_ln26_1_fu_5263_p2 icmp_ln26_2_fu_5269_p2 icmp_ln26_3_fu_5275_p2 icmp_ln26_4_fu_5281_p2 icmp_ln26_5_fu_5287_p2 icmp_ln26_6_fu_5293_p2 or_ln26_fu_5299_p2 sparsemux_15_6_1_1_1_U3 taken_branch_fu_5602_p2 rs_fu_5014_p3 shift_1_fu_5026_p3 result_13_fu_5450_p16 and_ln50_fu_5361_p2 result_1_fu_5366_p2 result_2_fu_5370_p2 result_13_fu_5450_p14 result_13_fu_5450_p12 result_5_fu_5390_p2 result_6_fu_5398_p2 result_13_fu_5450_p6 result_8_fu_5410_p2 result_9_fu_5415_p2 result_13_fu_5450_p4 result_13_fu_5450_p2 sparsemux_17_7_32_1_1_U4 npc4_fu_5503_p2 result_14_fu_5509_p2 result_16_fu_5517_p2 result_17_fu_5523_p3 result_19_fu_5647_p14 icmp_ln84_fu_5531_p2 icmp_ln84_1_fu_5537_p2 icmp_ln84_2_fu_5543_p2 icmp_ln84_3_fu_5549_p2 icmp_ln84_4_fu_5555_p2 sel_tmp24_fu_5615_p2 sel_tmp26_fu_5561_p2 sel_tmp27_fu_5567_p2 sel_tmp28_fu_5619_p2 sel_tmp32_fu_5623_p2 sel_tmp33_fu_5628_p2 sparsemux_17_7_32_1_1_U5 icmp_ln182_fu_6003_p2 icmp_ln182_1_fu_6009_p2 icmp_ln182_2_fu_6015_p2 sparsemux_9_3_8_1_1_U6 h_fu_6063_p3 shl_ln230_fu_5727_p2 shl_ln230_2_fu_5745_p2 shl_ln227_fu_5763_p2 shl_ln227_2_fu_5781_p2 icmp_ln16_fu_6092_p2 or_ln16_fu_6097_p2 or_ln16_1_fu_6101_p2 npc_fu_5573_p2 j_b_target_pc_fu_5588_p2 select_ln141_fu_5796_p3 select_ln135_fu_5801_p3 or_ln40_1_fu_5807_p2 or_ln40_fu_5812_p2 xor_ln21_fu_6116_p2 nbi_fu_6126_p2 or_ln16_2_fu_6137_p2 or_ln16_3_fu_6143_p2 icmp_ln39_fu_6156_p2 control_s_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>simple_pipeline_ip</Name>
            <Loops>
                <VITIS_LOOP_47_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.303</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_47_2>
                        <Name>VITIS_LOOP_47_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_47_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../../simple_pipeline_ip.cpp:20~../../simple_pipeline_ip.cpp:53</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_47_2>
                            <Name>VITIS_LOOP_47_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../../execute.cpp:42~../../execute_wb.cpp:31~../../simple_pipeline_ip.cpp:52</SourceLocation>
                        </VITIS_LOOP_47_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>128</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>45</UTIL_BRAM>
                    <FF>2041</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>4307</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="select" PRAGMA="" RTLNAME="pc_fu_4722_p3" SOURCE="../../fetch_decode.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="pc" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="add" PRAGMA="" RTLNAME="f_to_f_fu_5597_p2" SOURCE="../../fetch.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="f_to_f" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="seteq" PRAGMA="" RTLNAME="f_to_e_d_i_is_load_fu_5124_p2" SOURCE="../../decode.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="f_to_e_d_i_is_load" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="seteq" PRAGMA="" RTLNAME="f_to_e_d_i_is_store_fu_5130_p2" SOURCE="../../decode.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="f_to_e_d_i_is_store" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="seteq" PRAGMA="" RTLNAME="f_to_e_d_i_is_branch_fu_5136_p2" SOURCE="../../decode.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="f_to_e_d_i_is_branch" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="seteq" PRAGMA="" RTLNAME="f_to_e_d_i_is_jalr_fu_5142_p2" SOURCE="../../decode.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="f_to_e_d_i_is_jalr" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="seteq" PRAGMA="" RTLNAME="f_to_e_d_i_is_jal_fu_5148_p2" SOURCE="../../decode.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="f_to_e_d_i_is_jal" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="seteq" PRAGMA="" RTLNAME="f_to_e_d_i_is_lui_fu_5154_p2" SOURCE="../../decode.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="f_to_e_d_i_is_lui" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="seteq" PRAGMA="" RTLNAME="f_to_e_d_i_is_op_imm_fu_5160_p2" SOURCE="../../decode.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="f_to_e_d_i_is_op_imm" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="seteq" PRAGMA="" RTLNAME="f_to_e_d_i_is_r_type_fu_5817_p2" SOURCE="../../decode.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="f_to_e_d_i_is_r_type" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_65_5_32_1_1_U1" SOURCE="../../execute.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="rv1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_65_5_32_1_1_U2" SOURCE="../../execute.cpp:10" STORAGESUBTYPE="" URAM="0" VARIABLE="rv2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln34_fu_5221_p2" SOURCE="../../execute.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="xor" PRAGMA="" RTLNAME="bcond_fu_5321_p14" SOURCE="../../execute.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="seteq" PRAGMA="" RTLNAME="bcond_fu_5321_p10" SOURCE="../../execute.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="setne" PRAGMA="" RTLNAME="bcond_fu_5321_p8" SOURCE="../../execute.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="setlt" PRAGMA="" RTLNAME="bcond_fu_5321_p6" SOURCE="../../execute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln32_fu_5243_p2" SOURCE="../../execute.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="xor" PRAGMA="" RTLNAME="bcond_fu_5321_p4" SOURCE="../../execute.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="setlt" PRAGMA="" RTLNAME="bcond_fu_5321_p2" SOURCE="../../execute.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_5257_p2" SOURCE="../../execute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_1_fu_5263_p2" SOURCE="../../execute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_2_fu_5269_p2" SOURCE="../../execute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_3_fu_5275_p2" SOURCE="../../execute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_4_fu_5281_p2" SOURCE="../../execute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_5_fu_5287_p2" SOURCE="../../execute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_6_fu_5293_p2" SOURCE="../../execute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln26_fu_5299_p2" SOURCE="../../execute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_15_6_1_1_1_U3" SOURCE="../../execute.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="bcond" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="and" PRAGMA="" RTLNAME="taken_branch_fu_5602_p2" SOURCE="../../execute_wb.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="taken_branch" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="select" PRAGMA="" RTLNAME="rs_fu_5014_p3" SOURCE="../../execute_wb.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="rs" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="select" PRAGMA="" RTLNAME="shift_1_fu_5026_p3" SOURCE="../../execute.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="shift_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="and" PRAGMA="" RTLNAME="result_13_fu_5450_p16" SOURCE="../../execute.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="result" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_fu_5361_p2" SOURCE="../../execute.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="sub" PRAGMA="" RTLNAME="result_1_fu_5366_p2" SOURCE="../../execute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="result_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="add" PRAGMA="" RTLNAME="result_2_fu_5370_p2" SOURCE="../../execute.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="result_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="select" PRAGMA="" RTLNAME="result_13_fu_5450_p14" SOURCE="../../execute.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="result_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="shl" PRAGMA="" RTLNAME="result_13_fu_5450_p12" SOURCE="../../execute.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="result_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="setlt" PRAGMA="" RTLNAME="result_5_fu_5390_p2" SOURCE="../../execute.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="result_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="setlt" PRAGMA="" RTLNAME="result_6_fu_5398_p2" SOURCE="../../execute.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="result_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="xor" PRAGMA="" RTLNAME="result_13_fu_5450_p6" SOURCE="../../execute.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="result_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="ashr" PRAGMA="" RTLNAME="result_8_fu_5410_p2" SOURCE="../../execute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="result_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="lshr" PRAGMA="" RTLNAME="result_9_fu_5415_p2" SOURCE="../../execute.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="result_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="select" PRAGMA="" RTLNAME="result_13_fu_5450_p4" SOURCE="../../execute.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="result_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="or" PRAGMA="" RTLNAME="result_13_fu_5450_p2" SOURCE="../../execute.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="result_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_7_32_1_1_U4" SOURCE="../../execute.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="result_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="add" PRAGMA="" RTLNAME="npc4_fu_5503_p2" SOURCE="../../execute.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="npc4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="add" PRAGMA="" RTLNAME="result_14_fu_5509_p2" SOURCE="../../execute.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="result_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="add" PRAGMA="" RTLNAME="result_16_fu_5517_p2" SOURCE="../../execute.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="result_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="select" PRAGMA="" RTLNAME="result_17_fu_5523_p3" SOURCE="../../execute.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="result_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="select" PRAGMA="" RTLNAME="result_19_fu_5647_p14" SOURCE="../../execute.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="result_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln84_fu_5531_p2" SOURCE="../../execute.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln84_1_fu_5537_p2" SOURCE="../../execute.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln84_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln84_2_fu_5543_p2" SOURCE="../../execute.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln84_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln84_3_fu_5549_p2" SOURCE="../../execute.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln84_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln84_4_fu_5555_p2" SOURCE="../../execute.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln84_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="and" PRAGMA="" RTLNAME="sel_tmp24_fu_5615_p2" SOURCE="../../execute.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="xor" PRAGMA="" RTLNAME="sel_tmp26_fu_5561_p2" SOURCE="../../execute_wb.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="and" PRAGMA="" RTLNAME="sel_tmp27_fu_5567_p2" SOURCE="../../execute.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="and" PRAGMA="" RTLNAME="sel_tmp28_fu_5619_p2" SOURCE="../../execute.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="xor" PRAGMA="" RTLNAME="sel_tmp32_fu_5623_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="and" PRAGMA="" RTLNAME="sel_tmp33_fu_5628_p2" SOURCE="../../execute.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="sel_tmp33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_7_32_1_1_U5" SOURCE="../../execute.cpp:111" STORAGESUBTYPE="" URAM="0" VARIABLE="result_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln182_fu_6003_p2" SOURCE="../../execute.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln182" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln182_1_fu_6009_p2" SOURCE="../../execute.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln182_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln182_2_fu_6015_p2" SOURCE="../../execute.cpp:182" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln182_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_8_1_1_U6" SOURCE="../../execute.cpp:176" STORAGESUBTYPE="" URAM="0" VARIABLE="b" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="select" PRAGMA="" RTLNAME="h_fu_6063_p3" SOURCE="../../execute.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="h" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln230_fu_5727_p2" SOURCE="../../execute.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln230" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln230_2_fu_5745_p2" SOURCE="../../execute.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln230_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln227_fu_5763_p2" SOURCE="../../execute.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln227" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln227_2_fu_5781_p2" SOURCE="../../execute.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln227_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln16_fu_6092_p2" SOURCE="../../execute.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln16_fu_6097_p2" SOURCE="../../execute.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln16_1_fu_6101_p2" SOURCE="../../execute.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln16_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="add" PRAGMA="" RTLNAME="npc_fu_5573_p2" SOURCE="../../execute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="npc" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="add" PRAGMA="" RTLNAME="j_b_target_pc_fu_5588_p2" SOURCE="../../execute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="j_b_target_pc" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln141_fu_5796_p3" SOURCE="../../execute.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln141" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln135_fu_5801_p3" SOURCE="../../execute.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln135" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln40_1_fu_5807_p2" SOURCE="../../execute_wb.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln40_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln40_fu_5812_p2" SOURCE="../../execute_wb.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln21_fu_6116_p2" SOURCE="../../simple_pipeline_ip.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="add" PRAGMA="" RTLNAME="nbi_fu_6126_p2" SOURCE="../../simple_pipeline_ip.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="nbi" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln16_2_fu_6137_p2" SOURCE="../../simple_pipeline_ip.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln16_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln16_3_fu_6143_p2" SOURCE="../../simple_pipeline_ip.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln16_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln39_fu_6156_p2" SOURCE="../../simple_pipeline_ip.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="adapter" BRAM="128" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export vivado_clock="10"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="start_pc" index="0" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="start_pc" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="code_ram" index="1" direction="in" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="code_ram" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="data_ram" index="2" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="data_ram" usage="data" direction="inout"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="nb_instruction" index="3" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="nb_instruction" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="nb_instruction_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="19" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <memories>
                <memorie memorieName="code_ram" offset="131072" range="131072"/>
                <memorie memorieName="data_ram" offset="262144" range="131072"/>
            </memories>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="start_pc" access="W" description="Data signal of start_pc" range="32">
                    <fields>
                        <field offset="0" width="32" name="start_pc" access="W" description="Bit 31 to 0 of start_pc"/>
                    </fields>
                </register>
                <register offset="0x18" name="nb_instruction" access="R" description="Data signal of nb_instruction" range="32">
                    <fields>
                        <field offset="0" width="32" name="nb_instruction" access="R" description="Bit 31 to 0 of nb_instruction"/>
                    </fields>
                </register>
                <register offset="0x1c" name="nb_instruction_ctrl" access="R" description="Control signal of nb_instruction" range="32">
                    <fields>
                        <field offset="0" width="1" name="nb_instruction_ap_vld" access="R" description="Control signal nb_instruction_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="start_pc"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="131072" argName="code_ram"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="262144" argName="data_ram"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="nb_instruction"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="6">Interface, Data Width, Address Width, Offset, Register, Resource Estimate</keys>
                    <column name="s_axi_control">32, 19, 16, 0, BRAM=128</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">start_pc, 0x10, 32, W, Data signal of start_pc, </column>
                    <column name="s_axi_control">nb_instruction, 0x18, 32, R, Data signal of nb_instruction, </column>
                    <column name="s_axi_control">nb_instruction_ctrl, 0x1c, 32, R, Control signal of nb_instruction, 0=nb_instruction_ap_vld</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="start_pc">in, unsigned int</column>
                    <column name="code_ram">in, unsigned int*</column>
                    <column name="data_ram">inout, int*</column>
                    <column name="nb_instruction">out, unsigned int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="start_pc">s_axi_control, register, name=start_pc offset=0x10 range=32</column>
                    <column name="code_ram">s_axi_control, memory, name=code_ram offset=131072 range=131072</column>
                    <column name="data_ram">s_axi_control, memory, name=data_ram offset=262144 range=131072</column>
                    <column name="nb_instruction">s_axi_control, register, name=nb_instruction offset=0x18 range=32</column>
                    <column name="nb_instruction">s_axi_control, register, name=nb_instruction_ctrl offset=0x1c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="../../simple_pipeline_ip.cpp:28" status="valid" parentFunction="simple_pipeline_ip" variable="start_pc" isDirective="0" options="s_axilite port=start_pc"/>
        <Pragma type="interface" location="../../simple_pipeline_ip.cpp:29" status="valid" parentFunction="simple_pipeline_ip" variable="code_ram" isDirective="0" options="s_axilite port=code_ram"/>
        <Pragma type="interface" location="../../simple_pipeline_ip.cpp:30" status="valid" parentFunction="simple_pipeline_ip" variable="data_ram" isDirective="0" options="s_axilite port=data_ram"/>
        <Pragma type="interface" location="../../simple_pipeline_ip.cpp:31" status="valid" parentFunction="simple_pipeline_ip" variable="nb_instruction" isDirective="0" options="s_axilite port=nb_instruction"/>
        <Pragma type="interface" location="../../simple_pipeline_ip.cpp:32" status="valid" parentFunction="simple_pipeline_ip" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="inline" location="../../simple_pipeline_ip.cpp:33" status="valid" parentFunction="simple_pipeline_ip" variable="" isDirective="0" options="recursive"/>
        <Pragma type="array_partition" location="../../simple_pipeline_ip.cpp:35" status="valid" parentFunction="simple_pipeline_ip" variable="reg_file" isDirective="0" options="variable=reg_file dim=1 complete"/>
        <Pragma type="pipeline" location="../../simple_pipeline_ip.cpp:48" status="valid" parentFunction="simple_pipeline_ip" variable="" isDirective="0" options="II=5"/>
    </PragmaReport>
</profile>

