<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.16.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32F411xx_Driver_Library: RCC_RegDef_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">STM32F411xx_Driver_Library<span id="projectnumber">&#160;1.0</span>
   </div>
   <div id="projectbrief">Low-level hardware drivers for STM32F411xx MCU</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.16.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search/",'.html');
</script>
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(function(){initNavTree('struct_r_c_c___reg_def__t.html','',''); });
</script>
<div id="container">
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">RCC_RegDef_t Struct Reference<div class="ingroups"><a class="el" href="group___s_t_m32_f411xx___drivers.html">STM32F411xx Drivers</a> &raquo; <a class="el" href="group___peripheral___registers.html">Peripheral Register Structures</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Peripheral register definition structure for RCC.  
 <a href="#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32f411xx_8h_source.html">stm32f411xx.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for RCC_RegDef_t:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" loading="lazy" frameborder="0" src="struct_r_c_c___reg_def__t__coll__graph.svg" width="119" height="294"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-pub-attribs" class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a6a75e3ea79bc9abb0826b214d68f09ad" id="r_a6a75e3ea79bc9abb0826b214d68f09ad"><td class="memItemLeft">__vo uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#a6a75e3ea79bc9abb0826b214d68f09ad">CR</a></td></tr>
<tr class="memitem:aeac42fe139144a42801c62ec5fafc628" id="r_aeac42fe139144a42801c62ec5fafc628"><td class="memItemLeft">__vo uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#aeac42fe139144a42801c62ec5fafc628">PLLCFGR</a></td></tr>
<tr class="memitem:a467f5957fcf53705cbda0d18d3bdcf26" id="r_a467f5957fcf53705cbda0d18d3bdcf26"><td class="memItemLeft">__vo uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#a467f5957fcf53705cbda0d18d3bdcf26">CFGR</a></td></tr>
<tr class="memitem:afa529ad58c82e4af3bbb1b6248e133bb" id="r_afa529ad58c82e4af3bbb1b6248e133bb"><td class="memItemLeft">__vo uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#afa529ad58c82e4af3bbb1b6248e133bb">CIR</a></td></tr>
<tr class="memitem:a61efb4bcea47a79f3fcfb03895601f65" id="r_a61efb4bcea47a79f3fcfb03895601f65"><td class="memItemLeft">__vo uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#a61efb4bcea47a79f3fcfb03895601f65">AHB1RSTR</a></td></tr>
<tr class="memitem:ad0a24e981c7fd413f81bff135409af17" id="r_ad0a24e981c7fd413f81bff135409af17"><td class="memItemLeft">__vo uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#ad0a24e981c7fd413f81bff135409af17">AHB2RSTR</a></td></tr>
<tr class="memitem:a1c48193b0d83a29940ecf9c94cf3312c" id="r_a1c48193b0d83a29940ecf9c94cf3312c"><td class="memItemLeft">uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#a1c48193b0d83a29940ecf9c94cf3312c">RESERVED0</a> [2]</td></tr>
<tr class="memitem:adf1d72b0717ddd75a09e4671814f8df3" id="r_adf1d72b0717ddd75a09e4671814f8df3"><td class="memItemLeft">__vo uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#adf1d72b0717ddd75a09e4671814f8df3">APB1RSTR</a></td></tr>
<tr class="memitem:ad586ef674d34e4eb981678d2b0a00370" id="r_ad586ef674d34e4eb981678d2b0a00370"><td class="memItemLeft">__vo uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#ad586ef674d34e4eb981678d2b0a00370">APB2RSTR</a></td></tr>
<tr class="memitem:a1e21df50059163c030c050e3056766aa" id="r_a1e21df50059163c030c050e3056766aa"><td class="memItemLeft">uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#a1e21df50059163c030c050e3056766aa">RESERVED1</a> [2]</td></tr>
<tr class="memitem:a26a19eb56da3e69130928ce82a577b93" id="r_a26a19eb56da3e69130928ce82a577b93"><td class="memItemLeft">__vo uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#a26a19eb56da3e69130928ce82a577b93">AHB1ENR</a></td></tr>
<tr class="memitem:afb9664064fb9aea01c3bb5d65e22a75f" id="r_afb9664064fb9aea01c3bb5d65e22a75f"><td class="memItemLeft">__vo uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#afb9664064fb9aea01c3bb5d65e22a75f">AHB2ENR</a></td></tr>
<tr class="memitem:a5a4c87240f8b2ca50b04ae1c5855bb95" id="r_a5a4c87240f8b2ca50b04ae1c5855bb95"><td class="memItemLeft">uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#a5a4c87240f8b2ca50b04ae1c5855bb95">RESERVED2</a> [2]</td></tr>
<tr class="memitem:a4765f14c70d18d4b71cffdbecc1bbb1a" id="r_a4765f14c70d18d4b71cffdbecc1bbb1a"><td class="memItemLeft">__vo uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#a4765f14c70d18d4b71cffdbecc1bbb1a">APB1ENR</a></td></tr>
<tr class="memitem:a768b90cef659aa5ac07728d290bbc4b9" id="r_a768b90cef659aa5ac07728d290bbc4b9"><td class="memItemLeft">__vo uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#a768b90cef659aa5ac07728d290bbc4b9">APB2ENR</a></td></tr>
<tr class="memitem:a037f54894d631b0aedab5011f04ac210" id="r_a037f54894d631b0aedab5011f04ac210"><td class="memItemLeft">uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#a037f54894d631b0aedab5011f04ac210">RESERVED3</a> [2]</td></tr>
<tr class="memitem:ab1e11e0c60ee9a9079672b3728f684a0" id="r_ab1e11e0c60ee9a9079672b3728f684a0"><td class="memItemLeft">__vo uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#ab1e11e0c60ee9a9079672b3728f684a0">AHB1LPENR</a></td></tr>
<tr class="memitem:a2f505c057f370f0c0c3625e91ec0e72f" id="r_a2f505c057f370f0c0c3625e91ec0e72f"><td class="memItemLeft">__vo uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#a2f505c057f370f0c0c3625e91ec0e72f">AHB2LPENR</a></td></tr>
<tr class="memitem:a478fb7a2a21220b204b2b7f53598c03b" id="r_a478fb7a2a21220b204b2b7f53598c03b"><td class="memItemLeft">uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#a478fb7a2a21220b204b2b7f53598c03b">RESERVED4</a> [2]</td></tr>
<tr class="memitem:ab256effc0595fc4cf1aa978f43aaa7bf" id="r_ab256effc0595fc4cf1aa978f43aaa7bf"><td class="memItemLeft">__vo uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#ab256effc0595fc4cf1aa978f43aaa7bf">APB1LPENR</a></td></tr>
<tr class="memitem:a35568cd2f0fec284e65e984bc6c051f6" id="r_a35568cd2f0fec284e65e984bc6c051f6"><td class="memItemLeft">__vo uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#a35568cd2f0fec284e65e984bc6c051f6">APB2LPENR</a></td></tr>
<tr class="memitem:a90dc126c387ee4bc2d6a96d50e52ab91" id="r_a90dc126c387ee4bc2d6a96d50e52ab91"><td class="memItemLeft">uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#a90dc126c387ee4bc2d6a96d50e52ab91">RESERVED5</a> [2]</td></tr>
<tr class="memitem:a788e1358c472335820afb54300365212" id="r_a788e1358c472335820afb54300365212"><td class="memItemLeft">__vo uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#a788e1358c472335820afb54300365212">BDCR</a></td></tr>
<tr class="memitem:a53d81128390ec9eabefbbce977927ccd" id="r_a53d81128390ec9eabefbbce977927ccd"><td class="memItemLeft">__vo uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#a53d81128390ec9eabefbbce977927ccd">CSR</a></td></tr>
<tr class="memitem:a6c669c82ec9cc68f5e49951d6a632cb8" id="r_a6c669c82ec9cc68f5e49951d6a632cb8"><td class="memItemLeft">uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#a6c669c82ec9cc68f5e49951d6a632cb8">RESERVED6</a> [2]</td></tr>
<tr class="memitem:a33e6a70b1a085ab88975a76642e5dd56" id="r_a33e6a70b1a085ab88975a76642e5dd56"><td class="memItemLeft">__vo uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#a33e6a70b1a085ab88975a76642e5dd56">SSCGR</a></td></tr>
<tr class="memitem:ad1aa4b2574efc7c9e5d35467d29d82b4" id="r_ad1aa4b2574efc7c9e5d35467d29d82b4"><td class="memItemLeft">__vo uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#ad1aa4b2574efc7c9e5d35467d29d82b4">PLLI2SCFGR</a></td></tr>
<tr class="memitem:ac9259b1d550022ebc1ae89cacb01cb98" id="r_ac9259b1d550022ebc1ae89cacb01cb98"><td class="memItemLeft">uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#ac9259b1d550022ebc1ae89cacb01cb98">RESERVED7</a></td></tr>
<tr class="memitem:a67f55d894a3c6713ee409eb14ea2f6d1" id="r_a67f55d894a3c6713ee409eb14ea2f6d1"><td class="memItemLeft">__vo uint32_t&#160;</td><td class="memItemRight"><a class="el" href="#a67f55d894a3c6713ee409eb14ea2f6d1">DCKCFGR</a></td></tr>
</table>
<a name="details" id="details"></a><h2 id="header-details" class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Peripheral register definition structure for RCC. </p>
<dl class="section note"><dt>Note</dt><dd>This structure defines the memory map of the Reset and Clock Control registers. </dd></dl>
</div><a name="doc-variable-members" id="doc-variable-members"></a><h2 id="header-doc-variable-members" class="groupheader">Field Documentation</h2>
<a id="a26a19eb56da3e69130928ce82a577b93" name="a26a19eb56da3e69130928ce82a577b93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26a19eb56da3e69130928ce82a577b93">&#9670;&#160;</a></span>AHB1ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__vo uint32_t RCC_RegDef_t::AHB1ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB1 peripheral clock enable register, Address offset: 0x30 </p>

</div>
</div>
<a id="ab1e11e0c60ee9a9079672b3728f684a0" name="ab1e11e0c60ee9a9079672b3728f684a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1e11e0c60ee9a9079672b3728f684a0">&#9670;&#160;</a></span>AHB1LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__vo uint32_t RCC_RegDef_t::AHB1LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB1 peripheral clock enable in low power mode register, Address offset: 0x50 </p>

</div>
</div>
<a id="a61efb4bcea47a79f3fcfb03895601f65" name="a61efb4bcea47a79f3fcfb03895601f65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61efb4bcea47a79f3fcfb03895601f65">&#9670;&#160;</a></span>AHB1RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__vo uint32_t RCC_RegDef_t::AHB1RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB1 peripheral reset register, Address offset: 0x10 </p>

</div>
</div>
<a id="afb9664064fb9aea01c3bb5d65e22a75f" name="afb9664064fb9aea01c3bb5d65e22a75f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb9664064fb9aea01c3bb5d65e22a75f">&#9670;&#160;</a></span>AHB2ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__vo uint32_t RCC_RegDef_t::AHB2ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB2 peripheral clock enable register, Address offset: 0x34 </p>

</div>
</div>
<a id="a2f505c057f370f0c0c3625e91ec0e72f" name="a2f505c057f370f0c0c3625e91ec0e72f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f505c057f370f0c0c3625e91ec0e72f">&#9670;&#160;</a></span>AHB2LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__vo uint32_t RCC_RegDef_t::AHB2LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB2 peripheral clock enable in low power mode register, Address offset: 0x54 </p>

</div>
</div>
<a id="ad0a24e981c7fd413f81bff135409af17" name="ad0a24e981c7fd413f81bff135409af17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0a24e981c7fd413f81bff135409af17">&#9670;&#160;</a></span>AHB2RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__vo uint32_t RCC_RegDef_t::AHB2RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB2 peripheral reset register, Address offset: 0x14 </p>

</div>
</div>
<a id="a4765f14c70d18d4b71cffdbecc1bbb1a" name="a4765f14c70d18d4b71cffdbecc1bbb1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4765f14c70d18d4b71cffdbecc1bbb1a">&#9670;&#160;</a></span>APB1ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__vo uint32_t RCC_RegDef_t::APB1ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral clock enable register, Address offset: 0x40 </p>

</div>
</div>
<a id="ab256effc0595fc4cf1aa978f43aaa7bf" name="ab256effc0595fc4cf1aa978f43aaa7bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab256effc0595fc4cf1aa978f43aaa7bf">&#9670;&#160;</a></span>APB1LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__vo uint32_t RCC_RegDef_t::APB1LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral clock enable in low power mode register, Address offset: 0x60 </p>

</div>
</div>
<a id="adf1d72b0717ddd75a09e4671814f8df3" name="adf1d72b0717ddd75a09e4671814f8df3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf1d72b0717ddd75a09e4671814f8df3">&#9670;&#160;</a></span>APB1RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__vo uint32_t RCC_RegDef_t::APB1RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral reset register, Address offset: 0x20 </p>

</div>
</div>
<a id="a768b90cef659aa5ac07728d290bbc4b9" name="a768b90cef659aa5ac07728d290bbc4b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a768b90cef659aa5ac07728d290bbc4b9">&#9670;&#160;</a></span>APB2ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__vo uint32_t RCC_RegDef_t::APB2ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 peripheral clock enable register, Address offset: 0x44 </p>

</div>
</div>
<a id="a35568cd2f0fec284e65e984bc6c051f6" name="a35568cd2f0fec284e65e984bc6c051f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35568cd2f0fec284e65e984bc6c051f6">&#9670;&#160;</a></span>APB2LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__vo uint32_t RCC_RegDef_t::APB2LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 peripheral clock enable in low power mode register, Address offset: 0x64 </p>

</div>
</div>
<a id="ad586ef674d34e4eb981678d2b0a00370" name="ad586ef674d34e4eb981678d2b0a00370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad586ef674d34e4eb981678d2b0a00370">&#9670;&#160;</a></span>APB2RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__vo uint32_t RCC_RegDef_t::APB2RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 peripheral reset register, Address offset: 0x24 </p>

</div>
</div>
<a id="a788e1358c472335820afb54300365212" name="a788e1358c472335820afb54300365212"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a788e1358c472335820afb54300365212">&#9670;&#160;</a></span>BDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__vo uint32_t RCC_RegDef_t::BDCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Backup domain control register, Address offset: 0x70 </p>

</div>
</div>
<a id="a467f5957fcf53705cbda0d18d3bdcf26" name="a467f5957fcf53705cbda0d18d3bdcf26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a467f5957fcf53705cbda0d18d3bdcf26">&#9670;&#160;</a></span>CFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__vo uint32_t RCC_RegDef_t::CFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock configuration register, Address offset: 0x08 </p>

</div>
</div>
<a id="afa529ad58c82e4af3bbb1b6248e133bb" name="afa529ad58c82e4af3bbb1b6248e133bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa529ad58c82e4af3bbb1b6248e133bb">&#9670;&#160;</a></span>CIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__vo uint32_t RCC_RegDef_t::CIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock interrupt register, Address offset: 0x0C </p>

</div>
</div>
<a id="a6a75e3ea79bc9abb0826b214d68f09ad" name="a6a75e3ea79bc9abb0826b214d68f09ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a75e3ea79bc9abb0826b214d68f09ad">&#9670;&#160;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__vo uint32_t RCC_RegDef_t::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock control register, Address offset: 0x00 </p>

</div>
</div>
<a id="a53d81128390ec9eabefbbce977927ccd" name="a53d81128390ec9eabefbbce977927ccd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53d81128390ec9eabefbbce977927ccd">&#9670;&#160;</a></span>CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__vo uint32_t RCC_RegDef_t::CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock control &amp; status register, Address offset: 0x74 </p>

</div>
</div>
<a id="a67f55d894a3c6713ee409eb14ea2f6d1" name="a67f55d894a3c6713ee409eb14ea2f6d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67f55d894a3c6713ee409eb14ea2f6d1">&#9670;&#160;</a></span>DCKCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__vo uint32_t RCC_RegDef_t::DCKCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Dedicated Clocks Configuration Register, Address offset: 0x8C </p>

</div>
</div>
<a id="aeac42fe139144a42801c62ec5fafc628" name="aeac42fe139144a42801c62ec5fafc628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeac42fe139144a42801c62ec5fafc628">&#9670;&#160;</a></span>PLLCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__vo uint32_t RCC_RegDef_t::PLLCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLL configuration register, Address offset: 0x04 </p>

</div>
</div>
<a id="ad1aa4b2574efc7c9e5d35467d29d82b4" name="ad1aa4b2574efc7c9e5d35467d29d82b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1aa4b2574efc7c9e5d35467d29d82b4">&#9670;&#160;</a></span>PLLI2SCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__vo uint32_t RCC_RegDef_t::PLLI2SCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLLI2S configuration register, Address offset: 0x84 </p>

</div>
</div>
<a id="a1c48193b0d83a29940ecf9c94cf3312c" name="a1c48193b0d83a29940ecf9c94cf3312c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c48193b0d83a29940ecf9c94cf3312c">&#9670;&#160;</a></span>RESERVED0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RCC_RegDef_t::RESERVED0[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x18-0x1C </p>

</div>
</div>
<a id="a1e21df50059163c030c050e3056766aa" name="a1e21df50059163c030c050e3056766aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e21df50059163c030c050e3056766aa">&#9670;&#160;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RCC_RegDef_t::RESERVED1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x28-0x2C </p>

</div>
</div>
<a id="a5a4c87240f8b2ca50b04ae1c5855bb95" name="a5a4c87240f8b2ca50b04ae1c5855bb95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a4c87240f8b2ca50b04ae1c5855bb95">&#9670;&#160;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RCC_RegDef_t::RESERVED2[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x38-0x3C </p>

</div>
</div>
<a id="a037f54894d631b0aedab5011f04ac210" name="a037f54894d631b0aedab5011f04ac210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a037f54894d631b0aedab5011f04ac210">&#9670;&#160;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RCC_RegDef_t::RESERVED3[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x48-0x4C </p>

</div>
</div>
<a id="a478fb7a2a21220b204b2b7f53598c03b" name="a478fb7a2a21220b204b2b7f53598c03b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a478fb7a2a21220b204b2b7f53598c03b">&#9670;&#160;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RCC_RegDef_t::RESERVED4[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x58-0x5C </p>

</div>
</div>
<a id="a90dc126c387ee4bc2d6a96d50e52ab91" name="a90dc126c387ee4bc2d6a96d50e52ab91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90dc126c387ee4bc2d6a96d50e52ab91">&#9670;&#160;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RCC_RegDef_t::RESERVED5[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x68-0x6C </p>

</div>
</div>
<a id="a6c669c82ec9cc68f5e49951d6a632cb8" name="a6c669c82ec9cc68f5e49951d6a632cb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c669c82ec9cc68f5e49951d6a632cb8">&#9670;&#160;</a></span>RESERVED6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RCC_RegDef_t::RESERVED6[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x78-0x7C </p>

</div>
</div>
<a id="ac9259b1d550022ebc1ae89cacb01cb98" name="ac9259b1d550022ebc1ae89cacb01cb98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9259b1d550022ebc1ae89cacb01cb98">&#9670;&#160;</a></span>RESERVED7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RCC_RegDef_t::RESERVED7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x88 </p>

</div>
</div>
<a id="a33e6a70b1a085ab88975a76642e5dd56" name="a33e6a70b1a085ab88975a76642e5dd56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33e6a70b1a085ab88975a76642e5dd56">&#9670;&#160;</a></span>SSCGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__vo uint32_t RCC_RegDef_t::SSCGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC spread spectrum clock generation register, Address offset: 0x80 </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Drivers/Inc/<a class="el" href="stm32f411xx_8h_source.html">stm32f411xx.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="page-nav" class="page-nav-panel">
<div id="page-nav-resize-handle"></div>
<div id="page-nav-tree">
<div id="page-nav-contents">
</div><!-- page-nav-contents -->
</div><!-- page-nav-tree -->
</div><!-- page-nav -->
</div><!-- container -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a href="struct_r_c_c___reg_def__t.html">RCC_RegDef_t</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.16.1 </li>
  </ul>
</div>
</body>
</html>
