Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\suyama84\Documents\fpga\de0_nano_ptmch\de0_nano_system.qsys --block-symbol-file --output-directory=C:\Users\suyama84\Documents\fpga\de0_nano_ptmch\de0_nano_system --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading de0_nano_ptmch/de0_nano_system.qsys
Progress: Reading input file
Progress: Adding CLK100M [clock_source 18.1]
Progress: Parameterizing module CLK100M
Progress: Adding TRG_PLS_component_0 [TRG_PLS_component 1.0]
Progress: Parameterizing module TRG_PLS_component_0
Progress: Adding altpll_0 [altpll 18.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 18.1]
Progress: Parameterizing module key
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding sw [altera_avalon_pio 18.1]
Progress: Parameterizing module sw
Progress: Adding timer [altera_avalon_timer 18.1]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: de0_nano_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: de0_nano_system.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: de0_nano_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: de0_nano_system.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: de0_nano_system.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: de0_nano_system.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\suyama84\Documents\fpga\de0_nano_ptmch\de0_nano_system.qsys --synthesis=VERILOG --output-directory=C:\Users\suyama84\Documents\fpga\de0_nano_ptmch\de0_nano_system\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading de0_nano_ptmch/de0_nano_system.qsys
Progress: Reading input file
Progress: Adding CLK100M [clock_source 18.1]
Progress: Parameterizing module CLK100M
Progress: Adding TRG_PLS_component_0 [TRG_PLS_component 1.0]
Progress: Parameterizing module TRG_PLS_component_0
Progress: Adding altpll_0 [altpll 18.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 18.1]
Progress: Parameterizing module key
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding sw [altera_avalon_pio 18.1]
Progress: Parameterizing module sw
Progress: Adding timer [altera_avalon_timer 18.1]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: de0_nano_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: de0_nano_system.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: de0_nano_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: de0_nano_system.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: de0_nano_system.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: de0_nano_system.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Info: de0_nano_system: Generating de0_nano_system "de0_nano_system" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: TRG_PLS_component_0: "de0_nano_system" instantiated TRG_PLS_component "TRG_PLS_component_0"
Info: altpll_0: "de0_nano_system" instantiated altpll "altpll_0"
Info: cpu: "de0_nano_system" instantiated altera_nios2_gen2 "cpu"
Info: jtag_uart: Starting RTL generation for module 'de0_nano_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=de0_nano_system_jtag_uart --dir=C:/Users/suyama84/AppData/Local/Temp/alt9925_8293236567749244862.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9925_8293236567749244862.dir/0005_jtag_uart_gen//de0_nano_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'de0_nano_system_jtag_uart'
Info: jtag_uart: "de0_nano_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: key: Starting RTL generation for module 'de0_nano_system_key'
Info: key:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de0_nano_system_key --dir=C:/Users/suyama84/AppData/Local/Temp/alt9925_8293236567749244862.dir/0006_key_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9925_8293236567749244862.dir/0006_key_gen//de0_nano_system_key_component_configuration.pl  --do_build_sim=0  ]
Info: key: Done RTL generation for module 'de0_nano_system_key'
Info: key: "de0_nano_system" instantiated altera_avalon_pio "key"
Info: sdram: Starting RTL generation for module 'de0_nano_system_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=de0_nano_system_sdram --dir=C:/Users/suyama84/AppData/Local/Temp/alt9925_8293236567749244862.dir/0007_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9925_8293236567749244862.dir/0007_sdram_gen//de0_nano_system_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'de0_nano_system_sdram'
Info: sdram: "de0_nano_system" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sw: Starting RTL generation for module 'de0_nano_system_sw'
Info: sw:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de0_nano_system_sw --dir=C:/Users/suyama84/AppData/Local/Temp/alt9925_8293236567749244862.dir/0008_sw_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9925_8293236567749244862.dir/0008_sw_gen//de0_nano_system_sw_component_configuration.pl  --do_build_sim=0  ]
Info: sw: Done RTL generation for module 'de0_nano_system_sw'
Info: sw: "de0_nano_system" instantiated altera_avalon_pio "sw"
Info: timer: Starting RTL generation for module 'de0_nano_system_timer'
Info: timer:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=de0_nano_system_timer --dir=C:/Users/suyama84/AppData/Local/Temp/alt9925_8293236567749244862.dir/0009_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9925_8293236567749244862.dir/0009_timer_gen//de0_nano_system_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'de0_nano_system_timer'
Info: timer: "de0_nano_system" instantiated altera_avalon_timer "timer"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "de0_nano_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "de0_nano_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "de0_nano_system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'de0_nano_system_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=de0_nano_system_cpu_cpu --dir=C:/Users/suyama84/AppData/Local/Temp/alt9925_8293236567749244862.dir/0012_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9925_8293236567749244862.dir/0012_cpu_gen//de0_nano_system_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.07.21 21:56:09 (*) Starting Nios II generation
Info: cpu: # 2024.07.21 21:56:09 (*)   Checking for plaintext license.
Info: cpu: # 2024.07.21 21:56:10 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2024.07.21 21:56:10 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.07.21 21:56:10 (*)   Plaintext license not found.
Info: cpu: # 2024.07.21 21:56:10 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.07.21 21:56:10 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.07.21 21:56:10 (*)   Creating all objects for CPU
Info: cpu: # 2024.07.21 21:56:12 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.07.21 21:56:12 (*)   Creating plain-text RTL
Info: cpu: # 2024.07.21 21:56:13 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'de0_nano_system_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_004: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_004"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_004" instantiated error_adapter "error_adapter_0"
Info: de0_nano_system: Done "de0_nano_system" with 40 modules, 68 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
