{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589990902962 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589990902965 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 20 17:08:07 2020 " "Processing started: Wed May 20 17:08:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589990902965 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589990902965 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MU0CPU -c MU0CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off MU0CPU -c MU0CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589990902965 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589990903753 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589990903754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mu0cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mu0cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MU0CPU " "Found entity 1: MU0CPU" {  } { { "MU0CPU.bdf" "" { Schematic "//icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/MU0CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589990911678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589990911678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "//icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589990911689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589990911689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpustate.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpustate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPUState " "Found entity 1: CPUState" {  } { { "CPUState.sv" "" { Text "//icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/CPUState.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589990911701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589990911701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "//icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589990911715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589990911715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsignals.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsignals.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jSignals " "Found entity 1: jSignals" {  } { { "jSignals.sv" "" { Text "//icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/jSignals.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589990911728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589990911728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threetofour.sv 1 1 " "Found 1 design units, including 1 entities, in source file threetofour.sv" { { "Info" "ISGN_ENTITY_NAME" "1 threeToFour " "Found entity 1: threeToFour" {  } { { "threeToFour.sv" "" { Text "//icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/threeToFour.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589990911742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589990911742 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MU0CPU " "Elaborating entity \"MU0CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589990911970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:CPUDecode " "Elaborating entity \"decoder\" for hierarchy \"decoder:CPUDecode\"" {  } { { "MU0CPU.bdf" "CPUDecode" { Schematic "//icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/MU0CPU.bdf" { { 784 912 1104 1024 "CPUDecode" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589990912036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jSignals jSignals:jumpLogic " "Elaborating entity \"jSignals\" for hierarchy \"jSignals:jumpLogic\"" {  } { { "MU0CPU.bdf" "jumpLogic" { Schematic "//icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/MU0CPU.bdf" { { 640 1384 1536 720 "jumpLogic" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589990912226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG LPM_SHIFTREG:Acc " "Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"LPM_SHIFTREG:Acc\"" {  } { { "MU0CPU.bdf" "Acc" { Schematic "//icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/MU0CPU.bdf" { { 392 1640 1776 536 "Acc" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589990912279 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_SHIFTREG:Acc " "Elaborated megafunction instantiation \"LPM_SHIFTREG:Acc\"" {  } { { "MU0CPU.bdf" "" { Schematic "//icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/MU0CPU.bdf" { { 392 1640 1776 536 "Acc" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589990912292 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_SHIFTREG:Acc " "Instantiated megafunction \"LPM_SHIFTREG:Acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589990912292 ""}  } { { "MU0CPU.bdf" "" { Schematic "//icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/MU0CPU.bdf" { { 392 1640 1776 536 "Acc" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589990912292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:MUX3 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:MUX3\"" {  } { { "MU0CPU.bdf" "MUX3" { Schematic "//icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/MU0CPU.bdf" { { 456 1504 1616 544 "MUX3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589990912337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:MUX3 " "Elaborated megafunction instantiation \"BUSMUX:MUX3\"" {  } { { "MU0CPU.bdf" "" { Schematic "//icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/MU0CPU.bdf" { { 456 1504 1616 544 "MUX3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589990912348 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:MUX3 " "Instantiated megafunction \"BUSMUX:MUX3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589990912348 ""}  } { { "MU0CPU.bdf" "" { Schematic "//icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/MU0CPU.bdf" { { 456 1504 1616 544 "MUX3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589990912348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:MUX3\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:MUX3\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589990912390 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:MUX3\|lpm_mux:\$00000 BUSMUX:MUX3 " "Elaborated megafunction instantiation \"BUSMUX:MUX3\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:MUX3\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "MU0CPU.bdf" "" { Schematic "//icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/MU0CPU.bdf" { { 456 1504 1616 544 "MUX3" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589990912403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_flc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_flc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_flc " "Found entity 1: mux_flc" {  } { { "db/mux_flc.tdf" "" { Text "//icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/db/mux_flc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589990912459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589990912459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_flc BUSMUX:MUX3\|lpm_mux:\$00000\|mux_flc:auto_generated " "Elaborating entity \"mux_flc\" for hierarchy \"BUSMUX:MUX3\|lpm_mux:\$00000\|mux_flc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589990912461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threeToFour threeToFour:inst " "Elaborating entity \"threeToFour\" for hierarchy \"threeToFour:inst\"" {  } { { "MU0CPU.bdf" "inst" { Schematic "//icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/MU0CPU.bdf" { { 88 1032 1200 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589990912510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPUState CPUState:stateMachine " "Elaborating entity \"CPUState\" for hierarchy \"CPUState:stateMachine\"" {  } { { "MU0CPU.bdf" "stateMachine" { Schematic "//icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/MU0CPU.bdf" { { 904 624 776 1016 "stateMachine" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589990912545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF LPM_FF:FSMFF " "Elaborating entity \"LPM_FF\" for hierarchy \"LPM_FF:FSMFF\"" {  } { { "MU0CPU.bdf" "FSMFF" { Schematic "//icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/MU0CPU.bdf" { { 760 624 800 904 "FSMFF" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589990912589 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_FF:FSMFF " "Elaborated megafunction instantiation \"LPM_FF:FSMFF\"" {  } { { "MU0CPU.bdf" "" { Schematic "//icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/MU0CPU.bdf" { { 760 624 800 904 "FSMFF" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589990912599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_FF:FSMFF " "Instantiated megafunction \"LPM_FF:FSMFF\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589990912599 ""}  } { { "MU0CPU.bdf" "" { Schematic "//icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/MU0CPU.bdf" { { 760 624 800 904 "FSMFF" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589990912599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM\"" {  } { { "MU0CPU.bdf" "RAM" { Schematic "//icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/MU0CPU.bdf" { { 488 752 968 616 "RAM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589990912610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:RAM\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "//icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/RAM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589990912689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:RAM\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "//icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/RAM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589990912699 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589990912700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589990912700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file task5test.mif " "Parameter \"init_file\" = \"task5test.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589990912700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589990912700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589990912700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589990912700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589990912700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589990912700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589990912700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589990912700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589990912700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589990912700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589990912700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589990912700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589990912700 ""}  } { { "RAM.v" "" { Text "//icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/RAM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589990912700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dro1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dro1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dro1 " "Found entity 1: altsyncram_dro1" {  } { { "db/altsyncram_dro1.tdf" "" { Text "//icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/db/altsyncram_dro1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589990912769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589990912769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dro1 RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_dro1:auto_generated " "Elaborating entity \"altsyncram_dro1\" for hierarchy \"RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_dro1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589990912772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:MUX1 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:MUX1\"" {  } { { "MU0CPU.bdf" "MUX1" { Schematic "//icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/MU0CPU.bdf" { { 288 944 1056 376 "MUX1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589990912853 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:MUX1 " "Elaborated megafunction instantiation \"BUSMUX:MUX1\"" {  } { { "MU0CPU.bdf" "" { Schematic "//icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/MU0CPU.bdf" { { 288 944 1056 376 "MUX1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589990912880 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:MUX1 " "Instantiated megafunction \"BUSMUX:MUX1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589990912880 ""}  } { { "MU0CPU.bdf" "" { Schematic "//icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/MU0CPU.bdf" { { 288 944 1056 376 "MUX1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589990912880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:MUX1\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:MUX1\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589990912895 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:MUX1\|lpm_mux:\$00000 BUSMUX:MUX1 " "Elaborated megafunction instantiation \"BUSMUX:MUX1\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:MUX1\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "MU0CPU.bdf" "" { Schematic "//icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/MU0CPU.bdf" { { 288 944 1056 376 "MUX1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589990912908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_blc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_blc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_blc " "Found entity 1: mux_blc" {  } { { "db/mux_blc.tdf" "" { Text "//icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/db/mux_blc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589990912967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589990912967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_blc BUSMUX:MUX1\|lpm_mux:\$00000\|mux_blc:auto_generated " "Elaborating entity \"mux_blc\" for hierarchy \"BUSMUX:MUX1\|lpm_mux:\$00000\|mux_blc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589990912971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:PC " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:PC\"" {  } { { "MU0CPU.bdf" "PC" { Schematic "//icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/MU0CPU.bdf" { { 240 776 912 440 "PC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589990913070 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:PC " "Elaborated megafunction instantiation \"LPM_COUNTER:PC\"" {  } { { "MU0CPU.bdf" "" { Schematic "//icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/MU0CPU.bdf" { { 240 776 912 440 "PC" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589990913082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:PC " "Instantiated megafunction \"LPM_COUNTER:PC\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589990913083 ""}  } { { "MU0CPU.bdf" "" { Schematic "//icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/MU0CPU.bdf" { { 240 776 912 440 "PC" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589990913083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0gh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0gh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0gh " "Found entity 1: cntr_0gh" {  } { { "db/cntr_0gh.tdf" "" { Text "//icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/db/cntr_0gh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589990913150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589990913150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0gh LPM_COUNTER:PC\|cntr_0gh:auto_generated " "Elaborating entity \"cntr_0gh\" for hierarchy \"LPM_COUNTER:PC\|cntr_0gh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589990913153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF LPM_FF:IR " "Elaborating entity \"LPM_FF\" for hierarchy \"LPM_FF:IR\"" {  } { { "MU0CPU.bdf" "IR" { Schematic "//icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/MU0CPU.bdf" { { 328 240 416 472 "IR" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589990913197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_FF:IR " "Elaborated megafunction instantiation \"LPM_FF:IR\"" {  } { { "MU0CPU.bdf" "" { Schematic "//icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/MU0CPU.bdf" { { 328 240 416 472 "IR" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589990913208 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_FF:IR " "Instantiated megafunction \"LPM_FF:IR\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589990913208 ""}  } { { "MU0CPU.bdf" "" { Schematic "//icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/MU0CPU.bdf" { { 328 240 416 472 "IR" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589990913208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB LPM_ADD_SUB:alu " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"LPM_ADD_SUB:alu\"" {  } { { "MU0CPU.bdf" "alu" { Schematic "//icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/MU0CPU.bdf" { { 416 1272 1432 584 "alu" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589990913263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ADD_SUB:alu " "Elaborated megafunction instantiation \"LPM_ADD_SUB:alu\"" {  } { { "MU0CPU.bdf" "" { Schematic "//icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/MU0CPU.bdf" { { 416 1272 1432 584 "alu" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589990913276 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ADD_SUB:alu " "Instantiated megafunction \"LPM_ADD_SUB:alu\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589990913277 ""}  } { { "MU0CPU.bdf" "" { Schematic "//icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/MU0CPU.bdf" { { 416 1272 1432 584 "alu" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589990913277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i1b " "Found entity 1: add_sub_i1b" {  } { { "db/add_sub_i1b.tdf" "" { Text "//icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/db/add_sub_i1b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589990913341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589990913341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_i1b LPM_ADD_SUB:alu\|add_sub_i1b:auto_generated " "Elaborating entity \"add_sub_i1b\" for hierarchy \"LPM_ADD_SUB:alu\|add_sub_i1b:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589990913345 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CurrentState\[2\] GND " "Pin \"CurrentState\[2\]\" is stuck at GND" {  } { { "MU0CPU.bdf" "" { Schematic "//icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/MU0CPU.bdf" { { 824 416 592 840 "CurrentState\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589990914391 "|MU0CPU|CurrentState[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "NextState\[2\] GND " "Pin \"NextState\[2\]\" is stuck at GND" {  } { { "MU0CPU.bdf" "" { Schematic "//icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/MU0CPU.bdf" { { 936 824 840 1112 "NextState\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589990914391 "|MU0CPU|NextState[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1589990914391 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1589990914461 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1589990915314 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589990915314 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "339 " "Implemented 339 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1589990916642 ""} { "Info" "ICUT_CUT_TM_OPINS" "167 " "Implemented 167 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1589990916642 ""} { "Info" "ICUT_CUT_TM_LCELLS" "154 " "Implemented 154 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1589990916642 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1589990916642 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1589990916642 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4894 " "Peak virtual memory: 4894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589990916743 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 20 17:08:36 2020 " "Processing ended: Wed May 20 17:08:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589990916743 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589990916743 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589990916743 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589990916743 ""}
