Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:/UEFS/MI-SistemasDigitais/ProblemaLCD/ --output-directory=D:/UEFS/MI-SistemasDigitais/ProblemaLCD/problemaLCD/ --report-file=bsf:D:/UEFS/MI-SistemasDigitais/ProblemaLCD/problemaLCD.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE30F23C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=D:/UEFS/MI-SistemasDigitais/ProblemaLCD/problemaLCD.qsys
Progress: Loading ProblemaLCD/problemaLCD.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding BotaoSubir [altera_avalon_pio 13.1]
Progress: Parameterizing module BotaoSubir
Progress: Adding BotaoDescer [altera_avalon_pio 13.1]
Progress: Parameterizing module BotaoDescer
Progress: Adding BotaoEntrar [altera_avalon_pio 13.1]
Progress: Parameterizing module BotaoEntrar
Progress: Adding BotaoVoltar [altera_avalon_pio 13.1]
Progress: Parameterizing module BotaoVoltar
Progress: Adding LedVermelho [altera_avalon_pio 13.1]
Progress: Parameterizing module LedVermelho
Progress: Adding LedVerde [altera_avalon_pio 13.1]
Progress: Parameterizing module LedVerde
Progress: Adding LedAzul [altera_avalon_pio 13.1]
Progress: Parameterizing module LedAzul
Progress: Adding ConexaoLCD_0 [ConexaoLCD 1.0]
Progress: Parameterizing module ConexaoLCD_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: problemaLCD.BotaoSubir: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: problemaLCD.BotaoDescer: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: problemaLCD.BotaoEntrar: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: problemaLCD.BotaoVoltar: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:/UEFS/MI-SistemasDigitais/ProblemaLCD/ --output-directory=D:/UEFS/MI-SistemasDigitais/ProblemaLCD/problemaLCD/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:D:/UEFS/MI-SistemasDigitais/ProblemaLCD/problemaLCD.html --report-file=sopcinfo:D:/UEFS/MI-SistemasDigitais/ProblemaLCD/problemaLCD.sopcinfo --report-file=cmp:D:/UEFS/MI-SistemasDigitais/ProblemaLCD/problemaLCD.cmp --report-file=qip:D:/UEFS/MI-SistemasDigitais/ProblemaLCD/problemaLCD/synthesis/problemaLCD.qip --report-file=svd --report-file=regmap:D:/UEFS/MI-SistemasDigitais/ProblemaLCD/problemaLCD/synthesis/problemaLCD.regmap --report-file=debuginfo:D:/UEFS/MI-SistemasDigitais/ProblemaLCD/problemaLCD/synthesis/problemaLCD.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE30F23C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=D:/UEFS/MI-SistemasDigitais/ProblemaLCD/problemaLCD.qsys --language=VERILOG
Progress: Loading ProblemaLCD/problemaLCD.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding BotaoSubir [altera_avalon_pio 13.1]
Progress: Parameterizing module BotaoSubir
Progress: Adding BotaoDescer [altera_avalon_pio 13.1]
Progress: Parameterizing module BotaoDescer
Progress: Adding BotaoEntrar [altera_avalon_pio 13.1]
Progress: Parameterizing module BotaoEntrar
Progress: Adding BotaoVoltar [altera_avalon_pio 13.1]
Progress: Parameterizing module BotaoVoltar
Progress: Adding LedVermelho [altera_avalon_pio 13.1]
Progress: Parameterizing module LedVermelho
Progress: Adding LedVerde [altera_avalon_pio 13.1]
Progress: Parameterizing module LedVerde
Progress: Adding LedAzul [altera_avalon_pio 13.1]
Progress: Parameterizing module LedAzul
Progress: Adding ConexaoLCD_0 [ConexaoLCD 1.0]
Progress: Parameterizing module ConexaoLCD_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: problemaLCD.BotaoSubir: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: problemaLCD.BotaoDescer: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: problemaLCD.BotaoEntrar: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: problemaLCD.BotaoVoltar: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: problemaLCD: Generating problemaLCD "problemaLCD" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 11 modules, 29 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 10 modules, 29 connections
Info: merlin_translator_transform: After transform: 21 modules, 62 connections
Info: merlin_domain_transform: After transform: 42 modules, 173 connections
Info: merlin_router_transform: After transform: 53 modules, 206 connections
Info: merlin_network_to_switch_transform: After transform: 74 modules, 250 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 76 modules, 325 connections
Info: merlin_hierarchy_transform: After transform: 12 modules, 31 connections
Info: merlin_mm_transform: After transform: 12 modules, 31 connections
Info: merlin_interrupt_mapper_transform: After transform: 13 modules, 34 connections
Info: reset_adaptation_transform: After transform: 15 modules, 46 connections
Info: nios2_qsys_0: Starting RTL generation for module 'problemaLCD_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec D:/quartus13/quartus/bin/eperlcmd.exe -I D:/quartus13/quartus/bin/perl/lib -I D:/quartus13/quartus/sopc_builder/bin/europa -I D:/quartus13/quartus/sopc_builder/bin/perl_lib -I D:/quartus13/quartus/sopc_builder/bin -I D:/quartus13/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I D:/quartus13/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I D:/quartus13/quartus/../ip/altera/nios2_ip/altera_nios2 -I D:/quartus13/quartus/../ip/altera/nios2_ip/altera_nios2 -- D:/quartus13/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=problemaLCD_nios2_qsys_0 --dir=C:/Users/BRUNO/AppData/Local/Temp/alt7807_2694165737819427275.dir/0001_nios2_qsys_0_gen/ --quartus_dir=D:/quartus13/quartus --verilog --config=C:/Users/BRUNO/AppData/Local/Temp/alt7807_2694165737819427275.dir/0001_nios2_qsys_0_gen//problemaLCD_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2018.10.03 15:46:58 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2018.10.03 15:46:58 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2018.10.03 15:47:06 (*)   Couldn't query license setup in Quartus directory D:/quartus13/quartus
Info: nios2_qsys_0: # 2018.10.03 15:47:06 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2018.10.03 15:47:06 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2018.10.03 15:47:06 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2018.10.03 15:47:06 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2018.10.03 15:47:06 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2018.10.03 15:47:06 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2018.10.03 15:47:08 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2018.10.03 15:47:08 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2018.10.03 15:47:11 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'problemaLCD_nios2_qsys_0'
Info: nios2_qsys_0: "problemaLCD" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'problemaLCD_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec D:/quartus13/quartus/bin/perl/bin/perl.exe -I D:/quartus13/quartus/bin/perl/lib -I D:/quartus13/quartus/sopc_builder/bin/europa -I D:/quartus13/quartus/sopc_builder/bin/perl_lib -I D:/quartus13/quartus/sopc_builder/bin -I D:/quartus13/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus13/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/quartus13/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=problemaLCD_onchip_memory2_0 --dir=C:/Users/BRUNO/AppData/Local/Temp/alt7807_2694165737819427275.dir/0002_onchip_memory2_0_gen/ --quartus_dir=D:/quartus13/quartus --verilog --config=C:/Users/BRUNO/AppData/Local/Temp/alt7807_2694165737819427275.dir/0002_onchip_memory2_0_gen//problemaLCD_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'problemaLCD_onchip_memory2_0'
Info: onchip_memory2_0: "problemaLCD" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: BotaoSubir: Starting RTL generation for module 'problemaLCD_BotaoSubir'
Info: BotaoSubir:   Generation command is [exec D:/quartus13/quartus/bin/perl/bin/perl.exe -I D:/quartus13/quartus/bin/perl/lib -I D:/quartus13/quartus/sopc_builder/bin/europa -I D:/quartus13/quartus/sopc_builder/bin/perl_lib -I D:/quartus13/quartus/sopc_builder/bin -I D:/quartus13/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus13/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/quartus13/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=problemaLCD_BotaoSubir --dir=C:/Users/BRUNO/AppData/Local/Temp/alt7807_2694165737819427275.dir/0003_BotaoSubir_gen/ --quartus_dir=D:/quartus13/quartus --verilog --config=C:/Users/BRUNO/AppData/Local/Temp/alt7807_2694165737819427275.dir/0003_BotaoSubir_gen//problemaLCD_BotaoSubir_component_configuration.pl  --do_build_sim=0  ]
Info: BotaoSubir: Done RTL generation for module 'problemaLCD_BotaoSubir'
Info: BotaoSubir: "problemaLCD" instantiated altera_avalon_pio "BotaoSubir"
Info: LedVermelho: Starting RTL generation for module 'problemaLCD_LedVermelho'
Info: LedVermelho:   Generation command is [exec D:/quartus13/quartus/bin/perl/bin/perl.exe -I D:/quartus13/quartus/bin/perl/lib -I D:/quartus13/quartus/sopc_builder/bin/europa -I D:/quartus13/quartus/sopc_builder/bin/perl_lib -I D:/quartus13/quartus/sopc_builder/bin -I D:/quartus13/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus13/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/quartus13/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=problemaLCD_LedVermelho --dir=C:/Users/BRUNO/AppData/Local/Temp/alt7807_2694165737819427275.dir/0004_LedVermelho_gen/ --quartus_dir=D:/quartus13/quartus --verilog --config=C:/Users/BRUNO/AppData/Local/Temp/alt7807_2694165737819427275.dir/0004_LedVermelho_gen//problemaLCD_LedVermelho_component_configuration.pl  --do_build_sim=0  ]
Info: LedVermelho: Done RTL generation for module 'problemaLCD_LedVermelho'
Info: LedVermelho: "problemaLCD" instantiated altera_avalon_pio "LedVermelho"
Info: ConexaoLCD_0: "problemaLCD" instantiated ConexaoLCD "ConexaoLCD_0"
Info: pipeline_bridge_swap_transform: After transform: 66 modules, 222 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 66 modules, 222 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 66 modules, 222 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 66 modules, 222 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 66 modules, 222 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 66 modules, 222 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 66 modules, 222 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 66 modules, 222 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 66 modules, 222 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 66 modules, 222 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 66 modules, 222 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 66 modules, 222 connections
Info: mm_interconnect_0: "problemaLCD" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "problemaLCD" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "problemaLCD" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: Reusing file D:/UEFS/MI-SistemasDigitais/ProblemaLCD/problemaLCD/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/UEFS/MI-SistemasDigitais/ProblemaLCD/problemaLCD/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file D:/UEFS/MI-SistemasDigitais/ProblemaLCD/problemaLCD/synthesis/submodules/altera_merlin_arbitrator.sv
Info: problemaLCD: Done "problemaLCD" with 25 modules, 39 files, 972336 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
