
NODE2atmega.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000112  00800200  00001024  000010b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001024  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000012  00800312  00800312  000011ca  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000011ca  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001228  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001f0  00000000  00000000  00001268  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000023a9  00000000  00000000  00001458  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000015ec  00000000  00000000  00003801  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000112c  00000000  00000000  00004ded  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000004b4  00000000  00000000  00005f1c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000009a0  00000000  00000000  000063d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000e9a  00000000  00000000  00006d70  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000170  00000000  00000000  00007c0a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	df c0       	rjmp	.+446    	; 0x1c4 <__bad_interrupt>
       6:	00 00       	nop
       8:	dd c0       	rjmp	.+442    	; 0x1c4 <__bad_interrupt>
       a:	00 00       	nop
       c:	2b c1       	rjmp	.+598    	; 0x264 <__vector_3>
       e:	00 00       	nop
      10:	d9 c0       	rjmp	.+434    	; 0x1c4 <__bad_interrupt>
      12:	00 00       	nop
      14:	d7 c0       	rjmp	.+430    	; 0x1c4 <__bad_interrupt>
      16:	00 00       	nop
      18:	d5 c0       	rjmp	.+426    	; 0x1c4 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d3 c0       	rjmp	.+422    	; 0x1c4 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d1 c0       	rjmp	.+418    	; 0x1c4 <__bad_interrupt>
      22:	00 00       	nop
      24:	cf c0       	rjmp	.+414    	; 0x1c4 <__bad_interrupt>
      26:	00 00       	nop
      28:	cd c0       	rjmp	.+410    	; 0x1c4 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cb c0       	rjmp	.+406    	; 0x1c4 <__bad_interrupt>
      2e:	00 00       	nop
      30:	c9 c0       	rjmp	.+402    	; 0x1c4 <__bad_interrupt>
      32:	00 00       	nop
      34:	c7 c0       	rjmp	.+398    	; 0x1c4 <__bad_interrupt>
      36:	00 00       	nop
      38:	c5 c0       	rjmp	.+394    	; 0x1c4 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c3 c0       	rjmp	.+390    	; 0x1c4 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c1 c0       	rjmp	.+386    	; 0x1c4 <__bad_interrupt>
      42:	00 00       	nop
      44:	bf c0       	rjmp	.+382    	; 0x1c4 <__bad_interrupt>
      46:	00 00       	nop
      48:	bd c0       	rjmp	.+378    	; 0x1c4 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bb c0       	rjmp	.+374    	; 0x1c4 <__bad_interrupt>
      4e:	00 00       	nop
      50:	b9 c0       	rjmp	.+370    	; 0x1c4 <__bad_interrupt>
      52:	00 00       	nop
      54:	b7 c0       	rjmp	.+366    	; 0x1c4 <__bad_interrupt>
      56:	00 00       	nop
      58:	b5 c0       	rjmp	.+362    	; 0x1c4 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b3 c0       	rjmp	.+358    	; 0x1c4 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b1 c0       	rjmp	.+354    	; 0x1c4 <__bad_interrupt>
      62:	00 00       	nop
      64:	af c0       	rjmp	.+350    	; 0x1c4 <__bad_interrupt>
      66:	00 00       	nop
      68:	ad c0       	rjmp	.+346    	; 0x1c4 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ab c0       	rjmp	.+342    	; 0x1c4 <__bad_interrupt>
      6e:	00 00       	nop
      70:	a9 c0       	rjmp	.+338    	; 0x1c4 <__bad_interrupt>
      72:	00 00       	nop
      74:	a7 c0       	rjmp	.+334    	; 0x1c4 <__bad_interrupt>
      76:	00 00       	nop
      78:	a5 c0       	rjmp	.+330    	; 0x1c4 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a3 c0       	rjmp	.+326    	; 0x1c4 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a1 c0       	rjmp	.+322    	; 0x1c4 <__bad_interrupt>
      82:	00 00       	nop
      84:	9f c0       	rjmp	.+318    	; 0x1c4 <__bad_interrupt>
      86:	00 00       	nop
      88:	9d c0       	rjmp	.+314    	; 0x1c4 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9b c0       	rjmp	.+310    	; 0x1c4 <__bad_interrupt>
      8e:	00 00       	nop
      90:	99 c0       	rjmp	.+306    	; 0x1c4 <__bad_interrupt>
      92:	00 00       	nop
      94:	97 c0       	rjmp	.+302    	; 0x1c4 <__bad_interrupt>
      96:	00 00       	nop
      98:	95 c0       	rjmp	.+298    	; 0x1c4 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	91 c2       	rjmp	.+1314   	; 0x5c0 <__vector_39>
      9e:	00 00       	nop
      a0:	91 c0       	rjmp	.+290    	; 0x1c4 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	8f c0       	rjmp	.+286    	; 0x1c4 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8d c0       	rjmp	.+282    	; 0x1c4 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8b c0       	rjmp	.+278    	; 0x1c4 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	89 c0       	rjmp	.+274    	; 0x1c4 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	87 c0       	rjmp	.+270    	; 0x1c4 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	85 c0       	rjmp	.+266    	; 0x1c4 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	83 c0       	rjmp	.+262    	; 0x1c4 <__bad_interrupt>
      be:	00 00       	nop
      c0:	81 c0       	rjmp	.+258    	; 0x1c4 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	7f c0       	rjmp	.+254    	; 0x1c4 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7d c0       	rjmp	.+250    	; 0x1c4 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7b c0       	rjmp	.+246    	; 0x1c4 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	79 c0       	rjmp	.+242    	; 0x1c4 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	77 c0       	rjmp	.+238    	; 0x1c4 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	75 c0       	rjmp	.+234    	; 0x1c4 <__bad_interrupt>
      da:	00 00       	nop
      dc:	73 c0       	rjmp	.+230    	; 0x1c4 <__bad_interrupt>
      de:	00 00       	nop
      e0:	71 c0       	rjmp	.+226    	; 0x1c4 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	fe 02       	muls	r31, r30
      e6:	50 03       	mulsu	r21, r16
      e8:	50 03       	mulsu	r21, r16
      ea:	50 03       	mulsu	r21, r16
      ec:	50 03       	mulsu	r21, r16
      ee:	50 03       	mulsu	r21, r16
      f0:	50 03       	mulsu	r21, r16
      f2:	50 03       	mulsu	r21, r16
      f4:	fe 02       	muls	r31, r30
      f6:	50 03       	mulsu	r21, r16
      f8:	50 03       	mulsu	r21, r16
      fa:	50 03       	mulsu	r21, r16
      fc:	50 03       	mulsu	r21, r16
      fe:	50 03       	mulsu	r21, r16
     100:	50 03       	mulsu	r21, r16
     102:	50 03       	mulsu	r21, r16
     104:	00 03       	mulsu	r16, r16
     106:	50 03       	mulsu	r21, r16
     108:	50 03       	mulsu	r21, r16
     10a:	50 03       	mulsu	r21, r16
     10c:	50 03       	mulsu	r21, r16
     10e:	50 03       	mulsu	r21, r16
     110:	50 03       	mulsu	r21, r16
     112:	50 03       	mulsu	r21, r16
     114:	50 03       	mulsu	r21, r16
     116:	50 03       	mulsu	r21, r16
     118:	50 03       	mulsu	r21, r16
     11a:	50 03       	mulsu	r21, r16
     11c:	50 03       	mulsu	r21, r16
     11e:	50 03       	mulsu	r21, r16
     120:	50 03       	mulsu	r21, r16
     122:	50 03       	mulsu	r21, r16
     124:	00 03       	mulsu	r16, r16
     126:	50 03       	mulsu	r21, r16
     128:	50 03       	mulsu	r21, r16
     12a:	50 03       	mulsu	r21, r16
     12c:	50 03       	mulsu	r21, r16
     12e:	50 03       	mulsu	r21, r16
     130:	50 03       	mulsu	r21, r16
     132:	50 03       	mulsu	r21, r16
     134:	50 03       	mulsu	r21, r16
     136:	50 03       	mulsu	r21, r16
     138:	50 03       	mulsu	r21, r16
     13a:	50 03       	mulsu	r21, r16
     13c:	50 03       	mulsu	r21, r16
     13e:	50 03       	mulsu	r21, r16
     140:	50 03       	mulsu	r21, r16
     142:	50 03       	mulsu	r21, r16
     144:	4c 03       	fmul	r20, r20
     146:	50 03       	mulsu	r21, r16
     148:	50 03       	mulsu	r21, r16
     14a:	50 03       	mulsu	r21, r16
     14c:	50 03       	mulsu	r21, r16
     14e:	50 03       	mulsu	r21, r16
     150:	50 03       	mulsu	r21, r16
     152:	50 03       	mulsu	r21, r16
     154:	29 03       	fmul	r18, r17
     156:	50 03       	mulsu	r21, r16
     158:	50 03       	mulsu	r21, r16
     15a:	50 03       	mulsu	r21, r16
     15c:	50 03       	mulsu	r21, r16
     15e:	50 03       	mulsu	r21, r16
     160:	50 03       	mulsu	r21, r16
     162:	50 03       	mulsu	r21, r16
     164:	50 03       	mulsu	r21, r16
     166:	50 03       	mulsu	r21, r16
     168:	50 03       	mulsu	r21, r16
     16a:	50 03       	mulsu	r21, r16
     16c:	50 03       	mulsu	r21, r16
     16e:	50 03       	mulsu	r21, r16
     170:	50 03       	mulsu	r21, r16
     172:	50 03       	mulsu	r21, r16
     174:	1d 03       	fmul	r17, r21
     176:	50 03       	mulsu	r21, r16
     178:	50 03       	mulsu	r21, r16
     17a:	50 03       	mulsu	r21, r16
     17c:	50 03       	mulsu	r21, r16
     17e:	50 03       	mulsu	r21, r16
     180:	50 03       	mulsu	r21, r16
     182:	50 03       	mulsu	r21, r16
     184:	3b 03       	fmul	r19, r19

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	13 e0       	ldi	r17, 0x03	; 3
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e4 e2       	ldi	r30, 0x24	; 36
     19e:	f0 e1       	ldi	r31, 0x10	; 16
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a2 31       	cpi	r26, 0x12	; 18
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	23 e0       	ldi	r18, 0x03	; 3
     1b2:	a2 e1       	ldi	r26, 0x12	; 18
     1b4:	b3 e0       	ldi	r27, 0x03	; 3
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a4 32       	cpi	r26, 0x24	; 36
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	91 d0       	rcall	.+290    	; 0x2e4 <main>
     1c2:	2e c7       	rjmp	.+3676   	; 0x1020 <_exit>

000001c4 <__bad_interrupt>:
     1c4:	1d cf       	rjmp	.-454    	; 0x0 <__vectors>

000001c6 <CAN_init>:
		//Message not received
		//message.id = -1;
	//}
	
	return message;
}
     1c6:	cf 93       	push	r28
     1c8:	df 93       	push	r29
     1ca:	d6 d0       	rcall	.+428    	; 0x378 <MCP_init>
     1cc:	48 e6       	ldi	r20, 0x68	; 104
     1ce:	60 e6       	ldi	r22, 0x60	; 96
     1d0:	80 e6       	ldi	r24, 0x60	; 96
     1d2:	eb d0       	rcall	.+470    	; 0x3aa <MCP_bit_modify>
     1d4:	41 e0       	ldi	r20, 0x01	; 1
     1d6:	63 e0       	ldi	r22, 0x03	; 3
     1d8:	8b e2       	ldi	r24, 0x2B	; 43
     1da:	e7 d0       	rcall	.+462    	; 0x3aa <MCP_bit_modify>
     1dc:	40 e0       	ldi	r20, 0x00	; 0
     1de:	60 ee       	ldi	r22, 0xE0	; 224
     1e0:	8f e0       	ldi	r24, 0x0F	; 15
     1e2:	e3 d0       	rcall	.+454    	; 0x3aa <MCP_bit_modify>
     1e4:	8e e0       	ldi	r24, 0x0E	; 14
     1e6:	b6 d0       	rcall	.+364    	; 0x354 <MCP_read>
     1e8:	1f 92       	push	r1
     1ea:	8f 93       	push	r24
     1ec:	c7 e0       	ldi	r28, 0x07	; 7
     1ee:	d2 e0       	ldi	r29, 0x02	; 2
     1f0:	df 93       	push	r29
     1f2:	cf 93       	push	r28
     1f4:	e3 d2       	rcall	.+1478   	; 0x7bc <printf>
     1f6:	8c e2       	ldi	r24, 0x2C	; 44
     1f8:	ad d0       	rcall	.+346    	; 0x354 <MCP_read>
     1fa:	1f 92       	push	r1
     1fc:	8f 93       	push	r24
     1fe:	df 93       	push	r29
     200:	cf 93       	push	r28
     202:	dc d2       	rcall	.+1464   	; 0x7bc <printf>
     204:	8d e2       	ldi	r24, 0x2D	; 45
     206:	a6 d0       	rcall	.+332    	; 0x354 <MCP_read>
     208:	1f 92       	push	r1
     20a:	8f 93       	push	r24
     20c:	8c e1       	ldi	r24, 0x1C	; 28
     20e:	92 e0       	ldi	r25, 0x02	; 2
     210:	9f 93       	push	r25
     212:	8f 93       	push	r24
     214:	d3 d2       	rcall	.+1446   	; 0x7bc <printf>
     216:	8e e0       	ldi	r24, 0x0E	; 14
     218:	9d d0       	rcall	.+314    	; 0x354 <MCP_read>
     21a:	80 7e       	andi	r24, 0xE0	; 224
     21c:	2d b7       	in	r18, 0x3d	; 61
     21e:	3e b7       	in	r19, 0x3e	; 62
     220:	24 5f       	subi	r18, 0xF4	; 244
     222:	3f 4f       	sbci	r19, 0xFF	; 255
     224:	0f b6       	in	r0, 0x3f	; 63
     226:	f8 94       	cli
     228:	3e bf       	out	0x3e, r19	; 62
     22a:	0f be       	out	0x3f, r0	; 63
     22c:	2d bf       	out	0x3d, r18	; 61
     22e:	88 23       	and	r24, r24
     230:	51 f0       	breq	.+20     	; 0x246 <CAN_init+0x80>
     232:	84 e3       	ldi	r24, 0x34	; 52
     234:	92 e0       	ldi	r25, 0x02	; 2
     236:	9f 93       	push	r25
     238:	8f 93       	push	r24
     23a:	c0 d2       	rcall	.+1408   	; 0x7bc <printf>
     23c:	0f 90       	pop	r0
     23e:	0f 90       	pop	r0
     240:	81 e0       	ldi	r24, 0x01	; 1
     242:	90 e0       	ldi	r25, 0x00	; 0
     244:	02 c0       	rjmp	.+4      	; 0x24a <CAN_init+0x84>
     246:	80 e0       	ldi	r24, 0x00	; 0
     248:	90 e0       	ldi	r25, 0x00	; 0
     24a:	df 91       	pop	r29
     24c:	cf 91       	pop	r28
     24e:	08 95       	ret

00000250 <CAN_int_vect>:
     250:	40 e0       	ldi	r20, 0x00	; 0
     252:	61 e0       	ldi	r22, 0x01	; 1
     254:	8c e2       	ldi	r24, 0x2C	; 44
     256:	a9 d0       	rcall	.+338    	; 0x3aa <MCP_bit_modify>
     258:	81 e0       	ldi	r24, 0x01	; 1
     25a:	80 93 12 03 	sts	0x0312, r24	; 0x800312 <__data_end>
     25e:	80 e0       	ldi	r24, 0x00	; 0
     260:	90 e0       	ldi	r25, 0x00	; 0
     262:	08 95       	ret

00000264 <__vector_3>:

//Interrupt service routine for CAN bus
ISR(INT2_vect) {
     264:	1f 92       	push	r1
     266:	0f 92       	push	r0
     268:	0f b6       	in	r0, 0x3f	; 63
     26a:	0f 92       	push	r0
     26c:	11 24       	eor	r1, r1
     26e:	0b b6       	in	r0, 0x3b	; 59
     270:	0f 92       	push	r0
     272:	2f 93       	push	r18
     274:	3f 93       	push	r19
     276:	4f 93       	push	r20
     278:	5f 93       	push	r21
     27a:	6f 93       	push	r22
     27c:	7f 93       	push	r23
     27e:	8f 93       	push	r24
     280:	9f 93       	push	r25
     282:	af 93       	push	r26
     284:	bf 93       	push	r27
     286:	ef 93       	push	r30
     288:	ff 93       	push	r31
//	_delay_ms(10);
	CAN_int_vect();
     28a:	e2 df       	rcall	.-60     	; 0x250 <CAN_int_vect>
   printf("INTERRUPT\r\n");
     28c:	8e e7       	ldi	r24, 0x7E	; 126
     28e:	92 e0       	ldi	r25, 0x02	; 2
     290:	a8 d2       	rcall	.+1360   	; 0x7e2 <puts>
// 	else if (interrupt & MCP_RX1IF){
// 		rx_flag = 1;
// 		// clear CANINTF.RX1IF
// 		MCP_bit_modify(MCP_CANINTF, 0x02, 0x00);
// 	}
}
     292:	ff 91       	pop	r31
     294:	ef 91       	pop	r30
     296:	bf 91       	pop	r27
     298:	af 91       	pop	r26
     29a:	9f 91       	pop	r25
     29c:	8f 91       	pop	r24
     29e:	7f 91       	pop	r23
     2a0:	6f 91       	pop	r22
     2a2:	5f 91       	pop	r21
     2a4:	4f 91       	pop	r20
     2a6:	3f 91       	pop	r19
     2a8:	2f 91       	pop	r18
     2aa:	0f 90       	pop	r0
     2ac:	0b be       	out	0x3b, r0	; 59
     2ae:	0f 90       	pop	r0
     2b0:	0f be       	out	0x3f, r0	; 63
     2b2:	0f 90       	pop	r0
     2b4:	1f 90       	pop	r1
     2b6:	18 95       	reti

000002b8 <DAC_init>:
#include <avr/interrupt.h>
#include "TWI_MASTER.h"
#include "UART.h"

void DAC_init() {
	sei();
     2b8:	78 94       	sei
	TWI_Master_Initialise();
     2ba:	56 c1       	rjmp	.+684    	; 0x568 <TWI_Master_Initialise>
     2bc:	08 95       	ret

000002be <DAC_send>:
}

void DAC_send(uint8_t data) {
     2be:	cf 93       	push	r28
     2c0:	df 93       	push	r29
     2c2:	00 d0       	rcall	.+0      	; 0x2c4 <DAC_send+0x6>
     2c4:	cd b7       	in	r28, 0x3d	; 61
     2c6:	de b7       	in	r29, 0x3e	; 62
	uint8_t address = 0b01011110;
	uint8_t command = 0b0;
	
	uint8_t message[3];
	message[0] = address;
     2c8:	9e e5       	ldi	r25, 0x5E	; 94
     2ca:	99 83       	std	Y+1, r25	; 0x01
	message[1] = command;
     2cc:	1a 82       	std	Y+2, r1	; 0x02
	message[2] = data;
     2ce:	8b 83       	std	Y+3, r24	; 0x03
	
	TWI_Start_Transceiver_With_Data(message, 3);
     2d0:	63 e0       	ldi	r22, 0x03	; 3
     2d2:	ce 01       	movw	r24, r28
     2d4:	01 96       	adiw	r24, 0x01	; 1
     2d6:	52 d1       	rcall	.+676    	; 0x57c <TWI_Start_Transceiver_With_Data>
     2d8:	0f 90       	pop	r0
     2da:	0f 90       	pop	r0
     2dc:	0f 90       	pop	r0
     2de:	df 91       	pop	r29
     2e0:	cf 91       	pop	r28
     2e2:	08 95       	ret

000002e4 <main>:
	int prev_ir_val = 0;
	

    int main(void){
		
		cli();
     2e4:	f8 94       	cli
		
		DDRF &= ~(1 << PINF0); //Set F0(ADC0) as input
     2e6:	80 98       	cbi	0x10, 0	; 16
		
		EICRA |= (0 << ISC21) | (0 << ISC20);
     2e8:	e9 e6       	ldi	r30, 0x69	; 105
     2ea:	f0 e0       	ldi	r31, 0x00	; 0
     2ec:	80 81       	ld	r24, Z
     2ee:	80 83       	st	Z, r24
		// Enable external interrupts of INT2
		EIMSK |= (1 << INT2);
     2f0:	ea 9a       	sbi	0x1d, 2	; 29
		
		DDRD &= ~(1 << PIND2);		//Set D2(INT2) as input
     2f2:	52 98       	cbi	0x0a, 2	; 10
		//int variabel = 1;
		
		can_msg can_msg_send;
		volatile can_msg can_msg_receive;
		
		UART_Init(UBRREG);
     2f4:	87 e6       	ldi	r24, 0x67	; 103
     2f6:	90 e0       	ldi	r25, 0x00	; 0
     2f8:	fc d1       	rcall	.+1016   	; 0x6f2 <UART_Init>
 		SPI_init();
     2fa:	0b d1       	rcall	.+534    	; 0x512 <SPI_init>
 		MCP_init();
     2fc:	3d d0       	rcall	.+122    	; 0x378 <MCP_init>
     2fe:	63 df       	rcall	.-314    	; 0x1c6 <CAN_init>

		if (CAN_init() == 0) {
     300:	89 2b       	or	r24, r25
     302:	41 f4       	brne	.+16     	; 0x314 <main+0x30>
     304:	89 e8       	ldi	r24, 0x89	; 137
     306:	92 e0       	ldi	r25, 0x02	; 2
			printf("CAN BE WORKING\n\r");
     308:	9f 93       	push	r25
     30a:	8f 93       	push	r24
     30c:	57 d2       	rcall	.+1198   	; 0x7bc <printf>
     30e:	0f 90       	pop	r0
     310:	0f 90       	pop	r0
     312:	07 c0       	rjmp	.+14     	; 0x322 <main+0x3e>
     314:	8a e9       	ldi	r24, 0x9A	; 154
     316:	92 e0       	ldi	r25, 0x02	; 2
			can_msg_send.id = 2;
			can_msg_send.length = 8;
			} else {
			printf("CAN NOT BE WORKING \n\r");
     318:	9f 93       	push	r25
     31a:	8f 93       	push	r24
     31c:	4f d2       	rcall	.+1182   	; 0x7bc <printf>
     31e:	0f 90       	pop	r0
     320:	0f 90       	pop	r0
     322:	80 eb       	ldi	r24, 0xB0	; 176
     324:	92 e0       	ldi	r25, 0x02	; 2
		}
		printf("Kommer den hit? \n\r");
     326:	9f 93       	push	r25
     328:	8f 93       	push	r24
     32a:	48 d2       	rcall	.+1168   	; 0x7bc <printf>
     32c:	c5 df       	rcall	.-118    	; 0x2b8 <DAC_init>
     32e:	be d0       	rcall	.+380    	; 0x4ac <motor_init>
		
		DAC_init();
     330:	0f 90       	pop	r0
     332:	0f 90       	pop	r0
		motor_init();
     334:	ff cf       	rjmp	.-2      	; 0x334 <main+0x50>

00000336 <MCP_reset>:
     336:	80 e0       	ldi	r24, 0x00	; 0
     338:	90 e0       	ldi	r25, 0x00	; 0
     33a:	0d d1       	rcall	.+538    	; 0x556 <SPI_set_ss>
     33c:	80 ec       	ldi	r24, 0xC0	; 192
	SPI_send(MCP_READ_STATUS);
	uint8_t status = SPI_send(0);
	SPI_set_ss(1);
	
	return status;
}
     33e:	05 d1       	rcall	.+522    	; 0x54a <SPI_send>
     340:	8f e1       	ldi	r24, 0x1F	; 31
     342:	93 e0       	ldi	r25, 0x03	; 3
     344:	01 97       	sbiw	r24, 0x01	; 1
     346:	f1 f7       	brne	.-4      	; 0x344 <MCP_reset+0xe>
     348:	00 c0       	rjmp	.+0      	; 0x34a <MCP_reset+0x14>
     34a:	00 00       	nop
     34c:	81 e0       	ldi	r24, 0x01	; 1
     34e:	90 e0       	ldi	r25, 0x00	; 0
     350:	02 c1       	rjmp	.+516    	; 0x556 <SPI_set_ss>
     352:	08 95       	ret

00000354 <MCP_read>:
     354:	cf 93       	push	r28
     356:	c8 2f       	mov	r28, r24
     358:	80 e0       	ldi	r24, 0x00	; 0
     35a:	90 e0       	ldi	r25, 0x00	; 0
     35c:	fc d0       	rcall	.+504    	; 0x556 <SPI_set_ss>
     35e:	83 e0       	ldi	r24, 0x03	; 3
     360:	f4 d0       	rcall	.+488    	; 0x54a <SPI_send>
     362:	8c 2f       	mov	r24, r28
     364:	f2 d0       	rcall	.+484    	; 0x54a <SPI_send>
     366:	80 e0       	ldi	r24, 0x00	; 0
     368:	f0 d0       	rcall	.+480    	; 0x54a <SPI_send>
     36a:	c8 2f       	mov	r28, r24
     36c:	81 e0       	ldi	r24, 0x01	; 1
     36e:	90 e0       	ldi	r25, 0x00	; 0
     370:	f2 d0       	rcall	.+484    	; 0x556 <SPI_set_ss>
     372:	8c 2f       	mov	r24, r28
     374:	cf 91       	pop	r28
     376:	08 95       	ret

00000378 <MCP_init>:
     378:	cc d0       	rcall	.+408    	; 0x512 <SPI_init>
     37a:	dd df       	rcall	.-70     	; 0x336 <MCP_reset>
     37c:	83 ec       	ldi	r24, 0xC3	; 195
     37e:	92 e0       	ldi	r25, 0x02	; 2
     380:	9f 93       	push	r25
     382:	8f 93       	push	r24
     384:	1b d2       	rcall	.+1078   	; 0x7bc <printf>
     386:	8e e0       	ldi	r24, 0x0E	; 14
     388:	e5 df       	rcall	.-54     	; 0x354 <MCP_read>
     38a:	80 7e       	andi	r24, 0xE0	; 224
     38c:	0f 90       	pop	r0
     38e:	0f 90       	pop	r0
     390:	80 38       	cpi	r24, 0x80	; 128
     392:	49 f0       	breq	.+18     	; 0x3a6 <MCP_init+0x2e>
     394:	8d ec       	ldi	r24, 0xCD	; 205
     396:	92 e0       	ldi	r25, 0x02	; 2
     398:	9f 93       	push	r25
     39a:	8f 93       	push	r24
     39c:	0f d2       	rcall	.+1054   	; 0x7bc <printf>
     39e:	0f 90       	pop	r0
     3a0:	0f 90       	pop	r0
     3a2:	81 e0       	ldi	r24, 0x01	; 1
     3a4:	08 95       	ret
     3a6:	80 e0       	ldi	r24, 0x00	; 0
     3a8:	08 95       	ret

000003aa <MCP_bit_modify>:

void MCP_bit_modify( uint8_t address, uint8_t mask, uint8_t data )
{
     3aa:	1f 93       	push	r17
     3ac:	cf 93       	push	r28
     3ae:	df 93       	push	r29
     3b0:	18 2f       	mov	r17, r24
     3b2:	d6 2f       	mov	r29, r22
     3b4:	c4 2f       	mov	r28, r20
	SPI_set_ss(0);
     3b6:	80 e0       	ldi	r24, 0x00	; 0
     3b8:	90 e0       	ldi	r25, 0x00	; 0
     3ba:	cd d0       	rcall	.+410    	; 0x556 <SPI_set_ss>
	SPI_send(MCP_BITMOD);
     3bc:	85 e0       	ldi	r24, 0x05	; 5
     3be:	c5 d0       	rcall	.+394    	; 0x54a <SPI_send>
	
	SPI_send(address);
     3c0:	81 2f       	mov	r24, r17
     3c2:	c3 d0       	rcall	.+390    	; 0x54a <SPI_send>
	SPI_send(mask);
     3c4:	8d 2f       	mov	r24, r29
     3c6:	c1 d0       	rcall	.+386    	; 0x54a <SPI_send>
	SPI_send(data);
     3c8:	8c 2f       	mov	r24, r28
     3ca:	bf d0       	rcall	.+382    	; 0x54a <SPI_send>
	
	SPI_set_ss(1);
     3cc:	81 e0       	ldi	r24, 0x01	; 1
     3ce:	90 e0       	ldi	r25, 0x00	; 0
     3d0:	c2 d0       	rcall	.+388    	; 0x556 <SPI_set_ss>
     3d2:	df 91       	pop	r29
}
     3d4:	cf 91       	pop	r28
     3d6:	1f 91       	pop	r17
     3d8:	08 95       	ret

000003da <motor_reset_encoder>:
     3da:	e2 e0       	ldi	r30, 0x02	; 2
			break;
	}
}

void motor_set_speed(uint8_t speed){
	DAC_send(speed);
     3dc:	f1 e0       	ldi	r31, 0x01	; 1
     3de:	80 81       	ld	r24, Z
     3e0:	8f 7b       	andi	r24, 0xBF	; 191
     3e2:	80 83       	st	Z, r24
     3e4:	8f e1       	ldi	r24, 0x1F	; 31
     3e6:	93 e0       	ldi	r25, 0x03	; 3
     3e8:	01 97       	sbiw	r24, 0x01	; 1
     3ea:	f1 f7       	brne	.-4      	; 0x3e8 <motor_reset_encoder+0xe>
     3ec:	00 c0       	rjmp	.+0      	; 0x3ee <motor_reset_encoder+0x14>
     3ee:	00 00       	nop
     3f0:	80 81       	ld	r24, Z
     3f2:	80 64       	ori	r24, 0x40	; 64
     3f4:	80 83       	st	Z, r24
     3f6:	08 95       	ret

000003f8 <motor_set_direction>:
     3f8:	88 23       	and	r24, r24
     3fa:	19 f0       	breq	.+6      	; 0x402 <__LOCK_REGION_LENGTH__+0x2>
     3fc:	81 30       	cpi	r24, 0x01	; 1
     3fe:	39 f0       	breq	.+14     	; 0x40e <__LOCK_REGION_LENGTH__+0xe>
     400:	08 95       	ret
     402:	e2 e0       	ldi	r30, 0x02	; 2
     404:	f1 e0       	ldi	r31, 0x01	; 1
     406:	80 81       	ld	r24, Z
     408:	8d 7f       	andi	r24, 0xFD	; 253
     40a:	80 83       	st	Z, r24
     40c:	08 95       	ret
     40e:	e2 e0       	ldi	r30, 0x02	; 2
     410:	f1 e0       	ldi	r31, 0x01	; 1
     412:	80 81       	ld	r24, Z
     414:	82 60       	ori	r24, 0x02	; 2
     416:	80 83       	st	Z, r24
     418:	08 95       	ret

0000041a <motor_read_rotation>:
}

int16_t motor_read_rotation(uint8_t reset_flag){
     41a:	cf 93       	push	r28
     41c:	df 93       	push	r29
	 |	    clear/set SEL opposite of datasheet        |
	 |  We don't know why, perhaps faulty motor box?   |
	 *-------------------------------------------------*/
	
	//Set !OE low to enable output of encoder
	clear_bit(PORTH, PH5);
     41e:	e2 e0       	ldi	r30, 0x02	; 2
     420:	f1 e0       	ldi	r31, 0x01	; 1
     422:	90 81       	ld	r25, Z
     424:	9f 7d       	andi	r25, 0xDF	; 223
     426:	90 83       	st	Z, r25
	
	//Set SEL high to get low byte
	set_bit(PORTH, PH3);
     428:	90 81       	ld	r25, Z
     42a:	98 60       	ori	r25, 0x08	; 8
     42c:	90 83       	st	Z, r25
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     42e:	af ee       	ldi	r26, 0xEF	; 239
     430:	b0 e0       	ldi	r27, 0x00	; 0
     432:	11 97       	sbiw	r26, 0x01	; 1
     434:	f1 f7       	brne	.-4      	; 0x432 <motor_read_rotation+0x18>
     436:	00 c0       	rjmp	.+0      	; 0x438 <motor_read_rotation+0x1e>
     438:	00 00       	nop
	
	//Wait about 20 microseconds
	_delay_us(60);
	
	//Read LSB
	uint8_t low = PINK;
     43a:	a6 e0       	ldi	r26, 0x06	; 6
     43c:	b1 e0       	ldi	r27, 0x01	; 1
     43e:	cc 91       	ld	r28, X
	
	//Set SEL low to get high byte
	clear_bit(PORTH, PH3);
     440:	90 81       	ld	r25, Z
     442:	97 7f       	andi	r25, 0xF7	; 247
     444:	90 83       	st	Z, r25
     446:	ef ee       	ldi	r30, 0xEF	; 239
     448:	f0 e0       	ldi	r31, 0x00	; 0
     44a:	31 97       	sbiw	r30, 0x01	; 1
     44c:	f1 f7       	brne	.-4      	; 0x44a <motor_read_rotation+0x30>
     44e:	00 c0       	rjmp	.+0      	; 0x450 <motor_read_rotation+0x36>
     450:	00 00       	nop
	
	//Wait about 20 microseconds
	_delay_us(60);
	
	//Read MSB
	uint8_t high = PINK;
     452:	dc 91       	ld	r29, X
	if (reset_flag) {
     454:	81 11       	cpse	r24, r1
 		//Toggle !RST to reset encoder
		motor_reset_encoder();
     456:	c1 df       	rcall	.-126    	; 0x3da <motor_reset_encoder>
	}
	//Set !OE high to disable output of encoder
	set_bit(PORTH, PH5);
     458:	e2 e0       	ldi	r30, 0x02	; 2
     45a:	f1 e0       	ldi	r31, 0x01	; 1
     45c:	80 81       	ld	r24, Z
     45e:	80 62       	ori	r24, 0x20	; 32
     460:	80 83       	st	Z, r24
	
	int16_t rot = (int16_t) ( (high << 8) | low);
	
	return rot;
     462:	8c 2f       	mov	r24, r28
     464:	90 e0       	ldi	r25, 0x00	; 0
}
     466:	9d 2b       	or	r25, r29
     468:	df 91       	pop	r29
     46a:	cf 91       	pop	r28
     46c:	08 95       	ret

0000046e <motor_calibrate>:

void motor_calibrate() {
     46e:	cf 93       	push	r28
     470:	df 93       	push	r29
	motor_set_direction(LEFT);
     472:	80 e0       	ldi	r24, 0x00	; 0
     474:	c1 df       	rcall	.-126    	; 0x3f8 <motor_set_direction>
			break;
	}
}

void motor_set_speed(uint8_t speed){
	DAC_send(speed);
     476:	84 e6       	ldi	r24, 0x64	; 100
     478:	22 df       	rcall	.-444    	; 0x2be <DAC_send>
}

void motor_calibrate() {
	motor_set_direction(LEFT);
	motor_set_speed(100);
	int16_t cur_rot = motor_read_rotation(0);
     47a:	80 e0       	ldi	r24, 0x00	; 0
     47c:	ce df       	rcall	.-100    	; 0x41a <motor_read_rotation>
     47e:	ec 01       	movw	r28, r24
     480:	01 c0       	rjmp	.+2      	; 0x484 <motor_calibrate+0x16>
     482:	ec 01       	movw	r28, r24
	// tester encodern for å se om den fungerer som angitt
	int16_t prev_rot = cur_rot+200;
	while(prev_rot != cur_rot) {
		prev_rot = cur_rot;
		_delay_ms(40);
		cur_rot = motor_read_rotation(0);
     484:	2f ef       	ldi	r18, 0xFF	; 255
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     486:	83 ef       	ldi	r24, 0xF3	; 243
     488:	91 e0       	ldi	r25, 0x01	; 1
     48a:	21 50       	subi	r18, 0x01	; 1
     48c:	80 40       	sbci	r24, 0x00	; 0
     48e:	90 40       	sbci	r25, 0x00	; 0
     490:	e1 f7       	brne	.-8      	; 0x48a <motor_calibrate+0x1c>
     492:	00 c0       	rjmp	.+0      	; 0x494 <motor_calibrate+0x26>
     494:	00 00       	nop
     496:	80 e0       	ldi	r24, 0x00	; 0
     498:	c0 df       	rcall	.-128    	; 0x41a <motor_read_rotation>
	motor_set_speed(100);
	int16_t cur_rot = motor_read_rotation(0);
	
	// tester encodern for å se om den fungerer som angitt
	int16_t prev_rot = cur_rot+200;
	while(prev_rot != cur_rot) {
     49a:	8c 17       	cp	r24, r28
     49c:	9d 07       	cpc	r25, r29
		prev_rot = cur_rot;
		_delay_ms(40);
		cur_rot = motor_read_rotation(0);
	}
	motor_reset_encoder();
     49e:	89 f7       	brne	.-30     	; 0x482 <motor_calibrate+0x14>
     4a0:	9c df       	rcall	.-200    	; 0x3da <motor_reset_encoder>
			break;
	}
}

void motor_set_speed(uint8_t speed){
	DAC_send(speed);
     4a2:	80 e0       	ldi	r24, 0x00	; 0
     4a4:	0c df       	rcall	.-488    	; 0x2be <DAC_send>
     4a6:	df 91       	pop	r29
		_delay_ms(40);
		cur_rot = motor_read_rotation(0);
	}
	motor_reset_encoder();
	motor_set_speed(0);
}
     4a8:	cf 91       	pop	r28
     4aa:	08 95       	ret

000004ac <motor_init>:
     4ac:	e1 e0       	ldi	r30, 0x01	; 1
#include "DAC_driver.h"

void motor_init(){
	
	// Enable motor
	set_bit(DDRH, PH4);
     4ae:	f1 e0       	ldi	r31, 0x01	; 1
     4b0:	80 81       	ld	r24, Z
     4b2:	80 61       	ori	r24, 0x10	; 16
     4b4:	80 83       	st	Z, r24
	set_bit(PORTH, PH4);
     4b6:	a2 e0       	ldi	r26, 0x02	; 2
     4b8:	b1 e0       	ldi	r27, 0x01	; 1
     4ba:	8c 91       	ld	r24, X
     4bc:	80 61       	ori	r24, 0x10	; 16
     4be:	8c 93       	st	X, r24
	
	// Set direction pin to output
	set_bit(DDRH, PH1);
     4c0:	80 81       	ld	r24, Z
     4c2:	82 60       	ori	r24, 0x02	; 2
     4c4:	80 83       	st	Z, r24
	
	//--------------------Set encoder pins to output and input mode----------------------
	
	// Output Enable pin (active low): !OE
	set_bit(DDRH, PH5);
     4c6:	80 81       	ld	r24, Z
     4c8:	80 62       	ori	r24, 0x20	; 32
     4ca:	80 83       	st	Z, r24
	
	//Selection pin: SEL
	set_bit(DDRH, PH3);
     4cc:	80 81       	ld	r24, Z
     4ce:	88 60       	ori	r24, 0x08	; 8
     4d0:	80 83       	st	Z, r24
	
	// Set Reset pin: RST
	set_bit(DDRH, PH6);
     4d2:	80 81       	ld	r24, Z
     4d4:	80 64       	ori	r24, 0x40	; 64
     4d6:	80 83       	st	Z, r24
	// Reset encoder
	motor_reset_encoder();
     4d8:	80 df       	rcall	.-256    	; 0x3da <motor_reset_encoder>
	
	// Set data bits to input: ??Ikke helt sikker på hva disse skal brukes til, encodern gir ut verdier igjennom MJ2
	clear_bit(DDRK, PK0);
     4da:	e7 e0       	ldi	r30, 0x07	; 7
     4dc:	f1 e0       	ldi	r31, 0x01	; 1
     4de:	80 81       	ld	r24, Z
     4e0:	8e 7f       	andi	r24, 0xFE	; 254
     4e2:	80 83       	st	Z, r24
	clear_bit(DDRK, PK1);
     4e4:	80 81       	ld	r24, Z
     4e6:	8d 7f       	andi	r24, 0xFD	; 253
     4e8:	80 83       	st	Z, r24
	clear_bit(DDRK, PK2);
     4ea:	80 81       	ld	r24, Z
     4ec:	8b 7f       	andi	r24, 0xFB	; 251
     4ee:	80 83       	st	Z, r24
	clear_bit(DDRK, PK3);
     4f0:	80 81       	ld	r24, Z
     4f2:	87 7f       	andi	r24, 0xF7	; 247
     4f4:	80 83       	st	Z, r24
	clear_bit(DDRK, PK4);
     4f6:	80 81       	ld	r24, Z
     4f8:	8f 7e       	andi	r24, 0xEF	; 239
     4fa:	80 83       	st	Z, r24
	clear_bit(DDRK, PK5);
     4fc:	80 81       	ld	r24, Z
     4fe:	8f 7d       	andi	r24, 0xDF	; 223
     500:	80 83       	st	Z, r24
	clear_bit(DDRK, PK6);
     502:	80 81       	ld	r24, Z
     504:	8f 7b       	andi	r24, 0xBF	; 191
     506:	80 83       	st	Z, r24
	clear_bit(DDRK, PK7);
     508:	80 81       	ld	r24, Z
     50a:	8f 77       	andi	r24, 0x7F	; 127
	
	motor_calibrate();
     50c:	80 83       	st	Z, r24
     50e:	af cf       	rjmp	.-162    	; 0x46e <motor_calibrate>
     510:	08 95       	ret

00000512 <SPI_init>:
	
	//Wait for data to be received
	while(!(SPSR & (1<<SPIF)));
	
	return SPDR;
}
     512:	8f ee       	ldi	r24, 0xEF	; 239
     514:	92 e0       	ldi	r25, 0x02	; 2
     516:	9f 93       	push	r25
     518:	8f 93       	push	r24
     51a:	50 d1       	rcall	.+672    	; 0x7bc <printf>
     51c:	84 b1       	in	r24, 0x04	; 4
     51e:	87 68       	ori	r24, 0x87	; 135
     520:	84 b9       	out	0x04, r24	; 4
     522:	23 98       	cbi	0x04, 3	; 4
     524:	8d ef       	ldi	r24, 0xFD	; 253
     526:	92 e0       	ldi	r25, 0x02	; 2
     528:	9f 93       	push	r25
     52a:	8f 93       	push	r24
     52c:	47 d1       	rcall	.+654    	; 0x7bc <printf>
     52e:	81 e5       	ldi	r24, 0x51	; 81
     530:	8c bd       	out	0x2c, r24	; 44
     532:	87 e0       	ldi	r24, 0x07	; 7
     534:	93 e0       	ldi	r25, 0x03	; 3
     536:	9f 93       	push	r25
     538:	8f 93       	push	r24
     53a:	40 d1       	rcall	.+640    	; 0x7bc <printf>
     53c:	0f 90       	pop	r0
     53e:	0f 90       	pop	r0
     540:	0f 90       	pop	r0
     542:	0f 90       	pop	r0
     544:	0f 90       	pop	r0
     546:	0f 90       	pop	r0
     548:	08 95       	ret

0000054a <SPI_send>:
     54a:	8e bd       	out	0x2e, r24	; 46
     54c:	0d b4       	in	r0, 0x2d	; 45
     54e:	07 fe       	sbrs	r0, 7
     550:	fd cf       	rjmp	.-6      	; 0x54c <SPI_send+0x2>
     552:	8e b5       	in	r24, 0x2e	; 46
     554:	08 95       	ret

00000556 <SPI_set_ss>:


void SPI_set_ss( int select )
{
	//for ATmega 162 set chip-select
	if (select == 1){
     556:	81 30       	cpi	r24, 0x01	; 1
     558:	91 05       	cpc	r25, r1
     55a:	11 f4       	brne	.+4      	; 0x560 <SPI_set_ss+0xa>
		set_bit(PORTB, SPI_SS);
     55c:	2f 9a       	sbi	0x05, 7	; 5
     55e:	08 95       	ret
	}
	else if (select == 0){
     560:	89 2b       	or	r24, r25
     562:	09 f4       	brne	.+2      	; 0x566 <SPI_set_ss+0x10>
		clear_bit(PORTB, SPI_SS);
     564:	2f 98       	cbi	0x05, 7	; 5
     566:	08 95       	ret

00000568 <TWI_Master_Initialise>:
		{
			msg[ i ] = TWI_buf[ i ];
		}
	}
	return( TWI_statusReg.lastTransOK );
}
     568:	8c e0       	ldi	r24, 0x0C	; 12
     56a:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7000b8>
     56e:	8f ef       	ldi	r24, 0xFF	; 255
     570:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     574:	84 e0       	ldi	r24, 0x04	; 4
     576:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     57a:	08 95       	ret

0000057c <TWI_Start_Transceiver_With_Data>:
     57c:	dc 01       	movw	r26, r24
     57e:	ec eb       	ldi	r30, 0xBC	; 188
     580:	f0 e0       	ldi	r31, 0x00	; 0
     582:	90 81       	ld	r25, Z
     584:	90 fd       	sbrc	r25, 0
     586:	fd cf       	rjmp	.-6      	; 0x582 <TWI_Start_Transceiver_With_Data+0x6>
     588:	60 93 15 03 	sts	0x0315, r22	; 0x800315 <TWI_msgSize>
     58c:	8c 91       	ld	r24, X
     58e:	80 93 16 03 	sts	0x0316, r24	; 0x800316 <TWI_buf>
     592:	80 fd       	sbrc	r24, 0
     594:	0c c0       	rjmp	.+24     	; 0x5ae <TWI_Start_Transceiver_With_Data+0x32>
     596:	62 30       	cpi	r22, 0x02	; 2
     598:	50 f0       	brcs	.+20     	; 0x5ae <TWI_Start_Transceiver_With_Data+0x32>
     59a:	fd 01       	movw	r30, r26
     59c:	31 96       	adiw	r30, 0x01	; 1
     59e:	a7 e1       	ldi	r26, 0x17	; 23
     5a0:	b3 e0       	ldi	r27, 0x03	; 3
     5a2:	81 e0       	ldi	r24, 0x01	; 1
     5a4:	91 91       	ld	r25, Z+
     5a6:	9d 93       	st	X+, r25
     5a8:	8f 5f       	subi	r24, 0xFF	; 255
     5aa:	68 13       	cpse	r22, r24
     5ac:	fb cf       	rjmp	.-10     	; 0x5a4 <TWI_Start_Transceiver_With_Data+0x28>
     5ae:	10 92 14 03 	sts	0x0314, r1	; 0x800314 <TWI_statusReg>
     5b2:	88 ef       	ldi	r24, 0xF8	; 248
     5b4:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
     5b8:	85 ea       	ldi	r24, 0xA5	; 165
     5ba:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     5be:	08 95       	ret

000005c0 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     5c0:	1f 92       	push	r1
     5c2:	0f 92       	push	r0
     5c4:	0f b6       	in	r0, 0x3f	; 63
     5c6:	0f 92       	push	r0
     5c8:	11 24       	eor	r1, r1
     5ca:	0b b6       	in	r0, 0x3b	; 59
     5cc:	0f 92       	push	r0
     5ce:	2f 93       	push	r18
     5d0:	3f 93       	push	r19
     5d2:	8f 93       	push	r24
     5d4:	9f 93       	push	r25
     5d6:	af 93       	push	r26
     5d8:	bf 93       	push	r27
     5da:	ef 93       	push	r30
     5dc:	ff 93       	push	r31
	static unsigned char TWI_bufPtr;
	
	switch (TWSR)
     5de:	e0 91 b9 00 	lds	r30, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     5e2:	8e 2f       	mov	r24, r30
     5e4:	90 e0       	ldi	r25, 0x00	; 0
     5e6:	fc 01       	movw	r30, r24
     5e8:	38 97       	sbiw	r30, 0x08	; 8
     5ea:	e1 35       	cpi	r30, 0x51	; 81
     5ec:	f1 05       	cpc	r31, r1
     5ee:	08 f0       	brcs	.+2      	; 0x5f2 <__vector_39+0x32>
     5f0:	57 c0       	rjmp	.+174    	; 0x6a0 <__vector_39+0xe0>
     5f2:	88 27       	eor	r24, r24
     5f4:	ee 58       	subi	r30, 0x8E	; 142
     5f6:	ff 4f       	sbci	r31, 0xFF	; 255
     5f8:	8f 4f       	sbci	r24, 0xFF	; 255
     5fa:	8e c0       	rjmp	.+284    	; 0x718 <__tablejump2__>
	{
		case TWI_START:             // START has been transmitted
		case TWI_REP_START:         // Repeated START has been transmitted
		TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     5fc:	10 92 13 03 	sts	0x0313, r1	; 0x800313 <TWI_bufPtr.1672>
		case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
		case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
		if (TWI_bufPtr < TWI_msgSize)
     600:	e0 91 13 03 	lds	r30, 0x0313	; 0x800313 <TWI_bufPtr.1672>
     604:	80 91 15 03 	lds	r24, 0x0315	; 0x800315 <TWI_msgSize>
     608:	e8 17       	cp	r30, r24
     60a:	70 f4       	brcc	.+28     	; 0x628 <__vector_39+0x68>
		{
			TWDR = TWI_buf[TWI_bufPtr++];
     60c:	81 e0       	ldi	r24, 0x01	; 1
     60e:	8e 0f       	add	r24, r30
     610:	80 93 13 03 	sts	0x0313, r24	; 0x800313 <TWI_bufPtr.1672>
     614:	f0 e0       	ldi	r31, 0x00	; 0
     616:	ea 5e       	subi	r30, 0xEA	; 234
     618:	fc 4f       	sbci	r31, 0xFC	; 252
     61a:	80 81       	ld	r24, Z
     61c:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     620:	85 e8       	ldi	r24, 0x85	; 133
     622:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     626:	43 c0       	rjmp	.+134    	; 0x6ae <__vector_39+0xee>
			(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
			(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
			(0<<TWWC);                                 //
		}else                    // Send STOP after last byte
		{
			TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully.
     628:	80 91 14 03 	lds	r24, 0x0314	; 0x800314 <TWI_statusReg>
     62c:	81 60       	ori	r24, 0x01	; 1
     62e:	80 93 14 03 	sts	0x0314, r24	; 0x800314 <TWI_statusReg>
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     632:	84 e9       	ldi	r24, 0x94	; 148
     634:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     638:	3a c0       	rjmp	.+116    	; 0x6ae <__vector_39+0xee>
			(0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
			(0<<TWWC);                                 //
		}
		break;
		case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
		TWI_buf[TWI_bufPtr++] = TWDR;
     63a:	e0 91 13 03 	lds	r30, 0x0313	; 0x800313 <TWI_bufPtr.1672>
     63e:	81 e0       	ldi	r24, 0x01	; 1
     640:	8e 0f       	add	r24, r30
     642:	80 93 13 03 	sts	0x0313, r24	; 0x800313 <TWI_bufPtr.1672>
     646:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     64a:	f0 e0       	ldi	r31, 0x00	; 0
     64c:	ea 5e       	subi	r30, 0xEA	; 234
     64e:	fc 4f       	sbci	r31, 0xFC	; 252
     650:	80 83       	st	Z, r24
		case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
		if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     652:	20 91 13 03 	lds	r18, 0x0313	; 0x800313 <TWI_bufPtr.1672>
     656:	30 e0       	ldi	r19, 0x00	; 0
     658:	80 91 15 03 	lds	r24, 0x0315	; 0x800315 <TWI_msgSize>
     65c:	90 e0       	ldi	r25, 0x00	; 0
     65e:	01 97       	sbiw	r24, 0x01	; 1
     660:	28 17       	cp	r18, r24
     662:	39 07       	cpc	r19, r25
     664:	24 f4       	brge	.+8      	; 0x66e <__vector_39+0xae>
		{
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     666:	85 ec       	ldi	r24, 0xC5	; 197
     668:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     66c:	20 c0       	rjmp	.+64     	; 0x6ae <__vector_39+0xee>
			(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
			(1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
			(0<<TWWC);                                 //
		}else                    // Send NACK after next reception
		{
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     66e:	85 e8       	ldi	r24, 0x85	; 133
     670:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     674:	1c c0       	rjmp	.+56     	; 0x6ae <__vector_39+0xee>
			(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
			(0<<TWWC);                                 //
		}
		break;
		case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
		TWI_buf[TWI_bufPtr] = TWDR;
     676:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     67a:	e0 91 13 03 	lds	r30, 0x0313	; 0x800313 <TWI_bufPtr.1672>
     67e:	f0 e0       	ldi	r31, 0x00	; 0
     680:	ea 5e       	subi	r30, 0xEA	; 234
     682:	fc 4f       	sbci	r31, 0xFC	; 252
     684:	80 83       	st	Z, r24
		TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully.
     686:	80 91 14 03 	lds	r24, 0x0314	; 0x800314 <TWI_statusReg>
     68a:	81 60       	ori	r24, 0x01	; 1
     68c:	80 93 14 03 	sts	0x0314, r24	; 0x800314 <TWI_statusReg>
		TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     690:	84 e9       	ldi	r24, 0x94	; 148
     692:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
		(0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
		(0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
		(0<<TWWC);                                 //
		break;
     696:	0b c0       	rjmp	.+22     	; 0x6ae <__vector_39+0xee>
		case TWI_ARB_LOST:          // Arbitration lost
		TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     698:	85 ea       	ldi	r24, 0xA5	; 165
     69a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
		(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
		(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
		(0<<TWWC);                                 //
		break;
     69e:	07 c0       	rjmp	.+14     	; 0x6ae <__vector_39+0xee>
		case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received
		case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
		//    case TWI_NO_STATE              // No relevant state information available; TWINT = “0”
		case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
		default:
		TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     6a0:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     6a4:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
		// Reset TWI Interface
		TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     6a8:	84 e0       	ldi	r24, 0x04	; 4
     6aa:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
		(0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
		(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
		(0<<TWWC);                                 //
	}
     6ae:	ff 91       	pop	r31
     6b0:	ef 91       	pop	r30
     6b2:	bf 91       	pop	r27
     6b4:	af 91       	pop	r26
     6b6:	9f 91       	pop	r25
     6b8:	8f 91       	pop	r24
     6ba:	3f 91       	pop	r19
     6bc:	2f 91       	pop	r18
     6be:	0f 90       	pop	r0
     6c0:	0b be       	out	0x3b, r0	; 59
     6c2:	0f 90       	pop	r0
     6c4:	0f be       	out	0x3f, r0	; 63
     6c6:	0f 90       	pop	r0
     6c8:	1f 90       	pop	r1
     6ca:	18 95       	reti

000006cc <UART_TX>:
}

int UART_TX(char data, FILE * _in){
	(void)(_in);
	
	while( !(UCSR0A & (1 << UDRE0)) );
     6cc:	e0 ec       	ldi	r30, 0xC0	; 192
     6ce:	f0 e0       	ldi	r31, 0x00	; 0
     6d0:	90 81       	ld	r25, Z
     6d2:	95 ff       	sbrs	r25, 5
     6d4:	fd cf       	rjmp	.-6      	; 0x6d0 <UART_TX+0x4>
	
	// send data
	UDR0 = data;
     6d6:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
	
	return 0;
}
     6da:	80 e0       	ldi	r24, 0x00	; 0
     6dc:	90 e0       	ldi	r25, 0x00	; 0
     6de:	08 95       	ret

000006e0 <UART_RX>:

int UART_RX(FILE * _in ){
	(void)(_in);
	while( !(UCSR0A & (1 << RXC0)) );
     6e0:	e0 ec       	ldi	r30, 0xC0	; 192
     6e2:	f0 e0       	ldi	r31, 0x00	; 0
     6e4:	80 81       	ld	r24, Z
     6e6:	88 23       	and	r24, r24
     6e8:	ec f7       	brge	.-6      	; 0x6e4 <UART_RX+0x4>
	
	// Data recieved
	return UDR0;
     6ea:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
     6ee:	90 e0       	ldi	r25, 0x00	; 0
     6f0:	08 95       	ret

000006f2 <UART_Init>:


void UART_Init(unsigned int ubrr)
{
	// Baud rate
	UBRR0H = (unsigned char)(ubrr >> 8);
     6f2:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
	UBRR0L = (unsigned char)(ubrr);
     6f6:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
	
	// Enable Rx and Tx
	
	UCSR0B = (1 << RXEN0 ) | (1 << TXEN0);
     6fa:	88 e1       	ldi	r24, 0x18	; 24
     6fc:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7000c1>
	UCSR0C = (1 << USBS0);
     700:	e2 ec       	ldi	r30, 0xC2	; 194
     702:	f0 e0       	ldi	r31, 0x00	; 0
     704:	88 e0       	ldi	r24, 0x08	; 8
     706:	80 83       	st	Z, r24
	UCSR0C = (3 << UCSZ00);
     708:	86 e0       	ldi	r24, 0x06	; 6
     70a:	80 83       	st	Z, r24
	
	

	
	fdevopen(UART_TX, UART_RX);
     70c:	60 e7       	ldi	r22, 0x70	; 112
     70e:	73 e0       	ldi	r23, 0x03	; 3
     710:	86 e6       	ldi	r24, 0x66	; 102
     712:	93 e0       	ldi	r25, 0x03	; 3
     714:	09 c0       	rjmp	.+18     	; 0x728 <fdevopen>
     716:	08 95       	ret

00000718 <__tablejump2__>:
     718:	ee 0f       	add	r30, r30
     71a:	ff 1f       	adc	r31, r31
     71c:	88 1f       	adc	r24, r24
     71e:	8b bf       	out	0x3b, r24	; 59
     720:	07 90       	elpm	r0, Z+
     722:	f6 91       	elpm	r31, Z
     724:	e0 2d       	mov	r30, r0
     726:	19 94       	eijmp

00000728 <fdevopen>:
     728:	0f 93       	push	r16
     72a:	1f 93       	push	r17
     72c:	cf 93       	push	r28
     72e:	df 93       	push	r29
     730:	00 97       	sbiw	r24, 0x00	; 0
     732:	31 f4       	brne	.+12     	; 0x740 <fdevopen+0x18>
     734:	61 15       	cp	r22, r1
     736:	71 05       	cpc	r23, r1
     738:	19 f4       	brne	.+6      	; 0x740 <fdevopen+0x18>
     73a:	80 e0       	ldi	r24, 0x00	; 0
     73c:	90 e0       	ldi	r25, 0x00	; 0
     73e:	39 c0       	rjmp	.+114    	; 0x7b2 <fdevopen+0x8a>
     740:	8b 01       	movw	r16, r22
     742:	ec 01       	movw	r28, r24
     744:	6e e0       	ldi	r22, 0x0E	; 14
     746:	70 e0       	ldi	r23, 0x00	; 0
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	90 e0       	ldi	r25, 0x00	; 0
     74c:	77 d2       	rcall	.+1262   	; 0xc3c <calloc>
     74e:	fc 01       	movw	r30, r24
     750:	89 2b       	or	r24, r25
     752:	99 f3       	breq	.-26     	; 0x73a <fdevopen+0x12>
     754:	80 e8       	ldi	r24, 0x80	; 128
     756:	83 83       	std	Z+3, r24	; 0x03
     758:	01 15       	cp	r16, r1
     75a:	11 05       	cpc	r17, r1
     75c:	71 f0       	breq	.+28     	; 0x77a <fdevopen+0x52>
     75e:	13 87       	std	Z+11, r17	; 0x0b
     760:	02 87       	std	Z+10, r16	; 0x0a
     762:	81 e8       	ldi	r24, 0x81	; 129
     764:	83 83       	std	Z+3, r24	; 0x03
     766:	80 91 1a 03 	lds	r24, 0x031A	; 0x80031a <__iob>
     76a:	90 91 1b 03 	lds	r25, 0x031B	; 0x80031b <__iob+0x1>
     76e:	89 2b       	or	r24, r25
     770:	21 f4       	brne	.+8      	; 0x77a <fdevopen+0x52>
     772:	f0 93 1b 03 	sts	0x031B, r31	; 0x80031b <__iob+0x1>
     776:	e0 93 1a 03 	sts	0x031A, r30	; 0x80031a <__iob>
     77a:	20 97       	sbiw	r28, 0x00	; 0
     77c:	c9 f0       	breq	.+50     	; 0x7b0 <fdevopen+0x88>
     77e:	d1 87       	std	Z+9, r29	; 0x09
     780:	c0 87       	std	Z+8, r28	; 0x08
     782:	83 81       	ldd	r24, Z+3	; 0x03
     784:	82 60       	ori	r24, 0x02	; 2
     786:	83 83       	std	Z+3, r24	; 0x03
     788:	80 91 1c 03 	lds	r24, 0x031C	; 0x80031c <__iob+0x2>
     78c:	90 91 1d 03 	lds	r25, 0x031D	; 0x80031d <__iob+0x3>
     790:	89 2b       	or	r24, r25
     792:	71 f4       	brne	.+28     	; 0x7b0 <fdevopen+0x88>
     794:	f0 93 1d 03 	sts	0x031D, r31	; 0x80031d <__iob+0x3>
     798:	e0 93 1c 03 	sts	0x031C, r30	; 0x80031c <__iob+0x2>
     79c:	80 91 1e 03 	lds	r24, 0x031E	; 0x80031e <__iob+0x4>
     7a0:	90 91 1f 03 	lds	r25, 0x031F	; 0x80031f <__iob+0x5>
     7a4:	89 2b       	or	r24, r25
     7a6:	21 f4       	brne	.+8      	; 0x7b0 <fdevopen+0x88>
     7a8:	f0 93 1f 03 	sts	0x031F, r31	; 0x80031f <__iob+0x5>
     7ac:	e0 93 1e 03 	sts	0x031E, r30	; 0x80031e <__iob+0x4>
     7b0:	cf 01       	movw	r24, r30
     7b2:	df 91       	pop	r29
     7b4:	cf 91       	pop	r28
     7b6:	1f 91       	pop	r17
     7b8:	0f 91       	pop	r16
     7ba:	08 95       	ret

000007bc <printf>:
     7bc:	cf 93       	push	r28
     7be:	df 93       	push	r29
     7c0:	cd b7       	in	r28, 0x3d	; 61
     7c2:	de b7       	in	r29, 0x3e	; 62
     7c4:	ae 01       	movw	r20, r28
     7c6:	4a 5f       	subi	r20, 0xFA	; 250
     7c8:	5f 4f       	sbci	r21, 0xFF	; 255
     7ca:	fa 01       	movw	r30, r20
     7cc:	61 91       	ld	r22, Z+
     7ce:	71 91       	ld	r23, Z+
     7d0:	af 01       	movw	r20, r30
     7d2:	80 91 1c 03 	lds	r24, 0x031C	; 0x80031c <__iob+0x2>
     7d6:	90 91 1d 03 	lds	r25, 0x031D	; 0x80031d <__iob+0x3>
     7da:	33 d0       	rcall	.+102    	; 0x842 <vfprintf>
     7dc:	df 91       	pop	r29
     7de:	cf 91       	pop	r28
     7e0:	08 95       	ret

000007e2 <puts>:
     7e2:	0f 93       	push	r16
     7e4:	1f 93       	push	r17
     7e6:	cf 93       	push	r28
     7e8:	df 93       	push	r29
     7ea:	e0 91 1c 03 	lds	r30, 0x031C	; 0x80031c <__iob+0x2>
     7ee:	f0 91 1d 03 	lds	r31, 0x031D	; 0x80031d <__iob+0x3>
     7f2:	23 81       	ldd	r18, Z+3	; 0x03
     7f4:	21 ff       	sbrs	r18, 1
     7f6:	1b c0       	rjmp	.+54     	; 0x82e <puts+0x4c>
     7f8:	8c 01       	movw	r16, r24
     7fa:	d0 e0       	ldi	r29, 0x00	; 0
     7fc:	c0 e0       	ldi	r28, 0x00	; 0
     7fe:	f8 01       	movw	r30, r16
     800:	81 91       	ld	r24, Z+
     802:	8f 01       	movw	r16, r30
     804:	60 91 1c 03 	lds	r22, 0x031C	; 0x80031c <__iob+0x2>
     808:	70 91 1d 03 	lds	r23, 0x031D	; 0x80031d <__iob+0x3>
     80c:	db 01       	movw	r26, r22
     80e:	18 96       	adiw	r26, 0x08	; 8
     810:	ed 91       	ld	r30, X+
     812:	fc 91       	ld	r31, X
     814:	19 97       	sbiw	r26, 0x09	; 9
     816:	88 23       	and	r24, r24
     818:	31 f0       	breq	.+12     	; 0x826 <puts+0x44>
     81a:	19 95       	eicall
     81c:	89 2b       	or	r24, r25
     81e:	79 f3       	breq	.-34     	; 0x7fe <puts+0x1c>
     820:	df ef       	ldi	r29, 0xFF	; 255
     822:	cf ef       	ldi	r28, 0xFF	; 255
     824:	ec cf       	rjmp	.-40     	; 0x7fe <puts+0x1c>
     826:	8a e0       	ldi	r24, 0x0A	; 10
     828:	19 95       	eicall
     82a:	89 2b       	or	r24, r25
     82c:	19 f0       	breq	.+6      	; 0x834 <puts+0x52>
     82e:	8f ef       	ldi	r24, 0xFF	; 255
     830:	9f ef       	ldi	r25, 0xFF	; 255
     832:	02 c0       	rjmp	.+4      	; 0x838 <puts+0x56>
     834:	8d 2f       	mov	r24, r29
     836:	9c 2f       	mov	r25, r28
     838:	df 91       	pop	r29
     83a:	cf 91       	pop	r28
     83c:	1f 91       	pop	r17
     83e:	0f 91       	pop	r16
     840:	08 95       	ret

00000842 <vfprintf>:
     842:	2f 92       	push	r2
     844:	3f 92       	push	r3
     846:	4f 92       	push	r4
     848:	5f 92       	push	r5
     84a:	6f 92       	push	r6
     84c:	7f 92       	push	r7
     84e:	8f 92       	push	r8
     850:	9f 92       	push	r9
     852:	af 92       	push	r10
     854:	bf 92       	push	r11
     856:	cf 92       	push	r12
     858:	df 92       	push	r13
     85a:	ef 92       	push	r14
     85c:	ff 92       	push	r15
     85e:	0f 93       	push	r16
     860:	1f 93       	push	r17
     862:	cf 93       	push	r28
     864:	df 93       	push	r29
     866:	cd b7       	in	r28, 0x3d	; 61
     868:	de b7       	in	r29, 0x3e	; 62
     86a:	2b 97       	sbiw	r28, 0x0b	; 11
     86c:	0f b6       	in	r0, 0x3f	; 63
     86e:	f8 94       	cli
     870:	de bf       	out	0x3e, r29	; 62
     872:	0f be       	out	0x3f, r0	; 63
     874:	cd bf       	out	0x3d, r28	; 61
     876:	6c 01       	movw	r12, r24
     878:	7b 01       	movw	r14, r22
     87a:	8a 01       	movw	r16, r20
     87c:	fc 01       	movw	r30, r24
     87e:	17 82       	std	Z+7, r1	; 0x07
     880:	16 82       	std	Z+6, r1	; 0x06
     882:	83 81       	ldd	r24, Z+3	; 0x03
     884:	81 ff       	sbrs	r24, 1
     886:	bf c1       	rjmp	.+894    	; 0xc06 <vfprintf+0x3c4>
     888:	ce 01       	movw	r24, r28
     88a:	01 96       	adiw	r24, 0x01	; 1
     88c:	3c 01       	movw	r6, r24
     88e:	f6 01       	movw	r30, r12
     890:	93 81       	ldd	r25, Z+3	; 0x03
     892:	f7 01       	movw	r30, r14
     894:	93 fd       	sbrc	r25, 3
     896:	85 91       	lpm	r24, Z+
     898:	93 ff       	sbrs	r25, 3
     89a:	81 91       	ld	r24, Z+
     89c:	7f 01       	movw	r14, r30
     89e:	88 23       	and	r24, r24
     8a0:	09 f4       	brne	.+2      	; 0x8a4 <vfprintf+0x62>
     8a2:	ad c1       	rjmp	.+858    	; 0xbfe <vfprintf+0x3bc>
     8a4:	85 32       	cpi	r24, 0x25	; 37
     8a6:	39 f4       	brne	.+14     	; 0x8b6 <vfprintf+0x74>
     8a8:	93 fd       	sbrc	r25, 3
     8aa:	85 91       	lpm	r24, Z+
     8ac:	93 ff       	sbrs	r25, 3
     8ae:	81 91       	ld	r24, Z+
     8b0:	7f 01       	movw	r14, r30
     8b2:	85 32       	cpi	r24, 0x25	; 37
     8b4:	21 f4       	brne	.+8      	; 0x8be <vfprintf+0x7c>
     8b6:	b6 01       	movw	r22, r12
     8b8:	90 e0       	ldi	r25, 0x00	; 0
     8ba:	18 d3       	rcall	.+1584   	; 0xeec <fputc>
     8bc:	e8 cf       	rjmp	.-48     	; 0x88e <vfprintf+0x4c>
     8be:	91 2c       	mov	r9, r1
     8c0:	21 2c       	mov	r2, r1
     8c2:	31 2c       	mov	r3, r1
     8c4:	ff e1       	ldi	r31, 0x1F	; 31
     8c6:	f3 15       	cp	r31, r3
     8c8:	d8 f0       	brcs	.+54     	; 0x900 <vfprintf+0xbe>
     8ca:	8b 32       	cpi	r24, 0x2B	; 43
     8cc:	79 f0       	breq	.+30     	; 0x8ec <vfprintf+0xaa>
     8ce:	38 f4       	brcc	.+14     	; 0x8de <vfprintf+0x9c>
     8d0:	80 32       	cpi	r24, 0x20	; 32
     8d2:	79 f0       	breq	.+30     	; 0x8f2 <vfprintf+0xb0>
     8d4:	83 32       	cpi	r24, 0x23	; 35
     8d6:	a1 f4       	brne	.+40     	; 0x900 <vfprintf+0xbe>
     8d8:	23 2d       	mov	r18, r3
     8da:	20 61       	ori	r18, 0x10	; 16
     8dc:	1d c0       	rjmp	.+58     	; 0x918 <vfprintf+0xd6>
     8de:	8d 32       	cpi	r24, 0x2D	; 45
     8e0:	61 f0       	breq	.+24     	; 0x8fa <vfprintf+0xb8>
     8e2:	80 33       	cpi	r24, 0x30	; 48
     8e4:	69 f4       	brne	.+26     	; 0x900 <vfprintf+0xbe>
     8e6:	23 2d       	mov	r18, r3
     8e8:	21 60       	ori	r18, 0x01	; 1
     8ea:	16 c0       	rjmp	.+44     	; 0x918 <vfprintf+0xd6>
     8ec:	83 2d       	mov	r24, r3
     8ee:	82 60       	ori	r24, 0x02	; 2
     8f0:	38 2e       	mov	r3, r24
     8f2:	e3 2d       	mov	r30, r3
     8f4:	e4 60       	ori	r30, 0x04	; 4
     8f6:	3e 2e       	mov	r3, r30
     8f8:	2a c0       	rjmp	.+84     	; 0x94e <vfprintf+0x10c>
     8fa:	f3 2d       	mov	r31, r3
     8fc:	f8 60       	ori	r31, 0x08	; 8
     8fe:	1d c0       	rjmp	.+58     	; 0x93a <vfprintf+0xf8>
     900:	37 fc       	sbrc	r3, 7
     902:	2d c0       	rjmp	.+90     	; 0x95e <vfprintf+0x11c>
     904:	20 ed       	ldi	r18, 0xD0	; 208
     906:	28 0f       	add	r18, r24
     908:	2a 30       	cpi	r18, 0x0A	; 10
     90a:	40 f0       	brcs	.+16     	; 0x91c <vfprintf+0xda>
     90c:	8e 32       	cpi	r24, 0x2E	; 46
     90e:	b9 f4       	brne	.+46     	; 0x93e <vfprintf+0xfc>
     910:	36 fc       	sbrc	r3, 6
     912:	75 c1       	rjmp	.+746    	; 0xbfe <vfprintf+0x3bc>
     914:	23 2d       	mov	r18, r3
     916:	20 64       	ori	r18, 0x40	; 64
     918:	32 2e       	mov	r3, r18
     91a:	19 c0       	rjmp	.+50     	; 0x94e <vfprintf+0x10c>
     91c:	36 fe       	sbrs	r3, 6
     91e:	06 c0       	rjmp	.+12     	; 0x92c <vfprintf+0xea>
     920:	8a e0       	ldi	r24, 0x0A	; 10
     922:	98 9e       	mul	r9, r24
     924:	20 0d       	add	r18, r0
     926:	11 24       	eor	r1, r1
     928:	92 2e       	mov	r9, r18
     92a:	11 c0       	rjmp	.+34     	; 0x94e <vfprintf+0x10c>
     92c:	ea e0       	ldi	r30, 0x0A	; 10
     92e:	2e 9e       	mul	r2, r30
     930:	20 0d       	add	r18, r0
     932:	11 24       	eor	r1, r1
     934:	22 2e       	mov	r2, r18
     936:	f3 2d       	mov	r31, r3
     938:	f0 62       	ori	r31, 0x20	; 32
     93a:	3f 2e       	mov	r3, r31
     93c:	08 c0       	rjmp	.+16     	; 0x94e <vfprintf+0x10c>
     93e:	8c 36       	cpi	r24, 0x6C	; 108
     940:	21 f4       	brne	.+8      	; 0x94a <vfprintf+0x108>
     942:	83 2d       	mov	r24, r3
     944:	80 68       	ori	r24, 0x80	; 128
     946:	38 2e       	mov	r3, r24
     948:	02 c0       	rjmp	.+4      	; 0x94e <vfprintf+0x10c>
     94a:	88 36       	cpi	r24, 0x68	; 104
     94c:	41 f4       	brne	.+16     	; 0x95e <vfprintf+0x11c>
     94e:	f7 01       	movw	r30, r14
     950:	93 fd       	sbrc	r25, 3
     952:	85 91       	lpm	r24, Z+
     954:	93 ff       	sbrs	r25, 3
     956:	81 91       	ld	r24, Z+
     958:	7f 01       	movw	r14, r30
     95a:	81 11       	cpse	r24, r1
     95c:	b3 cf       	rjmp	.-154    	; 0x8c4 <vfprintf+0x82>
     95e:	98 2f       	mov	r25, r24
     960:	9f 7d       	andi	r25, 0xDF	; 223
     962:	95 54       	subi	r25, 0x45	; 69
     964:	93 30       	cpi	r25, 0x03	; 3
     966:	28 f4       	brcc	.+10     	; 0x972 <vfprintf+0x130>
     968:	0c 5f       	subi	r16, 0xFC	; 252
     96a:	1f 4f       	sbci	r17, 0xFF	; 255
     96c:	9f e3       	ldi	r25, 0x3F	; 63
     96e:	99 83       	std	Y+1, r25	; 0x01
     970:	0d c0       	rjmp	.+26     	; 0x98c <vfprintf+0x14a>
     972:	83 36       	cpi	r24, 0x63	; 99
     974:	31 f0       	breq	.+12     	; 0x982 <vfprintf+0x140>
     976:	83 37       	cpi	r24, 0x73	; 115
     978:	71 f0       	breq	.+28     	; 0x996 <vfprintf+0x154>
     97a:	83 35       	cpi	r24, 0x53	; 83
     97c:	09 f0       	breq	.+2      	; 0x980 <vfprintf+0x13e>
     97e:	55 c0       	rjmp	.+170    	; 0xa2a <vfprintf+0x1e8>
     980:	20 c0       	rjmp	.+64     	; 0x9c2 <vfprintf+0x180>
     982:	f8 01       	movw	r30, r16
     984:	80 81       	ld	r24, Z
     986:	89 83       	std	Y+1, r24	; 0x01
     988:	0e 5f       	subi	r16, 0xFE	; 254
     98a:	1f 4f       	sbci	r17, 0xFF	; 255
     98c:	88 24       	eor	r8, r8
     98e:	83 94       	inc	r8
     990:	91 2c       	mov	r9, r1
     992:	53 01       	movw	r10, r6
     994:	12 c0       	rjmp	.+36     	; 0x9ba <vfprintf+0x178>
     996:	28 01       	movw	r4, r16
     998:	f2 e0       	ldi	r31, 0x02	; 2
     99a:	4f 0e       	add	r4, r31
     99c:	51 1c       	adc	r5, r1
     99e:	f8 01       	movw	r30, r16
     9a0:	a0 80       	ld	r10, Z
     9a2:	b1 80       	ldd	r11, Z+1	; 0x01
     9a4:	36 fe       	sbrs	r3, 6
     9a6:	03 c0       	rjmp	.+6      	; 0x9ae <vfprintf+0x16c>
     9a8:	69 2d       	mov	r22, r9
     9aa:	70 e0       	ldi	r23, 0x00	; 0
     9ac:	02 c0       	rjmp	.+4      	; 0x9b2 <vfprintf+0x170>
     9ae:	6f ef       	ldi	r22, 0xFF	; 255
     9b0:	7f ef       	ldi	r23, 0xFF	; 255
     9b2:	c5 01       	movw	r24, r10
     9b4:	90 d2       	rcall	.+1312   	; 0xed6 <strnlen>
     9b6:	4c 01       	movw	r8, r24
     9b8:	82 01       	movw	r16, r4
     9ba:	f3 2d       	mov	r31, r3
     9bc:	ff 77       	andi	r31, 0x7F	; 127
     9be:	3f 2e       	mov	r3, r31
     9c0:	15 c0       	rjmp	.+42     	; 0x9ec <vfprintf+0x1aa>
     9c2:	28 01       	movw	r4, r16
     9c4:	22 e0       	ldi	r18, 0x02	; 2
     9c6:	42 0e       	add	r4, r18
     9c8:	51 1c       	adc	r5, r1
     9ca:	f8 01       	movw	r30, r16
     9cc:	a0 80       	ld	r10, Z
     9ce:	b1 80       	ldd	r11, Z+1	; 0x01
     9d0:	36 fe       	sbrs	r3, 6
     9d2:	03 c0       	rjmp	.+6      	; 0x9da <vfprintf+0x198>
     9d4:	69 2d       	mov	r22, r9
     9d6:	70 e0       	ldi	r23, 0x00	; 0
     9d8:	02 c0       	rjmp	.+4      	; 0x9de <vfprintf+0x19c>
     9da:	6f ef       	ldi	r22, 0xFF	; 255
     9dc:	7f ef       	ldi	r23, 0xFF	; 255
     9de:	c5 01       	movw	r24, r10
     9e0:	68 d2       	rcall	.+1232   	; 0xeb2 <strnlen_P>
     9e2:	4c 01       	movw	r8, r24
     9e4:	f3 2d       	mov	r31, r3
     9e6:	f0 68       	ori	r31, 0x80	; 128
     9e8:	3f 2e       	mov	r3, r31
     9ea:	82 01       	movw	r16, r4
     9ec:	33 fc       	sbrc	r3, 3
     9ee:	19 c0       	rjmp	.+50     	; 0xa22 <vfprintf+0x1e0>
     9f0:	82 2d       	mov	r24, r2
     9f2:	90 e0       	ldi	r25, 0x00	; 0
     9f4:	88 16       	cp	r8, r24
     9f6:	99 06       	cpc	r9, r25
     9f8:	a0 f4       	brcc	.+40     	; 0xa22 <vfprintf+0x1e0>
     9fa:	b6 01       	movw	r22, r12
     9fc:	80 e2       	ldi	r24, 0x20	; 32
     9fe:	90 e0       	ldi	r25, 0x00	; 0
     a00:	75 d2       	rcall	.+1258   	; 0xeec <fputc>
     a02:	2a 94       	dec	r2
     a04:	f5 cf       	rjmp	.-22     	; 0x9f0 <vfprintf+0x1ae>
     a06:	f5 01       	movw	r30, r10
     a08:	37 fc       	sbrc	r3, 7
     a0a:	85 91       	lpm	r24, Z+
     a0c:	37 fe       	sbrs	r3, 7
     a0e:	81 91       	ld	r24, Z+
     a10:	5f 01       	movw	r10, r30
     a12:	b6 01       	movw	r22, r12
     a14:	90 e0       	ldi	r25, 0x00	; 0
     a16:	6a d2       	rcall	.+1236   	; 0xeec <fputc>
     a18:	21 10       	cpse	r2, r1
     a1a:	2a 94       	dec	r2
     a1c:	21 e0       	ldi	r18, 0x01	; 1
     a1e:	82 1a       	sub	r8, r18
     a20:	91 08       	sbc	r9, r1
     a22:	81 14       	cp	r8, r1
     a24:	91 04       	cpc	r9, r1
     a26:	79 f7       	brne	.-34     	; 0xa06 <vfprintf+0x1c4>
     a28:	e1 c0       	rjmp	.+450    	; 0xbec <vfprintf+0x3aa>
     a2a:	84 36       	cpi	r24, 0x64	; 100
     a2c:	11 f0       	breq	.+4      	; 0xa32 <vfprintf+0x1f0>
     a2e:	89 36       	cpi	r24, 0x69	; 105
     a30:	39 f5       	brne	.+78     	; 0xa80 <vfprintf+0x23e>
     a32:	f8 01       	movw	r30, r16
     a34:	37 fe       	sbrs	r3, 7
     a36:	07 c0       	rjmp	.+14     	; 0xa46 <vfprintf+0x204>
     a38:	60 81       	ld	r22, Z
     a3a:	71 81       	ldd	r23, Z+1	; 0x01
     a3c:	82 81       	ldd	r24, Z+2	; 0x02
     a3e:	93 81       	ldd	r25, Z+3	; 0x03
     a40:	0c 5f       	subi	r16, 0xFC	; 252
     a42:	1f 4f       	sbci	r17, 0xFF	; 255
     a44:	08 c0       	rjmp	.+16     	; 0xa56 <vfprintf+0x214>
     a46:	60 81       	ld	r22, Z
     a48:	71 81       	ldd	r23, Z+1	; 0x01
     a4a:	07 2e       	mov	r0, r23
     a4c:	00 0c       	add	r0, r0
     a4e:	88 0b       	sbc	r24, r24
     a50:	99 0b       	sbc	r25, r25
     a52:	0e 5f       	subi	r16, 0xFE	; 254
     a54:	1f 4f       	sbci	r17, 0xFF	; 255
     a56:	f3 2d       	mov	r31, r3
     a58:	ff 76       	andi	r31, 0x6F	; 111
     a5a:	3f 2e       	mov	r3, r31
     a5c:	97 ff       	sbrs	r25, 7
     a5e:	09 c0       	rjmp	.+18     	; 0xa72 <vfprintf+0x230>
     a60:	90 95       	com	r25
     a62:	80 95       	com	r24
     a64:	70 95       	com	r23
     a66:	61 95       	neg	r22
     a68:	7f 4f       	sbci	r23, 0xFF	; 255
     a6a:	8f 4f       	sbci	r24, 0xFF	; 255
     a6c:	9f 4f       	sbci	r25, 0xFF	; 255
     a6e:	f0 68       	ori	r31, 0x80	; 128
     a70:	3f 2e       	mov	r3, r31
     a72:	2a e0       	ldi	r18, 0x0A	; 10
     a74:	30 e0       	ldi	r19, 0x00	; 0
     a76:	a3 01       	movw	r20, r6
     a78:	75 d2       	rcall	.+1258   	; 0xf64 <__ultoa_invert>
     a7a:	88 2e       	mov	r8, r24
     a7c:	86 18       	sub	r8, r6
     a7e:	44 c0       	rjmp	.+136    	; 0xb08 <vfprintf+0x2c6>
     a80:	85 37       	cpi	r24, 0x75	; 117
     a82:	31 f4       	brne	.+12     	; 0xa90 <vfprintf+0x24e>
     a84:	23 2d       	mov	r18, r3
     a86:	2f 7e       	andi	r18, 0xEF	; 239
     a88:	b2 2e       	mov	r11, r18
     a8a:	2a e0       	ldi	r18, 0x0A	; 10
     a8c:	30 e0       	ldi	r19, 0x00	; 0
     a8e:	25 c0       	rjmp	.+74     	; 0xada <vfprintf+0x298>
     a90:	93 2d       	mov	r25, r3
     a92:	99 7f       	andi	r25, 0xF9	; 249
     a94:	b9 2e       	mov	r11, r25
     a96:	8f 36       	cpi	r24, 0x6F	; 111
     a98:	c1 f0       	breq	.+48     	; 0xaca <vfprintf+0x288>
     a9a:	18 f4       	brcc	.+6      	; 0xaa2 <vfprintf+0x260>
     a9c:	88 35       	cpi	r24, 0x58	; 88
     a9e:	79 f0       	breq	.+30     	; 0xabe <vfprintf+0x27c>
     aa0:	ae c0       	rjmp	.+348    	; 0xbfe <vfprintf+0x3bc>
     aa2:	80 37       	cpi	r24, 0x70	; 112
     aa4:	19 f0       	breq	.+6      	; 0xaac <vfprintf+0x26a>
     aa6:	88 37       	cpi	r24, 0x78	; 120
     aa8:	21 f0       	breq	.+8      	; 0xab2 <vfprintf+0x270>
     aaa:	a9 c0       	rjmp	.+338    	; 0xbfe <vfprintf+0x3bc>
     aac:	e9 2f       	mov	r30, r25
     aae:	e0 61       	ori	r30, 0x10	; 16
     ab0:	be 2e       	mov	r11, r30
     ab2:	b4 fe       	sbrs	r11, 4
     ab4:	0d c0       	rjmp	.+26     	; 0xad0 <vfprintf+0x28e>
     ab6:	fb 2d       	mov	r31, r11
     ab8:	f4 60       	ori	r31, 0x04	; 4
     aba:	bf 2e       	mov	r11, r31
     abc:	09 c0       	rjmp	.+18     	; 0xad0 <vfprintf+0x28e>
     abe:	34 fe       	sbrs	r3, 4
     ac0:	0a c0       	rjmp	.+20     	; 0xad6 <vfprintf+0x294>
     ac2:	29 2f       	mov	r18, r25
     ac4:	26 60       	ori	r18, 0x06	; 6
     ac6:	b2 2e       	mov	r11, r18
     ac8:	06 c0       	rjmp	.+12     	; 0xad6 <vfprintf+0x294>
     aca:	28 e0       	ldi	r18, 0x08	; 8
     acc:	30 e0       	ldi	r19, 0x00	; 0
     ace:	05 c0       	rjmp	.+10     	; 0xada <vfprintf+0x298>
     ad0:	20 e1       	ldi	r18, 0x10	; 16
     ad2:	30 e0       	ldi	r19, 0x00	; 0
     ad4:	02 c0       	rjmp	.+4      	; 0xada <vfprintf+0x298>
     ad6:	20 e1       	ldi	r18, 0x10	; 16
     ad8:	32 e0       	ldi	r19, 0x02	; 2
     ada:	f8 01       	movw	r30, r16
     adc:	b7 fe       	sbrs	r11, 7
     ade:	07 c0       	rjmp	.+14     	; 0xaee <vfprintf+0x2ac>
     ae0:	60 81       	ld	r22, Z
     ae2:	71 81       	ldd	r23, Z+1	; 0x01
     ae4:	82 81       	ldd	r24, Z+2	; 0x02
     ae6:	93 81       	ldd	r25, Z+3	; 0x03
     ae8:	0c 5f       	subi	r16, 0xFC	; 252
     aea:	1f 4f       	sbci	r17, 0xFF	; 255
     aec:	06 c0       	rjmp	.+12     	; 0xafa <vfprintf+0x2b8>
     aee:	60 81       	ld	r22, Z
     af0:	71 81       	ldd	r23, Z+1	; 0x01
     af2:	80 e0       	ldi	r24, 0x00	; 0
     af4:	90 e0       	ldi	r25, 0x00	; 0
     af6:	0e 5f       	subi	r16, 0xFE	; 254
     af8:	1f 4f       	sbci	r17, 0xFF	; 255
     afa:	a3 01       	movw	r20, r6
     afc:	33 d2       	rcall	.+1126   	; 0xf64 <__ultoa_invert>
     afe:	88 2e       	mov	r8, r24
     b00:	86 18       	sub	r8, r6
     b02:	fb 2d       	mov	r31, r11
     b04:	ff 77       	andi	r31, 0x7F	; 127
     b06:	3f 2e       	mov	r3, r31
     b08:	36 fe       	sbrs	r3, 6
     b0a:	0d c0       	rjmp	.+26     	; 0xb26 <vfprintf+0x2e4>
     b0c:	23 2d       	mov	r18, r3
     b0e:	2e 7f       	andi	r18, 0xFE	; 254
     b10:	a2 2e       	mov	r10, r18
     b12:	89 14       	cp	r8, r9
     b14:	58 f4       	brcc	.+22     	; 0xb2c <vfprintf+0x2ea>
     b16:	34 fe       	sbrs	r3, 4
     b18:	0b c0       	rjmp	.+22     	; 0xb30 <vfprintf+0x2ee>
     b1a:	32 fc       	sbrc	r3, 2
     b1c:	09 c0       	rjmp	.+18     	; 0xb30 <vfprintf+0x2ee>
     b1e:	83 2d       	mov	r24, r3
     b20:	8e 7e       	andi	r24, 0xEE	; 238
     b22:	a8 2e       	mov	r10, r24
     b24:	05 c0       	rjmp	.+10     	; 0xb30 <vfprintf+0x2ee>
     b26:	b8 2c       	mov	r11, r8
     b28:	a3 2c       	mov	r10, r3
     b2a:	03 c0       	rjmp	.+6      	; 0xb32 <vfprintf+0x2f0>
     b2c:	b8 2c       	mov	r11, r8
     b2e:	01 c0       	rjmp	.+2      	; 0xb32 <vfprintf+0x2f0>
     b30:	b9 2c       	mov	r11, r9
     b32:	a4 fe       	sbrs	r10, 4
     b34:	0f c0       	rjmp	.+30     	; 0xb54 <vfprintf+0x312>
     b36:	fe 01       	movw	r30, r28
     b38:	e8 0d       	add	r30, r8
     b3a:	f1 1d       	adc	r31, r1
     b3c:	80 81       	ld	r24, Z
     b3e:	80 33       	cpi	r24, 0x30	; 48
     b40:	21 f4       	brne	.+8      	; 0xb4a <vfprintf+0x308>
     b42:	9a 2d       	mov	r25, r10
     b44:	99 7e       	andi	r25, 0xE9	; 233
     b46:	a9 2e       	mov	r10, r25
     b48:	09 c0       	rjmp	.+18     	; 0xb5c <vfprintf+0x31a>
     b4a:	a2 fe       	sbrs	r10, 2
     b4c:	06 c0       	rjmp	.+12     	; 0xb5a <vfprintf+0x318>
     b4e:	b3 94       	inc	r11
     b50:	b3 94       	inc	r11
     b52:	04 c0       	rjmp	.+8      	; 0xb5c <vfprintf+0x31a>
     b54:	8a 2d       	mov	r24, r10
     b56:	86 78       	andi	r24, 0x86	; 134
     b58:	09 f0       	breq	.+2      	; 0xb5c <vfprintf+0x31a>
     b5a:	b3 94       	inc	r11
     b5c:	a3 fc       	sbrc	r10, 3
     b5e:	10 c0       	rjmp	.+32     	; 0xb80 <vfprintf+0x33e>
     b60:	a0 fe       	sbrs	r10, 0
     b62:	06 c0       	rjmp	.+12     	; 0xb70 <vfprintf+0x32e>
     b64:	b2 14       	cp	r11, r2
     b66:	80 f4       	brcc	.+32     	; 0xb88 <vfprintf+0x346>
     b68:	28 0c       	add	r2, r8
     b6a:	92 2c       	mov	r9, r2
     b6c:	9b 18       	sub	r9, r11
     b6e:	0d c0       	rjmp	.+26     	; 0xb8a <vfprintf+0x348>
     b70:	b2 14       	cp	r11, r2
     b72:	58 f4       	brcc	.+22     	; 0xb8a <vfprintf+0x348>
     b74:	b6 01       	movw	r22, r12
     b76:	80 e2       	ldi	r24, 0x20	; 32
     b78:	90 e0       	ldi	r25, 0x00	; 0
     b7a:	b8 d1       	rcall	.+880    	; 0xeec <fputc>
     b7c:	b3 94       	inc	r11
     b7e:	f8 cf       	rjmp	.-16     	; 0xb70 <vfprintf+0x32e>
     b80:	b2 14       	cp	r11, r2
     b82:	18 f4       	brcc	.+6      	; 0xb8a <vfprintf+0x348>
     b84:	2b 18       	sub	r2, r11
     b86:	02 c0       	rjmp	.+4      	; 0xb8c <vfprintf+0x34a>
     b88:	98 2c       	mov	r9, r8
     b8a:	21 2c       	mov	r2, r1
     b8c:	a4 fe       	sbrs	r10, 4
     b8e:	0f c0       	rjmp	.+30     	; 0xbae <vfprintf+0x36c>
     b90:	b6 01       	movw	r22, r12
     b92:	80 e3       	ldi	r24, 0x30	; 48
     b94:	90 e0       	ldi	r25, 0x00	; 0
     b96:	aa d1       	rcall	.+852    	; 0xeec <fputc>
     b98:	a2 fe       	sbrs	r10, 2
     b9a:	16 c0       	rjmp	.+44     	; 0xbc8 <vfprintf+0x386>
     b9c:	a1 fc       	sbrc	r10, 1
     b9e:	03 c0       	rjmp	.+6      	; 0xba6 <vfprintf+0x364>
     ba0:	88 e7       	ldi	r24, 0x78	; 120
     ba2:	90 e0       	ldi	r25, 0x00	; 0
     ba4:	02 c0       	rjmp	.+4      	; 0xbaa <vfprintf+0x368>
     ba6:	88 e5       	ldi	r24, 0x58	; 88
     ba8:	90 e0       	ldi	r25, 0x00	; 0
     baa:	b6 01       	movw	r22, r12
     bac:	0c c0       	rjmp	.+24     	; 0xbc6 <vfprintf+0x384>
     bae:	8a 2d       	mov	r24, r10
     bb0:	86 78       	andi	r24, 0x86	; 134
     bb2:	51 f0       	breq	.+20     	; 0xbc8 <vfprintf+0x386>
     bb4:	a1 fe       	sbrs	r10, 1
     bb6:	02 c0       	rjmp	.+4      	; 0xbbc <vfprintf+0x37a>
     bb8:	8b e2       	ldi	r24, 0x2B	; 43
     bba:	01 c0       	rjmp	.+2      	; 0xbbe <vfprintf+0x37c>
     bbc:	80 e2       	ldi	r24, 0x20	; 32
     bbe:	a7 fc       	sbrc	r10, 7
     bc0:	8d e2       	ldi	r24, 0x2D	; 45
     bc2:	b6 01       	movw	r22, r12
     bc4:	90 e0       	ldi	r25, 0x00	; 0
     bc6:	92 d1       	rcall	.+804    	; 0xeec <fputc>
     bc8:	89 14       	cp	r8, r9
     bca:	30 f4       	brcc	.+12     	; 0xbd8 <vfprintf+0x396>
     bcc:	b6 01       	movw	r22, r12
     bce:	80 e3       	ldi	r24, 0x30	; 48
     bd0:	90 e0       	ldi	r25, 0x00	; 0
     bd2:	8c d1       	rcall	.+792    	; 0xeec <fputc>
     bd4:	9a 94       	dec	r9
     bd6:	f8 cf       	rjmp	.-16     	; 0xbc8 <vfprintf+0x386>
     bd8:	8a 94       	dec	r8
     bda:	f3 01       	movw	r30, r6
     bdc:	e8 0d       	add	r30, r8
     bde:	f1 1d       	adc	r31, r1
     be0:	80 81       	ld	r24, Z
     be2:	b6 01       	movw	r22, r12
     be4:	90 e0       	ldi	r25, 0x00	; 0
     be6:	82 d1       	rcall	.+772    	; 0xeec <fputc>
     be8:	81 10       	cpse	r8, r1
     bea:	f6 cf       	rjmp	.-20     	; 0xbd8 <vfprintf+0x396>
     bec:	22 20       	and	r2, r2
     bee:	09 f4       	brne	.+2      	; 0xbf2 <vfprintf+0x3b0>
     bf0:	4e ce       	rjmp	.-868    	; 0x88e <vfprintf+0x4c>
     bf2:	b6 01       	movw	r22, r12
     bf4:	80 e2       	ldi	r24, 0x20	; 32
     bf6:	90 e0       	ldi	r25, 0x00	; 0
     bf8:	79 d1       	rcall	.+754    	; 0xeec <fputc>
     bfa:	2a 94       	dec	r2
     bfc:	f7 cf       	rjmp	.-18     	; 0xbec <vfprintf+0x3aa>
     bfe:	f6 01       	movw	r30, r12
     c00:	86 81       	ldd	r24, Z+6	; 0x06
     c02:	97 81       	ldd	r25, Z+7	; 0x07
     c04:	02 c0       	rjmp	.+4      	; 0xc0a <vfprintf+0x3c8>
     c06:	8f ef       	ldi	r24, 0xFF	; 255
     c08:	9f ef       	ldi	r25, 0xFF	; 255
     c0a:	2b 96       	adiw	r28, 0x0b	; 11
     c0c:	0f b6       	in	r0, 0x3f	; 63
     c0e:	f8 94       	cli
     c10:	de bf       	out	0x3e, r29	; 62
     c12:	0f be       	out	0x3f, r0	; 63
     c14:	cd bf       	out	0x3d, r28	; 61
     c16:	df 91       	pop	r29
     c18:	cf 91       	pop	r28
     c1a:	1f 91       	pop	r17
     c1c:	0f 91       	pop	r16
     c1e:	ff 90       	pop	r15
     c20:	ef 90       	pop	r14
     c22:	df 90       	pop	r13
     c24:	cf 90       	pop	r12
     c26:	bf 90       	pop	r11
     c28:	af 90       	pop	r10
     c2a:	9f 90       	pop	r9
     c2c:	8f 90       	pop	r8
     c2e:	7f 90       	pop	r7
     c30:	6f 90       	pop	r6
     c32:	5f 90       	pop	r5
     c34:	4f 90       	pop	r4
     c36:	3f 90       	pop	r3
     c38:	2f 90       	pop	r2
     c3a:	08 95       	ret

00000c3c <calloc>:
     c3c:	0f 93       	push	r16
     c3e:	1f 93       	push	r17
     c40:	cf 93       	push	r28
     c42:	df 93       	push	r29
     c44:	86 9f       	mul	r24, r22
     c46:	80 01       	movw	r16, r0
     c48:	87 9f       	mul	r24, r23
     c4a:	10 0d       	add	r17, r0
     c4c:	96 9f       	mul	r25, r22
     c4e:	10 0d       	add	r17, r0
     c50:	11 24       	eor	r1, r1
     c52:	c8 01       	movw	r24, r16
     c54:	0d d0       	rcall	.+26     	; 0xc70 <malloc>
     c56:	ec 01       	movw	r28, r24
     c58:	00 97       	sbiw	r24, 0x00	; 0
     c5a:	21 f0       	breq	.+8      	; 0xc64 <calloc+0x28>
     c5c:	a8 01       	movw	r20, r16
     c5e:	60 e0       	ldi	r22, 0x00	; 0
     c60:	70 e0       	ldi	r23, 0x00	; 0
     c62:	32 d1       	rcall	.+612    	; 0xec8 <memset>
     c64:	ce 01       	movw	r24, r28
     c66:	df 91       	pop	r29
     c68:	cf 91       	pop	r28
     c6a:	1f 91       	pop	r17
     c6c:	0f 91       	pop	r16
     c6e:	08 95       	ret

00000c70 <malloc>:
     c70:	0f 93       	push	r16
     c72:	1f 93       	push	r17
     c74:	cf 93       	push	r28
     c76:	df 93       	push	r29
     c78:	82 30       	cpi	r24, 0x02	; 2
     c7a:	91 05       	cpc	r25, r1
     c7c:	10 f4       	brcc	.+4      	; 0xc82 <malloc+0x12>
     c7e:	82 e0       	ldi	r24, 0x02	; 2
     c80:	90 e0       	ldi	r25, 0x00	; 0
     c82:	e0 91 22 03 	lds	r30, 0x0322	; 0x800322 <__flp>
     c86:	f0 91 23 03 	lds	r31, 0x0323	; 0x800323 <__flp+0x1>
     c8a:	20 e0       	ldi	r18, 0x00	; 0
     c8c:	30 e0       	ldi	r19, 0x00	; 0
     c8e:	a0 e0       	ldi	r26, 0x00	; 0
     c90:	b0 e0       	ldi	r27, 0x00	; 0
     c92:	30 97       	sbiw	r30, 0x00	; 0
     c94:	19 f1       	breq	.+70     	; 0xcdc <malloc+0x6c>
     c96:	40 81       	ld	r20, Z
     c98:	51 81       	ldd	r21, Z+1	; 0x01
     c9a:	02 81       	ldd	r16, Z+2	; 0x02
     c9c:	13 81       	ldd	r17, Z+3	; 0x03
     c9e:	48 17       	cp	r20, r24
     ca0:	59 07       	cpc	r21, r25
     ca2:	c8 f0       	brcs	.+50     	; 0xcd6 <malloc+0x66>
     ca4:	84 17       	cp	r24, r20
     ca6:	95 07       	cpc	r25, r21
     ca8:	69 f4       	brne	.+26     	; 0xcc4 <malloc+0x54>
     caa:	10 97       	sbiw	r26, 0x00	; 0
     cac:	31 f0       	breq	.+12     	; 0xcba <malloc+0x4a>
     cae:	12 96       	adiw	r26, 0x02	; 2
     cb0:	0c 93       	st	X, r16
     cb2:	12 97       	sbiw	r26, 0x02	; 2
     cb4:	13 96       	adiw	r26, 0x03	; 3
     cb6:	1c 93       	st	X, r17
     cb8:	27 c0       	rjmp	.+78     	; 0xd08 <malloc+0x98>
     cba:	00 93 22 03 	sts	0x0322, r16	; 0x800322 <__flp>
     cbe:	10 93 23 03 	sts	0x0323, r17	; 0x800323 <__flp+0x1>
     cc2:	22 c0       	rjmp	.+68     	; 0xd08 <malloc+0x98>
     cc4:	21 15       	cp	r18, r1
     cc6:	31 05       	cpc	r19, r1
     cc8:	19 f0       	breq	.+6      	; 0xcd0 <malloc+0x60>
     cca:	42 17       	cp	r20, r18
     ccc:	53 07       	cpc	r21, r19
     cce:	18 f4       	brcc	.+6      	; 0xcd6 <malloc+0x66>
     cd0:	9a 01       	movw	r18, r20
     cd2:	bd 01       	movw	r22, r26
     cd4:	ef 01       	movw	r28, r30
     cd6:	df 01       	movw	r26, r30
     cd8:	f8 01       	movw	r30, r16
     cda:	db cf       	rjmp	.-74     	; 0xc92 <malloc+0x22>
     cdc:	21 15       	cp	r18, r1
     cde:	31 05       	cpc	r19, r1
     ce0:	f9 f0       	breq	.+62     	; 0xd20 <malloc+0xb0>
     ce2:	28 1b       	sub	r18, r24
     ce4:	39 0b       	sbc	r19, r25
     ce6:	24 30       	cpi	r18, 0x04	; 4
     ce8:	31 05       	cpc	r19, r1
     cea:	80 f4       	brcc	.+32     	; 0xd0c <malloc+0x9c>
     cec:	8a 81       	ldd	r24, Y+2	; 0x02
     cee:	9b 81       	ldd	r25, Y+3	; 0x03
     cf0:	61 15       	cp	r22, r1
     cf2:	71 05       	cpc	r23, r1
     cf4:	21 f0       	breq	.+8      	; 0xcfe <malloc+0x8e>
     cf6:	fb 01       	movw	r30, r22
     cf8:	93 83       	std	Z+3, r25	; 0x03
     cfa:	82 83       	std	Z+2, r24	; 0x02
     cfc:	04 c0       	rjmp	.+8      	; 0xd06 <malloc+0x96>
     cfe:	90 93 23 03 	sts	0x0323, r25	; 0x800323 <__flp+0x1>
     d02:	80 93 22 03 	sts	0x0322, r24	; 0x800322 <__flp>
     d06:	fe 01       	movw	r30, r28
     d08:	32 96       	adiw	r30, 0x02	; 2
     d0a:	44 c0       	rjmp	.+136    	; 0xd94 <malloc+0x124>
     d0c:	fe 01       	movw	r30, r28
     d0e:	e2 0f       	add	r30, r18
     d10:	f3 1f       	adc	r31, r19
     d12:	81 93       	st	Z+, r24
     d14:	91 93       	st	Z+, r25
     d16:	22 50       	subi	r18, 0x02	; 2
     d18:	31 09       	sbc	r19, r1
     d1a:	39 83       	std	Y+1, r19	; 0x01
     d1c:	28 83       	st	Y, r18
     d1e:	3a c0       	rjmp	.+116    	; 0xd94 <malloc+0x124>
     d20:	20 91 20 03 	lds	r18, 0x0320	; 0x800320 <__brkval>
     d24:	30 91 21 03 	lds	r19, 0x0321	; 0x800321 <__brkval+0x1>
     d28:	23 2b       	or	r18, r19
     d2a:	41 f4       	brne	.+16     	; 0xd3c <malloc+0xcc>
     d2c:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
     d30:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
     d34:	30 93 21 03 	sts	0x0321, r19	; 0x800321 <__brkval+0x1>
     d38:	20 93 20 03 	sts	0x0320, r18	; 0x800320 <__brkval>
     d3c:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
     d40:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
     d44:	21 15       	cp	r18, r1
     d46:	31 05       	cpc	r19, r1
     d48:	41 f4       	brne	.+16     	; 0xd5a <malloc+0xea>
     d4a:	2d b7       	in	r18, 0x3d	; 61
     d4c:	3e b7       	in	r19, 0x3e	; 62
     d4e:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
     d52:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
     d56:	24 1b       	sub	r18, r20
     d58:	35 0b       	sbc	r19, r21
     d5a:	e0 91 20 03 	lds	r30, 0x0320	; 0x800320 <__brkval>
     d5e:	f0 91 21 03 	lds	r31, 0x0321	; 0x800321 <__brkval+0x1>
     d62:	e2 17       	cp	r30, r18
     d64:	f3 07       	cpc	r31, r19
     d66:	a0 f4       	brcc	.+40     	; 0xd90 <malloc+0x120>
     d68:	2e 1b       	sub	r18, r30
     d6a:	3f 0b       	sbc	r19, r31
     d6c:	28 17       	cp	r18, r24
     d6e:	39 07       	cpc	r19, r25
     d70:	78 f0       	brcs	.+30     	; 0xd90 <malloc+0x120>
     d72:	ac 01       	movw	r20, r24
     d74:	4e 5f       	subi	r20, 0xFE	; 254
     d76:	5f 4f       	sbci	r21, 0xFF	; 255
     d78:	24 17       	cp	r18, r20
     d7a:	35 07       	cpc	r19, r21
     d7c:	48 f0       	brcs	.+18     	; 0xd90 <malloc+0x120>
     d7e:	4e 0f       	add	r20, r30
     d80:	5f 1f       	adc	r21, r31
     d82:	50 93 21 03 	sts	0x0321, r21	; 0x800321 <__brkval+0x1>
     d86:	40 93 20 03 	sts	0x0320, r20	; 0x800320 <__brkval>
     d8a:	81 93       	st	Z+, r24
     d8c:	91 93       	st	Z+, r25
     d8e:	02 c0       	rjmp	.+4      	; 0xd94 <malloc+0x124>
     d90:	e0 e0       	ldi	r30, 0x00	; 0
     d92:	f0 e0       	ldi	r31, 0x00	; 0
     d94:	cf 01       	movw	r24, r30
     d96:	df 91       	pop	r29
     d98:	cf 91       	pop	r28
     d9a:	1f 91       	pop	r17
     d9c:	0f 91       	pop	r16
     d9e:	08 95       	ret

00000da0 <free>:
     da0:	cf 93       	push	r28
     da2:	df 93       	push	r29
     da4:	00 97       	sbiw	r24, 0x00	; 0
     da6:	09 f4       	brne	.+2      	; 0xdaa <free+0xa>
     da8:	81 c0       	rjmp	.+258    	; 0xeac <free+0x10c>
     daa:	fc 01       	movw	r30, r24
     dac:	32 97       	sbiw	r30, 0x02	; 2
     dae:	13 82       	std	Z+3, r1	; 0x03
     db0:	12 82       	std	Z+2, r1	; 0x02
     db2:	a0 91 22 03 	lds	r26, 0x0322	; 0x800322 <__flp>
     db6:	b0 91 23 03 	lds	r27, 0x0323	; 0x800323 <__flp+0x1>
     dba:	10 97       	sbiw	r26, 0x00	; 0
     dbc:	81 f4       	brne	.+32     	; 0xdde <free+0x3e>
     dbe:	20 81       	ld	r18, Z
     dc0:	31 81       	ldd	r19, Z+1	; 0x01
     dc2:	82 0f       	add	r24, r18
     dc4:	93 1f       	adc	r25, r19
     dc6:	20 91 20 03 	lds	r18, 0x0320	; 0x800320 <__brkval>
     dca:	30 91 21 03 	lds	r19, 0x0321	; 0x800321 <__brkval+0x1>
     dce:	28 17       	cp	r18, r24
     dd0:	39 07       	cpc	r19, r25
     dd2:	51 f5       	brne	.+84     	; 0xe28 <free+0x88>
     dd4:	f0 93 21 03 	sts	0x0321, r31	; 0x800321 <__brkval+0x1>
     dd8:	e0 93 20 03 	sts	0x0320, r30	; 0x800320 <__brkval>
     ddc:	67 c0       	rjmp	.+206    	; 0xeac <free+0x10c>
     dde:	ed 01       	movw	r28, r26
     de0:	20 e0       	ldi	r18, 0x00	; 0
     de2:	30 e0       	ldi	r19, 0x00	; 0
     de4:	ce 17       	cp	r28, r30
     de6:	df 07       	cpc	r29, r31
     de8:	40 f4       	brcc	.+16     	; 0xdfa <free+0x5a>
     dea:	4a 81       	ldd	r20, Y+2	; 0x02
     dec:	5b 81       	ldd	r21, Y+3	; 0x03
     dee:	9e 01       	movw	r18, r28
     df0:	41 15       	cp	r20, r1
     df2:	51 05       	cpc	r21, r1
     df4:	f1 f0       	breq	.+60     	; 0xe32 <free+0x92>
     df6:	ea 01       	movw	r28, r20
     df8:	f5 cf       	rjmp	.-22     	; 0xde4 <free+0x44>
     dfa:	d3 83       	std	Z+3, r29	; 0x03
     dfc:	c2 83       	std	Z+2, r28	; 0x02
     dfe:	40 81       	ld	r20, Z
     e00:	51 81       	ldd	r21, Z+1	; 0x01
     e02:	84 0f       	add	r24, r20
     e04:	95 1f       	adc	r25, r21
     e06:	c8 17       	cp	r28, r24
     e08:	d9 07       	cpc	r29, r25
     e0a:	59 f4       	brne	.+22     	; 0xe22 <free+0x82>
     e0c:	88 81       	ld	r24, Y
     e0e:	99 81       	ldd	r25, Y+1	; 0x01
     e10:	84 0f       	add	r24, r20
     e12:	95 1f       	adc	r25, r21
     e14:	02 96       	adiw	r24, 0x02	; 2
     e16:	91 83       	std	Z+1, r25	; 0x01
     e18:	80 83       	st	Z, r24
     e1a:	8a 81       	ldd	r24, Y+2	; 0x02
     e1c:	9b 81       	ldd	r25, Y+3	; 0x03
     e1e:	93 83       	std	Z+3, r25	; 0x03
     e20:	82 83       	std	Z+2, r24	; 0x02
     e22:	21 15       	cp	r18, r1
     e24:	31 05       	cpc	r19, r1
     e26:	29 f4       	brne	.+10     	; 0xe32 <free+0x92>
     e28:	f0 93 23 03 	sts	0x0323, r31	; 0x800323 <__flp+0x1>
     e2c:	e0 93 22 03 	sts	0x0322, r30	; 0x800322 <__flp>
     e30:	3d c0       	rjmp	.+122    	; 0xeac <free+0x10c>
     e32:	e9 01       	movw	r28, r18
     e34:	fb 83       	std	Y+3, r31	; 0x03
     e36:	ea 83       	std	Y+2, r30	; 0x02
     e38:	49 91       	ld	r20, Y+
     e3a:	59 91       	ld	r21, Y+
     e3c:	c4 0f       	add	r28, r20
     e3e:	d5 1f       	adc	r29, r21
     e40:	ec 17       	cp	r30, r28
     e42:	fd 07       	cpc	r31, r29
     e44:	61 f4       	brne	.+24     	; 0xe5e <free+0xbe>
     e46:	80 81       	ld	r24, Z
     e48:	91 81       	ldd	r25, Z+1	; 0x01
     e4a:	84 0f       	add	r24, r20
     e4c:	95 1f       	adc	r25, r21
     e4e:	02 96       	adiw	r24, 0x02	; 2
     e50:	e9 01       	movw	r28, r18
     e52:	99 83       	std	Y+1, r25	; 0x01
     e54:	88 83       	st	Y, r24
     e56:	82 81       	ldd	r24, Z+2	; 0x02
     e58:	93 81       	ldd	r25, Z+3	; 0x03
     e5a:	9b 83       	std	Y+3, r25	; 0x03
     e5c:	8a 83       	std	Y+2, r24	; 0x02
     e5e:	e0 e0       	ldi	r30, 0x00	; 0
     e60:	f0 e0       	ldi	r31, 0x00	; 0
     e62:	12 96       	adiw	r26, 0x02	; 2
     e64:	8d 91       	ld	r24, X+
     e66:	9c 91       	ld	r25, X
     e68:	13 97       	sbiw	r26, 0x03	; 3
     e6a:	00 97       	sbiw	r24, 0x00	; 0
     e6c:	19 f0       	breq	.+6      	; 0xe74 <free+0xd4>
     e6e:	fd 01       	movw	r30, r26
     e70:	dc 01       	movw	r26, r24
     e72:	f7 cf       	rjmp	.-18     	; 0xe62 <free+0xc2>
     e74:	8d 91       	ld	r24, X+
     e76:	9c 91       	ld	r25, X
     e78:	11 97       	sbiw	r26, 0x01	; 1
     e7a:	9d 01       	movw	r18, r26
     e7c:	2e 5f       	subi	r18, 0xFE	; 254
     e7e:	3f 4f       	sbci	r19, 0xFF	; 255
     e80:	82 0f       	add	r24, r18
     e82:	93 1f       	adc	r25, r19
     e84:	20 91 20 03 	lds	r18, 0x0320	; 0x800320 <__brkval>
     e88:	30 91 21 03 	lds	r19, 0x0321	; 0x800321 <__brkval+0x1>
     e8c:	28 17       	cp	r18, r24
     e8e:	39 07       	cpc	r19, r25
     e90:	69 f4       	brne	.+26     	; 0xeac <free+0x10c>
     e92:	30 97       	sbiw	r30, 0x00	; 0
     e94:	29 f4       	brne	.+10     	; 0xea0 <free+0x100>
     e96:	10 92 23 03 	sts	0x0323, r1	; 0x800323 <__flp+0x1>
     e9a:	10 92 22 03 	sts	0x0322, r1	; 0x800322 <__flp>
     e9e:	02 c0       	rjmp	.+4      	; 0xea4 <free+0x104>
     ea0:	13 82       	std	Z+3, r1	; 0x03
     ea2:	12 82       	std	Z+2, r1	; 0x02
     ea4:	b0 93 21 03 	sts	0x0321, r27	; 0x800321 <__brkval+0x1>
     ea8:	a0 93 20 03 	sts	0x0320, r26	; 0x800320 <__brkval>
     eac:	df 91       	pop	r29
     eae:	cf 91       	pop	r28
     eb0:	08 95       	ret

00000eb2 <strnlen_P>:
     eb2:	fc 01       	movw	r30, r24
     eb4:	05 90       	lpm	r0, Z+
     eb6:	61 50       	subi	r22, 0x01	; 1
     eb8:	70 40       	sbci	r23, 0x00	; 0
     eba:	01 10       	cpse	r0, r1
     ebc:	d8 f7       	brcc	.-10     	; 0xeb4 <strnlen_P+0x2>
     ebe:	80 95       	com	r24
     ec0:	90 95       	com	r25
     ec2:	8e 0f       	add	r24, r30
     ec4:	9f 1f       	adc	r25, r31
     ec6:	08 95       	ret

00000ec8 <memset>:
     ec8:	dc 01       	movw	r26, r24
     eca:	01 c0       	rjmp	.+2      	; 0xece <memset+0x6>
     ecc:	6d 93       	st	X+, r22
     ece:	41 50       	subi	r20, 0x01	; 1
     ed0:	50 40       	sbci	r21, 0x00	; 0
     ed2:	e0 f7       	brcc	.-8      	; 0xecc <memset+0x4>
     ed4:	08 95       	ret

00000ed6 <strnlen>:
     ed6:	fc 01       	movw	r30, r24
     ed8:	61 50       	subi	r22, 0x01	; 1
     eda:	70 40       	sbci	r23, 0x00	; 0
     edc:	01 90       	ld	r0, Z+
     ede:	01 10       	cpse	r0, r1
     ee0:	d8 f7       	brcc	.-10     	; 0xed8 <strnlen+0x2>
     ee2:	80 95       	com	r24
     ee4:	90 95       	com	r25
     ee6:	8e 0f       	add	r24, r30
     ee8:	9f 1f       	adc	r25, r31
     eea:	08 95       	ret

00000eec <fputc>:
     eec:	0f 93       	push	r16
     eee:	1f 93       	push	r17
     ef0:	cf 93       	push	r28
     ef2:	df 93       	push	r29
     ef4:	fb 01       	movw	r30, r22
     ef6:	23 81       	ldd	r18, Z+3	; 0x03
     ef8:	21 fd       	sbrc	r18, 1
     efa:	03 c0       	rjmp	.+6      	; 0xf02 <fputc+0x16>
     efc:	8f ef       	ldi	r24, 0xFF	; 255
     efe:	9f ef       	ldi	r25, 0xFF	; 255
     f00:	2c c0       	rjmp	.+88     	; 0xf5a <fputc+0x6e>
     f02:	22 ff       	sbrs	r18, 2
     f04:	16 c0       	rjmp	.+44     	; 0xf32 <fputc+0x46>
     f06:	46 81       	ldd	r20, Z+6	; 0x06
     f08:	57 81       	ldd	r21, Z+7	; 0x07
     f0a:	24 81       	ldd	r18, Z+4	; 0x04
     f0c:	35 81       	ldd	r19, Z+5	; 0x05
     f0e:	42 17       	cp	r20, r18
     f10:	53 07       	cpc	r21, r19
     f12:	44 f4       	brge	.+16     	; 0xf24 <fputc+0x38>
     f14:	a0 81       	ld	r26, Z
     f16:	b1 81       	ldd	r27, Z+1	; 0x01
     f18:	9d 01       	movw	r18, r26
     f1a:	2f 5f       	subi	r18, 0xFF	; 255
     f1c:	3f 4f       	sbci	r19, 0xFF	; 255
     f1e:	31 83       	std	Z+1, r19	; 0x01
     f20:	20 83       	st	Z, r18
     f22:	8c 93       	st	X, r24
     f24:	26 81       	ldd	r18, Z+6	; 0x06
     f26:	37 81       	ldd	r19, Z+7	; 0x07
     f28:	2f 5f       	subi	r18, 0xFF	; 255
     f2a:	3f 4f       	sbci	r19, 0xFF	; 255
     f2c:	37 83       	std	Z+7, r19	; 0x07
     f2e:	26 83       	std	Z+6, r18	; 0x06
     f30:	14 c0       	rjmp	.+40     	; 0xf5a <fputc+0x6e>
     f32:	8b 01       	movw	r16, r22
     f34:	ec 01       	movw	r28, r24
     f36:	fb 01       	movw	r30, r22
     f38:	00 84       	ldd	r0, Z+8	; 0x08
     f3a:	f1 85       	ldd	r31, Z+9	; 0x09
     f3c:	e0 2d       	mov	r30, r0
     f3e:	19 95       	eicall
     f40:	89 2b       	or	r24, r25
     f42:	e1 f6       	brne	.-72     	; 0xefc <fputc+0x10>
     f44:	d8 01       	movw	r26, r16
     f46:	16 96       	adiw	r26, 0x06	; 6
     f48:	8d 91       	ld	r24, X+
     f4a:	9c 91       	ld	r25, X
     f4c:	17 97       	sbiw	r26, 0x07	; 7
     f4e:	01 96       	adiw	r24, 0x01	; 1
     f50:	17 96       	adiw	r26, 0x07	; 7
     f52:	9c 93       	st	X, r25
     f54:	8e 93       	st	-X, r24
     f56:	16 97       	sbiw	r26, 0x06	; 6
     f58:	ce 01       	movw	r24, r28
     f5a:	df 91       	pop	r29
     f5c:	cf 91       	pop	r28
     f5e:	1f 91       	pop	r17
     f60:	0f 91       	pop	r16
     f62:	08 95       	ret

00000f64 <__ultoa_invert>:
     f64:	fa 01       	movw	r30, r20
     f66:	aa 27       	eor	r26, r26
     f68:	28 30       	cpi	r18, 0x08	; 8
     f6a:	51 f1       	breq	.+84     	; 0xfc0 <__ultoa_invert+0x5c>
     f6c:	20 31       	cpi	r18, 0x10	; 16
     f6e:	81 f1       	breq	.+96     	; 0xfd0 <__ultoa_invert+0x6c>
     f70:	e8 94       	clt
     f72:	6f 93       	push	r22
     f74:	6e 7f       	andi	r22, 0xFE	; 254
     f76:	6e 5f       	subi	r22, 0xFE	; 254
     f78:	7f 4f       	sbci	r23, 0xFF	; 255
     f7a:	8f 4f       	sbci	r24, 0xFF	; 255
     f7c:	9f 4f       	sbci	r25, 0xFF	; 255
     f7e:	af 4f       	sbci	r26, 0xFF	; 255
     f80:	b1 e0       	ldi	r27, 0x01	; 1
     f82:	3e d0       	rcall	.+124    	; 0x1000 <__ultoa_invert+0x9c>
     f84:	b4 e0       	ldi	r27, 0x04	; 4
     f86:	3c d0       	rcall	.+120    	; 0x1000 <__ultoa_invert+0x9c>
     f88:	67 0f       	add	r22, r23
     f8a:	78 1f       	adc	r23, r24
     f8c:	89 1f       	adc	r24, r25
     f8e:	9a 1f       	adc	r25, r26
     f90:	a1 1d       	adc	r26, r1
     f92:	68 0f       	add	r22, r24
     f94:	79 1f       	adc	r23, r25
     f96:	8a 1f       	adc	r24, r26
     f98:	91 1d       	adc	r25, r1
     f9a:	a1 1d       	adc	r26, r1
     f9c:	6a 0f       	add	r22, r26
     f9e:	71 1d       	adc	r23, r1
     fa0:	81 1d       	adc	r24, r1
     fa2:	91 1d       	adc	r25, r1
     fa4:	a1 1d       	adc	r26, r1
     fa6:	20 d0       	rcall	.+64     	; 0xfe8 <__ultoa_invert+0x84>
     fa8:	09 f4       	brne	.+2      	; 0xfac <__ultoa_invert+0x48>
     faa:	68 94       	set
     fac:	3f 91       	pop	r19
     fae:	2a e0       	ldi	r18, 0x0A	; 10
     fb0:	26 9f       	mul	r18, r22
     fb2:	11 24       	eor	r1, r1
     fb4:	30 19       	sub	r19, r0
     fb6:	30 5d       	subi	r19, 0xD0	; 208
     fb8:	31 93       	st	Z+, r19
     fba:	de f6       	brtc	.-74     	; 0xf72 <__ultoa_invert+0xe>
     fbc:	cf 01       	movw	r24, r30
     fbe:	08 95       	ret
     fc0:	46 2f       	mov	r20, r22
     fc2:	47 70       	andi	r20, 0x07	; 7
     fc4:	40 5d       	subi	r20, 0xD0	; 208
     fc6:	41 93       	st	Z+, r20
     fc8:	b3 e0       	ldi	r27, 0x03	; 3
     fca:	0f d0       	rcall	.+30     	; 0xfea <__ultoa_invert+0x86>
     fcc:	c9 f7       	brne	.-14     	; 0xfc0 <__ultoa_invert+0x5c>
     fce:	f6 cf       	rjmp	.-20     	; 0xfbc <__ultoa_invert+0x58>
     fd0:	46 2f       	mov	r20, r22
     fd2:	4f 70       	andi	r20, 0x0F	; 15
     fd4:	40 5d       	subi	r20, 0xD0	; 208
     fd6:	4a 33       	cpi	r20, 0x3A	; 58
     fd8:	18 f0       	brcs	.+6      	; 0xfe0 <__ultoa_invert+0x7c>
     fda:	49 5d       	subi	r20, 0xD9	; 217
     fdc:	31 fd       	sbrc	r19, 1
     fde:	40 52       	subi	r20, 0x20	; 32
     fe0:	41 93       	st	Z+, r20
     fe2:	02 d0       	rcall	.+4      	; 0xfe8 <__ultoa_invert+0x84>
     fe4:	a9 f7       	brne	.-22     	; 0xfd0 <__ultoa_invert+0x6c>
     fe6:	ea cf       	rjmp	.-44     	; 0xfbc <__ultoa_invert+0x58>
     fe8:	b4 e0       	ldi	r27, 0x04	; 4
     fea:	a6 95       	lsr	r26
     fec:	97 95       	ror	r25
     fee:	87 95       	ror	r24
     ff0:	77 95       	ror	r23
     ff2:	67 95       	ror	r22
     ff4:	ba 95       	dec	r27
     ff6:	c9 f7       	brne	.-14     	; 0xfea <__ultoa_invert+0x86>
     ff8:	00 97       	sbiw	r24, 0x00	; 0
     ffa:	61 05       	cpc	r22, r1
     ffc:	71 05       	cpc	r23, r1
     ffe:	08 95       	ret
    1000:	9b 01       	movw	r18, r22
    1002:	ac 01       	movw	r20, r24
    1004:	0a 2e       	mov	r0, r26
    1006:	06 94       	lsr	r0
    1008:	57 95       	ror	r21
    100a:	47 95       	ror	r20
    100c:	37 95       	ror	r19
    100e:	27 95       	ror	r18
    1010:	ba 95       	dec	r27
    1012:	c9 f7       	brne	.-14     	; 0x1006 <__ultoa_invert+0xa2>
    1014:	62 0f       	add	r22, r18
    1016:	73 1f       	adc	r23, r19
    1018:	84 1f       	adc	r24, r20
    101a:	95 1f       	adc	r25, r21
    101c:	a0 1d       	adc	r26, r0
    101e:	08 95       	ret

00001020 <_exit>:
    1020:	f8 94       	cli

00001022 <__stop_program>:
    1022:	ff cf       	rjmp	.-2      	; 0x1022 <__stop_program>
