

================================================================
== Vitis HLS Report for 'store_block_C_proc488'
================================================================
* Date:           Tue Sep  5 22:48:31 2023

* Version:        2019.2.1 (Build 2729669 on Thu Dec 05 05:13:00 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.929 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34| 0.113 us | 0.113 us |   34|   34|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- store_block_C_L  |       32|       32|         3|          2|          1|    16|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       44|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|       50|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      195|    -|
|Register             |        -|     -|       75|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       75|      289|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+---------------------------------+---------+----+---+----+-----+
    |                Instance               |              Module             | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------------------+---------------------------------+---------+----+---+----+-----+
    |Bert_layer_add_24ns_24ns_24_1_1_U2890  |Bert_layer_add_24ns_24ns_24_1_1  |        0|   0|  0|  24|    0|
    |Bert_layer_add_3ns_3ns_3_1_1_U2886     |Bert_layer_add_3ns_3ns_3_1_1     |        0|   0|  0|   4|    0|
    |Bert_layer_add_3ns_3ns_3_1_1_U2889     |Bert_layer_add_3ns_3ns_3_1_1     |        0|   0|  0|   4|    0|
    |Bert_layer_add_4ns_4ns_4_1_1_U2887     |Bert_layer_add_4ns_4ns_4_1_1     |        0|   0|  0|   6|    0|
    |Bert_layer_add_5ns_5ns_5_1_1_U2885     |Bert_layer_add_5ns_5ns_5_1_1     |        0|   0|  0|   6|    0|
    |Bert_layer_add_6ns_6ns_6_1_1_U2888     |Bert_layer_add_6ns_6ns_6_1_1     |        0|   0|  0|   6|    0|
    +---------------------------------------+---------------------------------+---------+----+---+----+-----+
    |Total                                  |                                 |        0|   0|  0|  50|    0|
    +---------------------------------------+---------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_pp0_stage1_11001         |    and   |   0|  0|   2|           1|           1|
    |ap_condition_186                  |    and   |   0|  0|   2|           1|           1|
    |ap_predicate_op37_read_state3     |    and   |   0|  0|   2|           1|           1|
    |ap_predicate_op39_read_state3     |    and   |   0|  0|   2|           1|           1|
    |ap_predicate_op41_read_state3     |    and   |   0|  0|   2|           1|           1|
    |ap_predicate_op43_read_state3     |    and   |   0|  0|   2|           1|           1|
    |icmp_ln130_fu_185_p2              |   icmp   |   0|  0|  11|           5|           6|
    |icmp_ln132_fu_203_p2              |   icmp   |   0|  0|   9|           3|           4|
    |ap_block_state1                   |    or    |   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0  |    or    |   0|  0|   2|           1|           1|
    |select_ln130_1_fu_217_p3          |  select  |   0|  0|   3|           1|           3|
    |select_ln130_fu_209_p3            |  select  |   0|  0|   3|           1|           1|
    |ap_enable_pp0                     |    xor   |   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  44|          19|          24|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  27|          5|    1|          5|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_138_p4               |   9|          2|    3|          6|
    |ap_phi_mux_indvar_flatten_phi_fu_127_p4  |   9|          2|    5|         10|
    |ap_phi_mux_j_phi_fu_149_p4               |   9|          2|    3|          6|
    |ap_phi_reg_pp0_iter1_p_0_reg_156         |  27|          5|   24|        120|
    |block_C_drainer_0_V_V9_blk_n             |   9|          2|    1|          2|
    |block_C_drainer_1_V_V10_blk_n            |   9|          2|    1|          2|
    |block_C_drainer_2_V_V11_blk_n            |   9|          2|    1|          2|
    |block_C_drainer_3_V_V12_blk_n            |   9|          2|    1|          2|
    |i_reg_134                                |   9|          2|    3|          6|
    |ii_blk_n                                 |   9|          2|    1|          2|
    |indvar_flatten_reg_123                   |   9|          2|    5|         10|
    |j_reg_145                                |   9|          2|    3|          6|
    |jj_blk_n                                 |   9|          2|    1|          2|
    |v68_V_address0                           |  15|          3|   10|         30|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 195|         41|   65|        215|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln130_2_reg_284               |   5|   0|    5|          0|
    |add_ln132_reg_330                 |   3|   0|    3|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_0_reg_156  |  24|   0|   24|          0|
    |i_reg_134                         |   3|   0|    3|          0|
    |icmp_ln130_reg_280                |   1|   0|    1|          0|
    |indvar_flatten_reg_123            |   5|   0|    5|          0|
    |j_reg_145                         |   3|   0|    3|          0|
    |select_ln130_1_reg_295            |   3|   0|    3|          0|
    |select_ln130_reg_289              |   3|   0|    3|          0|
    |tmp_1_reg_275                     |   2|   0|    4|          2|
    |tmp_reg_270                       |   4|   0|    6|          2|
    |trunc_ln130_reg_301               |   2|   0|    2|          0|
    |v68_V_addr_reg_325                |  10|   0|   10|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  75|   0|   79|          4|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |  store_block_C_proc488  | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |  store_block_C_proc488  | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |  store_block_C_proc488  | return value |
|ap_done                          | out |    1| ap_ctrl_hs |  store_block_C_proc488  | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs |  store_block_C_proc488  | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |  store_block_C_proc488  | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |  store_block_C_proc488  | return value |
|jj_dout                          |  in |    4|   ap_fifo  |            jj           |    pointer   |
|jj_empty_n                       |  in |    1|   ap_fifo  |            jj           |    pointer   |
|jj_read                          | out |    1|   ap_fifo  |            jj           |    pointer   |
|ii_dout                          |  in |    2|   ap_fifo  |            ii           |    pointer   |
|ii_empty_n                       |  in |    1|   ap_fifo  |            ii           |    pointer   |
|ii_read                          | out |    1|   ap_fifo  |            ii           |    pointer   |
|v68_V_address0                   | out |   10|  ap_memory |          v68_V          |     array    |
|v68_V_ce0                        | out |    1|  ap_memory |          v68_V          |     array    |
|v68_V_we0                        | out |    1|  ap_memory |          v68_V          |     array    |
|v68_V_d0                         | out |   24|  ap_memory |          v68_V          |     array    |
|v68_V_q0                         |  in |   24|  ap_memory |          v68_V          |     array    |
|block_C_drainer_0_V_V9_dout      |  in |   24|   ap_fifo  |  block_C_drainer_0_V_V9 |    pointer   |
|block_C_drainer_0_V_V9_empty_n   |  in |    1|   ap_fifo  |  block_C_drainer_0_V_V9 |    pointer   |
|block_C_drainer_0_V_V9_read      | out |    1|   ap_fifo  |  block_C_drainer_0_V_V9 |    pointer   |
|block_C_drainer_1_V_V10_dout     |  in |   24|   ap_fifo  | block_C_drainer_1_V_V10 |    pointer   |
|block_C_drainer_1_V_V10_empty_n  |  in |    1|   ap_fifo  | block_C_drainer_1_V_V10 |    pointer   |
|block_C_drainer_1_V_V10_read     | out |    1|   ap_fifo  | block_C_drainer_1_V_V10 |    pointer   |
|block_C_drainer_2_V_V11_dout     |  in |   24|   ap_fifo  | block_C_drainer_2_V_V11 |    pointer   |
|block_C_drainer_2_V_V11_empty_n  |  in |    1|   ap_fifo  | block_C_drainer_2_V_V11 |    pointer   |
|block_C_drainer_2_V_V11_read     | out |    1|   ap_fifo  | block_C_drainer_2_V_V11 |    pointer   |
|block_C_drainer_3_V_V12_dout     |  in |   24|   ap_fifo  | block_C_drainer_3_V_V12 |    pointer   |
|block_C_drainer_3_V_V12_empty_n  |  in |    1|   ap_fifo  | block_C_drainer_3_V_V12 |    pointer   |
|block_C_drainer_3_V_V12_read     | out |    1|   ap_fifo  | block_C_drainer_3_V_V12 |    pointer   |
+---------------------------------+-----+-----+------------+-------------------------+--------------+

