m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation
valtera_reset_controller
!s110 1625236359
!i10b 1
!s100 z[H_hRO9gO=:^2E3_jWH03
IZWja1:W]MoP2DI_<c@5Yo0
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 dF:/Datos/Doumentos/GitHub/avalonRiscV/AvalonRiscV_QSYS/testbench/AvalonRiscV_QSYS_tb/simulation
Z2 w1625235994
8../../AvalonRiscV_QSYS_tb/simulation/submodules/altera_reset_controller.v
F../../AvalonRiscV_QSYS_tb/simulation/submodules/altera_reset_controller.v
L0 42
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1625236359.000000
!s107 ../../AvalonRiscV_QSYS_tb/simulation/submodules/altera_reset_controller.v|
!s90 -reportprogress|300|../../AvalonRiscV_QSYS_tb/simulation/submodules/altera_reset_controller.v|-work|rst_controller|
!i113 1
Z5 o-work rst_controller
Z6 tCvgOpt 0
valtera_reset_synchronizer
!s110 1625236360
!i10b 1
!s100 oWLYmSO[EOX[G0PgQhZ2=0
IHU4YNzmRQ=cb[ajVMdMWC1
R0
R1
R2
8../../AvalonRiscV_QSYS_tb/simulation/submodules/altera_reset_synchronizer.v
F../../AvalonRiscV_QSYS_tb/simulation/submodules/altera_reset_synchronizer.v
L0 24
R3
r1
!s85 0
31
R4
!s107 ../../AvalonRiscV_QSYS_tb/simulation/submodules/altera_reset_synchronizer.v|
!s90 -reportprogress|300|../../AvalonRiscV_QSYS_tb/simulation/submodules/altera_reset_synchronizer.v|-work|rst_controller|
!i113 1
R5
R6
