
<html><head><title>Block-Based Discipline Resolution for Multiple Power Supply Design</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="shubh" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668972" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Block-Based Discipline Resolution for Multiple Power Supply Design" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Analog Mixed-Signal,Analog Mixed-Signal,Spectre AMS Designer,Spectre AMS Designer," />
<meta name="prod_subfeature" content="Discipline Resolution,Discipline, Discipline, Discipline Resolution," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668972" />
<meta name="NextFile" content="Supply-Sensitive_Modules_for_Multiple_Power_Supply_Designs.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="ie_Statement_in_an_amsd_Block_for_Multiple_Power_Supply_Design.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Block-Based Discipline Resolution for Multiple Power Supply Design" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="ie_Statement_in_an_amsd_Block_for_Multiple_Power_Supply_Design.html" title="ie_Statement_in_an_amsd_Block_for_Multiple_Power_Supply_Design">ie_Statement_in_an_amsd_Block_ ...</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Supply-Sensitive_Modules_for_Multiple_Power_Supply_Designs.html" title="Supply-Sensitive_Modules_for_Multiple_Power_Supply_Designs">Supply-Sensitive_Modules_for_M ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Block-Based Discipline Resolution for Multiple Power Supply Design</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="confluence-anchor-link" id="BlockBasedDisciplineResolutionforMultiplePowerSupplyDesign-bdr_multps"></span><span class="confluence-anchor-link" id="BlockBasedDisciplineResolutionforMultiplePowerSupplyDesign-1045388"></span>The Spectre<span style=""><sup>&#174;</sup></span>AMS Designer simulator complies strictly with the Verilog<span style=""><sup>&#174;</sup></span>-AMS discipline resolution process, reliably identifies interdomain connectivity, and inserts connect modules automatically. Using block-based discipline resolution (BDR), you can use your knowledge of the analog and digital blocks in your design to control the search space for the discipline resolution process, thus improving elaboration performance. You can also use BDR to set different disciplines in the digital domain for designs that have more than one power supply.</p>
<h3 id="BlockBasedDisciplineResolutionforMultiplePowerSupplyDesign-ConnectModules,ConnectRules,andDisciplineDefinitions1050684">Connect Modules, Connect Rules, and Discipline Definitions<span class="confluence-anchor-link" id="BlockBasedDisciplineResolutionforMultiplePowerSupplyDesign-1050684"></span></h3>

<p>Cadence provides a set of connect modules (<a href="Glossary.html">CM</a>s) and connect rules in the IUS installation hierarchy:</p>

<p><span style=""><em><code>your_install_dir</code></em>/tools/affirma_ams/etc/connect_lib</span></p>

<p>You can create a custom file that contains connect rules, connect module parameters, and discipline definitions to suit your multiple power supply design requirements.</p>

<p>In AMS Designer, the default digital discipline is<code><span>&#160;</span>logic<span>&#160;</span></code>and the default analog discipline is<code><span>&#160;</span>electrical.</code><span>&#160;</span>You can create custom disciplines that contain information about the power supplies in your design. The elaborator uses BDR to determine which part of the design has which power supply.</p>

<p>To create custom connect rules, connect modules, and discipline definitions, do the following:</p>
<ol><li>Copy the template connect rules file (<code>ConnRules*.vams</code>) from the<code><span>&#160;</span>connect_lib<span>&#160;</span></code>directory in the installation hierarchy to your local area.</li><li>Save the file under another name, such as<code><span>&#160;</span>ConnRules_multpower.vams.</code></li><li>
<p>Customize the connect module parameters (such as<code><span>&#160;</span>Vsup</code>,<code><span>&#160;</span>Vthi</code>, and so on) according to the what is required for your design.<br />For example, you might define three different sets of<span>&#160;</span><code>Vsup</code>,<span>&#160;</span><code>Vthi</code>, and<span>&#160;</span><code>Vtlo</code><span>&#160;</span>for 1.0V, 1.8V, and 3.3V power supplies:<br /><code>----------------------------------</code><br /><code>// Parameter Customization</code><br /><code>`define Vsup1 1.0</code><br /><code>`define Vsup2 1.8</code><br /><code>`define Vsup3 3.3</code><br /><code>`define Vthi1 0.66</code><br /><code>`define Vthi2 1.2</code><br /><code>`define Vthi3 2.2</code><br /><code>`define Vtlo1 0.33</code><br /><code>`define Vtlo2 0.6</code><br /><code>`define Vtlo3 1.1</code><br /><code>----------------------------------</code></p>
</li><li>
<p>Define disciplines to represent the different power supplies in your design.<br />For example, you can define disciplines<span>&#160;</span><code>logic18V&#160;<span>&#160;</span></code>and<span>&#160;</span><code>logic33V</code><span>&#160;</span>to represent 1.8V and 3.3V power supplies as follows:<br /><code>--------------------------</code><br /><code>// Definition of Disciplines</code><br /><code>discipline logic33V</code><br /><code>&#160;&#160;&#160;&#160;domain discrete;</code><br /><code>enddiscipline</code><br /><br /><code>discipline logic18V</code><br /><code>&#160;&#160;&#160;&#160;domain discrete;</code><br /><code>enddiscipline</code><br /><code>--------------------------</code></p>

<p>The default discipline is<code>&#160;logic&#160;</code>, which is also of<code>&#160;discrete&#160;</code>domain.</p>

<p>Create customized connect rules using your custom disciplines.<br />For example, the following connect rules use the<code><span>&#160;</span>logic18V<span>&#160;</span></code>discipline:<br /><code><span style="">-------------------------------------------------------------------------<br />// ConnRules Specification<br />connectrules ConnRules_multpower;<br />&#160;&#160;&#160;&#160;connect L2E #(<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;.vsup(`Vsup2), .vthi(`Vthi2), .vtlo(`Vtlo2),<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;.tr(`Tr), .tf(`Tr), .tx(`Tr), .tz(`Tr),<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;.rlo(`Rlo), .rhi(`Rhi), .rx(`Rx), .rz(`Rz) )<br />&#160;&#160;&#160;&#160;input<strong>logic18V</strong>, output electrical;<br />&#160;&#160;&#160;&#160;connect E2L #(<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;.vsup(`Vsup2), .vthi(`Vthi2), .vtlo(`Vtlo2), .tr(`Tr) )<br />&#160;&#160;&#160;&#160;input electrical, output<strong>logic18V</strong>;<br />&#160;&#160;&#160;&#160;connect Bidir #(<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;.vsup(`Vsup2), .vthi(`Vthi2), .vtlo(`Vtlo2),<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;.tr(`Tr), .tf(`Tr), .tx(`Tr), .tz(`Tr),<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;.rlo(`Rlo), .rhi(`Rhi), .rx(`Rx), .rz(`Rz) )<br />&#160;&#160;&#160;&#160;inout electrical, inout<strong>logic18V</strong>;<br />endconnectrules<br />--------------------------------------------------------------------------</span></code></p>
</li></ol>
<p>Once<code><span>&#160;</span>ConnRules_multpower.vams<span>&#160;</span></code>contains all the custom parameters, disciplines, and connect rules, the elaborator can use this information during discipline resolution to detect the discipline pairs (such as<code><span>&#160;</span>logic18V<span>&#160;</span></code>and<code><span>&#160;</span>electrical</code>) and insert the proper connect module with the proper power supply.</p>

<p>The timescale value has changed from 1ns/100ps to 1ns/1ps in all E2L*, L2E*, Bidir* connect modules contained in the<code>&#160;connectLib&#160;</code>library of the AMS Designer tool installation. This provides accurate simulation time resolution for any system with clock rise/fall time of 125 femtosecond.</p>

<p>The connect modules<span>&#160;</span><code>timescale</code><span>&#160;</span>precision should be maintained to verify this logic expression (tr&gt; timescale_precision/8 and tf&gt; timescale_precision/8). In Cadence building CMs, the default is<span>&#160;</span><code>time_precision</code><span>&#160;</span>= 1ps.</p>

<p>If the system to be simulated needs a clock rise/fall time less than 125 fs, specify the timescale with<code><span>&#160;</span>-OVERRIDE_Precision<span>&#160;</span></code>option in the xmelab/xrun command. For example:</p>

<p><code>xrun -timescale 1ns/100fs -OVERRIDE_Precision</code></p>
<h3 id="BlockBasedDisciplineResolutionforMultiplePowerSupplyDesign-CustomConnectModules,ConnectRules,andDisciplinesontheCommandLine1044214">Custom Connect Modules, Connect Rules, and Disciplines on the Command Line<span class="confluence-anchor-link" id="BlockBasedDisciplineResolutionforMultiplePowerSupplyDesign-1044214"></span></h3>

<p>You can specify your custom connect modules and connect rules on the <code>xrun&#160;</code>command line using the <code>-amsconnrules</code><span style="">&#160;</span>option. For example:</p>

<p><code>xrun ConnRules_multpower.vams -amsconnrules ConnRules_multpower ...</code></p>

<p>You can use the&#160;<code>-setdiscipline&#160;</code>option to tell the elaborator which discipline to apply to which design scopes:</p>

<p><span style=""><code>xrun ... -setdiscipline</code> &quot;<code><span>&#160;</span>disciplineSpecification<span>&#160;</span></code>&quot;...</span></p>

<p>Suppose your design contains a block called<code><span>&#160;</span>vlog_buf<span>&#160;</span></code>with one channel that has a 1.8V power supply and another that has a 3.3V power supply. You can set the discipline on the individual terminals instead of on a cell or instance using the<code><span>&#160;</span>instterm<span>&#160;</span></code>specifier. For example, the following options specify the<code><span>&#160;</span>logic33V<span>&#160;</span></code>discipline for instance terminals&#160;<code>testbench.vlog_buf.I1.in</code>,<code><span>&#160;</span>testbench.vlog_buf.in_33v</code>,<code><span>&#160;</span>testbench.vlog_buf.out_33v</code>, and<code><span>&#160;</span>testbench.vlog_buf.I2.out<span>&#160;</span></code>:</p>

<p><code>-setd &quot;instterm-testbench.vlog_buf.I1.in- logic33V&quot; \<br />-setd &quot;instterm-testbench.vlog_buf.in_33v- logic33V&quot; \<br />-setd &quot;instterm-testbench.vlog_buf.out_33v- logic33V&quot; \<br />-setd &quot;instterm-testbench.vlog_buf.I2.out- logic33V&quot;</code></p>

<p>Other terminals in<code><span>&#160;</span>vlog_buf<span>&#160;</span></code>retain the default discipline, which you can specify using the&#160;<code>-discipline</code>&#160;option. For example:</p>

<p><span style=""><code>xrun ... -discipline logic18V ...</code></span></p>
<h5 id="BlockBasedDisciplineResolutionforMultiplePowerSupplyDesign-RelatedTopics"><span style="">Related Topics</span></h5><ul><li><span style=""><span style=""><a class="message-url" href="../verilogamsref/chap11.html#disciplineResolutionMethod">Discipline Resolution Methods</a></span></span><span style=""><span style=""><br /></span></span></li><li><span style=""><span style=""><a href="Supply-Sensitive_Modules_for_Multiple_Power_Supply_Designs.html">Supply-Sensitive Modules for Multiple Power Supply Designs</a><br /></span></span></li><li><span style=""><span style=""><a href="XRUN_Invocation_for_Mixed-Signal_Designs.html">XRUN Invocation for Mixed-Signal Designs</a></span></span></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="ie_Statement_in_an_amsd_Block_for_Multiple_Power_Supply_Design.html" id="prev" title="ie_Statement_in_an_amsd_Block_for_Multiple_Power_Supply_Design">ie_Statement_in_an_amsd_Block_ ...</a></em></b><b><em><a href="Supply-Sensitive_Modules_for_Multiple_Power_Supply_Designs.html" id="nex" title="Supply-Sensitive_Modules_for_Multiple_Power_Supply_Designs">Supply-Sensitive_Modules_for_M ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>