digraph test {
    "Input,1,clock_recovery" [style=filled, color=yellow];
    "Input,14,data_rec" [style=filled, color=yellow];
    "Input,1,reset_n" [style=filled, color=yellow];
    "Output_Reg,14,data_stand" [style=filled, color=green];
    "Wire,14,_0_" [style=filled, color=orange];
    "Wire,1,_1_" [style=filled, color=orange];
    "Wire,14,_2_" [style=filled, color=orange];
    "LNot,Null,LNot_1" [style=filled, color=pink];
    "Cond,Null,Cond_1" [style=filled, color=pink];
    "Cond,Null,Cond_2" [style=filled, color=pink];
    "Const,14,Constant_14'H0" [style=filled, color=grey];
    "Input,1,clock_recovery" -> "Cond,Null,Cond_1" [label="1"];
    "Input,14,data_rec" -> "Cond,Null,Cond_1" [label="2"];
    "Input,1,reset_n" -> "LNot,Null,LNot_1" [label="1"];
    "Output_Reg,14,data_stand" -> "Cond,Null,Cond_1" [label="3"];
    "Wire,14,_0_" -> "Output_Reg,14,data_stand" [label="1"];
    "Wire,1,_1_" -> "Cond,Null,Cond_2" [label="1"];
    "Wire,14,_2_" -> "Cond,Null,Cond_2" [label="3"];
    "LNot,Null,LNot_1" -> "Wire,1,_1_" [label="1"];
    "Cond,Null,Cond_1" -> "Wire,14,_2_" [label="1"];
    "Cond,Null,Cond_2" -> "Wire,14,_0_" [label="1"];
    "Const,14,Constant_14'H0" -> "Cond,Null,Cond_2" [label="2"];
}
