<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: AMDGPUSubtarget.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4d9c1978b5f07b6adb33a8870a898946.html">llvm3.6</a></li><li class="navelem"><a class="el" href="dir_5fa7ecd8d95c317b32615506984470d8.html">lib</a></li><li class="navelem"><a class="el" href="dir_e05b01359e968234de0369341286fe1b.html">Target</a></li><li class="navelem"><a class="el" href="dir_425160c7594ba0b571d934f7a8c32ff5.html">R600</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">AMDGPUSubtarget.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>AMDGPU specific subclass of TargetSubtarget.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="AMDGPU_8h_source.html">AMDGPU.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="AMDGPUFrameLowering_8h_source.html">AMDGPUFrameLowering.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="AMDGPUInstrInfo_8h_source.html">AMDGPUInstrInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="AMDGPUIntrinsicInfo_8h_source.html">AMDGPUIntrinsicInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="AMDGPUSubtarget_8h_source.html">AMDGPUSubtarget.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="R600ISelLowering_8h_source.html">R600ISelLowering.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="StringExtras_8h_source.html">llvm/ADT/StringExtras.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="StringRef_8h_source.html">llvm/ADT/StringRef.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="DataLayout_8h_source.html">llvm/IR/DataLayout.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="TargetSubtargetInfo_8h_source.html">llvm/Target/TargetSubtargetInfo.h</a>&quot;</code><br/>
<code>#include &quot;AMDGPUGenSubtargetInfo.inc&quot;</code><br/>
</div><div class="textblock"><div class="dynheader">
Include dependency graph for AMDGPUSubtarget.h:</div>
<div class="dyncontent">
<div class="center"><img src="AMDGPUSubtarget_8h__incl.png" border="0" usemap="#AMDGPUSubtarget_8h" alt=""/></div>
<map name="AMDGPUSubtarget_8h" id="AMDGPUSubtarget_8h">
<area shape="rect" id="node2" href="AMDGPU_8h.html" title="AMDGPU.h" alt="" coords="917,238,1009,265"/><area shape="rect" id="node11" href="StringRef_8h.html" title="llvm/ADT/StringRef.h" alt="" coords="1718,402,1869,429"/><area shape="rect" id="node18" href="AMDGPUFrameLowering_8h.html" title="Interface to describe a layout of a stack frame on a AMDIL target machine. " alt="" coords="2146,156,2334,183"/><area shape="rect" id="node32" href="AMDGPUInstrInfo_8h.html" title="Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs. " alt="" coords="2489,81,2631,108"/><area shape="rect" id="node37" href="AMDGPUIntrinsicInfo_8h.html" title="Interface for the AMDGPU Implementation of the Intrinsic Info class. " alt="" coords="1322,320,1486,347"/><area shape="rect" id="node41" href="R600ISelLowering_8h.html" title="R600 DAG Lowering interface definition. " alt="" coords="2655,81,2801,108"/><area shape="rect" id="node43" href="StringExtras_8h.html" title="llvm/ADT/StringExtras.h" alt="" coords="1573,320,1745,347"/><area shape="rect" id="node44" href="DataLayout_8h.html" title="llvm/IR/DataLayout.h" alt="" coords="1825,238,1978,265"/><area shape="rect" id="node47" href="TargetSubtargetInfo_8h.html" title="llvm/Target/TargetSubtarget\lInfo.h" alt="" coords="583,231,782,272"/><area shape="rect" id="node3" href="TargetRegistry_8h.html" title="llvm/Support/TargetRegistry.h" alt="" coords="277,320,483,347"/><area shape="rect" id="node10" href="Target_2TargetMachine_8h.html" title="llvm/Target/TargetMachine.h" alt="" coords="863,320,1062,347"/><area shape="rect" id="node4" href="include_2llvm-c_2Disassembler_8h.html" title="llvm&#45;c/Disassembler.h" alt="" coords="737,402,900,429"/><area shape="rect" id="node6" href="Triple_8h.html" title="llvm/ADT/Triple.h" alt="" coords="114,402,241,429"/><area shape="rect" id="node7" href="CodeGen_8h.html" title="llvm/Support/CodeGen.h" alt="" coords="316,402,495,429"/><area shape="rect" id="node16" href="Pass_8h.html" title="llvm/Pass.h" alt="" coords="1025,402,1119,429"/><area shape="rect" id="node17" href="TargetOptions_8h.html" title="llvm/Target/TargetOptions.h" alt="" coords="519,402,713,429"/><area shape="rect" id="node19" href="MachineFunction_8h.html" title="llvm/CodeGen/MachineFunction.h" alt="" coords="2831,238,3065,265"/><area shape="rect" id="node30" href="TargetFrameLowering_8h.html" title="llvm/Target/TargetFrameLowering.h" alt="" coords="2327,320,2569,347"/><area shape="rect" id="node20" href="ilist_8h.html" title="llvm/ADT/ilist.h" alt="" coords="3192,484,3307,511"/><area shape="rect" id="node22" href="MachineBasicBlock_8h.html" title="llvm/CodeGen/MachineBasic\lBlock.h" alt="" coords="2365,395,2568,436"/><area shape="rect" id="node23" href="DebugLoc_8h.html" title="llvm/IR/DebugLoc.h" alt="" coords="2695,320,2838,347"/><area shape="rect" id="node24" href="Metadata_8h.html" title="llvm/IR/Metadata.h" alt="" coords="3389,320,3529,347"/><area shape="rect" id="node26" href="Allocator_8h.html" title="llvm/Support/Allocator.h" alt="" coords="2843,402,3018,429"/><area shape="rect" id="node28" href="ArrayRecycler_8h.html" title="llvm/Support/ArrayRecycler.h" alt="" coords="3109,320,3313,347"/><area shape="rect" id="node29" href="Recycler_8h.html" title="llvm/Support/Recycler.h" alt="" coords="2863,320,3033,347"/><area shape="rect" id="node25" href="DenseMap_8h.html" title="llvm/ADT/DenseMap.h" alt="" coords="3093,402,3256,429"/><area shape="rect" id="node27" href="SmallVector_8h.html" title="llvm/ADT/SmallVector.h" alt="" coords="2845,484,3016,511"/><area shape="rect" id="node33" href="AMDGPURegisterInfo_8h.html" title="TargetRegisterInfo interface that is implemented by all hw codegen targets. " alt="" coords="2581,156,2747,183"/><area shape="rect" id="node34" href="TargetInstrInfo_8h.html" title="llvm/Target/TargetInstrInfo.h" alt="" coords="2359,156,2556,183"/><area shape="rect" id="node38" href="Intrinsics_8h.html" title="llvm/IR/Intrinsics.h" alt="" coords="1143,402,1278,429"/><area shape="rect" id="node39" href="TargetIntrinsicInfo_8h.html" title="llvm/Target/TargetIntrinsic\lInfo.h" alt="" coords="1302,395,1485,436"/><area shape="rect" id="node42" href="AMDGPUISelLowering_8h.html" title="Interface definition of the TargetLowering class that is common to all AMD GPUs. " alt="" coords="3049,156,3220,183"/><area shape="rect" id="node45" href="DerivedTypes_8h.html" title="llvm/IR/DerivedTypes.h" alt="" coords="1820,320,1983,347"/><area shape="rect" id="node46" href="Type_8h.html" title="llvm/IR/Type.h" alt="" coords="2096,402,2203,429"/><area shape="rect" id="node48" href="PBQPRAConstraint_8h.html" title="llvm/CodeGen/PBQPRAConstraint.h" alt="" coords="2058,320,2302,347"/><area shape="rect" id="node49" href="MCSubtargetInfo_8h.html" title="llvm/MC/MCSubtargetInfo.h" alt="" coords="5,320,200,347"/></map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="AMDGPUSubtarget_8h__dep__incl.png" border="0" usemap="#AMDGPUSubtarget_8hdep" alt=""/></div>
<map name="AMDGPUSubtarget_8hdep" id="AMDGPUSubtarget_8hdep">
<area shape="rect" id="node2" href="AMDGPUAsmPrinter_8cpp.html" title="AMDGPUAsmPrinter.cpp" alt="" coords="759,81,936,108"/><area shape="rect" id="node3" href="AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets. " alt="" coords="961,81,1145,108"/><area shape="rect" id="node9" href="R600InstrInfo_8cpp.html" title="R600 Implementation of TargetInstrInfo. " alt="" coords="1593,156,1725,182"/><area shape="rect" id="node13" href="AMDGPUIntrinsicInfo_8cpp.html" title="AMDGPU Implementation of the IntrinsicInfo class. " alt="" coords="1219,81,1398,108"/><area shape="rect" id="node14" href="AMDGPUISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the AMDGPU target. " alt="" coords="1423,81,1624,108"/><area shape="rect" id="node15" href="AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets. " alt="" coords="1649,81,1835,108"/><area shape="rect" id="node16" href="AMDGPUPromoteAlloca_8cpp.html" title="AMDGPUPromoteAlloca.cpp" alt="" coords="1859,81,2059,108"/><area shape="rect" id="node17" href="AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget. " alt="" coords="2083,81,2254,108"/><area shape="rect" id="node18" href="AMDILCFGStructurizer_8cpp.html" title="AMDILCFGStructurizer.cpp" alt="" coords="2278,81,2467,108"/><area shape="rect" id="node19" href="R600ClauseMergePass_8cpp.html" title="R600ClauseMergePass.cpp" alt="" coords="2492,81,2685,108"/><area shape="rect" id="node20" href="R600ControlFlowFinalizer_8cpp.html" title="R600ControlFlowFinalizer.cpp" alt="" coords="2709,81,2913,108"/><area shape="rect" id="node21" href="R600EmitClauseMarkers_8cpp.html" title="R600EmitClauseMarkers.cpp" alt="" coords="2937,81,3141,108"/><area shape="rect" id="node22" href="R600ExpandSpecialInstrs_8cpp.html" title="R600ExpandSpecialInstrs.cpp" alt="" coords="3165,81,3375,108"/><area shape="rect" id="node23" href="R600ISelLowering_8cpp.html" title="Custom DAG lowering for R600. " alt="" coords="3399,81,3559,108"/><area shape="rect" id="node24" href="R600MachineScheduler_8cpp.html" title="R600 Machine Scheduler interface. " alt="" coords="3583,81,3781,108"/><area shape="rect" id="node25" href="R600OptimizeVectorRegisters_8cpp.html" title="R600OptimizeVectorRegisters.cpp" alt="" coords="3805,81,4042,108"/><area shape="rect" id="node26" href="R600Packetizer_8cpp.html" title="R600Packetizer.cpp" alt="" coords="4067,81,4212,108"/><area shape="rect" id="node27" href="SIFixSGPRCopies_8cpp.html" title="SIFixSGPRCopies.cpp" alt="" coords="4237,81,4391,108"/><area shape="rect" id="node28" href="SIFoldOperands_8cpp.html" title="SIFoldOperands.cpp" alt="" coords="4415,81,4565,108"/><area shape="rect" id="node29" href="SIInsertWaits_8cpp.html" title="Insert wait instructions for memory reads and writes. " alt="" coords="4589,81,4719,108"/><area shape="rect" id="node30" href="SIISelLowering_8cpp.html" title="Custom DAG lowering for SI. " alt="" coords="4744,81,4884,108"/><area shape="rect" id="node31" href="SILowerControlFlow_8cpp.html" title="This pass lowers the pseudo control flow instructions to real machine instructions. " alt="" coords="4909,81,5079,108"/><area shape="rect" id="node32" href="SILowerI1Copies_8cpp.html" title="SILowerI1Copies.cpp" alt="" coords="5103,81,5255,108"/><area shape="rect" id="node33" href="SIMachineFunctionInfo_8cpp.html" title="SIMachineFunctionInfo.cpp" alt="" coords="5280,81,5471,108"/><area shape="rect" id="node34" href="SIPrepareScratchRegs_8cpp.html" title="SIPrepareScratchRegs.cpp" alt="" coords="5495,81,5685,108"/><area shape="rect" id="node35" href="SIRegisterInfo_8cpp.html" title="SI implementation of the TargetRegisterInfo class. " alt="" coords="5709,81,5844,108"/><area shape="rect" id="node36" href="SIShrinkInstructions_8cpp.html" title="SIShrinkInstructions.cpp" alt="" coords="5868,81,6043,108"/><area shape="rect" id="node4" href="AMDGPUInstrInfo_8cpp.html" title="Implementation of the TargetInstrInfo class that is common to all AMD GPUs. " alt="" coords="5,156,164,182"/><area shape="rect" id="node5" href="AMDGPUMCInstLower_8cpp.html" title="Code to lower AMDGPU MachineInstrs to their corresponding MCInst. " alt="" coords="189,156,375,182"/><area shape="rect" id="node6" href="AMDGPURegisterInfo_8cpp.html" title="Parent TargetRegisterInfo class common to all hw codegen targets. " alt="" coords="399,156,581,182"/><area shape="rect" id="node7" href="AMDGPUTargetMachine_8cpp.html" title="The AMDGPU target machine contains all of the hardware specific information needed to emit code for R..." alt="" coords="605,156,804,182"/><area shape="rect" id="node8" href="AMDGPUTargetTransformInfo_8cpp.html" title="AMDGPUTargetTransformInfo.cpp" alt="" coords="829,156,1061,182"/><area shape="rect" id="node10" href="R600RegisterInfo_8cpp.html" title="R600 implementation of the TargetRegisterInfo class. " alt="" coords="1085,156,1239,182"/><area shape="rect" id="node11" href="SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo. " alt="" coords="1263,156,1375,182"/><area shape="rect" id="node12" href="AMDGPUTargetInfo_8cpp.html" title="AMDGPUTargetInfo.cpp" alt="" coords="1400,156,1569,182"/></map>
</div>
</div>
<p><a href="AMDGPUSubtarget_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUSubtarget.html">llvm::AMDGPUSubtarget</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of target independent CodeGen pass IDs. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a2483abff7303064e8c3556e28b976f85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUSubtarget_8h.html#a2483abff7303064e8c3556e28b976f85">GET_SUBTARGETINFO_HEADER</a></td></tr>
<tr class="separator:a2483abff7303064e8c3556e28b976f85"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>AMDGPU specific subclass of TargetSubtarget. </p>

<p>Definition in file <a class="el" href="AMDGPUSubtarget_8h_source.html">AMDGPUSubtarget.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a2483abff7303064e8c3556e28b976f85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_SUBTARGETINFO_HEADER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUSubtarget_8h_source.html#l00028">28</a> of file <a class="el" href="AMDGPUSubtarget_8h_source.html">AMDGPUSubtarget.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:59:46 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
