Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : fp_multiplier
Version: S-2021.06-SP1
Date   : Thu Nov 16 11:29:28 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              10.00
  Critical Path Length:          0.47
  Critical Path Slack:          -0.47
  Critical Path Clk Period:      0.00
  Total Negative Slack:        -12.83
  No. of Violating Paths:       29.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                307
  Buf/Inv Cell Count:              56
  Buf Cell Count:                  10
  Inv Cell Count:                  46
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       307
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      297.919999
  Noncombinational Area:     0.000000
  Buf/Inv Area:             32.984000
  Total Buffer Area:             8.51
  Total Inverter Area:          24.47
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               297.919999
  Design Area:             297.919999


  Design Rules
  -----------------------------------
  Total Number of Nets:           354
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: i80r7node7

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.13
  Logic Optimization:                  2.25
  Mapping Optimization:                4.19
  -----------------------------------------
  Overall Compile Time:                8.55
  Overall Compile Wall Clock Time:     8.85

  --------------------------------------------------------------------

  Design  WNS: 0.47  TNS: 12.83  Number of Violating Paths: 29


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
