entity T_flip_flop is 
   port(
      output : out std_logic;    
      Clk : in std_logic;   
      T : in  std_logic;
		Clear : in std_logic
   );
end T_flip_flop;

architecture Behavioral of T_flip_flop is  
begin 
 process(Clk, Clear)
 variable teste : std_logic;
 begin 
    if(rising_edge(Clk)) then
		if(Clear='1') then
		teste := '0';
		elsif(T = '1') then
		teste := not teste;
		end if;
    end if;
    output <= teste;
 end process;  
end Behavioral; 