ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4RWb5E.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"tim.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_TIM_Base_MspInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_TIM_Base_MspInit:
  25              	.LVL0:
  26              	.LFB66:
  27              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM2 init function */
  30:Core/Src/tim.c **** void MX_TIM2_Init(void)
  31:Core/Src/tim.c **** {
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4RWb5E.s 			page 2


  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  39:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  40:Core/Src/tim.c **** 
  41:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  44:Core/Src/tim.c ****   htim2.Instance = TIM2;
  45:Core/Src/tim.c ****   htim2.Init.Prescaler = 71;
  46:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  47:Core/Src/tim.c ****   htim2.Init.Period = 999;
  48:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  49:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  50:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  51:Core/Src/tim.c ****   {
  52:Core/Src/tim.c ****     Error_Handler();
  53:Core/Src/tim.c ****   }
  54:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  55:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
  56:Core/Src/tim.c ****   {
  57:Core/Src/tim.c ****     Error_Handler();
  58:Core/Src/tim.c ****   }
  59:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
  60:Core/Src/tim.c ****   {
  61:Core/Src/tim.c ****     Error_Handler();
  62:Core/Src/tim.c ****   }
  63:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  64:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  65:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
  66:Core/Src/tim.c ****   {
  67:Core/Src/tim.c ****     Error_Handler();
  68:Core/Src/tim.c ****   }
  69:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  70:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  71:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  72:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  73:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  74:Core/Src/tim.c ****   {
  75:Core/Src/tim.c ****     Error_Handler();
  76:Core/Src/tim.c ****   }
  77:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
  78:Core/Src/tim.c ****   {
  79:Core/Src/tim.c ****     Error_Handler();
  80:Core/Src/tim.c ****   }
  81:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
  82:Core/Src/tim.c **** 
  83:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
  84:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim2);
  85:Core/Src/tim.c **** 
  86:Core/Src/tim.c **** }
  87:Core/Src/tim.c **** 
  88:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4RWb5E.s 			page 3


  89:Core/Src/tim.c **** {
  28              		.loc 1 89 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  90:Core/Src/tim.c **** 
  91:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
  33              		.loc 1 91 3 view .LVU1
  34              		.loc 1 91 20 is_stmt 0 view .LVU2
  35 0000 0368     		ldr	r3, [r0]
  36              		.loc 1 91 5 view .LVU3
  37 0002 B3F1804F 		cmp	r3, #1073741824
  38 0006 00D0     		beq	.L7
  39 0008 7047     		bx	lr
  40              	.L7:
  89:Core/Src/tim.c **** 
  41              		.loc 1 89 1 view .LVU4
  42 000a 82B0     		sub	sp, sp, #8
  43              	.LCFI0:
  44              		.cfi_def_cfa_offset 8
  92:Core/Src/tim.c ****   {
  93:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
  94:Core/Src/tim.c **** 
  95:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
  96:Core/Src/tim.c ****     /* TIM2 clock enable */
  97:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
  45              		.loc 1 97 5 is_stmt 1 view .LVU5
  46              	.LBB2:
  47              		.loc 1 97 5 view .LVU6
  48              		.loc 1 97 5 view .LVU7
  49 000c 03F50433 		add	r3, r3, #135168
  50 0010 DA69     		ldr	r2, [r3, #28]
  51 0012 42F00102 		orr	r2, r2, #1
  52 0016 DA61     		str	r2, [r3, #28]
  53              		.loc 1 97 5 view .LVU8
  54 0018 DB69     		ldr	r3, [r3, #28]
  55 001a 03F00103 		and	r3, r3, #1
  56 001e 0193     		str	r3, [sp, #4]
  57              		.loc 1 97 5 view .LVU9
  58 0020 019B     		ldr	r3, [sp, #4]
  59              	.LBE2:
  60              		.loc 1 97 5 view .LVU10
  98:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  99:Core/Src/tim.c **** 
 100:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 101:Core/Src/tim.c ****   }
 102:Core/Src/tim.c **** }
  61              		.loc 1 102 1 is_stmt 0 view .LVU11
  62 0022 02B0     		add	sp, sp, #8
  63              	.LCFI1:
  64              		.cfi_def_cfa_offset 0
  65              		@ sp needed
  66 0024 7047     		bx	lr
  67              		.cfi_endproc
  68              	.LFE66:
  70              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4RWb5E.s 			page 4


  71              		.align	1
  72              		.global	HAL_TIM_MspPostInit
  73              		.syntax unified
  74              		.thumb
  75              		.thumb_func
  76              		.fpu softvfp
  78              	HAL_TIM_MspPostInit:
  79              	.LVL1:
  80              	.LFB67:
 103:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 104:Core/Src/tim.c **** {
  81              		.loc 1 104 1 is_stmt 1 view -0
  82              		.cfi_startproc
  83              		@ args = 0, pretend = 0, frame = 24
  84              		@ frame_needed = 0, uses_anonymous_args = 0
  85              		.loc 1 104 1 is_stmt 0 view .LVU13
  86 0000 00B5     		push	{lr}
  87              	.LCFI2:
  88              		.cfi_def_cfa_offset 4
  89              		.cfi_offset 14, -4
  90 0002 87B0     		sub	sp, sp, #28
  91              	.LCFI3:
  92              		.cfi_def_cfa_offset 32
 105:Core/Src/tim.c **** 
 106:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  93              		.loc 1 106 3 is_stmt 1 view .LVU14
  94              		.loc 1 106 20 is_stmt 0 view .LVU15
  95 0004 0023     		movs	r3, #0
  96 0006 0293     		str	r3, [sp, #8]
  97 0008 0393     		str	r3, [sp, #12]
  98 000a 0493     		str	r3, [sp, #16]
  99 000c 0593     		str	r3, [sp, #20]
 107:Core/Src/tim.c ****   if(timHandle->Instance==TIM2)
 100              		.loc 1 107 3 is_stmt 1 view .LVU16
 101              		.loc 1 107 15 is_stmt 0 view .LVU17
 102 000e 0368     		ldr	r3, [r0]
 103              		.loc 1 107 5 view .LVU18
 104 0010 B3F1804F 		cmp	r3, #1073741824
 105 0014 02D0     		beq	.L11
 106              	.LVL2:
 107              	.L8:
 108:Core/Src/tim.c ****   {
 109:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 110:Core/Src/tim.c **** 
 111:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 112:Core/Src/tim.c **** 
 113:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 114:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 115:Core/Src/tim.c ****     PA2     ------> TIM2_CH3
 116:Core/Src/tim.c ****     PA3     ------> TIM2_CH4
 117:Core/Src/tim.c ****     */
 118:Core/Src/tim.c ****     GPIO_InitStruct.Pin = PWM_CN1_Pin|PWM_CN2_Pin;
 119:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 120:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 121:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 122:Core/Src/tim.c **** 
 123:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4RWb5E.s 			page 5


 124:Core/Src/tim.c **** 
 125:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 126:Core/Src/tim.c ****   }
 127:Core/Src/tim.c **** 
 128:Core/Src/tim.c **** }
 108              		.loc 1 128 1 view .LVU19
 109 0016 07B0     		add	sp, sp, #28
 110              	.LCFI4:
 111              		.cfi_remember_state
 112              		.cfi_def_cfa_offset 4
 113              		@ sp needed
 114 0018 5DF804FB 		ldr	pc, [sp], #4
 115              	.LVL3:
 116              	.L11:
 117              	.LCFI5:
 118              		.cfi_restore_state
 113:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 119              		.loc 1 113 5 is_stmt 1 view .LVU20
 120              	.LBB3:
 113:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 121              		.loc 1 113 5 view .LVU21
 113:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 122              		.loc 1 113 5 view .LVU22
 123 001c 03F50433 		add	r3, r3, #135168
 124 0020 9A69     		ldr	r2, [r3, #24]
 125 0022 42F00402 		orr	r2, r2, #4
 126 0026 9A61     		str	r2, [r3, #24]
 113:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 127              		.loc 1 113 5 view .LVU23
 128 0028 9B69     		ldr	r3, [r3, #24]
 129 002a 03F00403 		and	r3, r3, #4
 130 002e 0193     		str	r3, [sp, #4]
 113:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 131              		.loc 1 113 5 view .LVU24
 132 0030 019B     		ldr	r3, [sp, #4]
 133              	.LBE3:
 113:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 134              		.loc 1 113 5 view .LVU25
 118:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 135              		.loc 1 118 5 view .LVU26
 118:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 136              		.loc 1 118 25 is_stmt 0 view .LVU27
 137 0032 0C23     		movs	r3, #12
 138 0034 0293     		str	r3, [sp, #8]
 119:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 139              		.loc 1 119 5 is_stmt 1 view .LVU28
 119:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 140              		.loc 1 119 26 is_stmt 0 view .LVU29
 141 0036 0223     		movs	r3, #2
 142 0038 0393     		str	r3, [sp, #12]
 120:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 143              		.loc 1 120 5 is_stmt 1 view .LVU30
 120:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 144              		.loc 1 120 27 is_stmt 0 view .LVU31
 145 003a 0593     		str	r3, [sp, #20]
 121:Core/Src/tim.c **** 
 146              		.loc 1 121 5 is_stmt 1 view .LVU32
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4RWb5E.s 			page 6


 147 003c 02A9     		add	r1, sp, #8
 148 003e 0248     		ldr	r0, .L12
 149              	.LVL4:
 121:Core/Src/tim.c **** 
 150              		.loc 1 121 5 is_stmt 0 view .LVU33
 151 0040 FFF7FEFF 		bl	HAL_GPIO_Init
 152              	.LVL5:
 153              		.loc 1 128 1 view .LVU34
 154 0044 E7E7     		b	.L8
 155              	.L13:
 156 0046 00BF     		.align	2
 157              	.L12:
 158 0048 00080140 		.word	1073809408
 159              		.cfi_endproc
 160              	.LFE67:
 162              		.section	.text.MX_TIM2_Init,"ax",%progbits
 163              		.align	1
 164              		.global	MX_TIM2_Init
 165              		.syntax unified
 166              		.thumb
 167              		.thumb_func
 168              		.fpu softvfp
 170              	MX_TIM2_Init:
 171              	.LFB65:
  31:Core/Src/tim.c **** 
 172              		.loc 1 31 1 is_stmt 1 view -0
 173              		.cfi_startproc
 174              		@ args = 0, pretend = 0, frame = 56
 175              		@ frame_needed = 0, uses_anonymous_args = 0
 176 0000 00B5     		push	{lr}
 177              	.LCFI6:
 178              		.cfi_def_cfa_offset 4
 179              		.cfi_offset 14, -4
 180 0002 8FB0     		sub	sp, sp, #60
 181              	.LCFI7:
 182              		.cfi_def_cfa_offset 64
  37:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 183              		.loc 1 37 3 view .LVU36
  37:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 184              		.loc 1 37 26 is_stmt 0 view .LVU37
 185 0004 0023     		movs	r3, #0
 186 0006 0A93     		str	r3, [sp, #40]
 187 0008 0B93     		str	r3, [sp, #44]
 188 000a 0C93     		str	r3, [sp, #48]
 189 000c 0D93     		str	r3, [sp, #52]
  38:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 190              		.loc 1 38 3 is_stmt 1 view .LVU38
  38:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 191              		.loc 1 38 27 is_stmt 0 view .LVU39
 192 000e 0893     		str	r3, [sp, #32]
 193 0010 0993     		str	r3, [sp, #36]
  39:Core/Src/tim.c **** 
 194              		.loc 1 39 3 is_stmt 1 view .LVU40
  39:Core/Src/tim.c **** 
 195              		.loc 1 39 22 is_stmt 0 view .LVU41
 196 0012 0193     		str	r3, [sp, #4]
 197 0014 0293     		str	r3, [sp, #8]
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4RWb5E.s 			page 7


 198 0016 0393     		str	r3, [sp, #12]
 199 0018 0493     		str	r3, [sp, #16]
 200 001a 0593     		str	r3, [sp, #20]
 201 001c 0693     		str	r3, [sp, #24]
 202 001e 0793     		str	r3, [sp, #28]
  44:Core/Src/tim.c ****   htim2.Init.Prescaler = 71;
 203              		.loc 1 44 3 is_stmt 1 view .LVU42
  44:Core/Src/tim.c ****   htim2.Init.Prescaler = 71;
 204              		.loc 1 44 18 is_stmt 0 view .LVU43
 205 0020 2648     		ldr	r0, .L28
 206 0022 4FF08042 		mov	r2, #1073741824
 207 0026 0260     		str	r2, [r0]
  45:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 208              		.loc 1 45 3 is_stmt 1 view .LVU44
  45:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 209              		.loc 1 45 24 is_stmt 0 view .LVU45
 210 0028 4722     		movs	r2, #71
 211 002a 4260     		str	r2, [r0, #4]
  46:Core/Src/tim.c ****   htim2.Init.Period = 999;
 212              		.loc 1 46 3 is_stmt 1 view .LVU46
  46:Core/Src/tim.c ****   htim2.Init.Period = 999;
 213              		.loc 1 46 26 is_stmt 0 view .LVU47
 214 002c 8360     		str	r3, [r0, #8]
  47:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 215              		.loc 1 47 3 is_stmt 1 view .LVU48
  47:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 216              		.loc 1 47 21 is_stmt 0 view .LVU49
 217 002e 40F2E732 		movw	r2, #999
 218 0032 C260     		str	r2, [r0, #12]
  48:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 219              		.loc 1 48 3 is_stmt 1 view .LVU50
  48:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 220              		.loc 1 48 28 is_stmt 0 view .LVU51
 221 0034 0361     		str	r3, [r0, #16]
  49:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 222              		.loc 1 49 3 is_stmt 1 view .LVU52
  49:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 223              		.loc 1 49 32 is_stmt 0 view .LVU53
 224 0036 8361     		str	r3, [r0, #24]
  50:Core/Src/tim.c ****   {
 225              		.loc 1 50 3 is_stmt 1 view .LVU54
  50:Core/Src/tim.c ****   {
 226              		.loc 1 50 7 is_stmt 0 view .LVU55
 227 0038 FFF7FEFF 		bl	HAL_TIM_Base_Init
 228              	.LVL6:
  50:Core/Src/tim.c ****   {
 229              		.loc 1 50 6 view .LVU56
 230 003c 58BB     		cbnz	r0, .L22
 231              	.L15:
  54:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 232              		.loc 1 54 3 is_stmt 1 view .LVU57
  54:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 233              		.loc 1 54 34 is_stmt 0 view .LVU58
 234 003e 4FF48053 		mov	r3, #4096
 235 0042 0A93     		str	r3, [sp, #40]
  55:Core/Src/tim.c ****   {
 236              		.loc 1 55 3 is_stmt 1 view .LVU59
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4RWb5E.s 			page 8


  55:Core/Src/tim.c ****   {
 237              		.loc 1 55 7 is_stmt 0 view .LVU60
 238 0044 0AA9     		add	r1, sp, #40
 239 0046 1D48     		ldr	r0, .L28
 240 0048 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 241              	.LVL7:
  55:Core/Src/tim.c ****   {
 242              		.loc 1 55 6 view .LVU61
 243 004c 30BB     		cbnz	r0, .L23
 244              	.L16:
  59:Core/Src/tim.c ****   {
 245              		.loc 1 59 3 is_stmt 1 view .LVU62
  59:Core/Src/tim.c ****   {
 246              		.loc 1 59 7 is_stmt 0 view .LVU63
 247 004e 1B48     		ldr	r0, .L28
 248 0050 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 249              	.LVL8:
  59:Core/Src/tim.c ****   {
 250              		.loc 1 59 6 view .LVU64
 251 0054 28BB     		cbnz	r0, .L24
 252              	.L17:
  63:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 253              		.loc 1 63 3 is_stmt 1 view .LVU65
  63:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 254              		.loc 1 63 37 is_stmt 0 view .LVU66
 255 0056 0023     		movs	r3, #0
 256 0058 0893     		str	r3, [sp, #32]
  64:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 257              		.loc 1 64 3 is_stmt 1 view .LVU67
  64:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 258              		.loc 1 64 33 is_stmt 0 view .LVU68
 259 005a 0993     		str	r3, [sp, #36]
  65:Core/Src/tim.c ****   {
 260              		.loc 1 65 3 is_stmt 1 view .LVU69
  65:Core/Src/tim.c ****   {
 261              		.loc 1 65 7 is_stmt 0 view .LVU70
 262 005c 08A9     		add	r1, sp, #32
 263 005e 1748     		ldr	r0, .L28
 264 0060 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 265              	.LVL9:
  65:Core/Src/tim.c ****   {
 266              		.loc 1 65 6 view .LVU71
 267 0064 00BB     		cbnz	r0, .L25
 268              	.L18:
  69:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 269              		.loc 1 69 3 is_stmt 1 view .LVU72
  69:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 270              		.loc 1 69 20 is_stmt 0 view .LVU73
 271 0066 6023     		movs	r3, #96
 272 0068 0193     		str	r3, [sp, #4]
  70:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 273              		.loc 1 70 3 is_stmt 1 view .LVU74
  70:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 274              		.loc 1 70 19 is_stmt 0 view .LVU75
 275 006a 0023     		movs	r3, #0
 276 006c 0293     		str	r3, [sp, #8]
  71:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4RWb5E.s 			page 9


 277              		.loc 1 71 3 is_stmt 1 view .LVU76
  71:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 278              		.loc 1 71 24 is_stmt 0 view .LVU77
 279 006e 0393     		str	r3, [sp, #12]
  72:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 280              		.loc 1 72 3 is_stmt 1 view .LVU78
  72:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 281              		.loc 1 72 24 is_stmt 0 view .LVU79
 282 0070 0593     		str	r3, [sp, #20]
  73:Core/Src/tim.c ****   {
 283              		.loc 1 73 3 is_stmt 1 view .LVU80
  73:Core/Src/tim.c ****   {
 284              		.loc 1 73 7 is_stmt 0 view .LVU81
 285 0072 0822     		movs	r2, #8
 286 0074 01A9     		add	r1, sp, #4
 287 0076 1148     		ldr	r0, .L28
 288 0078 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 289              	.LVL10:
  73:Core/Src/tim.c ****   {
 290              		.loc 1 73 6 view .LVU82
 291 007c B8B9     		cbnz	r0, .L26
 292              	.L19:
  77:Core/Src/tim.c ****   {
 293              		.loc 1 77 3 is_stmt 1 view .LVU83
  77:Core/Src/tim.c ****   {
 294              		.loc 1 77 7 is_stmt 0 view .LVU84
 295 007e 0C22     		movs	r2, #12
 296 0080 01A9     		add	r1, sp, #4
 297 0082 0E48     		ldr	r0, .L28
 298 0084 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 299              	.LVL11:
  77:Core/Src/tim.c ****   {
 300              		.loc 1 77 6 view .LVU85
 301 0088 A0B9     		cbnz	r0, .L27
 302              	.L20:
  84:Core/Src/tim.c **** 
 303              		.loc 1 84 3 is_stmt 1 view .LVU86
 304 008a 0C48     		ldr	r0, .L28
 305 008c FFF7FEFF 		bl	HAL_TIM_MspPostInit
 306              	.LVL12:
  86:Core/Src/tim.c **** 
 307              		.loc 1 86 1 is_stmt 0 view .LVU87
 308 0090 0FB0     		add	sp, sp, #60
 309              	.LCFI8:
 310              		.cfi_remember_state
 311              		.cfi_def_cfa_offset 4
 312              		@ sp needed
 313 0092 5DF804FB 		ldr	pc, [sp], #4
 314              	.L22:
 315              	.LCFI9:
 316              		.cfi_restore_state
  52:Core/Src/tim.c ****   }
 317              		.loc 1 52 5 is_stmt 1 view .LVU88
 318 0096 FFF7FEFF 		bl	Error_Handler
 319              	.LVL13:
 320 009a D0E7     		b	.L15
 321              	.L23:
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4RWb5E.s 			page 10


  57:Core/Src/tim.c ****   }
 322              		.loc 1 57 5 view .LVU89
 323 009c FFF7FEFF 		bl	Error_Handler
 324              	.LVL14:
 325 00a0 D5E7     		b	.L16
 326              	.L24:
  61:Core/Src/tim.c ****   }
 327              		.loc 1 61 5 view .LVU90
 328 00a2 FFF7FEFF 		bl	Error_Handler
 329              	.LVL15:
 330 00a6 D6E7     		b	.L17
 331              	.L25:
  67:Core/Src/tim.c ****   }
 332              		.loc 1 67 5 view .LVU91
 333 00a8 FFF7FEFF 		bl	Error_Handler
 334              	.LVL16:
 335 00ac DBE7     		b	.L18
 336              	.L26:
  75:Core/Src/tim.c ****   }
 337              		.loc 1 75 5 view .LVU92
 338 00ae FFF7FEFF 		bl	Error_Handler
 339              	.LVL17:
 340 00b2 E4E7     		b	.L19
 341              	.L27:
  79:Core/Src/tim.c ****   }
 342              		.loc 1 79 5 view .LVU93
 343 00b4 FFF7FEFF 		bl	Error_Handler
 344              	.LVL18:
 345 00b8 E7E7     		b	.L20
 346              	.L29:
 347 00ba 00BF     		.align	2
 348              	.L28:
 349 00bc 00000000 		.word	htim2
 350              		.cfi_endproc
 351              	.LFE65:
 353              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 354              		.align	1
 355              		.global	HAL_TIM_Base_MspDeInit
 356              		.syntax unified
 357              		.thumb
 358              		.thumb_func
 359              		.fpu softvfp
 361              	HAL_TIM_Base_MspDeInit:
 362              	.LVL19:
 363              	.LFB68:
 129:Core/Src/tim.c **** 
 130:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 131:Core/Src/tim.c **** {
 364              		.loc 1 131 1 view -0
 365              		.cfi_startproc
 366              		@ args = 0, pretend = 0, frame = 0
 367              		@ frame_needed = 0, uses_anonymous_args = 0
 368              		@ link register save eliminated.
 132:Core/Src/tim.c **** 
 133:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 369              		.loc 1 133 3 view .LVU95
 370              		.loc 1 133 20 is_stmt 0 view .LVU96
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4RWb5E.s 			page 11


 371 0000 0368     		ldr	r3, [r0]
 372              		.loc 1 133 5 view .LVU97
 373 0002 B3F1804F 		cmp	r3, #1073741824
 374 0006 00D0     		beq	.L32
 375              	.L30:
 134:Core/Src/tim.c ****   {
 135:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 136:Core/Src/tim.c **** 
 137:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 138:Core/Src/tim.c ****     /* Peripheral clock disable */
 139:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 140:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 141:Core/Src/tim.c **** 
 142:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 143:Core/Src/tim.c ****   }
 144:Core/Src/tim.c **** }
 376              		.loc 1 144 1 view .LVU98
 377 0008 7047     		bx	lr
 378              	.L32:
 139:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 379              		.loc 1 139 5 is_stmt 1 view .LVU99
 380 000a 034A     		ldr	r2, .L33
 381 000c D369     		ldr	r3, [r2, #28]
 382 000e 23F00103 		bic	r3, r3, #1
 383 0012 D361     		str	r3, [r2, #28]
 384              		.loc 1 144 1 is_stmt 0 view .LVU100
 385 0014 F8E7     		b	.L30
 386              	.L34:
 387 0016 00BF     		.align	2
 388              	.L33:
 389 0018 00100240 		.word	1073876992
 390              		.cfi_endproc
 391              	.LFE68:
 393              		.comm	htim2,72,4
 394              		.text
 395              	.Letext0:
 396              		.file 2 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 397              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 398              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 399              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 400              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 401              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 402              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 403              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 404              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 405              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 406              		.file 12 "Core/Inc/tim.h"
 407              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 408              		.file 14 "Core/Inc/main.h"
ARM GAS  C:\Users\Admin\AppData\Local\Temp\cc4RWb5E.s 			page 12


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\Admin\AppData\Local\Temp\cc4RWb5E.s:16     .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\Admin\AppData\Local\Temp\cc4RWb5E.s:24     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\Admin\AppData\Local\Temp\cc4RWb5E.s:71     .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\Admin\AppData\Local\Temp\cc4RWb5E.s:78     .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\Admin\AppData\Local\Temp\cc4RWb5E.s:158    .text.HAL_TIM_MspPostInit:00000048 $d
C:\Users\Admin\AppData\Local\Temp\cc4RWb5E.s:163    .text.MX_TIM2_Init:00000000 $t
C:\Users\Admin\AppData\Local\Temp\cc4RWb5E.s:170    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\Admin\AppData\Local\Temp\cc4RWb5E.s:349    .text.MX_TIM2_Init:000000bc $d
                            *COM*:00000048 htim2
C:\Users\Admin\AppData\Local\Temp\cc4RWb5E.s:354    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\Admin\AppData\Local\Temp\cc4RWb5E.s:361    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\Admin\AppData\Local\Temp\cc4RWb5E.s:389    .text.HAL_TIM_Base_MspDeInit:00000018 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
Error_Handler
