
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//kmod_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401fb8 <.init>:
  401fb8:	stp	x29, x30, [sp, #-16]!
  401fbc:	mov	x29, sp
  401fc0:	bl	4026b0 <ferror@plt+0x60>
  401fc4:	ldp	x29, x30, [sp], #16
  401fc8:	ret

Disassembly of section .plt:

0000000000401fd0 <memcpy@plt-0x20>:
  401fd0:	stp	x16, x30, [sp, #-16]!
  401fd4:	adrp	x16, 42b000 <ferror@plt+0x289b0>
  401fd8:	ldr	x17, [x16, #4088]
  401fdc:	add	x16, x16, #0xff8
  401fe0:	br	x17
  401fe4:	nop
  401fe8:	nop
  401fec:	nop

0000000000401ff0 <memcpy@plt>:
  401ff0:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  401ff4:	ldr	x17, [x16]
  401ff8:	add	x16, x16, #0x0
  401ffc:	br	x17

0000000000402000 <memmove@plt>:
  402000:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402004:	ldr	x17, [x16, #8]
  402008:	add	x16, x16, #0x8
  40200c:	br	x17

0000000000402010 <gzclose@plt>:
  402010:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402014:	ldr	x17, [x16, #16]
  402018:	add	x16, x16, #0x10
  40201c:	br	x17

0000000000402020 <strtok@plt>:
  402020:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402024:	ldr	x17, [x16, #24]
  402028:	add	x16, x16, #0x18
  40202c:	br	x17

0000000000402030 <strlen@plt>:
  402030:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402034:	ldr	x17, [x16, #32]
  402038:	add	x16, x16, #0x20
  40203c:	br	x17

0000000000402040 <fputs@plt>:
  402040:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402044:	ldr	x17, [x16, #40]
  402048:	add	x16, x16, #0x28
  40204c:	br	x17

0000000000402050 <syslog@plt>:
  402050:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402054:	ldr	x17, [x16, #48]
  402058:	add	x16, x16, #0x30
  40205c:	br	x17

0000000000402060 <exit@plt>:
  402060:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402064:	ldr	x17, [x16, #56]
  402068:	add	x16, x16, #0x38
  40206c:	br	x17

0000000000402070 <lzma_code@plt>:
  402070:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402074:	ldr	x17, [x16, #64]
  402078:	add	x16, x16, #0x40
  40207c:	br	x17

0000000000402080 <strnlen@plt>:
  402080:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402084:	ldr	x17, [x16, #72]
  402088:	add	x16, x16, #0x48
  40208c:	br	x17

0000000000402090 <secure_getenv@plt>:
  402090:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402094:	ldr	x17, [x16, #80]
  402098:	add	x16, x16, #0x50
  40209c:	br	x17

00000000004020a0 <setenv@plt>:
  4020a0:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  4020a4:	ldr	x17, [x16, #88]
  4020a8:	add	x16, x16, #0x58
  4020ac:	br	x17

00000000004020b0 <fgets_unlocked@plt>:
  4020b0:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  4020b4:	ldr	x17, [x16, #96]
  4020b8:	add	x16, x16, #0x60
  4020bc:	br	x17

00000000004020c0 <ftell@plt>:
  4020c0:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  4020c4:	ldr	x17, [x16, #104]
  4020c8:	add	x16, x16, #0x68
  4020cc:	br	x17

00000000004020d0 <sprintf@plt>:
  4020d0:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  4020d4:	ldr	x17, [x16, #112]
  4020d8:	add	x16, x16, #0x70
  4020dc:	br	x17

00000000004020e0 <putc@plt>:
  4020e0:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  4020e4:	ldr	x17, [x16, #120]
  4020e8:	add	x16, x16, #0x78
  4020ec:	br	x17

00000000004020f0 <opendir@plt>:
  4020f0:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  4020f4:	ldr	x17, [x16, #128]
  4020f8:	add	x16, x16, #0x80
  4020fc:	br	x17

0000000000402100 <closelog@plt>:
  402100:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402104:	ldr	x17, [x16, #136]
  402108:	add	x16, x16, #0x88
  40210c:	br	x17

0000000000402110 <unlinkat@plt>:
  402110:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402114:	ldr	x17, [x16, #144]
  402118:	add	x16, x16, #0x90
  40211c:	br	x17

0000000000402120 <fputc@plt>:
  402120:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402124:	ldr	x17, [x16, #152]
  402128:	add	x16, x16, #0x98
  40212c:	br	x17

0000000000402130 <qsort@plt>:
  402130:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402134:	ldr	x17, [x16, #160]
  402138:	add	x16, x16, #0xa0
  40213c:	br	x17

0000000000402140 <asprintf@plt>:
  402140:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402144:	ldr	x17, [x16, #168]
  402148:	add	x16, x16, #0xa8
  40214c:	br	x17

0000000000402150 <gzdopen@plt>:
  402150:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402154:	ldr	x17, [x16, #176]
  402158:	add	x16, x16, #0xb0
  40215c:	br	x17

0000000000402160 <lseek@plt>:
  402160:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402164:	ldr	x17, [x16, #184]
  402168:	add	x16, x16, #0xb8
  40216c:	br	x17

0000000000402170 <snprintf@plt>:
  402170:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402174:	ldr	x17, [x16, #192]
  402178:	add	x16, x16, #0xc0
  40217c:	br	x17

0000000000402180 <fclose@plt>:
  402180:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402184:	ldr	x17, [x16, #200]
  402188:	add	x16, x16, #0xc8
  40218c:	br	x17

0000000000402190 <getpid@plt>:
  402190:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402194:	ldr	x17, [x16, #208]
  402198:	add	x16, x16, #0xd0
  40219c:	br	x17

00000000004021a0 <strtok_r@plt>:
  4021a0:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  4021a4:	ldr	x17, [x16, #216]
  4021a8:	add	x16, x16, #0xd8
  4021ac:	br	x17

00000000004021b0 <fopen@plt>:
  4021b0:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  4021b4:	ldr	x17, [x16, #224]
  4021b8:	add	x16, x16, #0xe0
  4021bc:	br	x17

00000000004021c0 <malloc@plt>:
  4021c0:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  4021c4:	ldr	x17, [x16, #232]
  4021c8:	add	x16, x16, #0xe8
  4021cc:	br	x17

00000000004021d0 <open@plt>:
  4021d0:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  4021d4:	ldr	x17, [x16, #240]
  4021d8:	add	x16, x16, #0xf0
  4021dc:	br	x17

00000000004021e0 <strncmp@plt>:
  4021e0:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  4021e4:	ldr	x17, [x16, #248]
  4021e8:	add	x16, x16, #0xf8
  4021ec:	br	x17

00000000004021f0 <__libc_start_main@plt>:
  4021f0:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  4021f4:	ldr	x17, [x16, #256]
  4021f8:	add	x16, x16, #0x100
  4021fc:	br	x17

0000000000402200 <memset@plt>:
  402200:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402204:	ldr	x17, [x16, #264]
  402208:	add	x16, x16, #0x108
  40220c:	br	x17

0000000000402210 <fdopen@plt>:
  402210:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402214:	ldr	x17, [x16, #272]
  402218:	add	x16, x16, #0x110
  40221c:	br	x17

0000000000402220 <gettimeofday@plt>:
  402220:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402224:	ldr	x17, [x16, #280]
  402228:	add	x16, x16, #0x118
  40222c:	br	x17

0000000000402230 <calloc@plt>:
  402230:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402234:	ldr	x17, [x16, #288]
  402238:	add	x16, x16, #0x120
  40223c:	br	x17

0000000000402240 <bcmp@plt>:
  402240:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402244:	ldr	x17, [x16, #296]
  402248:	add	x16, x16, #0x128
  40224c:	br	x17

0000000000402250 <readdir@plt>:
  402250:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402254:	ldr	x17, [x16, #304]
  402258:	add	x16, x16, #0x130
  40225c:	br	x17

0000000000402260 <realloc@plt>:
  402260:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402264:	ldr	x17, [x16, #312]
  402268:	add	x16, x16, #0x138
  40226c:	br	x17

0000000000402270 <system@plt>:
  402270:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402274:	ldr	x17, [x16, #320]
  402278:	add	x16, x16, #0x140
  40227c:	br	x17

0000000000402280 <strdup@plt>:
  402280:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402284:	ldr	x17, [x16, #328]
  402288:	add	x16, x16, #0x148
  40228c:	br	x17

0000000000402290 <closedir@plt>:
  402290:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402294:	ldr	x17, [x16, #336]
  402298:	add	x16, x16, #0x150
  40229c:	br	x17

00000000004022a0 <strerror@plt>:
  4022a0:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  4022a4:	ldr	x17, [x16, #344]
  4022a8:	add	x16, x16, #0x158
  4022ac:	br	x17

00000000004022b0 <close@plt>:
  4022b0:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  4022b4:	ldr	x17, [x16, #352]
  4022b8:	add	x16, x16, #0x160
  4022bc:	br	x17

00000000004022c0 <gzread@plt>:
  4022c0:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  4022c4:	ldr	x17, [x16, #360]
  4022c8:	add	x16, x16, #0x168
  4022cc:	br	x17

00000000004022d0 <strrchr@plt>:
  4022d0:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  4022d4:	ldr	x17, [x16, #368]
  4022d8:	add	x16, x16, #0x170
  4022dc:	br	x17

00000000004022e0 <__gmon_start__@plt>:
  4022e0:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  4022e4:	ldr	x17, [x16, #376]
  4022e8:	add	x16, x16, #0x178
  4022ec:	br	x17

00000000004022f0 <fdopendir@plt>:
  4022f0:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  4022f4:	ldr	x17, [x16, #384]
  4022f8:	add	x16, x16, #0x180
  4022fc:	br	x17

0000000000402300 <write@plt>:
  402300:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402304:	ldr	x17, [x16, #392]
  402308:	add	x16, x16, #0x188
  40230c:	br	x17

0000000000402310 <fseek@plt>:
  402310:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402314:	ldr	x17, [x16, #400]
  402318:	add	x16, x16, #0x190
  40231c:	br	x17

0000000000402320 <abort@plt>:
  402320:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402324:	ldr	x17, [x16, #408]
  402328:	add	x16, x16, #0x198
  40232c:	br	x17

0000000000402330 <openlog@plt>:
  402330:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402334:	ldr	x17, [x16, #416]
  402338:	add	x16, x16, #0x1a0
  40233c:	br	x17

0000000000402340 <puts@plt>:
  402340:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402344:	ldr	x17, [x16, #424]
  402348:	add	x16, x16, #0x1a8
  40234c:	br	x17

0000000000402350 <lzma_stream_decoder@plt>:
  402350:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402354:	ldr	x17, [x16, #432]
  402358:	add	x16, x16, #0x1b0
  40235c:	br	x17

0000000000402360 <strsep@plt>:
  402360:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402364:	ldr	x17, [x16, #440]
  402368:	add	x16, x16, #0x1b8
  40236c:	br	x17

0000000000402370 <getopt_long@plt>:
  402370:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402374:	ldr	x17, [x16, #448]
  402378:	add	x16, x16, #0x1c0
  40237c:	br	x17

0000000000402380 <lzma_end@plt>:
  402380:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402384:	ldr	x17, [x16, #456]
  402388:	add	x16, x16, #0x1c8
  40238c:	br	x17

0000000000402390 <strcmp@plt>:
  402390:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402394:	ldr	x17, [x16, #464]
  402398:	add	x16, x16, #0x1d0
  40239c:	br	x17

00000000004023a0 <basename@plt>:
  4023a0:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  4023a4:	ldr	x17, [x16, #472]
  4023a8:	add	x16, x16, #0x1d8
  4023ac:	br	x17

00000000004023b0 <__ctype_b_loc@plt>:
  4023b0:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  4023b4:	ldr	x17, [x16, #480]
  4023b8:	add	x16, x16, #0x1e0
  4023bc:	br	x17

00000000004023c0 <mmap@plt>:
  4023c0:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  4023c4:	ldr	x17, [x16, #488]
  4023c8:	add	x16, x16, #0x1e8
  4023cc:	br	x17

00000000004023d0 <strtol@plt>:
  4023d0:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  4023d4:	ldr	x17, [x16, #496]
  4023d8:	add	x16, x16, #0x1f0
  4023dc:	br	x17

00000000004023e0 <fread@plt>:
  4023e0:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  4023e4:	ldr	x17, [x16, #504]
  4023e8:	add	x16, x16, #0x1f8
  4023ec:	br	x17

00000000004023f0 <gzerror@plt>:
  4023f0:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  4023f4:	ldr	x17, [x16, #512]
  4023f8:	add	x16, x16, #0x200
  4023fc:	br	x17

0000000000402400 <free@plt>:
  402400:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402404:	ldr	x17, [x16, #520]
  402408:	add	x16, x16, #0x208
  40240c:	br	x17

0000000000402410 <renameat@plt>:
  402410:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402414:	ldr	x17, [x16, #528]
  402418:	add	x16, x16, #0x210
  40241c:	br	x17

0000000000402420 <vasprintf@plt>:
  402420:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402424:	ldr	x17, [x16, #536]
  402428:	add	x16, x16, #0x218
  40242c:	br	x17

0000000000402430 <strchr@plt>:
  402430:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402434:	ldr	x17, [x16, #544]
  402438:	add	x16, x16, #0x220
  40243c:	br	x17

0000000000402440 <strtoull@plt>:
  402440:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402444:	ldr	x17, [x16, #552]
  402448:	add	x16, x16, #0x228
  40244c:	br	x17

0000000000402450 <init_module@plt>:
  402450:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402454:	ldr	x17, [x16, #560]
  402458:	add	x16, x16, #0x230
  40245c:	br	x17

0000000000402460 <fwrite@plt>:
  402460:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402464:	ldr	x17, [x16, #568]
  402468:	add	x16, x16, #0x238
  40246c:	br	x17

0000000000402470 <fnmatch@plt>:
  402470:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402474:	ldr	x17, [x16, #576]
  402478:	add	x16, x16, #0x240
  40247c:	br	x17

0000000000402480 <munmap@plt>:
  402480:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402484:	ldr	x17, [x16, #584]
  402488:	add	x16, x16, #0x248
  40248c:	br	x17

0000000000402490 <fflush@plt>:
  402490:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402494:	ldr	x17, [x16, #592]
  402498:	add	x16, x16, #0x250
  40249c:	br	x17

00000000004024a0 <strcpy@plt>:
  4024a0:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  4024a4:	ldr	x17, [x16, #600]
  4024a8:	add	x16, x16, #0x258
  4024ac:	br	x17

00000000004024b0 <dirfd@plt>:
  4024b0:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  4024b4:	ldr	x17, [x16, #608]
  4024b8:	add	x16, x16, #0x260
  4024bc:	br	x17

00000000004024c0 <unsetenv@plt>:
  4024c0:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  4024c4:	ldr	x17, [x16, #616]
  4024c8:	add	x16, x16, #0x268
  4024cc:	br	x17

00000000004024d0 <get_current_dir_name@plt>:
  4024d0:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  4024d4:	ldr	x17, [x16, #624]
  4024d8:	add	x16, x16, #0x270
  4024dc:	br	x17

00000000004024e0 <read@plt>:
  4024e0:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  4024e4:	ldr	x17, [x16, #632]
  4024e8:	add	x16, x16, #0x278
  4024ec:	br	x17

00000000004024f0 <__fxstat@plt>:
  4024f0:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  4024f4:	ldr	x17, [x16, #640]
  4024f8:	add	x16, x16, #0x280
  4024fc:	br	x17

0000000000402500 <strstr@plt>:
  402500:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402504:	ldr	x17, [x16, #648]
  402508:	add	x16, x16, #0x288
  40250c:	br	x17

0000000000402510 <__isoc99_sscanf@plt>:
  402510:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402514:	ldr	x17, [x16, #656]
  402518:	add	x16, x16, #0x290
  40251c:	br	x17

0000000000402520 <regexec@plt>:
  402520:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402524:	ldr	x17, [x16, #664]
  402528:	add	x16, x16, #0x298
  40252c:	br	x17

0000000000402530 <regfree@plt>:
  402530:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402534:	ldr	x17, [x16, #672]
  402538:	add	x16, x16, #0x2a0
  40253c:	br	x17

0000000000402540 <regcomp@plt>:
  402540:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402544:	ldr	x17, [x16, #680]
  402548:	add	x16, x16, #0x2a8
  40254c:	br	x17

0000000000402550 <strcspn@plt>:
  402550:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402554:	ldr	x17, [x16, #688]
  402558:	add	x16, x16, #0x2b0
  40255c:	br	x17

0000000000402560 <vfprintf@plt>:
  402560:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402564:	ldr	x17, [x16, #696]
  402568:	add	x16, x16, #0x2b8
  40256c:	br	x17

0000000000402570 <openat@plt>:
  402570:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402574:	ldr	x17, [x16, #704]
  402578:	add	x16, x16, #0x2c0
  40257c:	br	x17

0000000000402580 <printf@plt>:
  402580:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402584:	ldr	x17, [x16, #712]
  402588:	add	x16, x16, #0x2c8
  40258c:	br	x17

0000000000402590 <__assert_fail@plt>:
  402590:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402594:	ldr	x17, [x16, #720]
  402598:	add	x16, x16, #0x2d0
  40259c:	br	x17

00000000004025a0 <__errno_location@plt>:
  4025a0:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  4025a4:	ldr	x17, [x16, #728]
  4025a8:	add	x16, x16, #0x2d8
  4025ac:	br	x17

00000000004025b0 <uname@plt>:
  4025b0:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  4025b4:	ldr	x17, [x16, #736]
  4025b8:	add	x16, x16, #0x2e0
  4025bc:	br	x17

00000000004025c0 <getenv@plt>:
  4025c0:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  4025c4:	ldr	x17, [x16, #744]
  4025c8:	add	x16, x16, #0x2e8
  4025cc:	br	x17

00000000004025d0 <__xstat@plt>:
  4025d0:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  4025d4:	ldr	x17, [x16, #752]
  4025d8:	add	x16, x16, #0x2f0
  4025dc:	br	x17

00000000004025e0 <syscall@plt>:
  4025e0:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  4025e4:	ldr	x17, [x16, #760]
  4025e8:	add	x16, x16, #0x2f8
  4025ec:	br	x17

00000000004025f0 <mkdir@plt>:
  4025f0:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  4025f4:	ldr	x17, [x16, #768]
  4025f8:	add	x16, x16, #0x300
  4025fc:	br	x17

0000000000402600 <fprintf@plt>:
  402600:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402604:	ldr	x17, [x16, #776]
  402608:	add	x16, x16, #0x308
  40260c:	br	x17

0000000000402610 <fgets@plt>:
  402610:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402614:	ldr	x17, [x16, #784]
  402618:	add	x16, x16, #0x310
  40261c:	br	x17

0000000000402620 <__uflow@plt>:
  402620:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402624:	ldr	x17, [x16, #792]
  402628:	add	x16, x16, #0x318
  40262c:	br	x17

0000000000402630 <delete_module@plt>:
  402630:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402634:	ldr	x17, [x16, #800]
  402638:	add	x16, x16, #0x320
  40263c:	br	x17

0000000000402640 <__fxstatat@plt>:
  402640:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402644:	ldr	x17, [x16, #808]
  402648:	add	x16, x16, #0x328
  40264c:	br	x17

0000000000402650 <ferror@plt>:
  402650:	adrp	x16, 42c000 <ferror@plt+0x299b0>
  402654:	ldr	x17, [x16, #816]
  402658:	add	x16, x16, #0x330
  40265c:	br	x17

Disassembly of section .text:

0000000000402660 <.text>:
  402660:	mov	x29, #0x0                   	// #0
  402664:	mov	x30, #0x0                   	// #0
  402668:	mov	x5, x0
  40266c:	ldr	x1, [sp]
  402670:	add	x2, sp, #0x8
  402674:	mov	x6, sp
  402678:	movz	x0, #0x0, lsl #48
  40267c:	movk	x0, #0x0, lsl #32
  402680:	movk	x0, #0x40, lsl #16
  402684:	movk	x0, #0x276c
  402688:	movz	x3, #0x0, lsl #48
  40268c:	movk	x3, #0x0, lsl #32
  402690:	movk	x3, #0x41, lsl #16
  402694:	movk	x3, #0x6550
  402698:	movz	x4, #0x0, lsl #48
  40269c:	movk	x4, #0x0, lsl #32
  4026a0:	movk	x4, #0x41, lsl #16
  4026a4:	movk	x4, #0x65d0
  4026a8:	bl	4021f0 <__libc_start_main@plt>
  4026ac:	bl	402320 <abort@plt>
  4026b0:	adrp	x0, 42b000 <ferror@plt+0x289b0>
  4026b4:	ldr	x0, [x0, #4064]
  4026b8:	cbz	x0, 4026c0 <ferror@plt+0x70>
  4026bc:	b	4022e0 <__gmon_start__@plt>
  4026c0:	ret
  4026c4:	nop
  4026c8:	adrp	x0, 42c000 <ferror@plt+0x299b0>
  4026cc:	add	x0, x0, #0x368
  4026d0:	adrp	x1, 42c000 <ferror@plt+0x299b0>
  4026d4:	add	x1, x1, #0x368
  4026d8:	cmp	x1, x0
  4026dc:	b.eq	4026f4 <ferror@plt+0xa4>  // b.none
  4026e0:	adrp	x1, 416000 <ferror@plt+0x139b0>
  4026e4:	ldr	x1, [x1, #1512]
  4026e8:	cbz	x1, 4026f4 <ferror@plt+0xa4>
  4026ec:	mov	x16, x1
  4026f0:	br	x16
  4026f4:	ret
  4026f8:	adrp	x0, 42c000 <ferror@plt+0x299b0>
  4026fc:	add	x0, x0, #0x368
  402700:	adrp	x1, 42c000 <ferror@plt+0x299b0>
  402704:	add	x1, x1, #0x368
  402708:	sub	x1, x1, x0
  40270c:	lsr	x2, x1, #63
  402710:	add	x1, x2, x1, asr #3
  402714:	cmp	xzr, x1, asr #1
  402718:	asr	x1, x1, #1
  40271c:	b.eq	402734 <ferror@plt+0xe4>  // b.none
  402720:	adrp	x2, 416000 <ferror@plt+0x139b0>
  402724:	ldr	x2, [x2, #1520]
  402728:	cbz	x2, 402734 <ferror@plt+0xe4>
  40272c:	mov	x16, x2
  402730:	br	x16
  402734:	ret
  402738:	stp	x29, x30, [sp, #-32]!
  40273c:	mov	x29, sp
  402740:	str	x19, [sp, #16]
  402744:	adrp	x19, 42c000 <ferror@plt+0x299b0>
  402748:	ldrb	w0, [x19, #912]
  40274c:	cbnz	w0, 40275c <ferror@plt+0x10c>
  402750:	bl	4026c8 <ferror@plt+0x78>
  402754:	mov	w0, #0x1                   	// #1
  402758:	strb	w0, [x19, #912]
  40275c:	ldr	x19, [sp, #16]
  402760:	ldp	x29, x30, [sp], #32
  402764:	ret
  402768:	b	4026f8 <ferror@plt+0xa8>
  40276c:	stp	x29, x30, [sp, #-48]!
  402770:	stp	x22, x21, [sp, #16]
  402774:	stp	x20, x19, [sp, #32]
  402778:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  40277c:	ldr	x8, [x8, #904]
  402780:	mov	x19, x1
  402784:	adrp	x1, 416000 <ferror@plt+0x139b0>
  402788:	mov	w20, w0
  40278c:	add	x1, x1, #0x5f8
  402790:	mov	x0, x8
  402794:	mov	x29, sp
  402798:	bl	402390 <strcmp@plt>
  40279c:	cbz	w0, 402864 <ferror@plt+0x214>
  4027a0:	ldr	x0, [x19]
  4027a4:	bl	4023a0 <basename@plt>
  4027a8:	adrp	x22, 416000 <ferror@plt+0x139b0>
  4027ac:	add	x22, x22, #0x8e0
  4027b0:	ldr	x8, [x22]
  4027b4:	mov	x21, x0
  4027b8:	mov	x1, x21
  4027bc:	mov	x0, x8
  4027c0:	bl	402390 <strcmp@plt>
  4027c4:	cbz	w0, 402848 <ferror@plt+0x1f8>
  4027c8:	adrp	x22, 416000 <ferror@plt+0x139b0>
  4027cc:	add	x22, x22, #0xbb0
  4027d0:	ldr	x0, [x22]
  4027d4:	mov	x1, x21
  4027d8:	bl	402390 <strcmp@plt>
  4027dc:	cbz	w0, 402848 <ferror@plt+0x1f8>
  4027e0:	adrp	x22, 416000 <ferror@plt+0x139b0>
  4027e4:	add	x22, x22, #0xe50
  4027e8:	ldr	x0, [x22]
  4027ec:	mov	x1, x21
  4027f0:	bl	402390 <strcmp@plt>
  4027f4:	cbz	w0, 402848 <ferror@plt+0x1f8>
  4027f8:	adrp	x22, 417000 <ferror@plt+0x149b0>
  4027fc:	add	x22, x22, #0x388
  402800:	ldr	x0, [x22]
  402804:	mov	x1, x21
  402808:	bl	402390 <strcmp@plt>
  40280c:	cbz	w0, 402848 <ferror@plt+0x1f8>
  402810:	adrp	x22, 418000 <ferror@plt+0x159b0>
  402814:	add	x22, x22, #0x290
  402818:	ldr	x0, [x22]
  40281c:	mov	x1, x21
  402820:	bl	402390 <strcmp@plt>
  402824:	cbz	w0, 402848 <ferror@plt+0x1f8>
  402828:	adrp	x22, 419000 <ferror@plt+0x169b0>
  40282c:	add	x22, x22, #0xc68
  402830:	ldr	x0, [x22]
  402834:	mov	x1, x21
  402838:	bl	402390 <strcmp@plt>
  40283c:	cbz	w0, 402848 <ferror@plt+0x1f8>
  402840:	mov	w0, #0xfffffffe            	// #-2
  402844:	b	402968 <ferror@plt+0x318>
  402848:	ldr	x2, [x22, #8]
  40284c:	mov	w0, w20
  402850:	mov	x1, x19
  402854:	ldp	x20, x19, [sp, #32]
  402858:	ldp	x22, x21, [sp, #16]
  40285c:	ldp	x29, x30, [sp], #48
  402860:	br	x2
  402864:	adrp	x2, 416000 <ferror@plt+0x139b0>
  402868:	adrp	x3, 416000 <ferror@plt+0x139b0>
  40286c:	add	x2, x2, #0x7a3
  402870:	add	x3, x3, #0x7a8
  402874:	mov	w0, w20
  402878:	mov	x1, x19
  40287c:	mov	x4, xzr
  402880:	bl	402370 <getopt_long@plt>
  402884:	mov	w2, w0
  402888:	cmp	w0, #0x55
  40288c:	b.gt	4028a8 <ferror@plt+0x258>
  402890:	cmn	w2, #0x1
  402894:	b.eq	4028c8 <ferror@plt+0x278>  // b.none
  402898:	cmp	w2, #0x3f
  40289c:	b.ne	402978 <ferror@plt+0x328>  // b.any
  4028a0:	mov	w0, #0x1                   	// #1
  4028a4:	b	402968 <ferror@plt+0x318>
  4028a8:	cmp	w2, #0x56
  4028ac:	b.eq	402924 <ferror@plt+0x2d4>  // b.none
  4028b0:	cmp	w2, #0x68
  4028b4:	b.ne	402978 <ferror@plt+0x328>  // b.any
  4028b8:	mov	w0, w20
  4028bc:	mov	x1, x19
  4028c0:	bl	4029d8 <ferror@plt+0x388>
  4028c4:	b	40293c <ferror@plt+0x2ec>
  4028c8:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  4028cc:	ldrsw	x8, [x8, #888]
  4028d0:	cmp	w8, w20
  4028d4:	b.ge	4029ac <ferror@plt+0x35c>  // b.tcont
  4028d8:	ldr	x21, [x19, x8, lsl #3]
  4028dc:	adrp	x0, 416000 <ferror@plt+0x139b0>
  4028e0:	add	x0, x0, #0x682
  4028e4:	mov	x1, x21
  4028e8:	bl	402390 <strcmp@plt>
  4028ec:	cbz	w0, 402944 <ferror@plt+0x2f4>
  4028f0:	adrp	x22, 416000 <ferror@plt+0x139b0>
  4028f4:	add	x22, x22, #0x8f8
  4028f8:	ldr	x0, [x22]
  4028fc:	mov	x1, x21
  402900:	bl	402390 <strcmp@plt>
  402904:	cbz	w0, 40294c <ferror@plt+0x2fc>
  402908:	adrp	x22, 41a000 <ferror@plt+0x179b0>
  40290c:	add	x22, x22, #0x470
  402910:	ldr	x0, [x22]
  402914:	mov	x1, x21
  402918:	bl	402390 <strcmp@plt>
  40291c:	cbz	w0, 40294c <ferror@plt+0x2fc>
  402920:	b	402990 <ferror@plt+0x340>
  402924:	adrp	x0, 416000 <ferror@plt+0x139b0>
  402928:	add	x0, x0, #0x5fd
  40292c:	bl	402340 <puts@plt>
  402930:	adrp	x0, 416000 <ferror@plt+0x139b0>
  402934:	add	x0, x0, #0x60d
  402938:	bl	402340 <puts@plt>
  40293c:	mov	w0, wzr
  402940:	b	402968 <ferror@plt+0x318>
  402944:	adrp	x22, 416000 <ferror@plt+0x139b0>
  402948:	add	x22, x22, #0x808
  40294c:	ldr	x8, [x22, #8]
  402950:	sub	w20, w20, #0x1
  402954:	add	x19, x19, #0x8
  402958:	mov	w0, w20
  40295c:	mov	x1, x19
  402960:	blr	x8
  402964:	tbnz	w0, #31, 402990 <ferror@plt+0x340>
  402968:	ldp	x20, x19, [sp, #32]
  40296c:	ldp	x22, x21, [sp, #16]
  402970:	ldp	x29, x30, [sp], #48
  402974:	ret
  402978:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  40297c:	ldr	x0, [x8, #872]
  402980:	adrp	x1, 416000 <ferror@plt+0x139b0>
  402984:	add	x1, x1, #0x62e
  402988:	bl	402600 <fprintf@plt>
  40298c:	b	4028a0 <ferror@plt+0x250>
  402990:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  402994:	ldr	x0, [x8, #872]
  402998:	adrp	x1, 416000 <ferror@plt+0x139b0>
  40299c:	add	x1, x1, #0x66c
  4029a0:	mov	x2, x21
  4029a4:	bl	402600 <fprintf@plt>
  4029a8:	b	4029c8 <ferror@plt+0x378>
  4029ac:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  4029b0:	ldr	x3, [x8, #872]
  4029b4:	adrp	x0, 416000 <ferror@plt+0x139b0>
  4029b8:	add	x0, x0, #0x65b
  4029bc:	mov	w1, #0x10                  	// #16
  4029c0:	mov	w2, #0x1                   	// #1
  4029c4:	bl	402460 <fwrite@plt>
  4029c8:	mov	w0, w20
  4029cc:	mov	x1, x19
  4029d0:	bl	4029d8 <ferror@plt+0x388>
  4029d4:	b	4028a0 <ferror@plt+0x250>
  4029d8:	stp	x29, x30, [sp, #-16]!
  4029dc:	ldr	x0, [x1]
  4029e0:	mov	x29, sp
  4029e4:	bl	4023a0 <basename@plt>
  4029e8:	mov	x1, x0
  4029ec:	adrp	x0, 416000 <ferror@plt+0x139b0>
  4029f0:	add	x0, x0, #0x687
  4029f4:	bl	402580 <printf@plt>
  4029f8:	adrp	x0, 416000 <ferror@plt+0x139b0>
  4029fc:	adrp	x1, 416000 <ferror@plt+0x139b0>
  402a00:	adrp	x2, 416000 <ferror@plt+0x139b0>
  402a04:	add	x0, x0, #0x744
  402a08:	add	x1, x1, #0x682
  402a0c:	add	x2, x2, #0x791
  402a10:	bl	402580 <printf@plt>
  402a14:	adrp	x8, 416000 <ferror@plt+0x139b0>
  402a18:	ldr	x2, [x8, #2312]
  402a1c:	cbz	x2, 402a34 <ferror@plt+0x3e4>
  402a20:	adrp	x8, 416000 <ferror@plt+0x139b0>
  402a24:	ldr	x1, [x8, #2296]
  402a28:	adrp	x0, 416000 <ferror@plt+0x139b0>
  402a2c:	add	x0, x0, #0x744
  402a30:	bl	402580 <printf@plt>
  402a34:	adrp	x8, 41a000 <ferror@plt+0x179b0>
  402a38:	ldr	x2, [x8, #1152]
  402a3c:	cbz	x2, 402a54 <ferror@plt+0x404>
  402a40:	adrp	x8, 41a000 <ferror@plt+0x179b0>
  402a44:	ldr	x1, [x8, #1136]
  402a48:	adrp	x0, 416000 <ferror@plt+0x139b0>
  402a4c:	add	x0, x0, #0x744
  402a50:	bl	402580 <printf@plt>
  402a54:	adrp	x0, 416000 <ferror@plt+0x139b0>
  402a58:	add	x0, x0, #0x750
  402a5c:	bl	402340 <puts@plt>
  402a60:	adrp	x8, 416000 <ferror@plt+0x139b0>
  402a64:	ldr	x2, [x8, #2288]
  402a68:	cbz	x2, 402a80 <ferror@plt+0x430>
  402a6c:	adrp	x8, 416000 <ferror@plt+0x139b0>
  402a70:	ldr	x1, [x8, #2272]
  402a74:	adrp	x0, 416000 <ferror@plt+0x139b0>
  402a78:	add	x0, x0, #0x744
  402a7c:	bl	402580 <printf@plt>
  402a80:	adrp	x8, 416000 <ferror@plt+0x139b0>
  402a84:	ldr	x2, [x8, #3008]
  402a88:	cbz	x2, 402aa0 <ferror@plt+0x450>
  402a8c:	adrp	x8, 416000 <ferror@plt+0x139b0>
  402a90:	ldr	x1, [x8, #2992]
  402a94:	adrp	x0, 416000 <ferror@plt+0x139b0>
  402a98:	add	x0, x0, #0x744
  402a9c:	bl	402580 <printf@plt>
  402aa0:	adrp	x8, 416000 <ferror@plt+0x139b0>
  402aa4:	ldr	x2, [x8, #3680]
  402aa8:	cbz	x2, 402ac0 <ferror@plt+0x470>
  402aac:	adrp	x8, 416000 <ferror@plt+0x139b0>
  402ab0:	ldr	x1, [x8, #3664]
  402ab4:	adrp	x0, 416000 <ferror@plt+0x139b0>
  402ab8:	add	x0, x0, #0x744
  402abc:	bl	402580 <printf@plt>
  402ac0:	adrp	x8, 417000 <ferror@plt+0x149b0>
  402ac4:	ldr	x2, [x8, #920]
  402ac8:	cbz	x2, 402ae0 <ferror@plt+0x490>
  402acc:	adrp	x8, 417000 <ferror@plt+0x149b0>
  402ad0:	ldr	x1, [x8, #904]
  402ad4:	adrp	x0, 416000 <ferror@plt+0x139b0>
  402ad8:	add	x0, x0, #0x744
  402adc:	bl	402580 <printf@plt>
  402ae0:	adrp	x8, 418000 <ferror@plt+0x159b0>
  402ae4:	ldr	x2, [x8, #672]
  402ae8:	cbz	x2, 402b00 <ferror@plt+0x4b0>
  402aec:	adrp	x8, 418000 <ferror@plt+0x159b0>
  402af0:	ldr	x1, [x8, #656]
  402af4:	adrp	x0, 416000 <ferror@plt+0x139b0>
  402af8:	add	x0, x0, #0x744
  402afc:	bl	402580 <printf@plt>
  402b00:	adrp	x8, 419000 <ferror@plt+0x169b0>
  402b04:	ldr	x2, [x8, #3192]
  402b08:	cbz	x2, 402b20 <ferror@plt+0x4d0>
  402b0c:	adrp	x8, 419000 <ferror@plt+0x169b0>
  402b10:	ldr	x1, [x8, #3176]
  402b14:	adrp	x0, 416000 <ferror@plt+0x139b0>
  402b18:	add	x0, x0, #0x744
  402b1c:	bl	402580 <printf@plt>
  402b20:	mov	w0, wzr
  402b24:	ldp	x29, x30, [sp], #16
  402b28:	ret
  402b2c:	sub	sp, sp, #0x60
  402b30:	cmp	w0, #0x1
  402b34:	stp	x29, x30, [sp, #16]
  402b38:	stp	x26, x25, [sp, #32]
  402b3c:	stp	x24, x23, [sp, #48]
  402b40:	stp	x22, x21, [sp, #64]
  402b44:	stp	x20, x19, [sp, #80]
  402b48:	add	x29, sp, #0x10
  402b4c:	str	xzr, [sp, #8]
  402b50:	b.ne	402cdc <ferror@plt+0x68c>  // b.any
  402b54:	add	x1, sp, #0x8
  402b58:	mov	x0, xzr
  402b5c:	bl	40ba30 <ferror@plt+0x93e0>
  402b60:	cbz	x0, 402cfc <ferror@plt+0x6ac>
  402b64:	mov	x1, sp
  402b68:	mov	x19, x0
  402b6c:	bl	411d1c <ferror@plt+0xf6cc>
  402b70:	tbnz	w0, #31, 402d20 <ferror@plt+0x6d0>
  402b74:	adrp	x0, 416000 <ferror@plt+0x139b0>
  402b78:	add	x0, x0, #0x8a9
  402b7c:	bl	402340 <puts@plt>
  402b80:	ldr	x20, [sp]
  402b84:	cbz	x20, 402ca8 <ferror@plt+0x658>
  402b88:	adrp	x21, 416000 <ferror@plt+0x139b0>
  402b8c:	add	x21, x21, #0x8cf
  402b90:	adrp	x26, 42c000 <ferror@plt+0x299b0>
  402b94:	b	402bc8 <ferror@plt+0x578>
  402b98:	ldr	x1, [x26, #896]
  402b9c:	mov	w0, #0xa                   	// #10
  402ba0:	bl	4020e0 <putc@plt>
  402ba4:	mov	x0, x23
  402ba8:	bl	4106fc <ferror@plt+0xe0ac>
  402bac:	mov	x0, x22
  402bb0:	bl	410a3c <ferror@plt+0xe3ec>
  402bb4:	ldr	x0, [sp]
  402bb8:	mov	x1, x20
  402bbc:	bl	40ce18 <ferror@plt+0xa7c8>
  402bc0:	mov	x20, x0
  402bc4:	cbz	x0, 402ca0 <ferror@plt+0x650>
  402bc8:	mov	x0, x20
  402bcc:	bl	410e98 <ferror@plt+0xe848>
  402bd0:	mov	x22, x0
  402bd4:	bl	410eb4 <ferror@plt+0xe864>
  402bd8:	mov	x23, x0
  402bdc:	mov	x0, x22
  402be0:	bl	412474 <ferror@plt+0xfe24>
  402be4:	mov	w24, w0
  402be8:	mov	x0, x22
  402bec:	bl	412188 <ferror@plt+0xfb38>
  402bf0:	mov	x2, x0
  402bf4:	mov	x0, x21
  402bf8:	mov	x1, x23
  402bfc:	mov	w3, w24
  402c00:	bl	402580 <printf@plt>
  402c04:	mov	x0, x22
  402c08:	bl	412568 <ferror@plt+0xff18>
  402c0c:	mov	x23, x0
  402c10:	cbz	x0, 402b98 <ferror@plt+0x548>
  402c14:	mov	x0, x23
  402c18:	bl	410e98 <ferror@plt+0xe848>
  402c1c:	ldr	x1, [x26, #896]
  402c20:	mov	x24, x0
  402c24:	mov	w0, #0x20                  	// #32
  402c28:	bl	4020e0 <putc@plt>
  402c2c:	mov	x0, x24
  402c30:	bl	410eb4 <ferror@plt+0xe864>
  402c34:	ldr	x1, [x26, #896]
  402c38:	bl	402040 <fputs@plt>
  402c3c:	mov	x0, x24
  402c40:	bl	410a3c <ferror@plt+0xe3ec>
  402c44:	mov	x0, x23
  402c48:	mov	x1, x23
  402c4c:	bl	40ce18 <ferror@plt+0xa7c8>
  402c50:	cbz	x0, 402b98 <ferror@plt+0x548>
  402c54:	mov	x24, x0
  402c58:	mov	x0, x24
  402c5c:	bl	410e98 <ferror@plt+0xe848>
  402c60:	ldr	x1, [x26, #896]
  402c64:	mov	x25, x0
  402c68:	mov	w0, #0x2c                  	// #44
  402c6c:	bl	4020e0 <putc@plt>
  402c70:	mov	x0, x25
  402c74:	bl	410eb4 <ferror@plt+0xe864>
  402c78:	ldr	x1, [x26, #896]
  402c7c:	bl	402040 <fputs@plt>
  402c80:	mov	x0, x25
  402c84:	bl	410a3c <ferror@plt+0xe3ec>
  402c88:	mov	x0, x23
  402c8c:	mov	x1, x24
  402c90:	bl	40ce18 <ferror@plt+0xa7c8>
  402c94:	mov	x24, x0
  402c98:	cbnz	x0, 402c58 <ferror@plt+0x608>
  402c9c:	b	402b98 <ferror@plt+0x548>
  402ca0:	ldr	x0, [sp]
  402ca4:	b	402cac <ferror@plt+0x65c>
  402ca8:	mov	x0, xzr
  402cac:	bl	4106fc <ferror@plt+0xe0ac>
  402cb0:	mov	x0, x19
  402cb4:	bl	40bd14 <ferror@plt+0x96c4>
  402cb8:	mov	w19, wzr
  402cbc:	mov	w0, w19
  402cc0:	ldp	x20, x19, [sp, #80]
  402cc4:	ldp	x22, x21, [sp, #64]
  402cc8:	ldp	x24, x23, [sp, #48]
  402ccc:	ldp	x26, x25, [sp, #32]
  402cd0:	ldp	x29, x30, [sp, #16]
  402cd4:	add	sp, sp, #0x60
  402cd8:	ret
  402cdc:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  402ce0:	ldr	x0, [x8, #872]
  402ce4:	ldr	x2, [x1]
  402ce8:	adrp	x1, 416000 <ferror@plt+0x139b0>
  402cec:	add	x1, x1, #0x859
  402cf0:	bl	402600 <fprintf@plt>
  402cf4:	mov	w19, #0x1                   	// #1
  402cf8:	b	402cbc <ferror@plt+0x66c>
  402cfc:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  402d00:	ldr	x3, [x8, #872]
  402d04:	adrp	x0, 416000 <ferror@plt+0x139b0>
  402d08:	add	x0, x0, #0x864
  402d0c:	mov	w1, #0x1a                  	// #26
  402d10:	mov	w2, #0x1                   	// #1
  402d14:	mov	w19, #0x1                   	// #1
  402d18:	bl	402460 <fwrite@plt>
  402d1c:	b	402cbc <ferror@plt+0x66c>
  402d20:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  402d24:	ldr	x20, [x8, #872]
  402d28:	neg	w0, w0
  402d2c:	bl	4022a0 <strerror@plt>
  402d30:	adrp	x1, 416000 <ferror@plt+0x139b0>
  402d34:	mov	x2, x0
  402d38:	add	x1, x1, #0x87f
  402d3c:	mov	x0, x20
  402d40:	bl	402600 <fprintf@plt>
  402d44:	mov	x0, x19
  402d48:	bl	40bd14 <ferror@plt+0x96c4>
  402d4c:	mov	w19, #0x1                   	// #1
  402d50:	b	402cbc <ferror@plt+0x66c>
  402d54:	sub	sp, sp, #0x100
  402d58:	stp	x26, x25, [sp, #192]
  402d5c:	stp	x24, x23, [sp, #208]
  402d60:	stp	x22, x21, [sp, #224]
  402d64:	adrp	x22, 416000 <ferror@plt+0x139b0>
  402d68:	adrp	x23, 416000 <ferror@plt+0x139b0>
  402d6c:	adrp	x26, 416000 <ferror@plt+0x139b0>
  402d70:	stp	x29, x30, [sp, #160]
  402d74:	stp	x28, x27, [sp, #176]
  402d78:	stp	x20, x19, [sp, #240]
  402d7c:	add	x29, sp, #0xa0
  402d80:	mov	x19, x1
  402d84:	mov	w20, w0
  402d88:	mov	w21, wzr
  402d8c:	add	x22, x22, #0xbc8
  402d90:	add	x23, x23, #0xbd0
  402d94:	add	x26, x26, #0x910
  402d98:	adrp	x25, 42c000 <ferror@plt+0x299b0>
  402d9c:	mov	w27, #0x1                   	// #1
  402da0:	adrp	x24, 42c000 <ferror@plt+0x299b0>
  402da4:	stur	xzr, [x29, #-8]
  402da8:	b	402db8 <ferror@plt+0x768>
  402dac:	ldr	w8, [x24, #824]
  402db0:	add	w8, w8, #0x1
  402db4:	str	w8, [x24, #824]
  402db8:	add	x4, sp, #0x10
  402dbc:	mov	w0, w20
  402dc0:	mov	x1, x19
  402dc4:	mov	x2, x22
  402dc8:	mov	x3, x23
  402dcc:	str	wzr, [sp, #16]
  402dd0:	bl	402370 <getopt_long@plt>
  402dd4:	sub	w8, w0, #0x3f
  402dd8:	mov	w2, w0
  402ddc:	cmp	w8, #0x37
  402de0:	b.hi	402e04 <ferror@plt+0x7b4>  // b.pmore
  402de4:	adr	x9, 402dac <ferror@plt+0x75c>
  402de8:	ldrb	w10, [x26, x8]
  402dec:	add	x9, x9, x10, lsl #2
  402df0:	br	x9
  402df4:	orr	w21, w21, #0x200
  402df8:	b	402db8 <ferror@plt+0x768>
  402dfc:	strb	w27, [x25, #916]
  402e00:	b	402db8 <ferror@plt+0x768>
  402e04:	cmn	w2, #0x1
  402e08:	b.ne	402e60 <ferror@plt+0x810>  // b.any
  402e0c:	ldrb	w0, [x25, #916]
  402e10:	bl	409d8c <ferror@plt+0x773c>
  402e14:	adrp	x23, 42c000 <ferror@plt+0x299b0>
  402e18:	ldr	w8, [x23, #888]
  402e1c:	cmp	w8, w20
  402e20:	b.ge	402eb4 <ferror@plt+0x864>  // b.tcont
  402e24:	sub	x1, x29, #0x8
  402e28:	mov	x0, xzr
  402e2c:	bl	40ba30 <ferror@plt+0x93e0>
  402e30:	cbz	x0, 403058 <ferror@plt+0xa08>
  402e34:	ldr	w1, [x24, #824]
  402e38:	mov	x22, x0
  402e3c:	bl	409f18 <ferror@plt+0x78c8>
  402e40:	ldrsw	x28, [x23, #888]
  402e44:	cmp	w28, w20
  402e48:	b.ge	403070 <ferror@plt+0xa20>  // b.tcont
  402e4c:	adrp	x24, 419000 <ferror@plt+0x169b0>
  402e50:	mov	w23, wzr
  402e54:	adrp	x27, 42c000 <ferror@plt+0x299b0>
  402e58:	add	x24, x24, #0xfd7
  402e5c:	b	402ef4 <ferror@plt+0x8a4>
  402e60:	adrp	x1, 416000 <ferror@plt+0x139b0>
  402e64:	add	x1, x1, #0x635
  402e68:	mov	w0, #0x3                   	// #3
  402e6c:	bl	409dc8 <ferror@plt+0x7778>
  402e70:	mov	w0, #0x1                   	// #1
  402e74:	b	4030ac <ferror@plt+0xa5c>
  402e78:	adrp	x0, 416000 <ferror@plt+0x139b0>
  402e7c:	add	x0, x0, #0x5fd
  402e80:	bl	402340 <puts@plt>
  402e84:	adrp	x0, 416000 <ferror@plt+0x139b0>
  402e88:	add	x0, x0, #0x60d
  402e8c:	bl	402340 <puts@plt>
  402e90:	mov	w0, wzr
  402e94:	b	4030ac <ferror@plt+0xa5c>
  402e98:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  402e9c:	ldr	x1, [x8, #904]
  402ea0:	adrp	x0, 416000 <ferror@plt+0x139b0>
  402ea4:	add	x0, x0, #0x9cb
  402ea8:	bl	402580 <printf@plt>
  402eac:	mov	w0, wzr
  402eb0:	b	4030ac <ferror@plt+0xa5c>
  402eb4:	adrp	x1, 416000 <ferror@plt+0x139b0>
  402eb8:	add	x1, x1, #0x963
  402ebc:	b	403060 <ferror@plt+0xa10>
  402ec0:	mov	x0, x25
  402ec4:	bl	410eb4 <ferror@plt+0xe864>
  402ec8:	adrp	x1, 416000 <ferror@plt+0x139b0>
  402ecc:	mov	x2, x0
  402ed0:	mov	w0, #0x3                   	// #3
  402ed4:	add	x1, x1, #0xb44
  402ed8:	bl	409dc8 <ferror@plt+0x7778>
  402edc:	add	w23, w23, #0x1
  402ee0:	ldur	x0, [x29, #-16]
  402ee4:	bl	410a3c <ferror@plt+0xe3ec>
  402ee8:	add	x28, x28, #0x1
  402eec:	cmp	w28, w20
  402ef0:	b.eq	403098 <ferror@plt+0xa48>  // b.none
  402ef4:	ldr	x26, [x19, x28, lsl #3]
  402ef8:	add	x2, sp, #0x10
  402efc:	mov	w0, wzr
  402f00:	mov	x1, x26
  402f04:	bl	4025d0 <__xstat@plt>
  402f08:	sub	x2, x29, #0x10
  402f0c:	cbz	w0, 402f24 <ferror@plt+0x8d4>
  402f10:	mov	x0, x22
  402f14:	mov	x1, x26
  402f18:	bl	41077c <ferror@plt+0xe12c>
  402f1c:	tbz	w0, #31, 402f34 <ferror@plt+0x8e4>
  402f20:	b	403078 <ferror@plt+0xa28>
  402f24:	mov	x0, x22
  402f28:	mov	x1, x26
  402f2c:	bl	4104d4 <ferror@plt+0xde84>
  402f30:	tbnz	w0, #31, 403078 <ferror@plt+0xa28>
  402f34:	tbnz	w21, #9, 402f80 <ferror@plt+0x930>
  402f38:	ldur	x25, [x29, #-16]
  402f3c:	mov	x0, x25
  402f40:	bl	411f50 <ferror@plt+0xf900>
  402f44:	cbz	w0, 402ec0 <ferror@plt+0x870>
  402f48:	tbnz	w0, #31, 402fb4 <ferror@plt+0x964>
  402f4c:	mov	x0, x25
  402f50:	bl	412568 <ferror@plt+0xff18>
  402f54:	cbnz	x0, 402fd0 <ferror@plt+0x980>
  402f58:	mov	x0, x25
  402f5c:	bl	412474 <ferror@plt+0xfe24>
  402f60:	cbz	w0, 402f80 <ferror@plt+0x930>
  402f64:	mov	x0, x25
  402f68:	bl	410eb4 <ferror@plt+0xe864>
  402f6c:	adrp	x1, 416000 <ferror@plt+0x139b0>
  402f70:	mov	x2, x0
  402f74:	mov	w0, #0x3                   	// #3
  402f78:	add	x1, x1, #0xb96
  402f7c:	b	402ed8 <ferror@plt+0x888>
  402f80:	ldur	x0, [x29, #-16]
  402f84:	mov	w1, w21
  402f88:	bl	410f24 <ferror@plt+0xe8d4>
  402f8c:	tbz	w0, #31, 402ee0 <ferror@plt+0x890>
  402f90:	neg	w0, w0
  402f94:	bl	4022a0 <strerror@plt>
  402f98:	adrp	x1, 416000 <ferror@plt+0x139b0>
  402f9c:	mov	x3, x0
  402fa0:	mov	w0, #0x3                   	// #3
  402fa4:	add	x1, x1, #0x996
  402fa8:	mov	x2, x26
  402fac:	bl	409dc8 <ferror@plt+0x7778>
  402fb0:	b	402edc <ferror@plt+0x88c>
  402fb4:	mov	x0, x25
  402fb8:	bl	410eb4 <ferror@plt+0xe864>
  402fbc:	adrp	x1, 416000 <ferror@plt+0x139b0>
  402fc0:	mov	x2, x0
  402fc4:	mov	w0, #0x3                   	// #3
  402fc8:	add	x1, x1, #0xb5b
  402fcc:	b	402ed8 <ferror@plt+0x888>
  402fd0:	mov	x26, x0
  402fd4:	mov	x0, x25
  402fd8:	bl	410eb4 <ferror@plt+0xe864>
  402fdc:	adrp	x1, 416000 <ferror@plt+0x139b0>
  402fe0:	mov	x2, x0
  402fe4:	mov	w0, #0x3                   	// #3
  402fe8:	add	x1, x1, #0xb7e
  402fec:	bl	409dc8 <ferror@plt+0x7778>
  402ff0:	mov	x25, x26
  402ff4:	str	x26, [sp, #8]
  402ff8:	mov	x0, x25
  402ffc:	bl	410e98 <ferror@plt+0xe848>
  403000:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  403004:	ldr	x26, [x8, #872]
  403008:	mov	x27, x0
  40300c:	bl	410eb4 <ferror@plt+0xe864>
  403010:	mov	x2, x0
  403014:	mov	x0, x26
  403018:	mov	x1, x24
  40301c:	bl	402600 <fprintf@plt>
  403020:	mov	x0, x27
  403024:	bl	410a3c <ferror@plt+0xe3ec>
  403028:	ldr	x0, [sp, #8]
  40302c:	mov	x1, x25
  403030:	bl	40ce18 <ferror@plt+0xa7c8>
  403034:	mov	x25, x0
  403038:	cbnz	x0, 402ff8 <ferror@plt+0x9a8>
  40303c:	adrp	x27, 42c000 <ferror@plt+0x299b0>
  403040:	ldr	x1, [x27, #872]
  403044:	mov	w0, #0xa                   	// #10
  403048:	bl	402120 <fputc@plt>
  40304c:	ldr	x0, [sp, #8]
  403050:	bl	4106fc <ferror@plt+0xe0ac>
  403054:	b	402edc <ferror@plt+0x88c>
  403058:	adrp	x1, 416000 <ferror@plt+0x139b0>
  40305c:	add	x1, x1, #0x86b
  403060:	mov	w0, #0x3                   	// #3
  403064:	bl	409dc8 <ferror@plt+0x7778>
  403068:	mov	w23, #0x1                   	// #1
  40306c:	b	4030a0 <ferror@plt+0xa50>
  403070:	mov	w23, wzr
  403074:	b	403098 <ferror@plt+0xa48>
  403078:	neg	w0, w0
  40307c:	bl	4022a0 <strerror@plt>
  403080:	adrp	x1, 416000 <ferror@plt+0x139b0>
  403084:	mov	x3, x0
  403088:	add	x1, x1, #0x979
  40308c:	mov	w0, #0x3                   	// #3
  403090:	mov	x2, x26
  403094:	bl	409dc8 <ferror@plt+0x7778>
  403098:	mov	x0, x22
  40309c:	bl	40bd14 <ferror@plt+0x96c4>
  4030a0:	bl	409db4 <ferror@plt+0x7764>
  4030a4:	cmp	w23, #0x0
  4030a8:	cset	w0, ne  // ne = any
  4030ac:	ldp	x20, x19, [sp, #240]
  4030b0:	ldp	x22, x21, [sp, #224]
  4030b4:	ldp	x24, x23, [sp, #208]
  4030b8:	ldp	x26, x25, [sp, #192]
  4030bc:	ldp	x28, x27, [sp, #176]
  4030c0:	ldp	x29, x30, [sp, #160]
  4030c4:	add	sp, sp, #0x100
  4030c8:	ret
  4030cc:	sub	sp, sp, #0x60
  4030d0:	stp	x24, x23, [sp, #48]
  4030d4:	stp	x20, x19, [sp, #80]
  4030d8:	adrp	x19, 416000 <ferror@plt+0x139b0>
  4030dc:	adrp	x20, 416000 <ferror@plt+0x139b0>
  4030e0:	adrp	x24, 416000 <ferror@plt+0x139b0>
  4030e4:	stp	x22, x21, [sp, #64]
  4030e8:	mov	x23, x1
  4030ec:	mov	w22, w0
  4030f0:	mov	w21, wzr
  4030f4:	add	x19, x19, #0xe68
  4030f8:	add	x20, x20, #0xe70
  4030fc:	add	x24, x24, #0xc90
  403100:	stp	x29, x30, [sp, #16]
  403104:	stp	x26, x25, [sp, #32]
  403108:	add	x29, sp, #0x10
  40310c:	str	xzr, [sp]
  403110:	b	403118 <ferror@plt+0xac8>
  403114:	orr	w21, w21, #0x3
  403118:	add	x4, sp, #0x8
  40311c:	mov	w0, w22
  403120:	mov	x1, x23
  403124:	mov	x2, x19
  403128:	mov	x3, x20
  40312c:	str	wzr, [sp, #8]
  403130:	bl	402370 <getopt_long@plt>
  403134:	sub	w8, w0, #0x3f
  403138:	mov	w2, w0
  40313c:	cmp	w8, #0x34
  403140:	b.hi	403174 <ferror@plt+0xb24>  // b.pmore
  403144:	adr	x9, 403114 <ferror@plt+0xac4>
  403148:	ldrb	w10, [x24, x8]
  40314c:	add	x9, x9, x10, lsl #2
  403150:	br	x9
  403154:	adrp	x0, 416000 <ferror@plt+0x139b0>
  403158:	add	x0, x0, #0x5fd
  40315c:	bl	402340 <puts@plt>
  403160:	adrp	x0, 416000 <ferror@plt+0x139b0>
  403164:	add	x0, x0, #0x60d
  403168:	bl	402340 <puts@plt>
  40316c:	mov	w0, wzr
  403170:	b	403274 <ferror@plt+0xc24>
  403174:	cmn	w2, #0x1
  403178:	b.ne	403224 <ferror@plt+0xbd4>  // b.any
  40317c:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  403180:	ldrsw	x24, [x8, #888]
  403184:	cmp	w24, w22
  403188:	b.ge	403254 <ferror@plt+0xc04>  // b.tcont
  40318c:	ldr	x20, [x23, x24, lsl #3]
  403190:	adrp	x1, 416000 <ferror@plt+0x139b0>
  403194:	add	x1, x1, #0xd0a
  403198:	mov	x0, x20
  40319c:	bl	402390 <strcmp@plt>
  4031a0:	cbz	w0, 403260 <ferror@plt+0xc10>
  4031a4:	add	w8, w24, #0x1
  4031a8:	cmp	w8, w22
  4031ac:	b.ge	403290 <ferror@plt+0xc40>  // b.tcont
  4031b0:	add	x8, x23, x24, lsl #3
  4031b4:	mvn	w9, w24
  4031b8:	mov	x19, xzr
  4031bc:	mov	x26, xzr
  4031c0:	add	x23, x8, #0x8
  4031c4:	add	w24, w9, w22
  4031c8:	mov	w25, #0x20                  	// #32
  4031cc:	b	4031f0 <ferror@plt+0xba0>
  4031d0:	ldr	x1, [x23], #8
  4031d4:	add	x0, x0, x26
  4031d8:	mov	x2, x22
  4031dc:	bl	401ff0 <memcpy@plt>
  4031e0:	add	x26, x26, x22
  4031e4:	subs	w24, w24, #0x1
  4031e8:	strb	wzr, [x19, x26]
  4031ec:	b.eq	403294 <ferror@plt+0xc44>  // b.none
  4031f0:	ldr	x0, [x23]
  4031f4:	bl	402030 <strlen@plt>
  4031f8:	add	x8, x26, x0
  4031fc:	mov	x22, x0
  403200:	add	x1, x8, #0x2
  403204:	mov	x0, x19
  403208:	bl	402260 <realloc@plt>
  40320c:	cbz	x0, 403318 <ferror@plt+0xcc8>
  403210:	mov	x19, x0
  403214:	cbz	x26, 4031d0 <ferror@plt+0xb80>
  403218:	strb	w25, [x19, x26]
  40321c:	add	x26, x26, #0x1
  403220:	b	4031d0 <ferror@plt+0xb80>
  403224:	adrp	x1, 416000 <ferror@plt+0x139b0>
  403228:	add	x1, x1, #0x635
  40322c:	mov	w0, #0x3                   	// #3
  403230:	bl	409dc8 <ferror@plt+0x7778>
  403234:	b	403270 <ferror@plt+0xc20>
  403238:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  40323c:	ldr	x1, [x8, #904]
  403240:	adrp	x0, 416000 <ferror@plt+0x139b0>
  403244:	add	x0, x0, #0xd7a
  403248:	bl	402580 <printf@plt>
  40324c:	mov	w0, wzr
  403250:	b	403274 <ferror@plt+0xc24>
  403254:	adrp	x1, 416000 <ferror@plt+0x139b0>
  403258:	add	x1, x1, #0xcf7
  40325c:	b	403268 <ferror@plt+0xc18>
  403260:	adrp	x1, 416000 <ferror@plt+0x139b0>
  403264:	add	x1, x1, #0xd0c
  403268:	mov	w0, #0x3                   	// #3
  40326c:	bl	409dc8 <ferror@plt+0x7778>
  403270:	mov	w0, #0x1                   	// #1
  403274:	ldp	x20, x19, [sp, #80]
  403278:	ldp	x22, x21, [sp, #64]
  40327c:	ldp	x24, x23, [sp, #48]
  403280:	ldp	x26, x25, [sp, #32]
  403284:	ldp	x29, x30, [sp, #16]
  403288:	add	sp, sp, #0x60
  40328c:	ret
  403290:	mov	x19, xzr
  403294:	mov	x1, sp
  403298:	mov	x0, xzr
  40329c:	bl	40ba30 <ferror@plt+0x93e0>
  4032a0:	cbz	x0, 40330c <ferror@plt+0xcbc>
  4032a4:	add	x2, sp, #0x8
  4032a8:	mov	x1, x20
  4032ac:	mov	x22, x0
  4032b0:	bl	4104d4 <ferror@plt+0xde84>
  4032b4:	tbnz	w0, #31, 403334 <ferror@plt+0xce4>
  4032b8:	ldr	x0, [sp, #8]
  4032bc:	mov	w1, w21
  4032c0:	mov	x2, x19
  4032c4:	bl	410fb4 <ferror@plt+0xe964>
  4032c8:	mov	w23, w0
  4032cc:	tbz	w0, #31, 403394 <ferror@plt+0xd44>
  4032d0:	mov	w8, #0xfffffffe            	// #-2
  4032d4:	sub	w8, w8, w23
  4032d8:	cmp	w8, #0x14
  4032dc:	b.hi	403368 <ferror@plt+0xd18>  // b.pmore
  4032e0:	adrp	x9, 416000 <ferror@plt+0x139b0>
  4032e4:	add	x9, x9, #0xcc5
  4032e8:	adr	x10, 403300 <ferror@plt+0xcb0>
  4032ec:	ldrb	w11, [x9, x8]
  4032f0:	add	x10, x10, x11, lsl #2
  4032f4:	adrp	x3, 416000 <ferror@plt+0x139b0>
  4032f8:	add	x3, x3, #0xdeb
  4032fc:	br	x10
  403300:	adrp	x3, 416000 <ferror@plt+0x139b0>
  403304:	add	x3, x3, #0xe01
  403308:	b	403380 <ferror@plt+0xd30>
  40330c:	adrp	x1, 416000 <ferror@plt+0x139b0>
  403310:	add	x1, x1, #0x86b
  403314:	b	403320 <ferror@plt+0xcd0>
  403318:	adrp	x1, 419000 <ferror@plt+0x169b0>
  40331c:	add	x1, x1, #0x1e7
  403320:	mov	w0, #0x3                   	// #3
  403324:	bl	409dc8 <ferror@plt+0x7778>
  403328:	mov	x0, x19
  40332c:	bl	402400 <free@plt>
  403330:	b	403270 <ferror@plt+0xc20>
  403334:	mov	w23, w0
  403338:	neg	w0, w0
  40333c:	bl	4022a0 <strerror@plt>
  403340:	adrp	x1, 416000 <ferror@plt+0x139b0>
  403344:	mov	x3, x0
  403348:	add	x1, x1, #0xd3c
  40334c:	mov	w0, #0x3                   	// #3
  403350:	mov	x2, x20
  403354:	bl	409dc8 <ferror@plt+0x7778>
  403358:	b	40339c <ferror@plt+0xd4c>
  40335c:	adrp	x3, 416000 <ferror@plt+0x139b0>
  403360:	add	x3, x3, #0xe1a
  403364:	b	403380 <ferror@plt+0xd30>
  403368:	neg	w0, w23
  40336c:	bl	4022a0 <strerror@plt>
  403370:	mov	x3, x0
  403374:	b	403380 <ferror@plt+0xd30>
  403378:	adrp	x3, 416000 <ferror@plt+0x139b0>
  40337c:	add	x3, x3, #0xe3a
  403380:	adrp	x1, 416000 <ferror@plt+0x139b0>
  403384:	add	x1, x1, #0xd5a
  403388:	mov	w0, #0x3                   	// #3
  40338c:	mov	x2, x20
  403390:	bl	409dc8 <ferror@plt+0x7778>
  403394:	ldr	x0, [sp, #8]
  403398:	bl	410a3c <ferror@plt+0xe3ec>
  40339c:	mov	x0, x22
  4033a0:	bl	40bd14 <ferror@plt+0x96c4>
  4033a4:	mov	x0, x19
  4033a8:	bl	402400 <free@plt>
  4033ac:	lsr	w0, w23, #31
  4033b0:	b	403274 <ferror@plt+0xc24>
  4033b4:	stp	x29, x30, [sp, #-96]!
  4033b8:	stp	x28, x27, [sp, #16]
  4033bc:	stp	x26, x25, [sp, #32]
  4033c0:	stp	x24, x23, [sp, #48]
  4033c4:	stp	x22, x21, [sp, #64]
  4033c8:	stp	x20, x19, [sp, #80]
  4033cc:	mov	x29, sp
  4033d0:	sub	sp, sp, #0x1, lsl #12
  4033d4:	sub	sp, sp, #0x1a0
  4033d8:	adrp	x22, 417000 <ferror@plt+0x149b0>
  4033dc:	adrp	x23, 417000 <ferror@plt+0x149b0>
  4033e0:	adrp	x25, 416000 <ferror@plt+0x139b0>
  4033e4:	adrp	x27, 416000 <ferror@plt+0x139b0>
  4033e8:	mov	x19, x1
  4033ec:	mov	w20, w0
  4033f0:	mov	x21, xzr
  4033f4:	mov	x24, xzr
  4033f8:	add	x22, x22, #0x3a0
  4033fc:	add	x23, x23, #0x3b0
  403400:	add	x25, x25, #0xed0
  403404:	adrp	x28, 42c000 <ferror@plt+0x299b0>
  403408:	adrp	x26, 42c000 <ferror@plt+0x299b0>
  40340c:	add	x27, x27, #0xf74
  403410:	str	xzr, [sp, #392]
  403414:	b	40341c <ferror@plt+0xdcc>
  403418:	ldr	x24, [x28, #880]
  40341c:	add	x4, sp, #0x190
  403420:	mov	w0, w20
  403424:	mov	x1, x19
  403428:	mov	x2, x22
  40342c:	mov	x3, x23
  403430:	str	wzr, [sp, #400]
  403434:	bl	402370 <getopt_long@plt>
  403438:	add	w8, w0, #0x1
  40343c:	mov	w2, w0
  403440:	cmp	w8, #0x71
  403444:	b.hi	403528 <ferror@plt+0xed8>  // b.pmore
  403448:	adr	x9, 403418 <ferror@plt+0xdc8>
  40344c:	ldrb	w10, [x25, x8]
  403450:	add	x9, x9, x10, lsl #2
  403454:	br	x9
  403458:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  40345c:	mov	w9, #0x1                   	// #1
  403460:	strb	w9, [x8, #928]
  403464:	b	40341c <ferror@plt+0xdcc>
  403468:	ldr	x8, [x28, #880]
  40346c:	str	x8, [x26, #920]
  403470:	b	40341c <ferror@plt+0xdcc>
  403474:	adrp	x8, 416000 <ferror@plt+0x139b0>
  403478:	add	x8, x8, #0xf59
  40347c:	str	x8, [x26, #920]
  403480:	b	40341c <ferror@plt+0xdcc>
  403484:	adrp	x8, 416000 <ferror@plt+0x139b0>
  403488:	add	x8, x8, #0xf60
  40348c:	str	x8, [x26, #920]
  403490:	b	40341c <ferror@plt+0xdcc>
  403494:	ldr	x21, [x28, #880]
  403498:	b	40341c <ferror@plt+0xdcc>
  40349c:	adrp	x8, 416000 <ferror@plt+0x139b0>
  4034a0:	add	x8, x8, #0xf6c
  4034a4:	str	x8, [x26, #920]
  4034a8:	b	40341c <ferror@plt+0xdcc>
  4034ac:	adrp	x8, 416000 <ferror@plt+0x139b0>
  4034b0:	add	x8, x8, #0xf79
  4034b4:	str	x8, [x26, #920]
  4034b8:	b	40341c <ferror@plt+0xdcc>
  4034bc:	str	x27, [x26, #920]
  4034c0:	b	40341c <ferror@plt+0xdcc>
  4034c4:	adrp	x25, 42c000 <ferror@plt+0x299b0>
  4034c8:	ldr	w8, [x25, #888]
  4034cc:	cmp	w8, w20
  4034d0:	b.ge	40357c <ferror@plt+0xf2c>  // b.tcont
  4034d4:	orr	x8, x21, x24
  4034d8:	cbz	x8, 403588 <ferror@plt+0xf38>
  4034dc:	adrp	x8, 418000 <ferror@plt+0x159b0>
  4034e0:	add	x8, x8, #0xed2
  4034e4:	cmp	x24, #0x0
  4034e8:	csel	x22, x8, x24, eq  // eq = none
  4034ec:	cbnz	x21, 403504 <ferror@plt+0xeb4>
  4034f0:	mov	x0, sp
  4034f4:	mov	x21, sp
  4034f8:	bl	4025b0 <uname@plt>
  4034fc:	tbnz	w0, #31, 40377c <ferror@plt+0x112c>
  403500:	add	x21, x21, #0x82
  403504:	adrp	x2, 416000 <ferror@plt+0x139b0>
  403508:	add	x2, x2, #0xfb3
  40350c:	add	x0, sp, #0x190
  403510:	mov	w1, #0x1000                	// #4096
  403514:	mov	x3, x22
  403518:	mov	x4, x21
  40351c:	add	x23, sp, #0x190
  403520:	bl	402170 <snprintf@plt>
  403524:	b	40358c <ferror@plt+0xf3c>
  403528:	adrp	x1, 416000 <ferror@plt+0x139b0>
  40352c:	add	x1, x1, #0x635
  403530:	mov	w0, #0x3                   	// #3
  403534:	bl	409dc8 <ferror@plt+0x7778>
  403538:	mov	w19, #0x1                   	// #1
  40353c:	b	403754 <ferror@plt+0x1104>
  403540:	adrp	x0, 416000 <ferror@plt+0x139b0>
  403544:	add	x0, x0, #0x5fd
  403548:	bl	402340 <puts@plt>
  40354c:	adrp	x0, 416000 <ferror@plt+0x139b0>
  403550:	add	x0, x0, #0x60d
  403554:	bl	402340 <puts@plt>
  403558:	mov	w19, wzr
  40355c:	b	403754 <ferror@plt+0x1104>
  403560:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  403564:	ldr	x1, [x8, #904]
  403568:	adrp	x0, 416000 <ferror@plt+0x139b0>
  40356c:	add	x0, x0, #0xfe4
  403570:	bl	402580 <printf@plt>
  403574:	mov	w19, wzr
  403578:	b	403754 <ferror@plt+0x1104>
  40357c:	adrp	x1, 416000 <ferror@plt+0x139b0>
  403580:	add	x1, x1, #0xf82
  403584:	b	403730 <ferror@plt+0x10e0>
  403588:	mov	x23, xzr
  40358c:	add	x1, sp, #0x188
  403590:	mov	x0, x23
  403594:	bl	40ba30 <ferror@plt+0x93e0>
  403598:	cbz	x0, 403728 <ferror@plt+0x10d8>
  40359c:	ldrsw	x25, [x25, #888]
  4035a0:	mov	x21, x0
  4035a4:	cmp	w25, w20
  4035a8:	b.ge	403740 <ferror@plt+0x10f0>  // b.tcont
  4035ac:	adrp	x23, 417000 <ferror@plt+0x149b0>
  4035b0:	mov	w24, wzr
  4035b4:	add	x23, x23, #0x338
  4035b8:	b	4035e8 <ferror@plt+0xf98>
  4035bc:	adrp	x1, 417000 <ferror@plt+0x149b0>
  4035c0:	mov	w0, #0x3                   	// #3
  4035c4:	add	x1, x1, #0x354
  4035c8:	mov	x2, x27
  4035cc:	bl	409dc8 <ferror@plt+0x7778>
  4035d0:	mov	w26, #0xfffffffe            	// #-2
  4035d4:	cmp	w26, #0x0
  4035d8:	add	x25, x25, #0x1
  4035dc:	csel	w24, w26, w24, lt  // lt = tstop
  4035e0:	cmp	w25, w20
  4035e4:	b.eq	403748 <ferror@plt+0x10f8>  // b.none
  4035e8:	ldr	x27, [x19, x25, lsl #3]
  4035ec:	mov	x2, sp
  4035f0:	mov	w0, wzr
  4035f4:	mov	x1, x27
  4035f8:	bl	4025d0 <__xstat@plt>
  4035fc:	cbnz	w0, 403658 <ferror@plt+0x1008>
  403600:	ldr	w8, [sp, #16]
  403604:	and	w8, w8, #0xf000
  403608:	cmp	w8, #0x8, lsl #12
  40360c:	b.ne	403658 <ferror@plt+0x1008>  // b.any
  403610:	mov	x0, x27
  403614:	bl	402030 <strlen@plt>
  403618:	mov	x1, x0
  40361c:	mov	x0, x27
  403620:	bl	40b314 <ferror@plt+0x8cc4>
  403624:	tbz	w0, #0, 403658 <ferror@plt+0x1008>
  403628:	mov	x2, sp
  40362c:	mov	x0, x21
  403630:	mov	x1, x27
  403634:	bl	4104d4 <ferror@plt+0xde84>
  403638:	tbnz	w0, #31, 403714 <ferror@plt+0x10c4>
  40363c:	ldr	x0, [sp]
  403640:	bl	403788 <ferror@plt+0x1138>
  403644:	ldr	x8, [sp]
  403648:	mov	w26, w0
  40364c:	mov	x0, x8
  403650:	bl	410a3c <ferror@plt+0xe3ec>
  403654:	b	4035d4 <ferror@plt+0xf84>
  403658:	sub	x2, x29, #0x10
  40365c:	mov	x0, x21
  403660:	mov	x1, x27
  403664:	stur	xzr, [x29, #-16]
  403668:	bl	410acc <ferror@plt+0xe47c>
  40366c:	tbnz	w0, #31, 4036e8 <ferror@plt+0x1098>
  403670:	ldur	x2, [x29, #-16]
  403674:	cbz	x2, 4035bc <ferror@plt+0xf6c>
  403678:	mov	x3, sp
  40367c:	mov	w1, #0x2                   	// #2
  403680:	mov	x0, x21
  403684:	bl	410c54 <ferror@plt+0xe604>
  403688:	ldur	x8, [x29, #-16]
  40368c:	mov	w26, w0
  403690:	mov	x0, x8
  403694:	bl	4106fc <ferror@plt+0xe0ac>
  403698:	tbnz	w26, #31, 403700 <ferror@plt+0x10b0>
  40369c:	ldr	x28, [sp]
  4036a0:	cbz	x28, 4035bc <ferror@plt+0xf6c>
  4036a4:	mov	x0, x28
  4036a8:	bl	410e98 <ferror@plt+0xe848>
  4036ac:	mov	x27, x0
  4036b0:	bl	403788 <ferror@plt+0x1138>
  4036b4:	mov	w22, w0
  4036b8:	mov	x0, x27
  4036bc:	bl	410a3c <ferror@plt+0xe3ec>
  4036c0:	ldr	x0, [sp]
  4036c4:	cmp	w22, #0x0
  4036c8:	mov	x1, x28
  4036cc:	csel	w26, w22, w26, lt  // lt = tstop
  4036d0:	bl	40ce18 <ferror@plt+0xa7c8>
  4036d4:	mov	x28, x0
  4036d8:	cbnz	x0, 4036a4 <ferror@plt+0x1054>
  4036dc:	ldr	x0, [sp]
  4036e0:	bl	4106fc <ferror@plt+0xe0ac>
  4036e4:	b	4035d4 <ferror@plt+0xf84>
  4036e8:	mov	w26, w0
  4036ec:	mov	w0, #0x3                   	// #3
  4036f0:	mov	x1, x23
  4036f4:	mov	x2, x27
  4036f8:	bl	409dc8 <ferror@plt+0x7778>
  4036fc:	b	4035d4 <ferror@plt+0xf84>
  403700:	adrp	x1, 417000 <ferror@plt+0x149b0>
  403704:	mov	w0, #0x3                   	// #3
  403708:	add	x1, x1, #0x36a
  40370c:	bl	409dc8 <ferror@plt+0x7778>
  403710:	b	4035d4 <ferror@plt+0xf84>
  403714:	adrp	x1, 417000 <ferror@plt+0x149b0>
  403718:	mov	w26, w0
  40371c:	mov	w0, #0x3                   	// #3
  403720:	add	x1, x1, #0x255
  403724:	b	4036f4 <ferror@plt+0x10a4>
  403728:	adrp	x1, 416000 <ferror@plt+0x139b0>
  40372c:	add	x1, x1, #0x86b
  403730:	mov	w0, #0x3                   	// #3
  403734:	bl	409dc8 <ferror@plt+0x7778>
  403738:	mov	w19, #0x1                   	// #1
  40373c:	b	403754 <ferror@plt+0x1104>
  403740:	mov	w19, wzr
  403744:	b	40374c <ferror@plt+0x10fc>
  403748:	lsr	w19, w24, #31
  40374c:	mov	x0, x21
  403750:	bl	40bd14 <ferror@plt+0x96c4>
  403754:	mov	w0, w19
  403758:	add	sp, sp, #0x1, lsl #12
  40375c:	add	sp, sp, #0x1a0
  403760:	ldp	x20, x19, [sp, #80]
  403764:	ldp	x22, x21, [sp, #64]
  403768:	ldp	x24, x23, [sp, #48]
  40376c:	ldp	x26, x25, [sp, #32]
  403770:	ldp	x28, x27, [sp, #16]
  403774:	ldp	x29, x30, [sp], #96
  403778:	ret
  40377c:	adrp	x1, 416000 <ferror@plt+0x139b0>
  403780:	add	x1, x1, #0xf9f
  403784:	b	403730 <ferror@plt+0x10e0>
  403788:	sub	sp, sp, #0x80
  40378c:	stp	x24, x23, [sp, #80]
  403790:	adrp	x23, 42c000 <ferror@plt+0x299b0>
  403794:	stp	x20, x19, [sp, #112]
  403798:	mov	x20, x0
  40379c:	ldr	x0, [x23, #920]
  4037a0:	stp	x29, x30, [sp, #32]
  4037a4:	stp	x28, x27, [sp, #48]
  4037a8:	stp	x26, x25, [sp, #64]
  4037ac:	stp	x22, x21, [sp, #96]
  4037b0:	add	x29, sp, #0x20
  4037b4:	stp	xzr, xzr, [sp, #8]
  4037b8:	cbz	x0, 403800 <ferror@plt+0x11b0>
  4037bc:	adrp	x1, 416000 <ferror@plt+0x139b0>
  4037c0:	add	x1, x1, #0xf79
  4037c4:	bl	402390 <strcmp@plt>
  4037c8:	cbnz	w0, 403834 <ferror@plt+0x11e4>
  4037cc:	mov	x0, x20
  4037d0:	bl	410ec0 <ferror@plt+0xe870>
  4037d4:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  4037d8:	ldrb	w8, [x8, #928]
  4037dc:	mov	x1, x0
  4037e0:	adrp	x0, 417000 <ferror@plt+0x149b0>
  4037e4:	add	x0, x0, #0x2b5
  4037e8:	cmp	w8, #0x0
  4037ec:	mov	w8, #0xa                   	// #10
  4037f0:	csel	w2, wzr, w8, ne  // ne = any
  4037f4:	bl	402580 <printf@plt>
  4037f8:	mov	w19, wzr
  4037fc:	b	4039e0 <ferror@plt+0x1390>
  403800:	mov	x0, x20
  403804:	bl	410ec0 <ferror@plt+0xe870>
  403808:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  40380c:	ldrb	w8, [x8, #928]
  403810:	mov	x2, x0
  403814:	adrp	x0, 417000 <ferror@plt+0x149b0>
  403818:	adrp	x1, 417000 <ferror@plt+0x149b0>
  40381c:	cmp	w8, #0x0
  403820:	mov	w8, #0xa                   	// #10
  403824:	csel	w3, wzr, w8, ne  // ne = any
  403828:	add	x0, x0, #0x270
  40382c:	add	x1, x1, #0x27a
  403830:	bl	402580 <printf@plt>
  403834:	add	x1, sp, #0x10
  403838:	mov	x0, x20
  40383c:	bl	412770 <ferror@plt+0x10120>
  403840:	mov	w19, w0
  403844:	tbnz	w0, #31, 403984 <ferror@plt+0x1334>
  403848:	ldr	x21, [x23, #920]
  40384c:	cbz	x21, 403864 <ferror@plt+0x1214>
  403850:	adrp	x1, 416000 <ferror@plt+0x139b0>
  403854:	add	x1, x1, #0xf74
  403858:	mov	x0, x21
  40385c:	bl	402390 <strcmp@plt>
  403860:	cbz	w0, 403ab4 <ferror@plt+0x1464>
  403864:	ldr	x20, [sp, #16]
  403868:	cbz	x20, 4039b8 <ferror@plt+0x1368>
  40386c:	adrp	x21, 416000 <ferror@plt+0x139b0>
  403870:	adrp	x22, 417000 <ferror@plt+0x149b0>
  403874:	adrp	x26, 417000 <ferror@plt+0x149b0>
  403878:	add	x21, x21, #0xf74
  40387c:	add	x22, x22, #0x2a9
  403880:	adrp	x24, 42c000 <ferror@plt+0x299b0>
  403884:	mov	w25, #0xa                   	// #10
  403888:	add	x26, x26, #0x2b5
  40388c:	b	4038bc <ferror@plt+0x126c>
  403890:	add	x2, sp, #0x8
  403894:	mov	x0, x28
  403898:	mov	x1, x27
  40389c:	bl	403c14 <ferror@plt+0x15c4>
  4038a0:	mov	w19, w0
  4038a4:	tbnz	w0, #31, 4039bc <ferror@plt+0x136c>
  4038a8:	ldr	x0, [sp, #16]
  4038ac:	mov	x1, x20
  4038b0:	bl	40ce18 <ferror@plt+0xa7c8>
  4038b4:	mov	x20, x0
  4038b8:	cbz	x0, 4039b4 <ferror@plt+0x1364>
  4038bc:	mov	x0, x20
  4038c0:	bl	412dc4 <ferror@plt+0x10774>
  4038c4:	mov	x28, x0
  4038c8:	mov	x0, x20
  4038cc:	bl	412dd4 <ferror@plt+0x10784>
  4038d0:	ldr	x8, [x23, #920]
  4038d4:	mov	x27, x0
  4038d8:	cbz	x8, 403908 <ferror@plt+0x12b8>
  4038dc:	mov	x0, x8
  4038e0:	mov	x1, x28
  4038e4:	bl	402390 <strcmp@plt>
  4038e8:	cbnz	w0, 4038a8 <ferror@plt+0x1258>
  4038ec:	ldrb	w8, [x24, #928]
  4038f0:	mov	x0, x26
  4038f4:	mov	x1, x27
  4038f8:	cmp	w8, #0x0
  4038fc:	csel	w2, wzr, w25, ne  // ne = any
  403900:	bl	402580 <printf@plt>
  403904:	b	4038a8 <ferror@plt+0x1258>
  403908:	mov	x0, x28
  40390c:	mov	x1, x21
  403910:	bl	402390 <strcmp@plt>
  403914:	cbz	w0, 403890 <ferror@plt+0x1240>
  403918:	mov	x0, x28
  40391c:	mov	x1, x22
  403920:	bl	402390 <strcmp@plt>
  403924:	cbz	w0, 403890 <ferror@plt+0x1240>
  403928:	ldrb	w8, [x24, #928]
  40392c:	cmp	w8, #0x1
  403930:	b.ne	403950 <ferror@plt+0x1300>  // b.any
  403934:	adrp	x0, 417000 <ferror@plt+0x149b0>
  403938:	add	x0, x0, #0x2b2
  40393c:	mov	x1, x28
  403940:	mov	x2, x27
  403944:	mov	w3, wzr
  403948:	bl	402580 <printf@plt>
  40394c:	b	4038a8 <ferror@plt+0x1258>
  403950:	mov	x0, x28
  403954:	bl	402030 <strlen@plt>
  403958:	mov	w8, #0xf                   	// #15
  40395c:	sub	w2, w8, w0
  403960:	adrp	x0, 417000 <ferror@plt+0x149b0>
  403964:	adrp	x3, 418000 <ferror@plt+0x159b0>
  403968:	mov	w5, #0xa                   	// #10
  40396c:	add	x0, x0, #0x2ba
  403970:	mov	x1, x28
  403974:	add	x3, x3, #0xed2
  403978:	mov	x4, x27
  40397c:	bl	402580 <printf@plt>
  403980:	b	4038a8 <ferror@plt+0x1258>
  403984:	mov	x0, x20
  403988:	bl	410eb4 <ferror@plt+0xe864>
  40398c:	mov	x20, x0
  403990:	neg	w0, w19
  403994:	bl	4022a0 <strerror@plt>
  403998:	adrp	x1, 417000 <ferror@plt+0x149b0>
  40399c:	mov	x3, x0
  4039a0:	add	x1, x1, #0x284
  4039a4:	mov	w0, #0x3                   	// #3
  4039a8:	mov	x2, x20
  4039ac:	bl	409dc8 <ferror@plt+0x7778>
  4039b0:	b	4039e0 <ferror@plt+0x1390>
  4039b4:	ldr	x21, [x23, #920]
  4039b8:	cbz	x21, 403a04 <ferror@plt+0x13b4>
  4039bc:	ldr	x0, [sp, #8]
  4039c0:	cbz	x0, 4039d8 <ferror@plt+0x1388>
  4039c4:	ldr	x20, [x0]
  4039c8:	str	x20, [sp, #8]
  4039cc:	bl	402400 <free@plt>
  4039d0:	mov	x0, x20
  4039d4:	cbnz	x20, 4039c4 <ferror@plt+0x1374>
  4039d8:	ldr	x0, [sp, #16]
  4039dc:	bl	412d8c <ferror@plt+0x1073c>
  4039e0:	mov	w0, w19
  4039e4:	ldp	x20, x19, [sp, #112]
  4039e8:	ldp	x22, x21, [sp, #96]
  4039ec:	ldp	x24, x23, [sp, #80]
  4039f0:	ldp	x26, x25, [sp, #64]
  4039f4:	ldp	x28, x27, [sp, #48]
  4039f8:	ldp	x29, x30, [sp, #32]
  4039fc:	add	sp, sp, #0x80
  403a00:	ret
  403a04:	ldr	x20, [sp, #8]
  403a08:	cbz	x20, 4039d8 <ferror@plt+0x1388>
  403a0c:	adrp	x21, 417000 <ferror@plt+0x149b0>
  403a10:	adrp	x22, 417000 <ferror@plt+0x149b0>
  403a14:	adrp	x23, 417000 <ferror@plt+0x149b0>
  403a18:	adrp	x24, 42c000 <ferror@plt+0x299b0>
  403a1c:	mov	w25, #0xa                   	// #10
  403a20:	add	x21, x21, #0x2c6
  403a24:	add	x22, x22, #0x2d7
  403a28:	add	x23, x23, #0x2dd
  403a2c:	b	403a60 <ferror@plt+0x1410>
  403a30:	ldrb	w8, [x24, #928]
  403a34:	ldr	w6, [x20, #40]
  403a38:	mov	x0, x23
  403a3c:	mov	x1, x22
  403a40:	cmp	w8, #0x0
  403a44:	csel	w8, wzr, w25, ne  // ne = any
  403a48:	str	w8, [sp]
  403a4c:	bl	402580 <printf@plt>
  403a50:	mov	x0, x20
  403a54:	bl	402400 <free@plt>
  403a58:	mov	x20, x26
  403a5c:	cbz	x26, 4039bc <ferror@plt+0x136c>
  403a60:	ldr	x26, [x20]
  403a64:	str	x26, [sp, #8]
  403a68:	ldr	x5, [x20, #16]
  403a6c:	cbz	x5, 403a88 <ferror@plt+0x1438>
  403a70:	ldr	x7, [x20, #24]
  403a74:	ldr	x3, [x20, #8]
  403a78:	ldp	w2, w4, [x20, #32]
  403a7c:	cbnz	x7, 403a30 <ferror@plt+0x13e0>
  403a80:	ldrb	w8, [x24, #928]
  403a84:	b	403a9c <ferror@plt+0x144c>
  403a88:	ldr	w2, [x20, #32]
  403a8c:	ldr	x3, [x20, #8]
  403a90:	ldrb	w8, [x24, #928]
  403a94:	ldr	w4, [x20, #40]
  403a98:	ldr	x5, [x20, #24]
  403a9c:	cmp	w8, #0x0
  403aa0:	csel	w6, wzr, w25, ne  // ne = any
  403aa4:	mov	x0, x21
  403aa8:	mov	x1, x22
  403aac:	bl	402580 <printf@plt>
  403ab0:	b	403a50 <ferror@plt+0x1400>
  403ab4:	ldr	x20, [sp, #16]
  403ab8:	mov	w19, wzr
  403abc:	stur	xzr, [x29, #-8]
  403ac0:	cbz	x20, 4039bc <ferror@plt+0x136c>
  403ac4:	adrp	x21, 416000 <ferror@plt+0x139b0>
  403ac8:	adrp	x22, 417000 <ferror@plt+0x149b0>
  403acc:	add	x21, x21, #0xf74
  403ad0:	add	x22, x22, #0x2a9
  403ad4:	mov	x23, x20
  403ad8:	b	403b08 <ferror@plt+0x14b8>
  403adc:	sub	x2, x29, #0x8
  403ae0:	mov	x0, x24
  403ae4:	mov	x1, x25
  403ae8:	bl	403c14 <ferror@plt+0x15c4>
  403aec:	mov	w19, w0
  403af0:	tbnz	w0, #31, 403bf4 <ferror@plt+0x15a4>
  403af4:	mov	x0, x20
  403af8:	mov	x1, x23
  403afc:	bl	40ce18 <ferror@plt+0xa7c8>
  403b00:	mov	x23, x0
  403b04:	cbz	x0, 403b44 <ferror@plt+0x14f4>
  403b08:	mov	x0, x23
  403b0c:	bl	412dc4 <ferror@plt+0x10774>
  403b10:	mov	x24, x0
  403b14:	mov	x0, x23
  403b18:	bl	412dd4 <ferror@plt+0x10784>
  403b1c:	mov	x25, x0
  403b20:	mov	x0, x24
  403b24:	mov	x1, x21
  403b28:	bl	402390 <strcmp@plt>
  403b2c:	cbz	w0, 403adc <ferror@plt+0x148c>
  403b30:	mov	x0, x24
  403b34:	mov	x1, x22
  403b38:	bl	402390 <strcmp@plt>
  403b3c:	cbnz	w0, 403af4 <ferror@plt+0x14a4>
  403b40:	b	403adc <ferror@plt+0x148c>
  403b44:	ldur	x20, [x29, #-8]
  403b48:	cbz	x20, 4039bc <ferror@plt+0x136c>
  403b4c:	adrp	x21, 417000 <ferror@plt+0x149b0>
  403b50:	adrp	x22, 417000 <ferror@plt+0x149b0>
  403b54:	adrp	x23, 417000 <ferror@plt+0x149b0>
  403b58:	adrp	x24, 42c000 <ferror@plt+0x299b0>
  403b5c:	mov	w25, #0xa                   	// #10
  403b60:	add	x21, x21, #0x2f5
  403b64:	add	x22, x22, #0x2cb
  403b68:	add	x23, x23, #0x2e2
  403b6c:	b	403ba4 <ferror@plt+0x1554>
  403b70:	ldrb	w8, [x24, #928]
  403b74:	ldr	w1, [x20, #32]
  403b78:	ldr	x2, [x20, #8]
  403b7c:	ldr	w3, [x20, #40]
  403b80:	ldr	x4, [x20, #24]
  403b84:	cmp	w8, #0x0
  403b88:	csel	w5, wzr, w25, ne  // ne = any
  403b8c:	mov	x0, x21
  403b90:	bl	402580 <printf@plt>
  403b94:	mov	x0, x20
  403b98:	bl	402400 <free@plt>
  403b9c:	mov	x20, x26
  403ba0:	cbz	x26, 4039bc <ferror@plt+0x136c>
  403ba4:	ldr	x26, [x20]
  403ba8:	stur	x26, [x29, #-8]
  403bac:	ldr	x4, [x20, #16]
  403bb0:	cbz	x4, 403b70 <ferror@plt+0x1520>
  403bb4:	ldr	x6, [x20, #24]
  403bb8:	ldr	x2, [x20, #8]
  403bbc:	ldp	w1, w3, [x20, #32]
  403bc0:	cbz	x6, 403be0 <ferror@plt+0x1590>
  403bc4:	ldrb	w8, [x24, #928]
  403bc8:	ldr	w5, [x20, #40]
  403bcc:	mov	x0, x23
  403bd0:	cmp	w8, #0x0
  403bd4:	csel	w7, wzr, w25, ne  // ne = any
  403bd8:	bl	402580 <printf@plt>
  403bdc:	b	403b94 <ferror@plt+0x1544>
  403be0:	ldrb	w8, [x24, #928]
  403be4:	mov	x0, x22
  403be8:	cmp	w8, #0x0
  403bec:	csel	w5, wzr, w25, ne  // ne = any
  403bf0:	b	403b90 <ferror@plt+0x1540>
  403bf4:	ldur	x0, [x29, #-8]
  403bf8:	cbz	x0, 4039bc <ferror@plt+0x136c>
  403bfc:	ldr	x20, [x0]
  403c00:	stur	x20, [x29, #-8]
  403c04:	bl	402400 <free@plt>
  403c08:	mov	x0, x20
  403c0c:	cbnz	x20, 403bfc <ferror@plt+0x15ac>
  403c10:	b	4039bc <ferror@plt+0x136c>
  403c14:	sub	sp, sp, #0x70
  403c18:	stp	x20, x19, [sp, #96]
  403c1c:	mov	x19, x1
  403c20:	mov	x20, x0
  403c24:	mov	w1, #0x3a                  	// #58
  403c28:	mov	x0, x19
  403c2c:	stp	x29, x30, [sp, #16]
  403c30:	stp	x28, x27, [sp, #32]
  403c34:	stp	x26, x25, [sp, #48]
  403c38:	stp	x24, x23, [sp, #64]
  403c3c:	stp	x22, x21, [sp, #80]
  403c40:	add	x29, sp, #0x10
  403c44:	mov	x21, x2
  403c48:	bl	402430 <strchr@plt>
  403c4c:	cbz	x0, 403d18 <ferror@plt+0x16c8>
  403c50:	adrp	x1, 416000 <ferror@plt+0x139b0>
  403c54:	mov	x22, x0
  403c58:	sub	x24, x0, x19
  403c5c:	add	x1, x1, #0xf74
  403c60:	mov	x0, x20
  403c64:	bl	402390 <strcmp@plt>
  403c68:	mov	w20, w0
  403c6c:	add	x0, x22, #0x1
  403c70:	bl	402030 <strlen@plt>
  403c74:	ldr	x25, [x21]
  403c78:	cmp	w20, #0x0
  403c7c:	csinc	x26, xzr, x22, eq  // eq = none
  403c80:	csel	w27, w0, wzr, eq  // eq = none
  403c84:	csel	w8, wzr, w0, eq  // eq = none
  403c88:	csinc	x28, xzr, x22, ne  // ne = any
  403c8c:	stur	w8, [x29, #-4]
  403c90:	cbz	x25, 403cec <ferror@plt+0x169c>
  403c94:	sxtw	x23, w24
  403c98:	mov	x22, x25
  403c9c:	b	403ca8 <ferror@plt+0x1658>
  403ca0:	ldr	x22, [x22]
  403ca4:	cbz	x22, 403cec <ferror@plt+0x169c>
  403ca8:	ldr	w8, [x22, #32]
  403cac:	cmp	w8, w24
  403cb0:	b.ne	403ca0 <ferror@plt+0x1650>  // b.any
  403cb4:	ldr	x0, [x22, #8]
  403cb8:	mov	x1, x19
  403cbc:	mov	x2, x23
  403cc0:	bl	402240 <bcmp@plt>
  403cc4:	cbnz	w0, 403ca0 <ferror@plt+0x1650>
  403cc8:	cbz	x28, 403cd4 <ferror@plt+0x1684>
  403ccc:	str	x28, [x22, #16]
  403cd0:	str	w27, [x22, #36]
  403cd4:	cbz	w20, 403d38 <ferror@plt+0x16e8>
  403cd8:	ldur	w8, [x29, #-4]
  403cdc:	mov	w0, wzr
  403ce0:	str	x26, [x22, #24]
  403ce4:	str	w8, [x22, #40]
  403ce8:	b	403d58 <ferror@plt+0x1708>
  403cec:	mov	w0, #0x30                  	// #48
  403cf0:	bl	4021c0 <malloc@plt>
  403cf4:	cbz	x0, 403d44 <ferror@plt+0x16f4>
  403cf8:	mov	x22, x0
  403cfc:	stp	x25, x19, [x0]
  403d00:	str	x0, [x21]
  403d04:	stp	wzr, wzr, [x0, #36]
  403d08:	str	w24, [x0, #32]
  403d0c:	stp	xzr, xzr, [x0, #16]
  403d10:	cbnz	x28, 403ccc <ferror@plt+0x167c>
  403d14:	b	403cd4 <ferror@plt+0x1684>
  403d18:	adrp	x1, 417000 <ferror@plt+0x149b0>
  403d1c:	add	x1, x1, #0x304
  403d20:	mov	w0, #0x3                   	// #3
  403d24:	mov	x2, x20
  403d28:	mov	x3, x19
  403d2c:	bl	409dc8 <ferror@plt+0x7778>
  403d30:	mov	w0, wzr
  403d34:	b	403d58 <ferror@plt+0x1708>
  403d38:	cbz	x22, 403d44 <ferror@plt+0x16f4>
  403d3c:	mov	w0, wzr
  403d40:	b	403d58 <ferror@plt+0x1708>
  403d44:	adrp	x1, 417000 <ferror@plt+0x149b0>
  403d48:	add	x1, x1, #0x328
  403d4c:	mov	w0, #0x3                   	// #3
  403d50:	bl	409dc8 <ferror@plt+0x7778>
  403d54:	mov	w0, #0xfffffff4            	// #-12
  403d58:	ldp	x20, x19, [sp, #96]
  403d5c:	ldp	x22, x21, [sp, #80]
  403d60:	ldp	x24, x23, [sp, #64]
  403d64:	ldp	x26, x25, [sp, #48]
  403d68:	ldp	x28, x27, [sp, #32]
  403d6c:	ldp	x29, x30, [sp, #16]
  403d70:	add	sp, sp, #0x70
  403d74:	ret
  403d78:	stp	x29, x30, [sp, #-96]!
  403d7c:	stp	x28, x27, [sp, #16]
  403d80:	stp	x26, x25, [sp, #32]
  403d84:	stp	x24, x23, [sp, #48]
  403d88:	stp	x22, x21, [sp, #64]
  403d8c:	stp	x20, x19, [sp, #80]
  403d90:	mov	x29, sp
  403d94:	sub	sp, sp, #0x1, lsl #12
  403d98:	sub	sp, sp, #0x1d0
  403d9c:	mov	w22, w0
  403da0:	adrp	x0, 417000 <ferror@plt+0x149b0>
  403da4:	add	x0, x0, #0x697
  403da8:	mov	x25, x1
  403dac:	bl	4025c0 <getenv@plt>
  403db0:	cbz	x0, 403fac <ferror@plt+0x195c>
  403db4:	mov	x23, x0
  403db8:	mov	x19, xzr
  403dbc:	mov	x8, x0
  403dc0:	b	403dcc <ferror@plt+0x177c>
  403dc4:	add	x19, x19, #0x1
  403dc8:	add	x8, x8, #0x1
  403dcc:	ldrb	w9, [x8]
  403dd0:	cmp	w9, #0x20
  403dd4:	b.eq	403dc4 <ferror@plt+0x1774>  // b.none
  403dd8:	cbnz	w9, 403dc8 <ferror@plt+0x1778>
  403ddc:	sxtw	x21, w22
  403de0:	sub	x24, x8, x23
  403de4:	add	x8, x21, x19
  403de8:	add	x8, x8, x24
  403dec:	lsl	x8, x8, #3
  403df0:	add	x0, x8, #0x18
  403df4:	bl	4021c0 <malloc@plt>
  403df8:	cbz	x0, 403fb4 <ferror@plt+0x1964>
  403dfc:	ldr	x8, [x25]
  403e00:	add	x9, x0, x21, lsl #3
  403e04:	add	x19, x9, x19, lsl #3
  403e08:	add	x21, x19, #0x18
  403e0c:	mov	x20, x0
  403e10:	str	x8, [x0]
  403e14:	add	x2, x24, #0x1
  403e18:	mov	x0, x21
  403e1c:	mov	x1, x23
  403e20:	bl	401ff0 <memcpy@plt>
  403e24:	ldrb	w12, [x19, #24]
  403e28:	cbz	w12, 403fe0 <ferror@plt+0x1990>
  403e2c:	mov	x11, xzr
  403e30:	add	x9, x21, x24
  403e34:	mov	w19, #0x1                   	// #1
  403e38:	mov	x8, x21
  403e3c:	b	403e54 <ferror@plt+0x1804>
  403e40:	mov	x11, xzr
  403e44:	mov	x10, x9
  403e48:	ldrb	w12, [x21, #1]!
  403e4c:	mov	x9, x10
  403e50:	cbz	w12, 403fcc <ferror@plt+0x197c>
  403e54:	cbz	x11, 403e90 <ferror@plt+0x1840>
  403e58:	ldrb	w10, [x11]
  403e5c:	cmp	w10, w12, uxtb
  403e60:	b.ne	403e44 <ferror@plt+0x17f4>  // b.any
  403e64:	cmp	x11, x8
  403e68:	b.eq	403ed0 <ferror@plt+0x1880>  // b.none
  403e6c:	sub	x12, x21, #0x1
  403e70:	cmp	x11, x12
  403e74:	b.cs	403f38 <ferror@plt+0x18e8>  // b.hs, b.nlast
  403e78:	mvn	x10, x11
  403e7c:	add	x13, x10, x21
  403e80:	cmp	x13, #0x1f
  403e84:	b.hi	403ef0 <ferror@plt+0x18a0>  // b.pmore
  403e88:	mov	x10, x11
  403e8c:	b	403f20 <ferror@plt+0x18d0>
  403e90:	and	w10, w12, #0xff
  403e94:	cmp	w10, #0x27
  403e98:	b.eq	403ec4 <ferror@plt+0x1874>  // b.none
  403e9c:	cmp	w10, #0x22
  403ea0:	b.eq	403ec4 <ferror@plt+0x1874>  // b.none
  403ea4:	cmp	w10, #0x20
  403ea8:	b.ne	403e40 <ferror@plt+0x17f0>  // b.any
  403eac:	str	x8, [x20, w19, sxtw #3]
  403eb0:	mov	x8, x21
  403eb4:	mov	x11, xzr
  403eb8:	add	w19, w19, #0x1
  403ebc:	strb	wzr, [x8], #1
  403ec0:	b	403e44 <ferror@plt+0x17f4>
  403ec4:	mov	x10, x9
  403ec8:	mov	x11, x21
  403ecc:	b	403e48 <ferror@plt+0x17f8>
  403ed0:	add	x10, x11, #0x1
  403ed4:	mov	x8, x21
  403ed8:	str	x10, [x20, w19, sxtw #3]
  403edc:	add	w19, w19, #0x1
  403ee0:	strb	wzr, [x8], #1
  403ee4:	mov	x10, x9
  403ee8:	mov	x11, xzr
  403eec:	b	403e48 <ferror@plt+0x17f8>
  403ef0:	and	x14, x13, #0xffffffffffffffe0
  403ef4:	add	x10, x11, x14
  403ef8:	add	x11, x11, #0x11
  403efc:	mov	x15, x14
  403f00:	ldp	q0, q1, [x11, #-16]
  403f04:	subs	x15, x15, #0x20
  403f08:	stur	q0, [x11, #-17]
  403f0c:	stur	q1, [x11, #-1]
  403f10:	add	x11, x11, #0x20
  403f14:	b.ne	403f00 <ferror@plt+0x18b0>  // b.any
  403f18:	cmp	x14, x13
  403f1c:	b.eq	403f38 <ferror@plt+0x18e8>  // b.none
  403f20:	add	x10, x10, #0x1
  403f24:	ldrb	w11, [x10]
  403f28:	sturb	w11, [x10, #-1]
  403f2c:	add	x10, x10, #0x1
  403f30:	cmp	x21, x10
  403f34:	b.ne	403f24 <ferror@plt+0x18d4>  // b.any
  403f38:	sub	x10, x9, #0x2
  403f3c:	cmp	x12, x10
  403f40:	b.cs	403f9c <ferror@plt+0x194c>  // b.hs, b.nlast
  403f44:	mvn	x11, x21
  403f48:	add	x11, x11, x9
  403f4c:	cmp	x11, #0x1f
  403f50:	b.ls	403f84 <ferror@plt+0x1934>  // b.plast
  403f54:	and	x13, x11, #0xffffffffffffffe0
  403f58:	add	x12, x12, x13
  403f5c:	add	x14, x21, #0x11
  403f60:	mov	x15, x13
  403f64:	ldp	q0, q1, [x14, #-16]
  403f68:	subs	x15, x15, #0x20
  403f6c:	stur	q0, [x14, #-18]
  403f70:	stur	q1, [x14, #-2]
  403f74:	add	x14, x14, #0x20
  403f78:	b.ne	403f64 <ferror@plt+0x1914>  // b.any
  403f7c:	cmp	x13, x11
  403f80:	b.eq	403f9c <ferror@plt+0x194c>  // b.none
  403f84:	add	x11, x12, #0x2
  403f88:	ldrb	w12, [x11]
  403f8c:	sturb	w12, [x11, #-2]
  403f90:	add	x11, x11, #0x1
  403f94:	cmp	x9, x11
  403f98:	b.ne	403f88 <ferror@plt+0x1938>  // b.any
  403f9c:	mov	x11, xzr
  403fa0:	sub	x21, x21, #0x2
  403fa4:	strb	wzr, [x10]
  403fa8:	b	403e48 <ferror@plt+0x17f8>
  403fac:	mov	x20, x25
  403fb0:	cbnz	x25, 404004 <ferror@plt+0x19b4>
  403fb4:	adrp	x1, 417000 <ferror@plt+0x149b0>
  403fb8:	add	x1, x1, #0x641
  403fbc:	mov	w0, #0x3                   	// #3
  403fc0:	bl	409dc8 <ferror@plt+0x7778>
  403fc4:	mov	w0, #0x1                   	// #1
  403fc8:	b	404484 <ferror@plt+0x1e34>
  403fcc:	cmp	x8, x21
  403fd0:	b.cs	403fe4 <ferror@plt+0x1994>  // b.hs, b.nlast
  403fd4:	str	x8, [x20, w19, sxtw #3]
  403fd8:	add	w19, w19, #0x1
  403fdc:	b	403fe4 <ferror@plt+0x1994>
  403fe0:	mov	w19, #0x1                   	// #1
  403fe4:	sub	w8, w22, #0x1
  403fe8:	add	x0, x20, w19, sxtw #3
  403fec:	add	x1, x25, #0x8
  403ff0:	sbfiz	x2, x8, #3, #32
  403ff4:	bl	401ff0 <memcpy@plt>
  403ff8:	add	w8, w19, w22
  403ffc:	str	xzr, [x20, w8, sxtw #3]
  404000:	sub	w22, w8, #0x1
  404004:	stp	x25, xzr, [sp, #16]
  404008:	adrp	x24, 418000 <ferror@plt+0x159b0>
  40400c:	adrp	x25, 418000 <ferror@plt+0x159b0>
  404010:	adrp	x21, 417000 <ferror@plt+0x149b0>
  404014:	mov	w19, wzr
  404018:	mov	w27, wzr
  40401c:	mov	w23, wzr
  404020:	mov	x28, xzr
  404024:	add	x24, x24, #0x2a8
  404028:	add	x25, x25, #0x2c0
  40402c:	add	x21, x21, #0x530
  404030:	stp	xzr, xzr, [sp, #32]
  404034:	str	wzr, [sp, #48]
  404038:	b	404050 <ferror@plt+0x1a00>
  40403c:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  404040:	mov	w27, #0x1                   	// #1
  404044:	strb	w27, [x8, #932]
  404048:	mov	w8, w23
  40404c:	mov	w23, w8
  404050:	add	x4, sp, #0x1c0
  404054:	mov	w0, w22
  404058:	mov	x1, x20
  40405c:	mov	x2, x24
  404060:	mov	x3, x25
  404064:	str	wzr, [sp, #448]
  404068:	bl	402370 <getopt_long@plt>
  40406c:	add	w8, w0, #0x1
  404070:	mov	w2, w0
  404074:	cmp	w8, #0x77
  404078:	b.hi	4042a4 <ferror@plt+0x1c54>  // b.pmore
  40407c:	adr	x9, 40403c <ferror@plt+0x19ec>
  404080:	ldrh	w10, [x21, x8, lsl #1]
  404084:	add	x9, x9, x10, lsl #2
  404088:	mov	w8, #0x1                   	// #1
  40408c:	br	x9
  404090:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  404094:	mov	w9, #0x1                   	// #1
  404098:	strb	w9, [x8, #964]
  40409c:	b	404048 <ferror@plt+0x19f8>
  4040a0:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  4040a4:	mov	w9, #0x1                   	// #1
  4040a8:	strb	w9, [x8, #960]
  4040ac:	b	404048 <ferror@plt+0x19f8>
  4040b0:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  4040b4:	mov	w9, #0x1                   	// #1
  4040b8:	strb	w9, [x8, #944]
  4040bc:	b	404048 <ferror@plt+0x19f8>
  4040c0:	mov	w8, #0x1                   	// #1
  4040c4:	str	w8, [sp, #28]
  4040c8:	b	404048 <ferror@plt+0x19f8>
  4040cc:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  4040d0:	mov	w9, #0x1                   	// #1
  4040d4:	strb	w9, [x8, #936]
  4040d8:	b	404048 <ferror@plt+0x19f8>
  4040dc:	mov	w8, #0x1                   	// #1
  4040e0:	str	w8, [sp, #24]
  4040e4:	b	404048 <ferror@plt+0x19f8>
  4040e8:	add	w8, w19, #0x2
  4040ec:	sbfiz	x1, x8, #3, #32
  4040f0:	mov	x0, x28
  4040f4:	bl	402260 <realloc@plt>
  4040f8:	cbz	x0, 4043f8 <ferror@plt+0x1da8>
  4040fc:	adrp	x28, 42c000 <ferror@plt+0x299b0>
  404100:	ldr	x8, [x28, #880]
  404104:	sxtw	x9, w19
  404108:	mov	x26, x0
  40410c:	str	x8, [x0, w19, sxtw #3]
  404110:	add	x19, x9, #0x1
  404114:	str	xzr, [x0, x19, lsl #3]
  404118:	adrp	x0, 417000 <ferror@plt+0x149b0>
  40411c:	add	x0, x0, #0x66e
  404120:	bl	40492c <ferror@plt+0x22dc>
  404124:	ldr	x0, [x28, #880]
  404128:	bl	40492c <ferror@plt+0x22dc>
  40412c:	mov	w8, w23
  404130:	mov	x28, x26
  404134:	b	404050 <ferror@plt+0x1a00>
  404138:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  40413c:	mov	w9, #0x1                   	// #1
  404140:	adrp	x10, 42c000 <ferror@plt+0x299b0>
  404144:	adrp	x11, 42c000 <ferror@plt+0x299b0>
  404148:	strb	w9, [x8, #968]
  40414c:	strb	w9, [x10, #972]
  404150:	strb	w9, [x11, #976]
  404154:	b	404048 <ferror@plt+0x19f8>
  404158:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  40415c:	mov	w9, #0x1                   	// #1
  404160:	strb	w9, [x8, #940]
  404164:	b	404048 <ferror@plt+0x19f8>
  404168:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  40416c:	ldr	x8, [x8, #880]
  404170:	str	x8, [sp, #40]
  404174:	b	404048 <ferror@plt+0x19f8>
  404178:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  40417c:	mov	w9, #0x1                   	// #1
  404180:	strb	w9, [x8, #952]
  404184:	b	404048 <ferror@plt+0x19f8>
  404188:	mov	w8, #0x1                   	// #1
  40418c:	str	w8, [sp, #48]
  404190:	b	404048 <ferror@plt+0x19f8>
  404194:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  404198:	ldr	x8, [x8, #880]
  40419c:	str	x8, [sp, #32]
  4041a0:	b	404048 <ferror@plt+0x19f8>
  4041a4:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  4041a8:	mov	w9, #0x1                   	// #1
  4041ac:	strb	w9, [x8, #956]
  4041b0:	b	404048 <ferror@plt+0x19f8>
  4041b4:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  4041b8:	mov	w9, #0x1                   	// #1
  4041bc:	strb	w9, [x8, #948]
  4041c0:	b	404048 <ferror@plt+0x19f8>
  4041c4:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  4041c8:	mov	w9, #0x1                   	// #1
  4041cc:	strb	w9, [x8, #972]
  4041d0:	b	404048 <ferror@plt+0x19f8>
  4041d4:	adrp	x0, 417000 <ferror@plt+0x149b0>
  4041d8:	add	x0, x0, #0x674
  4041dc:	bl	40492c <ferror@plt+0x22dc>
  4041e0:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  4041e4:	str	wzr, [x8, #828]
  4041e8:	b	404048 <ferror@plt+0x19f8>
  4041ec:	adrp	x0, 417000 <ferror@plt+0x149b0>
  4041f0:	add	x0, x0, #0x671
  4041f4:	bl	40492c <ferror@plt+0x22dc>
  4041f8:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  4041fc:	mov	w9, #0x1                   	// #1
  404200:	strb	w9, [x8, #980]
  404204:	b	404048 <ferror@plt+0x19f8>
  404208:	adrp	x0, 417000 <ferror@plt+0x149b0>
  40420c:	add	x0, x0, #0x677
  404210:	bl	40492c <ferror@plt+0x22dc>
  404214:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  404218:	ldr	w9, [x8, #828]
  40421c:	add	w9, w9, #0x1
  404220:	str	w9, [x8, #828]
  404224:	b	404048 <ferror@plt+0x19f8>
  404228:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  40422c:	ldrsw	x21, [x8, #888]
  404230:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  404234:	ldrb	w0, [x8, #980]
  404238:	sub	w25, w22, w21
  40423c:	bl	409d8c <ferror@plt+0x773c>
  404240:	ldr	w19, [sp, #48]
  404244:	orr	w8, w25, w19
  404248:	cbz	w8, 404308 <ferror@plt+0x1cb8>
  40424c:	ldp	x9, x4, [sp, #32]
  404250:	orr	x8, x9, x4
  404254:	cbz	x8, 404314 <ferror@plt+0x1cc4>
  404258:	adrp	x8, 418000 <ferror@plt+0x159b0>
  40425c:	add	x8, x8, #0xed2
  404260:	cmp	x9, #0x0
  404264:	csel	x22, x8, x9, eq  // eq = none
  404268:	cbnz	x4, 404284 <ferror@plt+0x1c34>
  40426c:	add	x0, sp, #0x38
  404270:	add	x19, sp, #0x38
  404274:	bl	4025b0 <uname@plt>
  404278:	tbnz	w0, #31, 4045b8 <ferror@plt+0x1f68>
  40427c:	add	x4, x19, #0x82
  404280:	ldr	w19, [sp, #48]
  404284:	adrp	x2, 416000 <ferror@plt+0x139b0>
  404288:	add	x2, x2, #0xfb3
  40428c:	add	x0, sp, #0x1c0
  404290:	mov	w1, #0x1000                	// #4096
  404294:	mov	x3, x22
  404298:	add	x24, sp, #0x1c0
  40429c:	bl	402170 <snprintf@plt>
  4042a0:	b	404318 <ferror@plt+0x1cc8>
  4042a4:	adrp	x1, 416000 <ferror@plt+0x139b0>
  4042a8:	add	x1, x1, #0x635
  4042ac:	mov	w0, #0x3                   	// #3
  4042b0:	bl	409dc8 <ferror@plt+0x7778>
  4042b4:	b	40445c <ferror@plt+0x1e0c>
  4042b8:	adrp	x0, 416000 <ferror@plt+0x139b0>
  4042bc:	add	x0, x0, #0x5fd
  4042c0:	bl	402340 <puts@plt>
  4042c4:	adrp	x0, 416000 <ferror@plt+0x139b0>
  4042c8:	add	x0, x0, #0x60d
  4042cc:	bl	402340 <puts@plt>
  4042d0:	mov	w23, wzr
  4042d4:	b	404460 <ferror@plt+0x1e10>
  4042d8:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  4042dc:	ldr	x1, [x8, #904]
  4042e0:	adrp	x0, 417000 <ferror@plt+0x149b0>
  4042e4:	add	x0, x0, #0x7eb
  4042e8:	mov	x2, x1
  4042ec:	mov	x3, x1
  4042f0:	mov	x4, x1
  4042f4:	mov	x5, x1
  4042f8:	mov	x6, x1
  4042fc:	bl	402580 <printf@plt>
  404300:	mov	w23, wzr
  404304:	b	404460 <ferror@plt+0x1e10>
  404308:	adrp	x1, 417000 <ferror@plt+0x149b0>
  40430c:	add	x1, x1, #0x67a
  404310:	b	404454 <ferror@plt+0x1e04>
  404314:	mov	x24, xzr
  404318:	mov	x0, x24
  40431c:	mov	x1, x28
  404320:	bl	40ba30 <ferror@plt+0x93e0>
  404324:	cbz	x0, 40444c <ferror@plt+0x1dfc>
  404328:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  40432c:	ldr	w1, [x8, #828]
  404330:	mov	x22, x0
  404334:	bl	409f18 <ferror@plt+0x78c8>
  404338:	mov	x0, x22
  40433c:	bl	40c8a0 <ferror@plt+0xa250>
  404340:	str	x28, [sp, #8]
  404344:	cbz	w19, 4044a8 <ferror@plt+0x1e58>
  404348:	adrp	x27, 418000 <ferror@plt+0x159b0>
  40434c:	adrp	x23, 417000 <ferror@plt+0x149b0>
  404350:	mov	x21, xzr
  404354:	add	x27, x27, #0x640
  404358:	add	x23, x23, #0x78e
  40435c:	adrp	x19, 42c000 <ferror@plt+0x299b0>
  404360:	b	404378 <ferror@plt+0x1d28>
  404364:	mov	x0, x24
  404368:	bl	40e368 <ferror@plt+0xbd18>
  40436c:	add	x21, x21, #0x1
  404370:	cmp	x21, #0x6
  404374:	b.eq	404404 <ferror@plt+0x1db4>  // b.none
  404378:	add	x8, x27, x21, lsl #4
  40437c:	ldr	x8, [x8, #8]
  404380:	mov	x0, x22
  404384:	blr	x8
  404388:	cbz	x0, 40436c <ferror@plt+0x1d1c>
  40438c:	mov	x24, x0
  404390:	bl	40e330 <ferror@plt+0xbce0>
  404394:	tbz	w0, #0, 404364 <ferror@plt+0x1d14>
  404398:	lsl	x8, x21, #4
  40439c:	ldr	x25, [x27, x8]
  4043a0:	b	4043b8 <ferror@plt+0x1d68>
  4043a4:	mov	w0, #0xa                   	// #10
  4043a8:	bl	4020e0 <putc@plt>
  4043ac:	mov	x0, x24
  4043b0:	bl	40e330 <ferror@plt+0xbce0>
  4043b4:	tbz	w0, #0, 404364 <ferror@plt+0x1d14>
  4043b8:	mov	x0, x24
  4043bc:	bl	40e2ac <ferror@plt+0xbc5c>
  4043c0:	mov	x2, x0
  4043c4:	mov	x0, x23
  4043c8:	mov	x1, x25
  4043cc:	bl	402580 <printf@plt>
  4043d0:	mov	x0, x24
  4043d4:	bl	40e2cc <ferror@plt+0xbc7c>
  4043d8:	ldr	x1, [x19, #896]
  4043dc:	cbz	x0, 4043a4 <ferror@plt+0x1d54>
  4043e0:	mov	x26, x0
  4043e4:	mov	w0, #0x20                  	// #32
  4043e8:	bl	4020e0 <putc@plt>
  4043ec:	mov	x0, x26
  4043f0:	bl	402340 <puts@plt>
  4043f4:	b	4043ac <ferror@plt+0x1d5c>
  4043f8:	adrp	x1, 418000 <ferror@plt+0x159b0>
  4043fc:	add	x1, x1, #0x7b6
  404400:	b	404454 <ferror@plt+0x1e04>
  404404:	adrp	x0, 418000 <ferror@plt+0x159b0>
  404408:	add	x0, x0, #0x41
  40440c:	bl	402340 <puts@plt>
  404410:	ldr	x0, [x19, #896]
  404414:	bl	402490 <fflush@plt>
  404418:	mov	w1, #0x1                   	// #1
  40441c:	mov	w2, #0x1                   	// #1
  404420:	mov	x0, x22
  404424:	bl	40cb30 <ferror@plt+0xa4e0>
  404428:	mov	w1, #0x2                   	// #2
  40442c:	mov	w2, #0x1                   	// #1
  404430:	mov	x0, x22
  404434:	bl	40cb30 <ferror@plt+0xa4e0>
  404438:	mov	w23, wzr
  40443c:	mov	x0, x22
  404440:	bl	40bd14 <ferror@plt+0x96c4>
  404444:	ldr	x28, [sp, #8]
  404448:	b	404460 <ferror@plt+0x1e10>
  40444c:	adrp	x1, 416000 <ferror@plt+0x139b0>
  404450:	add	x1, x1, #0x86b
  404454:	mov	w0, #0x3                   	// #3
  404458:	bl	409dc8 <ferror@plt+0x7778>
  40445c:	mov	w23, #0xffffffff            	// #-1
  404460:	bl	409db4 <ferror@plt+0x7764>
  404464:	ldr	x8, [sp, #16]
  404468:	cmp	x20, x8
  40446c:	b.eq	404478 <ferror@plt+0x1e28>  // b.none
  404470:	mov	x0, x20
  404474:	bl	402400 <free@plt>
  404478:	mov	x0, x28
  40447c:	bl	402400 <free@plt>
  404480:	lsr	w0, w23, #31
  404484:	add	sp, sp, #0x1, lsl #12
  404488:	add	sp, sp, #0x1d0
  40448c:	ldp	x20, x19, [sp, #80]
  404490:	ldp	x22, x21, [sp, #64]
  404494:	ldp	x24, x23, [sp, #48]
  404498:	ldp	x26, x25, [sp, #32]
  40449c:	ldp	x28, x27, [sp, #16]
  4044a0:	ldp	x29, x30, [sp], #96
  4044a4:	ret
  4044a8:	ldr	w8, [sp, #28]
  4044ac:	add	x19, x20, x21, lsl #3
  4044b0:	cbz	w8, 404530 <ferror@plt+0x1ee0>
  4044b4:	ldr	x24, [x19]
  4044b8:	sub	x2, x29, #0x10
  4044bc:	mov	x0, x22
  4044c0:	str	xzr, [sp, #56]
  4044c4:	mov	x1, x24
  4044c8:	bl	4104d4 <ferror@plt+0xde84>
  4044cc:	tbnz	w0, #31, 4045c4 <ferror@plt+0x1f74>
  4044d0:	ldur	x0, [x29, #-16]
  4044d4:	add	x1, sp, #0x38
  4044d8:	bl	412de4 <ferror@plt+0x10794>
  4044dc:	tbnz	w0, #31, 4045f4 <ferror@plt+0x1fa4>
  4044e0:	ldr	x23, [sp, #56]
  4044e4:	cbz	x23, 404704 <ferror@plt+0x20b4>
  4044e8:	adrp	x24, 418000 <ferror@plt+0x159b0>
  4044ec:	add	x24, x24, #0x9b
  4044f0:	mov	x0, x23
  4044f4:	bl	412ffc <ferror@plt+0x109ac>
  4044f8:	mov	x25, x0
  4044fc:	mov	x0, x23
  404500:	bl	413014 <ferror@plt+0x109c4>
  404504:	mov	x1, x0
  404508:	mov	x0, x24
  40450c:	mov	x2, x25
  404510:	bl	402580 <printf@plt>
  404514:	ldr	x0, [sp, #56]
  404518:	mov	x1, x23
  40451c:	bl	40ce18 <ferror@plt+0xa7c8>
  404520:	mov	x23, x0
  404524:	cbnz	x0, 4044f0 <ferror@plt+0x1ea0>
  404528:	ldr	x0, [sp, #56]
  40452c:	b	404708 <ferror@plt+0x20b8>
  404530:	ldr	w8, [sp, #24]
  404534:	cbz	w8, 404628 <ferror@plt+0x1fd8>
  404538:	ldr	x24, [x19]
  40453c:	sub	x2, x29, #0x10
  404540:	mov	x0, x22
  404544:	str	xzr, [sp, #56]
  404548:	mov	x1, x24
  40454c:	bl	4104d4 <ferror@plt+0xde84>
  404550:	tbnz	w0, #31, 4045c4 <ferror@plt+0x1f74>
  404554:	ldur	x0, [x29, #-16]
  404558:	add	x1, sp, #0x38
  40455c:	bl	413030 <ferror@plt+0x109e0>
  404560:	tbnz	w0, #31, 404718 <ferror@plt+0x20c8>
  404564:	ldr	x23, [sp, #56]
  404568:	cbz	x23, 404798 <ferror@plt+0x2148>
  40456c:	adrp	x24, 418000 <ferror@plt+0x159b0>
  404570:	add	x24, x24, #0x9b
  404574:	mov	x0, x23
  404578:	bl	413248 <ferror@plt+0x10bf8>
  40457c:	mov	x25, x0
  404580:	mov	x0, x23
  404584:	bl	413260 <ferror@plt+0x10c10>
  404588:	mov	x1, x0
  40458c:	mov	x0, x24
  404590:	mov	x2, x25
  404594:	bl	402580 <printf@plt>
  404598:	ldr	x0, [sp, #56]
  40459c:	mov	x1, x23
  4045a0:	bl	40ce18 <ferror@plt+0xa7c8>
  4045a4:	mov	x23, x0
  4045a8:	cbnz	x0, 404574 <ferror@plt+0x1f24>
  4045ac:	ldr	x0, [sp, #56]
  4045b0:	bl	413210 <ferror@plt+0x10bc0>
  4045b4:	b	40470c <ferror@plt+0x20bc>
  4045b8:	adrp	x1, 416000 <ferror@plt+0x139b0>
  4045bc:	add	x1, x1, #0xf9f
  4045c0:	b	404454 <ferror@plt+0x1e04>
  4045c4:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  4045c8:	ldrb	w8, [x8, #932]
  4045cc:	mov	w9, #0x2                   	// #2
  4045d0:	adrp	x1, 417000 <ferror@plt+0x149b0>
  4045d4:	mov	w23, w0
  4045d8:	cmp	w8, #0x0
  4045dc:	mov	w8, #0x4                   	// #4
  4045e0:	csel	w0, w8, w9, ne  // ne = any
  4045e4:	add	x1, x1, #0x354
  4045e8:	mov	x2, x24
  4045ec:	bl	409dc8 <ferror@plt+0x7778>
  4045f0:	b	40443c <ferror@plt+0x1dec>
  4045f4:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  4045f8:	ldrb	w8, [x8, #932]
  4045fc:	mov	w23, w0
  404600:	mov	w9, #0x2                   	// #2
  404604:	mov	w10, #0x4                   	// #4
  404608:	cmp	w8, #0x0
  40460c:	neg	w0, w0
  404610:	csel	w25, w10, w9, ne  // ne = any
  404614:	bl	4022a0 <strerror@plt>
  404618:	adrp	x1, 418000 <ferror@plt+0x159b0>
  40461c:	mov	x3, x0
  404620:	add	x1, x1, #0x76
  404624:	b	404748 <ferror@plt+0x20f8>
  404628:	cbz	w23, 404760 <ferror@plt+0x2110>
  40462c:	cmp	w25, #0x1
  404630:	b.lt	404438 <ferror@plt+0x1de8>  // b.tstop
  404634:	adrp	x24, 417000 <ferror@plt+0x149b0>
  404638:	mov	x21, xzr
  40463c:	mov	w23, wzr
  404640:	mov	w28, w25
  404644:	add	x24, x24, #0x354
  404648:	b	404664 <ferror@plt+0x2014>
  40464c:	mov	w25, w0
  404650:	cmp	w25, #0x0
  404654:	add	x21, x21, #0x1
  404658:	csel	w23, w25, w23, lt  // lt = tstop
  40465c:	cmp	x21, x28
  404660:	b.eq	40443c <ferror@plt+0x1dec>  // b.none
  404664:	ldr	x27, [x19, x21, lsl #3]
  404668:	add	x2, sp, #0x38
  40466c:	mov	x0, x22
  404670:	str	xzr, [sp, #56]
  404674:	mov	x1, x27
  404678:	bl	410acc <ferror@plt+0xe47c>
  40467c:	tbnz	w0, #31, 40464c <ferror@plt+0x1ffc>
  404680:	ldr	x26, [sp, #56]
  404684:	cbnz	x26, 4046b4 <ferror@plt+0x2064>
  404688:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  40468c:	ldrb	w8, [x8, #932]
  404690:	mov	w9, #0x4                   	// #4
  404694:	mov	x1, x24
  404698:	mov	x2, x27
  40469c:	cmp	w8, #0x0
  4046a0:	mov	w8, #0x2                   	// #2
  4046a4:	csel	w0, w9, w8, ne  // ne = any
  4046a8:	bl	409dc8 <ferror@plt+0x7778>
  4046ac:	ldr	x26, [sp, #56]
  4046b0:	cbz	x26, 4046f8 <ferror@plt+0x20a8>
  4046b4:	mov	x0, x26
  4046b8:	bl	410e98 <ferror@plt+0xe848>
  4046bc:	mov	w1, #0x1                   	// #1
  4046c0:	mov	x27, x0
  4046c4:	bl	404c50 <ferror@plt+0x2600>
  4046c8:	mov	w25, w0
  4046cc:	mov	x0, x27
  4046d0:	bl	410a3c <ferror@plt+0xe3ec>
  4046d4:	tbnz	w25, #31, 4046ec <ferror@plt+0x209c>
  4046d8:	ldr	x0, [sp, #56]
  4046dc:	mov	x1, x26
  4046e0:	bl	40ce18 <ferror@plt+0xa7c8>
  4046e4:	mov	x26, x0
  4046e8:	cbnz	x0, 4046b4 <ferror@plt+0x2064>
  4046ec:	ldr	x0, [sp, #56]
  4046f0:	bl	4106fc <ferror@plt+0xe0ac>
  4046f4:	b	404650 <ferror@plt+0x2000>
  4046f8:	mov	x0, xzr
  4046fc:	mov	w25, #0xfffffffe            	// #-2
  404700:	b	4046f0 <ferror@plt+0x20a0>
  404704:	mov	x0, xzr
  404708:	bl	412fc4 <ferror@plt+0x10974>
  40470c:	ldur	x0, [x29, #-16]
  404710:	bl	410a3c <ferror@plt+0xe3ec>
  404714:	b	404438 <ferror@plt+0x1de8>
  404718:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  40471c:	ldrb	w8, [x8, #932]
  404720:	mov	w23, w0
  404724:	mov	w9, #0x2                   	// #2
  404728:	mov	w10, #0x4                   	// #4
  40472c:	cmp	w8, #0x0
  404730:	neg	w0, w0
  404734:	csel	w25, w10, w9, ne  // ne = any
  404738:	bl	4022a0 <strerror@plt>
  40473c:	adrp	x1, 418000 <ferror@plt+0x159b0>
  404740:	mov	x3, x0
  404744:	add	x1, x1, #0xa7
  404748:	mov	w0, w25
  40474c:	mov	x2, x24
  404750:	bl	409dc8 <ferror@plt+0x7778>
  404754:	ldur	x0, [x29, #-16]
  404758:	bl	410a3c <ferror@plt+0xe3ec>
  40475c:	b	40443c <ferror@plt+0x1dec>
  404760:	cbz	w27, 4047a4 <ferror@plt+0x2154>
  404764:	cmp	w25, #0x1
  404768:	b.lt	404438 <ferror@plt+0x1de8>  // b.tstop
  40476c:	mov	w23, wzr
  404770:	mov	w21, w25
  404774:	ldr	x1, [x19], #8
  404778:	mov	x0, x22
  40477c:	mov	x2, xzr
  404780:	bl	4049d4 <ferror@plt+0x2384>
  404784:	cmp	w0, #0x0
  404788:	csel	w23, w0, w23, lt  // lt = tstop
  40478c:	subs	x21, x21, #0x1
  404790:	b.ne	404774 <ferror@plt+0x2124>  // b.any
  404794:	b	40443c <ferror@plt+0x1dec>
  404798:	mov	x0, xzr
  40479c:	bl	413210 <ferror@plt+0x10bc0>
  4047a0:	b	40470c <ferror@plt+0x20bc>
  4047a4:	cmp	w25, #0x2
  4047a8:	b.lt	404908 <ferror@plt+0x22b8>  // b.tstop
  4047ac:	mov	w8, w25
  4047b0:	add	x9, x20, x21, lsl #3
  4047b4:	mov	x28, xzr
  4047b8:	mov	x27, xzr
  4047bc:	sub	x8, x8, #0x1
  4047c0:	add	x21, x9, #0x8
  4047c4:	b	404820 <ferror@plt+0x21d0>
  4047c8:	ldr	x1, [x21]
  4047cc:	add	x0, x26, x28
  4047d0:	sub	x27, x25, x1
  4047d4:	mov	x2, x27
  4047d8:	sub	x23, x23, x27
  4047dc:	bl	401ff0 <memcpy@plt>
  4047e0:	add	x8, x27, x28
  4047e4:	ldr	x28, [sp, #40]
  4047e8:	add	x24, x8, #0x1
  4047ec:	mov	w27, #0x22                  	// #34
  4047f0:	add	x0, x26, x24
  4047f4:	mov	x1, x25
  4047f8:	mov	x2, x23
  4047fc:	strb	w27, [x28, x8]
  404800:	bl	401ff0 <memcpy@plt>
  404804:	add	x8, x24, x23
  404808:	strh	w27, [x28, x8]
  40480c:	add	x27, x8, #0x1
  404810:	ldr	x8, [sp, #48]
  404814:	add	x21, x21, #0x8
  404818:	subs	x8, x8, #0x1
  40481c:	b.eq	40490c <ferror@plt+0x22bc>  // b.none
  404820:	ldr	x25, [x21]
  404824:	str	x8, [sp, #48]
  404828:	mov	x0, x25
  40482c:	bl	402030 <strlen@plt>
  404830:	mov	x23, x0
  404834:	mov	w1, #0x3d                  	// #61
  404838:	mov	x0, x25
  40483c:	bl	402430 <strchr@plt>
  404840:	mov	x25, x0
  404844:	cbz	x0, 40487c <ferror@plt+0x222c>
  404848:	ldrb	w8, [x25, #1]!
  40484c:	mov	x24, xzr
  404850:	cmp	w8, #0x22
  404854:	b.eq	404880 <ferror@plt+0x2230>  // b.none
  404858:	cmp	w8, #0x27
  40485c:	b.eq	404880 <ferror@plt+0x2230>  // b.none
  404860:	mov	w1, #0x20                  	// #32
  404864:	mov	x0, x25
  404868:	bl	402430 <strchr@plt>
  40486c:	cmp	x0, #0x0
  404870:	cset	w8, ne  // ne = any
  404874:	lsl	x24, x8, #1
  404878:	b	404880 <ferror@plt+0x2230>
  40487c:	mov	x24, xzr
  404880:	add	x8, x27, x23
  404884:	add	x8, x8, x24
  404888:	add	x1, x8, #0x2
  40488c:	mov	x0, x28
  404890:	bl	402260 <realloc@plt>
  404894:	cbz	x0, 4048dc <ferror@plt+0x228c>
  404898:	mov	x26, x0
  40489c:	str	x26, [sp, #40]
  4048a0:	cbz	x27, 4048b8 <ferror@plt+0x2268>
  4048a4:	mov	w9, #0x20                  	// #32
  4048a8:	add	x28, x27, #0x1
  4048ac:	mov	x8, x26
  4048b0:	strb	w9, [x26, x27]
  4048b4:	b	4048bc <ferror@plt+0x226c>
  4048b8:	mov	x28, xzr
  4048bc:	cbnz	x24, 4047c8 <ferror@plt+0x2178>
  4048c0:	ldr	x1, [x21]
  4048c4:	add	x0, x26, x28
  4048c8:	add	x2, x23, #0x1
  4048cc:	bl	401ff0 <memcpy@plt>
  4048d0:	add	x27, x28, x23
  4048d4:	ldr	x28, [sp, #40]
  4048d8:	b	404810 <ferror@plt+0x21c0>
  4048dc:	bl	4025a0 <__errno_location@plt>
  4048e0:	ldr	w21, [x0]
  4048e4:	mov	x0, x28
  4048e8:	bl	402400 <free@plt>
  4048ec:	adrp	x1, 418000 <ferror@plt+0x159b0>
  4048f0:	add	x1, x1, #0x168
  4048f4:	mov	w0, #0x3                   	// #3
  4048f8:	bl	409dc8 <ferror@plt+0x7778>
  4048fc:	cbz	w21, 404908 <ferror@plt+0x22b8>
  404900:	neg	w23, w21
  404904:	b	40443c <ferror@plt+0x1dec>
  404908:	mov	x28, xzr
  40490c:	ldr	x1, [x19]
  404910:	mov	x0, x22
  404914:	mov	x2, x28
  404918:	bl	4049d4 <ferror@plt+0x2384>
  40491c:	mov	w23, w0
  404920:	mov	x0, x28
  404924:	bl	402400 <free@plt>
  404928:	b	40443c <ferror@plt+0x1dec>
  40492c:	stp	x29, x30, [sp, #-32]!
  404930:	str	x19, [sp, #16]
  404934:	mov	x19, x0
  404938:	adrp	x0, 417000 <ferror@plt+0x149b0>
  40493c:	add	x0, x0, #0x697
  404940:	mov	x29, sp
  404944:	bl	4025c0 <getenv@plt>
  404948:	cbz	x0, 4049a0 <ferror@plt+0x2350>
  40494c:	adrp	x1, 417000 <ferror@plt+0x149b0>
  404950:	mov	x2, x0
  404954:	add	x1, x1, #0x78e
  404958:	add	x0, x29, #0x18
  40495c:	mov	x3, x19
  404960:	bl	402140 <asprintf@plt>
  404964:	tbnz	w0, #31, 4049b8 <ferror@plt+0x2368>
  404968:	ldr	x1, [x29, #24]
  40496c:	adrp	x0, 417000 <ferror@plt+0x149b0>
  404970:	add	x0, x0, #0x697
  404974:	mov	w2, #0x1                   	// #1
  404978:	bl	4020a0 <setenv@plt>
  40497c:	tbz	w0, #31, 404994 <ferror@plt+0x2344>
  404980:	ldr	x2, [x29, #24]
  404984:	adrp	x1, 417000 <ferror@plt+0x149b0>
  404988:	add	x1, x1, #0x7c1
  40498c:	mov	w0, #0x3                   	// #3
  404990:	bl	409dc8 <ferror@plt+0x7778>
  404994:	ldr	x0, [x29, #24]
  404998:	bl	402400 <free@plt>
  40499c:	b	4049c8 <ferror@plt+0x2378>
  4049a0:	adrp	x0, 417000 <ferror@plt+0x149b0>
  4049a4:	add	x0, x0, #0x697
  4049a8:	mov	w2, #0x1                   	// #1
  4049ac:	mov	x1, x19
  4049b0:	bl	4020a0 <setenv@plt>
  4049b4:	b	4049c8 <ferror@plt+0x2378>
  4049b8:	adrp	x1, 417000 <ferror@plt+0x149b0>
  4049bc:	add	x1, x1, #0x794
  4049c0:	mov	w0, #0x3                   	// #3
  4049c4:	bl	409dc8 <ferror@plt+0x7778>
  4049c8:	ldr	x19, [sp, #16]
  4049cc:	ldp	x29, x30, [sp], #32
  4049d0:	ret
  4049d4:	sub	sp, sp, #0x70
  4049d8:	stp	x20, x19, [sp, #96]
  4049dc:	mov	x19, x2
  4049e0:	add	x2, sp, #0x8
  4049e4:	stp	x29, x30, [sp, #16]
  4049e8:	stp	x28, x27, [sp, #32]
  4049ec:	stp	x26, x25, [sp, #48]
  4049f0:	stp	x24, x23, [sp, #64]
  4049f4:	stp	x22, x21, [sp, #80]
  4049f8:	add	x29, sp, #0x10
  4049fc:	mov	x22, x1
  404a00:	mov	x23, x0
  404a04:	str	xzr, [sp, #8]
  404a08:	bl	410acc <ferror@plt+0xe47c>
  404a0c:	tbnz	w0, #31, 404bd4 <ferror@plt+0x2584>
  404a10:	ldr	x20, [sp, #8]
  404a14:	cbz	x20, 404bd4 <ferror@plt+0x2584>
  404a18:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  404a1c:	adrp	x9, 42c000 <ferror@plt+0x299b0>
  404a20:	ldrb	w8, [x8, #960]
  404a24:	ldrb	w9, [x9, #956]
  404a28:	adrp	x11, 42c000 <ferror@plt+0x299b0>
  404a2c:	ldrb	w11, [x11, #964]
  404a30:	adrp	x12, 42c000 <ferror@plt+0x299b0>
  404a34:	orr	w8, w8, w9
  404a38:	ldrb	w12, [x12, #948]
  404a3c:	mov	w10, #0x2                   	// #2
  404a40:	adrp	x13, 42c000 <ferror@plt+0x299b0>
  404a44:	tst	w8, #0x1
  404a48:	orr	w9, w9, w11
  404a4c:	csel	w10, w10, wzr, ne  // ne = any
  404a50:	ldrb	w13, [x13, #968]
  404a54:	adrp	x11, 42c000 <ferror@plt+0x299b0>
  404a58:	bfxil	w10, w9, #0, #1
  404a5c:	cmp	w12, #0x0
  404a60:	adrp	x12, 42c000 <ferror@plt+0x299b0>
  404a64:	orr	w9, w10, #0x4
  404a68:	ldrb	w11, [x11, #972]
  404a6c:	csel	w9, w9, w10, ne  // ne = any
  404a70:	ldr	w12, [x12, #828]
  404a74:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  404a78:	cmp	w13, #0x0
  404a7c:	orr	w13, w9, #0x8
  404a80:	csel	w9, w13, w9, ne  // ne = any
  404a84:	ldrb	w8, [x8, #976]
  404a88:	cmp	w11, #0x0
  404a8c:	orr	w11, w9, #0x10
  404a90:	csel	w9, w11, w9, ne  // ne = any
  404a94:	cmp	w12, #0x4
  404a98:	adrp	x13, 42c000 <ferror@plt+0x299b0>
  404a9c:	cset	w12, gt
  404aa0:	orr	w8, w8, w12
  404aa4:	ldrb	w13, [x13, #952]
  404aa8:	tst	w8, #0x1
  404aac:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  404ab0:	adrp	x10, 405000 <ferror@plt+0x29b0>
  404ab4:	ldrb	w8, [x8, #944]
  404ab8:	add	x10, x10, #0x220
  404abc:	mov	w11, #0x40000               	// #262144
  404ac0:	mov	w12, #0x60000               	// #393216
  404ac4:	csel	x22, x10, xzr, ne  // ne = any
  404ac8:	cmp	w13, #0x0
  404acc:	csel	w10, w12, w11, ne  // ne = any
  404ad0:	cmp	w8, #0x0
  404ad4:	orr	w8, w9, w10
  404ad8:	adrp	x24, 418000 <ferror@plt+0x159b0>
  404adc:	orr	w9, w8, #0x20
  404ae0:	adrp	x26, 418000 <ferror@plt+0x159b0>
  404ae4:	mov	w21, w0
  404ae8:	adrp	x23, 42c000 <ferror@plt+0x299b0>
  404aec:	add	x24, x24, #0x1c7
  404af0:	csel	w25, w9, w8, ne  // ne = any
  404af4:	add	x26, x26, #0x24b
  404af8:	b	404b1c <ferror@plt+0x24cc>
  404afc:	mov	w21, wzr
  404b00:	mov	x0, x27
  404b04:	bl	410a3c <ferror@plt+0xe3ec>
  404b08:	ldr	x0, [sp, #8]
  404b0c:	mov	x1, x20
  404b10:	bl	40ce18 <ferror@plt+0xa7c8>
  404b14:	mov	x20, x0
  404b18:	cbz	x0, 404c00 <ferror@plt+0x25b0>
  404b1c:	mov	x0, x20
  404b20:	bl	410e98 <ferror@plt+0xe848>
  404b24:	ldrb	w8, [x23, #940]
  404b28:	mov	x27, x0
  404b2c:	cmp	w8, #0x1
  404b30:	b.ne	404b44 <ferror@plt+0x24f4>  // b.any
  404b34:	bl	410eb4 <ferror@plt+0xe864>
  404b38:	bl	402340 <puts@plt>
  404b3c:	tbz	w21, #31, 404afc <ferror@plt+0x24ac>
  404b40:	b	404b64 <ferror@plt+0x2514>
  404b44:	mov	w1, w25
  404b48:	mov	x2, x19
  404b4c:	mov	x3, xzr
  404b50:	mov	x4, xzr
  404b54:	mov	x5, x22
  404b58:	bl	411254 <ferror@plt+0xec04>
  404b5c:	mov	w21, w0
  404b60:	tbz	w21, #31, 404afc <ferror@plt+0x24ac>
  404b64:	mov	x0, x27
  404b68:	cmn	w21, #0x2
  404b6c:	b.eq	404b90 <ferror@plt+0x2540>  // b.none
  404b70:	cmn	w21, #0x11
  404b74:	b.ne	404bac <ferror@plt+0x255c>  // b.any
  404b78:	bl	410eb4 <ferror@plt+0xe864>
  404b7c:	mov	x2, x0
  404b80:	mov	w0, #0x3                   	// #3
  404b84:	mov	x1, x24
  404b88:	bl	409dc8 <ferror@plt+0x7778>
  404b8c:	b	404b00 <ferror@plt+0x24b0>
  404b90:	bl	410eb4 <ferror@plt+0xe864>
  404b94:	adrp	x1, 418000 <ferror@plt+0x159b0>
  404b98:	mov	x2, x0
  404b9c:	mov	w0, #0x3                   	// #3
  404ba0:	add	x1, x1, #0x1f8
  404ba4:	bl	409dc8 <ferror@plt+0x7778>
  404ba8:	b	404b00 <ferror@plt+0x24b0>
  404bac:	bl	410eb4 <ferror@plt+0xe864>
  404bb0:	mov	x28, x0
  404bb4:	neg	w0, w21
  404bb8:	bl	4022a0 <strerror@plt>
  404bbc:	mov	x3, x0
  404bc0:	mov	w0, #0x3                   	// #3
  404bc4:	mov	x1, x26
  404bc8:	mov	x2, x28
  404bcc:	bl	409dc8 <ferror@plt+0x7778>
  404bd0:	b	404b00 <ferror@plt+0x24b0>
  404bd4:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  404bd8:	ldrb	w8, [x8, #932]
  404bdc:	mov	w9, #0x2                   	// #2
  404be0:	cmp	w8, #0x0
  404be4:	mov	w8, #0x4                   	// #4
  404be8:	csel	w19, w8, w9, ne  // ne = any
  404bec:	cbz	x23, 404c0c <ferror@plt+0x25bc>
  404bf0:	mov	x0, x23
  404bf4:	bl	40ba28 <ferror@plt+0x93d8>
  404bf8:	mov	x3, x0
  404bfc:	b	404c14 <ferror@plt+0x25c4>
  404c00:	ldr	x0, [sp, #8]
  404c04:	bl	4106fc <ferror@plt+0xe0ac>
  404c08:	b	404c2c <ferror@plt+0x25dc>
  404c0c:	adrp	x3, 418000 <ferror@plt+0x159b0>
  404c10:	add	x3, x3, #0x1bd
  404c14:	adrp	x1, 418000 <ferror@plt+0x159b0>
  404c18:	add	x1, x1, #0x198
  404c1c:	mov	w0, w19
  404c20:	mov	x2, x22
  404c24:	bl	409dc8 <ferror@plt+0x7778>
  404c28:	mov	w21, #0xfffffffe            	// #-2
  404c2c:	mov	w0, w21
  404c30:	ldp	x20, x19, [sp, #96]
  404c34:	ldp	x22, x21, [sp, #80]
  404c38:	ldp	x24, x23, [sp, #64]
  404c3c:	ldp	x26, x25, [sp, #48]
  404c40:	ldp	x28, x27, [sp, #32]
  404c44:	ldp	x29, x30, [sp, #16]
  404c48:	add	sp, sp, #0x70
  404c4c:	ret
  404c50:	sub	sp, sp, #0x60
  404c54:	stp	x29, x30, [sp, #16]
  404c58:	stp	x26, x25, [sp, #32]
  404c5c:	stp	x24, x23, [sp, #48]
  404c60:	stp	x22, x21, [sp, #64]
  404c64:	stp	x20, x19, [sp, #80]
  404c68:	add	x29, sp, #0x10
  404c6c:	mov	w23, w1
  404c70:	mov	x20, x0
  404c74:	bl	410eb4 <ferror@plt+0xe864>
  404c78:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  404c7c:	ldrb	w8, [x8, #948]
  404c80:	mov	x19, x0
  404c84:	mov	x22, xzr
  404c88:	stp	xzr, xzr, [sp]
  404c8c:	tbnz	w8, #0, 404cb0 <ferror@plt+0x2660>
  404c90:	add	x1, sp, #0x8
  404c94:	mov	x2, sp
  404c98:	mov	x0, x20
  404c9c:	bl	411a18 <ferror@plt+0xf3c8>
  404ca0:	tbnz	w0, #31, 404e74 <ferror@plt+0x2824>
  404ca4:	mov	x0, x20
  404ca8:	bl	411c78 <ferror@plt+0xf628>
  404cac:	mov	x22, x0
  404cb0:	adrp	x26, 42c000 <ferror@plt+0x299b0>
  404cb4:	cbnz	x22, 404cd0 <ferror@plt+0x2680>
  404cb8:	ldrb	w8, [x26, #968]
  404cbc:	tbnz	w8, #0, 404cd0 <ferror@plt+0x2680>
  404cc0:	mov	x0, x20
  404cc4:	bl	411f50 <ferror@plt+0xf900>
  404cc8:	tbnz	w0, #31, 404eb0 <ferror@plt+0x2860>
  404ccc:	cbz	w0, 404ed8 <ferror@plt+0x2888>
  404cd0:	ldr	x21, [sp]
  404cd4:	mov	x0, x21
  404cd8:	bl	40ceb0 <ferror@plt+0xa860>
  404cdc:	cbz	x0, 404d14 <ferror@plt+0x26c4>
  404ce0:	mov	x24, x0
  404ce4:	mov	x0, x24
  404ce8:	bl	410e98 <ferror@plt+0xe848>
  404cec:	mov	w1, wzr
  404cf0:	mov	x25, x0
  404cf4:	bl	404c50 <ferror@plt+0x2600>
  404cf8:	mov	x0, x25
  404cfc:	bl	410a3c <ferror@plt+0xe3ec>
  404d00:	mov	x0, x21
  404d04:	mov	x1, x24
  404d08:	bl	40cebc <ferror@plt+0xa86c>
  404d0c:	mov	x24, x0
  404d10:	cbnz	x0, 404ce4 <ferror@plt+0x2694>
  404d14:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  404d18:	ldrb	w8, [x8, #936]
  404d1c:	cmp	w8, #0x1
  404d20:	b.ne	404d78 <ferror@plt+0x2728>  // b.any
  404d24:	tbz	w23, #0, 404d78 <ferror@plt+0x2728>
  404d28:	mov	x0, x20
  404d2c:	bl	410d94 <ferror@plt+0xe744>
  404d30:	mov	x23, x0
  404d34:	bl	40ceb0 <ferror@plt+0xa860>
  404d38:	cbz	x0, 404d78 <ferror@plt+0x2728>
  404d3c:	mov	x24, x0
  404d40:	mov	x0, x24
  404d44:	bl	410e98 <ferror@plt+0xe848>
  404d48:	mov	w1, wzr
  404d4c:	mov	x25, x0
  404d50:	bl	404c50 <ferror@plt+0x2600>
  404d54:	mov	w21, w0
  404d58:	mov	x0, x25
  404d5c:	bl	410a3c <ferror@plt+0xe3ec>
  404d60:	tbnz	w21, #31, 405020 <ferror@plt+0x29d0>
  404d64:	mov	x0, x23
  404d68:	mov	x1, x24
  404d6c:	bl	40cebc <ferror@plt+0xa86c>
  404d70:	mov	x24, x0
  404d74:	cbnz	x0, 404d40 <ferror@plt+0x26f0>
  404d78:	cbnz	x22, 404dc4 <ferror@plt+0x2774>
  404d7c:	ldrb	w8, [x26, #968]
  404d80:	tbnz	w8, #0, 404dc4 <ferror@plt+0x2774>
  404d84:	mov	x0, x20
  404d88:	bl	412474 <ferror@plt+0xfe24>
  404d8c:	cmp	w0, #0x1
  404d90:	b.lt	404e9c <ferror@plt+0x284c>  // b.tstop
  404d94:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  404d98:	ldrb	w8, [x8, #932]
  404d9c:	mov	w9, #0x2                   	// #2
  404da0:	adrp	x1, 418000 <ferror@plt+0x159b0>
  404da4:	add	x1, x1, #0x109
  404da8:	cmp	w8, #0x0
  404dac:	mov	w8, #0x4                   	// #4
  404db0:	csel	w0, w8, w9, ne  // ne = any
  404db4:	mov	x2, x19
  404db8:	bl	409dc8 <ferror@plt+0x7778>
  404dbc:	mov	w21, #0xfffffff0            	// #-16
  404dc0:	b	405020 <ferror@plt+0x29d0>
  404dc4:	cbz	x22, 404e9c <ferror@plt+0x284c>
  404dc8:	mov	x0, x20
  404dcc:	bl	410eb4 <ferror@plt+0xe864>
  404dd0:	mov	x19, x0
  404dd4:	mov	x0, x22
  404dd8:	bl	402280 <strdup@plt>
  404ddc:	cbz	x0, 40501c <ferror@plt+0x29cc>
  404de0:	adrp	x1, 418000 <ferror@plt+0x159b0>
  404de4:	add	x1, x1, #0x129
  404de8:	mov	x21, x0
  404dec:	bl	402500 <strstr@plt>
  404df0:	cbz	x0, 404f10 <ferror@plt+0x28c0>
  404df4:	mov	x23, x0
  404df8:	mov	x0, x21
  404dfc:	bl	402030 <strlen@plt>
  404e00:	adrp	x22, 418000 <ferror@plt+0x159b0>
  404e04:	sub	x26, x0, #0xd
  404e08:	add	x22, x22, #0x129
  404e0c:	add	x0, x26, #0x1
  404e10:	bl	4021c0 <malloc@plt>
  404e14:	cbz	x0, 405014 <ferror@plt+0x29c4>
  404e18:	sub	x24, x23, x21
  404e1c:	sub	x8, x21, x23
  404e20:	mov	x1, x21
  404e24:	mov	x2, x24
  404e28:	mov	x20, x0
  404e2c:	add	x25, x23, #0xd
  404e30:	add	x23, x26, x8
  404e34:	bl	401ff0 <memcpy@plt>
  404e38:	add	x0, x20, x24
  404e3c:	mov	x1, x25
  404e40:	mov	x2, x23
  404e44:	bl	401ff0 <memcpy@plt>
  404e48:	mov	x0, x21
  404e4c:	strb	wzr, [x20, x26]
  404e50:	bl	402400 <free@plt>
  404e54:	mov	x0, x20
  404e58:	mov	x1, x22
  404e5c:	bl	402500 <strstr@plt>
  404e60:	mov	x23, x0
  404e64:	sub	x26, x26, #0xd
  404e68:	mov	x21, x20
  404e6c:	cbnz	x0, 404e0c <ferror@plt+0x27bc>
  404e70:	b	404f14 <ferror@plt+0x28c4>
  404e74:	mov	w21, w0
  404e78:	neg	w0, w0
  404e7c:	bl	4022a0 <strerror@plt>
  404e80:	adrp	x1, 418000 <ferror@plt+0x159b0>
  404e84:	mov	x3, x0
  404e88:	add	x1, x1, #0xc8
  404e8c:	mov	w0, #0x4                   	// #4
  404e90:	mov	x2, x19
  404e94:	bl	409dc8 <ferror@plt+0x7778>
  404e98:	b	405030 <ferror@plt+0x29e0>
  404e9c:	mov	x0, x20
  404ea0:	bl	405050 <ferror@plt+0x2a00>
  404ea4:	mov	w21, w0
  404ea8:	tbz	w21, #31, 404fcc <ferror@plt+0x297c>
  404eac:	b	405020 <ferror@plt+0x29d0>
  404eb0:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  404eb4:	ldrb	w8, [x8, #944]
  404eb8:	cmp	w8, #0x1
  404ebc:	b.ne	404f08 <ferror@plt+0x28b8>  // b.any
  404ec0:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  404ec4:	ldrb	w8, [x8, #932]
  404ec8:	mov	w9, #0x2                   	// #2
  404ecc:	adrp	x1, 418000 <ferror@plt+0x159b0>
  404ed0:	add	x1, x1, #0xec
  404ed4:	b	404eec <ferror@plt+0x289c>
  404ed8:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  404edc:	ldrb	w8, [x8, #932]
  404ee0:	mov	w9, #0x2                   	// #2
  404ee4:	adrp	x1, 416000 <ferror@plt+0x139b0>
  404ee8:	add	x1, x1, #0xb44
  404eec:	cmp	w8, #0x0
  404ef0:	mov	w8, #0x4                   	// #4
  404ef4:	csel	w0, w8, w9, ne  // ne = any
  404ef8:	mov	x2, x19
  404efc:	bl	409dc8 <ferror@plt+0x7778>
  404f00:	mov	w21, #0xfffffffe            	// #-2
  404f04:	b	405020 <ferror@plt+0x29d0>
  404f08:	mov	w21, wzr
  404f0c:	b	405020 <ferror@plt+0x29d0>
  404f10:	mov	x20, x21
  404f14:	adrp	x0, 419000 <ferror@plt+0x169b0>
  404f18:	adrp	x1, 417000 <ferror@plt+0x149b0>
  404f1c:	add	x0, x0, #0xaa4
  404f20:	add	x1, x1, #0x6eb
  404f24:	mov	x2, x20
  404f28:	bl	405174 <ferror@plt+0x2b24>
  404f2c:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  404f30:	ldrb	w8, [x8, #972]
  404f34:	tbz	w8, #0, 404f40 <ferror@plt+0x28f0>
  404f38:	mov	w21, wzr
  404f3c:	b	404fc0 <ferror@plt+0x2970>
  404f40:	adrp	x22, 418000 <ferror@plt+0x159b0>
  404f44:	add	x22, x22, #0x137
  404f48:	mov	w2, #0x1                   	// #1
  404f4c:	mov	x0, x22
  404f50:	mov	x1, x19
  404f54:	bl	4020a0 <setenv@plt>
  404f58:	mov	x0, x20
  404f5c:	bl	402270 <system@plt>
  404f60:	mov	w21, w0
  404f64:	mov	x0, x22
  404f68:	bl	4024c0 <unsetenv@plt>
  404f6c:	cmn	w21, #0x1
  404f70:	b.eq	404f7c <ferror@plt+0x292c>  // b.none
  404f74:	and	w8, w21, #0xff00
  404f78:	cbz	w8, 404fc0 <ferror@plt+0x2970>
  404f7c:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  404f80:	ldrb	w8, [x8, #932]
  404f84:	mov	w9, #0x2                   	// #2
  404f88:	adrp	x1, 418000 <ferror@plt+0x159b0>
  404f8c:	adrp	x2, 417000 <ferror@plt+0x149b0>
  404f90:	cmp	w8, #0x0
  404f94:	mov	w8, #0x4                   	// #4
  404f98:	csel	w0, w8, w9, ne  // ne = any
  404f9c:	add	x1, x1, #0x147
  404fa0:	add	x2, x2, #0x6eb
  404fa4:	mov	x3, x19
  404fa8:	bl	409dc8 <ferror@plt+0x7778>
  404fac:	cmn	w21, #0x1
  404fb0:	b.eq	404fc0 <ferror@plt+0x2970>  // b.none
  404fb4:	mov	w8, wzr
  404fb8:	lsr	w9, w21, #8
  404fbc:	sub	w21, w8, w9, uxtb
  404fc0:	mov	x0, x20
  404fc4:	bl	402400 <free@plt>
  404fc8:	tbnz	w21, #31, 405020 <ferror@plt+0x29d0>
  404fcc:	ldr	x19, [sp, #8]
  404fd0:	mov	x0, x19
  404fd4:	bl	40ceb0 <ferror@plt+0xa860>
  404fd8:	cbz	x0, 405020 <ferror@plt+0x29d0>
  404fdc:	mov	x20, x0
  404fe0:	mov	x0, x20
  404fe4:	bl	410e98 <ferror@plt+0xe848>
  404fe8:	mov	w1, wzr
  404fec:	mov	x22, x0
  404ff0:	bl	404c50 <ferror@plt+0x2600>
  404ff4:	mov	x0, x22
  404ff8:	bl	410a3c <ferror@plt+0xe3ec>
  404ffc:	mov	x0, x19
  405000:	mov	x1, x20
  405004:	bl	40cebc <ferror@plt+0xa86c>
  405008:	mov	x20, x0
  40500c:	cbnz	x0, 404fe0 <ferror@plt+0x2990>
  405010:	b	405020 <ferror@plt+0x29d0>
  405014:	mov	x0, x21
  405018:	bl	402400 <free@plt>
  40501c:	mov	w21, #0xfffffff4            	// #-12
  405020:	ldr	x0, [sp, #8]
  405024:	bl	4106fc <ferror@plt+0xe0ac>
  405028:	ldr	x0, [sp]
  40502c:	bl	4106fc <ferror@plt+0xe0ac>
  405030:	mov	w0, w21
  405034:	ldp	x20, x19, [sp, #80]
  405038:	ldp	x22, x21, [sp, #64]
  40503c:	ldp	x24, x23, [sp, #48]
  405040:	ldp	x26, x25, [sp, #32]
  405044:	ldp	x29, x30, [sp, #16]
  405048:	add	sp, sp, #0x60
  40504c:	ret
  405050:	stp	x29, x30, [sp, #-48]!
  405054:	stp	x22, x21, [sp, #16]
  405058:	stp	x20, x19, [sp, #32]
  40505c:	mov	x29, sp
  405060:	mov	x20, x0
  405064:	bl	410eb4 <ferror@plt+0xe864>
  405068:	mov	x21, x0
  40506c:	mov	x0, x20
  405070:	bl	410eb4 <ferror@plt+0xe864>
  405074:	mov	x1, x0
  405078:	adrp	x0, 418000 <ferror@plt+0x159b0>
  40507c:	add	x0, x0, #0x11f
  405080:	bl	405174 <ferror@plt+0x2b24>
  405084:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  405088:	ldrb	w8, [x8, #972]
  40508c:	tbz	w8, #0, 405098 <ferror@plt+0x2a48>
  405090:	mov	w19, wzr
  405094:	b	405160 <ferror@plt+0x2b10>
  405098:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  40509c:	ldrb	w8, [x8, #956]
  4050a0:	mov	x0, x20
  4050a4:	cmp	w8, #0x0
  4050a8:	mov	w8, #0x200                 	// #512
  4050ac:	csel	w1, w8, wzr, ne  // ne = any
  4050b0:	bl	410f24 <ferror@plt+0xe8d4>
  4050b4:	mov	w19, w0
  4050b8:	cmn	w0, #0x11
  4050bc:	b.ne	405104 <ferror@plt+0x2ab4>  // b.any
  4050c0:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  4050c4:	ldrb	w8, [x8, #944]
  4050c8:	cmp	w8, #0x1
  4050cc:	b.ne	405100 <ferror@plt+0x2ab0>  // b.any
  4050d0:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  4050d4:	ldrb	w8, [x8, #932]
  4050d8:	mov	w9, #0x2                   	// #2
  4050dc:	adrp	x1, 418000 <ferror@plt+0x159b0>
  4050e0:	add	x1, x1, #0xec
  4050e4:	cmp	w8, #0x0
  4050e8:	mov	w8, #0x4                   	// #4
  4050ec:	csel	w0, w8, w9, ne  // ne = any
  4050f0:	mov	x2, x21
  4050f4:	bl	409dc8 <ferror@plt+0x7778>
  4050f8:	mov	w19, #0xffffffef            	// #-17
  4050fc:	b	405104 <ferror@plt+0x2ab4>
  405100:	mov	w19, wzr
  405104:	mov	x0, x20
  405108:	bl	410d94 <ferror@plt+0xe744>
  40510c:	cbz	x0, 405160 <ferror@plt+0x2b10>
  405110:	mov	x20, x0
  405114:	mov	x21, x0
  405118:	b	405138 <ferror@plt+0x2ae8>
  40511c:	mov	x0, x22
  405120:	bl	410a3c <ferror@plt+0xe3ec>
  405124:	mov	x0, x20
  405128:	mov	x1, x21
  40512c:	bl	40ce18 <ferror@plt+0xa7c8>
  405130:	mov	x21, x0
  405134:	cbz	x0, 405158 <ferror@plt+0x2b08>
  405138:	mov	x0, x21
  40513c:	bl	410e98 <ferror@plt+0xe848>
  405140:	mov	x22, x0
  405144:	bl	412474 <ferror@plt+0xfe24>
  405148:	cbnz	w0, 40511c <ferror@plt+0x2acc>
  40514c:	mov	x0, x22
  405150:	bl	405050 <ferror@plt+0x2a00>
  405154:	b	40511c <ferror@plt+0x2acc>
  405158:	mov	x0, x20
  40515c:	bl	4106fc <ferror@plt+0xe0ac>
  405160:	mov	w0, w19
  405164:	ldp	x20, x19, [sp, #32]
  405168:	ldp	x22, x21, [sp, #16]
  40516c:	ldp	x29, x30, [sp], #48
  405170:	ret
  405174:	sub	sp, sp, #0x120
  405178:	adrp	x9, 42c000 <ferror@plt+0x299b0>
  40517c:	ldr	w9, [x9, #828]
  405180:	stp	x29, x30, [sp, #256]
  405184:	add	x29, sp, #0x100
  405188:	mov	x8, x0
  40518c:	cmp	w9, #0x4
  405190:	stp	x28, x19, [sp, #272]
  405194:	stp	x1, x2, [x29, #-120]
  405198:	stp	x3, x4, [x29, #-104]
  40519c:	stp	x5, x6, [x29, #-88]
  4051a0:	stur	x7, [x29, #-72]
  4051a4:	stp	q0, q1, [sp]
  4051a8:	str	q2, [sp, #32]
  4051ac:	stp	q3, q4, [sp, #48]
  4051b0:	stp	q5, q6, [sp, #80]
  4051b4:	str	q7, [sp, #112]
  4051b8:	b.gt	4051c8 <ferror@plt+0x2b78>
  4051bc:	adrp	x9, 42c000 <ferror@plt+0x299b0>
  4051c0:	ldrb	w9, [x9, #976]
  4051c4:	cbz	w9, 405210 <ferror@plt+0x2bc0>
  4051c8:	mov	x9, #0xffffffffffffffc8    	// #-56
  4051cc:	mov	x11, sp
  4051d0:	movk	x9, #0xff80, lsl #32
  4051d4:	sub	x12, x29, #0x78
  4051d8:	add	x11, x11, #0x80
  4051dc:	add	x10, x29, #0x20
  4051e0:	stp	x11, x9, [x29, #-16]
  4051e4:	add	x9, x12, #0x38
  4051e8:	adrp	x19, 42c000 <ferror@plt+0x299b0>
  4051ec:	stp	x10, x9, [x29, #-32]
  4051f0:	ldp	q0, q1, [x29, #-32]
  4051f4:	ldr	x0, [x19, #896]
  4051f8:	sub	x2, x29, #0x40
  4051fc:	mov	x1, x8
  405200:	stp	q0, q1, [x29, #-64]
  405204:	bl	402560 <vfprintf@plt>
  405208:	ldr	x0, [x19, #896]
  40520c:	bl	402490 <fflush@plt>
  405210:	ldp	x28, x19, [sp, #272]
  405214:	ldp	x29, x30, [sp, #256]
  405218:	add	sp, sp, #0x120
  40521c:	ret
  405220:	stp	x29, x30, [sp, #-32]!
  405224:	stp	x20, x19, [sp, #16]
  405228:	mov	x19, x2
  40522c:	mov	x20, x0
  405230:	mov	x29, sp
  405234:	tbz	w1, #0, 40524c <ferror@plt+0x2bfc>
  405238:	mov	x0, x20
  40523c:	bl	411974 <ferror@plt+0xf324>
  405240:	adrp	x8, 418000 <ferror@plt+0x159b0>
  405244:	add	x8, x8, #0x266
  405248:	b	405268 <ferror@plt+0x2c18>
  40524c:	mov	x0, x20
  405250:	bl	410ec0 <ferror@plt+0xe870>
  405254:	cbz	x0, 405280 <ferror@plt+0x2c30>
  405258:	mov	x0, x20
  40525c:	bl	410ec0 <ferror@plt+0xe870>
  405260:	adrp	x8, 418000 <ferror@plt+0x159b0>
  405264:	add	x8, x8, #0x281
  405268:	mov	x2, x19
  40526c:	ldp	x20, x19, [sp, #16]
  405270:	mov	x1, x0
  405274:	mov	x0, x8
  405278:	ldp	x29, x30, [sp], #32
  40527c:	b	402580 <printf@plt>
  405280:	mov	x0, x20
  405284:	bl	411f50 <ferror@plt+0xf900>
  405288:	cbz	w0, 405298 <ferror@plt+0x2c48>
  40528c:	ldp	x20, x19, [sp, #16]
  405290:	ldp	x29, x30, [sp], #32
  405294:	ret
  405298:	mov	x0, x20
  40529c:	bl	410eb4 <ferror@plt+0xe864>
  4052a0:	ldp	x20, x19, [sp, #16]
  4052a4:	adrp	x8, 418000 <ferror@plt+0x159b0>
  4052a8:	add	x8, x8, #0x275
  4052ac:	mov	x1, x0
  4052b0:	mov	x0, x8
  4052b4:	ldp	x29, x30, [sp], #32
  4052b8:	b	402580 <printf@plt>
  4052bc:	stp	x29, x30, [sp, #-96]!
  4052c0:	stp	x28, x27, [sp, #16]
  4052c4:	stp	x26, x25, [sp, #32]
  4052c8:	stp	x24, x23, [sp, #48]
  4052cc:	stp	x22, x21, [sp, #64]
  4052d0:	stp	x20, x19, [sp, #80]
  4052d4:	mov	x29, sp
  4052d8:	sub	sp, sp, #0x3, lsl #12
  4052dc:	sub	sp, sp, #0xaf0
  4052e0:	mov	x23, x1
  4052e4:	mov	w22, w0
  4052e8:	mov	w8, #0x1010                	// #4112
  4052ec:	add	x9, sp, #0x90
  4052f0:	add	x0, sp, #0x90
  4052f4:	mov	w2, #0x1030                	// #4144
  4052f8:	mov	w1, wzr
  4052fc:	add	x20, x9, x8
  405300:	str	xzr, [sp, #4680]
  405304:	bl	402200 <memset@plt>
  405308:	adrp	x21, 419000 <ferror@plt+0x169b0>
  40530c:	adrp	x26, 419000 <ferror@plt+0x169b0>
  405310:	adrp	x28, 418000 <ferror@plt+0x159b0>
  405314:	mov	w19, wzr
  405318:	mov	w24, wzr
  40531c:	movi	v0.2d, #0x0
  405320:	add	x21, x21, #0xc80
  405324:	add	x26, x26, #0xc98
  405328:	add	x28, x28, #0x6a0
  40532c:	adrp	x25, 42c000 <ferror@plt+0x299b0>
  405330:	mov	w27, #0x1                   	// #1
  405334:	stp	xzr, xzr, [sp, #48]
  405338:	str	wzr, [sp, #40]
  40533c:	stp	xzr, xzr, [sp, #16]
  405340:	str	xzr, [sp, #32]
  405344:	str	xzr, [sp, #128]
  405348:	stp	q0, q0, [sp, #64]
  40534c:	stp	q0, q0, [sp, #96]
  405350:	b	40536c <ferror@plt+0x2d1c>
  405354:	adrp	x1, 418000 <ferror@plt+0x159b0>
  405358:	mov	w0, #0x4                   	// #4
  40535c:	add	x1, x1, #0x802
  405360:	bl	409dc8 <ferror@plt+0x7778>
  405364:	mov	w8, w24
  405368:	mov	w24, w8
  40536c:	add	x4, sp, #0x1, lsl #12
  405370:	add	x4, x4, #0x250
  405374:	mov	w0, w22
  405378:	mov	x1, x23
  40537c:	mov	x2, x21
  405380:	mov	x3, x26
  405384:	str	wzr, [sp, #4688]
  405388:	bl	402370 <getopt_long@plt>
  40538c:	add	w8, w0, #0x1
  405390:	mov	w2, w0
  405394:	cmp	w8, #0x78
  405398:	b.hi	405498 <ferror@plt+0x2e48>  // b.pmore
  40539c:	adr	x9, 405368 <ferror@plt+0x2d18>
  4053a0:	ldrh	w10, [x28, x8, lsl #1]
  4053a4:	add	x9, x9, x10, lsl #2
  4053a8:	mov	w8, #0x1                   	// #1
  4053ac:	br	x9
  4053b0:	ldr	w8, [sp, #4688]
  4053b4:	cmp	w8, #0x1
  4053b8:	b.lt	405354 <ferror@plt+0x2d04>  // b.tstop
  4053bc:	lsl	x8, x8, #5
  4053c0:	ldr	x2, [x26, x8]
  4053c4:	adrp	x1, 418000 <ferror@plt+0x159b0>
  4053c8:	mov	w0, #0x4                   	// #4
  4053cc:	add	x1, x1, #0x7e2
  4053d0:	bl	409dc8 <ferror@plt+0x7778>
  4053d4:	b	405364 <ferror@plt+0x2d14>
  4053d8:	ldr	x8, [x25, #880]
  4053dc:	str	x8, [sp, #16]
  4053e0:	b	405364 <ferror@plt+0x2d14>
  4053e4:	ldr	x0, [sp, #56]
  4053e8:	cbz	x0, 4053f0 <ferror@plt+0x2da0>
  4053ec:	bl	402400 <free@plt>
  4053f0:	ldr	x0, [x25, #880]
  4053f4:	bl	40b6ec <ferror@plt+0x909c>
  4053f8:	str	x0, [sp, #56]
  4053fc:	b	405364 <ferror@plt+0x2d14>
  405400:	ldr	x0, [sp, #48]
  405404:	add	w8, w19, #0x2
  405408:	sbfiz	x1, x8, #3, #32
  40540c:	bl	402260 <realloc@plt>
  405410:	cbz	x0, 405538 <ferror@plt+0x2ee8>
  405414:	ldr	x8, [x25, #880]
  405418:	sxtw	x9, w19
  40541c:	str	x0, [sp, #48]
  405420:	str	x8, [x0, w19, sxtw #3]
  405424:	add	x19, x9, #0x1
  405428:	str	xzr, [x0, x19, lsl #3]
  40542c:	b	405364 <ferror@plt+0x2d14>
  405430:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  405434:	ldr	x8, [x8, #896]
  405438:	str	x8, [sp, #32]
  40543c:	b	405364 <ferror@plt+0x2d14>
  405440:	strb	w27, [x20, #3]
  405444:	b	405364 <ferror@plt+0x2d14>
  405448:	ldr	x8, [x25, #880]
  40544c:	strb	w27, [x20, #1]
  405450:	str	x8, [sp, #24]
  405454:	b	405364 <ferror@plt+0x2d14>
  405458:	mov	w8, #0x1                   	// #1
  40545c:	str	w8, [sp, #40]
  405460:	b	405364 <ferror@plt+0x2d14>
  405464:	adrp	x9, 42c000 <ferror@plt+0x299b0>
  405468:	ldr	w8, [x9, #832]
  40546c:	add	w8, w8, #0x1
  405470:	str	w8, [x9, #832]
  405474:	b	405364 <ferror@plt+0x2d14>
  405478:	strb	w27, [x20, #2]
  40547c:	b	405364 <ferror@plt+0x2d14>
  405480:	ldr	x8, [x25, #880]
  405484:	ldrb	w9, [x8, #1]
  405488:	cbnz	w9, 405630 <ferror@plt+0x2fe0>
  40548c:	ldrb	w8, [x8]
  405490:	strb	w8, [x20]
  405494:	b	405364 <ferror@plt+0x2d14>
  405498:	adrp	x1, 416000 <ferror@plt+0x139b0>
  40549c:	add	x1, x1, #0x635
  4054a0:	mov	w0, #0x3                   	// #3
  4054a4:	bl	409dc8 <ferror@plt+0x7778>
  4054a8:	b	406748 <ferror@plt+0x40f8>
  4054ac:	adrp	x0, 416000 <ferror@plt+0x139b0>
  4054b0:	add	x0, x0, #0x5fd
  4054b4:	bl	402340 <puts@plt>
  4054b8:	adrp	x0, 416000 <ferror@plt+0x139b0>
  4054bc:	add	x0, x0, #0x60d
  4054c0:	bl	402340 <puts@plt>
  4054c4:	mov	w21, wzr
  4054c8:	b	406784 <ferror@plt+0x4134>
  4054cc:	adrp	x25, 42c000 <ferror@plt+0x299b0>
  4054d0:	ldrsw	x8, [x25, #888]
  4054d4:	cmp	w8, w22
  4054d8:	b.ge	405558 <ferror@plt+0x2f08>  // b.tcont
  4054dc:	ldr	x0, [x23, x8, lsl #3]
  4054e0:	adrp	x1, 418000 <ferror@plt+0x159b0>
  4054e4:	add	x2, sp, #0x1, lsl #12
  4054e8:	add	x3, sp, #0x1, lsl #12
  4054ec:	add	x1, x1, #0xd60
  4054f0:	add	x2, x2, #0x250
  4054f4:	add	x3, x3, #0xc0
  4054f8:	bl	402510 <__isoc99_sscanf@plt>
  4054fc:	ldrsw	x8, [x25, #888]
  405500:	cmp	w0, #0x2
  405504:	ldr	x4, [x23, x8, lsl #3]
  405508:	b.ne	405644 <ferror@plt+0x2ff4>  // b.any
  40550c:	add	w8, w8, #0x1
  405510:	str	x4, [sp, #144]
  405514:	str	w8, [x25, #888]
  405518:	b	405578 <ferror@plt+0x2f28>
  40551c:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  405520:	ldr	x1, [x8, #904]
  405524:	adrp	x0, 418000 <ferror@plt+0x159b0>
  405528:	add	x0, x0, #0x98b
  40552c:	bl	402580 <printf@plt>
  405530:	mov	w21, wzr
  405534:	b	406784 <ferror@plt+0x4134>
  405538:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  40553c:	ldr	x3, [x8, #872]
  405540:	adrp	x0, 418000 <ferror@plt+0x159b0>
  405544:	add	x0, x0, #0x7af
  405548:	mov	w1, #0x15                  	// #21
  40554c:	mov	w2, #0x1                   	// #1
  405550:	bl	402460 <fwrite@plt>
  405554:	b	406748 <ferror@plt+0x40f8>
  405558:	add	x0, sp, #0x1, lsl #12
  40555c:	add	x0, x0, #0xc0
  405560:	add	x19, sp, #0x1, lsl #12
  405564:	add	x19, x19, #0xc0
  405568:	bl	4025b0 <uname@plt>
  40556c:	tbnz	w0, #31, 40565c <ferror@plt+0x300c>
  405570:	add	x4, x19, #0x82
  405574:	str	x4, [sp, #144]
  405578:	ldr	x10, [sp, #56]
  40557c:	add	x8, sp, #0x90
  405580:	adrp	x9, 418000 <ferror@plt+0x159b0>
  405584:	add	x9, x9, #0xed2
  405588:	cmp	x10, #0x0
  40558c:	add	x21, x8, #0x8
  405590:	adrp	x2, 416000 <ferror@plt+0x139b0>
  405594:	csel	x3, x9, x10, eq  // eq = none
  405598:	add	x2, x2, #0xfb3
  40559c:	mov	w1, #0x1000                	// #4096
  4055a0:	mov	x0, x21
  4055a4:	bl	402170 <snprintf@plt>
  4055a8:	ldr	w8, [x25, #888]
  4055ac:	sxtw	x9, w0
  4055b0:	str	x9, [sp, #4248]
  4055b4:	cmp	w8, w22
  4055b8:	ldr	w8, [sp, #40]
  4055bc:	csinc	w27, w24, wzr, ne  // ne = any
  4055c0:	cbz	w8, 405760 <ferror@plt+0x3110>
  4055c4:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  4055c8:	ldr	x8, [x8, #896]
  4055cc:	ldr	x9, [sp, #32]
  4055d0:	cmp	x9, x8
  4055d4:	b.eq	405700 <ferror@plt+0x30b0>  // b.none
  4055d8:	mov	x0, x21
  4055dc:	bl	4020f0 <opendir@plt>
  4055e0:	cbz	x0, 405680 <ferror@plt+0x3030>
  4055e4:	mov	x26, x0
  4055e8:	bl	4024b0 <dirfd@plt>
  4055ec:	adrp	x2, 418000 <ferror@plt+0x159b0>
  4055f0:	mov	w1, w0
  4055f4:	add	x2, x2, #0xd87
  4055f8:	sub	x3, x29, #0x90
  4055fc:	mov	w0, wzr
  405600:	mov	w4, wzr
  405604:	bl	402640 <__fxstatat@plt>
  405608:	cbz	w0, 4056a4 <ferror@plt+0x3054>
  40560c:	bl	4025a0 <__errno_location@plt>
  405610:	ldr	w8, [x0]
  405614:	adrp	x1, 418000 <ferror@plt+0x159b0>
  405618:	add	x1, x1, #0xd93
  40561c:	mov	w0, #0x3                   	// #3
  405620:	mov	x2, x21
  405624:	neg	w27, w8
  405628:	bl	409dc8 <ferror@plt+0x7778>
  40562c:	b	4056f0 <ferror@plt+0x30a0>
  405630:	adrp	x1, 418000 <ferror@plt+0x159b0>
  405634:	add	x1, x1, #0x7c5
  405638:	mov	w0, #0x2                   	// #2
  40563c:	bl	409dc8 <ferror@plt+0x7778>
  405640:	b	406748 <ferror@plt+0x40f8>
  405644:	adrp	x1, 418000 <ferror@plt+0x159b0>
  405648:	add	x1, x1, #0x821
  40564c:	mov	w0, #0x3                   	// #3
  405650:	mov	x2, x4
  405654:	bl	409dc8 <ferror@plt+0x7778>
  405658:	b	406748 <ferror@plt+0x40f8>
  40565c:	bl	4025a0 <__errno_location@plt>
  405660:	ldr	w0, [x0]
  405664:	bl	4022a0 <strerror@plt>
  405668:	adrp	x1, 418000 <ferror@plt+0x159b0>
  40566c:	mov	x2, x0
  405670:	add	x1, x1, #0x838
  405674:	mov	w0, #0x2                   	// #2
  405678:	bl	409dc8 <ferror@plt+0x7778>
  40567c:	b	406748 <ferror@plt+0x40f8>
  405680:	bl	4025a0 <__errno_location@plt>
  405684:	ldr	w8, [x0]
  405688:	adrp	x1, 418000 <ferror@plt+0x159b0>
  40568c:	add	x1, x1, #0xd66
  405690:	mov	w0, #0x3                   	// #3
  405694:	mov	x2, x21
  405698:	neg	w27, w8
  40569c:	bl	409dc8 <ferror@plt+0x7778>
  4056a0:	b	4056f8 <ferror@plt+0x30a8>
  4056a4:	mov	x0, x21
  4056a8:	bl	402030 <strlen@plt>
  4056ac:	mov	x27, x0
  4056b0:	add	x0, sp, #0x1, lsl #12
  4056b4:	add	x0, x0, #0x250
  4056b8:	add	x19, sp, #0x1, lsl #12
  4056bc:	mov	x1, x21
  4056c0:	mov	x2, x27
  4056c4:	add	x19, x19, #0x250
  4056c8:	bl	401ff0 <memcpy@plt>
  4056cc:	ldur	x1, [x29, #-56]
  4056d0:	add	x3, sp, #0x1, lsl #12
  4056d4:	mov	w8, #0x2f                  	// #47
  4056d8:	add	x2, x27, #0x1
  4056dc:	add	x3, x3, #0x250
  4056e0:	mov	x0, x26
  4056e4:	strh	w8, [x19, x27]
  4056e8:	bl	407884 <ferror@plt+0x5234>
  4056ec:	mov	w27, w0
  4056f0:	mov	x0, x26
  4056f4:	bl	402290 <closedir@plt>
  4056f8:	cmp	w27, #0x1
  4056fc:	b.ne	40575c <ferror@plt+0x310c>  // b.any
  405700:	mov	w21, wzr
  405704:	add	x0, sp, #0x40
  405708:	bl	4077b8 <ferror@plt+0x5168>
  40570c:	ldr	x0, [sp, #4264]
  405710:	cbz	x0, 405738 <ferror@plt+0x30e8>
  405714:	ldr	x8, [x0]
  405718:	str	x8, [sp, #4264]
  40571c:	bl	402400 <free@plt>
  405720:	ldr	x0, [sp, #4264]
  405724:	cbnz	x0, 405714 <ferror@plt+0x30c4>
  405728:	b	405738 <ferror@plt+0x30e8>
  40572c:	ldr	x8, [x0]
  405730:	str	x8, [sp, #4272]
  405734:	bl	402400 <free@plt>
  405738:	ldr	x0, [sp, #4272]
  40573c:	cbnz	x0, 40572c <ferror@plt+0x30dc>
  405740:	b	405750 <ferror@plt+0x3100>
  405744:	ldr	x8, [x0]
  405748:	str	x8, [sp, #4280]
  40574c:	bl	402400 <free@plt>
  405750:	ldr	x0, [sp, #4280]
  405754:	cbnz	x0, 405744 <ferror@plt+0x30f4>
  405758:	b	406784 <ferror@plt+0x4134>
  40575c:	mov	w27, #0x1                   	// #1
  405760:	add	x1, sp, #0x1, lsl #12
  405764:	add	x1, x1, #0x248
  405768:	mov	x0, x21
  40576c:	bl	40ba30 <ferror@plt+0x93e0>
  405770:	cbz	x0, 4057f4 <ferror@plt+0x31a4>
  405774:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  405778:	ldr	w1, [x8, #832]
  40577c:	mov	x26, x0
  405780:	bl	409f18 <ferror@plt+0x78c8>
  405784:	add	x9, sp, #0x40
  405788:	add	x19, x9, #0x10
  40578c:	add	x8, sp, #0x90
  405790:	mov	w1, #0x80                  	// #128
  405794:	mov	x0, x19
  405798:	stp	x8, x26, [sp, #64]
  40579c:	bl	40a574 <ferror@plt+0x7f24>
  4057a0:	mov	w0, #0x200                 	// #512
  4057a4:	mov	x1, xzr
  4057a8:	bl	40a718 <ferror@plt+0x80c8>
  4057ac:	str	x0, [sp, #112]
  4057b0:	cbz	x0, 40580c <ferror@plt+0x31bc>
  4057b4:	mov	w0, #0x200                 	// #512
  4057b8:	mov	x1, xzr
  4057bc:	bl	40a718 <ferror@plt+0x80c8>
  4057c0:	str	x0, [sp, #120]
  4057c4:	cbz	x0, 405818 <ferror@plt+0x31c8>
  4057c8:	adrp	x1, 407000 <ferror@plt+0x49b0>
  4057cc:	add	x1, x1, #0xb48
  4057d0:	mov	w0, #0x800                 	// #2048
  4057d4:	bl	40a718 <ferror@plt+0x80c8>
  4057d8:	str	x0, [sp, #128]
  4057dc:	cbnz	x0, 405858 <ferror@plt+0x3208>
  4057e0:	bl	4025a0 <__errno_location@plt>
  4057e4:	ldr	w21, [x0]
  4057e8:	ldr	x0, [sp, #120]
  4057ec:	bl	40a78c <ferror@plt+0x813c>
  4057f0:	b	405820 <ferror@plt+0x31d0>
  4057f4:	adrp	x1, 418000 <ferror@plt+0x159b0>
  4057f8:	add	x1, x1, #0x84c
  4057fc:	mov	w0, #0x2                   	// #2
  405800:	mov	x2, x21
  405804:	bl	409dc8 <ferror@plt+0x7778>
  405808:	b	406748 <ferror@plt+0x40f8>
  40580c:	bl	4025a0 <__errno_location@plt>
  405810:	ldr	w21, [x0]
  405814:	b	405828 <ferror@plt+0x31d8>
  405818:	bl	4025a0 <__errno_location@plt>
  40581c:	ldr	w21, [x0]
  405820:	ldr	x0, [sp, #112]
  405824:	bl	40a78c <ferror@plt+0x813c>
  405828:	cmp	w21, #0x0
  40582c:	b.le	405858 <ferror@plt+0x3208>
  405830:	mov	w0, w21
  405834:	bl	4022a0 <strerror@plt>
  405838:	adrp	x1, 418000 <ferror@plt+0x159b0>
  40583c:	mov	x2, x0
  405840:	add	x1, x1, #0x86f
  405844:	mov	w0, #0x2                   	// #2
  405848:	bl	409dc8 <ferror@plt+0x7778>
  40584c:	mov	x0, x26
  405850:	bl	40bd14 <ferror@plt+0x96c4>
  405854:	b	406748 <ferror@plt+0x40f8>
  405858:	ldr	x24, [sp, #24]
  40585c:	str	x19, [sp, #8]
  405860:	cbz	x24, 405a68 <ferror@plt+0x3418>
  405864:	adrp	x1, 419000 <ferror@plt+0x169b0>
  405868:	add	x1, x1, #0x3dd
  40586c:	mov	x0, x24
  405870:	bl	4021b0 <fopen@plt>
  405874:	cbz	x0, 405be8 <ferror@plt+0x3598>
  405878:	adrp	x1, 418000 <ferror@plt+0x159b0>
  40587c:	mov	x19, x0
  405880:	add	x1, x1, #0xebe
  405884:	mov	w0, #0x7                   	// #7
  405888:	mov	x2, x24
  40588c:	mov	w20, w27
  405890:	bl	409dc8 <ferror@plt+0x7778>
  405894:	add	x0, sp, #0x1, lsl #12
  405898:	add	x0, x0, #0x250
  40589c:	mov	w1, #0x2800                	// #10240
  4058a0:	mov	x2, x19
  4058a4:	bl	4020b0 <fgets_unlocked@plt>
  4058a8:	mov	x24, x19
  4058ac:	cbz	x0, 4059fc <ferror@plt+0x33ac>
  4058b0:	adrp	x26, 418000 <ferror@plt+0x159b0>
  4058b4:	mov	w25, #0x1                   	// #1
  4058b8:	add	x26, x26, #0xed0
  4058bc:	b	4058f8 <ferror@plt+0x32a8>
  4058c0:	ldr	x2, [sp, #24]
  4058c4:	adrp	x1, 418000 <ferror@plt+0x159b0>
  4058c8:	mov	w0, #0x3                   	// #3
  4058cc:	add	x1, x1, #0xedb
  4058d0:	mov	w3, w25
  4058d4:	mov	x4, x28
  4058d8:	bl	409dc8 <ferror@plt+0x7778>
  4058dc:	add	x0, sp, #0x1, lsl #12
  4058e0:	add	x0, x0, #0x250
  4058e4:	mov	w1, #0x2800                	// #10240
  4058e8:	mov	x2, x24
  4058ec:	bl	4020b0 <fgets_unlocked@plt>
  4058f0:	add	w25, w25, #0x1
  4058f4:	cbz	x0, 4059fc <ferror@plt+0x33ac>
  4058f8:	add	x0, sp, #0x1, lsl #12
  4058fc:	add	x0, x0, #0x250
  405900:	mov	x1, x26
  405904:	bl	402020 <strtok@plt>
  405908:	mov	x28, x0
  40590c:	mov	x0, xzr
  405910:	mov	x1, x26
  405914:	bl	402020 <strtok@plt>
  405918:	mov	x27, x0
  40591c:	mov	x0, xzr
  405920:	mov	x1, x26
  405924:	bl	402020 <strtok@plt>
  405928:	cbz	x28, 4058dc <ferror@plt+0x328c>
  40592c:	cbz	x27, 4058dc <ferror@plt+0x328c>
  405930:	cbz	x0, 4058dc <ferror@plt+0x328c>
  405934:	adrp	x1, 418000 <ferror@plt+0x159b0>
  405938:	add	x1, x1, #0xed3
  40593c:	bl	402390 <strcmp@plt>
  405940:	cbnz	w0, 4058dc <ferror@plt+0x328c>
  405944:	sub	x1, x29, #0x90
  405948:	mov	w2, #0x10                  	// #16
  40594c:	mov	x0, x28
  405950:	bl	402440 <strtoull@plt>
  405954:	ldur	x8, [x29, #-144]
  405958:	ldrb	w8, [x8]
  40595c:	cbnz	w8, 4058c0 <ferror@plt+0x3270>
  405960:	mov	x8, x27
  405964:	ldrb	w9, [x8], #1
  405968:	ldr	x10, [sp, #64]
  40596c:	mov	w11, #0x1010                	// #4112
  405970:	mov	x21, x0
  405974:	ldrb	w10, [x10, x11]
  405978:	cmp	w9, w10
  40597c:	csel	x0, x8, x27, eq  // eq = none
  405980:	mov	x19, x0
  405984:	bl	402030 <strlen@plt>
  405988:	mov	x28, x0
  40598c:	add	x0, x0, #0x11
  405990:	bl	4021c0 <malloc@plt>
  405994:	cbz	x0, 4058dc <ferror@plt+0x328c>
  405998:	stp	xzr, x21, [x0]
  40599c:	add	x21, x0, #0x10
  4059a0:	mov	x27, x0
  4059a4:	add	x2, x28, #0x1
  4059a8:	mov	x0, x21
  4059ac:	mov	x1, x19
  4059b0:	bl	401ff0 <memcpy@plt>
  4059b4:	ldr	x0, [sp, #128]
  4059b8:	mov	x1, x21
  4059bc:	mov	x2, x27
  4059c0:	bl	40a834 <ferror@plt+0x81e4>
  4059c4:	tbnz	w0, #31, 4059f0 <ferror@plt+0x33a0>
  4059c8:	adrp	x1, 418000 <ferror@plt+0x159b0>
  4059cc:	adrp	x5, 418000 <ferror@plt+0x159b0>
  4059d0:	mov	w0, #0x7                   	// #7
  4059d4:	add	x1, x1, #0xf14
  4059d8:	mov	x2, x27
  4059dc:	mov	x3, x21
  4059e0:	mov	x4, xzr
  4059e4:	add	x5, x5, #0xed2
  4059e8:	bl	409dc8 <ferror@plt+0x7778>
  4059ec:	b	4058dc <ferror@plt+0x328c>
  4059f0:	mov	x0, x27
  4059f4:	bl	402400 <free@plt>
  4059f8:	b	4058dc <ferror@plt+0x328c>
  4059fc:	mov	w0, #0x1e                  	// #30
  405a00:	bl	4021c0 <malloc@plt>
  405a04:	cbz	x0, 405cc8 <ferror@plt+0x3678>
  405a08:	adrp	x8, 418000 <ferror@plt+0x159b0>
  405a0c:	add	x8, x8, #0xf30
  405a10:	ldr	x9, [x8]
  405a14:	mov	x25, x0
  405a18:	ldr	x0, [sp, #128]
  405a1c:	ldur	x8, [x8, #6]
  405a20:	mov	x21, x25
  405a24:	stp	xzr, xzr, [x25]
  405a28:	str	x9, [x21, #16]!
  405a2c:	mov	x1, x21
  405a30:	mov	x2, x25
  405a34:	stur	x8, [x25, #22]
  405a38:	bl	40a834 <ferror@plt+0x81e4>
  405a3c:	tbnz	w0, #31, 405cc0 <ferror@plt+0x3670>
  405a40:	adrp	x1, 418000 <ferror@plt+0x159b0>
  405a44:	adrp	x5, 418000 <ferror@plt+0x159b0>
  405a48:	add	x1, x1, #0xf14
  405a4c:	add	x5, x5, #0xed2
  405a50:	mov	w0, #0x7                   	// #7
  405a54:	mov	x2, x25
  405a58:	mov	x3, x21
  405a5c:	mov	x4, xzr
  405a60:	bl	409dc8 <ferror@plt+0x7778>
  405a64:	b	405cc8 <ferror@plt+0x3678>
  405a68:	ldr	x24, [sp, #16]
  405a6c:	cbz	x24, 405ca0 <ferror@plt+0x3650>
  405a70:	adrp	x1, 419000 <ferror@plt+0x169b0>
  405a74:	add	x1, x1, #0x3dd
  405a78:	mov	x0, x24
  405a7c:	bl	4021b0 <fopen@plt>
  405a80:	mov	x20, x24
  405a84:	cbz	x0, 405df4 <ferror@plt+0x37a4>
  405a88:	adrp	x1, 418000 <ferror@plt+0x159b0>
  405a8c:	mov	x21, x0
  405a90:	add	x1, x1, #0xf7d
  405a94:	mov	w0, #0x7                   	// #7
  405a98:	mov	x2, x20
  405a9c:	str	w27, [sp, #40]
  405aa0:	bl	409dc8 <ferror@plt+0x7778>
  405aa4:	add	x0, sp, #0x1, lsl #12
  405aa8:	add	x0, x0, #0x250
  405aac:	mov	w1, #0x2800                	// #10240
  405ab0:	mov	x2, x21
  405ab4:	bl	4020b0 <fgets_unlocked@plt>
  405ab8:	cbz	x0, 405c30 <ferror@plt+0x35e0>
  405abc:	mov	w24, #0x1                   	// #1
  405ac0:	mov	w19, #0x1010                	// #4112
  405ac4:	b	405b04 <ferror@plt+0x34b4>
  405ac8:	add	x4, sp, #0x1, lsl #12
  405acc:	adrp	x1, 418000 <ferror@plt+0x159b0>
  405ad0:	add	x4, x4, #0x250
  405ad4:	mov	w0, #0x3                   	// #3
  405ad8:	add	x1, x1, #0xf92
  405adc:	mov	x2, x20
  405ae0:	mov	w3, w24
  405ae4:	bl	409dc8 <ferror@plt+0x7778>
  405ae8:	add	x0, sp, #0x1, lsl #12
  405aec:	add	x0, x0, #0x250
  405af0:	mov	w1, #0x2800                	// #10240
  405af4:	mov	x2, x21
  405af8:	bl	4020b0 <fgets_unlocked@plt>
  405afc:	add	w24, w24, #0x1
  405b00:	cbz	x0, 405c30 <ferror@plt+0x35e0>
  405b04:	add	x0, sp, #0x1, lsl #12
  405b08:	add	x0, x0, #0x250
  405b0c:	mov	w1, #0x20                  	// #32
  405b10:	bl	402430 <strchr@plt>
  405b14:	cbz	x0, 405ac8 <ferror@plt+0x3478>
  405b18:	add	x0, x0, #0x1
  405b1c:	mov	w1, #0x20                  	// #32
  405b20:	bl	402430 <strchr@plt>
  405b24:	cbz	x0, 405ac8 <ferror@plt+0x3478>
  405b28:	ldrb	w8, [x0, #1]!
  405b2c:	ldr	x9, [sp, #64]
  405b30:	adrp	x1, 418000 <ferror@plt+0x159b0>
  405b34:	mov	w2, #0xa                   	// #10
  405b38:	add	x1, x1, #0xf59
  405b3c:	ldrb	w9, [x9, x19]
  405b40:	cmp	w8, w9
  405b44:	cinc	x27, x0, eq  // eq = none
  405b48:	mov	x0, x27
  405b4c:	bl	4021e0 <strncmp@plt>
  405b50:	cbnz	w0, 405ae8 <ferror@plt+0x3498>
  405b54:	mov	w1, #0xa                   	// #10
  405b58:	mov	x0, x27
  405b5c:	bl	402430 <strchr@plt>
  405b60:	cbz	x0, 405b68 <ferror@plt+0x3518>
  405b64:	strb	wzr, [x0]
  405b68:	add	x26, x27, #0xa
  405b6c:	mov	x0, x26
  405b70:	bl	402030 <strlen@plt>
  405b74:	mov	x27, x0
  405b78:	add	x0, x0, #0x11
  405b7c:	bl	4021c0 <malloc@plt>
  405b80:	cbz	x0, 405ae8 <ferror@plt+0x3498>
  405b84:	add	x2, x27, #0x1
  405b88:	add	x27, x0, #0x10
  405b8c:	mov	x28, x0
  405b90:	stp	xzr, xzr, [x0]
  405b94:	mov	x0, x27
  405b98:	mov	x1, x26
  405b9c:	bl	401ff0 <memcpy@plt>
  405ba0:	ldr	x0, [sp, #128]
  405ba4:	mov	x1, x27
  405ba8:	mov	x2, x28
  405bac:	bl	40a834 <ferror@plt+0x81e4>
  405bb0:	tbnz	w0, #31, 405bdc <ferror@plt+0x358c>
  405bb4:	adrp	x1, 418000 <ferror@plt+0x159b0>
  405bb8:	adrp	x5, 418000 <ferror@plt+0x159b0>
  405bbc:	mov	w0, #0x7                   	// #7
  405bc0:	add	x1, x1, #0xf14
  405bc4:	mov	x2, x28
  405bc8:	mov	x3, x27
  405bcc:	mov	x4, xzr
  405bd0:	add	x5, x5, #0xed2
  405bd4:	bl	409dc8 <ferror@plt+0x7778>
  405bd8:	b	405ae8 <ferror@plt+0x3498>
  405bdc:	mov	x0, x28
  405be0:	bl	402400 <free@plt>
  405be4:	b	405ae8 <ferror@plt+0x3498>
  405be8:	bl	4025a0 <__errno_location@plt>
  405bec:	ldr	w21, [x0]
  405bf0:	adrp	x1, 418000 <ferror@plt+0x159b0>
  405bf4:	add	x1, x1, #0xea8
  405bf8:	mov	w0, #0x7                   	// #7
  405bfc:	mov	x2, x24
  405c00:	bl	409dc8 <ferror@plt+0x7778>
  405c04:	cmp	w21, #0x1
  405c08:	b.lt	405f08 <ferror@plt+0x38b8>  // b.tstop
  405c0c:	mov	w0, w21
  405c10:	bl	4022a0 <strerror@plt>
  405c14:	adrp	x1, 418000 <ferror@plt+0x159b0>
  405c18:	mov	x3, x0
  405c1c:	add	x1, x1, #0x880
  405c20:	mov	w0, #0x2                   	// #2
  405c24:	mov	x2, x24
  405c28:	bl	409dc8 <ferror@plt+0x7778>
  405c2c:	b	406748 <ferror@plt+0x40f8>
  405c30:	mov	w0, #0x1e                  	// #30
  405c34:	bl	4021c0 <malloc@plt>
  405c38:	ldr	w27, [sp, #40]
  405c3c:	cbz	x0, 405e44 <ferror@plt+0x37f4>
  405c40:	adrp	x8, 418000 <ferror@plt+0x159b0>
  405c44:	add	x8, x8, #0xf30
  405c48:	ldr	x9, [x8]
  405c4c:	mov	x24, x0
  405c50:	ldr	x0, [sp, #128]
  405c54:	ldur	x8, [x8, #6]
  405c58:	mov	x26, x24
  405c5c:	stp	xzr, xzr, [x24]
  405c60:	str	x9, [x26, #16]!
  405c64:	mov	x1, x26
  405c68:	mov	x2, x24
  405c6c:	stur	x8, [x24, #22]
  405c70:	bl	40a834 <ferror@plt+0x81e4>
  405c74:	tbnz	w0, #31, 405e3c <ferror@plt+0x37ec>
  405c78:	adrp	x1, 418000 <ferror@plt+0x159b0>
  405c7c:	adrp	x5, 418000 <ferror@plt+0x159b0>
  405c80:	add	x1, x1, #0xf14
  405c84:	add	x5, x5, #0xed2
  405c88:	mov	w0, #0x7                   	// #7
  405c8c:	mov	x2, x24
  405c90:	mov	x3, x26
  405c94:	mov	x4, xzr
  405c98:	bl	409dc8 <ferror@plt+0x7778>
  405c9c:	b	405e44 <ferror@plt+0x37f4>
  405ca0:	ldrb	w8, [x20, #2]
  405ca4:	cbz	w8, 405f08 <ferror@plt+0x38b8>
  405ca8:	adrp	x1, 418000 <ferror@plt+0x159b0>
  405cac:	add	x1, x1, #0x897
  405cb0:	mov	w0, #0x4                   	// #4
  405cb4:	bl	409dc8 <ferror@plt+0x7778>
  405cb8:	strb	wzr, [x20, #2]
  405cbc:	b	405f08 <ferror@plt+0x38b8>
  405cc0:	mov	x0, x25
  405cc4:	bl	402400 <free@plt>
  405cc8:	mov	w0, #0x26                  	// #38
  405ccc:	bl	4021c0 <malloc@plt>
  405cd0:	ldr	x19, [sp, #24]
  405cd4:	mov	w27, w20
  405cd8:	cbz	x0, 405d44 <ferror@plt+0x36f4>
  405cdc:	adrp	x8, 418000 <ferror@plt+0x159b0>
  405ce0:	add	x8, x8, #0xf3e
  405ce4:	mov	x25, x0
  405ce8:	add	x21, x0, #0x10
  405cec:	ldr	x0, [sp, #128]
  405cf0:	ldur	x9, [x8, #14]
  405cf4:	ldr	q0, [x8]
  405cf8:	mov	x1, x21
  405cfc:	mov	x2, x25
  405d00:	stp	xzr, xzr, [x25]
  405d04:	stur	x9, [x25, #30]
  405d08:	str	q0, [x25, #16]
  405d0c:	bl	40a834 <ferror@plt+0x81e4>
  405d10:	tbnz	w0, #31, 405d3c <ferror@plt+0x36ec>
  405d14:	adrp	x1, 418000 <ferror@plt+0x159b0>
  405d18:	adrp	x5, 418000 <ferror@plt+0x159b0>
  405d1c:	add	x1, x1, #0xf14
  405d20:	add	x5, x5, #0xed2
  405d24:	mov	w0, #0x7                   	// #7
  405d28:	mov	x2, x25
  405d2c:	mov	x3, x21
  405d30:	mov	x4, xzr
  405d34:	bl	409dc8 <ferror@plt+0x7778>
  405d38:	b	405d44 <ferror@plt+0x36f4>
  405d3c:	mov	x0, x25
  405d40:	bl	402400 <free@plt>
  405d44:	ldr	x8, [sp, #64]
  405d48:	mov	w9, #0x1010                	// #4112
  405d4c:	ldr	x0, [sp, #128]
  405d50:	ldrb	w8, [x8, x9]
  405d54:	adrp	x9, 418000 <ferror@plt+0x159b0>
  405d58:	add	x9, x9, #0xf54
  405d5c:	cmp	w8, #0x54
  405d60:	cinc	x1, x9, eq  // eq = none
  405d64:	bl	40abe0 <ferror@plt+0x8590>
  405d68:	cbz	x0, 405d90 <ferror@plt+0x3740>
  405d6c:	adrp	x1, 418000 <ferror@plt+0x159b0>
  405d70:	add	x1, x1, #0xf00
  405d74:	mov	w0, #0x7                   	// #7
  405d78:	mov	x2, x19
  405d7c:	bl	409dc8 <ferror@plt+0x7778>
  405d80:	mov	x0, x24
  405d84:	bl	402180 <fclose@plt>
  405d88:	adrp	x25, 42c000 <ferror@plt+0x299b0>
  405d8c:	b	405f08 <ferror@plt+0x38b8>
  405d90:	mov	w0, #0x15                  	// #21
  405d94:	bl	4021c0 <malloc@plt>
  405d98:	cbz	x0, 405d6c <ferror@plt+0x371c>
  405d9c:	mov	x25, x0
  405da0:	mov	w8, #0x4f54                	// #20308
  405da4:	mov	x21, x0
  405da8:	ldr	x0, [sp, #128]
  405dac:	movk	w8, #0x2e43, lsl #16
  405db0:	str	w8, [x21, #16]!
  405db4:	mov	x1, x21
  405db8:	mov	x2, x25
  405dbc:	stp	xzr, xzr, [x25]
  405dc0:	strb	wzr, [x25, #20]
  405dc4:	bl	40a834 <ferror@plt+0x81e4>
  405dc8:	tbnz	w0, #31, 405eb0 <ferror@plt+0x3860>
  405dcc:	adrp	x1, 418000 <ferror@plt+0x159b0>
  405dd0:	adrp	x5, 418000 <ferror@plt+0x159b0>
  405dd4:	add	x1, x1, #0xf14
  405dd8:	add	x5, x5, #0xed2
  405ddc:	mov	w0, #0x7                   	// #7
  405de0:	mov	x2, x25
  405de4:	mov	x3, x21
  405de8:	mov	x4, xzr
  405dec:	bl	409dc8 <ferror@plt+0x7778>
  405df0:	b	405d6c <ferror@plt+0x371c>
  405df4:	bl	4025a0 <__errno_location@plt>
  405df8:	ldr	w21, [x0]
  405dfc:	adrp	x1, 418000 <ferror@plt+0x159b0>
  405e00:	add	x1, x1, #0xf64
  405e04:	mov	w0, #0x7                   	// #7
  405e08:	mov	x2, x20
  405e0c:	bl	409dc8 <ferror@plt+0x7778>
  405e10:	cmp	w21, #0x1
  405e14:	b.lt	405f08 <ferror@plt+0x38b8>  // b.tstop
  405e18:	mov	w0, w21
  405e1c:	bl	4022a0 <strerror@plt>
  405e20:	adrp	x1, 418000 <ferror@plt+0x159b0>
  405e24:	mov	x3, x0
  405e28:	add	x1, x1, #0x880
  405e2c:	mov	w0, #0x2                   	// #2
  405e30:	mov	x2, x20
  405e34:	bl	409dc8 <ferror@plt+0x7778>
  405e38:	b	406748 <ferror@plt+0x40f8>
  405e3c:	mov	x0, x24
  405e40:	bl	402400 <free@plt>
  405e44:	mov	w0, #0x26                  	// #38
  405e48:	bl	4021c0 <malloc@plt>
  405e4c:	cbz	x0, 405ec4 <ferror@plt+0x3874>
  405e50:	adrp	x8, 418000 <ferror@plt+0x159b0>
  405e54:	add	x8, x8, #0xf3e
  405e58:	mov	x24, x0
  405e5c:	add	x26, x0, #0x10
  405e60:	ldr	x0, [sp, #128]
  405e64:	ldur	x9, [x8, #14]
  405e68:	ldr	q0, [x8]
  405e6c:	mov	x1, x26
  405e70:	mov	x2, x24
  405e74:	stp	xzr, xzr, [x24]
  405e78:	stur	x9, [x24, #30]
  405e7c:	str	q0, [x24, #16]
  405e80:	bl	40a834 <ferror@plt+0x81e4>
  405e84:	tbnz	w0, #31, 405ebc <ferror@plt+0x386c>
  405e88:	adrp	x1, 418000 <ferror@plt+0x159b0>
  405e8c:	adrp	x5, 418000 <ferror@plt+0x159b0>
  405e90:	add	x1, x1, #0xf14
  405e94:	add	x5, x5, #0xed2
  405e98:	mov	w0, #0x7                   	// #7
  405e9c:	mov	x2, x24
  405ea0:	mov	x3, x26
  405ea4:	mov	x4, xzr
  405ea8:	bl	409dc8 <ferror@plt+0x7778>
  405eac:	b	405ec4 <ferror@plt+0x3874>
  405eb0:	mov	x0, x25
  405eb4:	bl	402400 <free@plt>
  405eb8:	b	405d6c <ferror@plt+0x371c>
  405ebc:	mov	x0, x24
  405ec0:	bl	402400 <free@plt>
  405ec4:	ldr	x8, [sp, #64]
  405ec8:	mov	w9, #0x1010                	// #4112
  405ecc:	ldr	x0, [sp, #128]
  405ed0:	ldrb	w8, [x8, x9]
  405ed4:	adrp	x9, 418000 <ferror@plt+0x159b0>
  405ed8:	add	x9, x9, #0xf54
  405edc:	cmp	w8, #0x54
  405ee0:	cinc	x1, x9, eq  // eq = none
  405ee4:	bl	40abe0 <ferror@plt+0x8590>
  405ee8:	cbz	x0, 406e1c <ferror@plt+0x47cc>
  405eec:	adrp	x1, 418000 <ferror@plt+0x159b0>
  405ef0:	add	x1, x1, #0xfab
  405ef4:	mov	w0, #0x7                   	// #7
  405ef8:	mov	x2, x20
  405efc:	bl	409dc8 <ferror@plt+0x7778>
  405f00:	mov	x0, x21
  405f04:	bl	402180 <fclose@plt>
  405f08:	cbz	w27, 4064cc <ferror@plt+0x3e7c>
  405f0c:	ldr	x9, [sp, #48]
  405f10:	adrp	x8, 419000 <ferror@plt+0x169b0>
  405f14:	add	x8, x8, #0xef8
  405f18:	stp	xzr, xzr, [x29, #-160]
  405f1c:	cmp	x9, #0x0
  405f20:	csel	x19, x8, x9, eq  // eq = none
  405f24:	ldr	x26, [x19]
  405f28:	cbz	x26, 406528 <ferror@plt+0x3ed8>
  405f2c:	adrp	x22, 419000 <ferror@plt+0x169b0>
  405f30:	adrp	x23, 419000 <ferror@plt+0x169b0>
  405f34:	adrp	x24, 419000 <ferror@plt+0x169b0>
  405f38:	adrp	x27, 418000 <ferror@plt+0x159b0>
  405f3c:	mov	x20, xzr
  405f40:	add	x22, x22, #0x20
  405f44:	add	x23, x23, #0x97
  405f48:	add	x24, x24, #0x91
  405f4c:	add	x27, x27, #0xff4
  405f50:	b	405f70 <ferror@plt+0x3920>
  405f54:	mov	w0, #0x7                   	// #7
  405f58:	mov	x1, x27
  405f5c:	mov	x2, x26
  405f60:	bl	409dc8 <ferror@plt+0x7778>
  405f64:	add	x20, x20, #0x1
  405f68:	ldr	x26, [x19, x20, lsl #3]
  405f6c:	cbz	x26, 4060a4 <ferror@plt+0x3a54>
  405f70:	sub	x2, x29, #0x90
  405f74:	mov	w0, wzr
  405f78:	mov	x1, x26
  405f7c:	bl	4025d0 <__xstat@plt>
  405f80:	cbnz	w0, 405f54 <ferror@plt+0x3904>
  405f84:	ldur	w8, [x29, #-128]
  405f88:	and	w8, w8, #0xf000
  405f8c:	cmp	w8, #0x4, lsl #12
  405f90:	b.ne	406068 <ferror@plt+0x3a18>  // b.any
  405f94:	mov	x0, x26
  405f98:	bl	4020f0 <opendir@plt>
  405f9c:	cbz	x0, 406094 <ferror@plt+0x3a44>
  405fa0:	mov	x28, x0
  405fa4:	bl	402250 <readdir@plt>
  405fa8:	cbz	x0, 406080 <ferror@plt+0x3a30>
  405fac:	mov	x25, x0
  405fb0:	b	405fd8 <ferror@plt+0x3988>
  405fb4:	mov	w0, #0x6                   	// #6
  405fb8:	mov	x1, x23
  405fbc:	mov	x2, x26
  405fc0:	mov	x3, x21
  405fc4:	bl	409dc8 <ferror@plt+0x7778>
  405fc8:	mov	x0, x28
  405fcc:	bl	402250 <readdir@plt>
  405fd0:	mov	x25, x0
  405fd4:	cbz	x0, 406080 <ferror@plt+0x3a30>
  405fd8:	add	x21, x25, #0x13
  405fdc:	mov	x0, x21
  405fe0:	bl	402030 <strlen@plt>
  405fe4:	ldrb	w8, [x25, #19]
  405fe8:	cmp	w8, #0x2e
  405fec:	b.eq	405fc8 <ferror@plt+0x3978>  // b.none
  405ff0:	cmp	x0, #0x6
  405ff4:	b.cc	405fb4 <ferror@plt+0x3964>  // b.lo, b.ul, b.last
  405ff8:	add	x8, x25, x0
  405ffc:	add	x0, x8, #0xe
  406000:	mov	x1, x24
  406004:	bl	402390 <strcmp@plt>
  406008:	cbnz	w0, 405fb4 <ferror@plt+0x3964>
  40600c:	mov	x0, x28
  406010:	bl	4024b0 <dirfd@plt>
  406014:	add	x3, sp, #0x1, lsl #12
  406018:	mov	w1, w0
  40601c:	add	x3, x3, #0x250
  406020:	mov	w0, wzr
  406024:	mov	x2, x21
  406028:	mov	w4, wzr
  40602c:	bl	402640 <__fxstatat@plt>
  406030:	ldr	w8, [sp, #4704]
  406034:	and	w8, w8, #0xf000
  406038:	cmp	w8, #0x4, lsl #12
  40603c:	b.ne	406050 <ferror@plt+0x3a00>  // b.any
  406040:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406044:	mov	w0, #0x3                   	// #3
  406048:	add	x1, x1, #0xb8
  40604c:	b	405fbc <ferror@plt+0x396c>
  406050:	sub	x0, x29, #0xa0
  406054:	sub	x1, x29, #0x98
  406058:	mov	x2, x26
  40605c:	mov	x3, x21
  406060:	bl	407ca0 <ferror@plt+0x5650>
  406064:	b	405fc8 <ferror@plt+0x3978>
  406068:	sub	x0, x29, #0xa0
  40606c:	sub	x1, x29, #0x98
  406070:	mov	x2, x26
  406074:	mov	x3, xzr
  406078:	bl	407ca0 <ferror@plt+0x5650>
  40607c:	b	405f64 <ferror@plt+0x3914>
  406080:	mov	x0, x28
  406084:	bl	402290 <closedir@plt>
  406088:	mov	w0, #0x7                   	// #7
  40608c:	mov	x1, x22
  406090:	b	405f5c <ferror@plt+0x390c>
  406094:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406098:	mov	w0, #0x3                   	// #3
  40609c:	add	x1, x1, #0xd
  4060a0:	b	405f5c <ferror@plt+0x390c>
  4060a4:	ldur	x8, [x29, #-152]
  4060a8:	str	x8, [sp, #24]
  4060ac:	cbz	x8, 406530 <ferror@plt+0x3ee0>
  4060b0:	ldur	x21, [x29, #-160]
  4060b4:	adrp	x25, 419000 <ferror@plt+0x169b0>
  4060b8:	mov	x20, xzr
  4060bc:	add	x25, x25, #0x104
  4060c0:	str	x21, [sp, #16]
  4060c4:	b	4060ec <ferror@plt+0x3a9c>
  4060c8:	mov	x0, x23
  4060cc:	bl	402180 <fclose@plt>
  4060d0:	ldr	x22, [sp, #40]
  4060d4:	mov	x0, x22
  4060d8:	bl	402400 <free@plt>
  4060dc:	ldr	x8, [sp, #24]
  4060e0:	add	x20, x20, #0x1
  4060e4:	cmp	x20, x8
  4060e8:	b.eq	406534 <ferror@plt+0x3ee4>  // b.none
  4060ec:	ldr	x22, [x21, x20, lsl #3]
  4060f0:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4060f4:	add	x1, x1, #0x3dd
  4060f8:	stur	wzr, [x29, #-12]
  4060fc:	add	x19, x22, #0x18
  406100:	mov	x0, x19
  406104:	bl	4021b0 <fopen@plt>
  406108:	cbz	x0, 4064b4 <ferror@plt+0x3e64>
  40610c:	mov	x23, x0
  406110:	str	x22, [sp, #40]
  406114:	b	40613c <ferror@plt+0x3aec>
  406118:	ldur	w3, [x29, #-12]
  40611c:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406120:	mov	w0, #0x3                   	// #3
  406124:	add	x1, x1, #0x1aa
  406128:	mov	x2, x19
  40612c:	mov	x4, x27
  406130:	bl	409dc8 <ferror@plt+0x7778>
  406134:	mov	x0, x28
  406138:	bl	402400 <free@plt>
  40613c:	sub	x1, x29, #0xc
  406140:	mov	x0, x23
  406144:	bl	40b598 <ferror@plt+0x8f48>
  406148:	mov	x28, x0
  40614c:	cbz	x0, 4060c8 <ferror@plt+0x3a78>
  406150:	ldrb	w8, [x28]
  406154:	cbz	w8, 406134 <ferror@plt+0x3ae4>
  406158:	cmp	w8, #0x23
  40615c:	b.eq	406134 <ferror@plt+0x3ae4>  // b.none
  406160:	sub	x2, x29, #0x90
  406164:	mov	x0, x28
  406168:	mov	x1, x25
  40616c:	bl	4021a0 <strtok_r@plt>
  406170:	cbz	x0, 406134 <ferror@plt+0x3ae4>
  406174:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406178:	add	x1, x1, #0x107
  40617c:	mov	x27, x0
  406180:	bl	402390 <strcmp@plt>
  406184:	cbz	w0, 4061ec <ferror@plt+0x3b9c>
  406188:	adrp	x1, 419000 <ferror@plt+0x169b0>
  40618c:	mov	x0, x27
  406190:	add	x1, x1, #0x10e
  406194:	bl	402390 <strcmp@plt>
  406198:	cbz	w0, 406228 <ferror@plt+0x3bd8>
  40619c:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4061a0:	mov	x0, x27
  4061a4:	add	x1, x1, #0xf18
  4061a8:	bl	402390 <strcmp@plt>
  4061ac:	cbz	w0, 4062e8 <ferror@plt+0x3c98>
  4061b0:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4061b4:	mov	x0, x27
  4061b8:	add	x1, x1, #0x16c
  4061bc:	bl	402390 <strcmp@plt>
  4061c0:	cbz	w0, 4061d8 <ferror@plt+0x3b88>
  4061c4:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4061c8:	mov	x0, x27
  4061cc:	add	x1, x1, #0x174
  4061d0:	bl	402390 <strcmp@plt>
  4061d4:	cbnz	w0, 406118 <ferror@plt+0x3ac8>
  4061d8:	ldur	w3, [x29, #-12]
  4061dc:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4061e0:	mov	w0, #0x6                   	// #6
  4061e4:	add	x1, x1, #0x183
  4061e8:	b	406128 <ferror@plt+0x3ad8>
  4061ec:	sub	x2, x29, #0x90
  4061f0:	mov	x0, xzr
  4061f4:	mov	x1, x25
  4061f8:	bl	4021a0 <strtok_r@plt>
  4061fc:	cbz	x0, 406134 <ferror@plt+0x3ae4>
  406200:	mov	x1, x0
  406204:	add	x0, sp, #0x90
  406208:	bl	407b98 <ferror@plt+0x5548>
  40620c:	sub	x2, x29, #0x90
  406210:	mov	x0, xzr
  406214:	mov	x1, x25
  406218:	bl	4021a0 <strtok_r@plt>
  40621c:	mov	x1, x0
  406220:	cbnz	x0, 406204 <ferror@plt+0x3bb4>
  406224:	b	406134 <ferror@plt+0x3ae4>
  406228:	sub	x2, x29, #0x90
  40622c:	mov	x0, xzr
  406230:	mov	x1, x25
  406234:	bl	4021a0 <strtok_r@plt>
  406238:	mov	x22, x0
  40623c:	sub	x2, x29, #0x90
  406240:	mov	x0, xzr
  406244:	mov	x1, x25
  406248:	bl	4021a0 <strtok_r@plt>
  40624c:	mov	x24, x0
  406250:	sub	x2, x29, #0x90
  406254:	mov	x0, xzr
  406258:	mov	x1, x25
  40625c:	bl	4021a0 <strtok_r@plt>
  406260:	cbz	x22, 406118 <ferror@plt+0x3ac8>
  406264:	cbz	x24, 406118 <ferror@plt+0x3ac8>
  406268:	mov	x26, x0
  40626c:	cbz	x0, 406118 <ferror@plt+0x3ac8>
  406270:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406274:	mov	x0, x24
  406278:	add	x1, x1, #0x1d7
  40627c:	bl	402390 <strcmp@plt>
  406280:	cbz	w0, 406398 <ferror@plt+0x3d48>
  406284:	add	x0, sp, #0x1, lsl #12
  406288:	add	x0, x0, #0x250
  40628c:	mov	w2, #0x9                   	// #9
  406290:	mov	x1, x24
  406294:	bl	402540 <regcomp@plt>
  406298:	cbnz	w0, 4062cc <ferror@plt+0x3c7c>
  40629c:	ldr	x1, [sp, #144]
  4062a0:	add	x0, sp, #0x1, lsl #12
  4062a4:	add	x0, x0, #0x250
  4062a8:	mov	x2, xzr
  4062ac:	mov	x3, xzr
  4062b0:	mov	w4, wzr
  4062b4:	bl	402520 <regexec@plt>
  4062b8:	mov	w27, w0
  4062bc:	add	x0, sp, #0x1, lsl #12
  4062c0:	add	x0, x0, #0x250
  4062c4:	bl	402530 <regfree@plt>
  4062c8:	cbz	w27, 406398 <ferror@plt+0x3d48>
  4062cc:	ldur	w3, [x29, #-12]
  4062d0:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4062d4:	mov	w0, #0x6                   	// #6
  4062d8:	add	x1, x1, #0x117
  4062dc:	mov	x2, x19
  4062e0:	mov	x4, x24
  4062e4:	b	406130 <ferror@plt+0x3ae0>
  4062e8:	sub	x2, x29, #0x90
  4062ec:	mov	x0, xzr
  4062f0:	mov	x1, x25
  4062f4:	bl	4021a0 <strtok_r@plt>
  4062f8:	mov	x24, x0
  4062fc:	sub	x2, x29, #0x90
  406300:	mov	x0, xzr
  406304:	mov	x1, x25
  406308:	bl	4021a0 <strtok_r@plt>
  40630c:	cbz	x24, 406118 <ferror@plt+0x3ac8>
  406310:	mov	x22, x0
  406314:	cbz	x0, 406118 <ferror@plt+0x3ac8>
  406318:	adrp	x1, 419000 <ferror@plt+0x169b0>
  40631c:	mov	x0, x24
  406320:	add	x1, x1, #0x1d7
  406324:	bl	402390 <strcmp@plt>
  406328:	cbz	w0, 406430 <ferror@plt+0x3de0>
  40632c:	add	x0, sp, #0x1, lsl #12
  406330:	add	x0, x0, #0x250
  406334:	mov	w2, #0x9                   	// #9
  406338:	mov	x1, x24
  40633c:	bl	402540 <regcomp@plt>
  406340:	cbnz	w0, 406374 <ferror@plt+0x3d24>
  406344:	ldr	x1, [sp, #144]
  406348:	add	x0, sp, #0x1, lsl #12
  40634c:	add	x0, x0, #0x250
  406350:	mov	x2, xzr
  406354:	mov	x3, xzr
  406358:	mov	w4, wzr
  40635c:	bl	402520 <regexec@plt>
  406360:	mov	w21, w0
  406364:	add	x0, sp, #0x1, lsl #12
  406368:	add	x0, x0, #0x250
  40636c:	bl	402530 <regfree@plt>
  406370:	cbz	w21, 406430 <ferror@plt+0x3de0>
  406374:	ldur	w3, [x29, #-12]
  406378:	adrp	x1, 419000 <ferror@plt+0x169b0>
  40637c:	mov	w0, #0x6                   	// #6
  406380:	add	x1, x1, #0x140
  406384:	mov	x2, x19
  406388:	mov	x4, x24
  40638c:	bl	409dc8 <ferror@plt+0x7778>
  406390:	ldr	x21, [sp, #16]
  406394:	b	406134 <ferror@plt+0x3ae4>
  406398:	mov	x0, x22
  40639c:	bl	402030 <strlen@plt>
  4063a0:	mov	x27, x0
  4063a4:	mov	x0, x26
  4063a8:	bl	402030 <strlen@plt>
  4063ac:	add	x8, x27, x0
  4063b0:	mov	x24, x0
  4063b4:	add	x0, x8, #0x12
  4063b8:	str	x27, [sp]
  4063bc:	bl	4021c0 <malloc@plt>
  4063c0:	cbz	x0, 406488 <ferror@plt+0x3e38>
  4063c4:	add	x21, x0, #0x10
  4063c8:	mov	x27, x0
  4063cc:	mov	x0, x21
  4063d0:	mov	x1, x26
  4063d4:	mov	x2, x24
  4063d8:	bl	401ff0 <memcpy@plt>
  4063dc:	mov	x1, x22
  4063e0:	ldr	x22, [sp]
  4063e4:	mov	w8, #0x2f                  	// #47
  4063e8:	strb	w8, [x21, x24]
  4063ec:	add	x24, x24, #0x1
  4063f0:	add	x0, x21, x24
  4063f4:	mov	x2, x22
  4063f8:	bl	401ff0 <memcpy@plt>
  4063fc:	add	x8, x24, x22
  406400:	strb	wzr, [x21, x8]
  406404:	mov	x2, x21
  406408:	ldr	x21, [sp, #16]
  40640c:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406410:	mov	w0, #0x7                   	// #7
  406414:	add	x1, x1, #0x1f6
  406418:	str	x8, [x27, #8]
  40641c:	bl	409dc8 <ferror@plt+0x7778>
  406420:	ldr	x8, [sp, #4264]
  406424:	str	x27, [sp, #4264]
  406428:	str	x8, [x27]
  40642c:	b	406134 <ferror@plt+0x3ae4>
  406430:	mov	x0, x22
  406434:	bl	402030 <strlen@plt>
  406438:	mov	x26, x0
  40643c:	add	x0, x0, #0x11
  406440:	bl	4021c0 <malloc@plt>
  406444:	cbz	x0, 40649c <ferror@plt+0x3e4c>
  406448:	add	x21, x0, #0x10
  40644c:	mov	x24, x0
  406450:	mov	x0, x21
  406454:	mov	x1, x22
  406458:	bl	4024a0 <strcpy@plt>
  40645c:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406460:	mov	w0, #0x7                   	// #7
  406464:	add	x1, x1, #0x225
  406468:	mov	x2, x21
  40646c:	str	x26, [x24, #8]
  406470:	bl	409dc8 <ferror@plt+0x7778>
  406474:	ldr	x8, [sp, #4280]
  406478:	ldr	x21, [sp, #16]
  40647c:	str	x24, [sp, #4280]
  406480:	str	x8, [x24]
  406484:	b	406134 <ferror@plt+0x3ae4>
  406488:	adrp	x1, 419000 <ferror@plt+0x169b0>
  40648c:	mov	w0, #0x3                   	// #3
  406490:	add	x1, x1, #0x1d9
  406494:	bl	409dc8 <ferror@plt+0x7778>
  406498:	b	406134 <ferror@plt+0x3ae4>
  40649c:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4064a0:	mov	w0, #0x3                   	// #3
  4064a4:	add	x1, x1, #0x208
  4064a8:	bl	409dc8 <ferror@plt+0x7778>
  4064ac:	ldr	x21, [sp, #16]
  4064b0:	b	406134 <ferror@plt+0x3ae4>
  4064b4:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4064b8:	mov	w0, #0x3                   	// #3
  4064bc:	add	x1, x1, #0xf1
  4064c0:	mov	x2, x19
  4064c4:	bl	409dc8 <ferror@plt+0x7778>
  4064c8:	b	4060d4 <ferror@plt+0x3a84>
  4064cc:	ldrsw	x8, [x25, #888]
  4064d0:	cmp	w8, w22
  4064d4:	b.ge	406588 <ferror@plt+0x3f38>  // b.tcont
  4064d8:	add	x19, x23, x8, lsl #3
  4064dc:	sub	w20, w22, w8
  4064e0:	ldr	x21, [x19]
  4064e4:	ldrb	w8, [x21]
  4064e8:	cmp	w8, #0x2f
  4064ec:	b.ne	406e80 <ferror@plt+0x4830>  // b.any
  4064f0:	ldr	x0, [sp, #72]
  4064f4:	add	x2, sp, #0x1, lsl #12
  4064f8:	add	x2, x2, #0x250
  4064fc:	mov	x1, x21
  406500:	bl	4104d4 <ferror@plt+0xde84>
  406504:	tbnz	w0, #31, 406e94 <ferror@plt+0x4844>
  406508:	ldr	x1, [sp, #4688]
  40650c:	add	x0, sp, #0x40
  406510:	bl	4075cc <ferror@plt+0x4f7c>
  406514:	tbnz	w0, #31, 406f04 <ferror@plt+0x48b4>
  406518:	subs	w20, w20, #0x1
  40651c:	add	x19, x19, #0x8
  406520:	b.ne	4064e0 <ferror@plt+0x3e90>  // b.any
  406524:	b	406588 <ferror@plt+0x3f38>
  406528:	mov	x21, xzr
  40652c:	b	406534 <ferror@plt+0x3ee4>
  406530:	ldur	x21, [x29, #-160]
  406534:	mov	x0, x21
  406538:	bl	402400 <free@plt>
  40653c:	ldr	x8, [sp, #4272]
  406540:	cbnz	x8, 406554 <ferror@plt+0x3f04>
  406544:	adrp	x1, 418000 <ferror@plt+0x159b0>
  406548:	add	x1, x1, #0xfc2
  40654c:	add	x0, sp, #0x90
  406550:	bl	407b98 <ferror@plt+0x5548>
  406554:	ldr	x8, [sp, #64]
  406558:	add	x0, sp, #0x40
  40655c:	add	x1, x8, #0x8
  406560:	bl	407ec0 <ferror@plt+0x5870>
  406564:	tbnz	w0, #31, 406714 <ferror@plt+0x40c4>
  406568:	ldr	x8, [sp, #64]
  40656c:	ldr	x19, [x8, #4136]
  406570:	cbz	x19, 406588 <ferror@plt+0x3f38>
  406574:	add	x1, x19, #0x10
  406578:	add	x0, sp, #0x40
  40657c:	bl	407ec0 <ferror@plt+0x5870>
  406580:	ldr	x19, [x19]
  406584:	cbnz	x19, 406574 <ferror@plt+0x3f24>
  406588:	ldr	x0, [sp, #120]
  40658c:	add	x1, sp, #0x1, lsl #12
  406590:	add	x1, x1, #0x250
  406594:	bl	40af60 <ferror@plt+0x8910>
  406598:	ldr	x22, [sp, #8]
  40659c:	add	x0, sp, #0x1, lsl #12
  4065a0:	add	x0, x0, #0x250
  4065a4:	sub	x2, x29, #0x90
  4065a8:	mov	x1, xzr
  4065ac:	bl	40af70 <ferror@plt+0x8920>
  4065b0:	tbz	w0, #0, 4065e4 <ferror@plt+0x3f94>
  4065b4:	ldur	x1, [x29, #-144]
  4065b8:	ldr	x8, [sp, #88]
  4065bc:	mov	x0, x22
  4065c0:	strh	w8, [x1, #104]
  4065c4:	bl	40a5b0 <ferror@plt+0x7f60>
  4065c8:	tbz	w0, #31, 40659c <ferror@plt+0x3f4c>
  4065cc:	neg	w0, w0
  4065d0:	bl	4022a0 <strerror@plt>
  4065d4:	adrp	x1, 418000 <ferror@plt+0x159b0>
  4065d8:	mov	x2, x0
  4065dc:	add	x1, x1, #0x91d
  4065e0:	b	406728 <ferror@plt+0x40d8>
  4065e4:	ldr	x8, [sp, #64]
  4065e8:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4065ec:	add	x1, x1, #0x3d1
  4065f0:	add	x0, x8, #0x8
  4065f4:	bl	408744 <ferror@plt+0x60f4>
  4065f8:	cbz	x0, 406808 <ferror@plt+0x41b8>
  4065fc:	mov	x21, x0
  406600:	add	x0, sp, #0x1, lsl #12
  406604:	add	x0, x0, #0x250
  406608:	mov	w1, #0x1000                	// #4096
  40660c:	add	x20, sp, #0x1, lsl #12
  406610:	mov	x2, x21
  406614:	add	x20, x20, #0x250
  406618:	bl	402610 <fgets@plt>
  40661c:	mov	w19, wzr
  406620:	cbnz	x0, 4066cc <ferror@plt+0x407c>
  406624:	mov	x0, x21
  406628:	mov	x1, xzr
  40662c:	mov	w2, wzr
  406630:	bl	402310 <fseek@plt>
  406634:	add	x0, sp, #0x1, lsl #12
  406638:	add	x0, x0, #0x250
  40663c:	mov	w1, #0x1000                	// #4096
  406640:	add	x20, sp, #0x1, lsl #12
  406644:	mov	x2, x21
  406648:	add	x20, x20, #0x250
  40664c:	bl	402610 <fgets@plt>
  406650:	cbz	x0, 4067bc <ferror@plt+0x416c>
  406654:	neg	w19, w19
  406658:	b	406678 <ferror@plt+0x4028>
  40665c:	add	x0, sp, #0x1, lsl #12
  406660:	add	x0, x0, #0x250
  406664:	mov	w1, #0x1000                	// #4096
  406668:	mov	x2, x21
  40666c:	bl	402610 <fgets@plt>
  406670:	add	w19, w19, #0x1
  406674:	cbz	x0, 4067bc <ferror@plt+0x416c>
  406678:	add	x0, sp, #0x1, lsl #12
  40667c:	add	x0, x0, #0x250
  406680:	bl	402030 <strlen@plt>
  406684:	cbz	x0, 40665c <ferror@plt+0x400c>
  406688:	ldr	x8, [sp, #112]
  40668c:	add	x1, sp, #0x1, lsl #12
  406690:	add	x9, x0, x20
  406694:	add	x1, x1, #0x250
  406698:	mov	x0, x8
  40669c:	sturb	wzr, [x9, #-1]
  4066a0:	bl	40abe0 <ferror@plt+0x8590>
  4066a4:	cbz	x0, 40665c <ferror@plt+0x400c>
  4066a8:	str	w19, [x0, #96]
  4066ac:	b	40665c <ferror@plt+0x400c>
  4066b0:	add	x0, sp, #0x1, lsl #12
  4066b4:	add	x0, x0, #0x250
  4066b8:	mov	w1, #0x1000                	// #4096
  4066bc:	mov	x2, x21
  4066c0:	add	w19, w19, #0x1
  4066c4:	bl	402610 <fgets@plt>
  4066c8:	cbz	x0, 406624 <ferror@plt+0x3fd4>
  4066cc:	add	x0, sp, #0x1, lsl #12
  4066d0:	add	x0, x0, #0x250
  4066d4:	bl	402030 <strlen@plt>
  4066d8:	cbz	x0, 4066b0 <ferror@plt+0x4060>
  4066dc:	add	x8, x0, x20
  4066e0:	ldurb	w8, [x8, #-1]
  4066e4:	cmp	w8, #0xa
  4066e8:	b.eq	4066b0 <ferror@plt+0x4060>  // b.none
  4066ec:	ldr	x8, [sp, #64]
  4066f0:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4066f4:	adrp	x3, 419000 <ferror@plt+0x169b0>
  4066f8:	add	w4, w19, #0x1
  4066fc:	add	x2, x8, #0x8
  406700:	add	x1, x1, #0x3df
  406704:	add	x3, x3, #0x3d1
  406708:	mov	w0, #0x3                   	// #3
  40670c:	bl	409dc8 <ferror@plt+0x7778>
  406710:	b	406800 <ferror@plt+0x41b0>
  406714:	neg	w0, w0
  406718:	bl	4022a0 <strerror@plt>
  40671c:	adrp	x1, 418000 <ferror@plt+0x159b0>
  406720:	mov	x2, x0
  406724:	add	x1, x1, #0x8aa
  406728:	mov	w0, #0x2                   	// #2
  40672c:	bl	409dc8 <ferror@plt+0x7778>
  406730:	add	x0, sp, #0x40
  406734:	bl	4077b8 <ferror@plt+0x5168>
  406738:	b	406748 <ferror@plt+0x40f8>
  40673c:	ldr	x8, [x0]
  406740:	str	x8, [sp, #4264]
  406744:	bl	402400 <free@plt>
  406748:	ldr	x0, [sp, #4264]
  40674c:	cbnz	x0, 40673c <ferror@plt+0x40ec>
  406750:	b	406760 <ferror@plt+0x4110>
  406754:	ldr	x8, [x0]
  406758:	str	x8, [sp, #4272]
  40675c:	bl	402400 <free@plt>
  406760:	ldr	x0, [sp, #4272]
  406764:	cbnz	x0, 406754 <ferror@plt+0x4104>
  406768:	b	406778 <ferror@plt+0x4128>
  40676c:	ldr	x8, [x0]
  406770:	str	x8, [sp, #4280]
  406774:	bl	402400 <free@plt>
  406778:	ldr	x0, [sp, #4280]
  40677c:	cbnz	x0, 40676c <ferror@plt+0x411c>
  406780:	mov	w21, #0x1                   	// #1
  406784:	ldr	x0, [sp, #48]
  406788:	bl	402400 <free@plt>
  40678c:	ldr	x0, [sp, #56]
  406790:	bl	402400 <free@plt>
  406794:	mov	w0, w21
  406798:	add	sp, sp, #0x3, lsl #12
  40679c:	add	sp, sp, #0xaf0
  4067a0:	ldp	x20, x19, [sp, #80]
  4067a4:	ldp	x22, x21, [sp, #64]
  4067a8:	ldp	x24, x23, [sp, #48]
  4067ac:	ldp	x26, x25, [sp, #32]
  4067b0:	ldp	x28, x27, [sp, #16]
  4067b4:	ldp	x29, x30, [sp], #96
  4067b8:	ret
  4067bc:	adrp	x1, 408000 <ferror@plt+0x59b0>
  4067c0:	add	x1, x1, #0x808
  4067c4:	mov	x0, x22
  4067c8:	bl	40a700 <ferror@plt+0x80b0>
  4067cc:	ldr	x8, [sp, #88]
  4067d0:	cbz	x8, 406800 <ferror@plt+0x41b0>
  4067d4:	ldr	x9, [sp, #80]
  4067d8:	subs	x12, x8, #0x1
  4067dc:	b.ne	406eb8 <ferror@plt+0x4868>  // b.any
  4067e0:	mov	x11, xzr
  4067e4:	mov	w10, wzr
  4067e8:	ldr	x12, [x9, x11, lsl #3]
  4067ec:	add	w11, w10, #0x1
  4067f0:	cmp	x8, x11
  4067f4:	strh	w10, [x12, #104]
  4067f8:	mov	w10, w11
  4067fc:	b.hi	4067e8 <ferror@plt+0x4198>  // b.pmore
  406800:	mov	x0, x21
  406804:	bl	402180 <fclose@plt>
  406808:	ldr	x2, [sp, #88]
  40680c:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406810:	add	x1, x1, #0x449
  406814:	mov	w0, #0x7                   	// #7
  406818:	bl	409dc8 <ferror@plt+0x7778>
  40681c:	ldr	x23, [sp, #88]
  406820:	cmp	x23, #0x1
  406824:	b.lt	4069b0 <ferror@plt+0x4360>  // b.tstop
  406828:	ldr	x19, [sp, #80]
  40682c:	mov	w20, #0x1010                	// #4112
  406830:	add	x22, x19, x23, lsl #3
  406834:	adrp	x23, 418000 <ferror@plt+0x159b0>
  406838:	add	x23, x23, #0xf14
  40683c:	b	406874 <ferror@plt+0x4224>
  406840:	bl	413210 <ferror@plt+0x10bc0>
  406844:	mov	x1, x24
  406848:	ldr	x0, [x1], #32
  40684c:	bl	412770 <ferror@plt+0x10120>
  406850:	mov	x1, x24
  406854:	ldr	x0, [x1], #40
  406858:	bl	41327c <ferror@plt+0x10c2c>
  40685c:	ldr	x0, [x24]
  406860:	bl	410a3c <ferror@plt+0xe3ec>
  406864:	add	x19, x19, #0x8
  406868:	cmp	x19, x22
  40686c:	str	xzr, [x24]
  406870:	b.cs	4069ac <ferror@plt+0x435c>  // b.hs, b.nlast
  406874:	ldr	x24, [x19]
  406878:	str	xzr, [sp, #4688]
  40687c:	add	x1, sp, #0x1, lsl #12
  406880:	add	x1, x1, #0x250
  406884:	ldr	x0, [x24]
  406888:	bl	413030 <ferror@plt+0x109e0>
  40688c:	tbnz	w0, #31, 406964 <ferror@plt+0x4314>
  406890:	ldr	x25, [sp, #4688]
  406894:	cbnz	x25, 4068bc <ferror@plt+0x426c>
  406898:	mov	x0, xzr
  40689c:	b	406840 <ferror@plt+0x41f0>
  4068a0:	mov	x0, x26
  4068a4:	bl	402400 <free@plt>
  4068a8:	ldr	x8, [x25]
  4068ac:	ldr	x0, [sp, #4688]
  4068b0:	cmp	x8, x0
  4068b4:	csel	x25, xzr, x8, eq  // eq = none
  4068b8:	cbz	x25, 406840 <ferror@plt+0x41f0>
  4068bc:	mov	x0, x25
  4068c0:	bl	413248 <ferror@plt+0x10bf8>
  4068c4:	mov	x21, x0
  4068c8:	mov	x0, x25
  4068cc:	bl	413260 <ferror@plt+0x10c10>
  4068d0:	mov	x8, x21
  4068d4:	ldrb	w9, [x8], #1
  4068d8:	ldr	x10, [sp, #64]
  4068dc:	mov	x27, x0
  4068e0:	ldrb	w10, [x10, x20]
  4068e4:	cmp	w9, w10
  4068e8:	csel	x28, x8, x21, eq  // eq = none
  4068ec:	mov	x0, x28
  4068f0:	bl	402030 <strlen@plt>
  4068f4:	mov	x21, x0
  4068f8:	add	x0, x0, #0x11
  4068fc:	bl	4021c0 <malloc@plt>
  406900:	cbz	x0, 4068a8 <ferror@plt+0x4258>
  406904:	stp	x24, x27, [x0]
  406908:	add	x27, x0, #0x10
  40690c:	mov	x26, x0
  406910:	add	x2, x21, #0x1
  406914:	mov	x0, x27
  406918:	mov	x1, x28
  40691c:	bl	401ff0 <memcpy@plt>
  406920:	ldr	x0, [sp, #128]
  406924:	mov	x1, x27
  406928:	mov	x2, x26
  40692c:	bl	40a834 <ferror@plt+0x81e4>
  406930:	tbnz	w0, #31, 4068a0 <ferror@plt+0x4250>
  406934:	cbz	x24, 406940 <ferror@plt+0x42f0>
  406938:	ldr	x5, [x24, #8]
  40693c:	b	406948 <ferror@plt+0x42f8>
  406940:	adrp	x5, 418000 <ferror@plt+0x159b0>
  406944:	add	x5, x5, #0xed2
  406948:	mov	w0, #0x7                   	// #7
  40694c:	mov	x1, x23
  406950:	mov	x2, x26
  406954:	mov	x3, x27
  406958:	mov	x4, x24
  40695c:	bl	409dc8 <ferror@plt+0x7778>
  406960:	b	4068a8 <ferror@plt+0x4258>
  406964:	ldr	x25, [x24, #8]
  406968:	cmn	w0, #0x2
  40696c:	b.ne	406988 <ferror@plt+0x4338>  // b.any
  406970:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406974:	mov	w0, #0x7                   	// #7
  406978:	add	x1, x1, #0x465
  40697c:	mov	x2, x25
  406980:	bl	409dc8 <ferror@plt+0x7778>
  406984:	b	406844 <ferror@plt+0x41f4>
  406988:	neg	w0, w0
  40698c:	bl	4022a0 <strerror@plt>
  406990:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406994:	mov	x3, x0
  406998:	mov	w0, #0x3                   	// #3
  40699c:	add	x1, x1, #0x47e
  4069a0:	mov	x2, x25
  4069a4:	bl	409dc8 <ferror@plt+0x7778>
  4069a8:	b	406844 <ferror@plt+0x41f4>
  4069ac:	ldr	x23, [sp, #88]
  4069b0:	ldr	x0, [sp, #128]
  4069b4:	bl	40af58 <ferror@plt+0x8908>
  4069b8:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4069bc:	mov	w3, w0
  4069c0:	add	x1, x1, #0x4a2
  4069c4:	mov	w0, #0x7                   	// #7
  4069c8:	mov	x2, x23
  4069cc:	bl	409dc8 <ferror@plt+0x7778>
  4069d0:	ldr	x0, [sp, #128]
  4069d4:	ldr	x21, [sp, #88]
  4069d8:	bl	40af58 <ferror@plt+0x8908>
  4069dc:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4069e0:	mov	w3, w0
  4069e4:	add	x1, x1, #0x4cc
  4069e8:	mov	w0, #0x7                   	// #7
  4069ec:	mov	x2, x21
  4069f0:	bl	409dc8 <ferror@plt+0x7778>
  4069f4:	ldr	x21, [sp, #88]
  4069f8:	cmp	x21, #0x1
  4069fc:	b.lt	406bf4 <ferror@plt+0x45a4>  // b.tstop
  406a00:	ldr	x19, [sp, #80]
  406a04:	mov	w20, #0x1010                	// #4112
  406a08:	add	x8, x19, x21, lsl #3
  406a0c:	str	x8, [sp, #40]
  406a10:	b	406a38 <ferror@plt+0x43e8>
  406a14:	ldr	x2, [x23, #8]
  406a18:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406a1c:	mov	w0, #0x7                   	// #7
  406a20:	add	x1, x1, #0x4f9
  406a24:	bl	409dc8 <ferror@plt+0x7778>
  406a28:	ldr	x8, [sp, #40]
  406a2c:	add	x19, x19, #0x8
  406a30:	cmp	x19, x8
  406a34:	b.cs	406bf0 <ferror@plt+0x45a0>  // b.hs, b.nlast
  406a38:	ldr	x23, [x19]
  406a3c:	ldr	x8, [x23, #40]
  406a40:	cbz	x8, 406a14 <ferror@plt+0x43c4>
  406a44:	ldr	x2, [x23, #8]
  406a48:	ldr	x21, [sp, #64]
  406a4c:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406a50:	mov	w0, #0x7                   	// #7
  406a54:	add	x1, x1, #0x54c
  406a58:	bl	409dc8 <ferror@plt+0x7778>
  406a5c:	ldr	x28, [x23, #40]
  406a60:	cbz	x28, 406a28 <ferror@plt+0x43d8>
  406a64:	mov	w8, #0x1011                	// #4113
  406a68:	add	x25, x21, x8
  406a6c:	add	x21, x23, #0x30
  406a70:	b	406a88 <ferror@plt+0x4438>
  406a74:	ldr	x8, [x28]
  406a78:	ldr	x9, [x23, #40]
  406a7c:	cmp	x8, x9
  406a80:	csel	x28, xzr, x8, eq  // eq = none
  406a84:	cbz	x28, 406a28 <ferror@plt+0x43d8>
  406a88:	mov	x0, x28
  406a8c:	bl	4134a0 <ferror@plt+0x10e50>
  406a90:	mov	x22, x0
  406a94:	mov	x0, x28
  406a98:	bl	4134b8 <ferror@plt+0x10e68>
  406a9c:	mov	x24, x0
  406aa0:	mov	x0, x28
  406aa4:	bl	4134d4 <ferror@plt+0x10e84>
  406aa8:	mov	x8, x22
  406aac:	ldrb	w9, [x8], #1
  406ab0:	ldr	x10, [sp, #64]
  406ab4:	mov	w26, w0
  406ab8:	ldr	x0, [sp, #128]
  406abc:	cmp	w9, #0x2e
  406ac0:	csel	x9, x22, x8, ne  // ne = any
  406ac4:	ldrb	w9, [x9]
  406ac8:	ldrb	w10, [x10, x20]
  406acc:	csel	x8, x8, x22, eq  // eq = none
  406ad0:	cmp	w9, w10
  406ad4:	cinc	x1, x8, eq  // eq = none
  406ad8:	bl	40abe0 <ferror@plt+0x8590>
  406adc:	cbz	x0, 406b54 <ferror@plt+0x4504>
  406ae0:	ldrb	w8, [x25]
  406ae4:	mov	x27, x0
  406ae8:	cbz	w8, 406b3c <ferror@plt+0x44ec>
  406aec:	cmp	w26, #0x57
  406af0:	b.eq	406b3c <ferror@plt+0x44ec>  // b.none
  406af4:	ldr	x3, [x27, #8]
  406af8:	cmp	x3, x24
  406afc:	b.eq	406b3c <ferror@plt+0x44ec>  // b.none
  406b00:	ldr	x4, [x23, #8]
  406b04:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406b08:	add	x2, x27, #0x10
  406b0c:	mov	w0, #0x7                   	// #7
  406b10:	add	x1, x1, #0x5a0
  406b14:	mov	x5, x24
  406b18:	bl	409dc8 <ferror@plt+0x7778>
  406b1c:	ldrb	w8, [x25, #1]
  406b20:	cbz	w8, 406b3c <ferror@plt+0x44ec>
  406b24:	ldr	x2, [x23, #8]
  406b28:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406b2c:	mov	w0, #0x4                   	// #4
  406b30:	add	x1, x1, #0x5c3
  406b34:	mov	x3, x22
  406b38:	bl	409dc8 <ferror@plt+0x7778>
  406b3c:	mov	x22, x27
  406b40:	ldr	x2, [x23, #8]
  406b44:	ldr	x8, [x22], #16
  406b48:	cbz	x8, 406b9c <ferror@plt+0x454c>
  406b4c:	ldr	x4, [x8, #8]
  406b50:	b	406ba4 <ferror@plt+0x4554>
  406b54:	ldr	x2, [x23, #8]
  406b58:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406b5c:	mov	w0, #0x7                   	// #7
  406b60:	add	x1, x1, #0x563
  406b64:	mov	w3, w26
  406b68:	mov	x4, x22
  406b6c:	bl	409dc8 <ferror@plt+0x7778>
  406b70:	cmp	w26, #0x57
  406b74:	b.eq	406a74 <ferror@plt+0x4424>  // b.none
  406b78:	ldrb	w8, [x25, #1]
  406b7c:	cbz	w8, 406a74 <ferror@plt+0x4424>
  406b80:	ldr	x2, [x23, #8]
  406b84:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406b88:	mov	w0, #0x4                   	// #4
  406b8c:	add	x1, x1, #0x584
  406b90:	mov	x3, x22
  406b94:	bl	409dc8 <ferror@plt+0x7778>
  406b98:	b	406a74 <ferror@plt+0x4424>
  406b9c:	adrp	x4, 419000 <ferror@plt+0x169b0>
  406ba0:	add	x4, x4, #0x601
  406ba4:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406ba8:	mov	w0, #0x7                   	// #7
  406bac:	add	x1, x1, #0x5ec
  406bb0:	mov	x3, x22
  406bb4:	bl	409dc8 <ferror@plt+0x7778>
  406bb8:	ldr	x1, [x27]
  406bbc:	cbz	x1, 406a74 <ferror@plt+0x4424>
  406bc0:	mov	x0, x21
  406bc4:	bl	40a630 <ferror@plt+0x7fe0>
  406bc8:	tbnz	w0, #31, 406a74 <ferror@plt+0x4424>
  406bcc:	ldr	x8, [x27]
  406bd0:	mov	x2, x22
  406bd4:	ldrh	w9, [x8, #106]
  406bd8:	ldr	x3, [x8, #8]
  406bdc:	add	w9, w9, #0x1
  406be0:	strh	w9, [x8, #106]
  406be4:	ldr	x1, [x23, #8]
  406be8:	bl	408820 <ferror@plt+0x61d0>
  406bec:	b	406a74 <ferror@plt+0x4424>
  406bf0:	ldr	x21, [sp, #88]
  406bf4:	ldr	x0, [sp, #128]
  406bf8:	bl	40af58 <ferror@plt+0x8908>
  406bfc:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406c00:	mov	w3, w0
  406c04:	add	x1, x1, #0x51d
  406c08:	mov	w0, #0x7                   	// #7
  406c0c:	mov	x2, x21
  406c10:	bl	409dc8 <ferror@plt+0x7778>
  406c14:	ldr	x19, [sp, #88]
  406c18:	lsl	w8, w19, #1
  406c1c:	and	x8, x8, #0x1fffe
  406c20:	add	x0, x8, x8, lsl #1
  406c24:	bl	4021c0 <malloc@plt>
  406c28:	cbz	x0, 406730 <ferror@plt+0x40e0>
  406c2c:	and	w22, w19, #0xffff
  406c30:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406c34:	mov	x21, x0
  406c38:	add	x1, x1, #0x61e
  406c3c:	mov	w0, #0x7                   	// #7
  406c40:	mov	w2, w22
  406c44:	bl	409dc8 <ferror@plt+0x7778>
  406c48:	ldr	x8, [sp, #88]
  406c4c:	mov	w9, #0xffff                	// #65535
  406c50:	cmp	x8, x9
  406c54:	b.cs	40758c <ferror@plt+0x4f3c>  // b.hs, b.nlast
  406c58:	ldr	x20, [sp, #80]
  406c5c:	cbz	w22, 406d98 <ferror@plt+0x4748>
  406c60:	lsl	x11, x22, #1
  406c64:	add	x10, x21, x11
  406c68:	mov	w12, wzr
  406c6c:	mov	w9, wzr
  406c70:	add	x11, x10, x11
  406c74:	mov	x13, x20
  406c78:	b	406c8c <ferror@plt+0x463c>
  406c7c:	add	w12, w12, #0x1
  406c80:	cmp	w22, w12, uxth
  406c84:	add	x13, x13, #0x8
  406c88:	b.ls	406cb0 <ferror@plt+0x4660>  // b.plast
  406c8c:	ldr	x14, [x13]
  406c90:	and	x15, x12, #0xffff
  406c94:	ldrh	w14, [x14, #106]
  406c98:	strh	w14, [x21, x15, lsl #1]
  406c9c:	cbnz	w14, 406c7c <ferror@plt+0x462c>
  406ca0:	and	x14, x9, #0xffff
  406ca4:	add	w9, w9, #0x1
  406ca8:	strh	w12, [x10, x14, lsl #1]
  406cac:	b	406c7c <ferror@plt+0x462c>
  406cb0:	tst	w9, #0xffff
  406cb4:	b.eq	406d48 <ferror@plt+0x46f8>  // b.none
  406cb8:	mov	w12, wzr
  406cbc:	b	406ccc <ferror@plt+0x467c>
  406cc0:	tst	w9, #0xffff
  406cc4:	add	w12, w12, #0x1
  406cc8:	b.eq	406d40 <ferror@plt+0x46f0>  // b.none
  406ccc:	sub	w9, w9, #0x1
  406cd0:	and	x13, x9, #0xffff
  406cd4:	ldrh	w14, [x10, x13, lsl #1]
  406cd8:	and	w15, w12, #0xffff
  406cdc:	and	x16, x12, #0xffff
  406ce0:	ldr	x13, [x20, x14, lsl #3]
  406ce4:	str	w15, [x13, #100]
  406ce8:	strh	w14, [x11, x16, lsl #1]
  406cec:	ldr	x14, [x13, #56]
  406cf0:	cmp	x14, #0x1
  406cf4:	b.lt	406cc0 <ferror@plt+0x4670>  // b.tstop
  406cf8:	ldr	x13, [x13, #48]
  406cfc:	add	x14, x13, x14, lsl #3
  406d00:	b	406d10 <ferror@plt+0x46c0>
  406d04:	add	x13, x13, #0x8
  406d08:	cmp	x13, x14
  406d0c:	b.cs	406cc0 <ferror@plt+0x4670>  // b.hs, b.nlast
  406d10:	ldr	x15, [x13]
  406d14:	ldrh	w15, [x15, #104]
  406d18:	ldrh	w16, [x21, x15, lsl #1]
  406d1c:	cbz	w16, 40756c <ferror@plt+0x4f1c>
  406d20:	sub	w16, w16, #0x1
  406d24:	tst	w16, #0xffff
  406d28:	strh	w16, [x21, x15, lsl #1]
  406d2c:	b.ne	406d04 <ferror@plt+0x46b4>  // b.any
  406d30:	and	x16, x9, #0xffff
  406d34:	add	w9, w9, #0x1
  406d38:	strh	w15, [x10, x16, lsl #1]
  406d3c:	b	406d04 <ferror@plt+0x46b4>
  406d40:	cmp	w22, w12, uxth
  406d44:	b.ls	406d98 <ferror@plt+0x4748>  // b.plast
  406d48:	tst	w19, #0xffff
  406d4c:	b.eq	4070f0 <ferror@plt+0x4aa0>  // b.none
  406d50:	mov	x20, xzr
  406d54:	mov	x23, xzr
  406d58:	mov	x22, xzr
  406d5c:	and	x19, x19, #0xffff
  406d60:	b	406d70 <ferror@plt+0x4720>
  406d64:	add	x20, x20, #0x1
  406d68:	cmp	x19, x20
  406d6c:	b.eq	4070f8 <ferror@plt+0x4aa8>  // b.none
  406d70:	ldrh	w8, [x21, x20, lsl #1]
  406d74:	cbz	w8, 406d64 <ferror@plt+0x4714>
  406d78:	ldr	x8, [sp, #80]
  406d7c:	mov	x0, x22
  406d80:	ldr	x1, [x8, x20, lsl #3]
  406d84:	bl	40cc10 <ferror@plt+0xa5c0>
  406d88:	cbz	x0, 4073e0 <ferror@plt+0x4d90>
  406d8c:	add	x23, x23, #0x1
  406d90:	mov	x22, x0
  406d94:	b	406d64 <ferror@plt+0x4714>
  406d98:	cmp	x8, #0x1
  406d9c:	b.lt	406ddc <ferror@plt+0x478c>  // b.tstop
  406da0:	adrp	x23, 408000 <ferror@plt+0x59b0>
  406da4:	add	x19, x20, x8, lsl #3
  406da8:	add	x23, x23, #0x8c0
  406dac:	b	406dbc <ferror@plt+0x476c>
  406db0:	add	x20, x20, #0x8
  406db4:	cmp	x20, x19
  406db8:	b.cs	406ddc <ferror@plt+0x478c>  // b.hs, b.nlast
  406dbc:	ldr	x8, [x20]
  406dc0:	ldr	x9, [x8, #56]
  406dc4:	cmp	x9, #0x2
  406dc8:	b.cc	406db0 <ferror@plt+0x4760>  // b.lo, b.ul, b.last
  406dcc:	add	x0, x8, #0x30
  406dd0:	mov	x1, x23
  406dd4:	bl	40a700 <ferror@plt+0x80b0>
  406dd8:	b	406db0 <ferror@plt+0x4760>
  406ddc:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406de0:	add	x1, x1, #0x6c9
  406de4:	mov	w0, #0x7                   	// #7
  406de8:	mov	w2, w22
  406dec:	bl	409dc8 <ferror@plt+0x7778>
  406df0:	mov	x0, x21
  406df4:	bl	402400 <free@plt>
  406df8:	ldr	x8, [sp, #64]
  406dfc:	sub	x0, x29, #0x90
  406e00:	mov	x1, xzr
  406e04:	add	x22, x8, #0x8
  406e08:	bl	402220 <gettimeofday@plt>
  406e0c:	ldr	x20, [sp, #32]
  406e10:	cbz	x20, 406f30 <ferror@plt+0x48e0>
  406e14:	mov	w21, #0xffffffff            	// #-1
  406e18:	b	406f44 <ferror@plt+0x48f4>
  406e1c:	mov	w0, #0x15                  	// #21
  406e20:	bl	4021c0 <malloc@plt>
  406e24:	cbz	x0, 405eec <ferror@plt+0x389c>
  406e28:	mov	x24, x0
  406e2c:	mov	w8, #0x4f54                	// #20308
  406e30:	mov	x26, x0
  406e34:	ldr	x0, [sp, #128]
  406e38:	movk	w8, #0x2e43, lsl #16
  406e3c:	str	w8, [x26, #16]!
  406e40:	mov	x1, x26
  406e44:	mov	x2, x24
  406e48:	stp	xzr, xzr, [x24]
  406e4c:	strb	wzr, [x24, #20]
  406e50:	bl	40a834 <ferror@plt+0x81e4>
  406e54:	tbnz	w0, #31, 4074d8 <ferror@plt+0x4e88>
  406e58:	adrp	x1, 418000 <ferror@plt+0x159b0>
  406e5c:	adrp	x5, 418000 <ferror@plt+0x159b0>
  406e60:	add	x1, x1, #0xf14
  406e64:	add	x5, x5, #0xed2
  406e68:	mov	w0, #0x7                   	// #7
  406e6c:	mov	x2, x24
  406e70:	mov	x3, x26
  406e74:	mov	x4, xzr
  406e78:	bl	409dc8 <ferror@plt+0x7778>
  406e7c:	b	405eec <ferror@plt+0x389c>
  406e80:	adrp	x1, 418000 <ferror@plt+0x159b0>
  406e84:	add	x1, x1, #0x8c8
  406e88:	mov	w0, #0x2                   	// #2
  406e8c:	mov	x2, x21
  406e90:	b	40672c <ferror@plt+0x40dc>
  406e94:	neg	w0, w0
  406e98:	bl	4022a0 <strerror@plt>
  406e9c:	adrp	x1, 418000 <ferror@plt+0x159b0>
  406ea0:	mov	x3, x0
  406ea4:	add	x1, x1, #0x8e0
  406ea8:	mov	w0, #0x2                   	// #2
  406eac:	mov	x2, x21
  406eb0:	bl	409dc8 <ferror@plt+0x7778>
  406eb4:	b	406730 <ferror@plt+0x40e0>
  406eb8:	mov	w10, wzr
  406ebc:	cmn	w12, #0x1
  406ec0:	mov	x11, xzr
  406ec4:	b.eq	4067e8 <ferror@plt+0x4198>  // b.none
  406ec8:	lsr	x12, x12, #32
  406ecc:	cbnz	x12, 4067e8 <ferror@plt+0x4198>
  406ed0:	and	x11, x8, #0xfffffffffffffffe
  406ed4:	mov	w10, w11
  406ed8:	add	x13, x9, x12, lsl #3
  406edc:	ldp	x14, x13, [x13]
  406ee0:	orr	w15, w12, #0x1
  406ee4:	strh	w12, [x14, #104]
  406ee8:	add	x12, x12, #0x2
  406eec:	cmp	x11, x12
  406ef0:	strh	w15, [x13, #104]
  406ef4:	b.ne	406ed8 <ferror@plt+0x4888>  // b.any
  406ef8:	cmp	x8, x11
  406efc:	b.ne	4067e8 <ferror@plt+0x4198>  // b.any
  406f00:	b	406800 <ferror@plt+0x41b0>
  406f04:	neg	w0, w0
  406f08:	bl	4022a0 <strerror@plt>
  406f0c:	adrp	x1, 418000 <ferror@plt+0x159b0>
  406f10:	mov	x3, x0
  406f14:	add	x1, x1, #0x900
  406f18:	mov	w0, #0x2                   	// #2
  406f1c:	mov	x2, x21
  406f20:	bl	409dc8 <ferror@plt+0x7778>
  406f24:	ldr	x0, [sp, #4688]
  406f28:	bl	410a3c <ferror@plt+0xe3ec>
  406f2c:	b	406730 <ferror@plt+0x40e0>
  406f30:	mov	x0, x22
  406f34:	mov	w1, wzr
  406f38:	bl	4021d0 <open@plt>
  406f3c:	mov	w21, w0
  406f40:	tbnz	w0, #31, 4074e4 <ferror@plt+0x4e94>
  406f44:	ldp	x24, x23, [x29, #-144]
  406f48:	adrp	x8, 419000 <ferror@plt+0x169b0>
  406f4c:	adrp	x25, 419000 <ferror@plt+0x169b0>
  406f50:	adrp	x19, 42c000 <ferror@plt+0x299b0>
  406f54:	add	x8, x8, #0xf30
  406f58:	add	x25, x25, #0x859
  406f5c:	str	x8, [x19, #984]
  406f60:	b	406f9c <ferror@plt+0x494c>
  406f64:	add	x3, sp, #0x1, lsl #12
  406f68:	adrp	x1, 419000 <ferror@plt+0x169b0>
  406f6c:	add	x3, x3, #0x250
  406f70:	mov	w0, #0x3                   	// #3
  406f74:	mov	w4, #0xc1                  	// #193
  406f78:	mov	w5, #0x1a4                 	// #420
  406f7c:	add	x1, x1, #0x867
  406f80:	mov	x2, x22
  406f84:	bl	409dc8 <ferror@plt+0x7778>
  406f88:	ldr	x9, [x19, #984]
  406f8c:	add	x8, x9, #0x10
  406f90:	str	x8, [x19, #984]
  406f94:	ldr	x9, [x9, #16]
  406f98:	cbz	x9, 4070e8 <ferror@plt+0x4a98>
  406f9c:	add	x9, sp, #0x1, lsl #12
  406fa0:	movi	v0.2d, #0x0
  406fa4:	add	x9, x9, #0x240
  406fa8:	mov	x26, x20
  406fac:	stur	q0, [x9, #255]
  406fb0:	str	q0, [sp, #4912]
  406fb4:	str	q0, [sp, #4896]
  406fb8:	str	q0, [sp, #4880]
  406fbc:	str	q0, [sp, #4864]
  406fc0:	str	q0, [sp, #4848]
  406fc4:	str	q0, [sp, #4832]
  406fc8:	str	q0, [sp, #4816]
  406fcc:	str	q0, [sp, #4800]
  406fd0:	str	q0, [sp, #4784]
  406fd4:	str	q0, [sp, #4768]
  406fd8:	str	q0, [sp, #4752]
  406fdc:	str	q0, [sp, #4736]
  406fe0:	str	q0, [sp, #4720]
  406fe4:	str	q0, [sp, #4704]
  406fe8:	str	q0, [sp, #4688]
  406fec:	cbz	x20, 407054 <ferror@plt+0x4a04>
  406ff0:	ldr	x8, [x8, #8]
  406ff4:	add	x0, sp, #0x40
  406ff8:	mov	x1, x26
  406ffc:	blr	x8
  407000:	cmp	x26, x20
  407004:	b.eq	406f88 <ferror@plt+0x4938>  // b.none
  407008:	mov	w28, w0
  40700c:	mov	x0, x26
  407010:	bl	402650 <ferror@plt>
  407014:	mov	w27, w0
  407018:	mov	x0, x26
  40701c:	bl	402180 <fclose@plt>
  407020:	tbnz	w28, #31, 4073f8 <ferror@plt+0x4da8>
  407024:	ldr	x8, [x19, #984]
  407028:	add	x1, sp, #0x1, lsl #12
  40702c:	mov	w26, w0
  407030:	add	x1, x1, #0x250
  407034:	ldr	x3, [x8]
  407038:	mov	w0, w21
  40703c:	mov	w2, w21
  407040:	bl	402410 <renameat@plt>
  407044:	cbnz	w0, 407464 <ferror@plt+0x4e14>
  407048:	orr	w8, w26, w27
  40704c:	cbz	w8, 406f88 <ferror@plt+0x4938>
  407050:	b	40749c <ferror@plt+0x4e4c>
  407054:	ldr	x26, [x8]
  407058:	bl	402190 <getpid@plt>
  40705c:	mov	w4, w0
  407060:	add	x0, sp, #0x1, lsl #12
  407064:	add	x0, x0, #0x250
  407068:	mov	w1, #0xff                  	// #255
  40706c:	mov	x2, x25
  407070:	mov	x3, x26
  407074:	mov	x5, x23
  407078:	mov	x6, x24
  40707c:	bl	402170 <snprintf@plt>
  407080:	add	x1, sp, #0x1, lsl #12
  407084:	add	x1, x1, #0x250
  407088:	mov	w2, #0xc1                  	// #193
  40708c:	mov	w3, #0x1a4                 	// #420
  407090:	mov	w0, w21
  407094:	bl	402570 <openat@plt>
  407098:	tbnz	w0, #31, 406f64 <ferror@plt+0x4914>
  40709c:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4070a0:	add	x1, x1, #0x883
  4070a4:	mov	w28, w0
  4070a8:	bl	402210 <fdopen@plt>
  4070ac:	cbz	x0, 4070bc <ferror@plt+0x4a6c>
  4070b0:	ldr	x8, [x19, #984]
  4070b4:	mov	x26, x0
  4070b8:	b	406ff0 <ferror@plt+0x49a0>
  4070bc:	add	x4, sp, #0x1, lsl #12
  4070c0:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4070c4:	add	x4, x4, #0x250
  4070c8:	mov	w0, #0x3                   	// #3
  4070cc:	add	x1, x1, #0x886
  4070d0:	mov	w2, w28
  4070d4:	mov	x3, x22
  4070d8:	bl	409dc8 <ferror@plt+0x7778>
  4070dc:	mov	w0, w28
  4070e0:	bl	4022b0 <close@plt>
  4070e4:	b	406f88 <ferror@plt+0x4938>
  4070e8:	mov	w19, wzr
  4070ec:	b	4074c8 <ferror@plt+0x4e78>
  4070f0:	mov	x22, xzr
  4070f4:	mov	x23, xzr
  4070f8:	lsl	x0, x23, #3
  4070fc:	bl	4021c0 <malloc@plt>
  407100:	mov	x28, x0
  407104:	cbz	x0, 4073cc <ferror@plt+0x4d7c>
  407108:	mov	w0, #0x10                  	// #16
  40710c:	mov	x1, xzr
  407110:	bl	40a718 <ferror@plt+0x80c8>
  407114:	str	x0, [sp, #40]
  407118:	cbz	x0, 4073cc <ferror@plt+0x4d7c>
  40711c:	stp	x23, x28, [sp, #16]
  407120:	mov	w23, #0x1                   	// #1
  407124:	b	40712c <ferror@plt+0x4adc>
  407128:	tbnz	w26, #31, 40753c <ferror@plt+0x4eec>
  40712c:	cbz	x22, 407520 <ferror@plt+0x4ed0>
  407130:	ldr	x19, [x22, #16]
  407134:	mov	x0, x22
  407138:	bl	40cd4c <ferror@plt+0xa6fc>
  40713c:	mov	x22, x0
  407140:	mov	w0, #0x10                  	// #16
  407144:	bl	4021c0 <malloc@plt>
  407148:	cbz	x0, 40750c <ferror@plt+0x4ebc>
  40714c:	mov	x24, x0
  407150:	stp	xzr, x19, [x0]
  407154:	mov	x0, xzr
  407158:	mov	x1, x24
  40715c:	bl	40cc10 <ferror@plt+0xa5c0>
  407160:	cbz	x0, 40750c <ferror@plt+0x4ebc>
  407164:	mov	x27, x0
  407168:	mov	w19, #0x1                   	// #1
  40716c:	str	x24, [x28]
  407170:	str	x24, [sp, #32]
  407174:	sub	x19, x19, #0x1
  407178:	ldr	x20, [x28, x19, lsl #3]
  40717c:	ldr	x1, [x20, #8]
  407180:	ldrb	w8, [x1, #108]
  407184:	cbz	w8, 407194 <ferror@plt+0x4b44>
  407188:	ldr	x8, [x24, #8]
  40718c:	cmp	x1, x8
  407190:	b.eq	4071b4 <ferror@plt+0x4b64>  // b.none
  407194:	ldr	x8, [x1, #56]
  407198:	strb	w23, [x1, #108]
  40719c:	cbnz	x8, 40730c <ferror@plt+0x4cbc>
  4071a0:	mov	x0, x22
  4071a4:	bl	40cd9c <ferror@plt+0xa74c>
  4071a8:	mov	x22, x0
  4071ac:	cbnz	x19, 407174 <ferror@plt+0x4b24>
  4071b0:	b	407378 <ferror@plt+0x4d28>
  4071b4:	mov	w8, #0x2d20                	// #11552
  4071b8:	add	x0, sp, #0x1, lsl #12
  4071bc:	movk	w8, #0x203e, lsl #16
  4071c0:	add	x0, x0, #0x250
  4071c4:	mov	w1, #0x3                   	// #3
  4071c8:	sturb	wzr, [x29, #-140]
  4071cc:	stur	w8, [x29, #-144]
  4071d0:	bl	40a574 <ferror@plt+0x7f24>
  4071d4:	ldr	x25, [x20]
  4071d8:	cbz	x25, 40722c <ferror@plt+0x4bdc>
  4071dc:	mov	x23, xzr
  4071e0:	mov	x28, xzr
  4071e4:	ldr	x8, [x25, #8]
  4071e8:	add	x0, sp, #0x1, lsl #12
  4071ec:	add	x0, x0, #0x250
  4071f0:	mov	x1, x25
  4071f4:	ldr	x24, [x8, #88]
  4071f8:	bl	40a5b0 <ferror@plt+0x7f60>
  4071fc:	ldr	x8, [x25, #8]
  407200:	ldr	x0, [sp, #40]
  407204:	mov	x2, xzr
  407208:	add	x1, x8, #0x78
  40720c:	bl	40a834 <ferror@plt+0x81e4>
  407210:	cbnz	w0, 407380 <ferror@plt+0x4d30>
  407214:	ldr	x25, [x25]
  407218:	add	x8, x28, x24
  40721c:	sub	x28, x8, #0x1
  407220:	add	x23, x23, #0x1
  407224:	cbnz	x25, 4071e4 <ferror@plt+0x4b94>
  407228:	b	407234 <ferror@plt+0x4be4>
  40722c:	mov	x23, xzr
  407230:	mov	x28, xzr
  407234:	ldr	x26, [x20, #8]
  407238:	sub	x0, x29, #0x90
  40723c:	ldr	x24, [x26, #88]
  407240:	bl	402030 <strlen@plt>
  407244:	add	x8, x24, x28
  407248:	madd	x0, x0, x23, x8
  40724c:	bl	4021c0 <malloc@plt>
  407250:	ldr	w8, [sp, #4696]
  407254:	mov	x25, x0
  407258:	mov	x28, xzr
  40725c:	subs	w8, w8, #0x1
  407260:	b.mi	4072c8 <ferror@plt+0x4c78>  // b.first
  407264:	mov	w23, w8
  407268:	ldr	x8, [sp, #4688]
  40726c:	add	x0, x25, x28
  407270:	ldr	x24, [x8, x23, lsl #3]
  407274:	ldr	x8, [x24, #8]
  407278:	ldr	x9, [x8, #88]
  40727c:	add	x1, x8, #0x78
  407280:	sub	x26, x9, #0x1
  407284:	mov	x2, x26
  407288:	bl	401ff0 <memcpy@plt>
  40728c:	add	x26, x26, x28
  407290:	add	x0, x25, x26
  407294:	sub	x1, x29, #0x90
  407298:	bl	4024a0 <strcpy@plt>
  40729c:	sub	x0, x29, #0x90
  4072a0:	bl	402030 <strlen@plt>
  4072a4:	ldr	x1, [x24, #8]
  4072a8:	add	x28, x0, x26
  4072ac:	mov	x0, x22
  4072b0:	bl	40cd9c <ferror@plt+0xa74c>
  4072b4:	mov	x22, x0
  4072b8:	cmp	x23, #0x0
  4072bc:	sub	x23, x23, #0x1
  4072c0:	b.gt	407268 <ferror@plt+0x4c18>
  4072c4:	ldr	x26, [x20, #8]
  4072c8:	add	x0, x25, x28
  4072cc:	add	x1, x26, #0x78
  4072d0:	bl	4024a0 <strcpy@plt>
  4072d4:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4072d8:	mov	w0, #0x3                   	// #3
  4072dc:	add	x1, x1, #0x7cd
  4072e0:	mov	x2, x25
  4072e4:	bl	409dc8 <ferror@plt+0x7778>
  4072e8:	mov	x0, x25
  4072ec:	bl	402400 <free@plt>
  4072f0:	add	x0, sp, #0x1, lsl #12
  4072f4:	add	x0, x0, #0x250
  4072f8:	bl	40a6d8 <ferror@plt+0x8088>
  4072fc:	ldp	x28, x24, [sp, #24]
  407300:	mov	w23, #0x1                   	// #1
  407304:	cbnz	x19, 407174 <ferror@plt+0x4b24>
  407308:	b	407378 <ferror@plt+0x4d28>
  40730c:	cmp	x8, #0x1
  407310:	b.lt	40736c <ferror@plt+0x4d1c>  // b.tstop
  407314:	ldr	x23, [x1, #48]
  407318:	mov	x25, x27
  40731c:	add	x26, x23, x8, lsl #3
  407320:	ldr	x24, [x23]
  407324:	mov	w0, #0x10                  	// #16
  407328:	bl	4021c0 <malloc@plt>
  40732c:	cbz	x0, 4073b0 <ferror@plt+0x4d60>
  407330:	ldr	x8, [sp, #16]
  407334:	mov	x1, x0
  407338:	stp	x20, x24, [x0]
  40733c:	cmp	x19, x8
  407340:	b.cs	4075ac <ferror@plt+0x4f5c>  // b.hs, b.nlast
  407344:	mov	x0, x25
  407348:	str	x1, [x28, x19, lsl #3]
  40734c:	bl	40cc10 <ferror@plt+0xa5c0>
  407350:	cbz	x0, 4073b0 <ferror@plt+0x4d60>
  407354:	add	x23, x23, #0x8
  407358:	mov	x27, x0
  40735c:	cmp	x23, x26
  407360:	add	x19, x19, #0x1
  407364:	mov	x25, x0
  407368:	b.cc	407320 <ferror@plt+0x4cd0>  // b.lo, b.ul, b.last
  40736c:	ldr	x24, [sp, #32]
  407370:	mov	w23, #0x1                   	// #1
  407374:	cbnz	x19, 407174 <ferror@plt+0x4b24>
  407378:	mov	w26, wzr
  40737c:	b	40738c <ferror@plt+0x4d3c>
  407380:	ldr	x28, [sp, #24]
  407384:	mov	w26, w0
  407388:	mov	w23, #0x1                   	// #1
  40738c:	cbz	x27, 407128 <ferror@plt+0x4ad8>
  407390:	ldr	x25, [x27, #16]
  407394:	mov	x0, x27
  407398:	bl	40cd4c <ferror@plt+0xa6fc>
  40739c:	mov	x27, x0
  4073a0:	mov	x0, x25
  4073a4:	bl	402400 <free@plt>
  4073a8:	cbnz	x27, 407390 <ferror@plt+0x4d40>
  4073ac:	b	407128 <ferror@plt+0x4ad8>
  4073b0:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4073b4:	mov	w0, #0x3                   	// #3
  4073b8:	add	x1, x1, #0x6fd
  4073bc:	bl	409dc8 <ferror@plt+0x7778>
  4073c0:	mov	w26, #0xfffffff4            	// #-12
  4073c4:	mov	x27, x25
  4073c8:	b	407388 <ferror@plt+0x4d38>
  4073cc:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4073d0:	add	x1, x1, #0x6fd
  4073d4:	mov	w0, #0x3                   	// #3
  4073d8:	bl	409dc8 <ferror@plt+0x7778>
  4073dc:	b	407544 <ferror@plt+0x4ef4>
  4073e0:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4073e4:	add	x1, x1, #0x6fd
  4073e8:	mov	w0, #0x3                   	// #3
  4073ec:	bl	409dc8 <ferror@plt+0x7778>
  4073f0:	mov	x28, xzr
  4073f4:	b	407544 <ferror@plt+0x4ef4>
  4073f8:	add	x1, sp, #0x1, lsl #12
  4073fc:	add	x1, x1, #0x250
  407400:	mov	w0, w21
  407404:	mov	w2, wzr
  407408:	bl	402110 <unlinkat@plt>
  40740c:	cbz	w0, 40742c <ferror@plt+0x4ddc>
  407410:	adrp	x1, 419000 <ferror@plt+0x169b0>
  407414:	add	x3, sp, #0x1, lsl #12
  407418:	add	x1, x1, #0x89c
  40741c:	add	x3, x3, #0x250
  407420:	mov	w0, #0x3                   	// #3
  407424:	mov	x2, x22
  407428:	bl	409dc8 <ferror@plt+0x7778>
  40742c:	ldr	x8, [x19, #984]
  407430:	neg	w0, w28
  407434:	ldr	x22, [x8]
  407438:	bl	4022a0 <strerror@plt>
  40743c:	adrp	x1, 419000 <ferror@plt+0x169b0>
  407440:	mov	x3, x0
  407444:	add	x1, x1, #0x8b2
  407448:	mov	w0, #0x3                   	// #3
  40744c:	mov	x2, x22
  407450:	bl	409dc8 <ferror@plt+0x7778>
  407454:	bl	4025a0 <__errno_location@plt>
  407458:	ldr	w8, [x0]
  40745c:	neg	w19, w8
  407460:	b	4074c8 <ferror@plt+0x4e78>
  407464:	bl	4025a0 <__errno_location@plt>
  407468:	ldr	x8, [x19, #984]
  40746c:	ldr	w9, [x0]
  407470:	adrp	x1, 419000 <ferror@plt+0x169b0>
  407474:	add	x3, sp, #0x1, lsl #12
  407478:	ldr	x5, [x8]
  40747c:	add	x1, x1, #0x8d2
  407480:	add	x3, x3, #0x250
  407484:	mov	w0, #0x2                   	// #2
  407488:	mov	x2, x22
  40748c:	mov	x4, x22
  407490:	neg	w19, w9
  407494:	bl	409dc8 <ferror@plt+0x7778>
  407498:	b	4074c8 <ferror@plt+0x4e78>
  40749c:	ldr	x8, [x19, #984]
  4074a0:	mov	w0, #0x1c                  	// #28
  4074a4:	ldr	x22, [x8]
  4074a8:	bl	4022a0 <strerror@plt>
  4074ac:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4074b0:	mov	x3, x0
  4074b4:	add	x1, x1, #0x8f0
  4074b8:	mov	w0, #0x3                   	// #3
  4074bc:	mov	x2, x22
  4074c0:	bl	409dc8 <ferror@plt+0x7778>
  4074c4:	mov	w19, #0xffffffe4            	// #-28
  4074c8:	tbnz	w21, #31, 407504 <ferror@plt+0x4eb4>
  4074cc:	mov	w0, w21
  4074d0:	bl	4022b0 <close@plt>
  4074d4:	b	407504 <ferror@plt+0x4eb4>
  4074d8:	mov	x0, x24
  4074dc:	bl	402400 <free@plt>
  4074e0:	b	405eec <ferror@plt+0x389c>
  4074e4:	bl	4025a0 <__errno_location@plt>
  4074e8:	ldr	w8, [x0]
  4074ec:	adrp	x1, 418000 <ferror@plt+0x159b0>
  4074f0:	add	x1, x1, #0xd66
  4074f4:	mov	w0, #0x2                   	// #2
  4074f8:	mov	x2, x22
  4074fc:	neg	w19, w8
  407500:	bl	409dc8 <ferror@plt+0x7778>
  407504:	lsr	w21, w19, #31
  407508:	b	405704 <ferror@plt+0x30b4>
  40750c:	adrp	x1, 419000 <ferror@plt+0x169b0>
  407510:	add	x1, x1, #0x6fd
  407514:	mov	w0, #0x3                   	// #3
  407518:	bl	409dc8 <ferror@plt+0x7778>
  40751c:	b	40753c <ferror@plt+0x4eec>
  407520:	ldr	x0, [sp, #40]
  407524:	bl	40af58 <ferror@plt+0x8908>
  407528:	adrp	x1, 419000 <ferror@plt+0x169b0>
  40752c:	mov	w2, w0
  407530:	add	x1, x1, #0x719
  407534:	mov	w0, #0x3                   	// #3
  407538:	bl	409dc8 <ferror@plt+0x7778>
  40753c:	ldr	x0, [sp, #40]
  407540:	bl	40a78c <ferror@plt+0x813c>
  407544:	cbz	x22, 407558 <ferror@plt+0x4f08>
  407548:	mov	x0, x22
  40754c:	bl	40cd4c <ferror@plt+0xa6fc>
  407550:	mov	x22, x0
  407554:	cbnz	x0, 407548 <ferror@plt+0x4ef8>
  407558:	mov	x0, x28
  40755c:	bl	402400 <free@plt>
  407560:	mov	x0, x21
  407564:	bl	402400 <free@plt>
  407568:	b	406730 <ferror@plt+0x40e0>
  40756c:	adrp	x0, 419000 <ferror@plt+0x169b0>
  407570:	adrp	x1, 419000 <ferror@plt+0x169b0>
  407574:	adrp	x3, 419000 <ferror@plt+0x169b0>
  407578:	add	x0, x0, #0x6b6
  40757c:	add	x1, x1, #0x674
  407580:	add	x3, x3, #0x683
  407584:	mov	w2, #0x784                 	// #1924
  407588:	bl	402590 <__assert_fail@plt>
  40758c:	adrp	x0, 419000 <ferror@plt+0x169b0>
  407590:	adrp	x1, 419000 <ferror@plt+0x169b0>
  407594:	adrp	x3, 419000 <ferror@plt+0x169b0>
  407598:	add	x0, x0, #0x651
  40759c:	add	x1, x1, #0x674
  4075a0:	add	x3, x3, #0x683
  4075a4:	mov	w2, #0x767                 	// #1895
  4075a8:	bl	402590 <__assert_fail@plt>
  4075ac:	adrp	x0, 419000 <ferror@plt+0x169b0>
  4075b0:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4075b4:	adrp	x3, 419000 <ferror@plt+0x169b0>
  4075b8:	add	x0, x0, #0x741
  4075bc:	add	x1, x1, #0x674
  4075c0:	add	x3, x3, #0x751
  4075c4:	mov	w2, #0x700                 	// #1792
  4075c8:	bl	402590 <__assert_fail@plt>
  4075cc:	stp	x29, x30, [sp, #-96]!
  4075d0:	stp	x26, x25, [sp, #32]
  4075d4:	stp	x24, x23, [sp, #48]
  4075d8:	stp	x22, x21, [sp, #64]
  4075dc:	stp	x20, x19, [sp, #80]
  4075e0:	str	x27, [sp, #16]
  4075e4:	ldr	x27, [x0]
  4075e8:	mov	x20, x0
  4075ec:	mov	x0, x1
  4075f0:	mov	x29, sp
  4075f4:	mov	x21, x1
  4075f8:	bl	410eb4 <ferror@plt+0xe864>
  4075fc:	mov	x24, x0
  407600:	bl	402030 <strlen@plt>
  407604:	mov	x22, x0
  407608:	add	x1, x0, #0x79
  40760c:	mov	w0, #0x1                   	// #1
  407610:	bl	402230 <calloc@plt>
  407614:	cbz	x0, 4076a0 <ferror@plt+0x5050>
  407618:	str	x21, [x0]
  40761c:	ldr	w8, [x20, #24]
  407620:	add	x23, x22, #0x1
  407624:	mov	w9, #0x7fffffff            	// #2147483647
  407628:	add	x22, x0, #0x78
  40762c:	add	w8, w8, #0x1
  407630:	mov	x19, x0
  407634:	stp	w8, w9, [x0, #96]
  407638:	mov	x0, x22
  40763c:	mov	x1, x24
  407640:	mov	x2, x23
  407644:	bl	401ff0 <memcpy@plt>
  407648:	add	x0, x19, #0x30
  40764c:	mov	w1, #0x4                   	// #4
  407650:	str	x23, [x19, #88]
  407654:	bl	40a574 <ferror@plt+0x7f24>
  407658:	mov	x0, x21
  40765c:	bl	410ec0 <ferror@plt+0xe870>
  407660:	bl	402280 <strdup@plt>
  407664:	mov	w1, #0x2f                  	// #47
  407668:	mov	x24, x0
  40766c:	str	x0, [x19, #8]
  407670:	bl	4022d0 <strrchr@plt>
  407674:	sub	x8, x0, x24
  407678:	str	x8, [x19, #80]
  40767c:	ldr	x26, [x27, #4104]
  407680:	mov	x25, x0
  407684:	add	x1, x27, #0x8
  407688:	mov	x0, x24
  40768c:	mov	x2, x26
  407690:	bl	4021e0 <strncmp@plt>
  407694:	cbz	w0, 4076a8 <ferror@plt+0x5058>
  407698:	mov	x8, xzr
  40769c:	b	4076b8 <ferror@plt+0x5068>
  4076a0:	mov	w24, #0xfffffff4            	// #-12
  4076a4:	b	407798 <ferror@plt+0x5148>
  4076a8:	add	x8, x24, x26
  4076ac:	ldrb	w9, [x8], #1
  4076b0:	cmp	w9, #0x2f
  4076b4:	csel	x8, x8, xzr, eq  // eq = none
  4076b8:	str	x8, [x19, #16]
  4076bc:	ldr	x0, [x20, #56]
  4076c0:	mov	x1, x22
  4076c4:	mov	x2, x19
  4076c8:	bl	40aa14 <ferror@plt+0x83c4>
  4076cc:	tbnz	w0, #31, 40772c <ferror@plt+0x50dc>
  4076d0:	ldr	x0, [x19, #16]
  4076d4:	cbz	x0, 407708 <ferror@plt+0x50b8>
  4076d8:	sub	x8, x25, x0
  4076dc:	add	x23, x8, x23
  4076e0:	add	x1, x23, #0x4
  4076e4:	bl	40b09c <ferror@plt+0x8a4c>
  4076e8:	add	x8, x23, x0
  4076ec:	str	x0, [x19, #24]
  4076f0:	strb	wzr, [x8, #3]
  4076f4:	ldr	x0, [x20, #48]
  4076f8:	ldr	x1, [x19, #24]
  4076fc:	mov	x2, x19
  407700:	bl	40aa14 <ferror@plt+0x83c4>
  407704:	tbnz	w0, #31, 407754 <ferror@plt+0x5104>
  407708:	ldr	x4, [x19, #8]
  40770c:	adrp	x1, 419000 <ferror@plt+0x169b0>
  407710:	add	x1, x1, #0x3b8
  407714:	mov	w0, #0x7                   	// #7
  407718:	mov	x2, x19
  40771c:	mov	x3, x21
  407720:	bl	409dc8 <ferror@plt+0x7778>
  407724:	mov	w24, wzr
  407728:	b	407798 <ferror@plt+0x5148>
  40772c:	mov	w24, w0
  407730:	neg	w0, w0
  407734:	bl	4022a0 <strerror@plt>
  407738:	adrp	x1, 419000 <ferror@plt+0x169b0>
  40773c:	mov	x3, x0
  407740:	add	x1, x1, #0x3a0
  407744:	mov	w0, #0x3                   	// #3
  407748:	mov	x2, x22
  40774c:	bl	409dc8 <ferror@plt+0x7778>
  407750:	b	407788 <ferror@plt+0x5138>
  407754:	ldr	x21, [x19, #24]
  407758:	mov	w24, w0
  40775c:	neg	w0, w0
  407760:	bl	4022a0 <strerror@plt>
  407764:	adrp	x1, 419000 <ferror@plt+0x169b0>
  407768:	mov	x3, x0
  40776c:	add	x1, x1, #0x3a0
  407770:	mov	w0, #0x3                   	// #3
  407774:	mov	x2, x21
  407778:	bl	409dc8 <ferror@plt+0x7778>
  40777c:	ldr	x0, [x20, #56]
  407780:	mov	x1, x22
  407784:	bl	40ad40 <ferror@plt+0x86f0>
  407788:	ldr	x0, [x19, #24]
  40778c:	bl	402400 <free@plt>
  407790:	mov	x0, x19
  407794:	bl	402400 <free@plt>
  407798:	mov	w0, w24
  40779c:	ldp	x20, x19, [sp, #80]
  4077a0:	ldp	x22, x21, [sp, #64]
  4077a4:	ldp	x24, x23, [sp, #48]
  4077a8:	ldp	x26, x25, [sp, #32]
  4077ac:	ldr	x27, [sp, #16]
  4077b0:	ldp	x29, x30, [sp], #96
  4077b4:	ret
  4077b8:	stp	x29, x30, [sp, #-64]!
  4077bc:	stp	x22, x21, [sp, #32]
  4077c0:	stp	x20, x19, [sp, #48]
  4077c4:	mov	x19, x0
  4077c8:	ldr	x0, [x0, #64]
  4077cc:	str	x23, [sp, #16]
  4077d0:	mov	x29, sp
  4077d4:	bl	40a78c <ferror@plt+0x813c>
  4077d8:	ldr	x0, [x19, #48]
  4077dc:	bl	40a78c <ferror@plt+0x813c>
  4077e0:	ldr	x0, [x19, #56]
  4077e4:	bl	40a78c <ferror@plt+0x813c>
  4077e8:	ldr	x8, [x19, #24]
  4077ec:	add	x20, x19, #0x10
  4077f0:	cbz	x8, 407864 <ferror@plt+0x5214>
  4077f4:	adrp	x21, 419000 <ferror@plt+0x169b0>
  4077f8:	mov	x23, xzr
  4077fc:	add	x21, x21, #0x386
  407800:	ldr	x8, [x19, #16]
  407804:	mov	w0, #0x7                   	// #7
  407808:	mov	x1, x21
  40780c:	ldr	x22, [x8, x23, lsl #3]
  407810:	ldp	x3, x4, [x22]
  407814:	mov	x2, x22
  407818:	bl	409dc8 <ferror@plt+0x7778>
  40781c:	add	x0, x22, #0x30
  407820:	bl	40a6d8 <ferror@plt+0x8088>
  407824:	ldr	x0, [x22]
  407828:	bl	410a3c <ferror@plt+0xe3ec>
  40782c:	ldr	x0, [x22, #32]
  407830:	bl	412d8c <ferror@plt+0x1073c>
  407834:	ldr	x0, [x22, #40]
  407838:	bl	413468 <ferror@plt+0x10e18>
  40783c:	ldr	x0, [x22, #24]
  407840:	bl	402400 <free@plt>
  407844:	ldr	x0, [x22, #8]
  407848:	bl	402400 <free@plt>
  40784c:	mov	x0, x22
  407850:	bl	402400 <free@plt>
  407854:	ldr	x8, [x19, #24]
  407858:	add	x23, x23, #0x1
  40785c:	cmp	x23, x8
  407860:	b.cc	407800 <ferror@plt+0x51b0>  // b.lo, b.ul, b.last
  407864:	mov	x0, x20
  407868:	bl	40a6d8 <ferror@plt+0x8088>
  40786c:	ldr	x0, [x19, #8]
  407870:	ldp	x20, x19, [sp, #48]
  407874:	ldp	x22, x21, [sp, #32]
  407878:	ldr	x23, [sp, #16]
  40787c:	ldp	x29, x30, [sp], #64
  407880:	b	40bd14 <ferror@plt+0x96c4>
  407884:	sub	sp, sp, #0xf0
  407888:	stp	x29, x30, [sp, #144]
  40788c:	stp	x28, x27, [sp, #160]
  407890:	stp	x26, x25, [sp, #176]
  407894:	stp	x24, x23, [sp, #192]
  407898:	stp	x22, x21, [sp, #208]
  40789c:	stp	x20, x19, [sp, #224]
  4078a0:	add	x29, sp, #0x90
  4078a4:	mov	x20, x3
  4078a8:	mov	x21, x2
  4078ac:	str	x1, [sp]
  4078b0:	mov	x22, x0
  4078b4:	bl	4024b0 <dirfd@plt>
  4078b8:	mov	w23, w0
  4078bc:	mov	x0, x22
  4078c0:	bl	402250 <readdir@plt>
  4078c4:	cbz	x0, 407afc <ferror@plt+0x54ac>
  4078c8:	adrp	x25, 418000 <ferror@plt+0x159b0>
  4078cc:	adrp	x26, 418000 <ferror@plt+0x159b0>
  4078d0:	add	x24, x20, x21
  4078d4:	mov	w8, #0x1                   	// #1
  4078d8:	add	x25, x25, #0xdbb
  4078dc:	add	x26, x26, #0xdc1
  4078e0:	str	w8, [sp, #12]
  4078e4:	b	407910 <ferror@plt+0x52c0>
  4078e8:	adrp	x1, 418000 <ferror@plt+0x159b0>
  4078ec:	mov	w0, #0x3                   	// #3
  4078f0:	add	x1, x1, #0xdc8
  4078f4:	mov	x2, x20
  4078f8:	mov	x3, x19
  4078fc:	strb	wzr, [x24]
  407900:	bl	409dc8 <ferror@plt+0x7778>
  407904:	mov	x0, x22
  407908:	bl	402250 <readdir@plt>
  40790c:	cbz	x0, 407b04 <ferror@plt+0x54b4>
  407910:	mov	x19, x0
  407914:	ldrb	w8, [x19, #19]!
  407918:	cmp	w8, #0x2e
  40791c:	b.ne	407938 <ferror@plt+0x52e8>  // b.any
  407920:	ldrb	w8, [x0, #20]
  407924:	cbz	w8, 407904 <ferror@plt+0x52b4>
  407928:	cmp	w8, #0x2e
  40792c:	b.ne	407938 <ferror@plt+0x52e8>  // b.any
  407930:	ldrb	w8, [x0, #21]
  407934:	cbz	w8, 407904 <ferror@plt+0x52b4>
  407938:	mov	x0, x19
  40793c:	mov	x1, x25
  407940:	bl	402390 <strcmp@plt>
  407944:	cbz	w0, 407904 <ferror@plt+0x52b4>
  407948:	mov	x0, x19
  40794c:	mov	x1, x26
  407950:	bl	402390 <strcmp@plt>
  407954:	cbz	w0, 407904 <ferror@plt+0x52b4>
  407958:	mov	x0, x19
  40795c:	bl	402030 <strlen@plt>
  407960:	add	x28, x0, x21
  407964:	add	x8, x28, #0x2
  407968:	cmp	x8, #0x1, lsl #12
  40796c:	b.cs	4078e8 <ferror@plt+0x5298>  // b.hs, b.nlast
  407970:	mov	x27, x0
  407974:	add	x3, sp, #0x10
  407978:	mov	w0, wzr
  40797c:	mov	w1, w23
  407980:	mov	x2, x19
  407984:	mov	w4, wzr
  407988:	bl	402640 <__fxstatat@plt>
  40798c:	tbnz	w0, #31, 4079dc <ferror@plt+0x538c>
  407990:	ldr	w8, [sp, #32]
  407994:	and	w3, w8, #0xf000
  407998:	cmp	w3, #0x8, lsl #12
  40799c:	b.eq	4079f8 <ferror@plt+0x53a8>  // b.none
  4079a0:	cmp	w3, #0x4, lsl #12
  4079a4:	b.ne	407a34 <ferror@plt+0x53e4>  // b.any
  4079a8:	add	x2, x27, #0x1
  4079ac:	mov	x0, x24
  4079b0:	mov	x1, x19
  4079b4:	bl	401ff0 <memcpy@plt>
  4079b8:	add	x8, x28, #0x101
  4079bc:	cmp	x8, #0x1, lsl #12
  4079c0:	b.cc	407a4c <ferror@plt+0x53fc>  // b.lo, b.ul, b.last
  4079c4:	adrp	x1, 418000 <ferror@plt+0x159b0>
  4079c8:	mov	w0, #0x3                   	// #3
  4079cc:	add	x1, x1, #0xdf4
  4079d0:	mov	x2, x20
  4079d4:	bl	409dc8 <ferror@plt+0x7778>
  4079d8:	b	407904 <ferror@plt+0x52b4>
  4079dc:	adrp	x1, 418000 <ferror@plt+0x159b0>
  4079e0:	mov	w0, #0x3                   	// #3
  4079e4:	add	x1, x1, #0xddf
  4079e8:	mov	w2, w23
  4079ec:	mov	x3, x19
  4079f0:	bl	409dc8 <ferror@plt+0x7778>
  4079f4:	b	407904 <ferror@plt+0x52b4>
  4079f8:	mov	x0, x19
  4079fc:	mov	x1, x27
  407a00:	bl	40b314 <ferror@plt+0x8cc4>
  407a04:	tbz	w0, #0, 407904 <ferror@plt+0x52b4>
  407a08:	add	x2, x27, #0x1
  407a0c:	mov	x0, x24
  407a10:	mov	x1, x19
  407a14:	bl	401ff0 <memcpy@plt>
  407a18:	ldr	x3, [sp, #104]
  407a1c:	ldr	x8, [sp]
  407a20:	cmp	x3, x8
  407a24:	b.gt	407b28 <ferror@plt+0x54d8>
  407a28:	mov	w8, #0x1                   	// #1
  407a2c:	str	w8, [sp, #12]
  407a30:	b	407904 <ferror@plt+0x52b4>
  407a34:	adrp	x1, 418000 <ferror@plt+0x159b0>
  407a38:	mov	w0, #0x3                   	// #3
  407a3c:	add	x1, x1, #0xe5e
  407a40:	mov	x2, x20
  407a44:	bl	409dc8 <ferror@plt+0x7778>
  407a48:	b	407904 <ferror@plt+0x52b4>
  407a4c:	mov	w0, w23
  407a50:	mov	x1, x19
  407a54:	mov	w2, wzr
  407a58:	bl	402570 <openat@plt>
  407a5c:	tbnz	w0, #31, 407acc <ferror@plt+0x547c>
  407a60:	mov	w27, w0
  407a64:	bl	4022f0 <fdopendir@plt>
  407a68:	cbz	x0, 407adc <ferror@plt+0x548c>
  407a6c:	ldr	x1, [sp]
  407a70:	mov	w8, #0x2f                  	// #47
  407a74:	add	x2, x28, #0x1
  407a78:	mov	x3, x20
  407a7c:	mov	x19, x0
  407a80:	strh	w8, [x20, x28]
  407a84:	bl	407884 <ferror@plt+0x5234>
  407a88:	mov	w27, w0
  407a8c:	mov	x0, x19
  407a90:	bl	402290 <closedir@plt>
  407a94:	cbz	w27, 407b40 <ferror@plt+0x54f0>
  407a98:	str	w27, [sp, #12]
  407a9c:	tbz	w27, #31, 407904 <ferror@plt+0x52b4>
  407aa0:	ldr	w8, [sp, #12]
  407aa4:	strb	wzr, [x20, x28]
  407aa8:	neg	w0, w8
  407aac:	bl	4022a0 <strerror@plt>
  407ab0:	adrp	x1, 418000 <ferror@plt+0x159b0>
  407ab4:	mov	x3, x0
  407ab8:	mov	w0, #0x3                   	// #3
  407abc:	add	x1, x1, #0xe7c
  407ac0:	mov	x2, x20
  407ac4:	bl	409dc8 <ferror@plt+0x7778>
  407ac8:	b	407a28 <ferror@plt+0x53d8>
  407acc:	adrp	x1, 418000 <ferror@plt+0x159b0>
  407ad0:	mov	w0, #0x3                   	// #3
  407ad4:	add	x1, x1, #0xe13
  407ad8:	b	4079e8 <ferror@plt+0x5398>
  407adc:	adrp	x1, 418000 <ferror@plt+0x159b0>
  407ae0:	mov	w0, #0x3                   	// #3
  407ae4:	add	x1, x1, #0xe31
  407ae8:	mov	w2, w27
  407aec:	bl	409dc8 <ferror@plt+0x7778>
  407af0:	mov	w0, w27
  407af4:	bl	4022b0 <close@plt>
  407af8:	b	407904 <ferror@plt+0x52b4>
  407afc:	mov	w8, #0x1                   	// #1
  407b00:	str	w8, [sp, #12]
  407b04:	ldr	w0, [sp, #12]
  407b08:	ldp	x20, x19, [sp, #224]
  407b0c:	ldp	x22, x21, [sp, #208]
  407b10:	ldp	x24, x23, [sp, #192]
  407b14:	ldp	x26, x25, [sp, #176]
  407b18:	ldp	x28, x27, [sp, #160]
  407b1c:	ldp	x29, x30, [sp, #144]
  407b20:	add	sp, sp, #0xf0
  407b24:	ret
  407b28:	ldr	x4, [sp]
  407b2c:	adrp	x1, 418000 <ferror@plt+0x159b0>
  407b30:	add	x1, x1, #0xe44
  407b34:	mov	w0, #0x7                   	// #7
  407b38:	mov	x2, x20
  407b3c:	bl	409dc8 <ferror@plt+0x7778>
  407b40:	str	wzr, [sp, #12]
  407b44:	b	407b04 <ferror@plt+0x54b4>
  407b48:	stp	x29, x30, [sp, #-32]!
  407b4c:	str	x19, [sp, #16]
  407b50:	mov	x3, x0
  407b54:	ldr	x4, [x3], #16
  407b58:	mov	x19, x0
  407b5c:	mov	x29, sp
  407b60:	cbz	x4, 407b6c <ferror@plt+0x551c>
  407b64:	ldr	x5, [x4, #8]
  407b68:	b	407b74 <ferror@plt+0x5524>
  407b6c:	adrp	x5, 418000 <ferror@plt+0x159b0>
  407b70:	add	x5, x5, #0xed2
  407b74:	adrp	x1, 418000 <ferror@plt+0x159b0>
  407b78:	add	x1, x1, #0xe8b
  407b7c:	mov	w0, #0x7                   	// #7
  407b80:	mov	x2, x19
  407b84:	bl	409dc8 <ferror@plt+0x7778>
  407b88:	mov	x0, x19
  407b8c:	ldr	x19, [sp, #16]
  407b90:	ldp	x29, x30, [sp], #32
  407b94:	b	402400 <free@plt>
  407b98:	stp	x29, x30, [sp, #-64]!
  407b9c:	stp	x20, x19, [sp, #48]
  407ba0:	mov	x20, x1
  407ba4:	adrp	x1, 419000 <ferror@plt+0x169b0>
  407ba8:	mov	x19, x0
  407bac:	add	x1, x1, #0xf21
  407bb0:	mov	x0, x20
  407bb4:	stp	x24, x23, [sp, #16]
  407bb8:	stp	x22, x21, [sp, #32]
  407bbc:	mov	x29, sp
  407bc0:	bl	402390 <strcmp@plt>
  407bc4:	cbz	w0, 407bf4 <ferror@plt+0x55a4>
  407bc8:	adrp	x1, 419000 <ferror@plt+0x169b0>
  407bcc:	add	x1, x1, #0xf18
  407bd0:	mov	x0, x20
  407bd4:	bl	402390 <strcmp@plt>
  407bd8:	cbz	w0, 407c04 <ferror@plt+0x55b4>
  407bdc:	mov	x0, x20
  407be0:	bl	402030 <strlen@plt>
  407be4:	mov	w24, wzr
  407be8:	mov	w21, wzr
  407bec:	add	x22, x0, #0x1
  407bf0:	b	407c10 <ferror@plt+0x55c0>
  407bf4:	mov	x22, xzr
  407bf8:	mov	w24, #0x1                   	// #1
  407bfc:	mov	w21, #0x1                   	// #1
  407c00:	b	407c10 <ferror@plt+0x55c0>
  407c04:	mov	x22, xzr
  407c08:	mov	w21, #0x2                   	// #2
  407c0c:	mov	w24, #0x1                   	// #1
  407c10:	add	x0, x22, #0x18
  407c14:	bl	4021c0 <malloc@plt>
  407c18:	cbz	x0, 407c30 <ferror@plt+0x55e0>
  407c1c:	mov	x23, x0
  407c20:	str	w21, [x0, #8]
  407c24:	cbz	w24, 407c50 <ferror@plt+0x5600>
  407c28:	str	xzr, [x23, #16]
  407c2c:	b	407c68 <ferror@plt+0x5618>
  407c30:	ldp	x20, x19, [sp, #48]
  407c34:	ldp	x22, x21, [sp, #32]
  407c38:	ldp	x24, x23, [sp, #16]
  407c3c:	adrp	x1, 419000 <ferror@plt+0x169b0>
  407c40:	add	x1, x1, #0x237
  407c44:	mov	w0, #0x3                   	// #3
  407c48:	ldp	x29, x30, [sp], #64
  407c4c:	b	409dc8 <ferror@plt+0x7778>
  407c50:	sub	x8, x22, #0x1
  407c54:	add	x0, x23, #0x18
  407c58:	mov	x1, x20
  407c5c:	mov	x2, x22
  407c60:	str	x8, [x23, #16]
  407c64:	bl	401ff0 <memcpy@plt>
  407c68:	adrp	x1, 419000 <ferror@plt+0x169b0>
  407c6c:	add	x1, x1, #0x252
  407c70:	mov	w0, #0x7                   	// #7
  407c74:	mov	x2, x20
  407c78:	mov	w3, w21
  407c7c:	bl	409dc8 <ferror@plt+0x7778>
  407c80:	ldr	x8, [x19, #4128]
  407c84:	str	x8, [x23]
  407c88:	str	x23, [x19, #4128]
  407c8c:	ldp	x20, x19, [sp, #48]
  407c90:	ldp	x22, x21, [sp, #32]
  407c94:	ldp	x24, x23, [sp, #16]
  407c98:	ldp	x29, x30, [sp], #64
  407c9c:	ret
  407ca0:	sub	sp, sp, #0x80
  407ca4:	stp	x24, x23, [sp, #80]
  407ca8:	mov	x24, x0
  407cac:	mov	x0, x2
  407cb0:	stp	x29, x30, [sp, #32]
  407cb4:	stp	x28, x27, [sp, #48]
  407cb8:	stp	x26, x25, [sp, #64]
  407cbc:	stp	x22, x21, [sp, #96]
  407cc0:	stp	x20, x19, [sp, #112]
  407cc4:	add	x29, sp, #0x20
  407cc8:	mov	x20, x3
  407ccc:	mov	x26, x2
  407cd0:	mov	x21, x1
  407cd4:	bl	402030 <strlen@plt>
  407cd8:	mov	x22, x0
  407cdc:	cbz	x20, 407cf0 <ferror@plt+0x56a0>
  407ce0:	mov	x0, x20
  407ce4:	bl	402030 <strlen@plt>
  407ce8:	mov	x23, x0
  407cec:	b	407d0c <ferror@plt+0x56bc>
  407cf0:	mov	x0, x26
  407cf4:	bl	4023a0 <basename@plt>
  407cf8:	mov	x20, x0
  407cfc:	bl	402030 <strlen@plt>
  407d00:	mvn	x8, x0
  407d04:	mov	x23, x0
  407d08:	add	x22, x22, x8
  407d0c:	ldr	x27, [x21]
  407d10:	ldr	x25, [x24]
  407d14:	cbz	x27, 407d58 <ferror@plt+0x5708>
  407d18:	mov	x28, xzr
  407d1c:	mov	w19, #0x1                   	// #1
  407d20:	ldr	x8, [x25, x28, lsl #3]
  407d24:	mov	x0, x20
  407d28:	ldr	x1, [x8, #16]
  407d2c:	bl	402390 <strcmp@plt>
  407d30:	cbz	w0, 407e54 <ferror@plt+0x5804>
  407d34:	tbnz	w0, #31, 407d4c <ferror@plt+0x56fc>
  407d38:	add	x28, x28, #0x1
  407d3c:	cmp	x27, x28
  407d40:	cset	w19, hi  // hi = pmore
  407d44:	b.ne	407d20 <ferror@plt+0x56d0>  // b.any
  407d48:	mov	x28, x27
  407d4c:	str	x26, [sp, #16]
  407d50:	stur	x21, [x29, #-8]
  407d54:	b	407d68 <ferror@plt+0x5718>
  407d58:	str	x26, [sp, #16]
  407d5c:	stur	x21, [x29, #-8]
  407d60:	mov	x28, xzr
  407d64:	mov	w19, wzr
  407d68:	add	x21, x22, x23
  407d6c:	add	x0, x21, #0x1a
  407d70:	bl	4021c0 <malloc@plt>
  407d74:	cbz	x0, 407e28 <ferror@plt+0x57d8>
  407d78:	add	x8, x27, #0x1
  407d7c:	mov	x26, x0
  407d80:	lsl	x1, x8, #3
  407d84:	mov	x0, x25
  407d88:	str	x8, [sp, #8]
  407d8c:	bl	402260 <realloc@plt>
  407d90:	cbz	x0, 407e8c <ferror@plt+0x583c>
  407d94:	mov	x25, x0
  407d98:	str	x0, [x24]
  407d9c:	tbz	w19, #0, 407db4 <ferror@plt+0x5764>
  407da0:	add	x1, x25, x28, lsl #3
  407da4:	sub	x8, x27, x28
  407da8:	add	x0, x1, #0x8
  407dac:	lsl	x2, x8, #3
  407db0:	bl	402000 <memmove@plt>
  407db4:	stp	x22, x23, [x26]
  407db8:	ldr	x1, [sp, #16]
  407dbc:	add	x24, x26, #0x18
  407dc0:	add	x19, x24, x22
  407dc4:	str	x26, [x25, x28, lsl #3]
  407dc8:	add	x25, x19, #0x1
  407dcc:	mov	x0, x24
  407dd0:	mov	x2, x22
  407dd4:	str	x25, [x26, #16]
  407dd8:	bl	401ff0 <memcpy@plt>
  407ddc:	mov	w8, #0x2f                  	// #47
  407de0:	mov	x0, x25
  407de4:	mov	x1, x20
  407de8:	mov	x2, x23
  407dec:	strb	w8, [x19]
  407df0:	bl	401ff0 <memcpy@plt>
  407df4:	add	x8, x21, x24
  407df8:	strb	wzr, [x8, #1]
  407dfc:	ldur	x8, [x29, #-8]
  407e00:	ldr	x9, [sp, #8]
  407e04:	str	x9, [x8]
  407e08:	ldp	x20, x19, [sp, #112]
  407e0c:	ldp	x22, x21, [sp, #96]
  407e10:	ldp	x24, x23, [sp, #80]
  407e14:	ldp	x26, x25, [sp, #64]
  407e18:	ldp	x28, x27, [sp, #48]
  407e1c:	ldp	x29, x30, [sp, #32]
  407e20:	add	sp, sp, #0x80
  407e24:	ret
  407e28:	ldp	x20, x19, [sp, #112]
  407e2c:	ldp	x22, x21, [sp, #96]
  407e30:	ldp	x24, x23, [sp, #80]
  407e34:	ldp	x26, x25, [sp, #64]
  407e38:	ldp	x28, x27, [sp, #48]
  407e3c:	ldp	x29, x30, [sp, #32]
  407e40:	adrp	x1, 419000 <ferror@plt+0x169b0>
  407e44:	add	x1, x1, #0x6d
  407e48:	mov	w0, #0x3                   	// #3
  407e4c:	add	sp, sp, #0x80
  407e50:	b	409dc8 <ferror@plt+0x7778>
  407e54:	mov	w2, w22
  407e58:	mov	x3, x26
  407e5c:	mov	x4, x20
  407e60:	ldp	x20, x19, [sp, #112]
  407e64:	ldp	x22, x21, [sp, #96]
  407e68:	ldp	x24, x23, [sp, #80]
  407e6c:	ldp	x26, x25, [sp, #64]
  407e70:	ldp	x28, x27, [sp, #48]
  407e74:	ldp	x29, x30, [sp, #32]
  407e78:	adrp	x1, 419000 <ferror@plt+0x169b0>
  407e7c:	add	x1, x1, #0x44
  407e80:	mov	w0, #0x7                   	// #7
  407e84:	add	sp, sp, #0x80
  407e88:	b	409dc8 <ferror@plt+0x7778>
  407e8c:	adrp	x1, 419000 <ferror@plt+0x169b0>
  407e90:	add	x1, x1, #0x6d
  407e94:	mov	w0, #0x3                   	// #3
  407e98:	bl	409dc8 <ferror@plt+0x7778>
  407e9c:	mov	x0, x26
  407ea0:	ldp	x20, x19, [sp, #112]
  407ea4:	ldp	x22, x21, [sp, #96]
  407ea8:	ldp	x24, x23, [sp, #80]
  407eac:	ldp	x26, x25, [sp, #64]
  407eb0:	ldp	x28, x27, [sp, #48]
  407eb4:	ldp	x29, x30, [sp, #32]
  407eb8:	add	sp, sp, #0x80
  407ebc:	b	402400 <free@plt>
  407ec0:	sub	sp, sp, #0x160
  407ec4:	stp	x22, x21, [sp, #320]
  407ec8:	mov	x21, x0
  407ecc:	add	x8, sp, #0x20
  407ed0:	mov	w9, #0x100                 	// #256
  407ed4:	mov	x0, x1
  407ed8:	stp	x29, x30, [sp, #288]
  407edc:	stp	x28, x23, [sp, #304]
  407ee0:	stp	x20, x19, [sp, #336]
  407ee4:	add	x29, sp, #0x120
  407ee8:	mov	x19, x1
  407eec:	stp	x8, x9, [sp, #8]
  407ef0:	strb	wzr, [sp, #24]
  407ef4:	bl	4020f0 <opendir@plt>
  407ef8:	cbz	x0, 407f54 <ferror@plt+0x5904>
  407efc:	mov	x20, x0
  407f00:	mov	x0, x19
  407f04:	bl	402030 <strlen@plt>
  407f08:	mov	x22, x0
  407f0c:	add	x1, x0, #0x2
  407f10:	add	x0, sp, #0x8
  407f14:	bl	40aff8 <ferror@plt+0x89a8>
  407f18:	tbnz	w0, #31, 407f78 <ferror@plt+0x5928>
  407f1c:	ldr	x23, [sp, #8]
  407f20:	mov	x1, x19
  407f24:	mov	x2, x22
  407f28:	mov	x0, x23
  407f2c:	bl	401ff0 <memcpy@plt>
  407f30:	mov	w8, #0x2f                  	// #47
  407f34:	add	x2, x22, #0x1
  407f38:	add	x3, sp, #0x8
  407f3c:	mov	x0, x21
  407f40:	mov	x1, x20
  407f44:	strh	w8, [x23, x22]
  407f48:	bl	407fa8 <ferror@plt+0x5958>
  407f4c:	mov	w21, w0
  407f50:	b	407f7c <ferror@plt+0x592c>
  407f54:	bl	4025a0 <__errno_location@plt>
  407f58:	ldr	w8, [x0]
  407f5c:	adrp	x1, 418000 <ferror@plt+0x159b0>
  407f60:	add	x1, x1, #0xd66
  407f64:	mov	w0, #0x3                   	// #3
  407f68:	mov	x2, x19
  407f6c:	neg	w21, w8
  407f70:	bl	409dc8 <ferror@plt+0x7778>
  407f74:	b	407f84 <ferror@plt+0x5934>
  407f78:	mov	w21, #0xfffffff4            	// #-12
  407f7c:	mov	x0, x20
  407f80:	bl	402290 <closedir@plt>
  407f84:	add	x0, sp, #0x8
  407f88:	bl	40b088 <ferror@plt+0x8a38>
  407f8c:	mov	w0, w21
  407f90:	ldp	x20, x19, [sp, #336]
  407f94:	ldp	x22, x21, [sp, #320]
  407f98:	ldp	x28, x23, [sp, #304]
  407f9c:	ldp	x29, x30, [sp, #288]
  407fa0:	add	sp, sp, #0x160
  407fa4:	ret
  407fa8:	sub	sp, sp, #0xf0
  407fac:	str	x0, [sp]
  407fb0:	mov	x0, x1
  407fb4:	stp	x29, x30, [sp, #144]
  407fb8:	stp	x28, x27, [sp, #160]
  407fbc:	stp	x26, x25, [sp, #176]
  407fc0:	stp	x24, x23, [sp, #192]
  407fc4:	stp	x22, x21, [sp, #208]
  407fc8:	stp	x20, x19, [sp, #224]
  407fcc:	add	x29, sp, #0x90
  407fd0:	mov	x27, x3
  407fd4:	mov	x20, x2
  407fd8:	mov	x21, x1
  407fdc:	bl	4024b0 <dirfd@plt>
  407fe0:	mov	w22, w0
  407fe4:	mov	x0, x21
  407fe8:	bl	402250 <readdir@plt>
  407fec:	cbz	x0, 408210 <ferror@plt+0x5bc0>
  407ff0:	adrp	x19, 418000 <ferror@plt+0x159b0>
  407ff4:	adrp	x28, 418000 <ferror@plt+0x159b0>
  407ff8:	mov	x26, x0
  407ffc:	add	x19, x19, #0xdbb
  408000:	add	x28, x28, #0xdc1
  408004:	stp	w22, wzr, [sp, #8]
  408008:	b	408048 <ferror@plt+0x59f8>
  40800c:	neg	w0, w23
  408010:	strb	wzr, [x28, x25]
  408014:	bl	4022a0 <strerror@plt>
  408018:	adrp	x1, 418000 <ferror@plt+0x159b0>
  40801c:	mov	x3, x0
  408020:	mov	w0, #0x3                   	// #3
  408024:	add	x1, x1, #0xe7c
  408028:	mov	x2, x28
  40802c:	bl	409dc8 <ferror@plt+0x7778>
  408030:	str	wzr, [sp, #12]
  408034:	mov	x28, x24
  408038:	mov	x0, x21
  40803c:	bl	402250 <readdir@plt>
  408040:	mov	x26, x0
  408044:	cbz	x0, 408214 <ferror@plt+0x5bc4>
  408048:	mov	x22, x26
  40804c:	ldrb	w8, [x22, #19]!
  408050:	cmp	w8, #0x2e
  408054:	b.ne	408070 <ferror@plt+0x5a20>  // b.any
  408058:	ldrb	w8, [x26, #20]
  40805c:	cbz	w8, 408038 <ferror@plt+0x59e8>
  408060:	cmp	w8, #0x2e
  408064:	b.ne	408070 <ferror@plt+0x5a20>  // b.any
  408068:	ldrb	w8, [x26, #21]
  40806c:	cbz	w8, 408038 <ferror@plt+0x59e8>
  408070:	mov	x0, x22
  408074:	mov	x1, x19
  408078:	bl	402390 <strcmp@plt>
  40807c:	cbz	w0, 408038 <ferror@plt+0x59e8>
  408080:	mov	x0, x22
  408084:	mov	x1, x28
  408088:	bl	402390 <strcmp@plt>
  40808c:	cbz	w0, 408038 <ferror@plt+0x59e8>
  408090:	mov	x0, x22
  408094:	bl	402030 <strlen@plt>
  408098:	add	x25, x0, x20
  40809c:	mov	x23, x0
  4080a0:	add	x1, x25, #0x2
  4080a4:	mov	x0, x27
  4080a8:	bl	40aff8 <ferror@plt+0x89a8>
  4080ac:	tbnz	w0, #31, 4080fc <ferror@plt+0x5aac>
  4080b0:	mov	x24, x28
  4080b4:	ldr	x28, [x27]
  4080b8:	add	x2, x23, #0x1
  4080bc:	mov	x1, x22
  4080c0:	add	x0, x28, x20
  4080c4:	bl	401ff0 <memcpy@plt>
  4080c8:	ldrb	w8, [x26, #18]
  4080cc:	cmp	w8, #0x4
  4080d0:	b.eq	408168 <ferror@plt+0x5b18>  // b.none
  4080d4:	cmp	w8, #0x8
  4080d8:	b.ne	408118 <ferror@plt+0x5ac8>  // b.any
  4080dc:	ldr	x0, [sp]
  4080e0:	mov	x1, x20
  4080e4:	mov	x2, x23
  4080e8:	mov	x3, x28
  4080ec:	bl	408238 <ferror@plt+0x5be8>
  4080f0:	mov	w23, w0
  4080f4:	tbz	w23, #31, 4081bc <ferror@plt+0x5b6c>
  4080f8:	b	40800c <ferror@plt+0x59bc>
  4080fc:	adrp	x1, 419000 <ferror@plt+0x169b0>
  408100:	mov	w0, #0x3                   	// #3
  408104:	add	x1, x1, #0x274
  408108:	bl	409dc8 <ferror@plt+0x7778>
  40810c:	mov	w8, #0xfffffff4            	// #-12
  408110:	str	w8, [sp, #12]
  408114:	b	408038 <ferror@plt+0x59e8>
  408118:	ldr	w26, [sp, #8]
  40811c:	add	x3, sp, #0x10
  408120:	mov	w0, wzr
  408124:	mov	x2, x22
  408128:	mov	w1, w26
  40812c:	mov	w4, wzr
  408130:	bl	402640 <__fxstatat@plt>
  408134:	tbnz	w0, #31, 4081d4 <ferror@plt+0x5b84>
  408138:	ldr	w8, [sp, #32]
  40813c:	and	w3, w8, #0xf000
  408140:	cmp	w3, #0x4, lsl #12
  408144:	b.eq	408168 <ferror@plt+0x5b18>  // b.none
  408148:	cmp	w3, #0x8, lsl #12
  40814c:	b.eq	4080dc <ferror@plt+0x5a8c>  // b.none
  408150:	adrp	x1, 418000 <ferror@plt+0x159b0>
  408154:	mov	w0, #0x3                   	// #3
  408158:	add	x1, x1, #0xe5e
  40815c:	mov	x2, x28
  408160:	bl	409dc8 <ferror@plt+0x7778>
  408164:	b	408034 <ferror@plt+0x59e4>
  408168:	ldr	w26, [sp, #8]
  40816c:	mov	x1, x22
  408170:	mov	w2, wzr
  408174:	mov	w0, w26
  408178:	bl	402570 <openat@plt>
  40817c:	tbnz	w0, #31, 4081c4 <ferror@plt+0x5b74>
  408180:	mov	w23, w0
  408184:	bl	4022f0 <fdopendir@plt>
  408188:	cbz	x0, 4081f0 <ferror@plt+0x5ba0>
  40818c:	mov	x22, x0
  408190:	ldr	x0, [sp]
  408194:	mov	w8, #0x2f                  	// #47
  408198:	add	x2, x25, #0x1
  40819c:	mov	x1, x22
  4081a0:	mov	x3, x27
  4081a4:	strh	w8, [x28, x25]
  4081a8:	bl	407fa8 <ferror@plt+0x5958>
  4081ac:	mov	w23, w0
  4081b0:	mov	x0, x22
  4081b4:	bl	402290 <closedir@plt>
  4081b8:	tbnz	w23, #31, 40800c <ferror@plt+0x59bc>
  4081bc:	str	w23, [sp, #12]
  4081c0:	b	408034 <ferror@plt+0x59e4>
  4081c4:	adrp	x1, 418000 <ferror@plt+0x159b0>
  4081c8:	mov	w0, #0x3                   	// #3
  4081cc:	add	x1, x1, #0xe13
  4081d0:	b	4081e0 <ferror@plt+0x5b90>
  4081d4:	adrp	x1, 418000 <ferror@plt+0x159b0>
  4081d8:	mov	w0, #0x3                   	// #3
  4081dc:	add	x1, x1, #0xddf
  4081e0:	mov	w2, w26
  4081e4:	mov	x3, x22
  4081e8:	bl	409dc8 <ferror@plt+0x7778>
  4081ec:	b	408034 <ferror@plt+0x59e4>
  4081f0:	adrp	x1, 418000 <ferror@plt+0x159b0>
  4081f4:	mov	w0, #0x3                   	// #3
  4081f8:	add	x1, x1, #0xe31
  4081fc:	mov	w2, w23
  408200:	bl	409dc8 <ferror@plt+0x7778>
  408204:	mov	w0, w23
  408208:	bl	4022b0 <close@plt>
  40820c:	b	408034 <ferror@plt+0x59e4>
  408210:	str	wzr, [sp, #12]
  408214:	ldr	w0, [sp, #12]
  408218:	ldp	x20, x19, [sp, #224]
  40821c:	ldp	x22, x21, [sp, #208]
  408220:	ldp	x24, x23, [sp, #192]
  408224:	ldp	x26, x25, [sp, #176]
  408228:	ldp	x28, x27, [sp, #160]
  40822c:	ldp	x29, x30, [sp, #144]
  408230:	add	sp, sp, #0xf0
  408234:	ret
  408238:	stp	x29, x30, [sp, #-96]!
  40823c:	stp	x28, x27, [sp, #16]
  408240:	stp	x26, x25, [sp, #32]
  408244:	stp	x24, x23, [sp, #48]
  408248:	stp	x22, x21, [sp, #64]
  40824c:	stp	x20, x19, [sp, #80]
  408250:	mov	x29, sp
  408254:	sub	sp, sp, #0x1, lsl #12
  408258:	sub	sp, sp, #0x70
  40825c:	mov	x20, x1
  408260:	mov	x24, x0
  408264:	add	x0, x3, x1
  408268:	mov	x1, x2
  40826c:	mov	x28, x3
  408270:	bl	40b314 <ferror@plt+0x8cc4>
  408274:	tbz	w0, #0, 4086a0 <ferror@plt+0x6050>
  408278:	add	x1, sp, #0x60
  40827c:	add	x2, sp, #0x58
  408280:	mov	x0, x28
  408284:	bl	40b288 <ferror@plt+0x8c38>
  408288:	cbz	x0, 4083dc <ferror@plt+0x5d8c>
  40828c:	ldr	x8, [x24]
  408290:	adrp	x1, 419000 <ferror@plt+0x169b0>
  408294:	add	x1, x1, #0x2a3
  408298:	add	x3, sp, #0x60
  40829c:	ldr	x8, [x8, #4104]
  4082a0:	mov	w0, #0x7                   	// #7
  4082a4:	add	x8, x28, x8
  4082a8:	add	x19, x8, #0x1
  4082ac:	mov	x2, x19
  4082b0:	bl	409dc8 <ferror@plt+0x7778>
  4082b4:	ldr	x0, [x24, #56]
  4082b8:	add	x1, sp, #0x60
  4082bc:	bl	40abe0 <ferror@plt+0x8590>
  4082c0:	cbz	x0, 40867c <ferror@plt+0x602c>
  4082c4:	str	x19, [sp, #24]
  4082c8:	ldr	x23, [x0, #8]
  4082cc:	ldr	x8, [sp, #88]
  4082d0:	ldp	x9, x10, [x0, #80]
  4082d4:	ldr	x19, [x24]
  4082d8:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4082dc:	mov	x26, x0
  4082e0:	add	x1, x1, #0x306
  4082e4:	mov	w0, #0x7                   	// #7
  4082e8:	mov	x2, x23
  4082ec:	mov	x3, x28
  4082f0:	add	x25, x8, x20
  4082f4:	add	x27, x10, x9
  4082f8:	bl	409dc8 <ferror@plt+0x7778>
  4082fc:	ldr	x20, [x19, #4104]
  408300:	add	x22, x19, #0x8
  408304:	mov	x0, x28
  408308:	mov	x1, x22
  40830c:	mov	x2, x20
  408310:	bl	4021e0 <strncmp@plt>
  408314:	mvn	x21, x20
  408318:	add	x8, x28, x20
  40831c:	cmp	w0, #0x0
  408320:	add	x9, x25, x21
  408324:	csel	x9, x9, xzr, eq  // eq = none
  408328:	csinc	x8, xzr, x8, ne  // ne = any
  40832c:	mov	x0, x23
  408330:	mov	x1, x22
  408334:	mov	x2, x20
  408338:	str	x9, [sp, #72]
  40833c:	str	x8, [sp, #56]
  408340:	bl	4021e0 <strncmp@plt>
  408344:	str	x19, [sp, #40]
  408348:	ldr	x19, [x19, #4120]
  40834c:	add	x8, x23, x20
  408350:	add	x9, x27, x21
  408354:	cmp	w0, #0x0
  408358:	csel	x9, x9, xzr, eq  // eq = none
  40835c:	csinc	x8, xzr, x8, ne  // ne = any
  408360:	str	x9, [sp, #64]
  408364:	str	x8, [sp, #48]
  408368:	cbz	x19, 4083f8 <ferror@plt+0x5da8>
  40836c:	adrp	x20, 419000 <ferror@plt+0x169b0>
  408370:	add	x20, x20, #0x329
  408374:	b	408380 <ferror@plt+0x5d30>
  408378:	ldr	x19, [x19]
  40837c:	cbz	x19, 4083f8 <ferror@plt+0x5da8>
  408380:	add	x22, x19, #0x10
  408384:	mov	w0, #0x7                   	// #7
  408388:	mov	x1, x20
  40838c:	mov	x2, x22
  408390:	bl	409dc8 <ferror@plt+0x7778>
  408394:	ldr	x21, [x19, #8]
  408398:	ldr	x8, [sp, #72]
  40839c:	cmp	x8, x21
  4083a0:	b.ne	4083b8 <ferror@plt+0x5d68>  // b.any
  4083a4:	ldr	x1, [sp, #56]
  4083a8:	ldr	x2, [sp, #72]
  4083ac:	mov	x0, x22
  4083b0:	bl	402240 <bcmp@plt>
  4083b4:	cbz	w0, 4085e0 <ferror@plt+0x5f90>
  4083b8:	ldr	x8, [sp, #64]
  4083bc:	cmp	x8, x21
  4083c0:	b.ne	408378 <ferror@plt+0x5d28>  // b.any
  4083c4:	ldr	x1, [sp, #48]
  4083c8:	ldr	x2, [sp, #64]
  4083cc:	mov	x0, x22
  4083d0:	bl	402240 <bcmp@plt>
  4083d4:	cbnz	w0, 408378 <ferror@plt+0x5d28>
  4083d8:	b	4086cc <ferror@plt+0x607c>
  4083dc:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4083e0:	add	x1, x1, #0x27f
  4083e4:	mov	w0, #0x3                   	// #3
  4083e8:	mov	x2, x28
  4083ec:	bl	409dc8 <ferror@plt+0x7778>
  4083f0:	mov	w20, #0xffffffea            	// #-22
  4083f4:	b	4086a4 <ferror@plt+0x6054>
  4083f8:	ldr	x8, [sp, #40]
  4083fc:	stp	x24, x26, [sp, #8]
  408400:	ldr	x24, [x8, #4128]
  408404:	cbz	x24, 4085a4 <ferror@plt+0x5f54>
  408408:	ldr	x22, [sp, #48]
  40840c:	adrp	x19, 419000 <ferror@plt+0x169b0>
  408410:	str	x28, [sp, #80]
  408414:	mov	w28, wzr
  408418:	mov	w26, #0xffffffff            	// #-1
  40841c:	add	x19, x19, #0x336
  408420:	mov	w21, #0xffffffff            	// #-1
  408424:	mov	w8, #0xffffffff            	// #-1
  408428:	str	w8, [sp, #36]
  40842c:	b	408440 <ferror@plt+0x5df0>
  408430:	str	w28, [sp, #36]
  408434:	ldr	x24, [x24]
  408438:	add	w28, w28, #0x1
  40843c:	cbz	x24, 408590 <ferror@plt+0x5f40>
  408440:	ldr	w8, [x24, #8]
  408444:	cmp	w8, #0x2
  408448:	b.eq	408460 <ferror@plt+0x5e10>  // b.none
  40844c:	cmp	w8, #0x1
  408450:	b.ne	40846c <ferror@plt+0x5e1c>  // b.any
  408454:	adrp	x2, 419000 <ferror@plt+0x169b0>
  408458:	add	x2, x2, #0xf21
  40845c:	b	408470 <ferror@plt+0x5e20>
  408460:	adrp	x2, 419000 <ferror@plt+0x169b0>
  408464:	add	x2, x2, #0xf18
  408468:	b	408470 <ferror@plt+0x5e20>
  40846c:	add	x2, x24, #0x18
  408470:	mov	w0, #0x7                   	// #7
  408474:	mov	x1, x19
  408478:	bl	409dc8 <ferror@plt+0x7778>
  40847c:	ldr	w8, [x24, #8]
  408480:	cmp	w8, #0x1
  408484:	b.eq	408430 <ferror@plt+0x5de0>  // b.none
  408488:	cmp	w8, #0x2
  40848c:	b.ne	408510 <ferror@plt+0x5ec0>  // b.any
  408490:	ldr	x8, [sp, #40]
  408494:	ldr	x19, [x8, #4136]
  408498:	cbnz	x19, 4084ac <ferror@plt+0x5e5c>
  40849c:	b	40857c <ferror@plt+0x5f2c>
  4084a0:	ldr	x19, [x19]
  4084a4:	add	w28, w28, #0x1
  4084a8:	cbz	x19, 408578 <ferror@plt+0x5f28>
  4084ac:	ldr	x22, [x19, #8]
  4084b0:	add	x20, x19, #0x10
  4084b4:	cmp	x25, x22
  4084b8:	b.ls	4084e0 <ferror@plt+0x5e90>  // b.plast
  4084bc:	ldr	x0, [sp, #80]
  4084c0:	ldrb	w8, [x0, x22]
  4084c4:	cmp	w8, #0x2f
  4084c8:	b.ne	4084e0 <ferror@plt+0x5e90>  // b.any
  4084cc:	mov	x1, x20
  4084d0:	mov	x2, x22
  4084d4:	bl	402240 <bcmp@plt>
  4084d8:	cmp	w0, #0x0
  4084dc:	csel	w26, w28, w26, eq  // eq = none
  4084e0:	cmp	x27, x22
  4084e4:	b.ls	4084a0 <ferror@plt+0x5e50>  // b.plast
  4084e8:	ldrb	w8, [x23, x22]
  4084ec:	cmp	w8, #0x2f
  4084f0:	b.ne	4084a0 <ferror@plt+0x5e50>  // b.any
  4084f4:	mov	x0, x23
  4084f8:	mov	x1, x20
  4084fc:	mov	x2, x22
  408500:	bl	402240 <bcmp@plt>
  408504:	cmp	w0, #0x0
  408508:	csel	w21, w28, w21, eq  // eq = none
  40850c:	b	4084a0 <ferror@plt+0x5e50>
  408510:	ldr	x20, [x24, #16]
  408514:	ldr	x8, [sp, #72]
  408518:	cmp	x8, x20
  40851c:	b.ls	408544 <ferror@plt+0x5ef4>  // b.plast
  408520:	ldr	x8, [sp, #56]
  408524:	ldrb	w8, [x8, x20]
  408528:	cmp	w8, #0x2f
  40852c:	b.ne	408544 <ferror@plt+0x5ef4>  // b.any
  408530:	ldr	x1, [sp, #56]
  408534:	add	x0, x24, #0x18
  408538:	mov	x2, x20
  40853c:	bl	402240 <bcmp@plt>
  408540:	cbz	w0, 408588 <ferror@plt+0x5f38>
  408544:	ldr	x8, [sp, #64]
  408548:	cmp	x8, x20
  40854c:	b.ls	408434 <ferror@plt+0x5de4>  // b.plast
  408550:	ldrb	w8, [x22, x20]
  408554:	cmp	w8, #0x2f
  408558:	b.ne	408434 <ferror@plt+0x5de4>  // b.any
  40855c:	add	x0, x24, #0x18
  408560:	mov	x1, x22
  408564:	mov	x2, x20
  408568:	bl	402240 <bcmp@plt>
  40856c:	cmp	w0, #0x0
  408570:	csel	w21, w28, w21, eq  // eq = none
  408574:	b	408434 <ferror@plt+0x5de4>
  408578:	ldr	x22, [sp, #48]
  40857c:	adrp	x19, 419000 <ferror@plt+0x169b0>
  408580:	add	x19, x19, #0x336
  408584:	b	408434 <ferror@plt+0x5de4>
  408588:	mov	w26, w28
  40858c:	b	408434 <ferror@plt+0x5de4>
  408590:	ldr	x28, [sp, #80]
  408594:	ldr	x24, [sp, #8]
  408598:	ldr	w2, [sp, #36]
  40859c:	tbz	w26, #31, 4085b4 <ferror@plt+0x5f64>
  4085a0:	b	4085b0 <ferror@plt+0x5f60>
  4085a4:	ldr	x24, [sp, #8]
  4085a8:	mov	w21, #0xffffffff            	// #-1
  4085ac:	mov	w2, #0xffffffff            	// #-1
  4085b0:	mov	w26, w2
  4085b4:	cmp	w21, #0x0
  4085b8:	csel	w20, w2, w21, lt  // lt = tstop
  4085bc:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4085c0:	add	x1, x1, #0x341
  4085c4:	mov	w0, #0x7                   	// #7
  4085c8:	mov	w3, w20
  4085cc:	mov	w4, w26
  4085d0:	bl	409dc8 <ferror@plt+0x7778>
  4085d4:	cmp	w26, w20
  4085d8:	ldr	x26, [sp, #16]
  4085dc:	b.le	4086cc <ferror@plt+0x607c>
  4085e0:	ldr	x2, [x26, #16]
  4085e4:	ldr	x3, [sp, #24]
  4085e8:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4085ec:	add	x1, x1, #0x2d8
  4085f0:	mov	w0, #0x7                   	// #7
  4085f4:	bl	409dc8 <ferror@plt+0x7778>
  4085f8:	ldp	x3, x4, [x26]
  4085fc:	adrp	x1, 419000 <ferror@plt+0x169b0>
  408600:	add	x1, x1, #0x36d
  408604:	mov	w0, #0x7                   	// #7
  408608:	mov	x2, x26
  40860c:	bl	409dc8 <ferror@plt+0x7778>
  408610:	ldr	x1, [x26, #24]
  408614:	cbz	x1, 408620 <ferror@plt+0x5fd0>
  408618:	ldr	x0, [x24, #48]
  40861c:	bl	40ad40 <ferror@plt+0x86f0>
  408620:	ldr	x0, [x24, #56]
  408624:	add	x1, x26, #0x78
  408628:	bl	40ad40 <ferror@plt+0x86f0>
  40862c:	ldp	x3, x4, [x26]
  408630:	adrp	x1, 419000 <ferror@plt+0x169b0>
  408634:	add	x1, x1, #0x386
  408638:	mov	w0, #0x7                   	// #7
  40863c:	mov	x2, x26
  408640:	bl	409dc8 <ferror@plt+0x7778>
  408644:	add	x0, x26, #0x30
  408648:	bl	40a6d8 <ferror@plt+0x8088>
  40864c:	ldr	x0, [x26]
  408650:	bl	410a3c <ferror@plt+0xe3ec>
  408654:	ldr	x0, [x26, #32]
  408658:	bl	412d8c <ferror@plt+0x1073c>
  40865c:	ldr	x0, [x26, #40]
  408660:	bl	413468 <ferror@plt+0x10e18>
  408664:	ldr	x0, [x26, #24]
  408668:	bl	402400 <free@plt>
  40866c:	ldr	x0, [x26, #8]
  408670:	bl	402400 <free@plt>
  408674:	mov	x0, x26
  408678:	bl	402400 <free@plt>
  40867c:	ldr	x0, [x24, #8]
  408680:	sub	x2, x29, #0x10
  408684:	mov	x1, x28
  408688:	bl	4104d4 <ferror@plt+0xde84>
  40868c:	tbnz	w0, #31, 4086ec <ferror@plt+0x609c>
  408690:	ldur	x1, [x29, #-16]
  408694:	mov	x0, x24
  408698:	bl	4075cc <ferror@plt+0x4f7c>
  40869c:	tbnz	w0, #31, 408714 <ferror@plt+0x60c4>
  4086a0:	mov	w20, wzr
  4086a4:	mov	w0, w20
  4086a8:	add	sp, sp, #0x1, lsl #12
  4086ac:	add	sp, sp, #0x70
  4086b0:	ldp	x20, x19, [sp, #80]
  4086b4:	ldp	x22, x21, [sp, #64]
  4086b8:	ldp	x24, x23, [sp, #48]
  4086bc:	ldp	x26, x25, [sp, #32]
  4086c0:	ldp	x28, x27, [sp, #16]
  4086c4:	ldp	x29, x30, [sp], #96
  4086c8:	ret
  4086cc:	ldr	x3, [x26, #8]
  4086d0:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4086d4:	add	x1, x1, #0x2b0
  4086d8:	mov	w0, #0x7                   	// #7
  4086dc:	mov	x2, x28
  4086e0:	bl	409dc8 <ferror@plt+0x7778>
  4086e4:	mov	w20, wzr
  4086e8:	b	4086a4 <ferror@plt+0x6054>
  4086ec:	mov	w20, w0
  4086f0:	neg	w0, w0
  4086f4:	bl	4022a0 <strerror@plt>
  4086f8:	adrp	x1, 418000 <ferror@plt+0x159b0>
  4086fc:	mov	x3, x0
  408700:	add	x1, x1, #0x8e0
  408704:	mov	w0, #0x3                   	// #3
  408708:	mov	x2, x28
  40870c:	bl	409dc8 <ferror@plt+0x7778>
  408710:	b	4086a4 <ferror@plt+0x6054>
  408714:	mov	w20, w0
  408718:	neg	w0, w0
  40871c:	bl	4022a0 <strerror@plt>
  408720:	adrp	x1, 418000 <ferror@plt+0x159b0>
  408724:	mov	x3, x0
  408728:	add	x1, x1, #0x900
  40872c:	mov	w0, #0x3                   	// #3
  408730:	mov	x2, x28
  408734:	bl	409dc8 <ferror@plt+0x7778>
  408738:	ldur	x0, [x29, #-16]
  40873c:	bl	410a3c <ferror@plt+0xe3ec>
  408740:	b	4086a4 <ferror@plt+0x6054>
  408744:	stp	x29, x30, [sp, #-48]!
  408748:	stp	x20, x19, [sp, #32]
  40874c:	mov	x20, x1
  408750:	mov	w1, wzr
  408754:	stp	x22, x21, [sp, #16]
  408758:	mov	x29, sp
  40875c:	mov	x21, x0
  408760:	bl	4021d0 <open@plt>
  408764:	tbnz	w0, #31, 4087b4 <ferror@plt+0x6164>
  408768:	mov	x1, x20
  40876c:	mov	w2, wzr
  408770:	mov	w19, w0
  408774:	bl	402570 <openat@plt>
  408778:	tbnz	w0, #31, 4087d0 <ferror@plt+0x6180>
  40877c:	adrp	x1, 419000 <ferror@plt+0x169b0>
  408780:	add	x1, x1, #0x3dd
  408784:	mov	w22, w0
  408788:	bl	402210 <fdopen@plt>
  40878c:	mov	x21, x0
  408790:	cbnz	x0, 4087ec <ferror@plt+0x619c>
  408794:	adrp	x1, 419000 <ferror@plt+0x169b0>
  408798:	add	x1, x1, #0x421
  40879c:	mov	w0, #0x4                   	// #4
  4087a0:	mov	x2, x20
  4087a4:	bl	409dc8 <ferror@plt+0x7778>
  4087a8:	mov	w0, w22
  4087ac:	bl	4022b0 <close@plt>
  4087b0:	b	4087ec <ferror@plt+0x619c>
  4087b4:	adrp	x1, 418000 <ferror@plt+0x159b0>
  4087b8:	add	x1, x1, #0xd66
  4087bc:	mov	w0, #0x4                   	// #4
  4087c0:	mov	x2, x21
  4087c4:	bl	409dc8 <ferror@plt+0x7778>
  4087c8:	mov	x21, xzr
  4087cc:	b	4087f4 <ferror@plt+0x61a4>
  4087d0:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4087d4:	add	x1, x1, #0x404
  4087d8:	mov	w0, #0x4                   	// #4
  4087dc:	mov	x2, x20
  4087e0:	mov	x3, x21
  4087e4:	bl	409dc8 <ferror@plt+0x7778>
  4087e8:	mov	x21, xzr
  4087ec:	mov	w0, w19
  4087f0:	bl	4022b0 <close@plt>
  4087f4:	mov	x0, x21
  4087f8:	ldp	x20, x19, [sp, #32]
  4087fc:	ldp	x22, x21, [sp, #16]
  408800:	ldp	x29, x30, [sp], #48
  408804:	ret
  408808:	ldr	x8, [x0]
  40880c:	ldr	x9, [x1]
  408810:	ldr	w8, [x8, #96]
  408814:	ldr	w9, [x9, #96]
  408818:	sub	w0, w8, w9
  40881c:	ret
  408820:	sub	sp, sp, #0x120
  408824:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  408828:	ldr	w8, [x8, #832]
  40882c:	stp	x29, x30, [sp, #256]
  408830:	add	x29, sp, #0x100
  408834:	stp	x28, x19, [sp, #272]
  408838:	cmp	w8, #0x5
  40883c:	stp	x1, x2, [x29, #-120]
  408840:	stp	x3, x4, [x29, #-104]
  408844:	stp	x5, x6, [x29, #-88]
  408848:	stur	x7, [x29, #-72]
  40884c:	stp	q0, q1, [sp]
  408850:	str	q2, [sp, #32]
  408854:	stp	q3, q4, [sp, #48]
  408858:	stp	q5, q6, [sp, #80]
  40885c:	str	q7, [sp, #112]
  408860:	b.lt	4088b0 <ferror@plt+0x6260>  // b.tstop
  408864:	mov	x8, #0xffffffffffffffc8    	// #-56
  408868:	mov	x10, sp
  40886c:	movk	x8, #0xff80, lsl #32
  408870:	sub	x11, x29, #0x78
  408874:	add	x10, x10, #0x80
  408878:	add	x9, x29, #0x20
  40887c:	stp	x10, x8, [x29, #-16]
  408880:	add	x8, x11, #0x38
  408884:	adrp	x19, 42c000 <ferror@plt+0x299b0>
  408888:	stp	x9, x8, [x29, #-32]
  40888c:	ldp	q0, q1, [x29, #-32]
  408890:	ldr	x0, [x19, #896]
  408894:	adrp	x1, 419000 <ferror@plt+0x169b0>
  408898:	add	x1, x1, #0x60b
  40889c:	sub	x2, x29, #0x40
  4088a0:	stp	q0, q1, [x29, #-64]
  4088a4:	bl	402560 <vfprintf@plt>
  4088a8:	ldr	x0, [x19, #896]
  4088ac:	bl	402490 <fflush@plt>
  4088b0:	ldp	x28, x19, [sp, #272]
  4088b4:	ldp	x29, x30, [sp, #256]
  4088b8:	add	sp, sp, #0x120
  4088bc:	ret
  4088c0:	ldr	x8, [x0]
  4088c4:	ldr	x9, [x1]
  4088c8:	ldr	w8, [x8, #100]
  4088cc:	ldr	w9, [x9, #100]
  4088d0:	sub	w0, w8, w9
  4088d4:	ret
  4088d8:	sub	sp, sp, #0x70
  4088dc:	stp	x29, x30, [sp, #16]
  4088e0:	stp	x28, x27, [sp, #32]
  4088e4:	stp	x26, x25, [sp, #48]
  4088e8:	stp	x24, x23, [sp, #64]
  4088ec:	stp	x22, x21, [sp, #80]
  4088f0:	stp	x20, x19, [sp, #96]
  4088f4:	ldr	x8, [x0, #24]
  4088f8:	add	x29, sp, #0x10
  4088fc:	cbz	x8, 408a24 <ferror@plt+0x63d4>
  408900:	adrp	x21, 419000 <ferror@plt+0x169b0>
  408904:	adrp	x22, 419000 <ferror@plt+0x169b0>
  408908:	adrp	x24, 419000 <ferror@plt+0x169b0>
  40890c:	mov	x19, x0
  408910:	mov	x20, x1
  408914:	mov	x23, xzr
  408918:	add	x21, x21, #0x926
  40891c:	add	x22, x22, #0x92a
  408920:	add	x24, x24, #0xfd7
  408924:	b	40895c <ferror@plt+0x630c>
  408928:	mov	x0, x25
  40892c:	bl	402400 <free@plt>
  408930:	mov	w0, #0x3                   	// #3
  408934:	mov	x1, x22
  408938:	mov	x2, x26
  40893c:	bl	409dc8 <ferror@plt+0x7778>
  408940:	mov	w0, #0xa                   	// #10
  408944:	mov	x1, x20
  408948:	bl	4020e0 <putc@plt>
  40894c:	ldr	x8, [x19, #24]
  408950:	add	x23, x23, #0x1
  408954:	cmp	x23, x8
  408958:	b.cs	408a24 <ferror@plt+0x63d4>  // b.hs, b.nlast
  40895c:	ldr	x8, [x19, #16]
  408960:	ldr	x27, [x8, x23, lsl #3]
  408964:	ldr	x26, [x27, #16]
  408968:	cbnz	x26, 408970 <ferror@plt+0x6320>
  40896c:	ldr	x26, [x27, #8]
  408970:	mov	x0, x20
  408974:	mov	x1, x21
  408978:	mov	x2, x26
  40897c:	bl	402600 <fprintf@plt>
  408980:	ldr	x8, [x27, #56]
  408984:	cbz	x8, 408940 <ferror@plt+0x62f0>
  408988:	mov	x0, x27
  40898c:	str	xzr, [sp, #8]
  408990:	bl	409640 <ferror@plt+0x6ff0>
  408994:	cbz	x0, 408930 <ferror@plt+0x62e0>
  408998:	mov	x28, x0
  40899c:	lsl	x0, x0, #3
  4089a0:	bl	4021c0 <malloc@plt>
  4089a4:	cbz	x0, 408930 <ferror@plt+0x62e0>
  4089a8:	mov	x25, x0
  4089ac:	add	x3, sp, #0x8
  4089b0:	mov	x0, x27
  4089b4:	mov	x1, x25
  4089b8:	mov	x2, x28
  4089bc:	bl	40969c <ferror@plt+0x704c>
  4089c0:	tbnz	w0, #31, 408928 <ferror@plt+0x62d8>
  4089c4:	ldr	x26, [sp, #8]
  4089c8:	adrp	x3, 408000 <ferror@plt+0x59b0>
  4089cc:	mov	w2, #0x8                   	// #8
  4089d0:	mov	x0, x25
  4089d4:	mov	x1, x26
  4089d8:	add	x3, x3, #0x8c0
  4089dc:	bl	402130 <qsort@plt>
  4089e0:	cbz	x26, 408a18 <ferror@plt+0x63c8>
  4089e4:	mov	x27, x25
  4089e8:	b	408a04 <ferror@plt+0x63b4>
  4089ec:	mov	x0, x20
  4089f0:	mov	x1, x24
  4089f4:	bl	402600 <fprintf@plt>
  4089f8:	subs	x26, x26, #0x1
  4089fc:	add	x27, x27, #0x8
  408a00:	b.eq	408a18 <ferror@plt+0x63c8>  // b.none
  408a04:	ldr	x8, [x27]
  408a08:	ldr	x2, [x8, #16]
  408a0c:	cbnz	x2, 4089ec <ferror@plt+0x639c>
  408a10:	ldr	x2, [x8, #8]
  408a14:	b	4089ec <ferror@plt+0x639c>
  408a18:	mov	x0, x25
  408a1c:	bl	402400 <free@plt>
  408a20:	b	408940 <ferror@plt+0x62f0>
  408a24:	ldp	x20, x19, [sp, #96]
  408a28:	ldp	x22, x21, [sp, #80]
  408a2c:	ldp	x24, x23, [sp, #64]
  408a30:	ldp	x26, x25, [sp, #48]
  408a34:	ldp	x28, x27, [sp, #32]
  408a38:	ldp	x29, x30, [sp, #16]
  408a3c:	mov	w0, wzr
  408a40:	add	sp, sp, #0x70
  408a44:	ret
  408a48:	sub	sp, sp, #0x80
  408a4c:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  408a50:	ldr	x8, [x8, #896]
  408a54:	stp	x29, x30, [sp, #32]
  408a58:	stp	x28, x27, [sp, #48]
  408a5c:	stp	x26, x25, [sp, #64]
  408a60:	cmp	x8, x1
  408a64:	stp	x24, x23, [sp, #80]
  408a68:	stp	x22, x21, [sp, #96]
  408a6c:	stp	x20, x19, [sp, #112]
  408a70:	add	x29, sp, #0x20
  408a74:	b.eq	408cf4 <ferror@plt+0x66a4>  // b.none
  408a78:	mov	x19, x1
  408a7c:	mov	x20, x0
  408a80:	mov	w0, #0x418                 	// #1048
  408a84:	mov	w1, #0x1                   	// #1
  408a88:	bl	402230 <calloc@plt>
  408a8c:	mov	x21, x0
  408a90:	adrp	x0, 418000 <ferror@plt+0x159b0>
  408a94:	add	x0, x0, #0xed2
  408a98:	bl	402280 <strdup@plt>
  408a9c:	mov	w8, #0x80                  	// #128
  408aa0:	str	x0, [x21]
  408aa4:	strb	w8, [x21, #16]
  408aa8:	str	x21, [sp, #16]
  408aac:	cbz	x21, 408cfc <ferror@plt+0x66ac>
  408ab0:	ldr	x8, [x20, #24]
  408ab4:	str	x19, [sp]
  408ab8:	cbz	x8, 408cdc <ferror@plt+0x668c>
  408abc:	mov	x24, xzr
  408ac0:	mov	w19, #0x20                  	// #32
  408ac4:	str	x20, [sp, #8]
  408ac8:	b	408aec <ferror@plt+0x649c>
  408acc:	mov	x0, x25
  408ad0:	bl	402400 <free@plt>
  408ad4:	mov	x0, x27
  408ad8:	bl	402400 <free@plt>
  408adc:	ldr	x8, [x20, #24]
  408ae0:	add	x24, x24, #0x1
  408ae4:	cmp	x24, x8
  408ae8:	b.cs	408cdc <ferror@plt+0x668c>  // b.hs, b.nlast
  408aec:	ldr	x8, [x20, #16]
  408af0:	ldr	x26, [x8, x24, lsl #3]
  408af4:	ldr	x23, [x26, #16]
  408af8:	cbnz	x23, 408b00 <ferror@plt+0x64b0>
  408afc:	ldr	x23, [x26, #8]
  408b00:	mov	x0, x26
  408b04:	stur	xzr, [x29, #-8]
  408b08:	bl	409640 <ferror@plt+0x6ff0>
  408b0c:	mov	x28, x0
  408b10:	cbz	x0, 408b78 <ferror@plt+0x6528>
  408b14:	lsl	x0, x28, #3
  408b18:	bl	4021c0 <malloc@plt>
  408b1c:	mov	x27, x0
  408b20:	cbz	x0, 408b58 <ferror@plt+0x6508>
  408b24:	sub	x3, x29, #0x8
  408b28:	mov	x0, x26
  408b2c:	mov	x1, x27
  408b30:	mov	x2, x28
  408b34:	bl	40969c <ferror@plt+0x704c>
  408b38:	tbnz	w0, #31, 408b8c <ferror@plt+0x653c>
  408b3c:	ldur	x28, [x29, #-8]
  408b40:	adrp	x3, 408000 <ferror@plt+0x59b0>
  408b44:	mov	w2, #0x8                   	// #8
  408b48:	mov	x0, x27
  408b4c:	mov	x1, x28
  408b50:	add	x3, x3, #0x8c0
  408b54:	bl	402130 <qsort@plt>
  408b58:	cbz	x28, 408b9c <ferror@plt+0x654c>
  408b5c:	cbnz	x27, 408b9c <ferror@plt+0x654c>
  408b60:	adrp	x1, 419000 <ferror@plt+0x169b0>
  408b64:	mov	w0, #0x3                   	// #3
  408b68:	add	x1, x1, #0x92a
  408b6c:	mov	x2, x23
  408b70:	bl	409dc8 <ferror@plt+0x7778>
  408b74:	b	408adc <ferror@plt+0x648c>
  408b78:	mov	x0, x23
  408b7c:	bl	402030 <strlen@plt>
  408b80:	mov	x27, xzr
  408b84:	add	x22, x0, #0x1
  408b88:	b	408be8 <ferror@plt+0x6598>
  408b8c:	mov	x0, x27
  408b90:	bl	402400 <free@plt>
  408b94:	mov	x27, xzr
  408b98:	cbnz	x28, 408b5c <ferror@plt+0x650c>
  408b9c:	mov	x0, x23
  408ba0:	bl	402030 <strlen@plt>
  408ba4:	cmp	x28, #0x0
  408ba8:	add	x22, x0, #0x1
  408bac:	cset	w21, eq  // eq = none
  408bb0:	cbz	x28, 408be8 <ferror@plt+0x6598>
  408bb4:	mov	x25, xzr
  408bb8:	b	408bd4 <ferror@plt+0x6584>
  408bbc:	bl	402030 <strlen@plt>
  408bc0:	add	x8, x22, x0
  408bc4:	add	x25, x25, #0x1
  408bc8:	cmp	x28, x25
  408bcc:	add	x22, x8, #0x1
  408bd0:	b.eq	408bec <ferror@plt+0x659c>  // b.none
  408bd4:	ldr	x8, [x27, x25, lsl #3]
  408bd8:	ldr	x0, [x8, #16]
  408bdc:	cbnz	x0, 408bbc <ferror@plt+0x656c>
  408be0:	ldr	x0, [x8, #8]
  408be4:	b	408bbc <ferror@plt+0x656c>
  408be8:	mov	w21, #0x1                   	// #1
  408bec:	add	x0, x22, #0x1
  408bf0:	bl	4021c0 <malloc@plt>
  408bf4:	cbz	x0, 408c70 <ferror@plt+0x6620>
  408bf8:	mov	x25, x0
  408bfc:	mov	x0, x23
  408c00:	bl	402030 <strlen@plt>
  408c04:	mov	x22, x0
  408c08:	mov	x0, x25
  408c0c:	mov	x1, x23
  408c10:	mov	x2, x22
  408c14:	bl	401ff0 <memcpy@plt>
  408c18:	mov	w8, #0x3a                  	// #58
  408c1c:	strb	w8, [x25, x22]
  408c20:	add	x8, x22, #0x1
  408c24:	tbz	w21, #0, 408c8c <ferror@plt+0x663c>
  408c28:	strb	wzr, [x25, x8]
  408c2c:	ldrh	w3, [x26, #104]
  408c30:	ldr	x0, [sp, #16]
  408c34:	add	x1, x26, #0x78
  408c38:	mov	x2, x25
  408c3c:	bl	409760 <ferror@plt+0x7110>
  408c40:	ldr	x20, [sp, #8]
  408c44:	cbz	w0, 408acc <ferror@plt+0x647c>
  408c48:	ldr	x8, [x20]
  408c4c:	mov	w9, #0x1013                	// #4115
  408c50:	ldrb	w8, [x8, x9]
  408c54:	cbz	w8, 408acc <ferror@plt+0x647c>
  408c58:	adrp	x1, 419000 <ferror@plt+0x169b0>
  408c5c:	mov	w0, #0x4                   	// #4
  408c60:	add	x1, x1, #0x978
  408c64:	mov	x2, x25
  408c68:	bl	409dc8 <ferror@plt+0x7778>
  408c6c:	b	408acc <ferror@plt+0x647c>
  408c70:	mov	x0, x27
  408c74:	bl	402400 <free@plt>
  408c78:	adrp	x1, 419000 <ferror@plt+0x169b0>
  408c7c:	mov	w0, #0x3                   	// #3
  408c80:	add	x1, x1, #0x957
  408c84:	bl	409dc8 <ferror@plt+0x7778>
  408c88:	b	408adc <ferror@plt+0x648c>
  408c8c:	mov	x21, x27
  408c90:	b	408cc0 <ferror@plt+0x6670>
  408c94:	mov	x0, x23
  408c98:	bl	402030 <strlen@plt>
  408c9c:	mov	x22, x0
  408ca0:	add	x0, x25, x20
  408ca4:	mov	x1, x23
  408ca8:	mov	x2, x22
  408cac:	bl	401ff0 <memcpy@plt>
  408cb0:	add	x8, x22, x20
  408cb4:	subs	x28, x28, #0x1
  408cb8:	add	x21, x21, #0x8
  408cbc:	b.eq	408c28 <ferror@plt+0x65d8>  // b.none
  408cc0:	ldr	x9, [x21]
  408cc4:	strb	w19, [x25, x8]
  408cc8:	add	x20, x8, #0x1
  408ccc:	ldr	x23, [x9, #16]
  408cd0:	cbnz	x23, 408c94 <ferror@plt+0x6644>
  408cd4:	ldr	x23, [x9, #8]
  408cd8:	b	408c94 <ferror@plt+0x6644>
  408cdc:	ldr	x19, [sp, #16]
  408ce0:	ldr	x1, [sp]
  408ce4:	mov	x0, x19
  408ce8:	bl	409a2c <ferror@plt+0x73dc>
  408cec:	mov	x0, x19
  408cf0:	bl	409b50 <ferror@plt+0x7500>
  408cf4:	mov	w0, wzr
  408cf8:	b	408d00 <ferror@plt+0x66b0>
  408cfc:	mov	w0, #0xfffffff4            	// #-12
  408d00:	ldp	x20, x19, [sp, #112]
  408d04:	ldp	x22, x21, [sp, #96]
  408d08:	ldp	x24, x23, [sp, #80]
  408d0c:	ldp	x26, x25, [sp, #64]
  408d10:	ldp	x28, x27, [sp, #48]
  408d14:	ldp	x29, x30, [sp, #32]
  408d18:	add	sp, sp, #0x80
  408d1c:	ret
  408d20:	stp	x29, x30, [sp, #-96]!
  408d24:	stp	x20, x19, [sp, #80]
  408d28:	mov	x19, x1
  408d2c:	mov	x20, x0
  408d30:	adrp	x0, 419000 <ferror@plt+0x169b0>
  408d34:	add	x0, x0, #0xa38
  408d38:	mov	w1, #0x2d                  	// #45
  408d3c:	mov	w2, #0x1                   	// #1
  408d40:	mov	x3, x19
  408d44:	stp	x28, x27, [sp, #16]
  408d48:	stp	x26, x25, [sp, #32]
  408d4c:	stp	x24, x23, [sp, #48]
  408d50:	stp	x22, x21, [sp, #64]
  408d54:	mov	x29, sp
  408d58:	bl	402460 <fwrite@plt>
  408d5c:	ldr	x8, [x20, #24]
  408d60:	cbz	x8, 408df8 <ferror@plt+0x67a8>
  408d64:	adrp	x21, 417000 <ferror@plt+0x149b0>
  408d68:	adrp	x22, 419000 <ferror@plt+0x169b0>
  408d6c:	mov	x27, xzr
  408d70:	add	x21, x21, #0x6c4
  408d74:	add	x22, x22, #0xa66
  408d78:	b	408d8c <ferror@plt+0x673c>
  408d7c:	ldr	x8, [x20, #24]
  408d80:	add	x27, x27, #0x1
  408d84:	cmp	x27, x8
  408d88:	b.cs	408df8 <ferror@plt+0x67a8>  // b.hs, b.nlast
  408d8c:	ldr	x9, [x20, #16]
  408d90:	ldr	x28, [x9, x27, lsl #3]
  408d94:	ldr	x23, [x28, #32]
  408d98:	cbz	x23, 408d80 <ferror@plt+0x6730>
  408d9c:	add	x24, x28, #0x78
  408da0:	b	408db8 <ferror@plt+0x6768>
  408da4:	ldr	x8, [x23]
  408da8:	ldr	x9, [x28, #32]
  408dac:	cmp	x8, x9
  408db0:	csel	x23, xzr, x8, eq  // eq = none
  408db4:	cbz	x23, 408d7c <ferror@plt+0x672c>
  408db8:	mov	x0, x23
  408dbc:	bl	412dc4 <ferror@plt+0x10774>
  408dc0:	mov	x26, x0
  408dc4:	mov	x0, x23
  408dc8:	bl	412dd4 <ferror@plt+0x10784>
  408dcc:	mov	x25, x0
  408dd0:	mov	x0, x26
  408dd4:	mov	x1, x21
  408dd8:	bl	402390 <strcmp@plt>
  408ddc:	cbnz	w0, 408da4 <ferror@plt+0x6754>
  408de0:	mov	x0, x19
  408de4:	mov	x1, x22
  408de8:	mov	x2, x25
  408dec:	mov	x3, x24
  408df0:	bl	402600 <fprintf@plt>
  408df4:	b	408da4 <ferror@plt+0x6754>
  408df8:	ldp	x20, x19, [sp, #80]
  408dfc:	ldp	x22, x21, [sp, #64]
  408e00:	ldp	x24, x23, [sp, #48]
  408e04:	ldp	x26, x25, [sp, #32]
  408e08:	ldp	x28, x27, [sp, #16]
  408e0c:	mov	w0, wzr
  408e10:	ldp	x29, x30, [sp], #96
  408e14:	ret
  408e18:	stp	x29, x30, [sp, #-96]!
  408e1c:	stp	x28, x27, [sp, #16]
  408e20:	stp	x26, x25, [sp, #32]
  408e24:	stp	x24, x23, [sp, #48]
  408e28:	stp	x22, x21, [sp, #64]
  408e2c:	stp	x20, x19, [sp, #80]
  408e30:	mov	x29, sp
  408e34:	sub	sp, sp, #0x1, lsl #12
  408e38:	sub	sp, sp, #0x10
  408e3c:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  408e40:	ldr	x8, [x8, #896]
  408e44:	cmp	x8, x1
  408e48:	b.eq	408f80 <ferror@plt+0x6930>  // b.none
  408e4c:	mov	x19, x1
  408e50:	mov	x20, x0
  408e54:	mov	w0, #0x418                 	// #1048
  408e58:	mov	w1, #0x1                   	// #1
  408e5c:	bl	402230 <calloc@plt>
  408e60:	mov	x21, x0
  408e64:	adrp	x0, 418000 <ferror@plt+0x159b0>
  408e68:	add	x0, x0, #0xed2
  408e6c:	bl	402280 <strdup@plt>
  408e70:	mov	w8, #0x80                  	// #128
  408e74:	str	x0, [x21]
  408e78:	strb	w8, [x21, #16]
  408e7c:	cbz	x21, 408f88 <ferror@plt+0x6938>
  408e80:	ldr	x8, [x20, #24]
  408e84:	str	x19, [sp]
  408e88:	cbz	x8, 408f6c <ferror@plt+0x691c>
  408e8c:	adrp	x22, 417000 <ferror@plt+0x149b0>
  408e90:	mov	x19, xzr
  408e94:	add	x22, x22, #0x6c4
  408e98:	mov	w24, #0x1013                	// #4115
  408e9c:	b	408eb0 <ferror@plt+0x6860>
  408ea0:	ldr	x8, [x20, #24]
  408ea4:	add	x19, x19, #0x1
  408ea8:	cmp	x19, x8
  408eac:	b.cs	408f6c <ferror@plt+0x691c>  // b.hs, b.nlast
  408eb0:	ldr	x9, [x20, #16]
  408eb4:	ldr	x23, [x9, x19, lsl #3]
  408eb8:	ldr	x25, [x23, #32]
  408ebc:	cbz	x25, 408ea4 <ferror@plt+0x6854>
  408ec0:	add	x26, x23, #0x78
  408ec4:	b	408ef0 <ferror@plt+0x68a0>
  408ec8:	adrp	x1, 419000 <ferror@plt+0x169b0>
  408ecc:	mov	w0, #0x4                   	// #4
  408ed0:	add	x1, x1, #0xa73
  408ed4:	mov	x2, x27
  408ed8:	bl	409dc8 <ferror@plt+0x7778>
  408edc:	ldr	x8, [x25]
  408ee0:	ldr	x9, [x23, #32]
  408ee4:	cmp	x8, x9
  408ee8:	csel	x25, xzr, x8, eq  // eq = none
  408eec:	cbz	x25, 408ea0 <ferror@plt+0x6850>
  408ef0:	mov	x0, x25
  408ef4:	bl	412dc4 <ferror@plt+0x10774>
  408ef8:	mov	x28, x0
  408efc:	mov	x0, x25
  408f00:	bl	412dd4 <ferror@plt+0x10784>
  408f04:	mov	x27, x0
  408f08:	mov	x0, x28
  408f0c:	mov	x1, x22
  408f10:	bl	402390 <strcmp@plt>
  408f14:	cbnz	w0, 408edc <ferror@plt+0x688c>
  408f18:	add	x1, sp, #0x8
  408f1c:	mov	x0, x27
  408f20:	mov	x2, xzr
  408f24:	bl	40b118 <ferror@plt+0x8ac8>
  408f28:	tbnz	w0, #31, 408ec8 <ferror@plt+0x6878>
  408f2c:	ldrh	w3, [x23, #104]
  408f30:	add	x1, sp, #0x8
  408f34:	mov	x0, x21
  408f38:	mov	x2, x26
  408f3c:	bl	409760 <ferror@plt+0x7110>
  408f40:	cbz	w0, 408edc <ferror@plt+0x688c>
  408f44:	ldr	x8, [x20]
  408f48:	ldrb	w8, [x8, x24]
  408f4c:	cbz	w8, 408edc <ferror@plt+0x688c>
  408f50:	adrp	x1, 419000 <ferror@plt+0x169b0>
  408f54:	add	x2, sp, #0x8
  408f58:	mov	w0, #0x4                   	// #4
  408f5c:	add	x1, x1, #0xa8c
  408f60:	mov	x3, x26
  408f64:	bl	409dc8 <ferror@plt+0x7778>
  408f68:	b	408edc <ferror@plt+0x688c>
  408f6c:	ldr	x1, [sp]
  408f70:	mov	x0, x21
  408f74:	bl	409a2c <ferror@plt+0x73dc>
  408f78:	mov	x0, x21
  408f7c:	bl	409b50 <ferror@plt+0x7500>
  408f80:	mov	w0, wzr
  408f84:	b	408f8c <ferror@plt+0x693c>
  408f88:	mov	w0, #0xfffffff4            	// #-12
  408f8c:	add	sp, sp, #0x1, lsl #12
  408f90:	add	sp, sp, #0x10
  408f94:	ldp	x20, x19, [sp, #80]
  408f98:	ldp	x22, x21, [sp, #64]
  408f9c:	ldp	x24, x23, [sp, #48]
  408fa0:	ldp	x26, x25, [sp, #32]
  408fa4:	ldp	x28, x27, [sp, #16]
  408fa8:	ldp	x29, x30, [sp], #96
  408fac:	ret
  408fb0:	stp	x29, x30, [sp, #-96]!
  408fb4:	stp	x20, x19, [sp, #80]
  408fb8:	mov	x19, x1
  408fbc:	mov	x20, x0
  408fc0:	adrp	x0, 419000 <ferror@plt+0x169b0>
  408fc4:	add	x0, x0, #0xaab
  408fc8:	mov	w1, #0x37                  	// #55
  408fcc:	mov	w2, #0x1                   	// #1
  408fd0:	mov	x3, x19
  408fd4:	stp	x28, x27, [sp, #16]
  408fd8:	stp	x26, x25, [sp, #32]
  408fdc:	stp	x24, x23, [sp, #48]
  408fe0:	stp	x22, x21, [sp, #64]
  408fe4:	mov	x29, sp
  408fe8:	bl	402460 <fwrite@plt>
  408fec:	ldr	x8, [x20, #24]
  408ff0:	cbz	x8, 409088 <ferror@plt+0x6a38>
  408ff4:	adrp	x21, 419000 <ferror@plt+0x169b0>
  408ff8:	adrp	x22, 419000 <ferror@plt+0x169b0>
  408ffc:	mov	x27, xzr
  409000:	add	x21, x21, #0x819
  409004:	add	x22, x22, #0xae3
  409008:	b	40901c <ferror@plt+0x69cc>
  40900c:	ldr	x8, [x20, #24]
  409010:	add	x27, x27, #0x1
  409014:	cmp	x27, x8
  409018:	b.cs	409088 <ferror@plt+0x6a38>  // b.hs, b.nlast
  40901c:	ldr	x9, [x20, #16]
  409020:	ldr	x28, [x9, x27, lsl #3]
  409024:	ldr	x23, [x28, #32]
  409028:	cbz	x23, 409010 <ferror@plt+0x69c0>
  40902c:	add	x24, x28, #0x78
  409030:	b	409048 <ferror@plt+0x69f8>
  409034:	ldr	x8, [x23]
  409038:	ldr	x9, [x28, #32]
  40903c:	cmp	x8, x9
  409040:	csel	x23, xzr, x8, eq  // eq = none
  409044:	cbz	x23, 40900c <ferror@plt+0x69bc>
  409048:	mov	x0, x23
  40904c:	bl	412dc4 <ferror@plt+0x10774>
  409050:	mov	x26, x0
  409054:	mov	x0, x23
  409058:	bl	412dd4 <ferror@plt+0x10784>
  40905c:	mov	x25, x0
  409060:	mov	x0, x26
  409064:	mov	x1, x21
  409068:	bl	402390 <strcmp@plt>
  40906c:	cbnz	w0, 409034 <ferror@plt+0x69e4>
  409070:	mov	x0, x19
  409074:	mov	x1, x22
  409078:	mov	x2, x24
  40907c:	mov	x3, x25
  409080:	bl	402600 <fprintf@plt>
  409084:	b	409034 <ferror@plt+0x69e4>
  409088:	ldp	x20, x19, [sp, #80]
  40908c:	ldp	x22, x21, [sp, #64]
  409090:	ldp	x24, x23, [sp, #48]
  409094:	ldp	x26, x25, [sp, #32]
  409098:	ldp	x28, x27, [sp, #16]
  40909c:	mov	w0, wzr
  4090a0:	ldp	x29, x30, [sp], #96
  4090a4:	ret
  4090a8:	sub	sp, sp, #0x40
  4090ac:	stp	x20, x19, [sp, #48]
  4090b0:	mov	x19, x1
  4090b4:	mov	x20, x0
  4090b8:	adrp	x0, 419000 <ferror@plt+0x169b0>
  4090bc:	add	x0, x0, #0xaf2
  4090c0:	mov	w1, #0x31                  	// #49
  4090c4:	mov	w2, #0x1                   	// #1
  4090c8:	mov	x3, x19
  4090cc:	stp	x29, x30, [sp, #32]
  4090d0:	add	x29, sp, #0x20
  4090d4:	bl	402460 <fwrite@plt>
  4090d8:	ldr	x0, [x20, #64]
  4090dc:	add	x1, sp, #0x10
  4090e0:	bl	40af60 <ferror@plt+0x8910>
  4090e4:	add	x0, sp, #0x10
  4090e8:	add	x2, sp, #0x8
  4090ec:	mov	x1, xzr
  4090f0:	bl	40af70 <ferror@plt+0x8920>
  4090f4:	tbz	w0, #0, 40913c <ferror@plt+0x6aec>
  4090f8:	adrp	x20, 419000 <ferror@plt+0x169b0>
  4090fc:	add	x20, x20, #0xb24
  409100:	b	409118 <ferror@plt+0x6ac8>
  409104:	add	x0, sp, #0x10
  409108:	add	x2, sp, #0x8
  40910c:	mov	x1, xzr
  409110:	bl	40af70 <ferror@plt+0x8920>
  409114:	tbz	w0, #0, 40913c <ferror@plt+0x6aec>
  409118:	ldr	x8, [sp, #8]
  40911c:	ldr	x9, [x8]
  409120:	cbz	x9, 409104 <ferror@plt+0x6ab4>
  409124:	add	x2, x8, #0x10
  409128:	add	x3, x9, #0x78
  40912c:	mov	x0, x19
  409130:	mov	x1, x20
  409134:	bl	402600 <fprintf@plt>
  409138:	b	409104 <ferror@plt+0x6ab4>
  40913c:	ldp	x20, x19, [sp, #48]
  409140:	ldp	x29, x30, [sp, #32]
  409144:	mov	w0, wzr
  409148:	add	sp, sp, #0x40
  40914c:	ret
  409150:	stp	x29, x30, [sp, #-96]!
  409154:	str	x28, [sp, #16]
  409158:	stp	x26, x25, [sp, #32]
  40915c:	stp	x24, x23, [sp, #48]
  409160:	stp	x22, x21, [sp, #64]
  409164:	stp	x20, x19, [sp, #80]
  409168:	mov	x29, sp
  40916c:	sub	sp, sp, #0x430
  409170:	adrp	x9, 42c000 <ferror@plt+0x299b0>
  409174:	ldr	x9, [x9, #896]
  409178:	add	x8, sp, #0x30
  40917c:	mov	w10, #0x400                 	// #1024
  409180:	stp	x8, x10, [sp, #24]
  409184:	cmp	x9, x1
  409188:	strb	wzr, [sp, #40]
  40918c:	b.eq	4092b8 <ferror@plt+0x6c68>  // b.none
  409190:	mov	x19, x1
  409194:	mov	x20, x0
  409198:	mov	w0, #0x418                 	// #1048
  40919c:	mov	w1, #0x1                   	// #1
  4091a0:	bl	402230 <calloc@plt>
  4091a4:	mov	x21, x0
  4091a8:	adrp	x0, 418000 <ferror@plt+0x159b0>
  4091ac:	add	x0, x0, #0xed2
  4091b0:	bl	402280 <strdup@plt>
  4091b4:	mov	w8, #0x80                  	// #128
  4091b8:	str	x0, [x21]
  4091bc:	strb	w8, [x21, #16]
  4091c0:	cbz	x21, 4092e4 <ferror@plt+0x6c94>
  4091c4:	mov	w8, #0x6f62                	// #28514
  4091c8:	mov	w9, #0x7973                	// #31091
  4091cc:	movk	w8, #0x3a6c, lsl #16
  4091d0:	movk	w9, #0x626d, lsl #16
  4091d4:	stur	w8, [sp, #51]
  4091d8:	str	w9, [sp, #48]
  4091dc:	ldr	x0, [x20, #64]
  4091e0:	add	x1, sp, #0x8
  4091e4:	bl	40af60 <ferror@plt+0x8910>
  4091e8:	add	x0, sp, #0x8
  4091ec:	add	x2, x29, #0x18
  4091f0:	mov	x1, xzr
  4091f4:	bl	40af70 <ferror@plt+0x8920>
  4091f8:	tbz	w0, #0, 4092a4 <ferror@plt+0x6c54>
  4091fc:	adrp	x22, 419000 <ferror@plt+0x169b0>
  409200:	mov	w25, #0x1013                	// #4115
  409204:	add	x22, x22, #0xb40
  409208:	b	409220 <ferror@plt+0x6bd0>
  40920c:	add	x0, sp, #0x8
  409210:	add	x2, x29, #0x18
  409214:	mov	x1, xzr
  409218:	bl	40af70 <ferror@plt+0x8920>
  40921c:	tbz	w0, #0, 4092a4 <ferror@plt+0x6c54>
  409220:	ldr	x26, [x29, #24]
  409224:	ldr	x8, [x26]
  409228:	cbz	x8, 40920c <ferror@plt+0x6bbc>
  40922c:	add	x23, x26, #0x10
  409230:	mov	x0, x23
  409234:	bl	402030 <strlen@plt>
  409238:	mov	x24, x0
  40923c:	add	x1, x0, #0x8
  409240:	add	x0, sp, #0x18
  409244:	bl	40aff8 <ferror@plt+0x89a8>
  409248:	tbnz	w0, #31, 4092c0 <ferror@plt+0x6c70>
  40924c:	ldr	x8, [sp, #24]
  409250:	add	x2, x24, #0x1
  409254:	mov	x1, x23
  409258:	add	x0, x8, #0x7
  40925c:	bl	401ff0 <memcpy@plt>
  409260:	ldr	x8, [x26]
  409264:	add	x1, sp, #0x30
  409268:	mov	x0, x21
  40926c:	ldrh	w3, [x8, #104]
  409270:	add	x2, x8, #0x78
  409274:	bl	409760 <ferror@plt+0x7110>
  409278:	cbz	w0, 40920c <ferror@plt+0x6bbc>
  40927c:	ldr	x8, [x20]
  409280:	ldrb	w8, [x8, x25]
  409284:	cbz	w8, 40920c <ferror@plt+0x6bbc>
  409288:	ldr	x8, [x26]
  40928c:	add	x2, sp, #0x30
  409290:	mov	w0, #0x4                   	// #4
  409294:	mov	x1, x22
  409298:	add	x3, x8, #0x78
  40929c:	bl	409dc8 <ferror@plt+0x7778>
  4092a0:	b	40920c <ferror@plt+0x6bbc>
  4092a4:	mov	x0, x21
  4092a8:	mov	x1, x19
  4092ac:	bl	409a2c <ferror@plt+0x73dc>
  4092b0:	mov	x0, x21
  4092b4:	bl	409b50 <ferror@plt+0x7500>
  4092b8:	mov	w19, wzr
  4092bc:	b	4092e8 <ferror@plt+0x6c98>
  4092c0:	mov	x0, x21
  4092c4:	bl	409b50 <ferror@plt+0x7500>
  4092c8:	mov	w0, #0xc                   	// #12
  4092cc:	bl	4022a0 <strerror@plt>
  4092d0:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4092d4:	mov	x2, x0
  4092d8:	add	x1, x1, #0xb5e
  4092dc:	mov	w0, #0x3                   	// #3
  4092e0:	bl	409dc8 <ferror@plt+0x7778>
  4092e4:	mov	w19, #0xfffffff4            	// #-12
  4092e8:	add	x0, sp, #0x18
  4092ec:	bl	40b088 <ferror@plt+0x8a38>
  4092f0:	mov	w0, w19
  4092f4:	add	sp, sp, #0x430
  4092f8:	ldp	x20, x19, [sp, #80]
  4092fc:	ldp	x22, x21, [sp, #64]
  409300:	ldp	x24, x23, [sp, #48]
  409304:	ldp	x26, x25, [sp, #32]
  409308:	ldr	x28, [sp, #16]
  40930c:	ldp	x29, x30, [sp], #96
  409310:	ret
  409314:	stp	x29, x30, [sp, #-80]!
  409318:	str	x28, [sp, #16]
  40931c:	stp	x24, x23, [sp, #32]
  409320:	stp	x22, x21, [sp, #48]
  409324:	stp	x20, x19, [sp, #64]
  409328:	mov	x29, sp
  40932c:	sub	sp, sp, #0x2, lsl #12
  409330:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  409334:	ldr	x8, [x8, #896]
  409338:	cmp	x8, x1
  40933c:	b.eq	409438 <ferror@plt+0x6de8>  // b.none
  409340:	ldr	x8, [x0]
  409344:	mov	x19, x1
  409348:	adrp	x1, 419000 <ferror@plt+0x169b0>
  40934c:	add	x1, x1, #0xb72
  409350:	add	x0, x8, #0x8
  409354:	bl	408744 <ferror@plt+0x60f4>
  409358:	cbz	x0, 40944c <ferror@plt+0x6dfc>
  40935c:	mov	x20, x0
  409360:	mov	w0, #0x418                 	// #1048
  409364:	mov	w1, #0x1                   	// #1
  409368:	bl	402230 <calloc@plt>
  40936c:	mov	x21, x0
  409370:	adrp	x0, 418000 <ferror@plt+0x159b0>
  409374:	add	x0, x0, #0xed2
  409378:	bl	402280 <strdup@plt>
  40937c:	mov	w8, #0x80                  	// #128
  409380:	str	x0, [x21]
  409384:	strb	w8, [x21, #16]
  409388:	cbz	x21, 409440 <ferror@plt+0x6df0>
  40938c:	add	x0, sp, #0x1, lsl #12
  409390:	mov	w1, #0x1000                	// #4096
  409394:	mov	x2, x20
  409398:	bl	402610 <fgets@plt>
  40939c:	cbz	x0, 40941c <ferror@plt+0x6dcc>
  4093a0:	bl	4023b0 <__ctype_b_loc@plt>
  4093a4:	adrp	x23, 419000 <ferror@plt+0x169b0>
  4093a8:	adrp	x24, 418000 <ferror@plt+0x159b0>
  4093ac:	mov	x22, x0
  4093b0:	add	x23, x23, #0xb82
  4093b4:	add	x24, x24, #0xed2
  4093b8:	b	4093e0 <ferror@plt+0x6d90>
  4093bc:	add	x2, sp, #0x1, lsl #12
  4093c0:	mov	w0, #0x3                   	// #3
  4093c4:	mov	x1, x23
  4093c8:	bl	409dc8 <ferror@plt+0x7778>
  4093cc:	add	x0, sp, #0x1, lsl #12
  4093d0:	mov	w1, #0x1000                	// #4096
  4093d4:	mov	x2, x20
  4093d8:	bl	402610 <fgets@plt>
  4093dc:	cbz	x0, 40941c <ferror@plt+0x6dcc>
  4093e0:	add	x9, sp, #0x1
  4093e4:	ldr	x8, [x22]
  4093e8:	ldrb	w9, [x9, #4095]
  4093ec:	ldrh	w8, [x8, x9, lsl #1]
  4093f0:	tbz	w8, #10, 4093bc <ferror@plt+0x6d6c>
  4093f4:	add	x0, sp, #0x1, lsl #12
  4093f8:	mov	x1, sp
  4093fc:	mov	x2, xzr
  409400:	bl	40b288 <ferror@plt+0x8c38>
  409404:	mov	x1, sp
  409408:	mov	x0, x21
  40940c:	mov	x2, x24
  409410:	mov	w3, wzr
  409414:	bl	409760 <ferror@plt+0x7110>
  409418:	b	4093cc <ferror@plt+0x6d7c>
  40941c:	mov	x0, x21
  409420:	mov	x1, x19
  409424:	bl	409a2c <ferror@plt+0x73dc>
  409428:	mov	x0, x21
  40942c:	bl	409b50 <ferror@plt+0x7500>
  409430:	mov	x0, x20
  409434:	bl	402180 <fclose@plt>
  409438:	mov	w0, wzr
  40943c:	b	40944c <ferror@plt+0x6dfc>
  409440:	mov	x0, x20
  409444:	bl	402180 <fclose@plt>
  409448:	mov	w0, #0xfffffff4            	// #-12
  40944c:	add	sp, sp, #0x2, lsl #12
  409450:	ldp	x20, x19, [sp, #64]
  409454:	ldp	x22, x21, [sp, #48]
  409458:	ldp	x24, x23, [sp, #32]
  40945c:	ldr	x28, [sp, #16]
  409460:	ldp	x29, x30, [sp], #80
  409464:	ret
  409468:	sub	sp, sp, #0x80
  40946c:	stp	x29, x30, [sp, #32]
  409470:	stp	x28, x27, [sp, #48]
  409474:	stp	x26, x25, [sp, #64]
  409478:	stp	x24, x23, [sp, #80]
  40947c:	stp	x22, x21, [sp, #96]
  409480:	stp	x20, x19, [sp, #112]
  409484:	ldr	x8, [x0, #24]
  409488:	add	x29, sp, #0x20
  40948c:	str	x1, [sp]
  409490:	cbz	x8, 40961c <ferror@plt+0x6fcc>
  409494:	adrp	x21, 417000 <ferror@plt+0x149b0>
  409498:	mov	x23, xzr
  40949c:	mov	w8, #0x1                   	// #1
  4094a0:	add	x21, x21, #0x6c4
  4094a4:	stp	x0, x8, [sp, #8]
  4094a8:	b	4094e8 <ferror@plt+0x6e98>
  4094ac:	ldr	x0, [sp]
  4094b0:	adrp	x1, 419000 <ferror@plt+0x169b0>
  4094b4:	add	x2, x19, #0x78
  4094b8:	add	x1, x1, #0xc05
  4094bc:	mov	x3, x28
  4094c0:	mov	w4, w20
  4094c4:	mov	w5, w27
  4094c8:	mov	w6, w25
  4094cc:	bl	402600 <fprintf@plt>
  4094d0:	str	xzr, [sp, #16]
  4094d4:	ldr	x0, [sp, #8]
  4094d8:	ldr	x8, [x0, #24]
  4094dc:	add	x23, x23, #0x1
  4094e0:	cmp	x23, x8
  4094e4:	b.cs	40961c <ferror@plt+0x6fcc>  // b.hs, b.nlast
  4094e8:	ldr	x8, [x0, #16]
  4094ec:	ldr	x19, [x8, x23, lsl #3]
  4094f0:	ldr	x26, [x19, #32]
  4094f4:	cbz	x26, 4094d8 <ferror@plt+0x6e88>
  4094f8:	mov	w25, wzr
  4094fc:	mov	w27, wzr
  409500:	mov	w22, wzr
  409504:	mov	x28, xzr
  409508:	b	409520 <ferror@plt+0x6ed0>
  40950c:	ldr	x8, [x26]
  409510:	ldr	x9, [x19, #32]
  409514:	cmp	x8, x9
  409518:	csel	x26, xzr, x8, eq  // eq = none
  40951c:	cbz	x26, 4095cc <ferror@plt+0x6f7c>
  409520:	mov	x0, x26
  409524:	bl	412dc4 <ferror@plt+0x10774>
  409528:	mov	x24, x0
  40952c:	mov	x0, x26
  409530:	bl	412dd4 <ferror@plt+0x10784>
  409534:	mov	x20, x0
  409538:	mov	x0, x24
  40953c:	mov	x1, x21
  409540:	bl	402390 <strcmp@plt>
  409544:	cbnz	w0, 40950c <ferror@plt+0x6ebc>
  409548:	adrp	x1, 419000 <ferror@plt+0x169b0>
  40954c:	mov	w2, #0x8                   	// #8
  409550:	mov	x0, x20
  409554:	add	x1, x1, #0xba4
  409558:	bl	4021e0 <strncmp@plt>
  40955c:	cbz	w0, 40958c <ferror@plt+0x6f3c>
  409560:	adrp	x1, 419000 <ferror@plt+0x169b0>
  409564:	sub	x2, x29, #0x4
  409568:	sub	x3, x29, #0x8
  40956c:	mov	x0, x20
  409570:	add	x1, x1, #0xbad
  409574:	bl	402510 <__isoc99_sscanf@plt>
  409578:	cmp	w0, #0x2
  40957c:	b.ne	409594 <ferror@plt+0x6f44>  // b.any
  409580:	ldp	w25, w27, [x29, #-8]
  409584:	mov	w22, #0x63                  	// #99
  409588:	b	4095bc <ferror@plt+0x6f6c>
  40958c:	add	x28, x20, #0x8
  409590:	b	4095bc <ferror@plt+0x6f6c>
  409594:	adrp	x1, 419000 <ferror@plt+0x169b0>
  409598:	sub	x2, x29, #0x4
  40959c:	sub	x3, x29, #0x8
  4095a0:	mov	x0, x20
  4095a4:	add	x1, x1, #0xbbe
  4095a8:	bl	402510 <__isoc99_sscanf@plt>
  4095ac:	cmp	w0, #0x2
  4095b0:	b.ne	4095bc <ferror@plt+0x6f6c>  // b.any
  4095b4:	ldp	w25, w27, [x29, #-8]
  4095b8:	mov	w22, #0x62                  	// #98
  4095bc:	cbz	x28, 40950c <ferror@plt+0x6ebc>
  4095c0:	tst	w22, #0xff
  4095c4:	b.eq	40950c <ferror@plt+0x6ebc>  // b.none
  4095c8:	b	4095d8 <ferror@plt+0x6f88>
  4095cc:	cbz	x28, 4094d4 <ferror@plt+0x6e84>
  4095d0:	tst	w22, #0xff
  4095d4:	b.eq	409600 <ferror@plt+0x6fb0>  // b.none
  4095d8:	ldr	x8, [sp, #16]
  4095dc:	and	w20, w22, #0xff
  4095e0:	tbz	w8, #0, 4094ac <ferror@plt+0x6e5c>
  4095e4:	ldr	x3, [sp]
  4095e8:	adrp	x0, 419000 <ferror@plt+0x169b0>
  4095ec:	mov	w1, #0x34                  	// #52
  4095f0:	mov	w2, #0x1                   	// #1
  4095f4:	add	x0, x0, #0xbd0
  4095f8:	bl	402460 <fwrite@plt>
  4095fc:	b	4094ac <ferror@plt+0x6e5c>
  409600:	adrp	x1, 419000 <ferror@plt+0x169b0>
  409604:	add	x2, x19, #0x78
  409608:	mov	w0, #0x3                   	// #3
  40960c:	add	x1, x1, #0xc14
  409610:	mov	x3, x28
  409614:	bl	409dc8 <ferror@plt+0x7778>
  409618:	b	4094d4 <ferror@plt+0x6e84>
  40961c:	ldp	x20, x19, [sp, #112]
  409620:	ldp	x22, x21, [sp, #96]
  409624:	ldp	x24, x23, [sp, #80]
  409628:	ldp	x26, x25, [sp, #64]
  40962c:	ldp	x28, x27, [sp, #48]
  409630:	ldp	x29, x30, [sp, #32]
  409634:	mov	w0, wzr
  409638:	add	sp, sp, #0x80
  40963c:	ret
  409640:	stp	x29, x30, [sp, #-48]!
  409644:	stp	x22, x21, [sp, #16]
  409648:	stp	x20, x19, [sp, #32]
  40964c:	ldr	x20, [x0, #56]
  409650:	mov	x29, sp
  409654:	cbz	x20, 409684 <ferror@plt+0x7034>
  409658:	ldr	x22, [x0, #48]
  40965c:	mov	x21, xzr
  409660:	mov	x19, xzr
  409664:	ldr	x0, [x22, x21, lsl #3]
  409668:	bl	409640 <ferror@plt+0x6ff0>
  40966c:	add	x8, x19, x0
  409670:	add	x21, x21, #0x1
  409674:	cmp	x21, x20
  409678:	add	x19, x8, #0x1
  40967c:	b.cc	409664 <ferror@plt+0x7014>  // b.lo, b.ul, b.last
  409680:	b	409688 <ferror@plt+0x7038>
  409684:	mov	x19, xzr
  409688:	mov	x0, x19
  40968c:	ldp	x20, x19, [sp, #32]
  409690:	ldp	x22, x21, [sp, #16]
  409694:	ldp	x29, x30, [sp], #48
  409698:	ret
  40969c:	stp	x29, x30, [sp, #-64]!
  4096a0:	stp	x22, x21, [sp, #32]
  4096a4:	stp	x20, x19, [sp, #48]
  4096a8:	ldr	x9, [x0, #56]
  4096ac:	str	x23, [sp, #16]
  4096b0:	mov	x29, sp
  4096b4:	cbz	x9, 409740 <ferror@plt+0x70f0>
  4096b8:	mov	x19, x3
  4096bc:	mov	x20, x2
  4096c0:	mov	x21, x0
  4096c4:	mov	x22, x1
  4096c8:	mov	w0, wzr
  4096cc:	mov	x23, xzr
  4096d0:	b	4096e0 <ferror@plt+0x7090>
  4096d4:	add	x23, x23, #0x1
  4096d8:	cmp	x23, x9
  4096dc:	b.cs	40974c <ferror@plt+0x70fc>  // b.hs, b.nlast
  4096e0:	ldr	x8, [x21, #48]
  4096e4:	ldr	x10, [x19]
  4096e8:	ldr	x8, [x8, x23, lsl #3]
  4096ec:	cbz	x10, 40970c <ferror@plt+0x70bc>
  4096f0:	mov	x11, xzr
  4096f4:	ldr	x12, [x22, x11, lsl #3]
  4096f8:	cmp	x12, x8
  4096fc:	b.eq	4096d4 <ferror@plt+0x7084>  // b.none
  409700:	add	x11, x11, #0x1
  409704:	cmp	x11, x10
  409708:	b.cc	4096f4 <ferror@plt+0x70a4>  // b.lo, b.ul, b.last
  40970c:	cmp	x10, x20
  409710:	b.cs	409748 <ferror@plt+0x70f8>  // b.hs, b.nlast
  409714:	add	x9, x10, #0x1
  409718:	mov	x0, x8
  40971c:	mov	x1, x22
  409720:	mov	x2, x20
  409724:	mov	x3, x19
  409728:	str	x8, [x22, x10, lsl #3]
  40972c:	str	x9, [x19]
  409730:	bl	40969c <ferror@plt+0x704c>
  409734:	tbnz	w0, #31, 40974c <ferror@plt+0x70fc>
  409738:	ldr	x9, [x21, #56]
  40973c:	b	4096d4 <ferror@plt+0x7084>
  409740:	mov	w0, wzr
  409744:	b	40974c <ferror@plt+0x70fc>
  409748:	mov	w0, #0xffffffe4            	// #-28
  40974c:	ldp	x20, x19, [sp, #48]
  409750:	ldp	x22, x21, [sp, #32]
  409754:	ldr	x23, [sp, #16]
  409758:	ldp	x29, x30, [sp], #64
  40975c:	ret
  409760:	stp	x29, x30, [sp, #-96]!
  409764:	stp	x28, x27, [sp, #16]
  409768:	stp	x26, x25, [sp, #32]
  40976c:	stp	x24, x23, [sp, #48]
  409770:	stp	x22, x21, [sp, #64]
  409774:	stp	x20, x19, [sp, #80]
  409778:	ldrb	w8, [x1]
  40977c:	mov	w20, w3
  409780:	mov	x19, x2
  409784:	mov	x22, x1
  409788:	mov	x21, x0
  40978c:	mov	x29, sp
  409790:	cbz	w8, 4097d4 <ferror@plt+0x7184>
  409794:	adrp	x23, 419000 <ferror@plt+0x169b0>
  409798:	mov	w24, #0x1                   	// #1
  40979c:	add	x23, x23, #0x993
  4097a0:	b	4097b0 <ferror@plt+0x7160>
  4097a4:	ldrb	w8, [x22, x24]
  4097a8:	add	x24, x24, #0x1
  4097ac:	cbz	w8, 4097d4 <ferror@plt+0x7184>
  4097b0:	sxtb	w9, w8
  4097b4:	tbz	w9, #31, 4097a4 <ferror@plt+0x7154>
  4097b8:	and	w2, w8, #0xff
  4097bc:	mov	w0, #0x2                   	// #2
  4097c0:	mov	x1, x23
  4097c4:	mov	w3, w2
  4097c8:	mov	x4, x22
  4097cc:	bl	409dc8 <ferror@plt+0x7778>
  4097d0:	b	4097a4 <ferror@plt+0x7154>
  4097d4:	ldrb	w8, [x19]
  4097d8:	cbz	w8, 40981c <ferror@plt+0x71cc>
  4097dc:	adrp	x23, 419000 <ferror@plt+0x169b0>
  4097e0:	mov	w24, #0x1                   	// #1
  4097e4:	add	x23, x23, #0x993
  4097e8:	b	4097f8 <ferror@plt+0x71a8>
  4097ec:	ldrb	w8, [x19, x24]
  4097f0:	add	x24, x24, #0x1
  4097f4:	cbz	w8, 40981c <ferror@plt+0x71cc>
  4097f8:	sxtb	w9, w8
  4097fc:	tbz	w9, #31, 4097ec <ferror@plt+0x719c>
  409800:	and	w2, w8, #0xff
  409804:	mov	w0, #0x2                   	// #2
  409808:	mov	x1, x23
  40980c:	mov	w3, w2
  409810:	mov	x4, x19
  409814:	bl	409dc8 <ferror@plt+0x7778>
  409818:	b	4097ec <ferror@plt+0x719c>
  40981c:	mov	w24, wzr
  409820:	ldr	x25, [x21]
  409824:	ldrb	w27, [x25]
  409828:	cbz	w27, 40986c <ferror@plt+0x721c>
  40982c:	sxtw	x8, w24
  409830:	ldrb	w9, [x22, x8]
  409834:	cmp	w27, w9
  409838:	b.ne	409874 <ferror@plt+0x7224>  // b.any
  40983c:	add	x8, x22, x8
  409840:	mov	w26, #0x1                   	// #1
  409844:	and	x9, x26, #0xffffffff
  409848:	ldrb	w27, [x25, x9]
  40984c:	cbz	w27, 4098d0 <ferror@plt+0x7280>
  409850:	ldrb	w10, [x8, x26]
  409854:	add	x26, x26, #0x1
  409858:	cmp	w27, w10
  40985c:	b.eq	409844 <ferror@plt+0x71f4>  // b.none
  409860:	add	x28, x25, x9
  409864:	sub	x26, x26, #0x1
  409868:	b	40987c <ferror@plt+0x722c>
  40986c:	mov	w26, wzr
  409870:	b	4098d0 <ferror@plt+0x7280>
  409874:	mov	x26, xzr
  409878:	mov	x28, x25
  40987c:	mov	w0, #0x418                 	// #1048
  409880:	mov	w1, #0x1                   	// #1
  409884:	bl	402230 <calloc@plt>
  409888:	mov	w2, #0x418                 	// #1048
  40988c:	mov	x1, x21
  409890:	mov	x23, x0
  409894:	bl	401ff0 <memcpy@plt>
  409898:	add	w8, w26, #0x1
  40989c:	add	x0, x25, x8
  4098a0:	bl	402280 <strdup@plt>
  4098a4:	str	x0, [x23]
  4098a8:	add	x0, x21, #0x8
  4098ac:	mov	w2, #0x410                 	// #1040
  4098b0:	mov	w1, wzr
  4098b4:	bl	402200 <memset@plt>
  4098b8:	add	x8, x21, w27, uxtw #3
  4098bc:	strb	wzr, [x28]
  4098c0:	str	x25, [x21]
  4098c4:	strb	w27, [x21, #16]
  4098c8:	strb	w27, [x21, #17]
  4098cc:	str	x23, [x8, #24]
  4098d0:	sxtw	x8, w26
  4098d4:	add	x23, x8, w24, sxtw
  4098d8:	ldrb	w8, [x22, x23]
  4098dc:	cbz	x8, 4098f8 <ferror@plt+0x72a8>
  4098e0:	add	x24, x21, x8, lsl #3
  4098e4:	ldr	x9, [x24, #24]!
  4098e8:	cbz	x9, 409944 <ferror@plt+0x72f4>
  4098ec:	add	w24, w23, #0x1
  4098f0:	mov	x21, x9
  4098f4:	b	409820 <ferror@plt+0x71d0>
  4098f8:	ldr	x23, [x21, #8]!
  4098fc:	cbz	x23, 4099c0 <ferror@plt+0x7370>
  409900:	mov	w22, wzr
  409904:	mov	x24, x23
  409908:	add	x0, x24, #0xc
  40990c:	mov	x1, x19
  409910:	bl	402390 <strcmp@plt>
  409914:	ldr	x24, [x24]
  409918:	cmp	w0, #0x0
  40991c:	csinc	w22, w22, wzr, ne  // ne = any
  409920:	cbnz	x24, 409908 <ferror@plt+0x72b8>
  409924:	b	409934 <ferror@plt+0x72e4>
  409928:	mov	x21, x23
  40992c:	ldr	x23, [x23]
  409930:	cbz	x23, 4099c4 <ferror@plt+0x7374>
  409934:	ldr	w8, [x23, #8]
  409938:	cmp	w8, w20
  40993c:	b.cc	409928 <ferror@plt+0x72d8>  // b.lo, b.ul, b.last
  409940:	b	4099c4 <ferror@plt+0x7374>
  409944:	ldrb	w9, [x21, #16]
  409948:	cmp	w8, w9
  40994c:	b.cs	409954 <ferror@plt+0x7304>  // b.hs, b.nlast
  409950:	strb	w8, [x21, #16]
  409954:	ldrb	w9, [x21, #17]
  409958:	cmp	w8, w9
  40995c:	b.ls	409964 <ferror@plt+0x7314>  // b.plast
  409960:	strb	w8, [x21, #17]
  409964:	mov	w0, #0x418                 	// #1048
  409968:	mov	w1, #0x1                   	// #1
  40996c:	bl	402230 <calloc@plt>
  409970:	add	w8, w23, #0x1
  409974:	mov	x21, x0
  409978:	str	x0, [x24]
  40997c:	add	x0, x22, w8, sxtw
  409980:	bl	402280 <strdup@plt>
  409984:	mov	w8, #0x80                  	// #128
  409988:	str	x0, [x21]
  40998c:	strb	w8, [x21, #16]
  409990:	ldr	x8, [x21, #8]!
  409994:	cbz	x8, 4099c0 <ferror@plt+0x7370>
  409998:	mov	x9, x8
  40999c:	ldr	x9, [x9]
  4099a0:	cbnz	x9, 40999c <ferror@plt+0x734c>
  4099a4:	b	4099b4 <ferror@plt+0x7364>
  4099a8:	mov	x21, x8
  4099ac:	ldr	x8, [x8]
  4099b0:	cbz	x8, 4099c0 <ferror@plt+0x7370>
  4099b4:	ldr	w9, [x8, #8]
  4099b8:	cmp	w9, w20
  4099bc:	b.cc	4099a8 <ferror@plt+0x7358>  // b.lo, b.ul, b.last
  4099c0:	mov	w22, wzr
  4099c4:	mov	x0, x19
  4099c8:	bl	402030 <strlen@plt>
  4099cc:	sxtw	x8, w0
  4099d0:	mov	x23, x0
  4099d4:	add	x0, x8, #0x11
  4099d8:	mov	w1, #0x1                   	// #1
  4099dc:	bl	402230 <calloc@plt>
  4099e0:	ldr	x8, [x21]
  4099e4:	mov	x9, #0x100000000           	// #4294967296
  4099e8:	add	x9, x9, x23, lsl #32
  4099ec:	mov	x24, x0
  4099f0:	str	w20, [x0, #8]
  4099f4:	add	x0, x0, #0xc
  4099f8:	asr	x2, x9, #32
  4099fc:	mov	x1, x19
  409a00:	str	x8, [x24]
  409a04:	bl	401ff0 <memcpy@plt>
  409a08:	str	x24, [x21]
  409a0c:	mov	w0, w22
  409a10:	ldp	x20, x19, [sp, #80]
  409a14:	ldp	x22, x21, [sp, #64]
  409a18:	ldp	x24, x23, [sp, #48]
  409a1c:	ldp	x26, x25, [sp, #32]
  409a20:	ldp	x28, x27, [sp, #16]
  409a24:	ldp	x29, x30, [sp], #96
  409a28:	ret
  409a2c:	stp	x29, x30, [sp, #-48]!
  409a30:	stp	x20, x19, [sp, #32]
  409a34:	mov	x29, sp
  409a38:	mov	x19, x1
  409a3c:	mov	w8, #0x7b0                 	// #1968
  409a40:	mov	x20, x0
  409a44:	movk	w8, #0x57f4, lsl #16
  409a48:	add	x0, x29, #0x1c
  409a4c:	mov	w1, #0x4                   	// #4
  409a50:	mov	w2, #0x1                   	// #1
  409a54:	mov	x3, x19
  409a58:	str	x21, [sp, #16]
  409a5c:	str	w8, [x29, #28]
  409a60:	bl	402460 <fwrite@plt>
  409a64:	mov	w8, #0x200                 	// #512
  409a68:	movk	w8, #0x100, lsl #16
  409a6c:	add	x0, x29, #0x1c
  409a70:	mov	w1, #0x4                   	// #4
  409a74:	mov	w2, #0x1                   	// #1
  409a78:	mov	x3, x19
  409a7c:	str	w8, [x29, #28]
  409a80:	bl	402460 <fwrite@plt>
  409a84:	mov	x0, x19
  409a88:	bl	4020c0 <ftell@plt>
  409a8c:	tbnz	x0, #63, 409b10 <ferror@plt+0x74c0>
  409a90:	mov	x21, x0
  409a94:	add	x0, x29, #0x1c
  409a98:	mov	w1, #0x4                   	// #4
  409a9c:	mov	w2, #0x1                   	// #1
  409aa0:	mov	x3, x19
  409aa4:	str	wzr, [x29, #28]
  409aa8:	bl	402460 <fwrite@plt>
  409aac:	mov	x0, x20
  409ab0:	mov	x1, x19
  409ab4:	bl	409bd0 <ferror@plt+0x7580>
  409ab8:	rev	w8, w0
  409abc:	mov	x0, x19
  409ac0:	str	w8, [x29, #28]
  409ac4:	bl	4020c0 <ftell@plt>
  409ac8:	tbnz	x0, #63, 409b30 <ferror@plt+0x74e0>
  409acc:	mov	x20, x0
  409ad0:	mov	x0, x19
  409ad4:	mov	x1, x21
  409ad8:	mov	w2, wzr
  409adc:	bl	402310 <fseek@plt>
  409ae0:	add	x0, x29, #0x1c
  409ae4:	mov	w1, #0x4                   	// #4
  409ae8:	mov	w2, #0x1                   	// #1
  409aec:	mov	x3, x19
  409af0:	bl	402460 <fwrite@plt>
  409af4:	mov	x0, x19
  409af8:	mov	x1, x20
  409afc:	ldp	x20, x19, [sp, #32]
  409b00:	ldr	x21, [sp, #16]
  409b04:	mov	w2, wzr
  409b08:	ldp	x29, x30, [sp], #48
  409b0c:	b	402310 <fseek@plt>
  409b10:	adrp	x0, 419000 <ferror@plt+0x169b0>
  409b14:	adrp	x1, 419000 <ferror@plt+0x169b0>
  409b18:	adrp	x3, 419000 <ferror@plt+0x169b0>
  409b1c:	add	x0, x0, #0x9de
  409b20:	add	x1, x1, #0x674
  409b24:	add	x3, x3, #0x9f2
  409b28:	mov	w2, #0x1a0                 	// #416
  409b2c:	bl	402590 <__assert_fail@plt>
  409b30:	adrp	x0, 419000 <ferror@plt+0x169b0>
  409b34:	adrp	x1, 419000 <ferror@plt+0x169b0>
  409b38:	adrp	x3, 419000 <ferror@plt+0x169b0>
  409b3c:	add	x0, x0, #0xa26
  409b40:	add	x1, x1, #0x674
  409b44:	add	x3, x3, #0x9f2
  409b48:	mov	w2, #0x1a9                 	// #425
  409b4c:	bl	402590 <__assert_fail@plt>
  409b50:	stp	x29, x30, [sp, #-48]!
  409b54:	stp	x20, x19, [sp, #32]
  409b58:	ldrb	w20, [x0, #16]
  409b5c:	ldrb	w8, [x0, #17]
  409b60:	mov	x19, x0
  409b64:	str	x21, [sp, #16]
  409b68:	mov	x29, sp
  409b6c:	cmp	w20, w8
  409b70:	b.ls	409ba8 <ferror@plt+0x7558>  // b.plast
  409b74:	ldr	x0, [x19, #8]
  409b78:	cbz	x0, 409b8c <ferror@plt+0x753c>
  409b7c:	ldr	x20, [x0]
  409b80:	bl	402400 <free@plt>
  409b84:	mov	x0, x20
  409b88:	cbnz	x20, 409b7c <ferror@plt+0x752c>
  409b8c:	ldr	x0, [x19]
  409b90:	bl	402400 <free@plt>
  409b94:	mov	x0, x19
  409b98:	ldp	x20, x19, [sp, #32]
  409b9c:	ldr	x21, [sp, #16]
  409ba0:	ldp	x29, x30, [sp], #48
  409ba4:	b	402400 <free@plt>
  409ba8:	add	x21, x19, #0x18
  409bac:	b	409bbc <ferror@plt+0x756c>
  409bb0:	cmp	x20, w8, uxtb
  409bb4:	add	x20, x20, #0x1
  409bb8:	b.cs	409b74 <ferror@plt+0x7524>  // b.hs, b.nlast
  409bbc:	ldr	x0, [x21, x20, lsl #3]
  409bc0:	cbz	x0, 409bb0 <ferror@plt+0x7560>
  409bc4:	bl	409b50 <ferror@plt+0x7500>
  409bc8:	ldrb	w8, [x19, #17]
  409bcc:	b	409bb0 <ferror@plt+0x7560>
  409bd0:	sub	sp, sp, #0x50
  409bd4:	stp	x29, x30, [sp, #16]
  409bd8:	stp	x24, x23, [sp, #32]
  409bdc:	stp	x22, x21, [sp, #48]
  409be0:	stp	x20, x19, [sp, #64]
  409be4:	add	x29, sp, #0x10
  409be8:	cbz	x0, 409c70 <ferror@plt+0x7620>
  409bec:	ldrsb	w8, [x0, #16]
  409bf0:	mov	x19, x1
  409bf4:	mov	x20, x0
  409bf8:	tbnz	w8, #31, 409c78 <ferror@plt+0x7628>
  409bfc:	ldrb	w9, [x20, #17]
  409c00:	and	w21, w8, #0xff
  409c04:	sub	w24, w9, w21
  409c08:	add	w23, w24, #0x1
  409c0c:	sbfiz	x0, x23, #2, #32
  409c10:	bl	4021c0 <malloc@plt>
  409c14:	mov	x22, x0
  409c18:	tbnz	w24, #31, 409c80 <ferror@plt+0x7630>
  409c1c:	add	x8, x20, w21, uxtw #3
  409c20:	ldr	x0, [x8, #24]
  409c24:	mov	x1, x19
  409c28:	bl	409bd0 <ferror@plt+0x7580>
  409c2c:	rev	w8, w0
  409c30:	cmp	w23, #0x1
  409c34:	str	w8, [x22]
  409c38:	b.eq	409c80 <ferror@plt+0x7630>  // b.none
  409c3c:	mov	w21, #0x1                   	// #1
  409c40:	ldrb	w8, [x20, #16]
  409c44:	mov	x1, x19
  409c48:	add	w8, w21, w8
  409c4c:	add	x8, x20, w8, uxtw #3
  409c50:	ldr	x0, [x8, #24]
  409c54:	bl	409bd0 <ferror@plt+0x7580>
  409c58:	rev	w8, w0
  409c5c:	str	w8, [x22, x21, lsl #2]
  409c60:	add	x21, x21, #0x1
  409c64:	cmp	x23, x21
  409c68:	b.ne	409c40 <ferror@plt+0x75f0>  // b.any
  409c6c:	b	409c80 <ferror@plt+0x7630>
  409c70:	mov	w21, wzr
  409c74:	b	409d70 <ferror@plt+0x7720>
  409c78:	mov	x22, xzr
  409c7c:	mov	w23, wzr
  409c80:	mov	x0, x19
  409c84:	bl	4020c0 <ftell@plt>
  409c88:	ldr	x8, [x20]
  409c8c:	mov	x21, x0
  409c90:	ldrb	w9, [x8]
  409c94:	cbz	w9, 409cb4 <ferror@plt+0x7664>
  409c98:	mov	x0, x8
  409c9c:	mov	x1, x19
  409ca0:	bl	402040 <fputs@plt>
  409ca4:	mov	w0, wzr
  409ca8:	mov	x1, x19
  409cac:	bl	402120 <fputc@plt>
  409cb0:	orr	x21, x21, #0x80000000
  409cb4:	cbz	w23, 409ce8 <ferror@plt+0x7698>
  409cb8:	ldrb	w0, [x20, #16]
  409cbc:	mov	x1, x19
  409cc0:	bl	402120 <fputc@plt>
  409cc4:	ldrb	w0, [x20, #17]
  409cc8:	mov	x1, x19
  409ccc:	bl	402120 <fputc@plt>
  409cd0:	sxtw	x2, w23
  409cd4:	mov	w1, #0x4                   	// #4
  409cd8:	mov	x0, x22
  409cdc:	mov	x3, x19
  409ce0:	bl	402460 <fwrite@plt>
  409ce4:	orr	x21, x21, #0x20000000
  409ce8:	mov	x0, x22
  409cec:	bl	402400 <free@plt>
  409cf0:	ldr	x8, [x20, #8]
  409cf4:	cbz	x8, 409d70 <ferror@plt+0x7720>
  409cf8:	mov	w9, wzr
  409cfc:	ldr	x8, [x8]
  409d00:	add	w9, w9, #0x1
  409d04:	cbnz	x8, 409cfc <ferror@plt+0x76ac>
  409d08:	rev	w8, w9
  409d0c:	sub	x0, x29, #0x4
  409d10:	mov	w1, #0x4                   	// #4
  409d14:	mov	w2, #0x1                   	// #1
  409d18:	mov	x3, x19
  409d1c:	stur	w8, [x29, #-4]
  409d20:	bl	402460 <fwrite@plt>
  409d24:	ldr	x20, [x20, #8]
  409d28:	cbz	x20, 409d6c <ferror@plt+0x771c>
  409d2c:	ldr	w8, [x20, #8]
  409d30:	sub	x0, x29, #0x4
  409d34:	mov	w1, #0x4                   	// #4
  409d38:	mov	w2, #0x1                   	// #1
  409d3c:	rev	w8, w8
  409d40:	mov	x3, x19
  409d44:	stur	w8, [x29, #-4]
  409d48:	bl	402460 <fwrite@plt>
  409d4c:	add	x0, x20, #0xc
  409d50:	mov	x1, x19
  409d54:	bl	402040 <fputs@plt>
  409d58:	mov	w0, wzr
  409d5c:	mov	x1, x19
  409d60:	bl	402120 <fputc@plt>
  409d64:	ldr	x20, [x20]
  409d68:	cbnz	x20, 409d2c <ferror@plt+0x76dc>
  409d6c:	orr	x21, x21, #0x40000000
  409d70:	mov	w0, w21
  409d74:	ldp	x20, x19, [sp, #64]
  409d78:	ldp	x22, x21, [sp, #48]
  409d7c:	ldp	x24, x23, [sp, #32]
  409d80:	ldp	x29, x30, [sp, #16]
  409d84:	add	sp, sp, #0x50
  409d88:	ret
  409d8c:	and	w8, w0, #0x1
  409d90:	adrp	x9, 42c000 <ferror@plt+0x299b0>
  409d94:	strb	w8, [x9, #992]
  409d98:	tbz	w0, #0, 409db0 <ferror@plt+0x7760>
  409d9c:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  409da0:	ldr	x0, [x8, #904]
  409da4:	mov	w1, #0x2                   	// #2
  409da8:	mov	w2, #0x18                  	// #24
  409dac:	b	402330 <openlog@plt>
  409db0:	ret
  409db4:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  409db8:	ldrb	w8, [x8, #992]
  409dbc:	cbz	w8, 409dc4 <ferror@plt+0x7774>
  409dc0:	b	402100 <closelog@plt>
  409dc4:	ret
  409dc8:	sub	sp, sp, #0x130
  409dcc:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  409dd0:	ldr	w8, [x8, #836]
  409dd4:	stp	x29, x30, [sp, #256]
  409dd8:	add	x29, sp, #0x100
  409ddc:	str	x28, [sp, #272]
  409de0:	cmp	w8, w0
  409de4:	stp	x20, x19, [sp, #288]
  409de8:	stp	x2, x3, [x29, #-120]
  409dec:	stp	x4, x5, [x29, #-104]
  409df0:	stp	x6, x7, [x29, #-88]
  409df4:	stp	q1, q2, [sp, #16]
  409df8:	str	q3, [sp, #48]
  409dfc:	str	q0, [sp]
  409e00:	stp	q4, q5, [sp, #64]
  409e04:	stp	q6, q7, [sp, #96]
  409e08:	b.lt	409ed4 <ferror@plt+0x7884>  // b.tstop
  409e0c:	mov	x9, #0xffffffffffffffd0    	// #-48
  409e10:	mov	x11, sp
  409e14:	sub	x12, x29, #0x78
  409e18:	movk	x9, #0xff80, lsl #32
  409e1c:	add	x10, x29, #0x30
  409e20:	add	x11, x11, #0x80
  409e24:	add	x12, x12, #0x30
  409e28:	sub	x8, x29, #0x48
  409e2c:	stp	x11, x9, [x29, #-56]
  409e30:	stp	x10, x12, [x29, #-72]
  409e34:	ldp	q0, q1, [x8]
  409e38:	mov	w19, w0
  409e3c:	sub	x0, x29, #0x28
  409e40:	sub	x2, x29, #0x20
  409e44:	stp	q0, q1, [x29, #-32]
  409e48:	bl	402420 <vasprintf@plt>
  409e4c:	tbnz	w0, #31, 409e5c <ferror@plt+0x780c>
  409e50:	ldur	x8, [x29, #-40]
  409e54:	cbnz	x8, 409e68 <ferror@plt+0x7818>
  409e58:	b	409ed4 <ferror@plt+0x7884>
  409e5c:	stur	xzr, [x29, #-40]
  409e60:	ldur	x8, [x29, #-40]
  409e64:	cbz	x8, 409ed4 <ferror@plt+0x7884>
  409e68:	sub	w8, w19, #0x2
  409e6c:	cmp	w8, #0x6
  409e70:	b.cs	409e84 <ferror@plt+0x7834>  // b.hs, b.nlast
  409e74:	adrp	x9, 41a000 <ferror@plt+0x179b0>
  409e78:	add	x9, x9, #0x10
  409e7c:	ldr	x20, [x9, w8, sxtw #3]
  409e80:	b	409ea0 <ferror@plt+0x7850>
  409e84:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  409e88:	add	x2, x2, #0x1
  409e8c:	sub	x0, x29, #0x20
  409e90:	mov	w1, #0x20                  	// #32
  409e94:	mov	w3, w19
  409e98:	sub	x20, x29, #0x20
  409e9c:	bl	402170 <snprintf@plt>
  409ea0:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  409ea4:	ldrb	w8, [x8, #992]
  409ea8:	cbz	w8, 409ee8 <ferror@plt+0x7898>
  409eac:	ldur	x3, [x29, #-40]
  409eb0:	adrp	x1, 419000 <ferror@plt+0x169b0>
  409eb4:	add	x1, x1, #0xfd4
  409eb8:	mov	w0, w19
  409ebc:	mov	x2, x20
  409ec0:	bl	402050 <syslog@plt>
  409ec4:	ldur	x0, [x29, #-40]
  409ec8:	bl	402400 <free@plt>
  409ecc:	cmp	w19, #0x2
  409ed0:	b.le	409f10 <ferror@plt+0x78c0>
  409ed4:	ldp	x20, x19, [sp, #288]
  409ed8:	ldr	x28, [sp, #272]
  409edc:	ldp	x29, x30, [sp, #256]
  409ee0:	add	sp, sp, #0x130
  409ee4:	ret
  409ee8:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  409eec:	adrp	x9, 42c000 <ferror@plt+0x299b0>
  409ef0:	ldr	x0, [x8, #872]
  409ef4:	ldr	x2, [x9, #904]
  409ef8:	ldur	x4, [x29, #-40]
  409efc:	adrp	x1, 419000 <ferror@plt+0x169b0>
  409f00:	add	x1, x1, #0xfd0
  409f04:	mov	x3, x20
  409f08:	bl	402600 <fprintf@plt>
  409f0c:	b	409ec4 <ferror@plt+0x7874>
  409f10:	mov	w0, #0x1                   	// #1
  409f14:	bl	402060 <exit@plt>
  409f18:	stp	x29, x30, [sp, #-32]!
  409f1c:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  409f20:	str	x19, [sp, #16]
  409f24:	mov	x29, sp
  409f28:	mov	x19, x0
  409f2c:	str	w1, [x8, #836]
  409f30:	bl	40bce0 <ferror@plt+0x9690>
  409f34:	mov	x0, x19
  409f38:	ldr	x19, [sp, #16]
  409f3c:	adrp	x1, 409000 <ferror@plt+0x69b0>
  409f40:	add	x1, x1, #0xf50
  409f44:	mov	x2, xzr
  409f48:	ldp	x29, x30, [sp], #32
  409f4c:	b	40bdf8 <ferror@plt+0x97a8>
  409f50:	sub	sp, sp, #0x80
  409f54:	sub	w8, w1, #0x2
  409f58:	stp	x22, x21, [sp, #96]
  409f5c:	stp	x20, x19, [sp, #112]
  409f60:	mov	x22, x6
  409f64:	mov	w20, w1
  409f68:	cmp	w8, #0x6
  409f6c:	mov	x21, x5
  409f70:	stp	x29, x30, [sp, #80]
  409f74:	add	x29, sp, #0x50
  409f78:	b.cs	409f8c <ferror@plt+0x793c>  // b.hs, b.nlast
  409f7c:	adrp	x9, 41a000 <ferror@plt+0x179b0>
  409f80:	add	x9, x9, #0x10
  409f84:	ldr	x19, [x9, w8, sxtw #3]
  409f88:	b	409fa8 <ferror@plt+0x7958>
  409f8c:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  409f90:	add	x2, x2, #0x1
  409f94:	sub	x0, x29, #0x20
  409f98:	mov	w1, #0x20                  	// #32
  409f9c:	mov	w3, w20
  409fa0:	sub	x19, x29, #0x20
  409fa4:	bl	402170 <snprintf@plt>
  409fa8:	ldp	q1, q0, [x22]
  409fac:	add	x0, sp, #0x28
  409fb0:	mov	x2, sp
  409fb4:	mov	x1, x21
  409fb8:	stp	q1, q0, [sp]
  409fbc:	bl	402420 <vasprintf@plt>
  409fc0:	tbnz	w0, #31, 409ff0 <ferror@plt+0x79a0>
  409fc4:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  409fc8:	ldrb	w8, [x8, #992]
  409fcc:	cbz	w8, 40a004 <ferror@plt+0x79b4>
  409fd0:	ldr	x3, [sp, #40]
  409fd4:	adrp	x1, 419000 <ferror@plt+0x169b0>
  409fd8:	add	x1, x1, #0xfd4
  409fdc:	mov	w0, w20
  409fe0:	mov	x2, x19
  409fe4:	bl	402050 <syslog@plt>
  409fe8:	ldr	x0, [sp, #40]
  409fec:	bl	402400 <free@plt>
  409ff0:	ldp	x20, x19, [sp, #112]
  409ff4:	ldp	x22, x21, [sp, #96]
  409ff8:	ldp	x29, x30, [sp, #80]
  409ffc:	add	sp, sp, #0x80
  40a000:	ret
  40a004:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  40a008:	adrp	x9, 42c000 <ferror@plt+0x299b0>
  40a00c:	ldr	x0, [x8, #872]
  40a010:	ldr	x2, [x9, #904]
  40a014:	ldr	x4, [sp, #40]
  40a018:	adrp	x1, 419000 <ferror@plt+0x169b0>
  40a01c:	add	x1, x1, #0xfd0
  40a020:	mov	x3, x19
  40a024:	bl	402600 <fprintf@plt>
  40a028:	b	409fe8 <ferror@plt+0x7998>
  40a02c:	stp	x29, x30, [sp, #-96]!
  40a030:	stp	x28, x27, [sp, #16]
  40a034:	stp	x26, x25, [sp, #32]
  40a038:	stp	x24, x23, [sp, #48]
  40a03c:	stp	x22, x21, [sp, #64]
  40a040:	stp	x20, x19, [sp, #80]
  40a044:	mov	x29, sp
  40a048:	sub	sp, sp, #0x4, lsl #12
  40a04c:	sub	sp, sp, #0x1a0
  40a050:	adrp	x19, 41a000 <ferror@plt+0x179b0>
  40a054:	adrp	x25, 41a000 <ferror@plt+0x179b0>
  40a058:	adrp	x22, 41a000 <ferror@plt+0x179b0>
  40a05c:	adrp	x23, 41a000 <ferror@plt+0x179b0>
  40a060:	adrp	x28, 41a000 <ferror@plt+0x179b0>
  40a064:	mov	x20, x1
  40a068:	mov	w21, w0
  40a06c:	add	x19, x19, #0x9d
  40a070:	add	x25, x25, #0x488
  40a074:	add	x22, x22, #0x4a0
  40a078:	add	x23, x23, #0x4a8
  40a07c:	adrp	x24, 42c000 <ferror@plt+0x299b0>
  40a080:	add	x28, x28, #0x220
  40a084:	add	x4, sp, #0x3, lsl #12
  40a088:	add	x4, x4, #0x10
  40a08c:	mov	w0, w21
  40a090:	mov	x1, x20
  40a094:	mov	x2, x22
  40a098:	mov	x3, x23
  40a09c:	str	wzr, [sp, #12304]
  40a0a0:	bl	402370 <getopt_long@plt>
  40a0a4:	mov	w2, w0
  40a0a8:	cmp	w0, #0x65
  40a0ac:	b.le	40a170 <ferror@plt+0x7b20>
  40a0b0:	cmp	w2, #0x6f
  40a0b4:	b.eq	40a14c <ferror@plt+0x7afc>  // b.none
  40a0b8:	cmp	w2, #0x68
  40a0bc:	b.eq	40a188 <ferror@plt+0x7b38>  // b.none
  40a0c0:	cmp	w2, #0x66
  40a0c4:	b.ne	40a2f8 <ferror@plt+0x7ca8>  // b.any
  40a0c8:	ldr	x27, [x24, #880]
  40a0cc:	mov	x0, x28
  40a0d0:	mov	x26, x28
  40a0d4:	mov	x1, x27
  40a0d8:	bl	402390 <strcmp@plt>
  40a0dc:	mov	w28, w0
  40a0e0:	cmp	w0, #0x0
  40a0e4:	adrp	x8, 41a000 <ferror@plt+0x179b0>
  40a0e8:	adrp	x0, 41a000 <ferror@plt+0x179b0>
  40a0ec:	add	x8, x8, #0x488
  40a0f0:	add	x0, x0, #0x2ba
  40a0f4:	mov	x1, x27
  40a0f8:	csel	x25, x8, x25, eq  // eq = none
  40a0fc:	bl	402390 <strcmp@plt>
  40a100:	mov	w24, w0
  40a104:	cmp	w0, #0x0
  40a108:	adrp	x8, 41a000 <ferror@plt+0x179b0>
  40a10c:	adrp	x0, 41a000 <ferror@plt+0x179b0>
  40a110:	add	x8, x8, #0x528
  40a114:	add	x0, x0, #0x113
  40a118:	mov	x1, x27
  40a11c:	csel	x25, x8, x25, eq  // eq = none
  40a120:	bl	402390 <strcmp@plt>
  40a124:	adrp	x8, 41a000 <ferror@plt+0x179b0>
  40a128:	cmp	w0, #0x0
  40a12c:	add	x8, x8, #0x540
  40a130:	csel	x25, x8, x25, eq  // eq = none
  40a134:	cbz	w0, 40a158 <ferror@plt+0x7b08>
  40a138:	cbz	w24, 40a164 <ferror@plt+0x7b14>
  40a13c:	adrp	x24, 42c000 <ferror@plt+0x299b0>
  40a140:	cbnz	w28, 40a39c <ferror@plt+0x7d4c>
  40a144:	mov	x28, x26
  40a148:	b	40a084 <ferror@plt+0x7a34>
  40a14c:	ldr	x19, [x24, #880]
  40a150:	mov	x26, x28
  40a154:	b	40a084 <ferror@plt+0x7a34>
  40a158:	adrp	x24, 42c000 <ferror@plt+0x299b0>
  40a15c:	mov	x28, x26
  40a160:	b	40a084 <ferror@plt+0x7a34>
  40a164:	adrp	x24, 42c000 <ferror@plt+0x299b0>
  40a168:	mov	x28, x26
  40a16c:	b	40a084 <ferror@plt+0x7a34>
  40a170:	cmn	w2, #0x1
  40a174:	b.eq	40a190 <ferror@plt+0x7b40>  // b.none
  40a178:	cmp	w2, #0x3f
  40a17c:	b.ne	40a2f8 <ferror@plt+0x7ca8>  // b.any
  40a180:	mov	w19, #0x1                   	// #1
  40a184:	b	40a374 <ferror@plt+0x7d24>
  40a188:	mov	w19, wzr
  40a18c:	b	40a310 <ferror@plt+0x7cc0>
  40a190:	add	x0, sp, #0x4, lsl #12
  40a194:	add	x0, x0, #0x10
  40a198:	add	x20, sp, #0x4, lsl #12
  40a19c:	add	x20, x20, #0x10
  40a1a0:	bl	4025b0 <uname@plt>
  40a1a4:	tbnz	w0, #31, 40a3b8 <ferror@plt+0x7d68>
  40a1a8:	add	x21, x20, #0x82
  40a1ac:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40a1b0:	add	x0, sp, #0x3, lsl #12
  40a1b4:	add	x2, x2, #0xfb
  40a1b8:	add	x0, x0, #0x10
  40a1bc:	mov	w1, #0x1000                	// #4096
  40a1c0:	mov	x3, x21
  40a1c4:	bl	402170 <snprintf@plt>
  40a1c8:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  40a1cc:	add	x0, sp, #0x3, lsl #12
  40a1d0:	add	x1, x1, #0x1b0
  40a1d4:	add	x0, x0, #0x10
  40a1d8:	bl	4021b0 <fopen@plt>
  40a1dc:	cbz	x0, 40a3dc <ferror@plt+0x7d8c>
  40a1e0:	mov	x20, x0
  40a1e4:	mov	w1, #0x1ed                 	// #493
  40a1e8:	mov	x0, x19
  40a1ec:	bl	40b948 <ferror@plt+0x92f8>
  40a1f0:	tbnz	w0, #31, 40a40c <ferror@plt+0x7dbc>
  40a1f4:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40a1f8:	add	x1, x1, #0x1cd
  40a1fc:	mov	x0, x19
  40a200:	bl	4021b0 <fopen@plt>
  40a204:	cbz	x0, 40a418 <ferror@plt+0x7dc8>
  40a208:	mov	x21, x0
  40a20c:	add	x0, sp, #0x2, lsl #12
  40a210:	add	x0, x0, #0x10
  40a214:	mov	w1, #0x1000                	// #4096
  40a218:	mov	x2, x20
  40a21c:	bl	4020b0 <fgets_unlocked@plt>
  40a220:	mov	w19, wzr
  40a224:	cbz	x0, 40a2e4 <ferror@plt+0x7c94>
  40a228:	adrp	x22, 41a000 <ferror@plt+0x179b0>
  40a22c:	adrp	x23, 41a000 <ferror@plt+0x179b0>
  40a230:	add	x22, x22, #0x1f1
  40a234:	adrp	x24, 42c000 <ferror@plt+0x299b0>
  40a238:	add	x23, x23, #0x1ff
  40a23c:	b	40a270 <ferror@plt+0x7c20>
  40a240:	ldr	x0, [x24, #872]
  40a244:	add	x2, sp, #0x2, lsl #12
  40a248:	add	x2, x2, #0x10
  40a24c:	mov	x1, x23
  40a250:	bl	402600 <fprintf@plt>
  40a254:	mov	w19, #0x1                   	// #1
  40a258:	add	x0, sp, #0x2, lsl #12
  40a25c:	add	x0, x0, #0x10
  40a260:	mov	w1, #0x1000                	// #4096
  40a264:	mov	x2, x20
  40a268:	bl	4020b0 <fgets_unlocked@plt>
  40a26c:	cbz	x0, 40a2e4 <ferror@plt+0x7c94>
  40a270:	add	x8, sp, #0x1, lsl #12
  40a274:	add	x8, x8, #0x11
  40a278:	ldrb	w8, [x8, #4095]
  40a27c:	cmp	w8, #0x23
  40a280:	b.eq	40a258 <ferror@plt+0x7c08>  // b.none
  40a284:	add	x0, sp, #0x2, lsl #12
  40a288:	add	x2, sp, #0x1, lsl #12
  40a28c:	add	x0, x0, #0x10
  40a290:	add	x2, x2, #0x10
  40a294:	add	x3, sp, #0x10
  40a298:	add	x4, sp, #0xc
  40a29c:	add	x5, sp, #0x8
  40a2a0:	add	x6, sp, #0x4
  40a2a4:	mov	x1, x22
  40a2a8:	bl	402510 <__isoc99_sscanf@plt>
  40a2ac:	cmp	w0, #0x5
  40a2b0:	b.ne	40a240 <ferror@plt+0x7bf0>  // b.any
  40a2b4:	ldrb	w3, [sp, #12]
  40a2b8:	and	w8, w3, #0xfe
  40a2bc:	cmp	w8, #0x62
  40a2c0:	b.ne	40a240 <ferror@plt+0x7bf0>  // b.any
  40a2c4:	ldr	x8, [x25, #8]
  40a2c8:	ldp	w5, w4, [sp, #4]
  40a2cc:	add	x1, sp, #0x1, lsl #12
  40a2d0:	add	x1, x1, #0x10
  40a2d4:	add	x2, sp, #0x10
  40a2d8:	mov	x0, x21
  40a2dc:	blr	x8
  40a2e0:	b	40a258 <ferror@plt+0x7c08>
  40a2e4:	mov	x0, x20
  40a2e8:	bl	402180 <fclose@plt>
  40a2ec:	mov	x0, x21
  40a2f0:	bl	402180 <fclose@plt>
  40a2f4:	b	40a374 <ferror@plt+0x7d24>
  40a2f8:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  40a2fc:	ldr	x0, [x8, #872]
  40a300:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40a304:	add	x1, x1, #0xc0
  40a308:	bl	402600 <fprintf@plt>
  40a30c:	mov	w19, #0x1                   	// #1
  40a310:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  40a314:	ldr	x1, [x8, #904]
  40a318:	adrp	x0, 41a000 <ferror@plt+0x179b0>
  40a31c:	add	x0, x0, #0x348
  40a320:	bl	402580 <printf@plt>
  40a324:	adrp	x20, 41a000 <ferror@plt+0x179b0>
  40a328:	add	x20, x20, #0x461
  40a32c:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40a330:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40a334:	add	x1, x1, #0x220
  40a338:	add	x2, x2, #0x226
  40a33c:	mov	x0, x20
  40a340:	bl	402580 <printf@plt>
  40a344:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40a348:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40a34c:	add	x1, x1, #0x2ba
  40a350:	add	x2, x2, #0x2c3
  40a354:	mov	x0, x20
  40a358:	bl	402580 <printf@plt>
  40a35c:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40a360:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40a364:	add	x1, x1, #0x113
  40a368:	add	x2, x2, #0x32c
  40a36c:	mov	x0, x20
  40a370:	bl	402580 <printf@plt>
  40a374:	mov	w0, w19
  40a378:	add	sp, sp, #0x4, lsl #12
  40a37c:	add	sp, sp, #0x1a0
  40a380:	ldp	x20, x19, [sp, #80]
  40a384:	ldp	x22, x21, [sp, #64]
  40a388:	ldp	x24, x23, [sp, #48]
  40a38c:	ldp	x26, x25, [sp, #32]
  40a390:	ldp	x28, x27, [sp, #16]
  40a394:	ldp	x29, x30, [sp], #96
  40a398:	ret
  40a39c:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  40a3a0:	ldr	x0, [x8, #872]
  40a3a4:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40a3a8:	add	x1, x1, #0xa9
  40a3ac:	mov	x2, x27
  40a3b0:	bl	402600 <fprintf@plt>
  40a3b4:	b	40a30c <ferror@plt+0x7cbc>
  40a3b8:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  40a3bc:	ldr	x3, [x8, #872]
  40a3c0:	adrp	x0, 41a000 <ferror@plt+0x179b0>
  40a3c4:	add	x0, x0, #0xe5
  40a3c8:	mov	w1, #0x15                  	// #21
  40a3cc:	mov	w2, #0x1                   	// #1
  40a3d0:	mov	w19, #0x1                   	// #1
  40a3d4:	bl	402460 <fwrite@plt>
  40a3d8:	b	40a374 <ferror@plt+0x7d24>
  40a3dc:	bl	4025a0 <__errno_location@plt>
  40a3e0:	ldr	w8, [x0]
  40a3e4:	adrp	x9, 42c000 <ferror@plt+0x299b0>
  40a3e8:	ldr	x0, [x9, #872]
  40a3ec:	cmp	w8, #0x2
  40a3f0:	b.ne	40a440 <ferror@plt+0x7df0>  // b.any
  40a3f4:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40a3f8:	add	x1, x1, #0x11b
  40a3fc:	mov	x2, x21
  40a400:	bl	402600 <fprintf@plt>
  40a404:	mov	w19, wzr
  40a408:	b	40a374 <ferror@plt+0x7d24>
  40a40c:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40a410:	add	x1, x1, #0x196
  40a414:	b	40a420 <ferror@plt+0x7dd0>
  40a418:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40a41c:	add	x1, x1, #0x1d0
  40a420:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  40a424:	ldr	x0, [x8, #872]
  40a428:	mov	x2, x19
  40a42c:	bl	402600 <fprintf@plt>
  40a430:	mov	x0, x20
  40a434:	bl	402180 <fclose@plt>
  40a438:	mov	w19, #0x1                   	// #1
  40a43c:	b	40a374 <ferror@plt+0x7d24>
  40a440:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40a444:	add	x1, x1, #0x15a
  40a448:	mov	x2, x21
  40a44c:	bl	402600 <fprintf@plt>
  40a450:	mov	w19, #0x1                   	// #1
  40a454:	b	40a374 <ferror@plt+0x7d24>
  40a458:	stp	x29, x30, [sp, #-16]!
  40a45c:	and	w9, w3, #0xff
  40a460:	adrp	x10, 41a000 <ferror@plt+0x179b0>
  40a464:	adrp	x11, 41a000 <ferror@plt+0x179b0>
  40a468:	mov	x8, x2
  40a46c:	mov	x2, x1
  40a470:	add	x10, x10, #0x2ad
  40a474:	add	x11, x11, #0x2a3
  40a478:	cmp	w9, #0x63
  40a47c:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40a480:	mov	w6, w5
  40a484:	mov	w5, w4
  40a488:	csel	x4, x11, x10, eq  // eq = none
  40a48c:	add	x1, x1, #0x257
  40a490:	mov	x3, x8
  40a494:	mov	x29, sp
  40a498:	bl	402600 <fprintf@plt>
  40a49c:	lsr	w0, w0, #31
  40a4a0:	ldp	x29, x30, [sp], #16
  40a4a4:	ret
  40a4a8:	stp	x29, x30, [sp, #-64]!
  40a4ac:	stp	x22, x21, [sp, #32]
  40a4b0:	mov	x22, x0
  40a4b4:	mov	w1, #0x2f                  	// #47
  40a4b8:	mov	x0, x2
  40a4bc:	str	x23, [sp, #16]
  40a4c0:	stp	x20, x19, [sp, #48]
  40a4c4:	mov	x29, sp
  40a4c8:	mov	w19, w5
  40a4cc:	mov	w20, w4
  40a4d0:	mov	w23, w3
  40a4d4:	mov	x21, x2
  40a4d8:	bl	4022d0 <strrchr@plt>
  40a4dc:	cbz	x0, 40a4fc <ferror@plt+0x7eac>
  40a4e0:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40a4e4:	sub	w2, w0, w21
  40a4e8:	add	x1, x1, #0x2f6
  40a4ec:	mov	x0, x22
  40a4f0:	mov	x3, x21
  40a4f4:	bl	402600 <fprintf@plt>
  40a4f8:	tbnz	w0, #31, 40a524 <ferror@plt+0x7ed4>
  40a4fc:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40a500:	and	w2, w23, #0xff
  40a504:	add	x1, x1, #0x30e
  40a508:	mov	x0, x22
  40a50c:	mov	x3, x21
  40a510:	mov	w4, w20
  40a514:	mov	w5, w19
  40a518:	bl	402600 <fprintf@plt>
  40a51c:	lsr	w0, w0, #31
  40a520:	b	40a528 <ferror@plt+0x7ed8>
  40a524:	mov	w0, #0x1                   	// #1
  40a528:	ldp	x20, x19, [sp, #48]
  40a52c:	ldp	x22, x21, [sp, #32]
  40a530:	ldr	x23, [sp, #16]
  40a534:	ldp	x29, x30, [sp], #64
  40a538:	ret
  40a53c:	stp	x29, x30, [sp, #-16]!
  40a540:	mov	x8, x2
  40a544:	mov	x2, x1
  40a548:	adrp	x1, 419000 <ferror@plt+0x169b0>
  40a54c:	mov	w6, w5
  40a550:	mov	w5, w4
  40a554:	and	w4, w3, #0xff
  40a558:	add	x1, x1, #0xc05
  40a55c:	mov	x3, x8
  40a560:	mov	x29, sp
  40a564:	bl	402600 <fprintf@plt>
  40a568:	lsr	w0, w0, #31
  40a56c:	ldp	x29, x30, [sp], #16
  40a570:	ret
  40a574:	stp	x29, x30, [sp, #-16]!
  40a578:	mov	x29, sp
  40a57c:	cbz	x1, 40a590 <ferror@plt+0x7f40>
  40a580:	stp	xzr, xzr, [x0]
  40a584:	stp	xzr, x1, [x0, #16]
  40a588:	ldp	x29, x30, [sp], #16
  40a58c:	ret
  40a590:	adrp	x0, 41a000 <ferror@plt+0x179b0>
  40a594:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40a598:	adrp	x3, 41a000 <ferror@plt+0x179b0>
  40a59c:	add	x0, x0, #0x558
  40a5a0:	add	x1, x1, #0x561
  40a5a4:	add	x3, x3, #0x570
  40a5a8:	mov	w2, #0x2a                  	// #42
  40a5ac:	bl	402590 <__assert_fail@plt>
  40a5b0:	stp	x29, x30, [sp, #-48]!
  40a5b4:	stp	x20, x19, [sp, #32]
  40a5b8:	mov	x19, x0
  40a5bc:	ldr	x0, [x0, #8]
  40a5c0:	ldr	x8, [x19, #16]
  40a5c4:	mov	x20, x1
  40a5c8:	str	x21, [sp, #16]
  40a5cc:	add	x9, x0, #0x1
  40a5d0:	cmp	x9, x8
  40a5d4:	mov	x29, sp
  40a5d8:	b.cs	40a5e4 <ferror@plt+0x7f94>  // b.hs, b.nlast
  40a5dc:	ldr	x8, [x19]
  40a5e0:	b	40a610 <ferror@plt+0x7fc0>
  40a5e4:	ldr	x9, [x19, #24]
  40a5e8:	ldr	x0, [x19]
  40a5ec:	add	x21, x9, x8
  40a5f0:	lsl	x1, x21, #3
  40a5f4:	bl	402260 <realloc@plt>
  40a5f8:	cbz	x0, 40a61c <ferror@plt+0x7fcc>
  40a5fc:	mov	x8, x0
  40a600:	ldr	x0, [x19, #8]
  40a604:	str	x8, [x19]
  40a608:	str	x21, [x19, #16]
  40a60c:	add	x9, x0, #0x1
  40a610:	str	x20, [x8, x0, lsl #3]
  40a614:	str	x9, [x19, #8]
  40a618:	b	40a620 <ferror@plt+0x7fd0>
  40a61c:	mov	w0, #0xfffffff4            	// #-12
  40a620:	ldp	x20, x19, [sp, #32]
  40a624:	ldr	x21, [sp, #16]
  40a628:	ldp	x29, x30, [sp], #48
  40a62c:	ret
  40a630:	stp	x29, x30, [sp, #-48]!
  40a634:	stp	x20, x19, [sp, #32]
  40a638:	mov	x19, x0
  40a63c:	ldr	x0, [x0, #8]
  40a640:	ldr	x8, [x19]
  40a644:	mov	x20, x1
  40a648:	str	x21, [sp, #16]
  40a64c:	cmp	x0, #0x1
  40a650:	mov	x29, sp
  40a654:	b.lt	40a674 <ferror@plt+0x8024>  // b.tstop
  40a658:	add	x9, x8, x0, lsl #3
  40a65c:	mov	x10, x8
  40a660:	ldr	x11, [x10], #8
  40a664:	cmp	x11, x20
  40a668:	b.eq	40a6bc <ferror@plt+0x806c>  // b.none
  40a66c:	cmp	x10, x9
  40a670:	b.cc	40a660 <ferror@plt+0x8010>  // b.lo, b.ul, b.last
  40a674:	ldr	x10, [x19, #16]
  40a678:	add	x9, x0, #0x1
  40a67c:	cmp	x9, x10
  40a680:	b.cc	40a6b0 <ferror@plt+0x8060>  // b.lo, b.ul, b.last
  40a684:	ldr	x9, [x19, #24]
  40a688:	mov	x0, x8
  40a68c:	add	x21, x9, x10
  40a690:	lsl	x1, x21, #3
  40a694:	bl	402260 <realloc@plt>
  40a698:	cbz	x0, 40a6c4 <ferror@plt+0x8074>
  40a69c:	mov	x8, x0
  40a6a0:	ldr	x0, [x19, #8]
  40a6a4:	str	x8, [x19]
  40a6a8:	str	x21, [x19, #16]
  40a6ac:	add	x9, x0, #0x1
  40a6b0:	str	x20, [x8, x0, lsl #3]
  40a6b4:	str	x9, [x19, #8]
  40a6b8:	b	40a6c8 <ferror@plt+0x8078>
  40a6bc:	mov	w0, #0xffffffef            	// #-17
  40a6c0:	b	40a6c8 <ferror@plt+0x8078>
  40a6c4:	mov	w0, #0xfffffff4            	// #-12
  40a6c8:	ldp	x20, x19, [sp, #32]
  40a6cc:	ldr	x21, [sp, #16]
  40a6d0:	ldp	x29, x30, [sp], #48
  40a6d4:	ret
  40a6d8:	stp	x29, x30, [sp, #-32]!
  40a6dc:	str	x19, [sp, #16]
  40a6e0:	mov	x19, x0
  40a6e4:	ldr	x0, [x0]
  40a6e8:	mov	x29, sp
  40a6ec:	bl	402400 <free@plt>
  40a6f0:	stp	xzr, xzr, [x19, #8]
  40a6f4:	ldr	x19, [sp, #16]
  40a6f8:	ldp	x29, x30, [sp], #32
  40a6fc:	ret
  40a700:	ldp	x8, x9, [x0]
  40a704:	mov	w2, #0x8                   	// #8
  40a708:	mov	x3, x1
  40a70c:	mov	x0, x8
  40a710:	mov	x1, x9
  40a714:	b	402130 <qsort@plt>
  40a718:	stp	x29, x30, [sp, #-48]!
  40a71c:	stp	x20, x19, [sp, #32]
  40a720:	sub	w20, w0, #0x1
  40a724:	clz	w8, w20
  40a728:	neg	w8, w8
  40a72c:	mov	w9, #0x1                   	// #1
  40a730:	str	x21, [sp, #16]
  40a734:	lsl	w21, w9, w8
  40a738:	lsl	x8, x21, #4
  40a73c:	mov	x19, x1
  40a740:	add	x1, x8, #0x18
  40a744:	mov	w0, #0x1                   	// #1
  40a748:	mov	x29, sp
  40a74c:	bl	402230 <calloc@plt>
  40a750:	cbz	x0, 40a77c <ferror@plt+0x812c>
  40a754:	lsr	w8, w21, #5
  40a758:	str	x19, [x0, #16]
  40a75c:	stp	w8, w21, [x0, #4]
  40a760:	cbz	w8, 40a774 <ferror@plt+0x8124>
  40a764:	cmp	w20, #0x800
  40a768:	b.cc	40a77c <ferror@plt+0x812c>  // b.lo, b.ul, b.last
  40a76c:	mov	w8, #0x40                  	// #64
  40a770:	b	40a778 <ferror@plt+0x8128>
  40a774:	mov	w8, #0x4                   	// #4
  40a778:	str	w8, [x0, #4]
  40a77c:	ldp	x20, x19, [sp, #32]
  40a780:	ldr	x21, [sp, #16]
  40a784:	ldp	x29, x30, [sp], #48
  40a788:	ret
  40a78c:	cbz	x0, 40a830 <ferror@plt+0x81e0>
  40a790:	stp	x29, x30, [sp, #-64]!
  40a794:	stp	x22, x21, [sp, #32]
  40a798:	stp	x20, x19, [sp, #48]
  40a79c:	ldr	w8, [x0, #8]
  40a7a0:	mov	x19, x0
  40a7a4:	str	x23, [sp, #16]
  40a7a8:	mov	x29, sp
  40a7ac:	cbz	w8, 40a818 <ferror@plt+0x81c8>
  40a7b0:	add	x8, x19, x8, lsl #4
  40a7b4:	add	x20, x8, #0x18
  40a7b8:	add	x21, x19, #0x18
  40a7bc:	b	40a7d0 <ferror@plt+0x8180>
  40a7c0:	ldr	x0, [x21], #16
  40a7c4:	bl	402400 <free@plt>
  40a7c8:	cmp	x21, x20
  40a7cc:	b.cs	40a818 <ferror@plt+0x81c8>  // b.hs, b.nlast
  40a7d0:	ldr	x8, [x19, #16]
  40a7d4:	cbz	x8, 40a7c0 <ferror@plt+0x8170>
  40a7d8:	ldr	w22, [x21, #8]
  40a7dc:	cbz	w22, 40a7c0 <ferror@plt+0x8170>
  40a7e0:	ldr	x23, [x21]
  40a7e4:	ldr	x0, [x23, #8]
  40a7e8:	blr	x8
  40a7ec:	cmp	w22, #0x1
  40a7f0:	b.eq	40a7c0 <ferror@plt+0x8170>  // b.none
  40a7f4:	add	x22, x23, x22, lsl #4
  40a7f8:	add	x23, x23, #0x10
  40a7fc:	ldr	x8, [x19, #16]
  40a800:	ldr	x0, [x23, #8]
  40a804:	blr	x8
  40a808:	add	x23, x23, #0x10
  40a80c:	cmp	x23, x22
  40a810:	b.cc	40a7fc <ferror@plt+0x81ac>  // b.lo, b.ul, b.last
  40a814:	b	40a7c0 <ferror@plt+0x8170>
  40a818:	mov	x0, x19
  40a81c:	ldp	x20, x19, [sp, #48]
  40a820:	ldp	x22, x21, [sp, #32]
  40a824:	ldr	x23, [sp, #16]
  40a828:	ldp	x29, x30, [sp], #64
  40a82c:	b	402400 <free@plt>
  40a830:	ret
  40a834:	stp	x29, x30, [sp, #-80]!
  40a838:	stp	x22, x21, [sp, #48]
  40a83c:	mov	x21, x0
  40a840:	mov	x0, x1
  40a844:	str	x25, [sp, #16]
  40a848:	stp	x24, x23, [sp, #32]
  40a84c:	stp	x20, x19, [sp, #64]
  40a850:	mov	x29, sp
  40a854:	mov	x19, x2
  40a858:	mov	x20, x1
  40a85c:	bl	402030 <strlen@plt>
  40a860:	ubfx	x9, x0, #2, #30
  40a864:	and	w8, w0, #0x3
  40a868:	cbz	w9, 40a8d8 <ferror@plt+0x8288>
  40a86c:	sub	w10, w9, #0x1
  40a870:	lsl	x10, x10, #2
  40a874:	mov	x11, x20
  40a878:	ldrh	w12, [x11]
  40a87c:	ldrh	w13, [x11, #2]
  40a880:	subs	w9, w9, #0x1
  40a884:	add	x11, x11, #0x4
  40a888:	add	w12, w0, w12
  40a88c:	eor	w13, w12, w13, lsl #11
  40a890:	eor	w12, w13, w12, lsl #16
  40a894:	add	w0, w12, w12, lsr #11
  40a898:	b.ne	40a878 <ferror@plt+0x8228>  // b.any
  40a89c:	add	x9, x10, x20
  40a8a0:	add	x9, x9, #0x4
  40a8a4:	cmp	w8, #0x1
  40a8a8:	b.eq	40a8e4 <ferror@plt+0x8294>  // b.none
  40a8ac:	cmp	w8, #0x2
  40a8b0:	b.eq	40a8f8 <ferror@plt+0x82a8>  // b.none
  40a8b4:	cmp	w8, #0x3
  40a8b8:	b.ne	40a908 <ferror@plt+0x82b8>  // b.any
  40a8bc:	ldrh	w8, [x9]
  40a8c0:	ldrb	w9, [x9, #2]
  40a8c4:	add	w8, w0, w8
  40a8c8:	eor	w8, w8, w8, lsl #16
  40a8cc:	eor	w8, w8, w9, lsl #18
  40a8d0:	add	w0, w8, w8, lsr #11
  40a8d4:	b	40a908 <ferror@plt+0x82b8>
  40a8d8:	mov	x9, x20
  40a8dc:	cmp	w8, #0x1
  40a8e0:	b.ne	40a8ac <ferror@plt+0x825c>  // b.any
  40a8e4:	ldrb	w8, [x9]
  40a8e8:	add	w8, w0, w8
  40a8ec:	eor	w8, w8, w8, lsl #10
  40a8f0:	add	w0, w8, w8, lsr #1
  40a8f4:	b	40a908 <ferror@plt+0x82b8>
  40a8f8:	ldrh	w8, [x9]
  40a8fc:	add	w8, w0, w8
  40a900:	eor	w8, w8, w8, lsl #11
  40a904:	add	w0, w8, w8, lsr #17
  40a908:	eor	w8, w0, w0, lsl #3
  40a90c:	ldr	w9, [x21, #8]
  40a910:	add	w8, w8, w8, lsr #5
  40a914:	eor	w8, w8, w8, lsl #4
  40a918:	add	w8, w8, w8, lsr #17
  40a91c:	eor	w8, w8, w8, lsl #25
  40a920:	add	w8, w8, w8, lsr #6
  40a924:	sub	w9, w9, #0x1
  40a928:	and	w8, w8, w9
  40a92c:	add	x24, x21, w8, uxtw #4
  40a930:	ldr	w8, [x24, #36]!
  40a934:	mov	x22, x24
  40a938:	ldr	w23, [x22, #-4]!
  40a93c:	sub	x25, x24, #0xc
  40a940:	add	w9, w23, #0x1
  40a944:	cmp	w9, w8
  40a948:	b.cs	40a954 <ferror@plt+0x8304>  // b.hs, b.nlast
  40a94c:	ldr	x0, [x25]
  40a950:	b	40a978 <ferror@plt+0x8328>
  40a954:	ldr	w9, [x21, #4]
  40a958:	ldr	x0, [x25]
  40a95c:	add	w23, w9, w8
  40a960:	lsl	x1, x23, #4
  40a964:	bl	402260 <realloc@plt>
  40a968:	cbz	x0, 40a9f0 <ferror@plt+0x83a0>
  40a96c:	str	x0, [x25]
  40a970:	str	w23, [x24]
  40a974:	ldr	w23, [x22]
  40a978:	add	x25, x0, w23, uxtw #4
  40a97c:	mov	x24, x0
  40a980:	cmp	x0, x25
  40a984:	b.cs	40a9b4 <ferror@plt+0x8364>  // b.hs, b.nlast
  40a988:	ldr	x1, [x24]
  40a98c:	mov	x0, x20
  40a990:	bl	402390 <strcmp@plt>
  40a994:	cbz	w0, 40a9d4 <ferror@plt+0x8384>
  40a998:	mov	w8, w0
  40a99c:	add	x0, x24, #0x10
  40a9a0:	tbz	w8, #31, 40a97c <ferror@plt+0x832c>
  40a9a4:	sub	x1, x0, #0x10
  40a9a8:	sub	x2, x25, x1
  40a9ac:	bl	402000 <memmove@plt>
  40a9b0:	ldr	w23, [x22]
  40a9b4:	add	w8, w23, #0x1
  40a9b8:	stp	x20, x19, [x24]
  40a9bc:	str	w8, [x22]
  40a9c0:	ldr	w8, [x21]
  40a9c4:	mov	w0, wzr
  40a9c8:	add	w8, w8, #0x1
  40a9cc:	str	w8, [x21]
  40a9d0:	b	40a9fc <ferror@plt+0x83ac>
  40a9d4:	ldr	x8, [x21, #16]
  40a9d8:	cbz	x8, 40a9e4 <ferror@plt+0x8394>
  40a9dc:	ldr	x0, [x24, #8]
  40a9e0:	blr	x8
  40a9e4:	mov	w0, wzr
  40a9e8:	stp	x20, x19, [x24]
  40a9ec:	b	40a9fc <ferror@plt+0x83ac>
  40a9f0:	bl	4025a0 <__errno_location@plt>
  40a9f4:	ldr	w8, [x0]
  40a9f8:	neg	w0, w8
  40a9fc:	ldp	x20, x19, [sp, #64]
  40aa00:	ldp	x22, x21, [sp, #48]
  40aa04:	ldp	x24, x23, [sp, #32]
  40aa08:	ldr	x25, [sp, #16]
  40aa0c:	ldp	x29, x30, [sp], #80
  40aa10:	ret
  40aa14:	stp	x29, x30, [sp, #-80]!
  40aa18:	stp	x20, x19, [sp, #64]
  40aa1c:	mov	x19, x0
  40aa20:	mov	x0, x1
  40aa24:	str	x25, [sp, #16]
  40aa28:	stp	x24, x23, [sp, #32]
  40aa2c:	stp	x22, x21, [sp, #48]
  40aa30:	mov	x29, sp
  40aa34:	mov	x20, x2
  40aa38:	mov	x21, x1
  40aa3c:	bl	402030 <strlen@plt>
  40aa40:	ubfx	x9, x0, #2, #30
  40aa44:	and	w8, w0, #0x3
  40aa48:	cbz	w9, 40aab8 <ferror@plt+0x8468>
  40aa4c:	sub	w10, w9, #0x1
  40aa50:	lsl	x10, x10, #2
  40aa54:	mov	x11, x21
  40aa58:	ldrh	w12, [x11]
  40aa5c:	ldrh	w13, [x11, #2]
  40aa60:	subs	w9, w9, #0x1
  40aa64:	add	x11, x11, #0x4
  40aa68:	add	w12, w0, w12
  40aa6c:	eor	w13, w12, w13, lsl #11
  40aa70:	eor	w12, w13, w12, lsl #16
  40aa74:	add	w0, w12, w12, lsr #11
  40aa78:	b.ne	40aa58 <ferror@plt+0x8408>  // b.any
  40aa7c:	add	x9, x10, x21
  40aa80:	add	x9, x9, #0x4
  40aa84:	cmp	w8, #0x1
  40aa88:	b.eq	40aac4 <ferror@plt+0x8474>  // b.none
  40aa8c:	cmp	w8, #0x2
  40aa90:	b.eq	40aad8 <ferror@plt+0x8488>  // b.none
  40aa94:	cmp	w8, #0x3
  40aa98:	b.ne	40aae8 <ferror@plt+0x8498>  // b.any
  40aa9c:	ldrh	w8, [x9]
  40aaa0:	ldrb	w9, [x9, #2]
  40aaa4:	add	w8, w0, w8
  40aaa8:	eor	w8, w8, w8, lsl #16
  40aaac:	eor	w8, w8, w9, lsl #18
  40aab0:	add	w0, w8, w8, lsr #11
  40aab4:	b	40aae8 <ferror@plt+0x8498>
  40aab8:	mov	x9, x21
  40aabc:	cmp	w8, #0x1
  40aac0:	b.ne	40aa8c <ferror@plt+0x843c>  // b.any
  40aac4:	ldrb	w8, [x9]
  40aac8:	add	w8, w0, w8
  40aacc:	eor	w8, w8, w8, lsl #10
  40aad0:	add	w0, w8, w8, lsr #1
  40aad4:	b	40aae8 <ferror@plt+0x8498>
  40aad8:	ldrh	w8, [x9]
  40aadc:	add	w8, w0, w8
  40aae0:	eor	w8, w8, w8, lsl #11
  40aae4:	add	w0, w8, w8, lsr #17
  40aae8:	eor	w8, w0, w0, lsl #3
  40aaec:	ldr	w9, [x19, #8]
  40aaf0:	add	w8, w8, w8, lsr #5
  40aaf4:	eor	w8, w8, w8, lsl #4
  40aaf8:	add	w8, w8, w8, lsr #17
  40aafc:	eor	w8, w8, w8, lsl #25
  40ab00:	add	w8, w8, w8, lsr #6
  40ab04:	sub	w9, w9, #0x1
  40ab08:	and	w8, w8, w9
  40ab0c:	add	x24, x19, w8, uxtw #4
  40ab10:	ldr	w8, [x24, #36]!
  40ab14:	mov	x22, x24
  40ab18:	ldr	w23, [x22, #-4]!
  40ab1c:	sub	x25, x24, #0xc
  40ab20:	add	w9, w23, #0x1
  40ab24:	cmp	w9, w8
  40ab28:	b.cs	40ab34 <ferror@plt+0x84e4>  // b.hs, b.nlast
  40ab2c:	ldr	x0, [x25]
  40ab30:	b	40ab58 <ferror@plt+0x8508>
  40ab34:	ldr	w9, [x19, #4]
  40ab38:	ldr	x0, [x25]
  40ab3c:	add	w23, w9, w8
  40ab40:	lsl	x1, x23, #4
  40ab44:	bl	402260 <realloc@plt>
  40ab48:	cbz	x0, 40abbc <ferror@plt+0x856c>
  40ab4c:	str	x0, [x25]
  40ab50:	str	w23, [x24]
  40ab54:	ldr	w23, [x22]
  40ab58:	add	x25, x0, w23, uxtw #4
  40ab5c:	mov	x24, x0
  40ab60:	cmp	x0, x25
  40ab64:	b.cs	40ab94 <ferror@plt+0x8544>  // b.hs, b.nlast
  40ab68:	ldr	x1, [x24]
  40ab6c:	mov	x0, x21
  40ab70:	bl	402390 <strcmp@plt>
  40ab74:	cbz	w0, 40abb4 <ferror@plt+0x8564>
  40ab78:	mov	w8, w0
  40ab7c:	add	x0, x24, #0x10
  40ab80:	tbz	w8, #31, 40ab5c <ferror@plt+0x850c>
  40ab84:	sub	x1, x0, #0x10
  40ab88:	sub	x2, x25, x1
  40ab8c:	bl	402000 <memmove@plt>
  40ab90:	ldr	w23, [x22]
  40ab94:	add	w8, w23, #0x1
  40ab98:	stp	x21, x20, [x24]
  40ab9c:	str	w8, [x22]
  40aba0:	ldr	w8, [x19]
  40aba4:	mov	w0, wzr
  40aba8:	add	w8, w8, #0x1
  40abac:	str	w8, [x19]
  40abb0:	b	40abc8 <ferror@plt+0x8578>
  40abb4:	mov	w0, #0xffffffef            	// #-17
  40abb8:	b	40abc8 <ferror@plt+0x8578>
  40abbc:	bl	4025a0 <__errno_location@plt>
  40abc0:	ldr	w8, [x0]
  40abc4:	neg	w0, w8
  40abc8:	ldp	x20, x19, [sp, #64]
  40abcc:	ldp	x22, x21, [sp, #48]
  40abd0:	ldp	x24, x23, [sp, #32]
  40abd4:	ldr	x25, [sp, #16]
  40abd8:	ldp	x29, x30, [sp], #80
  40abdc:	ret
  40abe0:	stp	x29, x30, [sp, #-64]!
  40abe4:	stp	x20, x19, [sp, #48]
  40abe8:	mov	x20, x0
  40abec:	mov	x0, x1
  40abf0:	stp	x24, x23, [sp, #16]
  40abf4:	stp	x22, x21, [sp, #32]
  40abf8:	mov	x29, sp
  40abfc:	mov	x19, x1
  40ac00:	bl	402030 <strlen@plt>
  40ac04:	ubfx	x9, x0, #2, #30
  40ac08:	and	w8, w0, #0x3
  40ac0c:	cbz	w9, 40ac7c <ferror@plt+0x862c>
  40ac10:	sub	w10, w9, #0x1
  40ac14:	lsl	x10, x10, #2
  40ac18:	mov	x11, x19
  40ac1c:	ldrh	w12, [x11]
  40ac20:	ldrh	w13, [x11, #2]
  40ac24:	subs	w9, w9, #0x1
  40ac28:	add	x11, x11, #0x4
  40ac2c:	add	w12, w0, w12
  40ac30:	eor	w13, w12, w13, lsl #11
  40ac34:	eor	w12, w13, w12, lsl #16
  40ac38:	add	w0, w12, w12, lsr #11
  40ac3c:	b.ne	40ac1c <ferror@plt+0x85cc>  // b.any
  40ac40:	add	x9, x10, x19
  40ac44:	add	x9, x9, #0x4
  40ac48:	cmp	w8, #0x1
  40ac4c:	b.eq	40ac88 <ferror@plt+0x8638>  // b.none
  40ac50:	cmp	w8, #0x2
  40ac54:	b.eq	40ac9c <ferror@plt+0x864c>  // b.none
  40ac58:	cmp	w8, #0x3
  40ac5c:	b.ne	40acac <ferror@plt+0x865c>  // b.any
  40ac60:	ldrh	w8, [x9]
  40ac64:	ldrb	w9, [x9, #2]
  40ac68:	add	w8, w0, w8
  40ac6c:	eor	w8, w8, w8, lsl #16
  40ac70:	eor	w8, w8, w9, lsl #18
  40ac74:	add	w0, w8, w8, lsr #11
  40ac78:	b	40acac <ferror@plt+0x865c>
  40ac7c:	mov	x9, x19
  40ac80:	cmp	w8, #0x1
  40ac84:	b.ne	40ac50 <ferror@plt+0x8600>  // b.any
  40ac88:	ldrb	w8, [x9]
  40ac8c:	add	w8, w0, w8
  40ac90:	eor	w8, w8, w8, lsl #10
  40ac94:	add	w0, w8, w8, lsr #1
  40ac98:	b	40acac <ferror@plt+0x865c>
  40ac9c:	ldrh	w8, [x9]
  40aca0:	add	w8, w0, w8
  40aca4:	eor	w8, w8, w8, lsl #11
  40aca8:	add	w0, w8, w8, lsr #17
  40acac:	eor	w8, w0, w0, lsl #3
  40acb0:	ldr	w9, [x20, #8]
  40acb4:	add	w8, w8, w8, lsr #5
  40acb8:	eor	w8, w8, w8, lsl #4
  40acbc:	add	w8, w8, w8, lsr #17
  40acc0:	eor	w8, w8, w8, lsl #25
  40acc4:	add	w8, w8, w8, lsr #6
  40acc8:	sub	w9, w9, #0x1
  40accc:	and	w8, w8, w9
  40acd0:	add	x8, x20, w8, uxtw #4
  40acd4:	ldr	w21, [x8, #32]
  40acd8:	cbz	w21, 40ad20 <ferror@plt+0x86d0>
  40acdc:	ldr	x20, [x8, #24]
  40ace0:	mov	x22, xzr
  40ace4:	b	40acf4 <ferror@plt+0x86a4>
  40ace8:	cmp	x22, x23
  40acec:	mov	x21, x23
  40acf0:	b.cs	40ad20 <ferror@plt+0x86d0>  // b.hs, b.nlast
  40acf4:	add	x8, x21, x22
  40acf8:	lsr	x23, x8, #1
  40acfc:	add	x24, x20, x23, lsl #4
  40ad00:	ldr	x1, [x24]
  40ad04:	mov	x0, x19
  40ad08:	bl	402390 <strcmp@plt>
  40ad0c:	tbnz	w0, #31, 40ace8 <ferror@plt+0x8698>
  40ad10:	cbz	w0, 40ad28 <ferror@plt+0x86d8>
  40ad14:	add	x22, x23, #0x1
  40ad18:	mov	x23, x21
  40ad1c:	b	40ace8 <ferror@plt+0x8698>
  40ad20:	mov	x0, xzr
  40ad24:	b	40ad2c <ferror@plt+0x86dc>
  40ad28:	ldr	x0, [x24, #8]
  40ad2c:	ldp	x20, x19, [sp, #48]
  40ad30:	ldp	x22, x21, [sp, #32]
  40ad34:	ldp	x24, x23, [sp, #16]
  40ad38:	ldp	x29, x30, [sp], #64
  40ad3c:	ret
  40ad40:	sub	sp, sp, #0x70
  40ad44:	stp	x22, x21, [sp, #80]
  40ad48:	mov	x21, x0
  40ad4c:	mov	x0, x1
  40ad50:	stp	x29, x30, [sp, #16]
  40ad54:	stp	x28, x27, [sp, #32]
  40ad58:	stp	x26, x25, [sp, #48]
  40ad5c:	stp	x24, x23, [sp, #64]
  40ad60:	stp	x20, x19, [sp, #96]
  40ad64:	add	x29, sp, #0x10
  40ad68:	mov	x20, x1
  40ad6c:	bl	402030 <strlen@plt>
  40ad70:	ubfx	x9, x0, #2, #30
  40ad74:	and	w8, w0, #0x3
  40ad78:	cbz	w9, 40ade8 <ferror@plt+0x8798>
  40ad7c:	sub	w10, w9, #0x1
  40ad80:	lsl	x10, x10, #2
  40ad84:	mov	x11, x20
  40ad88:	ldrh	w12, [x11]
  40ad8c:	ldrh	w13, [x11, #2]
  40ad90:	subs	w9, w9, #0x1
  40ad94:	add	x11, x11, #0x4
  40ad98:	add	w12, w0, w12
  40ad9c:	eor	w13, w12, w13, lsl #11
  40ada0:	eor	w12, w13, w12, lsl #16
  40ada4:	add	w0, w12, w12, lsr #11
  40ada8:	b.ne	40ad88 <ferror@plt+0x8738>  // b.any
  40adac:	add	x9, x10, x20
  40adb0:	add	x9, x9, #0x4
  40adb4:	cmp	w8, #0x1
  40adb8:	b.eq	40adf4 <ferror@plt+0x87a4>  // b.none
  40adbc:	cmp	w8, #0x2
  40adc0:	b.eq	40ae08 <ferror@plt+0x87b8>  // b.none
  40adc4:	cmp	w8, #0x3
  40adc8:	b.ne	40ae18 <ferror@plt+0x87c8>  // b.any
  40adcc:	ldrh	w8, [x9]
  40add0:	ldrb	w9, [x9, #2]
  40add4:	add	w8, w0, w8
  40add8:	eor	w8, w8, w8, lsl #16
  40addc:	eor	w8, w8, w9, lsl #18
  40ade0:	add	w0, w8, w8, lsr #11
  40ade4:	b	40ae18 <ferror@plt+0x87c8>
  40ade8:	mov	x9, x20
  40adec:	cmp	w8, #0x1
  40adf0:	b.ne	40adbc <ferror@plt+0x876c>  // b.any
  40adf4:	ldrb	w8, [x9]
  40adf8:	add	w8, w0, w8
  40adfc:	eor	w8, w8, w8, lsl #10
  40ae00:	add	w0, w8, w8, lsr #1
  40ae04:	b	40ae18 <ferror@plt+0x87c8>
  40ae08:	ldrh	w8, [x9]
  40ae0c:	add	w8, w0, w8
  40ae10:	eor	w8, w8, w8, lsl #11
  40ae14:	add	w0, w8, w8, lsr #17
  40ae18:	eor	w8, w0, w0, lsl #3
  40ae1c:	ldr	w9, [x21, #8]
  40ae20:	add	w8, w8, w8, lsr #5
  40ae24:	eor	w8, w8, w8, lsl #4
  40ae28:	add	w8, w8, w8, lsr #17
  40ae2c:	eor	w8, w8, w8, lsl #25
  40ae30:	add	w8, w8, w8, lsr #6
  40ae34:	sub	w9, w9, #0x1
  40ae38:	and	w23, w8, w9
  40ae3c:	add	x22, x21, w23, uxtw #4
  40ae40:	ldr	x25, [x22, #24]!
  40ae44:	mov	x24, x22
  40ae48:	ldr	w19, [x24, #8]!
  40ae4c:	cbz	w19, 40ae98 <ferror@plt+0x8848>
  40ae50:	mov	x27, xzr
  40ae54:	mov	x26, x19
  40ae58:	str	x21, [sp, #8]
  40ae5c:	b	40ae6c <ferror@plt+0x881c>
  40ae60:	cmp	x27, x28
  40ae64:	mov	x26, x28
  40ae68:	b.cs	40ae98 <ferror@plt+0x8848>  // b.hs, b.nlast
  40ae6c:	add	x8, x26, x27
  40ae70:	lsr	x28, x8, #1
  40ae74:	add	x21, x25, x28, lsl #4
  40ae78:	ldr	x1, [x21]
  40ae7c:	mov	x0, x20
  40ae80:	bl	402390 <strcmp@plt>
  40ae84:	tbnz	w0, #31, 40ae60 <ferror@plt+0x8810>
  40ae88:	cbz	w0, 40aebc <ferror@plt+0x886c>
  40ae8c:	add	x27, x28, #0x1
  40ae90:	mov	x28, x26
  40ae94:	b	40ae60 <ferror@plt+0x8810>
  40ae98:	mov	w0, #0xfffffffe            	// #-2
  40ae9c:	ldp	x20, x19, [sp, #96]
  40aea0:	ldp	x22, x21, [sp, #80]
  40aea4:	ldp	x24, x23, [sp, #64]
  40aea8:	ldp	x26, x25, [sp, #48]
  40aeac:	ldp	x28, x27, [sp, #32]
  40aeb0:	ldp	x29, x30, [sp, #16]
  40aeb4:	add	sp, sp, #0x70
  40aeb8:	ret
  40aebc:	ldr	x26, [sp, #8]
  40aec0:	ldr	x8, [x26, #16]
  40aec4:	cbz	x8, 40aed8 <ferror@plt+0x8888>
  40aec8:	ldr	x0, [x21, #8]
  40aecc:	blr	x8
  40aed0:	ldr	x25, [x22]
  40aed4:	ldr	w19, [x24]
  40aed8:	add	x8, x25, x19, lsl #4
  40aedc:	add	x1, x21, #0x10
  40aee0:	sub	x2, x8, x21
  40aee4:	mov	x0, x21
  40aee8:	bl	402000 <memmove@plt>
  40aeec:	ldr	w8, [x24]
  40aef0:	add	x19, x26, x23, lsl #4
  40aef4:	sub	w9, w8, #0x1
  40aef8:	str	w9, [x24]
  40aefc:	ldp	w10, w8, [x26]
  40af00:	sub	w10, w10, #0x1
  40af04:	str	w10, [x26]
  40af08:	ldr	w10, [x19, #36]!
  40af0c:	udiv	w9, w9, w8
  40af10:	add	w20, w9, #0x1
  40af14:	udiv	w10, w10, w8
  40af18:	cmp	w20, w10
  40af1c:	b.cs	40af50 <ferror@plt+0x8900>  // b.hs, b.nlast
  40af20:	ldr	x0, [x22]
  40af24:	mul	w8, w20, w8
  40af28:	lsl	x1, x8, #4
  40af2c:	bl	402260 <realloc@plt>
  40af30:	cbz	x0, 40ae9c <ferror@plt+0x884c>
  40af34:	mov	x8, x0
  40af38:	str	x8, [x22]
  40af3c:	ldr	w8, [x26, #4]
  40af40:	mov	w0, wzr
  40af44:	mul	w8, w8, w20
  40af48:	str	w8, [x19]
  40af4c:	b	40ae9c <ferror@plt+0x884c>
  40af50:	mov	w0, wzr
  40af54:	b	40ae9c <ferror@plt+0x884c>
  40af58:	ldr	w0, [x0]
  40af5c:	ret
  40af60:	movi	d0, #0xffffffff00000000
  40af64:	str	x0, [x1]
  40af68:	str	d0, [x1, #8]
  40af6c:	ret
  40af70:	ldp	w8, w10, [x0, #8]
  40af74:	ldr	x9, [x0]
  40af78:	add	w10, w10, #0x1
  40af7c:	str	w10, [x0, #12]
  40af80:	add	x11, x9, w8, uxtw #4
  40af84:	ldr	w11, [x11, #32]
  40af88:	cmp	w10, w11
  40af8c:	b.cc	40afbc <ferror@plt+0x896c>  // b.lo, b.ul, b.last
  40af90:	str	wzr, [x0, #12]
  40af94:	add	w8, w8, #0x1
  40af98:	str	w8, [x0, #8]
  40af9c:	ldr	w10, [x9, #8]
  40afa0:	cmp	w8, w10
  40afa4:	b.cs	40aff0 <ferror@plt+0x89a0>  // b.hs, b.nlast
  40afa8:	add	x10, x9, w8, uxtw #4
  40afac:	ldr	w10, [x10, #32]
  40afb0:	cbz	w10, 40af94 <ferror@plt+0x8944>
  40afb4:	mov	w10, wzr
  40afb8:	mov	w8, w8
  40afbc:	add	x8, x9, x8, lsl #4
  40afc0:	ldr	x8, [x8, #24]
  40afc4:	cbz	x2, 40afd8 <ferror@plt+0x8988>
  40afc8:	mov	w9, w10
  40afcc:	add	x9, x8, x9, lsl #4
  40afd0:	ldr	x9, [x9, #8]
  40afd4:	str	x9, [x2]
  40afd8:	cbz	x1, 40afe8 <ferror@plt+0x8998>
  40afdc:	add	x8, x8, w10, uxtw #4
  40afe0:	ldr	x8, [x8]
  40afe4:	str	x8, [x1]
  40afe8:	mov	w0, #0x1                   	// #1
  40afec:	ret
  40aff0:	mov	w0, wzr
  40aff4:	ret
  40aff8:	stp	x29, x30, [sp, #-48]!
  40affc:	stp	x22, x21, [sp, #16]
  40b000:	stp	x20, x19, [sp, #32]
  40b004:	ldr	x21, [x0, #8]
  40b008:	mov	x29, sp
  40b00c:	cmp	x21, x1
  40b010:	b.cs	40b03c <ferror@plt+0x89ec>  // b.hs, b.nlast
  40b014:	ldrb	w8, [x0, #16]
  40b018:	mov	x19, x0
  40b01c:	mov	x20, x1
  40b020:	cbz	w8, 40b044 <ferror@plt+0x89f4>
  40b024:	ldr	x0, [x19]
  40b028:	mov	x1, x20
  40b02c:	bl	402260 <realloc@plt>
  40b030:	mov	x22, x0
  40b034:	cbnz	x0, 40b060 <ferror@plt+0x8a10>
  40b038:	b	40b074 <ferror@plt+0x8a24>
  40b03c:	mov	w0, wzr
  40b040:	b	40b078 <ferror@plt+0x8a28>
  40b044:	mov	x0, x20
  40b048:	bl	4021c0 <malloc@plt>
  40b04c:	cbz	x0, 40b074 <ferror@plt+0x8a24>
  40b050:	ldr	x1, [x19]
  40b054:	mov	x2, x21
  40b058:	mov	x22, x0
  40b05c:	bl	401ff0 <memcpy@plt>
  40b060:	mov	w0, wzr
  40b064:	mov	w8, #0x1                   	// #1
  40b068:	stp	x22, x20, [x19]
  40b06c:	strb	w8, [x19, #16]
  40b070:	b	40b078 <ferror@plt+0x8a28>
  40b074:	mov	w0, #0xfffffff4            	// #-12
  40b078:	ldp	x20, x19, [sp, #32]
  40b07c:	ldp	x22, x21, [sp, #16]
  40b080:	ldp	x29, x30, [sp], #48
  40b084:	ret
  40b088:	ldrb	w8, [x0, #16]
  40b08c:	cbz	w8, 40b098 <ferror@plt+0x8a48>
  40b090:	ldr	x0, [x0]
  40b094:	b	402400 <free@plt>
  40b098:	ret
  40b09c:	stp	x29, x30, [sp, #-48]!
  40b0a0:	str	x21, [sp, #16]
  40b0a4:	mov	x21, x0
  40b0a8:	mov	x0, x1
  40b0ac:	stp	x20, x19, [sp, #32]
  40b0b0:	mov	x29, sp
  40b0b4:	mov	x19, x1
  40b0b8:	bl	4021c0 <malloc@plt>
  40b0bc:	mov	x20, x0
  40b0c0:	cbz	x0, 40b0d4 <ferror@plt+0x8a84>
  40b0c4:	mov	x0, x20
  40b0c8:	mov	x1, x21
  40b0cc:	mov	x2, x19
  40b0d0:	bl	401ff0 <memcpy@plt>
  40b0d4:	mov	x0, x20
  40b0d8:	ldp	x20, x19, [sp, #32]
  40b0dc:	ldr	x21, [sp, #16]
  40b0e0:	ldp	x29, x30, [sp], #48
  40b0e4:	ret
  40b0e8:	ldrb	w9, [x0]
  40b0ec:	cbz	w9, 40b114 <ferror@plt+0x8ac4>
  40b0f0:	add	x8, x0, #0x1
  40b0f4:	b	40b100 <ferror@plt+0x8ab0>
  40b0f8:	ldrb	w9, [x8], #1
  40b0fc:	cbz	w9, 40b114 <ferror@plt+0x8ac4>
  40b100:	and	w9, w9, #0xff
  40b104:	cmp	w9, w1, uxtb
  40b108:	b.ne	40b0f8 <ferror@plt+0x8aa8>  // b.any
  40b10c:	sturb	w2, [x8, #-1]
  40b110:	b	40b0f8 <ferror@plt+0x8aa8>
  40b114:	ret
  40b118:	mov	x8, xzr
  40b11c:	add	x9, x0, #0x1
  40b120:	b	40b140 <ferror@plt+0x8af0>
  40b124:	cmp	w10, #0x2d
  40b128:	b.ne	40b17c <ferror@plt+0x8b2c>  // b.any
  40b12c:	mov	w10, #0x5f                  	// #95
  40b130:	strb	w10, [x1, x8]
  40b134:	add	x8, x8, #0x1
  40b138:	cmp	x8, #0xfff
  40b13c:	b.cs	40b194 <ferror@plt+0x8b44>  // b.hs, b.nlast
  40b140:	ldrb	w10, [x0, x8]
  40b144:	cmp	w10, #0x5a
  40b148:	b.le	40b124 <ferror@plt+0x8ad4>
  40b14c:	cmp	w10, #0x5b
  40b150:	b.ne	40b184 <ferror@plt+0x8b34>  // b.any
  40b154:	ands	w11, w10, #0xff
  40b158:	b.eq	40b18c <ferror@plt+0x8b3c>  // b.none
  40b15c:	cmp	w11, #0x5d
  40b160:	b.eq	40b130 <ferror@plt+0x8ae0>  // b.none
  40b164:	strb	w10, [x1, x8]
  40b168:	ldrb	w10, [x9, x8]
  40b16c:	add	x8, x8, #0x1
  40b170:	ands	w11, w10, #0xff
  40b174:	b.ne	40b15c <ferror@plt+0x8b0c>  // b.any
  40b178:	b	40b18c <ferror@plt+0x8b3c>
  40b17c:	cbnz	w10, 40b130 <ferror@plt+0x8ae0>
  40b180:	b	40b194 <ferror@plt+0x8b44>
  40b184:	cmp	w10, #0x5d
  40b188:	b.ne	40b130 <ferror@plt+0x8ae0>  // b.any
  40b18c:	mov	w0, #0xffffffea            	// #-22
  40b190:	ret
  40b194:	mov	w0, wzr
  40b198:	strb	wzr, [x1, x8]
  40b19c:	cbz	x2, 40b190 <ferror@plt+0x8b40>
  40b1a0:	str	x8, [x2]
  40b1a4:	ret
  40b1a8:	stp	x29, x30, [sp, #-48]!
  40b1ac:	stp	x22, x21, [sp, #16]
  40b1b0:	stp	x20, x19, [sp, #32]
  40b1b4:	mov	x29, sp
  40b1b8:	cbz	x0, 40b224 <ferror@plt+0x8bd4>
  40b1bc:	adrp	x20, 41a000 <ferror@plt+0x179b0>
  40b1c0:	mov	x19, x0
  40b1c4:	mov	w21, wzr
  40b1c8:	mov	w22, #0x5f                  	// #95
  40b1cc:	add	x20, x20, #0x598
  40b1d0:	b	40b1e4 <ferror@plt+0x8b94>
  40b1d4:	cmp	w8, #0x2d
  40b1d8:	b.ne	40b214 <ferror@plt+0x8bc4>  // b.any
  40b1dc:	strb	w22, [x0]
  40b1e0:	add	w21, w21, #0x1
  40b1e4:	add	x0, x19, w21, uxtw
  40b1e8:	ldrb	w8, [x0]
  40b1ec:	cmp	w8, #0x5a
  40b1f0:	b.le	40b1d4 <ferror@plt+0x8b84>
  40b1f4:	cmp	w8, #0x5b
  40b1f8:	b.ne	40b21c <ferror@plt+0x8bcc>  // b.any
  40b1fc:	mov	x1, x20
  40b200:	bl	402550 <strcspn@plt>
  40b204:	add	w21, w21, w0
  40b208:	ldrb	w8, [x19, w21, uxtw]
  40b20c:	cbnz	w8, 40b1e0 <ferror@plt+0x8b90>
  40b210:	b	40b224 <ferror@plt+0x8bd4>
  40b214:	cbnz	w8, 40b1e0 <ferror@plt+0x8b90>
  40b218:	b	40b22c <ferror@plt+0x8bdc>
  40b21c:	cmp	w8, #0x5d
  40b220:	b.ne	40b1e0 <ferror@plt+0x8b90>  // b.any
  40b224:	mov	w0, #0xffffffea            	// #-22
  40b228:	b	40b230 <ferror@plt+0x8be0>
  40b22c:	mov	w0, wzr
  40b230:	ldp	x20, x19, [sp, #32]
  40b234:	ldp	x22, x21, [sp, #16]
  40b238:	ldp	x29, x30, [sp], #48
  40b23c:	ret
  40b240:	mov	x8, xzr
  40b244:	b	40b25c <ferror@plt+0x8c0c>
  40b248:	mov	w9, #0x5f                  	// #95
  40b24c:	strb	w9, [x1, x8]
  40b250:	add	x8, x8, #0x1
  40b254:	cmp	x8, #0xfff
  40b258:	b.eq	40b274 <ferror@plt+0x8c24>  // b.none
  40b25c:	ldrb	w9, [x0, x8]
  40b260:	cmp	w9, #0x2d
  40b264:	b.eq	40b248 <ferror@plt+0x8bf8>  // b.none
  40b268:	cbz	w9, 40b274 <ferror@plt+0x8c24>
  40b26c:	cmp	w9, #0x2e
  40b270:	b.ne	40b24c <ferror@plt+0x8bfc>  // b.any
  40b274:	strb	wzr, [x1, x8]
  40b278:	cbz	x2, 40b280 <ferror@plt+0x8c30>
  40b27c:	str	x8, [x2]
  40b280:	mov	x0, x1
  40b284:	ret
  40b288:	stp	x29, x30, [sp, #-32]!
  40b28c:	stp	x20, x19, [sp, #16]
  40b290:	mov	x29, sp
  40b294:	mov	x20, x2
  40b298:	mov	x19, x1
  40b29c:	bl	4023a0 <basename@plt>
  40b2a0:	cbz	x0, 40b2ec <ferror@plt+0x8c9c>
  40b2a4:	ldrb	w10, [x0]
  40b2a8:	cbz	w10, 40b2ec <ferror@plt+0x8c9c>
  40b2ac:	mov	x8, xzr
  40b2b0:	add	x9, x0, #0x1
  40b2b4:	and	w11, w10, #0xff
  40b2b8:	cmp	w11, #0x2d
  40b2bc:	b.eq	40b2d0 <ferror@plt+0x8c80>  // b.none
  40b2c0:	cbz	w11, 40b2f8 <ferror@plt+0x8ca8>
  40b2c4:	cmp	w11, #0x2e
  40b2c8:	b.ne	40b2d4 <ferror@plt+0x8c84>  // b.any
  40b2cc:	b	40b2f8 <ferror@plt+0x8ca8>
  40b2d0:	mov	w10, #0x5f                  	// #95
  40b2d4:	cmp	x8, #0xffe
  40b2d8:	strb	w10, [x19, x8]
  40b2dc:	b.eq	40b2f4 <ferror@plt+0x8ca4>  // b.none
  40b2e0:	ldrb	w10, [x9, x8]
  40b2e4:	add	x8, x8, #0x1
  40b2e8:	b	40b2b4 <ferror@plt+0x8c64>
  40b2ec:	mov	x19, xzr
  40b2f0:	b	40b304 <ferror@plt+0x8cb4>
  40b2f4:	mov	w8, #0xfff                 	// #4095
  40b2f8:	strb	wzr, [x19, x8]
  40b2fc:	cbz	x20, 40b304 <ferror@plt+0x8cb4>
  40b300:	str	x8, [x20]
  40b304:	mov	x0, x19
  40b308:	ldp	x20, x19, [sp, #16]
  40b30c:	ldp	x29, x30, [sp], #32
  40b310:	ret
  40b314:	stp	x29, x30, [sp, #-32]!
  40b318:	cmp	x1, #0x4
  40b31c:	stp	x20, x19, [sp, #16]
  40b320:	mov	x29, sp
  40b324:	b.cc	40b378 <ferror@plt+0x8d28>  // b.lo, b.ul, b.last
  40b328:	mov	x19, x1
  40b32c:	add	x20, x0, x1
  40b330:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40b334:	sub	x0, x20, #0x3
  40b338:	add	x1, x1, #0x59a
  40b33c:	bl	402390 <strcmp@plt>
  40b340:	cbz	w0, 40b380 <ferror@plt+0x8d30>
  40b344:	cmp	x19, #0x6
  40b348:	b.ls	40b378 <ferror@plt+0x8d28>  // b.plast
  40b34c:	sub	x19, x20, #0x6
  40b350:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40b354:	add	x1, x1, #0x59e
  40b358:	mov	x0, x19
  40b35c:	bl	402390 <strcmp@plt>
  40b360:	cbz	w0, 40b380 <ferror@plt+0x8d30>
  40b364:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40b368:	add	x1, x1, #0x5a5
  40b36c:	mov	x0, x19
  40b370:	bl	402390 <strcmp@plt>
  40b374:	cbz	w0, 40b380 <ferror@plt+0x8d30>
  40b378:	mov	w0, wzr
  40b37c:	b	40b384 <ferror@plt+0x8d34>
  40b380:	mov	w0, #0x1                   	// #1
  40b384:	ldp	x20, x19, [sp, #16]
  40b388:	ldp	x29, x30, [sp], #32
  40b38c:	ret
  40b390:	stp	x29, x30, [sp, #-48]!
  40b394:	stp	x22, x21, [sp, #16]
  40b398:	stp	x20, x19, [sp, #32]
  40b39c:	mov	x20, x1
  40b3a0:	mov	w21, w0
  40b3a4:	mov	x19, xzr
  40b3a8:	sub	x22, x2, #0x1
  40b3ac:	mov	x29, sp
  40b3b0:	b	40b3c0 <ferror@plt+0x8d70>
  40b3b4:	sub	x22, x22, x0
  40b3b8:	add	x19, x0, x19
  40b3bc:	cbz	x22, 40b400 <ferror@plt+0x8db0>
  40b3c0:	add	x1, x20, x19
  40b3c4:	mov	w0, w21
  40b3c8:	mov	x2, x22
  40b3cc:	bl	4024e0 <read@plt>
  40b3d0:	cbz	x0, 40b400 <ferror@plt+0x8db0>
  40b3d4:	cmp	x0, #0x1
  40b3d8:	b.ge	40b3b4 <ferror@plt+0x8d64>  // b.tcont
  40b3dc:	bl	4025a0 <__errno_location@plt>
  40b3e0:	ldr	w8, [x0]
  40b3e4:	cmp	w8, #0x4
  40b3e8:	b.eq	40b3bc <ferror@plt+0x8d6c>  // b.none
  40b3ec:	cmp	w8, #0xb
  40b3f0:	b.eq	40b3bc <ferror@plt+0x8d6c>  // b.none
  40b3f4:	sxtw	x8, w8
  40b3f8:	neg	x19, x8
  40b3fc:	b	40b404 <ferror@plt+0x8db4>
  40b400:	strb	wzr, [x20, x19]
  40b404:	mov	x0, x19
  40b408:	ldp	x20, x19, [sp, #32]
  40b40c:	ldp	x22, x21, [sp, #16]
  40b410:	ldp	x29, x30, [sp], #48
  40b414:	ret
  40b418:	stp	x29, x30, [sp, #-48]!
  40b41c:	stp	x22, x21, [sp, #16]
  40b420:	stp	x20, x19, [sp, #32]
  40b424:	mov	x20, x2
  40b428:	mov	x21, x1
  40b42c:	mov	w22, w0
  40b430:	mov	x19, xzr
  40b434:	mov	x29, sp
  40b438:	b	40b448 <ferror@plt+0x8df8>
  40b43c:	sub	x20, x20, x0
  40b440:	add	x19, x0, x19
  40b444:	cbz	x20, 40b484 <ferror@plt+0x8e34>
  40b448:	add	x1, x21, x19
  40b44c:	mov	w0, w22
  40b450:	mov	x2, x20
  40b454:	bl	402300 <write@plt>
  40b458:	cbz	x0, 40b484 <ferror@plt+0x8e34>
  40b45c:	cmp	x0, #0x1
  40b460:	b.ge	40b43c <ferror@plt+0x8dec>  // b.tcont
  40b464:	bl	4025a0 <__errno_location@plt>
  40b468:	ldr	w8, [x0]
  40b46c:	cmp	w8, #0x4
  40b470:	b.eq	40b444 <ferror@plt+0x8df4>  // b.none
  40b474:	cmp	w8, #0xb
  40b478:	b.eq	40b444 <ferror@plt+0x8df4>  // b.none
  40b47c:	sxtw	x8, w8
  40b480:	neg	x19, x8
  40b484:	mov	x0, x19
  40b488:	ldp	x20, x19, [sp, #32]
  40b48c:	ldp	x22, x21, [sp, #16]
  40b490:	ldp	x29, x30, [sp], #48
  40b494:	ret
  40b498:	sub	sp, sp, #0x70
  40b49c:	stp	x24, x23, [sp, #64]
  40b4a0:	stp	x22, x21, [sp, #80]
  40b4a4:	stp	x20, x19, [sp, #96]
  40b4a8:	mov	w20, w2
  40b4ac:	mov	x19, x1
  40b4b0:	mov	w22, w0
  40b4b4:	mov	x21, xzr
  40b4b8:	mov	w23, #0x1f                  	// #31
  40b4bc:	add	x24, sp, #0x10
  40b4c0:	stp	x29, x30, [sp, #48]
  40b4c4:	add	x29, sp, #0x30
  40b4c8:	str	xzr, [x1]
  40b4cc:	b	40b4dc <ferror@plt+0x8e8c>
  40b4d0:	sub	x23, x23, x0
  40b4d4:	add	x21, x0, x21
  40b4d8:	cbz	x23, 40b520 <ferror@plt+0x8ed0>
  40b4dc:	add	x1, x24, x21
  40b4e0:	mov	w0, w22
  40b4e4:	mov	x2, x23
  40b4e8:	bl	4024e0 <read@plt>
  40b4ec:	cbz	x0, 40b520 <ferror@plt+0x8ed0>
  40b4f0:	cmp	x0, #0x1
  40b4f4:	b.ge	40b4d0 <ferror@plt+0x8e80>  // b.tcont
  40b4f8:	bl	4025a0 <__errno_location@plt>
  40b4fc:	ldr	w8, [x0]
  40b500:	cmp	w8, #0x4
  40b504:	b.eq	40b4d8 <ferror@plt+0x8e88>  // b.none
  40b508:	cmp	w8, #0xb
  40b50c:	b.eq	40b4d8 <ferror@plt+0x8e88>  // b.none
  40b510:	sxtw	x8, w8
  40b514:	neg	x21, x8
  40b518:	tbz	w21, #31, 40b52c <ferror@plt+0x8edc>
  40b51c:	b	40b57c <ferror@plt+0x8f2c>
  40b520:	add	x8, sp, #0x10
  40b524:	strb	wzr, [x8, x21]
  40b528:	tbnz	w21, #31, 40b57c <ferror@plt+0x8f2c>
  40b52c:	bl	4025a0 <__errno_location@plt>
  40b530:	str	wzr, [x0]
  40b534:	add	x0, sp, #0x10
  40b538:	add	x1, sp, #0x8
  40b53c:	mov	w2, w20
  40b540:	add	x22, sp, #0x10
  40b544:	bl	4023d0 <strtol@plt>
  40b548:	ldr	x21, [sp, #8]
  40b54c:	cmp	x21, x22
  40b550:	b.eq	40b56c <ferror@plt+0x8f1c>  // b.none
  40b554:	mov	x20, x0
  40b558:	bl	4023b0 <__ctype_b_loc@plt>
  40b55c:	ldr	x8, [x0]
  40b560:	ldrb	w9, [x21]
  40b564:	ldrh	w8, [x8, x9, lsl #1]
  40b568:	tbnz	w8, #13, 40b574 <ferror@plt+0x8f24>
  40b56c:	mov	w21, #0xffffffea            	// #-22
  40b570:	b	40b57c <ferror@plt+0x8f2c>
  40b574:	mov	w21, wzr
  40b578:	str	x20, [x19]
  40b57c:	mov	w0, w21
  40b580:	ldp	x20, x19, [sp, #96]
  40b584:	ldp	x22, x21, [sp, #80]
  40b588:	ldp	x24, x23, [sp, #64]
  40b58c:	ldp	x29, x30, [sp, #48]
  40b590:	add	sp, sp, #0x70
  40b594:	ret
  40b598:	stp	x29, x30, [sp, #-80]!
  40b59c:	stp	x22, x21, [sp, #48]
  40b5a0:	mov	x21, x0
  40b5a4:	mov	w0, #0x100                 	// #256
  40b5a8:	str	x25, [sp, #16]
  40b5ac:	stp	x24, x23, [sp, #32]
  40b5b0:	stp	x20, x19, [sp, #64]
  40b5b4:	mov	x29, sp
  40b5b8:	mov	x20, x1
  40b5bc:	bl	4021c0 <malloc@plt>
  40b5c0:	cbz	x0, 40b694 <ferror@plt+0x9044>
  40b5c4:	mov	w24, wzr
  40b5c8:	mov	w22, wzr
  40b5cc:	mov	w23, #0x100                 	// #256
  40b5d0:	mov	x19, x0
  40b5d4:	b	40b5ec <ferror@plt+0x8f9c>
  40b5d8:	add	w8, w24, #0x1
  40b5dc:	cmp	w8, w23
  40b5e0:	strb	w0, [x19, w24, sxtw]
  40b5e4:	mov	w24, w8
  40b5e8:	b.eq	40b66c <ferror@plt+0x901c>  // b.none
  40b5ec:	ldp	x8, x9, [x21, #8]
  40b5f0:	cmp	x8, x9
  40b5f4:	b.cs	40b634 <ferror@plt+0x8fe4>  // b.hs, b.nlast
  40b5f8:	add	x9, x8, #0x1
  40b5fc:	str	x9, [x21, #8]
  40b600:	ldrb	w0, [x8]
  40b604:	cmp	w0, #0x5c
  40b608:	b.ne	40b644 <ferror@plt+0x8ff4>  // b.any
  40b60c:	ldp	x8, x9, [x21, #8]
  40b610:	cmp	x8, x9
  40b614:	b.cs	40b658 <ferror@plt+0x9008>  // b.hs, b.nlast
  40b618:	add	x9, x8, #0x1
  40b61c:	str	x9, [x21, #8]
  40b620:	ldrb	w0, [x8]
  40b624:	cmp	w0, #0xa
  40b628:	b.ne	40b5d8 <ferror@plt+0x8f88>  // b.any
  40b62c:	add	w22, w22, #0x1
  40b630:	b	40b5ec <ferror@plt+0x8f9c>
  40b634:	mov	x0, x21
  40b638:	bl	402620 <__uflow@plt>
  40b63c:	cmp	w0, #0x5c
  40b640:	b.eq	40b60c <ferror@plt+0x8fbc>  // b.none
  40b644:	cmp	w0, #0xa
  40b648:	b.eq	40b6a0 <ferror@plt+0x9050>  // b.none
  40b64c:	cmn	w0, #0x1
  40b650:	b.ne	40b5d8 <ferror@plt+0x8f88>  // b.any
  40b654:	b	40b69c <ferror@plt+0x904c>
  40b658:	mov	x0, x21
  40b65c:	bl	402620 <__uflow@plt>
  40b660:	cmp	w0, #0xa
  40b664:	b.eq	40b62c <ferror@plt+0x8fdc>  // b.none
  40b668:	b	40b5d8 <ferror@plt+0x8f88>
  40b66c:	lsl	w25, w23, #1
  40b670:	sxtw	x1, w25
  40b674:	mov	x0, x19
  40b678:	bl	402260 <realloc@plt>
  40b67c:	mov	w24, w23
  40b680:	mov	w23, w25
  40b684:	mov	x1, x19
  40b688:	mov	x19, xzr
  40b68c:	cbnz	x0, 40b5d0 <ferror@plt+0x8f80>
  40b690:	b	40b6c8 <ferror@plt+0x9078>
  40b694:	mov	x1, xzr
  40b698:	b	40b6c4 <ferror@plt+0x9074>
  40b69c:	cbz	w24, 40b6c0 <ferror@plt+0x9070>
  40b6a0:	mov	x1, xzr
  40b6a4:	strb	wzr, [x19, w24, sxtw]
  40b6a8:	cbz	x20, 40b6c8 <ferror@plt+0x9078>
  40b6ac:	ldr	w8, [x20]
  40b6b0:	add	w8, w8, w22
  40b6b4:	add	w8, w8, #0x1
  40b6b8:	str	w8, [x20]
  40b6bc:	b	40b6c8 <ferror@plt+0x9078>
  40b6c0:	mov	x1, x19
  40b6c4:	mov	x19, xzr
  40b6c8:	mov	x0, x1
  40b6cc:	bl	402400 <free@plt>
  40b6d0:	mov	x0, x19
  40b6d4:	ldp	x20, x19, [sp, #64]
  40b6d8:	ldp	x22, x21, [sp, #48]
  40b6dc:	ldp	x24, x23, [sp, #32]
  40b6e0:	ldr	x25, [sp, #16]
  40b6e4:	ldp	x29, x30, [sp], #80
  40b6e8:	ret
  40b6ec:	stp	x29, x30, [sp, #-64]!
  40b6f0:	stp	x24, x23, [sp, #16]
  40b6f4:	stp	x22, x21, [sp, #32]
  40b6f8:	stp	x20, x19, [sp, #48]
  40b6fc:	ldrb	w8, [x0]
  40b700:	mov	x19, x0
  40b704:	mov	x29, sp
  40b708:	cmp	w8, #0x2f
  40b70c:	b.ne	40b720 <ferror@plt+0x90d0>  // b.any
  40b710:	mov	x0, x19
  40b714:	bl	402280 <strdup@plt>
  40b718:	mov	x21, x0
  40b71c:	b	40b778 <ferror@plt+0x9128>
  40b720:	bl	4024d0 <get_current_dir_name@plt>
  40b724:	mov	x20, x0
  40b728:	cbz	x0, 40b780 <ferror@plt+0x9130>
  40b72c:	mov	x0, x19
  40b730:	bl	402030 <strlen@plt>
  40b734:	mov	x21, x0
  40b738:	mov	x0, x20
  40b73c:	bl	402030 <strlen@plt>
  40b740:	add	x24, x0, #0x1
  40b744:	add	x22, x21, #0x1
  40b748:	mov	x23, x0
  40b74c:	add	x1, x22, x24
  40b750:	mov	x0, x20
  40b754:	bl	402260 <realloc@plt>
  40b758:	mov	x21, x0
  40b75c:	cbz	x0, 40b784 <ferror@plt+0x9134>
  40b760:	mov	w8, #0x2f                  	// #47
  40b764:	add	x0, x21, x24
  40b768:	mov	x1, x19
  40b76c:	mov	x2, x22
  40b770:	strb	w8, [x21, x23]
  40b774:	bl	401ff0 <memcpy@plt>
  40b778:	mov	x20, xzr
  40b77c:	b	40b784 <ferror@plt+0x9134>
  40b780:	mov	x21, xzr
  40b784:	mov	x0, x20
  40b788:	bl	402400 <free@plt>
  40b78c:	mov	x0, x21
  40b790:	ldp	x20, x19, [sp, #48]
  40b794:	ldp	x22, x21, [sp, #32]
  40b798:	ldp	x24, x23, [sp, #16]
  40b79c:	ldp	x29, x30, [sp], #64
  40b7a0:	ret
  40b7a4:	stp	x29, x30, [sp, #-64]!
  40b7a8:	str	x23, [sp, #16]
  40b7ac:	stp	x22, x21, [sp, #32]
  40b7b0:	stp	x20, x19, [sp, #48]
  40b7b4:	mov	x29, sp
  40b7b8:	sub	sp, sp, #0x80
  40b7bc:	sxtw	x22, w1
  40b7c0:	mov	x1, x22
  40b7c4:	mov	w19, w2
  40b7c8:	mov	x21, x0
  40b7cc:	bl	402080 <strnlen@plt>
  40b7d0:	add	x8, x0, #0x10
  40b7d4:	and	x8, x8, #0xfffffffffffffff0
  40b7d8:	mov	x9, sp
  40b7dc:	sub	x20, x9, x8
  40b7e0:	mov	x2, x0
  40b7e4:	mov	sp, x20
  40b7e8:	strb	wzr, [x20, x0]
  40b7ec:	mov	x0, x20
  40b7f0:	mov	x1, x21
  40b7f4:	bl	401ff0 <memcpy@plt>
  40b7f8:	add	x22, x20, x22
  40b7fc:	mov	x21, x22
  40b800:	b	40b808 <ferror@plt+0x91b8>
  40b804:	mov	x21, x8
  40b808:	sub	x2, x29, #0x80
  40b80c:	mov	w0, wzr
  40b810:	mov	x1, x20
  40b814:	bl	4025d0 <__xstat@plt>
  40b818:	tbnz	w0, #31, 40b838 <ferror@plt+0x91e8>
  40b81c:	ldur	w8, [x29, #-112]
  40b820:	and	w8, w8, #0xf000
  40b824:	cmp	w8, #0x4, lsl #12
  40b828:	cset	w8, eq  // eq = none
  40b82c:	cmp	w8, #0x1
  40b830:	b.lt	40b84c <ferror@plt+0x91fc>  // b.tstop
  40b834:	b	40b8a8 <ferror@plt+0x9258>
  40b838:	bl	4025a0 <__errno_location@plt>
  40b83c:	ldr	w8, [x0]
  40b840:	neg	w8, w8
  40b844:	cmp	w8, #0x1
  40b848:	b.ge	40b8a8 <ferror@plt+0x9258>  // b.tcont
  40b84c:	cbz	w8, 40b8d0 <ferror@plt+0x9280>
  40b850:	cmp	x21, x20
  40b854:	b.eq	40b8d8 <ferror@plt+0x9288>  // b.none
  40b858:	strb	wzr, [x21]
  40b85c:	b.ls	40b880 <ferror@plt+0x9230>  // b.plast
  40b860:	sub	x8, x21, #0x1
  40b864:	mov	x21, x8
  40b868:	cmp	x8, x20
  40b86c:	b.ls	40b880 <ferror@plt+0x9230>  // b.plast
  40b870:	mov	x8, x21
  40b874:	ldrb	w9, [x8], #-1
  40b878:	cmp	w9, #0x2f
  40b87c:	b.ne	40b864 <ferror@plt+0x9214>  // b.any
  40b880:	mov	x8, x21
  40b884:	cmp	x8, x20
  40b888:	b.ls	40b804 <ferror@plt+0x91b4>  // b.plast
  40b88c:	mov	x9, x8
  40b890:	ldrb	w10, [x9, #-1]!
  40b894:	mov	x21, x8
  40b898:	cmp	w10, #0x2f
  40b89c:	mov	x8, x9
  40b8a0:	b.eq	40b884 <ferror@plt+0x9234>  // b.none
  40b8a4:	b	40b808 <ferror@plt+0x91b8>
  40b8a8:	mov	x0, x21
  40b8ac:	bl	402030 <strlen@plt>
  40b8b0:	add	x21, x21, x0
  40b8b4:	cmp	x21, x22
  40b8b8:	b.eq	40b92c <ferror@plt+0x92dc>  // b.none
  40b8bc:	mov	w8, #0x2f                  	// #47
  40b8c0:	strb	w8, [x21]
  40b8c4:	cmp	x21, x22
  40b8c8:	b.cc	40b8e4 <ferror@plt+0x9294>  // b.lo, b.ul, b.last
  40b8cc:	b	40b92c <ferror@plt+0x92dc>
  40b8d0:	mov	w0, #0xffffffec            	// #-20
  40b8d4:	b	40b930 <ferror@plt+0x92e0>
  40b8d8:	mov	x21, x20
  40b8dc:	cmp	x21, x22
  40b8e0:	b.cs	40b92c <ferror@plt+0x92dc>  // b.hs, b.nlast
  40b8e4:	mov	w23, #0x2f                  	// #47
  40b8e8:	b	40b904 <ferror@plt+0x92b4>
  40b8ec:	mov	x0, x21
  40b8f0:	bl	402030 <strlen@plt>
  40b8f4:	add	x21, x21, x0
  40b8f8:	cmp	x21, x22
  40b8fc:	strb	w23, [x21]
  40b900:	b.cs	40b92c <ferror@plt+0x92dc>  // b.hs, b.nlast
  40b904:	mov	x0, x20
  40b908:	mov	w1, w19
  40b90c:	bl	4025f0 <mkdir@plt>
  40b910:	tbz	w0, #31, 40b8ec <ferror@plt+0x929c>
  40b914:	bl	4025a0 <__errno_location@plt>
  40b918:	ldr	w8, [x0]
  40b91c:	cmp	w8, #0x11
  40b920:	b.eq	40b8ec <ferror@plt+0x929c>  // b.none
  40b924:	neg	w0, w8
  40b928:	b	40b930 <ferror@plt+0x92e0>
  40b92c:	mov	w0, wzr
  40b930:	mov	sp, x29
  40b934:	ldp	x20, x19, [sp, #48]
  40b938:	ldp	x22, x21, [sp, #32]
  40b93c:	ldr	x23, [sp, #16]
  40b940:	ldp	x29, x30, [sp], #64
  40b944:	ret
  40b948:	stp	x29, x30, [sp, #-32]!
  40b94c:	stp	x20, x19, [sp, #16]
  40b950:	mov	w19, w1
  40b954:	mov	w1, #0x2f                  	// #47
  40b958:	mov	x29, sp
  40b95c:	mov	x20, x0
  40b960:	bl	4022d0 <strrchr@plt>
  40b964:	cbz	x0, 40b980 <ferror@plt+0x9330>
  40b968:	sub	w1, w0, w20
  40b96c:	mov	x0, x20
  40b970:	mov	w2, w19
  40b974:	ldp	x20, x19, [sp, #16]
  40b978:	ldp	x29, x30, [sp], #32
  40b97c:	b	40b7a4 <ferror@plt+0x9154>
  40b980:	ldp	x20, x19, [sp, #16]
  40b984:	ldp	x29, x30, [sp], #32
  40b988:	ret
  40b98c:	ldp	x8, x9, [x0, #88]
  40b990:	mov	w10, #0x4240                	// #16960
  40b994:	movk	w10, #0xf, lsl #16
  40b998:	mul	x8, x8, x10
  40b99c:	mov	x10, #0xf7cf                	// #63439
  40b9a0:	movk	x10, #0xe353, lsl #16
  40b9a4:	movk	x10, #0x9ba5, lsl #32
  40b9a8:	lsr	x9, x9, #3
  40b9ac:	movk	x10, #0x20c4, lsl #48
  40b9b0:	umulh	x9, x9, x10
  40b9b4:	add	x0, x8, x9, lsr #4
  40b9b8:	ret
  40b9bc:	sub	sp, sp, #0xe0
  40b9c0:	stp	x29, x30, [sp, #208]
  40b9c4:	add	x29, sp, #0xd0
  40b9c8:	stp	x6, x7, [x29, #-80]
  40b9cc:	stp	q0, q1, [sp]
  40b9d0:	stp	q2, q3, [sp, #32]
  40b9d4:	stp	q4, q5, [sp, #64]
  40b9d8:	stp	q6, q7, [sp, #96]
  40b9dc:	ldr	x8, [x0, #8]
  40b9e0:	cbz	x8, 40ba1c <ferror@plt+0x93cc>
  40b9e4:	mov	x8, #0xfffffffffffffff0    	// #-16
  40b9e8:	mov	x10, sp
  40b9ec:	movk	x8, #0xff80, lsl #32
  40b9f0:	add	x10, x10, #0x80
  40b9f4:	stp	x10, x8, [x29, #-16]
  40b9f8:	sub	x8, x29, #0x50
  40b9fc:	add	x9, x29, #0x10
  40ba00:	add	x8, x8, #0x10
  40ba04:	stp	x9, x8, [x29, #-32]
  40ba08:	ldp	q0, q1, [x29, #-32]
  40ba0c:	ldp	x8, x0, [x0, #8]
  40ba10:	sub	x6, x29, #0x40
  40ba14:	stp	q0, q1, [x29, #-64]
  40ba18:	blr	x8
  40ba1c:	ldp	x29, x30, [sp, #208]
  40ba20:	add	sp, sp, #0xe0
  40ba24:	ret
  40ba28:	ldr	x0, [x0, #32]
  40ba2c:	ret
  40ba30:	sub	sp, sp, #0x1d0
  40ba34:	stp	x22, x21, [sp, #432]
  40ba38:	stp	x20, x19, [sp, #448]
  40ba3c:	mov	x20, x1
  40ba40:	mov	x21, x0
  40ba44:	mov	w0, #0x1                   	// #1
  40ba48:	mov	w1, #0x78                  	// #120
  40ba4c:	stp	x29, x30, [sp, #400]
  40ba50:	stp	x28, x23, [sp, #416]
  40ba54:	add	x29, sp, #0x190
  40ba58:	bl	402230 <calloc@plt>
  40ba5c:	mov	x19, x0
  40ba60:	cbz	x0, 40bc68 <ferror@plt+0x9618>
  40ba64:	adrp	x8, 42b000 <ferror@plt+0x289b0>
  40ba68:	ldr	x8, [x8, #4056]
  40ba6c:	adrp	x9, 41a000 <ferror@plt+0x179b0>
  40ba70:	ldr	d0, [x9, #1456]
  40ba74:	adrp	x9, 40b000 <ferror@plt+0x89b0>
  40ba78:	ldr	x8, [x8]
  40ba7c:	add	x9, x9, #0xc84
  40ba80:	str	d0, [x19]
  40ba84:	stp	x9, x8, [x19, #8]
  40ba88:	cbz	x21, 40ba98 <ferror@plt+0x9448>
  40ba8c:	mov	x0, x21
  40ba90:	bl	40b6ec <ferror@plt+0x909c>
  40ba94:	b	40bad8 <ferror@plt+0x9488>
  40ba98:	add	x0, sp, #0x8
  40ba9c:	add	x21, sp, #0x8
  40baa0:	bl	4025b0 <uname@plt>
  40baa4:	tbnz	w0, #31, 40bad4 <ferror@plt+0x9484>
  40baa8:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40baac:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40bab0:	add	x3, x21, #0x82
  40bab4:	add	x1, x1, #0x810
  40bab8:	add	x2, x2, #0x816
  40babc:	mov	x0, sp
  40bac0:	bl	402140 <asprintf@plt>
  40bac4:	ldr	x8, [sp]
  40bac8:	cmp	w0, #0x0
  40bacc:	csel	x0, xzr, x8, lt  // lt = tstop
  40bad0:	b	40bad8 <ferror@plt+0x9488>
  40bad4:	mov	x0, xzr
  40bad8:	str	x0, [x19, #32]
  40badc:	adrp	x0, 41a000 <ferror@plt+0x179b0>
  40bae0:	add	x0, x0, #0x5b8
  40bae4:	bl	402090 <secure_getenv@plt>
  40bae8:	cbz	x0, 40bb7c <ferror@plt+0x952c>
  40baec:	add	x1, sp, #0x8
  40baf0:	mov	w2, #0xa                   	// #10
  40baf4:	mov	x21, x0
  40baf8:	bl	4023d0 <strtol@plt>
  40bafc:	ldr	x8, [sp, #8]
  40bb00:	mov	x22, x0
  40bb04:	ldrb	w23, [x8]
  40bb08:	cbz	x23, 40bb78 <ferror@plt+0x9528>
  40bb0c:	bl	4023b0 <__ctype_b_loc@plt>
  40bb10:	ldr	x8, [x0]
  40bb14:	ldrh	w8, [x8, x23, lsl #1]
  40bb18:	tbnz	w8, #13, 40bb78 <ferror@plt+0x9528>
  40bb1c:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40bb20:	add	x1, x1, #0x823
  40bb24:	mov	w2, #0x3                   	// #3
  40bb28:	mov	x0, x21
  40bb2c:	mov	w22, #0x3                   	// #3
  40bb30:	bl	4021e0 <strncmp@plt>
  40bb34:	cbz	w0, 40bb78 <ferror@plt+0x9528>
  40bb38:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  40bb3c:	add	x1, x1, #0x181
  40bb40:	mov	w2, #0x4                   	// #4
  40bb44:	mov	x0, x21
  40bb48:	bl	4021e0 <strncmp@plt>
  40bb4c:	cbz	w0, 40bb74 <ferror@plt+0x9524>
  40bb50:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40bb54:	add	x1, x1, #0x827
  40bb58:	mov	w2, #0x5                   	// #5
  40bb5c:	mov	x0, x21
  40bb60:	bl	4021e0 <strncmp@plt>
  40bb64:	cmp	w0, #0x0
  40bb68:	mov	w8, #0x7                   	// #7
  40bb6c:	csel	w22, w8, wzr, eq  // eq = none
  40bb70:	b	40bb78 <ferror@plt+0x9528>
  40bb74:	mov	w22, #0x6                   	// #6
  40bb78:	str	w22, [x19, #4]
  40bb7c:	adrp	x8, 42c000 <ferror@plt+0x299b0>
  40bb80:	add	x8, x8, #0x348
  40bb84:	cmp	x20, #0x0
  40bb88:	csel	x2, x8, x20, eq  // eq = none
  40bb8c:	add	x1, x19, #0x28
  40bb90:	mov	x0, x19
  40bb94:	bl	40d078 <ferror@plt+0xaa28>
  40bb98:	tbnz	w0, #31, 40bbec <ferror@plt+0x959c>
  40bb9c:	mov	w0, #0x100                 	// #256
  40bba0:	mov	x1, xzr
  40bba4:	bl	40a718 <ferror@plt+0x80c8>
  40bba8:	ldr	w8, [x19, #4]
  40bbac:	str	x0, [x19, #48]
  40bbb0:	cbz	x0, 40bc1c <ferror@plt+0x95cc>
  40bbb4:	cmp	w8, #0x6
  40bbb8:	b.lt	40bc68 <ferror@plt+0x9618>  // b.tstop
  40bbbc:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40bbc0:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  40bbc4:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  40bbc8:	add	x2, x2, #0x5c1
  40bbcc:	add	x4, x4, #0x5d3
  40bbd0:	add	x5, x5, #0x614
  40bbd4:	mov	w1, #0x6                   	// #6
  40bbd8:	mov	w3, #0x11e                 	// #286
  40bbdc:	mov	x0, x19
  40bbe0:	mov	x6, x19
  40bbe4:	bl	40b9bc <ferror@plt+0x936c>
  40bbe8:	b	40bc68 <ferror@plt+0x9618>
  40bbec:	ldr	w8, [x19, #4]
  40bbf0:	cmp	w8, #0x3
  40bbf4:	b.lt	40bc4c <ferror@plt+0x95fc>  // b.tstop
  40bbf8:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40bbfc:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  40bc00:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  40bc04:	add	x2, x2, #0x5c1
  40bc08:	add	x4, x4, #0x5d3
  40bc0c:	add	x5, x5, #0x5dc
  40bc10:	mov	w1, #0x3                   	// #3
  40bc14:	mov	w3, #0x114                 	// #276
  40bc18:	b	40bc44 <ferror@plt+0x95f4>
  40bc1c:	cmp	w8, #0x3
  40bc20:	b.lt	40bc4c <ferror@plt+0x95fc>  // b.tstop
  40bc24:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40bc28:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  40bc2c:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  40bc30:	add	x2, x2, #0x5c1
  40bc34:	add	x4, x4, #0x5d3
  40bc38:	add	x5, x5, #0x5f5
  40bc3c:	mov	w1, #0x3                   	// #3
  40bc40:	mov	w3, #0x11a                 	// #282
  40bc44:	mov	x0, x19
  40bc48:	bl	40b9bc <ferror@plt+0x936c>
  40bc4c:	ldr	x0, [x19, #48]
  40bc50:	bl	402400 <free@plt>
  40bc54:	ldr	x0, [x19, #32]
  40bc58:	bl	402400 <free@plt>
  40bc5c:	mov	x0, x19
  40bc60:	bl	402400 <free@plt>
  40bc64:	mov	x19, xzr
  40bc68:	mov	x0, x19
  40bc6c:	ldp	x20, x19, [sp, #448]
  40bc70:	ldp	x22, x21, [sp, #432]
  40bc74:	ldp	x28, x23, [sp, #416]
  40bc78:	ldp	x29, x30, [sp, #400]
  40bc7c:	add	sp, sp, #0x1d0
  40bc80:	ret
  40bc84:	sub	sp, sp, #0x50
  40bc88:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40bc8c:	mov	x2, x4
  40bc90:	add	x1, x1, #0x802
  40bc94:	stp	x29, x30, [sp, #32]
  40bc98:	str	x21, [sp, #48]
  40bc9c:	stp	x20, x19, [sp, #64]
  40bca0:	add	x29, sp, #0x20
  40bca4:	mov	x19, x6
  40bca8:	mov	x20, x5
  40bcac:	mov	x21, x0
  40bcb0:	bl	402600 <fprintf@plt>
  40bcb4:	ldp	q1, q0, [x19]
  40bcb8:	mov	x2, sp
  40bcbc:	mov	x0, x21
  40bcc0:	mov	x1, x20
  40bcc4:	stp	q1, q0, [sp]
  40bcc8:	bl	402560 <vfprintf@plt>
  40bccc:	ldp	x20, x19, [sp, #64]
  40bcd0:	ldr	x21, [sp, #48]
  40bcd4:	ldp	x29, x30, [sp, #32]
  40bcd8:	add	sp, sp, #0x50
  40bcdc:	ret
  40bce0:	cbz	x0, 40bce8 <ferror@plt+0x9698>
  40bce4:	str	w1, [x0, #4]
  40bce8:	ret
  40bcec:	cbz	x0, 40bcf8 <ferror@plt+0x96a8>
  40bcf0:	ldr	w0, [x0, #4]
  40bcf4:	ret
  40bcf8:	mov	w0, #0xffffffff            	// #-1
  40bcfc:	ret
  40bd00:	cbz	x0, 40bd10 <ferror@plt+0x96c0>
  40bd04:	ldr	w8, [x0]
  40bd08:	add	w8, w8, #0x1
  40bd0c:	str	w8, [x0]
  40bd10:	ret
  40bd14:	stp	x29, x30, [sp, #-32]!
  40bd18:	str	x19, [sp, #16]
  40bd1c:	mov	x19, x0
  40bd20:	mov	x29, sp
  40bd24:	cbz	x0, 40bde8 <ferror@plt+0x9798>
  40bd28:	ldr	w8, [x19]
  40bd2c:	subs	w8, w8, #0x1
  40bd30:	str	w8, [x19]
  40bd34:	b.gt	40bde8 <ferror@plt+0x9798>
  40bd38:	ldr	w8, [x19, #4]
  40bd3c:	cmp	w8, #0x6
  40bd40:	b.lt	40bd70 <ferror@plt+0x9720>  // b.tstop
  40bd44:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40bd48:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  40bd4c:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  40bd50:	add	x2, x2, #0x5c1
  40bd54:	add	x4, x4, #0x624
  40bd58:	add	x5, x5, #0x62f
  40bd5c:	mov	w1, #0x6                   	// #6
  40bd60:	mov	w3, #0x14b                 	// #331
  40bd64:	mov	x0, x19
  40bd68:	mov	x6, x19
  40bd6c:	bl	40b9bc <ferror@plt+0x936c>
  40bd70:	ldr	x0, [x19, #56]
  40bd74:	cbz	x0, 40bd84 <ferror@plt+0x9734>
  40bd78:	bl	40f304 <ferror@plt+0xccb4>
  40bd7c:	str	xzr, [x19, #56]
  40bd80:	str	xzr, [x19, #88]
  40bd84:	ldr	x0, [x19, #64]
  40bd88:	cbz	x0, 40bd98 <ferror@plt+0x9748>
  40bd8c:	bl	40f304 <ferror@plt+0xccb4>
  40bd90:	str	xzr, [x19, #64]
  40bd94:	str	xzr, [x19, #96]
  40bd98:	ldr	x0, [x19, #72]
  40bd9c:	cbz	x0, 40bdac <ferror@plt+0x975c>
  40bda0:	bl	40f304 <ferror@plt+0xccb4>
  40bda4:	str	xzr, [x19, #72]
  40bda8:	str	xzr, [x19, #104]
  40bdac:	ldr	x0, [x19, #80]
  40bdb0:	cbz	x0, 40bdc0 <ferror@plt+0x9770>
  40bdb4:	bl	40f304 <ferror@plt+0xccb4>
  40bdb8:	str	xzr, [x19, #80]
  40bdbc:	str	xzr, [x19, #112]
  40bdc0:	ldr	x0, [x19, #48]
  40bdc4:	bl	40a78c <ferror@plt+0x813c>
  40bdc8:	ldr	x0, [x19, #32]
  40bdcc:	bl	402400 <free@plt>
  40bdd0:	ldr	x0, [x19, #40]
  40bdd4:	cbz	x0, 40bddc <ferror@plt+0x978c>
  40bdd8:	bl	40cf60 <ferror@plt+0xa910>
  40bddc:	mov	x0, x19
  40bde0:	bl	402400 <free@plt>
  40bde4:	mov	x19, xzr
  40bde8:	mov	x0, x19
  40bdec:	ldr	x19, [sp, #16]
  40bdf0:	ldp	x29, x30, [sp], #32
  40bdf4:	ret
  40bdf8:	cbz	x0, 40be34 <ferror@plt+0x97e4>
  40bdfc:	ldr	w8, [x0, #4]
  40be00:	mov	x6, x1
  40be04:	stp	x1, x2, [x0, #8]
  40be08:	cmp	w8, #0x6
  40be0c:	b.lt	40be34 <ferror@plt+0x97e4>  // b.tstop
  40be10:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40be14:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  40be18:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  40be1c:	add	x2, x2, #0x5c1
  40be20:	add	x4, x4, #0x644
  40be24:	add	x5, x5, #0x654
  40be28:	mov	w1, #0x6                   	// #6
  40be2c:	mov	w3, #0x16c                 	// #364
  40be30:	b	40b9bc <ferror@plt+0x936c>
  40be34:	ret
  40be38:	ldr	x0, [x0, #48]
  40be3c:	b	40abe0 <ferror@plt+0x8590>
  40be40:	ldr	x0, [x0, #48]
  40be44:	mov	x8, x1
  40be48:	mov	x1, x2
  40be4c:	mov	x2, x8
  40be50:	b	40a834 <ferror@plt+0x81e4>
  40be54:	ldr	x0, [x0, #48]
  40be58:	mov	x1, x2
  40be5c:	b	40ad40 <ferror@plt+0x86f0>
  40be60:	stp	x29, x30, [sp, #-48]!
  40be64:	stp	x20, x19, [sp, #32]
  40be68:	mov	x20, x1
  40be6c:	adrp	x1, 419000 <ferror@plt+0x169b0>
  40be70:	str	x21, [sp, #16]
  40be74:	mov	x19, x2
  40be78:	mov	x21, x0
  40be7c:	add	x1, x1, #0xb38
  40be80:	mov	w2, #0x7                   	// #7
  40be84:	mov	x0, x20
  40be88:	mov	x29, sp
  40be8c:	bl	4021e0 <strncmp@plt>
  40be90:	cbz	w0, 40bea8 <ferror@plt+0x9858>
  40be94:	ldp	x20, x19, [sp, #32]
  40be98:	ldr	x21, [sp, #16]
  40be9c:	mov	w0, wzr
  40bea0:	ldp	x29, x30, [sp], #48
  40bea4:	ret
  40bea8:	mov	x0, x21
  40beac:	mov	x2, x20
  40beb0:	mov	x3, x19
  40beb4:	ldp	x20, x19, [sp, #32]
  40beb8:	ldr	x21, [sp, #16]
  40bebc:	mov	w1, #0x2                   	// #2
  40bec0:	ldp	x29, x30, [sp], #48
  40bec4:	b	40bec8 <ferror@plt+0x9878>
  40bec8:	stp	x29, x30, [sp, #-96]!
  40becc:	str	x28, [sp, #16]
  40bed0:	stp	x26, x25, [sp, #32]
  40bed4:	stp	x24, x23, [sp, #48]
  40bed8:	stp	x22, x21, [sp, #64]
  40bedc:	stp	x20, x19, [sp, #80]
  40bee0:	mov	x29, sp
  40bee4:	sub	sp, sp, #0x1, lsl #12
  40bee8:	sub	sp, sp, #0x10
  40beec:	add	x8, x0, w1, uxtw #3
  40bef0:	mov	x20, x0
  40bef4:	ldr	x0, [x8, #56]
  40bef8:	mov	x19, x3
  40befc:	mov	x21, x2
  40bf00:	cbz	x0, 40bf1c <ferror@plt+0x98cc>
  40bf04:	mov	x1, x21
  40bf08:	bl	40f5ec <ferror@plt+0xcf9c>
  40bf0c:	mov	x22, x0
  40bf10:	mov	w23, wzr
  40bf14:	cbnz	x22, 40bf74 <ferror@plt+0x9924>
  40bf18:	b	40bfb0 <ferror@plt+0x9960>
  40bf1c:	mov	w8, w1
  40bf20:	adrp	x9, 42b000 <ferror@plt+0x289b0>
  40bf24:	lsl	x8, x8, #4
  40bf28:	add	x9, x9, #0xcb8
  40bf2c:	ldr	x3, [x20, #32]
  40bf30:	ldr	x4, [x9, x8]
  40bf34:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40bf38:	add	x2, x2, #0x735
  40bf3c:	add	x0, sp, #0x10
  40bf40:	mov	w1, #0x1000                	// #4096
  40bf44:	bl	402170 <snprintf@plt>
  40bf48:	add	x0, sp, #0x10
  40bf4c:	bl	40e90c <ferror@plt+0xc2bc>
  40bf50:	cbz	x0, 40c02c <ferror@plt+0x99dc>
  40bf54:	mov	x1, x21
  40bf58:	mov	x23, x0
  40bf5c:	bl	40ed74 <ferror@plt+0xc724>
  40bf60:	mov	x22, x0
  40bf64:	mov	x0, x23
  40bf68:	bl	40e9ec <ferror@plt+0xc39c>
  40bf6c:	mov	w23, wzr
  40bf70:	cbz	x22, 40bfb0 <ferror@plt+0x9960>
  40bf74:	mov	x26, x22
  40bf78:	add	x25, x26, #0x10
  40bf7c:	add	x3, sp, #0x10
  40bf80:	mov	x0, x20
  40bf84:	mov	x1, x21
  40bf88:	mov	x2, x25
  40bf8c:	bl	410890 <ferror@plt+0xe240>
  40bf90:	tbnz	w0, #31, 40bfc0 <ferror@plt+0x9970>
  40bf94:	ldr	x0, [x19]
  40bf98:	ldr	x1, [sp, #16]
  40bf9c:	bl	40cc10 <ferror@plt+0xa5c0>
  40bfa0:	str	x0, [x19]
  40bfa4:	ldr	x26, [x26]
  40bfa8:	add	w23, w23, #0x1
  40bfac:	cbnz	x26, 40bf78 <ferror@plt+0x9928>
  40bfb0:	mov	x0, x22
  40bfb4:	bl	40e8e0 <ferror@plt+0xc290>
  40bfb8:	mov	w24, w23
  40bfbc:	b	40c030 <ferror@plt+0x99e0>
  40bfc0:	mov	w24, w0
  40bfc4:	cbz	x20, 40c010 <ferror@plt+0x99c0>
  40bfc8:	ldr	w8, [x20, #4]
  40bfcc:	cmp	w8, #0x3
  40bfd0:	b.lt	40c010 <ferror@plt+0x99c0>  // b.tstop
  40bfd4:	neg	w0, w24
  40bfd8:	bl	4022a0 <strerror@plt>
  40bfdc:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40bfe0:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  40bfe4:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  40bfe8:	add	x2, x2, #0x5c1
  40bfec:	add	x4, x4, #0x85d
  40bff0:	add	x5, x5, #0x87e
  40bff4:	mov	w1, #0x3                   	// #3
  40bff8:	mov	w3, #0x1cb                 	// #459
  40bffc:	str	x0, [sp]
  40c000:	mov	x0, x20
  40c004:	mov	x6, x21
  40c008:	mov	x7, x25
  40c00c:	bl	40b9bc <ferror@plt+0x936c>
  40c010:	ldr	x0, [x19]
  40c014:	mov	w1, w23
  40c018:	bl	40ce38 <ferror@plt+0xa7e8>
  40c01c:	str	x0, [x19]
  40c020:	mov	x0, x22
  40c024:	bl	40e8e0 <ferror@plt+0xc290>
  40c028:	b	40c030 <ferror@plt+0x99e0>
  40c02c:	mov	w24, #0xffffffda            	// #-38
  40c030:	mov	w0, w24
  40c034:	add	sp, sp, #0x1, lsl #12
  40c038:	add	sp, sp, #0x10
  40c03c:	ldp	x20, x19, [sp, #80]
  40c040:	ldp	x22, x21, [sp, #64]
  40c044:	ldp	x24, x23, [sp, #48]
  40c048:	ldp	x26, x25, [sp, #32]
  40c04c:	ldr	x28, [sp, #16]
  40c050:	ldp	x29, x30, [sp], #96
  40c054:	ret
  40c058:	mov	x3, x2
  40c05c:	mov	x2, x1
  40c060:	mov	w1, #0x1                   	// #1
  40c064:	b	40bec8 <ferror@plt+0x9878>
  40c068:	stp	x29, x30, [sp, #-64]!
  40c06c:	stp	x28, x23, [sp, #16]
  40c070:	stp	x22, x21, [sp, #32]
  40c074:	stp	x20, x19, [sp, #48]
  40c078:	mov	x29, sp
  40c07c:	sub	sp, sp, #0x1, lsl #12
  40c080:	ldr	x8, [x2]
  40c084:	cbnz	x8, 40c1b4 <ferror@plt+0x9b64>
  40c088:	mov	x21, x0
  40c08c:	ldr	x0, [x0, #80]
  40c090:	mov	x22, x2
  40c094:	mov	x19, x1
  40c098:	cbz	x0, 40c0f0 <ferror@plt+0x9aa0>
  40c09c:	mov	x1, x19
  40c0a0:	bl	40f4e8 <ferror@plt+0xce98>
  40c0a4:	mov	x20, x0
  40c0a8:	cbz	x20, 40c13c <ferror@plt+0x9aec>
  40c0ac:	mov	x2, sp
  40c0b0:	mov	x0, x21
  40c0b4:	mov	x1, x19
  40c0b8:	bl	41077c <ferror@plt+0xe12c>
  40c0bc:	mov	w23, w0
  40c0c0:	tbnz	w0, #31, 40c144 <ferror@plt+0x9af4>
  40c0c4:	ldr	x0, [sp]
  40c0c8:	mov	w1, #0x1                   	// #1
  40c0cc:	bl	410748 <ferror@plt+0xe0f8>
  40c0d0:	ldr	x0, [x22]
  40c0d4:	ldr	x1, [sp]
  40c0d8:	bl	40cc10 <ferror@plt+0xa5c0>
  40c0dc:	cmp	x0, #0x0
  40c0e0:	mov	w8, #0xfffffff4            	// #-12
  40c0e4:	csel	w23, w8, w23, eq  // eq = none
  40c0e8:	str	x0, [x22]
  40c0ec:	b	40c190 <ferror@plt+0x9b40>
  40c0f0:	ldr	x3, [x21, #32]
  40c0f4:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40c0f8:	adrp	x4, 419000 <ferror@plt+0x169b0>
  40c0fc:	add	x2, x2, #0x735
  40c100:	add	x4, x4, #0xb72
  40c104:	mov	x0, sp
  40c108:	mov	w1, #0x1000                	// #4096
  40c10c:	bl	402170 <snprintf@plt>
  40c110:	mov	x0, sp
  40c114:	bl	40e90c <ferror@plt+0xc2bc>
  40c118:	mov	x23, x0
  40c11c:	cbz	x0, 40c18c <ferror@plt+0x9b3c>
  40c120:	mov	x0, x23
  40c124:	mov	x1, x19
  40c128:	bl	40ebf4 <ferror@plt+0xc5a4>
  40c12c:	mov	x20, x0
  40c130:	mov	x0, x23
  40c134:	bl	40e9ec <ferror@plt+0xc39c>
  40c138:	cbnz	x20, 40c0ac <ferror@plt+0x9a5c>
  40c13c:	mov	w23, wzr
  40c140:	b	40c190 <ferror@plt+0x9b40>
  40c144:	ldr	w8, [x21, #4]
  40c148:	cmp	w8, #0x3
  40c14c:	b.lt	40c190 <ferror@plt+0x9b40>  // b.tstop
  40c150:	neg	w0, w23
  40c154:	bl	4022a0 <strerror@plt>
  40c158:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40c15c:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  40c160:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  40c164:	mov	x7, x0
  40c168:	add	x2, x2, #0x5c1
  40c16c:	add	x4, x4, #0x6e7
  40c170:	add	x5, x5, #0x70b
  40c174:	mov	w1, #0x3                   	// #3
  40c178:	mov	w3, #0x21c                 	// #540
  40c17c:	mov	x0, x21
  40c180:	mov	x6, x19
  40c184:	bl	40b9bc <ferror@plt+0x936c>
  40c188:	b	40c190 <ferror@plt+0x9b40>
  40c18c:	mov	x20, xzr
  40c190:	mov	x0, x20
  40c194:	bl	402400 <free@plt>
  40c198:	mov	w0, w23
  40c19c:	add	sp, sp, #0x1, lsl #12
  40c1a0:	ldp	x20, x19, [sp, #48]
  40c1a4:	ldp	x22, x21, [sp, #32]
  40c1a8:	ldp	x28, x23, [sp, #16]
  40c1ac:	ldp	x29, x30, [sp], #64
  40c1b0:	ret
  40c1b4:	adrp	x0, 41a000 <ferror@plt+0x179b0>
  40c1b8:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40c1bc:	adrp	x3, 41a000 <ferror@plt+0x179b0>
  40c1c0:	add	x0, x0, #0x67b
  40c1c4:	add	x1, x1, #0x5c1
  40c1c8:	add	x3, x3, #0x689
  40c1cc:	mov	w2, #0x213                 	// #531
  40c1d0:	bl	402590 <__assert_fail@plt>
  40c1d4:	stp	x29, x30, [sp, #-48]!
  40c1d8:	str	x28, [sp, #16]
  40c1dc:	stp	x20, x19, [sp, #32]
  40c1e0:	mov	x29, sp
  40c1e4:	sub	sp, sp, #0x1, lsl #12
  40c1e8:	mov	x8, x0
  40c1ec:	ldr	x0, [x0, #80]
  40c1f0:	mov	x19, x1
  40c1f4:	cbz	x0, 40c208 <ferror@plt+0x9bb8>
  40c1f8:	mov	x1, x19
  40c1fc:	bl	40f4e8 <ferror@plt+0xce98>
  40c200:	mov	x19, x0
  40c204:	b	40c254 <ferror@plt+0x9c04>
  40c208:	ldr	x3, [x8, #32]
  40c20c:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40c210:	adrp	x4, 419000 <ferror@plt+0x169b0>
  40c214:	add	x2, x2, #0x735
  40c218:	add	x4, x4, #0xb72
  40c21c:	mov	x0, sp
  40c220:	mov	w1, #0x1000                	// #4096
  40c224:	bl	402170 <snprintf@plt>
  40c228:	mov	x0, sp
  40c22c:	bl	40e90c <ferror@plt+0xc2bc>
  40c230:	cbz	x0, 40c250 <ferror@plt+0x9c00>
  40c234:	mov	x1, x19
  40c238:	mov	x20, x0
  40c23c:	bl	40ebf4 <ferror@plt+0xc5a4>
  40c240:	mov	x19, x0
  40c244:	mov	x0, x20
  40c248:	bl	40e9ec <ferror@plt+0xc39c>
  40c24c:	b	40c254 <ferror@plt+0x9c04>
  40c250:	mov	x19, xzr
  40c254:	cmp	x19, #0x0
  40c258:	mov	x0, x19
  40c25c:	cset	w20, ne  // ne = any
  40c260:	bl	402400 <free@plt>
  40c264:	mov	w0, w20
  40c268:	add	sp, sp, #0x1, lsl #12
  40c26c:	ldp	x20, x19, [sp, #32]
  40c270:	ldr	x28, [sp, #16]
  40c274:	ldp	x29, x30, [sp], #48
  40c278:	ret
  40c27c:	stp	x29, x30, [sp, #-48]!
  40c280:	str	x28, [sp, #16]
  40c284:	stp	x20, x19, [sp, #32]
  40c288:	mov	x29, sp
  40c28c:	sub	sp, sp, #0x1, lsl #12
  40c290:	mov	x8, x0
  40c294:	ldr	x0, [x0, #56]
  40c298:	mov	x19, x1
  40c29c:	cbz	x0, 40c2b0 <ferror@plt+0x9c60>
  40c2a0:	mov	x1, x19
  40c2a4:	bl	40f4e8 <ferror@plt+0xce98>
  40c2a8:	mov	x19, x0
  40c2ac:	b	40c2fc <ferror@plt+0x9cac>
  40c2b0:	ldr	x3, [x8, #32]
  40c2b4:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40c2b8:	adrp	x4, 418000 <ferror@plt+0x159b0>
  40c2bc:	add	x2, x2, #0x735
  40c2c0:	add	x4, x4, #0xd87
  40c2c4:	mov	x0, sp
  40c2c8:	mov	w1, #0x1000                	// #4096
  40c2cc:	bl	402170 <snprintf@plt>
  40c2d0:	mov	x0, sp
  40c2d4:	bl	40e90c <ferror@plt+0xc2bc>
  40c2d8:	cbz	x0, 40c2f8 <ferror@plt+0x9ca8>
  40c2dc:	mov	x1, x19
  40c2e0:	mov	x20, x0
  40c2e4:	bl	40ebf4 <ferror@plt+0xc5a4>
  40c2e8:	mov	x19, x0
  40c2ec:	mov	x0, x20
  40c2f0:	bl	40e9ec <ferror@plt+0xc39c>
  40c2f4:	b	40c2fc <ferror@plt+0x9cac>
  40c2f8:	mov	x19, xzr
  40c2fc:	mov	x0, x19
  40c300:	add	sp, sp, #0x1, lsl #12
  40c304:	ldp	x20, x19, [sp, #32]
  40c308:	ldr	x28, [sp, #16]
  40c30c:	ldp	x29, x30, [sp], #48
  40c310:	ret
  40c314:	stp	x29, x30, [sp, #-64]!
  40c318:	stp	x28, x23, [sp, #16]
  40c31c:	stp	x22, x21, [sp, #32]
  40c320:	stp	x20, x19, [sp, #48]
  40c324:	mov	x29, sp
  40c328:	sub	sp, sp, #0x1, lsl #12
  40c32c:	mov	x19, x1
  40c330:	mov	x20, x0
  40c334:	mov	w1, #0x3a                  	// #58
  40c338:	mov	x0, x19
  40c33c:	mov	x21, x2
  40c340:	bl	402430 <strchr@plt>
  40c344:	cbz	x0, 40c350 <ferror@plt+0x9d00>
  40c348:	mov	w23, wzr
  40c34c:	b	40c448 <ferror@plt+0x9df8>
  40c350:	ldr	x0, [x20, #56]
  40c354:	cbz	x0, 40c3a0 <ferror@plt+0x9d50>
  40c358:	mov	x1, x19
  40c35c:	bl	40f4e8 <ferror@plt+0xce98>
  40c360:	mov	x22, x0
  40c364:	cbz	x22, 40c3ec <ferror@plt+0x9d9c>
  40c368:	mov	x2, sp
  40c36c:	mov	x0, x20
  40c370:	mov	x1, x19
  40c374:	bl	41077c <ferror@plt+0xe12c>
  40c378:	mov	w23, w0
  40c37c:	tbnz	w0, #31, 40c3f4 <ferror@plt+0x9da4>
  40c380:	ldr	x0, [x21]
  40c384:	ldr	x1, [sp]
  40c388:	bl	40cc10 <ferror@plt+0xa5c0>
  40c38c:	str	x0, [x21]
  40c390:	ldr	x0, [sp]
  40c394:	mov	x1, x22
  40c398:	bl	410210 <ferror@plt+0xdbc0>
  40c39c:	b	40c440 <ferror@plt+0x9df0>
  40c3a0:	ldr	x3, [x20, #32]
  40c3a4:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40c3a8:	adrp	x4, 418000 <ferror@plt+0x159b0>
  40c3ac:	add	x2, x2, #0x735
  40c3b0:	add	x4, x4, #0xd87
  40c3b4:	mov	x0, sp
  40c3b8:	mov	w1, #0x1000                	// #4096
  40c3bc:	bl	402170 <snprintf@plt>
  40c3c0:	mov	x0, sp
  40c3c4:	bl	40e90c <ferror@plt+0xc2bc>
  40c3c8:	mov	x23, x0
  40c3cc:	cbz	x0, 40c43c <ferror@plt+0x9dec>
  40c3d0:	mov	x0, x23
  40c3d4:	mov	x1, x19
  40c3d8:	bl	40ebf4 <ferror@plt+0xc5a4>
  40c3dc:	mov	x22, x0
  40c3e0:	mov	x0, x23
  40c3e4:	bl	40e9ec <ferror@plt+0xc39c>
  40c3e8:	cbnz	x22, 40c368 <ferror@plt+0x9d18>
  40c3ec:	mov	w23, wzr
  40c3f0:	b	40c440 <ferror@plt+0x9df0>
  40c3f4:	ldr	w8, [x20, #4]
  40c3f8:	cmp	w8, #0x3
  40c3fc:	b.lt	40c440 <ferror@plt+0x9df0>  // b.tstop
  40c400:	neg	w0, w23
  40c404:	bl	4022a0 <strerror@plt>
  40c408:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40c40c:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  40c410:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  40c414:	mov	x7, x0
  40c418:	add	x2, x2, #0x5c1
  40c41c:	add	x4, x4, #0x73f
  40c420:	add	x5, x5, #0x70b
  40c424:	mov	w1, #0x3                   	// #3
  40c428:	mov	w3, #0x268                 	// #616
  40c42c:	mov	x0, x20
  40c430:	mov	x6, x19
  40c434:	bl	40b9bc <ferror@plt+0x936c>
  40c438:	b	40c440 <ferror@plt+0x9df0>
  40c43c:	mov	x22, xzr
  40c440:	mov	x0, x22
  40c444:	bl	402400 <free@plt>
  40c448:	mov	w0, w23
  40c44c:	add	sp, sp, #0x1, lsl #12
  40c450:	ldp	x20, x19, [sp, #48]
  40c454:	ldp	x22, x21, [sp, #32]
  40c458:	ldp	x28, x23, [sp, #16]
  40c45c:	ldp	x29, x30, [sp], #64
  40c460:	ret
  40c464:	sub	sp, sp, #0x60
  40c468:	stp	x29, x30, [sp, #16]
  40c46c:	stp	x26, x25, [sp, #32]
  40c470:	stp	x24, x23, [sp, #48]
  40c474:	stp	x22, x21, [sp, #64]
  40c478:	stp	x20, x19, [sp, #80]
  40c47c:	ldr	x26, [x0, #40]
  40c480:	add	x29, sp, #0x10
  40c484:	ldr	x23, [x26, #8]
  40c488:	cbz	x23, 40c510 <ferror@plt+0x9ec0>
  40c48c:	mov	x19, x2
  40c490:	mov	x21, x0
  40c494:	mov	x22, x1
  40c498:	mov	w20, wzr
  40c49c:	b	40c4b4 <ferror@plt+0x9e64>
  40c4a0:	ldr	x8, [x23]
  40c4a4:	ldr	x9, [x26, #8]
  40c4a8:	cmp	x8, x9
  40c4ac:	csel	x23, xzr, x8, eq  // eq = none
  40c4b0:	cbz	x23, 40c578 <ferror@plt+0x9f28>
  40c4b4:	mov	x0, x23
  40c4b8:	bl	40cee4 <ferror@plt+0xa894>
  40c4bc:	mov	x25, x0
  40c4c0:	mov	x0, x23
  40c4c4:	bl	40cef0 <ferror@plt+0xa8a0>
  40c4c8:	mov	x24, x0
  40c4cc:	mov	x0, x25
  40c4d0:	mov	x1, x22
  40c4d4:	mov	w2, wzr
  40c4d8:	bl	402470 <fnmatch@plt>
  40c4dc:	cbnz	w0, 40c4a0 <ferror@plt+0x9e50>
  40c4e0:	add	x3, sp, #0x8
  40c4e4:	mov	x0, x21
  40c4e8:	mov	x1, x25
  40c4ec:	mov	x2, x24
  40c4f0:	bl	410890 <ferror@plt+0xe240>
  40c4f4:	tbnz	w0, #31, 40c518 <ferror@plt+0x9ec8>
  40c4f8:	ldr	x0, [x19]
  40c4fc:	ldr	x1, [sp, #8]
  40c500:	bl	40cc10 <ferror@plt+0xa5c0>
  40c504:	add	w20, w20, #0x1
  40c508:	str	x0, [x19]
  40c50c:	b	40c4a0 <ferror@plt+0x9e50>
  40c510:	mov	w20, wzr
  40c514:	b	40c578 <ferror@plt+0x9f28>
  40c518:	ldr	w8, [x21, #4]
  40c51c:	mov	w25, w0
  40c520:	cmp	w8, #0x3
  40c524:	b.lt	40c564 <ferror@plt+0x9f14>  // b.tstop
  40c528:	neg	w0, w25
  40c52c:	bl	4022a0 <strerror@plt>
  40c530:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40c534:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  40c538:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  40c53c:	add	x2, x2, #0x5c1
  40c540:	add	x4, x4, #0x762
  40c544:	add	x5, x5, #0x780
  40c548:	mov	w1, #0x3                   	// #3
  40c54c:	mov	w3, #0x288                 	// #648
  40c550:	str	x0, [sp]
  40c554:	mov	x0, x21
  40c558:	mov	x6, x22
  40c55c:	mov	x7, x24
  40c560:	bl	40b9bc <ferror@plt+0x936c>
  40c564:	ldr	x0, [x19]
  40c568:	mov	w1, w20
  40c56c:	bl	40ce38 <ferror@plt+0xa7e8>
  40c570:	str	x0, [x19]
  40c574:	mov	w20, w25
  40c578:	mov	w0, w20
  40c57c:	ldp	x20, x19, [sp, #80]
  40c580:	ldp	x22, x21, [sp, #64]
  40c584:	ldp	x24, x23, [sp, #48]
  40c588:	ldp	x26, x25, [sp, #32]
  40c58c:	ldp	x29, x30, [sp, #16]
  40c590:	add	sp, sp, #0x60
  40c594:	ret
  40c598:	sub	sp, sp, #0x50
  40c59c:	stp	x29, x30, [sp, #16]
  40c5a0:	stp	x24, x23, [sp, #32]
  40c5a4:	stp	x22, x21, [sp, #48]
  40c5a8:	stp	x20, x19, [sp, #64]
  40c5ac:	ldr	x24, [x0, #40]
  40c5b0:	mov	x20, x2
  40c5b4:	mov	x19, x0
  40c5b8:	mov	x21, x1
  40c5bc:	ldr	x23, [x24, #40]
  40c5c0:	add	x29, sp, #0x10
  40c5c4:	cbz	x23, 40c5f4 <ferror@plt+0x9fa4>
  40c5c8:	mov	x0, x23
  40c5cc:	bl	40cf20 <ferror@plt+0xa8d0>
  40c5d0:	mov	x1, x21
  40c5d4:	mov	x22, x0
  40c5d8:	bl	402390 <strcmp@plt>
  40c5dc:	cbz	w0, 40c630 <ferror@plt+0x9fe0>
  40c5e0:	ldr	x8, [x23]
  40c5e4:	ldr	x9, [x24, #40]
  40c5e8:	cmp	x8, x9
  40c5ec:	csel	x23, xzr, x8, eq  // eq = none
  40c5f0:	cbnz	x23, 40c5c8 <ferror@plt+0x9f78>
  40c5f4:	ldr	x23, [x24, #32]
  40c5f8:	cbz	x23, 40c628 <ferror@plt+0x9fd8>
  40c5fc:	mov	x0, x23
  40c600:	bl	40cf20 <ferror@plt+0xa8d0>
  40c604:	mov	x1, x21
  40c608:	mov	x22, x0
  40c60c:	bl	402390 <strcmp@plt>
  40c610:	cbz	w0, 40c678 <ferror@plt+0xa028>
  40c614:	ldr	x8, [x23]
  40c618:	ldr	x9, [x24, #32]
  40c61c:	cmp	x8, x9
  40c620:	csel	x23, xzr, x8, eq  // eq = none
  40c624:	cbnz	x23, 40c5fc <ferror@plt+0x9fac>
  40c628:	mov	w21, wzr
  40c62c:	b	40c7b4 <ferror@plt+0xa164>
  40c630:	mov	x0, x23
  40c634:	bl	40cf14 <ferror@plt+0xa8c4>
  40c638:	mov	x23, x0
  40c63c:	add	x2, sp, #0x8
  40c640:	mov	x0, x19
  40c644:	mov	x1, x22
  40c648:	bl	41077c <ferror@plt+0xe12c>
  40c64c:	tbnz	w0, #31, 40c6c0 <ferror@plt+0xa070>
  40c650:	ldr	x0, [x20]
  40c654:	ldr	x1, [sp, #8]
  40c658:	bl	40cc10 <ferror@plt+0xa5c0>
  40c65c:	cbz	x0, 40c74c <ferror@plt+0xa0fc>
  40c660:	str	x0, [x20]
  40c664:	ldr	x0, [sp, #8]
  40c668:	mov	x1, x23
  40c66c:	bl	411a04 <ferror@plt+0xf3b4>
  40c670:	mov	w21, #0x1                   	// #1
  40c674:	b	40c7b4 <ferror@plt+0xa164>
  40c678:	mov	x0, x23
  40c67c:	bl	40cf14 <ferror@plt+0xa8c4>
  40c680:	mov	x23, x0
  40c684:	add	x2, sp, #0x8
  40c688:	mov	x0, x19
  40c68c:	mov	x1, x22
  40c690:	bl	41077c <ferror@plt+0xe12c>
  40c694:	tbnz	w0, #31, 40c700 <ferror@plt+0xa0b0>
  40c698:	ldr	x0, [x20]
  40c69c:	ldr	x1, [sp, #8]
  40c6a0:	bl	40cc10 <ferror@plt+0xa5c0>
  40c6a4:	cbz	x0, 40c77c <ferror@plt+0xa12c>
  40c6a8:	str	x0, [x20]
  40c6ac:	ldr	x0, [sp, #8]
  40c6b0:	mov	x1, x23
  40c6b4:	bl	411d08 <ferror@plt+0xf6b8>
  40c6b8:	mov	w21, #0x1                   	// #1
  40c6bc:	b	40c7b4 <ferror@plt+0xa164>
  40c6c0:	ldr	w8, [x19, #4]
  40c6c4:	mov	w21, w0
  40c6c8:	cmp	w8, #0x3
  40c6cc:	b.lt	40c7b4 <ferror@plt+0xa164>  // b.tstop
  40c6d0:	neg	w0, w21
  40c6d4:	bl	4022a0 <strerror@plt>
  40c6d8:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40c6dc:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  40c6e0:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  40c6e4:	mov	x7, x0
  40c6e8:	add	x2, x2, #0x5c1
  40c6ec:	add	x4, x4, #0x7b5
  40c6f0:	add	x5, x5, #0x70b
  40c6f4:	mov	w1, #0x3                   	// #3
  40c6f8:	mov	w3, #0x2a9                 	// #681
  40c6fc:	b	40c73c <ferror@plt+0xa0ec>
  40c700:	ldr	w8, [x19, #4]
  40c704:	mov	w21, w0
  40c708:	cmp	w8, #0x3
  40c70c:	b.lt	40c7b4 <ferror@plt+0xa164>  // b.tstop
  40c710:	neg	w0, w21
  40c714:	bl	4022a0 <strerror@plt>
  40c718:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40c71c:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  40c720:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  40c724:	mov	x7, x0
  40c728:	add	x2, x2, #0x5c1
  40c72c:	add	x4, x4, #0x7b5
  40c730:	add	x5, x5, #0x70b
  40c734:	mov	w1, #0x3                   	// #3
  40c738:	mov	w3, #0x2cd                 	// #717
  40c73c:	mov	x0, x19
  40c740:	mov	x6, x22
  40c744:	bl	40b9bc <ferror@plt+0x936c>
  40c748:	b	40c7b4 <ferror@plt+0xa164>
  40c74c:	ldr	w8, [x19, #4]
  40c750:	cmp	w8, #0x3
  40c754:	b.lt	40c7b0 <ferror@plt+0xa160>  // b.tstop
  40c758:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40c75c:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  40c760:	adrp	x5, 419000 <ferror@plt+0x169b0>
  40c764:	add	x2, x2, #0x5c1
  40c768:	add	x4, x4, #0x7b5
  40c76c:	add	x5, x5, #0x1e7
  40c770:	mov	w1, #0x3                   	// #3
  40c774:	mov	w3, #0x2af                 	// #687
  40c778:	b	40c7a8 <ferror@plt+0xa158>
  40c77c:	ldr	w8, [x19, #4]
  40c780:	cmp	w8, #0x3
  40c784:	b.lt	40c7b0 <ferror@plt+0xa160>  // b.tstop
  40c788:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40c78c:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  40c790:	adrp	x5, 419000 <ferror@plt+0x169b0>
  40c794:	add	x2, x2, #0x5c1
  40c798:	add	x4, x4, #0x7b5
  40c79c:	add	x5, x5, #0x1e7
  40c7a0:	mov	w1, #0x3                   	// #3
  40c7a4:	mov	w3, #0x2d3                 	// #723
  40c7a8:	mov	x0, x19
  40c7ac:	bl	40b9bc <ferror@plt+0x936c>
  40c7b0:	mov	w21, #0xfffffff4            	// #-12
  40c7b4:	mov	w0, w21
  40c7b8:	ldp	x20, x19, [sp, #64]
  40c7bc:	ldp	x22, x21, [sp, #48]
  40c7c0:	ldp	x24, x23, [sp, #32]
  40c7c4:	ldp	x29, x30, [sp, #16]
  40c7c8:	add	sp, sp, #0x50
  40c7cc:	ret
  40c7d0:	sub	sp, sp, #0x30
  40c7d4:	stp	x29, x30, [sp, #16]
  40c7d8:	ldr	x0, [x0, #48]
  40c7dc:	str	x19, [sp, #32]
  40c7e0:	mov	w19, w1
  40c7e4:	mov	x1, sp
  40c7e8:	add	x29, sp, #0x10
  40c7ec:	bl	40af60 <ferror@plt+0x8910>
  40c7f0:	mov	x0, sp
  40c7f4:	add	x2, x29, #0x18
  40c7f8:	mov	x1, xzr
  40c7fc:	bl	40af70 <ferror@plt+0x8920>
  40c800:	tbz	w0, #0, 40c828 <ferror@plt+0xa1d8>
  40c804:	and	w19, w19, #0x1
  40c808:	ldr	x0, [x29, #24]
  40c80c:	mov	w1, w19
  40c810:	bl	410738 <ferror@plt+0xe0e8>
  40c814:	mov	x0, sp
  40c818:	add	x2, x29, #0x18
  40c81c:	mov	x1, xzr
  40c820:	bl	40af70 <ferror@plt+0x8920>
  40c824:	tbnz	w0, #0, 40c808 <ferror@plt+0xa1b8>
  40c828:	ldr	x19, [sp, #32]
  40c82c:	ldp	x29, x30, [sp, #16]
  40c830:	add	sp, sp, #0x30
  40c834:	ret
  40c838:	sub	sp, sp, #0x30
  40c83c:	stp	x29, x30, [sp, #16]
  40c840:	ldr	x0, [x0, #48]
  40c844:	str	x19, [sp, #32]
  40c848:	mov	w19, w1
  40c84c:	mov	x1, sp
  40c850:	add	x29, sp, #0x10
  40c854:	bl	40af60 <ferror@plt+0x8910>
  40c858:	mov	x0, sp
  40c85c:	add	x2, x29, #0x18
  40c860:	mov	x1, xzr
  40c864:	bl	40af70 <ferror@plt+0x8920>
  40c868:	tbz	w0, #0, 40c890 <ferror@plt+0xa240>
  40c86c:	and	w19, w19, #0x1
  40c870:	ldr	x0, [x29, #24]
  40c874:	mov	w1, w19
  40c878:	bl	41075c <ferror@plt+0xe10c>
  40c87c:	mov	x0, sp
  40c880:	add	x2, x29, #0x18
  40c884:	mov	x1, xzr
  40c888:	bl	40af70 <ferror@plt+0x8920>
  40c88c:	tbnz	w0, #0, 40c870 <ferror@plt+0xa220>
  40c890:	ldr	x19, [sp, #32]
  40c894:	ldp	x29, x30, [sp, #16]
  40c898:	add	sp, sp, #0x30
  40c89c:	ret
  40c8a0:	stp	x29, x30, [sp, #-32]!
  40c8a4:	stp	x28, x19, [sp, #16]
  40c8a8:	mov	x29, sp
  40c8ac:	sub	sp, sp, #0x1, lsl #12
  40c8b0:	cbz	x0, 40c900 <ferror@plt+0xa2b0>
  40c8b4:	ldr	x8, [x0, #56]
  40c8b8:	mov	x19, x0
  40c8bc:	cbz	x8, 40c908 <ferror@plt+0xa2b8>
  40c8c0:	ldr	w8, [x19, #4]
  40c8c4:	cmp	w8, #0x6
  40c8c8:	b.lt	40c940 <ferror@plt+0xa2f0>  // b.tstop
  40c8cc:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40c8d0:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  40c8d4:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  40c8d8:	adrp	x6, 418000 <ferror@plt+0x159b0>
  40c8dc:	add	x2, x2, #0x5c1
  40c8e0:	add	x4, x4, #0x7d5
  40c8e4:	add	x5, x5, #0x7e9
  40c8e8:	add	x6, x6, #0xd87
  40c8ec:	mov	w1, #0x6                   	// #6
  40c8f0:	mov	w3, #0x34e                 	// #846
  40c8f4:	mov	x0, x19
  40c8f8:	bl	40b9bc <ferror@plt+0x936c>
  40c8fc:	b	40c940 <ferror@plt+0xa2f0>
  40c900:	mov	w0, #0xfffffffe            	// #-2
  40c904:	b	40cb20 <ferror@plt+0xa4d0>
  40c908:	ldr	x3, [x19, #32]
  40c90c:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40c910:	adrp	x4, 418000 <ferror@plt+0x159b0>
  40c914:	add	x2, x2, #0x735
  40c918:	add	x4, x4, #0xd87
  40c91c:	mov	x0, sp
  40c920:	mov	w1, #0x1000                	// #4096
  40c924:	bl	402170 <snprintf@plt>
  40c928:	add	x2, x19, #0x58
  40c92c:	mov	x1, sp
  40c930:	mov	x0, x19
  40c934:	bl	40f0dc <ferror@plt+0xca8c>
  40c938:	str	x0, [x19, #56]
  40c93c:	cbz	x0, 40cae0 <ferror@plt+0xa490>
  40c940:	ldr	x8, [x19, #64]
  40c944:	cbz	x8, 40c988 <ferror@plt+0xa338>
  40c948:	ldr	w8, [x19, #4]
  40c94c:	cmp	w8, #0x6
  40c950:	b.lt	40c9c0 <ferror@plt+0xa370>  // b.tstop
  40c954:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40c958:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  40c95c:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  40c960:	adrp	x6, 419000 <ferror@plt+0x169b0>
  40c964:	add	x2, x2, #0x5c1
  40c968:	add	x4, x4, #0x7d5
  40c96c:	add	x5, x5, #0x7e9
  40c970:	add	x6, x6, #0x7f1
  40c974:	mov	w1, #0x6                   	// #6
  40c978:	mov	w3, #0x34e                 	// #846
  40c97c:	mov	x0, x19
  40c980:	bl	40b9bc <ferror@plt+0x936c>
  40c984:	b	40c9c0 <ferror@plt+0xa370>
  40c988:	ldr	x3, [x19, #32]
  40c98c:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40c990:	adrp	x4, 419000 <ferror@plt+0x169b0>
  40c994:	add	x2, x2, #0x735
  40c998:	add	x4, x4, #0x7f1
  40c99c:	mov	x0, sp
  40c9a0:	mov	w1, #0x1000                	// #4096
  40c9a4:	bl	402170 <snprintf@plt>
  40c9a8:	add	x2, x19, #0x60
  40c9ac:	mov	x1, sp
  40c9b0:	mov	x0, x19
  40c9b4:	bl	40f0dc <ferror@plt+0xca8c>
  40c9b8:	str	x0, [x19, #64]
  40c9bc:	cbz	x0, 40cacc <ferror@plt+0xa47c>
  40c9c0:	ldr	x8, [x19, #72]
  40c9c4:	cbz	x8, 40ca08 <ferror@plt+0xa3b8>
  40c9c8:	ldr	w8, [x19, #4]
  40c9cc:	cmp	w8, #0x6
  40c9d0:	b.lt	40ca40 <ferror@plt+0xa3f0>  // b.tstop
  40c9d4:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40c9d8:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  40c9dc:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  40c9e0:	adrp	x6, 419000 <ferror@plt+0x169b0>
  40c9e4:	add	x2, x2, #0x5c1
  40c9e8:	add	x4, x4, #0x7d5
  40c9ec:	add	x5, x5, #0x7e9
  40c9f0:	add	x6, x6, #0x821
  40c9f4:	mov	w1, #0x6                   	// #6
  40c9f8:	mov	w3, #0x34e                 	// #846
  40c9fc:	mov	x0, x19
  40ca00:	bl	40b9bc <ferror@plt+0x936c>
  40ca04:	b	40ca40 <ferror@plt+0xa3f0>
  40ca08:	ldr	x3, [x19, #32]
  40ca0c:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40ca10:	adrp	x4, 419000 <ferror@plt+0x169b0>
  40ca14:	add	x2, x2, #0x735
  40ca18:	add	x4, x4, #0x821
  40ca1c:	mov	x0, sp
  40ca20:	mov	w1, #0x1000                	// #4096
  40ca24:	bl	402170 <snprintf@plt>
  40ca28:	add	x2, x19, #0x68
  40ca2c:	mov	x1, sp
  40ca30:	mov	x0, x19
  40ca34:	bl	40f0dc <ferror@plt+0xca8c>
  40ca38:	str	x0, [x19, #72]
  40ca3c:	cbz	x0, 40cacc <ferror@plt+0xa47c>
  40ca40:	ldr	x8, [x19, #80]
  40ca44:	cbz	x8, 40ca8c <ferror@plt+0xa43c>
  40ca48:	ldr	w8, [x19, #4]
  40ca4c:	cmp	w8, #0x6
  40ca50:	b.lt	40cac4 <ferror@plt+0xa474>  // b.tstop
  40ca54:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40ca58:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  40ca5c:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  40ca60:	adrp	x6, 419000 <ferror@plt+0x169b0>
  40ca64:	add	x2, x2, #0x5c1
  40ca68:	add	x4, x4, #0x7d5
  40ca6c:	add	x5, x5, #0x7e9
  40ca70:	add	x6, x6, #0xb72
  40ca74:	mov	w1, #0x6                   	// #6
  40ca78:	mov	w3, #0x34e                 	// #846
  40ca7c:	mov	x0, x19
  40ca80:	bl	40b9bc <ferror@plt+0x936c>
  40ca84:	mov	w0, wzr
  40ca88:	b	40cb20 <ferror@plt+0xa4d0>
  40ca8c:	ldr	x3, [x19, #32]
  40ca90:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40ca94:	adrp	x4, 419000 <ferror@plt+0x169b0>
  40ca98:	add	x2, x2, #0x735
  40ca9c:	add	x4, x4, #0xb72
  40caa0:	mov	x0, sp
  40caa4:	mov	w1, #0x1000                	// #4096
  40caa8:	bl	402170 <snprintf@plt>
  40caac:	add	x2, x19, #0x70
  40cab0:	mov	x1, sp
  40cab4:	mov	x0, x19
  40cab8:	bl	40f0dc <ferror@plt+0xca8c>
  40cabc:	str	x0, [x19, #80]
  40cac0:	cbz	x0, 40cacc <ferror@plt+0xa47c>
  40cac4:	mov	w0, wzr
  40cac8:	b	40cb20 <ferror@plt+0xa4d0>
  40cacc:	ldr	x0, [x19, #56]
  40cad0:	cbz	x0, 40cae0 <ferror@plt+0xa490>
  40cad4:	bl	40f304 <ferror@plt+0xccb4>
  40cad8:	str	xzr, [x19, #56]
  40cadc:	str	xzr, [x19, #88]
  40cae0:	ldr	x0, [x19, #64]
  40cae4:	cbz	x0, 40caf4 <ferror@plt+0xa4a4>
  40cae8:	bl	40f304 <ferror@plt+0xccb4>
  40caec:	str	xzr, [x19, #64]
  40caf0:	str	xzr, [x19, #96]
  40caf4:	ldr	x0, [x19, #72]
  40caf8:	cbz	x0, 40cb08 <ferror@plt+0xa4b8>
  40cafc:	bl	40f304 <ferror@plt+0xccb4>
  40cb00:	str	xzr, [x19, #72]
  40cb04:	str	xzr, [x19, #104]
  40cb08:	ldr	x0, [x19, #80]
  40cb0c:	cbz	x0, 40cb1c <ferror@plt+0xa4cc>
  40cb10:	bl	40f304 <ferror@plt+0xccb4>
  40cb14:	str	xzr, [x19, #80]
  40cb18:	str	xzr, [x19, #112]
  40cb1c:	mov	w0, #0xfffffff4            	// #-12
  40cb20:	add	sp, sp, #0x1, lsl #12
  40cb24:	ldp	x28, x19, [sp, #16]
  40cb28:	ldp	x29, x30, [sp], #32
  40cb2c:	ret
  40cb30:	stp	x29, x30, [sp, #-64]!
  40cb34:	str	x28, [sp, #16]
  40cb38:	stp	x22, x21, [sp, #32]
  40cb3c:	stp	x20, x19, [sp, #48]
  40cb40:	mov	x29, sp
  40cb44:	sub	sp, sp, #0x1, lsl #12
  40cb48:	cbz	x0, 40cbec <ferror@plt+0xa59c>
  40cb4c:	cmp	w1, #0x3
  40cb50:	b.ls	40cb5c <ferror@plt+0xa50c>  // b.plast
  40cb54:	mov	w0, #0xfffffffe            	// #-2
  40cb58:	b	40cbf0 <ferror@plt+0xa5a0>
  40cb5c:	add	x8, x0, w1, uxtw #3
  40cb60:	ldr	x8, [x8, #56]
  40cb64:	mov	w19, w2
  40cb68:	mov	w21, w1
  40cb6c:	cbz	x8, 40cb94 <ferror@plt+0xa544>
  40cb70:	adrp	x9, 42b000 <ferror@plt+0x289b0>
  40cb74:	add	x9, x9, #0xcb8
  40cb78:	add	x9, x9, x21, lsl #4
  40cb7c:	ldr	x2, [x9, #8]
  40cb80:	mov	x0, x8
  40cb84:	mov	w1, w19
  40cb88:	bl	40f330 <ferror@plt+0xcce0>
  40cb8c:	mov	w0, wzr
  40cb90:	b	40cbf0 <ferror@plt+0xa5a0>
  40cb94:	adrp	x22, 42b000 <ferror@plt+0x289b0>
  40cb98:	lsl	x8, x21, #4
  40cb9c:	add	x22, x22, #0xcb8
  40cba0:	ldr	x3, [x0, #32]
  40cba4:	ldr	x4, [x22, x8]
  40cba8:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40cbac:	add	x2, x2, #0x735
  40cbb0:	mov	x0, sp
  40cbb4:	mov	w1, #0x1000                	// #4096
  40cbb8:	bl	402170 <snprintf@plt>
  40cbbc:	mov	x0, sp
  40cbc0:	bl	40e90c <ferror@plt+0xc2bc>
  40cbc4:	cbz	x0, 40cbec <ferror@plt+0xa59c>
  40cbc8:	add	x8, x22, x21, lsl #4
  40cbcc:	ldr	x2, [x8, #8]
  40cbd0:	mov	w1, w19
  40cbd4:	mov	x20, x0
  40cbd8:	bl	40ea14 <ferror@plt+0xc3c4>
  40cbdc:	mov	x0, x20
  40cbe0:	bl	40e9ec <ferror@plt+0xc39c>
  40cbe4:	mov	w0, wzr
  40cbe8:	b	40cbf0 <ferror@plt+0xa5a0>
  40cbec:	mov	w0, #0xffffffda            	// #-38
  40cbf0:	add	sp, sp, #0x1, lsl #12
  40cbf4:	ldp	x20, x19, [sp, #48]
  40cbf8:	ldp	x22, x21, [sp, #32]
  40cbfc:	ldr	x28, [sp, #16]
  40cc00:	ldp	x29, x30, [sp], #64
  40cc04:	ret
  40cc08:	ldr	x0, [x0, #40]
  40cc0c:	ret
  40cc10:	stp	x29, x30, [sp, #-32]!
  40cc14:	stp	x20, x19, [sp, #16]
  40cc18:	mov	x19, x0
  40cc1c:	mov	w0, #0x18                  	// #24
  40cc20:	mov	x29, sp
  40cc24:	mov	x20, x1
  40cc28:	bl	4021c0 <malloc@plt>
  40cc2c:	cbz	x0, 40cc68 <ferror@plt+0xa618>
  40cc30:	str	x20, [x0, #16]
  40cc34:	cbz	x19, 40cc50 <ferror@plt+0xa600>
  40cc38:	mov	x8, x19
  40cc3c:	ldr	x9, [x8, #8]!
  40cc40:	str	x9, [x0, #8]
  40cc44:	str	x0, [x9]
  40cc48:	mov	x9, x19
  40cc4c:	b	40cc58 <ferror@plt+0xa608>
  40cc50:	add	x8, x0, #0x8
  40cc54:	mov	x9, x0
  40cc58:	cmp	x19, #0x0
  40cc5c:	str	x0, [x8]
  40cc60:	str	x9, [x0]
  40cc64:	csel	x0, x0, x19, eq  // eq = none
  40cc68:	ldp	x20, x19, [sp, #16]
  40cc6c:	ldp	x29, x30, [sp], #32
  40cc70:	ret
  40cc74:	stp	x29, x30, [sp, #-32]!
  40cc78:	stp	x20, x19, [sp, #16]
  40cc7c:	mov	x20, x0
  40cc80:	mov	w0, #0x18                  	// #24
  40cc84:	mov	x29, sp
  40cc88:	mov	x19, x1
  40cc8c:	bl	4021c0 <malloc@plt>
  40cc90:	cbz	x20, 40ccb0 <ferror@plt+0xa660>
  40cc94:	cbz	x0, 40ccbc <ferror@plt+0xa66c>
  40cc98:	str	x20, [x0]
  40cc9c:	ldr	x8, [x20, #8]
  40cca0:	stp	x8, x19, [x0, #8]
  40cca4:	str	x0, [x8]
  40cca8:	str	x0, [x20, #8]
  40ccac:	b	40ccbc <ferror@plt+0xa66c>
  40ccb0:	cbz	x0, 40ccbc <ferror@plt+0xa66c>
  40ccb4:	stp	x0, x19, [x0, #8]
  40ccb8:	str	x0, [x0]
  40ccbc:	ldp	x20, x19, [sp, #16]
  40ccc0:	ldp	x29, x30, [sp], #32
  40ccc4:	ret
  40ccc8:	cbz	x0, 40ccec <ferror@plt+0xa69c>
  40cccc:	cbz	x1, 40cce8 <ferror@plt+0xa698>
  40ccd0:	ldr	x8, [x0, #8]
  40ccd4:	str	x1, [x8]
  40ccd8:	ldr	x9, [x1, #8]
  40ccdc:	str	x0, [x9]
  40cce0:	str	x9, [x0, #8]
  40cce4:	str	x8, [x1, #8]
  40cce8:	ret
  40ccec:	mov	x0, x1
  40ccf0:	ret
  40ccf4:	stp	x29, x30, [sp, #-32]!
  40ccf8:	stp	x20, x19, [sp, #16]
  40ccfc:	mov	x19, x0
  40cd00:	mov	w0, #0x18                  	// #24
  40cd04:	mov	x29, sp
  40cd08:	mov	x20, x1
  40cd0c:	bl	4021c0 <malloc@plt>
  40cd10:	cbz	x0, 40cd40 <ferror@plt+0xa6f0>
  40cd14:	str	x20, [x0, #16]
  40cd18:	cbz	x19, 40cd30 <ferror@plt+0xa6e0>
  40cd1c:	mov	x8, x19
  40cd20:	ldr	x9, [x8, #8]!
  40cd24:	str	x9, [x0, #8]
  40cd28:	str	x0, [x9]
  40cd2c:	b	40cd38 <ferror@plt+0xa6e8>
  40cd30:	add	x8, x0, #0x8
  40cd34:	mov	x19, x0
  40cd38:	str	x0, [x8]
  40cd3c:	str	x19, [x0]
  40cd40:	ldp	x20, x19, [sp, #16]
  40cd44:	ldp	x29, x30, [sp], #32
  40cd48:	ret
  40cd4c:	cbz	x0, 40cd98 <ferror@plt+0xa748>
  40cd50:	stp	x29, x30, [sp, #-32]!
  40cd54:	ldr	x8, [x0, #8]
  40cd58:	str	x19, [sp, #16]
  40cd5c:	mov	x29, sp
  40cd60:	cmp	x8, x0
  40cd64:	b.eq	40cd84 <ferror@plt+0xa734>  // b.none
  40cd68:	ldr	x9, [x0]
  40cd6c:	cmp	x9, x0
  40cd70:	b.eq	40cd84 <ferror@plt+0xa734>  // b.none
  40cd74:	str	x9, [x8]
  40cd78:	ldr	x19, [x0]
  40cd7c:	str	x8, [x19, #8]
  40cd80:	b	40cd88 <ferror@plt+0xa738>
  40cd84:	mov	x19, xzr
  40cd88:	bl	402400 <free@plt>
  40cd8c:	mov	x0, x19
  40cd90:	ldr	x19, [sp, #16]
  40cd94:	ldp	x29, x30, [sp], #32
  40cd98:	ret
  40cd9c:	stp	x29, x30, [sp, #-32]!
  40cda0:	mov	x8, x0
  40cda4:	str	x19, [sp, #16]
  40cda8:	mov	x29, sp
  40cdac:	cbz	x0, 40cdd0 <ferror@plt+0xa780>
  40cdb0:	mov	x0, x8
  40cdb4:	ldr	x9, [x0, #16]
  40cdb8:	cmp	x9, x1
  40cdbc:	b.eq	40cdd8 <ferror@plt+0xa788>  // b.none
  40cdc0:	ldr	x9, [x0]
  40cdc4:	cmp	x9, x8
  40cdc8:	csel	x0, xzr, x9, eq  // eq = none
  40cdcc:	cbnz	x0, 40cdb4 <ferror@plt+0xa764>
  40cdd0:	mov	x0, x8
  40cdd4:	b	40ce0c <ferror@plt+0xa7bc>
  40cdd8:	ldr	x8, [x0, #8]
  40cddc:	cmp	x8, x0
  40cde0:	b.eq	40ce00 <ferror@plt+0xa7b0>  // b.none
  40cde4:	ldr	x9, [x0]
  40cde8:	cmp	x9, x0
  40cdec:	b.eq	40ce00 <ferror@plt+0xa7b0>  // b.none
  40cdf0:	str	x9, [x8]
  40cdf4:	ldr	x19, [x0]
  40cdf8:	str	x8, [x19, #8]
  40cdfc:	b	40ce04 <ferror@plt+0xa7b4>
  40ce00:	mov	x19, xzr
  40ce04:	bl	402400 <free@plt>
  40ce08:	mov	x0, x19
  40ce0c:	ldr	x19, [sp, #16]
  40ce10:	ldp	x29, x30, [sp], #32
  40ce14:	ret
  40ce18:	cbz	x0, 40ce30 <ferror@plt+0xa7e0>
  40ce1c:	cbz	x1, 40ce30 <ferror@plt+0xa7e0>
  40ce20:	ldr	x8, [x1]
  40ce24:	cmp	x8, x0
  40ce28:	csel	x0, xzr, x8, eq  // eq = none
  40ce2c:	ret
  40ce30:	mov	x0, xzr
  40ce34:	ret
  40ce38:	stp	x29, x30, [sp, #-32]!
  40ce3c:	stp	x20, x19, [sp, #16]
  40ce40:	mov	x20, x0
  40ce44:	mov	x29, sp
  40ce48:	cbz	w1, 40cea0 <ferror@plt+0xa850>
  40ce4c:	mov	w19, w1
  40ce50:	b	40ce60 <ferror@plt+0xa810>
  40ce54:	mov	x20, xzr
  40ce58:	subs	w19, w19, #0x1
  40ce5c:	b.eq	40cea0 <ferror@plt+0xa850>  // b.none
  40ce60:	cbz	x20, 40ce58 <ferror@plt+0xa808>
  40ce64:	ldr	x0, [x20, #8]
  40ce68:	cbz	x0, 40ce54 <ferror@plt+0xa804>
  40ce6c:	ldr	x8, [x0, #8]
  40ce70:	cmp	x8, x0
  40ce74:	b.eq	40ce94 <ferror@plt+0xa844>  // b.none
  40ce78:	ldr	x9, [x0]
  40ce7c:	cmp	x9, x0
  40ce80:	b.eq	40ce94 <ferror@plt+0xa844>  // b.none
  40ce84:	str	x9, [x8]
  40ce88:	ldr	x20, [x0]
  40ce8c:	str	x8, [x20, #8]
  40ce90:	b	40ce98 <ferror@plt+0xa848>
  40ce94:	mov	x20, xzr
  40ce98:	bl	402400 <free@plt>
  40ce9c:	b	40ce58 <ferror@plt+0xa808>
  40cea0:	mov	x0, x20
  40cea4:	ldp	x20, x19, [sp, #16]
  40cea8:	ldp	x29, x30, [sp], #32
  40ceac:	ret
  40ceb0:	cbz	x0, 40ceb8 <ferror@plt+0xa868>
  40ceb4:	ldr	x0, [x0, #8]
  40ceb8:	ret
  40cebc:	mov	x8, x0
  40cec0:	cmp	x0, x1
  40cec4:	mov	x0, xzr
  40cec8:	b.eq	40ced8 <ferror@plt+0xa888>  // b.none
  40cecc:	cbz	x8, 40ced8 <ferror@plt+0xa888>
  40ced0:	cbz	x1, 40ced8 <ferror@plt+0xa888>
  40ced4:	ldr	x0, [x1, #8]
  40ced8:	ret
  40cedc:	ldr	x0, [x0, #16]
  40cee0:	ret
  40cee4:	ldr	x8, [x0, #16]
  40cee8:	ldr	x0, [x8]
  40ceec:	ret
  40cef0:	ldr	x8, [x0, #16]
  40cef4:	add	x0, x8, #0x8
  40cef8:	ret
  40cefc:	ldr	x8, [x0, #16]
  40cf00:	ldr	x0, [x8]
  40cf04:	ret
  40cf08:	ldr	x8, [x0, #16]
  40cf0c:	add	x0, x8, #0x8
  40cf10:	ret
  40cf14:	ldr	x8, [x0, #16]
  40cf18:	ldr	x0, [x8]
  40cf1c:	ret
  40cf20:	ldr	x8, [x0, #16]
  40cf24:	add	x0, x8, #0x8
  40cf28:	ret
  40cf2c:	ldr	x8, [x0, #16]
  40cf30:	ldr	x0, [x8]
  40cf34:	ret
  40cf38:	ldr	x8, [x0, #16]
  40cf3c:	ldr	w9, [x8, #24]
  40cf40:	str	w9, [x1]
  40cf44:	ldr	x0, [x8, #8]
  40cf48:	ret
  40cf4c:	ldr	x8, [x0, #16]
  40cf50:	ldr	w9, [x8, #28]
  40cf54:	str	w9, [x1]
  40cf58:	ldr	x0, [x8, #16]
  40cf5c:	ret
  40cf60:	stp	x29, x30, [sp, #-32]!
  40cf64:	stp	x20, x19, [sp, #16]
  40cf68:	ldr	x20, [x0, #8]
  40cf6c:	mov	x19, x0
  40cf70:	mov	x29, sp
  40cf74:	cbz	x20, 40cf94 <ferror@plt+0xa944>
  40cf78:	ldr	x0, [x20, #16]
  40cf7c:	bl	402400 <free@plt>
  40cf80:	mov	x0, x20
  40cf84:	bl	40cd4c <ferror@plt+0xa6fc>
  40cf88:	mov	x20, x0
  40cf8c:	str	x0, [x19, #8]
  40cf90:	cbnz	x0, 40cf78 <ferror@plt+0xa928>
  40cf94:	ldr	x20, [x19, #16]
  40cf98:	cbz	x20, 40cfb8 <ferror@plt+0xa968>
  40cf9c:	ldr	x0, [x20, #16]
  40cfa0:	bl	402400 <free@plt>
  40cfa4:	mov	x0, x20
  40cfa8:	bl	40cd4c <ferror@plt+0xa6fc>
  40cfac:	mov	x20, x0
  40cfb0:	str	x0, [x19, #16]
  40cfb4:	cbnz	x0, 40cf9c <ferror@plt+0xa94c>
  40cfb8:	ldr	x20, [x19, #24]
  40cfbc:	cbz	x20, 40cfdc <ferror@plt+0xa98c>
  40cfc0:	ldr	x0, [x20, #16]
  40cfc4:	bl	402400 <free@plt>
  40cfc8:	mov	x0, x20
  40cfcc:	bl	40cd4c <ferror@plt+0xa6fc>
  40cfd0:	mov	x20, x0
  40cfd4:	str	x0, [x19, #24]
  40cfd8:	cbnz	x0, 40cfc0 <ferror@plt+0xa970>
  40cfdc:	ldr	x20, [x19, #40]
  40cfe0:	cbz	x20, 40d000 <ferror@plt+0xa9b0>
  40cfe4:	ldr	x0, [x20, #16]
  40cfe8:	bl	402400 <free@plt>
  40cfec:	mov	x0, x20
  40cff0:	bl	40cd4c <ferror@plt+0xa6fc>
  40cff4:	mov	x20, x0
  40cff8:	str	x0, [x19, #40]
  40cffc:	cbnz	x0, 40cfe4 <ferror@plt+0xa994>
  40d000:	ldr	x20, [x19, #32]
  40d004:	cbz	x20, 40d024 <ferror@plt+0xa9d4>
  40d008:	ldr	x0, [x20, #16]
  40d00c:	bl	402400 <free@plt>
  40d010:	mov	x0, x20
  40d014:	bl	40cd4c <ferror@plt+0xa6fc>
  40d018:	mov	x20, x0
  40d01c:	str	x0, [x19, #32]
  40d020:	cbnz	x0, 40d008 <ferror@plt+0xa9b8>
  40d024:	ldr	x20, [x19, #48]
  40d028:	cbz	x20, 40d048 <ferror@plt+0xa9f8>
  40d02c:	ldr	x0, [x20, #16]
  40d030:	bl	402400 <free@plt>
  40d034:	mov	x0, x20
  40d038:	bl	40cd4c <ferror@plt+0xa6fc>
  40d03c:	mov	x20, x0
  40d040:	str	x0, [x19, #48]
  40d044:	cbnz	x0, 40d02c <ferror@plt+0xa9dc>
  40d048:	ldr	x0, [x19, #56]
  40d04c:	cbz	x0, 40d068 <ferror@plt+0xaa18>
  40d050:	ldr	x0, [x0, #16]
  40d054:	bl	402400 <free@plt>
  40d058:	ldr	x0, [x19, #56]
  40d05c:	bl	40cd4c <ferror@plt+0xa6fc>
  40d060:	str	x0, [x19, #56]
  40d064:	cbnz	x0, 40d050 <ferror@plt+0xaa00>
  40d068:	mov	x0, x19
  40d06c:	ldp	x20, x19, [sp, #16]
  40d070:	ldp	x29, x30, [sp], #32
  40d074:	b	402400 <free@plt>
  40d078:	stp	x29, x30, [sp, #-96]!
  40d07c:	stp	x28, x27, [sp, #16]
  40d080:	stp	x26, x25, [sp, #32]
  40d084:	stp	x24, x23, [sp, #48]
  40d088:	stp	x22, x21, [sp, #64]
  40d08c:	stp	x20, x19, [sp, #80]
  40d090:	mov	x29, sp
  40d094:	sub	sp, sp, #0x1, lsl #12
  40d098:	sub	sp, sp, #0xe0
  40d09c:	mov	x22, x2
  40d0a0:	stp	x1, xzr, [sp, #64]
  40d0a4:	str	x0, [sp, #56]
  40d0a8:	bl	40ba28 <ferror@plt+0x93d8>
  40d0ac:	adrp	x2, 419000 <ferror@plt+0x169b0>
  40d0b0:	mov	x1, x0
  40d0b4:	add	x2, x2, #0x811
  40d0b8:	add	x0, sp, #0x48
  40d0bc:	bl	40dec0 <ferror@plt+0xb870>
  40d0c0:	ldr	x25, [x22]
  40d0c4:	cbz	x25, 40d2d8 <ferror@plt+0xac88>
  40d0c8:	adrp	x26, 419000 <ferror@plt+0x169b0>
  40d0cc:	adrp	x24, 419000 <ferror@plt+0x169b0>
  40d0d0:	mov	x20, xzr
  40d0d4:	mov	x21, xzr
  40d0d8:	add	x26, x26, #0x91
  40d0dc:	add	x24, x24, #0x7f8
  40d0e0:	b	40d0f8 <ferror@plt+0xaaa8>
  40d0e4:	mov	x19, x20
  40d0e8:	add	x21, x21, #0x1
  40d0ec:	ldr	x25, [x22, x21, lsl #3]
  40d0f0:	mov	x20, x19
  40d0f4:	cbz	x25, 40d2dc <ferror@plt+0xac8c>
  40d0f8:	add	x2, sp, #0x50
  40d0fc:	mov	w0, wzr
  40d100:	mov	x1, x25
  40d104:	bl	4025d0 <__xstat@plt>
  40d108:	cbz	w0, 40d124 <ferror@plt+0xaad4>
  40d10c:	bl	4025a0 <__errno_location@plt>
  40d110:	ldr	w8, [x0]
  40d114:	cmp	w8, #0x0
  40d118:	b.gt	40d0e4 <ferror@plt+0xaa94>
  40d11c:	mov	x19, xzr
  40d120:	b	40d254 <ferror@plt+0xac04>
  40d124:	add	x0, sp, #0x50
  40d128:	bl	40b98c <ferror@plt+0x933c>
  40d12c:	ldr	w8, [sp, #96]
  40d130:	mov	x19, x0
  40d134:	and	w8, w8, #0xf000
  40d138:	cmp	w8, #0x4, lsl #12
  40d13c:	b.ne	40d238 <ferror@plt+0xabe8>  // b.any
  40d140:	mov	x0, x25
  40d144:	bl	4020f0 <opendir@plt>
  40d148:	cbz	x0, 40d298 <ferror@plt+0xac48>
  40d14c:	mov	x27, x0
  40d150:	bl	402250 <readdir@plt>
  40d154:	cbz	x0, 40d24c <ferror@plt+0xabfc>
  40d158:	mov	x23, x0
  40d15c:	b	40d180 <ferror@plt+0xab30>
  40d160:	add	x0, sp, #0x48
  40d164:	mov	x1, x25
  40d168:	mov	x2, x28
  40d16c:	bl	40dec0 <ferror@plt+0xb870>
  40d170:	mov	x0, x27
  40d174:	bl	402250 <readdir@plt>
  40d178:	mov	x23, x0
  40d17c:	cbz	x0, 40d24c <ferror@plt+0xabfc>
  40d180:	add	x28, x23, #0x13
  40d184:	mov	x0, x28
  40d188:	bl	402030 <strlen@plt>
  40d18c:	cmp	x0, #0x6
  40d190:	b.cc	40d170 <ferror@plt+0xab20>  // b.lo, b.ul, b.last
  40d194:	ldrb	w8, [x23, #19]
  40d198:	cmp	w8, #0x2e
  40d19c:	b.eq	40d170 <ferror@plt+0xab20>  // b.none
  40d1a0:	add	x23, x0, x23
  40d1a4:	add	x0, x23, #0xe
  40d1a8:	mov	x1, x26
  40d1ac:	bl	402390 <strcmp@plt>
  40d1b0:	cbz	w0, 40d1c4 <ferror@plt+0xab74>
  40d1b4:	add	x0, x23, #0xd
  40d1b8:	mov	x1, x24
  40d1bc:	bl	402390 <strcmp@plt>
  40d1c0:	cbnz	w0, 40d170 <ferror@plt+0xab20>
  40d1c4:	mov	x0, x27
  40d1c8:	bl	4024b0 <dirfd@plt>
  40d1cc:	mov	w1, w0
  40d1d0:	add	x3, sp, #0xd8
  40d1d4:	mov	w0, wzr
  40d1d8:	mov	x2, x28
  40d1dc:	mov	w4, wzr
  40d1e0:	bl	402640 <__fxstatat@plt>
  40d1e4:	ldr	w8, [sp, #232]
  40d1e8:	and	w8, w8, #0xf000
  40d1ec:	cmp	w8, #0x4, lsl #12
  40d1f0:	b.ne	40d160 <ferror@plt+0xab10>  // b.any
  40d1f4:	ldr	x0, [sp, #56]
  40d1f8:	bl	40bcec <ferror@plt+0x969c>
  40d1fc:	cmp	w0, #0x3
  40d200:	b.lt	40d170 <ferror@plt+0xab20>  // b.tstop
  40d204:	ldr	x0, [sp, #56]
  40d208:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40d20c:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  40d210:	adrp	x5, 419000 <ferror@plt+0x169b0>
  40d214:	mov	w1, #0x3                   	// #3
  40d218:	mov	w3, #0x2cc                 	// #716
  40d21c:	add	x2, x2, #0x8bb
  40d220:	add	x4, x4, #0x929
  40d224:	add	x5, x5, #0xb8
  40d228:	mov	x6, x25
  40d22c:	mov	x7, x28
  40d230:	bl	40b9bc <ferror@plt+0x936c>
  40d234:	b	40d170 <ferror@plt+0xab20>
  40d238:	add	x0, sp, #0x48
  40d23c:	mov	x1, x25
  40d240:	mov	x2, xzr
  40d244:	bl	40dec0 <ferror@plt+0xb870>
  40d248:	b	40d254 <ferror@plt+0xac04>
  40d24c:	mov	x0, x27
  40d250:	bl	402290 <closedir@plt>
  40d254:	mov	x0, x25
  40d258:	bl	402030 <strlen@plt>
  40d25c:	mov	x27, x0
  40d260:	add	x0, x0, #0x9
  40d264:	bl	4021c0 <malloc@plt>
  40d268:	cbz	x0, 40ddf0 <ferror@plt+0xb7a0>
  40d26c:	mov	x23, x0
  40d270:	add	x2, x27, #0x1
  40d274:	str	x19, [x0], #8
  40d278:	mov	x1, x25
  40d27c:	bl	401ff0 <memcpy@plt>
  40d280:	mov	x0, x20
  40d284:	mov	x1, x23
  40d288:	bl	40cc10 <ferror@plt+0xa5c0>
  40d28c:	mov	x19, x0
  40d290:	cbnz	x0, 40d0e8 <ferror@plt+0xaa98>
  40d294:	b	40ddf0 <ferror@plt+0xb7a0>
  40d298:	ldr	x0, [sp, #56]
  40d29c:	bl	40bcec <ferror@plt+0x969c>
  40d2a0:	cmp	w0, #0x3
  40d2a4:	b.lt	40d0e4 <ferror@plt+0xaa94>  // b.tstop
  40d2a8:	ldr	x0, [sp, #56]
  40d2ac:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40d2b0:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  40d2b4:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  40d2b8:	mov	w1, #0x3                   	// #3
  40d2bc:	mov	w3, #0x32b                 	// #811
  40d2c0:	add	x2, x2, #0x8bb
  40d2c4:	add	x4, x4, #0x908
  40d2c8:	add	x5, x5, #0x918
  40d2cc:	mov	x6, x25
  40d2d0:	bl	40b9bc <ferror@plt+0x936c>
  40d2d4:	b	40d0e4 <ferror@plt+0xaa94>
  40d2d8:	mov	x19, xzr
  40d2dc:	mov	w0, #0x1                   	// #1
  40d2e0:	mov	w1, #0x40                  	// #64
  40d2e4:	bl	402230 <calloc@plt>
  40d2e8:	ldr	x8, [sp, #64]
  40d2ec:	str	x0, [x8]
  40d2f0:	cbz	x0, 40ddec <ferror@plt+0xb79c>
  40d2f4:	mov	x25, x0
  40d2f8:	ldr	x0, [sp, #72]
  40d2fc:	ldr	x8, [sp, #56]
  40d300:	str	x19, [x25, #56]
  40d304:	str	x8, [x25]
  40d308:	cbz	x0, 40dcb4 <ferror@plt+0xb664>
  40d30c:	adrp	x20, 419000 <ferror@plt+0x169b0>
  40d310:	adrp	x28, 417000 <ferror@plt+0x149b0>
  40d314:	add	x20, x20, #0x104
  40d318:	add	x28, x28, #0x6c4
  40d31c:	str	x25, [sp, #32]
  40d320:	b	40d344 <ferror@plt+0xacf4>
  40d324:	mov	x0, x24
  40d328:	bl	402180 <fclose@plt>
  40d32c:	mov	x0, x21
  40d330:	bl	402400 <free@plt>
  40d334:	ldr	x0, [sp, #72]
  40d338:	bl	40cd4c <ferror@plt+0xa6fc>
  40d33c:	str	x0, [sp, #72]
  40d340:	cbz	x0, 40dcb4 <ferror@plt+0xb664>
  40d344:	ldr	x21, [x0, #16]
  40d348:	ldrb	w8, [x21, #8]
  40d34c:	ldr	x22, [x21]
  40d350:	cbnz	w8, 40d3c4 <ferror@plt+0xad74>
  40d354:	add	x19, x21, #0x9
  40d358:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40d35c:	add	x0, sp, #0xd8
  40d360:	mov	w1, #0x1000                	// #4096
  40d364:	add	x2, x2, #0x810
  40d368:	mov	x3, x22
  40d36c:	mov	x4, x19
  40d370:	bl	402170 <snprintf@plt>
  40d374:	cmp	w0, #0x1, lsl #12
  40d378:	add	x22, sp, #0xd8
  40d37c:	b.lt	40d3c4 <ferror@plt+0xad74>  // b.tstop
  40d380:	ldr	x0, [sp, #56]
  40d384:	bl	40bcec <ferror@plt+0x969c>
  40d388:	cmp	w0, #0x3
  40d38c:	b.lt	40d32c <ferror@plt+0xacdc>  // b.tstop
  40d390:	ldr	x6, [x21]
  40d394:	ldr	x0, [sp, #56]
  40d398:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40d39c:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  40d3a0:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  40d3a4:	mov	w1, #0x3                   	// #3
  40d3a8:	mov	w3, #0x36e                 	// #878
  40d3ac:	add	x2, x2, #0x8bb
  40d3b0:	add	x4, x4, #0x8d4
  40d3b4:	add	x5, x5, #0x8e4
  40d3b8:	mov	x7, x19
  40d3bc:	bl	40b9bc <ferror@plt+0x936c>
  40d3c0:	b	40d32c <ferror@plt+0xacdc>
  40d3c4:	mov	w1, #0x80000               	// #524288
  40d3c8:	mov	x0, x22
  40d3cc:	bl	4021d0 <open@plt>
  40d3d0:	tbnz	w0, #31, 40d32c <ferror@plt+0xacdc>
  40d3d4:	ldr	x8, [x25]
  40d3d8:	adrp	x1, 419000 <ferror@plt+0x169b0>
  40d3dc:	add	x1, x1, #0x3dd
  40d3e0:	mov	w19, w0
  40d3e4:	str	x8, [sp, #64]
  40d3e8:	str	wzr, [sp, #212]
  40d3ec:	bl	402210 <fdopen@plt>
  40d3f0:	cbz	x0, 40d410 <ferror@plt+0xadc0>
  40d3f4:	add	x1, sp, #0xd4
  40d3f8:	mov	x24, x0
  40d3fc:	str	x22, [sp, #48]
  40d400:	bl	40b598 <ferror@plt+0x8f48>
  40d404:	cbz	x0, 40d324 <ferror@plt+0xacd4>
  40d408:	mov	x22, x0
  40d40c:	b	40d490 <ferror@plt+0xae40>
  40d410:	ldr	x0, [x25]
  40d414:	bl	40bcec <ferror@plt+0x969c>
  40d418:	cmp	w0, #0x3
  40d41c:	b.lt	40d44c <ferror@plt+0xadfc>  // b.tstop
  40d420:	ldr	x0, [x25]
  40d424:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40d428:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  40d42c:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  40d430:	mov	w1, #0x3                   	// #3
  40d434:	mov	w3, #0x249                 	// #585
  40d438:	add	x2, x2, #0x8bb
  40d43c:	add	x4, x4, #0x93f
  40d440:	add	x5, x5, #0x951
  40d444:	mov	w6, w19
  40d448:	bl	40b9bc <ferror@plt+0x936c>
  40d44c:	mov	w0, w19
  40d450:	bl	4022b0 <close@plt>
  40d454:	b	40d32c <ferror@plt+0xacdc>
  40d458:	ldr	x25, [sp, #32]
  40d45c:	adrp	x20, 419000 <ferror@plt+0x169b0>
  40d460:	adrp	x28, 417000 <ferror@plt+0x149b0>
  40d464:	add	x20, x20, #0x104
  40d468:	add	x28, x28, #0x6c4
  40d46c:	mov	x0, x23
  40d470:	bl	402400 <free@plt>
  40d474:	mov	x0, x22
  40d478:	bl	402400 <free@plt>
  40d47c:	add	x1, sp, #0xd4
  40d480:	mov	x0, x24
  40d484:	bl	40b598 <ferror@plt+0x8f48>
  40d488:	mov	x22, x0
  40d48c:	cbz	x0, 40d324 <ferror@plt+0xacd4>
  40d490:	ldrb	w8, [x22]
  40d494:	cbz	w8, 40d474 <ferror@plt+0xae24>
  40d498:	cmp	w8, #0x23
  40d49c:	b.eq	40d474 <ferror@plt+0xae24>  // b.none
  40d4a0:	add	x2, sp, #0x50
  40d4a4:	mov	x0, x22
  40d4a8:	mov	x1, x20
  40d4ac:	bl	4021a0 <strtok_r@plt>
  40d4b0:	cbz	x0, 40d474 <ferror@plt+0xae24>
  40d4b4:	mov	x1, x28
  40d4b8:	mov	x23, x0
  40d4bc:	bl	402390 <strcmp@plt>
  40d4c0:	cbz	w0, 40d59c <ferror@plt+0xaf4c>
  40d4c4:	adrp	x1, 417000 <ferror@plt+0x149b0>
  40d4c8:	mov	x0, x23
  40d4cc:	add	x1, x1, #0x6f6
  40d4d0:	bl	402390 <strcmp@plt>
  40d4d4:	cbz	w0, 40d66c <ferror@plt+0xb01c>
  40d4d8:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40d4dc:	mov	x0, x23
  40d4e0:	add	x1, x1, #0xe01
  40d4e4:	bl	402390 <strcmp@plt>
  40d4e8:	cbz	w0, 40d6bc <ferror@plt+0xb06c>
  40d4ec:	adrp	x1, 417000 <ferror@plt+0x149b0>
  40d4f0:	mov	x0, x23
  40d4f4:	add	x1, x1, #0x6dc
  40d4f8:	bl	402390 <strcmp@plt>
  40d4fc:	cbz	w0, 40d714 <ferror@plt+0xb0c4>
  40d500:	adrp	x1, 417000 <ferror@plt+0x149b0>
  40d504:	mov	x0, x23
  40d508:	add	x1, x1, #0x6eb
  40d50c:	bl	402390 <strcmp@plt>
  40d510:	cbz	w0, 40d7cc <ferror@plt+0xb17c>
  40d514:	adrp	x1, 419000 <ferror@plt+0x169b0>
  40d518:	mov	x0, x23
  40d51c:	add	x1, x1, #0x819
  40d520:	bl	402390 <strcmp@plt>
  40d524:	cbz	w0, 40d894 <ferror@plt+0xb244>
  40d528:	adrp	x1, 419000 <ferror@plt+0x169b0>
  40d52c:	mov	x0, x23
  40d530:	add	x1, x1, #0x16c
  40d534:	bl	402390 <strcmp@plt>
  40d538:	cbz	w0, 40d550 <ferror@plt+0xaf00>
  40d53c:	adrp	x1, 417000 <ferror@plt+0x149b0>
  40d540:	mov	x0, x23
  40d544:	add	x1, x1, #0x73d
  40d548:	bl	402390 <strcmp@plt>
  40d54c:	cbnz	w0, 40d900 <ferror@plt+0xb2b0>
  40d550:	ldr	x0, [sp, #64]
  40d554:	bl	40bcec <ferror@plt+0x969c>
  40d558:	adrp	x20, 419000 <ferror@plt+0x169b0>
  40d55c:	cmp	w0, #0x3
  40d560:	add	x20, x20, #0x104
  40d564:	b.lt	40d474 <ferror@plt+0xae24>  // b.tstop
  40d568:	ldr	x0, [sp, #64]
  40d56c:	ldr	x6, [sp, #48]
  40d570:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40d574:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  40d578:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  40d57c:	mov	w1, #0x3                   	// #3
  40d580:	mov	w3, #0x28c                 	// #652
  40d584:	add	x2, x2, #0x8bb
  40d588:	add	x4, x4, #0x93f
  40d58c:	add	x5, x5, #0x95c
  40d590:	mov	x7, x23
  40d594:	bl	40b9bc <ferror@plt+0x936c>
  40d598:	b	40d474 <ferror@plt+0xae24>
  40d59c:	add	x2, sp, #0x50
  40d5a0:	mov	x0, xzr
  40d5a4:	mov	x1, x20
  40d5a8:	bl	4021a0 <strtok_r@plt>
  40d5ac:	mov	x19, x0
  40d5b0:	add	x2, sp, #0x50
  40d5b4:	mov	x0, xzr
  40d5b8:	mov	x1, x20
  40d5bc:	bl	4021a0 <strtok_r@plt>
  40d5c0:	mov	x27, x0
  40d5c4:	mov	x0, x19
  40d5c8:	bl	40b1a8 <ferror@plt+0x8b58>
  40d5cc:	tbnz	w0, #31, 40d900 <ferror@plt+0xb2b0>
  40d5d0:	mov	x0, x27
  40d5d4:	bl	40b1a8 <ferror@plt+0x8b58>
  40d5d8:	tbnz	w0, #31, 40d900 <ferror@plt+0xb2b0>
  40d5dc:	mov	x0, x19
  40d5e0:	bl	402030 <strlen@plt>
  40d5e4:	mov	x25, x0
  40d5e8:	mov	x0, x27
  40d5ec:	bl	402030 <strlen@plt>
  40d5f0:	add	x20, x0, #0x1
  40d5f4:	add	x8, x25, x20
  40d5f8:	mov	x28, x0
  40d5fc:	add	x0, x8, #0x9
  40d600:	bl	4021c0 <malloc@plt>
  40d604:	mov	x23, x0
  40d608:	cbz	x0, 40d458 <ferror@plt+0xae08>
  40d60c:	add	x8, x28, x23
  40d610:	add	x28, x8, #0x9
  40d614:	mov	x0, x23
  40d618:	str	x28, [x0], #8
  40d61c:	mov	x1, x27
  40d620:	mov	x2, x20
  40d624:	add	x25, x25, #0x1
  40d628:	bl	401ff0 <memcpy@plt>
  40d62c:	mov	x0, x28
  40d630:	mov	x1, x19
  40d634:	mov	x2, x25
  40d638:	bl	401ff0 <memcpy@plt>
  40d63c:	ldr	x25, [sp, #32]
  40d640:	mov	x1, x23
  40d644:	ldr	x0, [x25, #8]
  40d648:	bl	40cc10 <ferror@plt+0xa5c0>
  40d64c:	adrp	x20, 419000 <ferror@plt+0x169b0>
  40d650:	adrp	x28, 417000 <ferror@plt+0x149b0>
  40d654:	add	x20, x20, #0x104
  40d658:	add	x28, x28, #0x6c4
  40d65c:	cbz	x0, 40d46c <ferror@plt+0xae1c>
  40d660:	mov	x23, xzr
  40d664:	str	x0, [x25, #8]
  40d668:	b	40d46c <ferror@plt+0xae1c>
  40d66c:	add	x2, sp, #0x50
  40d670:	mov	x0, xzr
  40d674:	mov	x1, x20
  40d678:	bl	4021a0 <strtok_r@plt>
  40d67c:	mov	x19, x0
  40d680:	bl	40b1a8 <ferror@plt+0x8b58>
  40d684:	tbnz	w0, #31, 40d900 <ferror@plt+0xb2b0>
  40d688:	mov	x0, x19
  40d68c:	bl	402280 <strdup@plt>
  40d690:	mov	x19, x0
  40d694:	cbz	x0, 40d884 <ferror@plt+0xb234>
  40d698:	ldr	x0, [x25, #16]
  40d69c:	mov	x1, x19
  40d6a0:	bl	40cc10 <ferror@plt+0xa5c0>
  40d6a4:	adrp	x20, 419000 <ferror@plt+0x169b0>
  40d6a8:	add	x20, x20, #0x104
  40d6ac:	cbz	x0, 40d88c <ferror@plt+0xb23c>
  40d6b0:	mov	x19, xzr
  40d6b4:	str	x0, [x25, #16]
  40d6b8:	b	40d88c <ferror@plt+0xb23c>
  40d6bc:	add	x2, sp, #0x50
  40d6c0:	mov	x0, xzr
  40d6c4:	mov	x1, x20
  40d6c8:	bl	4021a0 <strtok_r@plt>
  40d6cc:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40d6d0:	mov	x19, x0
  40d6d4:	add	x2, sp, #0x50
  40d6d8:	mov	x0, xzr
  40d6dc:	add	x1, x1, #0xace
  40d6e0:	bl	4021a0 <strtok_r@plt>
  40d6e4:	mov	x20, x0
  40d6e8:	mov	x0, x19
  40d6ec:	bl	40b1a8 <ferror@plt+0x8b58>
  40d6f0:	cbz	x20, 40d900 <ferror@plt+0xb2b0>
  40d6f4:	tbnz	w0, #31, 40d900 <ferror@plt+0xb2b0>
  40d6f8:	mov	x0, x25
  40d6fc:	mov	x1, x19
  40d700:	mov	x2, x20
  40d704:	bl	40e390 <ferror@plt+0xbd40>
  40d708:	adrp	x20, 419000 <ferror@plt+0x169b0>
  40d70c:	add	x20, x20, #0x104
  40d710:	b	40d474 <ferror@plt+0xae24>
  40d714:	add	x2, sp, #0x50
  40d718:	mov	x0, xzr
  40d71c:	mov	x1, x20
  40d720:	bl	4021a0 <strtok_r@plt>
  40d724:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40d728:	mov	x19, x0
  40d72c:	add	x2, sp, #0x50
  40d730:	mov	x0, xzr
  40d734:	add	x1, x1, #0xace
  40d738:	bl	4021a0 <strtok_r@plt>
  40d73c:	mov	x27, x0
  40d740:	mov	x0, x19
  40d744:	bl	40b1a8 <ferror@plt+0x8b58>
  40d748:	cbz	x27, 40d900 <ferror@plt+0xb2b0>
  40d74c:	tbnz	w0, #31, 40d900 <ferror@plt+0xb2b0>
  40d750:	mov	x0, x19
  40d754:	bl	402030 <strlen@plt>
  40d758:	mov	x25, x0
  40d75c:	mov	x0, x27
  40d760:	bl	402030 <strlen@plt>
  40d764:	add	x20, x0, #0x1
  40d768:	add	x26, x25, #0x9
  40d76c:	add	x0, x20, x26
  40d770:	bl	4021c0 <malloc@plt>
  40d774:	mov	x23, x0
  40d778:	cbz	x0, 40da64 <ferror@plt+0xb414>
  40d77c:	add	x2, x25, #0x1
  40d780:	add	x25, x23, x26
  40d784:	mov	x0, x23
  40d788:	str	x25, [x0], #8
  40d78c:	mov	x1, x19
  40d790:	bl	401ff0 <memcpy@plt>
  40d794:	mov	x0, x25
  40d798:	mov	x1, x27
  40d79c:	mov	x2, x20
  40d7a0:	bl	401ff0 <memcpy@plt>
  40d7a4:	ldr	x25, [sp, #32]
  40d7a8:	mov	x1, x23
  40d7ac:	ldr	x0, [x25, #40]
  40d7b0:	bl	40cc10 <ferror@plt+0xa5c0>
  40d7b4:	adrp	x20, 419000 <ferror@plt+0x169b0>
  40d7b8:	add	x20, x20, #0x104
  40d7bc:	cbz	x0, 40d46c <ferror@plt+0xae1c>
  40d7c0:	mov	x23, xzr
  40d7c4:	str	x0, [x25, #40]
  40d7c8:	b	40d46c <ferror@plt+0xae1c>
  40d7cc:	add	x2, sp, #0x50
  40d7d0:	mov	x0, xzr
  40d7d4:	mov	x1, x20
  40d7d8:	bl	4021a0 <strtok_r@plt>
  40d7dc:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40d7e0:	mov	x19, x0
  40d7e4:	add	x2, sp, #0x50
  40d7e8:	mov	x0, xzr
  40d7ec:	add	x1, x1, #0xace
  40d7f0:	bl	4021a0 <strtok_r@plt>
  40d7f4:	mov	x27, x0
  40d7f8:	mov	x0, x19
  40d7fc:	bl	40b1a8 <ferror@plt+0x8b58>
  40d800:	cbz	x27, 40d900 <ferror@plt+0xb2b0>
  40d804:	tbnz	w0, #31, 40d900 <ferror@plt+0xb2b0>
  40d808:	mov	x0, x19
  40d80c:	bl	402030 <strlen@plt>
  40d810:	mov	x25, x0
  40d814:	mov	x0, x27
  40d818:	bl	402030 <strlen@plt>
  40d81c:	add	x20, x0, #0x1
  40d820:	add	x26, x25, #0x9
  40d824:	add	x0, x20, x26
  40d828:	bl	4021c0 <malloc@plt>
  40d82c:	mov	x23, x0
  40d830:	cbz	x0, 40da64 <ferror@plt+0xb414>
  40d834:	add	x2, x25, #0x1
  40d838:	add	x25, x23, x26
  40d83c:	mov	x0, x23
  40d840:	str	x25, [x0], #8
  40d844:	mov	x1, x19
  40d848:	bl	401ff0 <memcpy@plt>
  40d84c:	mov	x0, x25
  40d850:	mov	x1, x27
  40d854:	mov	x2, x20
  40d858:	bl	401ff0 <memcpy@plt>
  40d85c:	ldr	x25, [sp, #32]
  40d860:	mov	x1, x23
  40d864:	ldr	x0, [x25, #32]
  40d868:	bl	40cc10 <ferror@plt+0xa5c0>
  40d86c:	adrp	x20, 419000 <ferror@plt+0x169b0>
  40d870:	add	x20, x20, #0x104
  40d874:	cbz	x0, 40d46c <ferror@plt+0xae1c>
  40d878:	mov	x23, xzr
  40d87c:	str	x0, [x25, #32]
  40d880:	b	40d46c <ferror@plt+0xae1c>
  40d884:	adrp	x20, 419000 <ferror@plt+0x169b0>
  40d888:	add	x20, x20, #0x104
  40d88c:	mov	x0, x19
  40d890:	b	40d470 <ferror@plt+0xae20>
  40d894:	add	x2, sp, #0x50
  40d898:	mov	x0, xzr
  40d89c:	mov	x1, x20
  40d8a0:	bl	4021a0 <strtok_r@plt>
  40d8a4:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40d8a8:	mov	x19, x0
  40d8ac:	add	x2, sp, #0x50
  40d8b0:	mov	x0, xzr
  40d8b4:	add	x1, x1, #0xace
  40d8b8:	bl	4021a0 <strtok_r@plt>
  40d8bc:	mov	x26, x0
  40d8c0:	mov	x0, x19
  40d8c4:	bl	40b1a8 <ferror@plt+0x8b58>
  40d8c8:	cbz	x26, 40d900 <ferror@plt+0xb2b0>
  40d8cc:	tbnz	w0, #31, 40d900 <ferror@plt+0xb2b0>
  40d8d0:	mov	x0, x19
  40d8d4:	str	x19, [sp, #8]
  40d8d8:	bl	402030 <strlen@plt>
  40d8dc:	mov	w19, wzr
  40d8e0:	mov	w25, wzr
  40d8e4:	mov	w20, wzr
  40d8e8:	mov	x28, x26
  40d8ec:	mov	x27, x26
  40d8f0:	str	x0, [sp, #16]
  40d8f4:	str	wzr, [sp, #28]
  40d8f8:	str	xzr, [sp, #40]
  40d8fc:	b	40d958 <ferror@plt+0xb308>
  40d900:	ldr	x0, [sp, #64]
  40d904:	bl	40bcec <ferror@plt+0x969c>
  40d908:	adrp	x20, 419000 <ferror@plt+0x169b0>
  40d90c:	cmp	w0, #0x3
  40d910:	add	x20, x20, #0x104
  40d914:	b.lt	40d474 <ferror@plt+0xae24>  // b.tstop
  40d918:	ldr	w7, [sp, #212]
  40d91c:	ldr	x0, [sp, #64]
  40d920:	ldr	x6, [sp, #48]
  40d924:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40d928:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  40d92c:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  40d930:	mov	w1, #0x3                   	// #3
  40d934:	mov	w3, #0x290                 	// #656
  40d938:	add	x2, x2, #0x8bb
  40d93c:	add	x4, x4, #0x93f
  40d940:	add	x5, x5, #0x991
  40d944:	str	x23, [sp]
  40d948:	bl	40b9bc <ferror@plt+0x936c>
  40d94c:	b	40d474 <ferror@plt+0xae24>
  40d950:	mov	w25, wzr
  40d954:	add	x27, x27, #0x1
  40d958:	ldrb	w23, [x27]
  40d95c:	cbz	x23, 40d990 <ferror@plt+0xb340>
  40d960:	bl	4023b0 <__ctype_b_loc@plt>
  40d964:	ldr	x8, [x0]
  40d968:	ldrh	w8, [x8, x23, lsl #1]
  40d96c:	tbz	w8, #13, 40d950 <ferror@plt+0xb300>
  40d970:	tbz	w25, #0, 40d984 <ferror@plt+0xb334>
  40d974:	add	x28, x27, #0x1
  40d978:	mov	w25, #0x1                   	// #1
  40d97c:	add	x27, x27, #0x1
  40d980:	b	40d958 <ferror@plt+0xb308>
  40d984:	cmp	x28, x27
  40d988:	mov	w25, #0x1                   	// #1
  40d98c:	b.cs	40da5c <ferror@plt+0xb40c>  // b.hs, b.nlast
  40d990:	sub	x8, x27, x28
  40d994:	cmp	x8, #0x5
  40d998:	b.eq	40d9c4 <ferror@plt+0xb374>  // b.none
  40d99c:	cmp	x8, #0x4
  40d9a0:	b.ne	40d9e8 <ferror@plt+0xb398>  // b.any
  40d9a4:	ldr	w9, [x28]
  40d9a8:	mov	w10, #0x7270                	// #29296
  40d9ac:	movk	w10, #0x3a65, lsl #16
  40d9b0:	cmp	w9, w10
  40d9b4:	b.ne	40d9e8 <ferror@plt+0xb398>  // b.any
  40d9b8:	mov	w20, #0x1                   	// #1
  40d9bc:	mov	w28, w19
  40d9c0:	b	40da50 <ferror@plt+0xb400>
  40d9c4:	ldr	w9, [x28]
  40d9c8:	ldrb	w10, [x28, #4]
  40d9cc:	mov	w11, #0x6f70                	// #28528
  40d9d0:	movk	w11, #0x7473, lsl #16
  40d9d4:	eor	w9, w9, w11
  40d9d8:	mov	w11, #0x3a                  	// #58
  40d9dc:	eor	w10, w10, w11
  40d9e0:	orr	w9, w9, w10
  40d9e4:	cbz	w9, 40da2c <ferror@plt+0xb3dc>
  40d9e8:	cmp	w23, #0x0
  40d9ec:	cset	w9, eq  // eq = none
  40d9f0:	and	w9, w9, w25
  40d9f4:	tbz	w9, #0, 40da00 <ferror@plt+0xb3b0>
  40d9f8:	mov	w28, w19
  40d9fc:	b	40da50 <ferror@plt+0xb400>
  40da00:	cmp	w20, #0x2
  40da04:	b.eq	40da38 <ferror@plt+0xb3e8>  // b.none
  40da08:	cmp	w20, #0x1
  40da0c:	mov	w28, w19
  40da10:	b.ne	40da50 <ferror@plt+0xb400>  // b.any
  40da14:	ldr	x9, [sp, #40]
  40da18:	add	x8, x9, x8
  40da1c:	ldr	w9, [sp, #28]
  40da20:	add	w9, w9, #0x1
  40da24:	str	w9, [sp, #28]
  40da28:	b	40da48 <ferror@plt+0xb3f8>
  40da2c:	mov	w20, #0x2                   	// #2
  40da30:	mov	w28, w19
  40da34:	b	40da50 <ferror@plt+0xb400>
  40da38:	ldr	x9, [sp, #40]
  40da3c:	mov	w28, w19
  40da40:	add	w28, w19, #0x1
  40da44:	add	x8, x9, x8
  40da48:	add	x8, x8, #0x1
  40da4c:	str	x8, [sp, #40]
  40da50:	cbz	w23, 40da74 <ferror@plt+0xb424>
  40da54:	mov	w19, w28
  40da58:	add	x28, x27, #0x1
  40da5c:	add	x27, x27, #0x1
  40da60:	b	40d958 <ferror@plt+0xb308>
  40da64:	ldr	x25, [sp, #32]
  40da68:	adrp	x20, 419000 <ferror@plt+0x169b0>
  40da6c:	add	x20, x20, #0x104
  40da70:	b	40d46c <ferror@plt+0xae1c>
  40da74:	ldr	w27, [sp, #28]
  40da78:	ldr	x10, [sp, #16]
  40da7c:	ldr	x9, [sp, #40]
  40da80:	mov	w23, w28
  40da84:	mov	w20, w27
  40da88:	add	x8, x23, x20
  40da8c:	add	x9, x10, x9
  40da90:	add	x8, x9, x8, lsl #3
  40da94:	add	x0, x8, #0x21
  40da98:	mov	x19, x10
  40da9c:	bl	4021c0 <malloc@plt>
  40daa0:	cbz	x0, 40dc54 <ferror@plt+0xb604>
  40daa4:	add	x8, x0, #0x20
  40daa8:	ldr	x1, [sp, #8]
  40daac:	add	x9, x8, x20, lsl #3
  40dab0:	add	x19, x19, #0x1
  40dab4:	add	x20, x9, x23, lsl #3
  40dab8:	stp	w27, w28, [x0, #24]
  40dabc:	stp	x8, x9, [x0, #8]
  40dac0:	str	x0, [sp, #40]
  40dac4:	str	x20, [x0]
  40dac8:	mov	x0, x20
  40dacc:	mov	x2, x19
  40dad0:	bl	401ff0 <memcpy@plt>
  40dad4:	mov	w27, wzr
  40dad8:	add	x19, x20, x19
  40dadc:	mov	x20, x26
  40dae0:	str	wzr, [sp, #28]
  40dae4:	str	wzr, [sp, #16]
  40dae8:	b	40daf4 <ferror@plt+0xb4a4>
  40daec:	mov	w25, wzr
  40daf0:	add	x20, x20, #0x1
  40daf4:	ldrb	w28, [x20]
  40daf8:	cbz	x28, 40db2c <ferror@plt+0xb4dc>
  40dafc:	bl	4023b0 <__ctype_b_loc@plt>
  40db00:	ldr	x8, [x0]
  40db04:	ldrh	w8, [x8, x28, lsl #1]
  40db08:	tbz	w8, #13, 40daec <ferror@plt+0xb49c>
  40db0c:	tbz	w25, #0, 40db20 <ferror@plt+0xb4d0>
  40db10:	add	x26, x20, #0x1
  40db14:	mov	w25, #0x1                   	// #1
  40db18:	add	x20, x20, #0x1
  40db1c:	b	40daf4 <ferror@plt+0xb4a4>
  40db20:	cmp	x26, x20
  40db24:	mov	w25, #0x1                   	// #1
  40db28:	b.cs	40dc28 <ferror@plt+0xb5d8>  // b.hs, b.nlast
  40db2c:	sub	x23, x20, x26
  40db30:	cmp	x23, #0x5
  40db34:	b.eq	40db5c <ferror@plt+0xb50c>  // b.none
  40db38:	cmp	x23, #0x4
  40db3c:	b.ne	40db80 <ferror@plt+0xb530>  // b.any
  40db40:	ldr	w8, [x26]
  40db44:	mov	w9, #0x7270                	// #29296
  40db48:	movk	w9, #0x3a65, lsl #16
  40db4c:	cmp	w8, w9
  40db50:	b.ne	40db80 <ferror@plt+0xb530>  // b.any
  40db54:	mov	w27, #0x1                   	// #1
  40db58:	b	40dc14 <ferror@plt+0xb5c4>
  40db5c:	ldr	w8, [x26]
  40db60:	ldrb	w9, [x26, #4]
  40db64:	mov	w10, #0x6f70                	// #28528
  40db68:	movk	w10, #0x7473, lsl #16
  40db6c:	eor	w8, w8, w10
  40db70:	mov	w10, #0x3a                  	// #58
  40db74:	eor	w9, w9, w10
  40db78:	orr	w8, w8, w9
  40db7c:	cbz	w8, 40dc10 <ferror@plt+0xb5c0>
  40db80:	cmp	w28, #0x0
  40db84:	cset	w8, eq  // eq = none
  40db88:	and	w8, w8, w25
  40db8c:	tbnz	w8, #0, 40dc14 <ferror@plt+0xb5c4>
  40db90:	cmp	w27, #0x2
  40db94:	b.eq	40dbe0 <ferror@plt+0xb590>  // b.none
  40db98:	adrp	x28, 417000 <ferror@plt+0x149b0>
  40db9c:	cmp	w27, #0x1
  40dba0:	add	x28, x28, #0x6c4
  40dba4:	b.ne	40dc1c <ferror@plt+0xb5cc>  // b.any
  40dba8:	ldr	x8, [sp, #40]
  40dbac:	ldr	w27, [sp, #28]
  40dbb0:	mov	x0, x19
  40dbb4:	mov	x1, x26
  40dbb8:	ldr	x8, [x8, #8]
  40dbbc:	mov	x2, x23
  40dbc0:	str	x19, [x8, w27, uxtw #3]
  40dbc4:	bl	401ff0 <memcpy@plt>
  40dbc8:	add	x19, x19, x23
  40dbcc:	add	w27, w27, #0x1
  40dbd0:	str	w27, [sp, #28]
  40dbd4:	strb	wzr, [x19], #1
  40dbd8:	mov	w27, #0x1                   	// #1
  40dbdc:	b	40dc1c <ferror@plt+0xb5cc>
  40dbe0:	ldr	x8, [sp, #40]
  40dbe4:	ldr	w27, [sp, #16]
  40dbe8:	mov	x0, x19
  40dbec:	mov	x1, x26
  40dbf0:	ldr	x8, [x8, #16]
  40dbf4:	mov	x2, x23
  40dbf8:	str	x19, [x8, w27, uxtw #3]
  40dbfc:	bl	401ff0 <memcpy@plt>
  40dc00:	add	x19, x19, x23
  40dc04:	add	w27, w27, #0x1
  40dc08:	strb	wzr, [x19], #1
  40dc0c:	str	w27, [sp, #16]
  40dc10:	mov	w27, #0x2                   	// #2
  40dc14:	adrp	x28, 417000 <ferror@plt+0x149b0>
  40dc18:	add	x28, x28, #0x6c4
  40dc1c:	mov	x26, x20
  40dc20:	ldrb	w8, [x26], #1
  40dc24:	cbz	w8, 40dc30 <ferror@plt+0xb5e0>
  40dc28:	add	x20, x20, #0x1
  40dc2c:	b	40daf4 <ferror@plt+0xb4a4>
  40dc30:	ldp	x25, x19, [sp, #32]
  40dc34:	ldr	x0, [x25, #48]
  40dc38:	mov	x1, x19
  40dc3c:	bl	40cc10 <ferror@plt+0xa5c0>
  40dc40:	cbz	x0, 40dca8 <ferror@plt+0xb658>
  40dc44:	adrp	x20, 419000 <ferror@plt+0x169b0>
  40dc48:	str	x0, [x25, #48]
  40dc4c:	add	x20, x20, #0x104
  40dc50:	b	40d474 <ferror@plt+0xae24>
  40dc54:	ldr	x25, [sp, #32]
  40dc58:	ldr	x0, [x25]
  40dc5c:	bl	40bcec <ferror@plt+0x969c>
  40dc60:	adrp	x20, 419000 <ferror@plt+0x169b0>
  40dc64:	adrp	x28, 417000 <ferror@plt+0x149b0>
  40dc68:	cmp	w0, #0x3
  40dc6c:	add	x20, x20, #0x104
  40dc70:	add	x28, x28, #0x6c4
  40dc74:	b.lt	40d474 <ferror@plt+0xae24>  // b.tstop
  40dc78:	ldr	x0, [x25]
  40dc7c:	ldr	x6, [sp, #8]
  40dc80:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40dc84:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  40dc88:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  40dc8c:	mov	w1, #0x3                   	// #3
  40dc90:	mov	w3, #0x142                 	// #322
  40dc94:	add	x2, x2, #0x8bb
  40dc98:	add	x4, x4, #0x9ce
  40dc9c:	add	x5, x5, #0x9e6
  40dca0:	bl	40b9bc <ferror@plt+0x936c>
  40dca4:	b	40d474 <ferror@plt+0xae24>
  40dca8:	mov	x0, x19
  40dcac:	bl	402400 <free@plt>
  40dcb0:	b	40d708 <ferror@plt+0xb0b8>
  40dcb4:	adrp	x0, 41a000 <ferror@plt+0x179b0>
  40dcb8:	add	x0, x0, #0xa00
  40dcbc:	mov	w1, #0x80000               	// #524288
  40dcc0:	bl	4021d0 <open@plt>
  40dcc4:	tbnz	w0, #31, 40de98 <ferror@plt+0xb848>
  40dcc8:	add	x1, sp, #0xd8
  40dccc:	mov	w2, #0x1000                	// #4096
  40dcd0:	mov	w21, w0
  40dcd4:	add	x19, sp, #0xd8
  40dcd8:	bl	40b390 <ferror@plt+0x8d40>
  40dcdc:	mov	x20, x0
  40dce0:	mov	w0, w21
  40dce4:	bl	4022b0 <close@plt>
  40dce8:	tbnz	w20, #31, 40de50 <ferror@plt+0xb800>
  40dcec:	mov	x2, xzr
  40dcf0:	mov	x3, xzr
  40dcf4:	mov	w9, wzr
  40dcf8:	orr	x20, x19, #0x1
  40dcfc:	mov	w8, #0x1                   	// #1
  40dd00:	b	40dd24 <ferror@plt+0xb6d4>
  40dd04:	cmp	x2, #0x0
  40dd08:	cset	w10, ne  // ne = any
  40dd0c:	cmp	x3, #0x0
  40dd10:	cset	w11, ne  // ne = any
  40dd14:	and	w10, w10, w11
  40dd18:	mov	w9, wzr
  40dd1c:	orr	w8, w10, w8
  40dd20:	add	x20, x20, #0x1
  40dd24:	ldurb	w10, [x20, #-1]
  40dd28:	cmp	w10, #0x22
  40dd2c:	b.eq	40dd4c <ferror@plt+0xb6fc>  // b.none
  40dd30:	cbz	w10, 40de38 <ferror@plt+0xb7e8>
  40dd34:	cmp	w10, #0xa
  40dd38:	b.eq	40de38 <ferror@plt+0xb7e8>  // b.none
  40dd3c:	tbz	w9, #0, 40dd60 <ferror@plt+0xb710>
  40dd40:	mov	w9, #0x1                   	// #1
  40dd44:	add	x20, x20, #0x1
  40dd48:	b	40dd24 <ferror@plt+0xb6d4>
  40dd4c:	tbnz	w9, #0, 40dd04 <ferror@plt+0xb6b4>
  40dd50:	mov	w8, wzr
  40dd54:	mov	w9, #0x1                   	// #1
  40dd58:	add	x20, x20, #0x1
  40dd5c:	b	40dd24 <ferror@plt+0xb6d4>
  40dd60:	cmp	w10, #0x3d
  40dd64:	b.eq	40dda8 <ferror@plt+0xb758>  // b.none
  40dd68:	cmp	w10, #0x2e
  40dd6c:	b.eq	40ddc0 <ferror@plt+0xb770>  // b.none
  40dd70:	cmp	w10, #0x20
  40dd74:	b.ne	40ddd0 <ferror@plt+0xb780>  // b.any
  40dd78:	sturb	wzr, [x20, #-1]
  40dd7c:	tbz	w8, #0, 40dd8c <ferror@plt+0xb73c>
  40dd80:	mov	x0, x25
  40dd84:	mov	x1, x19
  40dd88:	bl	40e44c <ferror@plt+0xbdfc>
  40dd8c:	mov	x2, xzr
  40dd90:	mov	x3, xzr
  40dd94:	mov	w9, wzr
  40dd98:	mov	w8, #0x1                   	// #1
  40dd9c:	mov	x19, x20
  40dda0:	add	x20, x20, #0x1
  40dda4:	b	40dd24 <ferror@plt+0xb6d4>
  40dda8:	cmp	x2, #0x0
  40ddac:	cset	w10, ne  // ne = any
  40ddb0:	mov	w9, wzr
  40ddb4:	csel	x3, x3, x20, eq  // eq = none
  40ddb8:	and	w8, w8, w10
  40ddbc:	b	40ddc8 <ferror@plt+0xb778>
  40ddc0:	mov	w9, wzr
  40ddc4:	cbz	x2, 40dddc <ferror@plt+0xb78c>
  40ddc8:	add	x20, x20, #0x1
  40ddcc:	b	40dd24 <ferror@plt+0xb6d4>
  40ddd0:	mov	w9, wzr
  40ddd4:	add	x20, x20, #0x1
  40ddd8:	b	40dd24 <ferror@plt+0xb6d4>
  40dddc:	sturb	wzr, [x20, #-1]
  40dde0:	mov	x2, x20
  40dde4:	add	x20, x20, #0x1
  40dde8:	b	40dd24 <ferror@plt+0xb6d4>
  40ddec:	mov	x20, x19
  40ddf0:	ldr	x19, [sp, #72]
  40ddf4:	cbz	x19, 40de14 <ferror@plt+0xb7c4>
  40ddf8:	ldr	x0, [x19, #16]
  40ddfc:	bl	402400 <free@plt>
  40de00:	mov	x0, x19
  40de04:	bl	40cd4c <ferror@plt+0xa6fc>
  40de08:	mov	x19, x0
  40de0c:	cbnz	x0, 40ddf8 <ferror@plt+0xb7a8>
  40de10:	str	xzr, [sp, #72]
  40de14:	cbz	x20, 40de30 <ferror@plt+0xb7e0>
  40de18:	ldr	x0, [x20, #16]
  40de1c:	bl	402400 <free@plt>
  40de20:	mov	x0, x20
  40de24:	bl	40cd4c <ferror@plt+0xa6fc>
  40de28:	mov	x20, x0
  40de2c:	cbnz	x0, 40de18 <ferror@plt+0xb7c8>
  40de30:	mov	w0, #0xfffffff4            	// #-12
  40de34:	b	40de9c <ferror@plt+0xb84c>
  40de38:	sturb	wzr, [x20, #-1]
  40de3c:	tbz	w8, #0, 40de98 <ferror@plt+0xb848>
  40de40:	mov	x0, x25
  40de44:	mov	x1, x19
  40de48:	bl	40e44c <ferror@plt+0xbdfc>
  40de4c:	b	40de98 <ferror@plt+0xb848>
  40de50:	ldr	x0, [x25]
  40de54:	bl	40bcec <ferror@plt+0x969c>
  40de58:	cmp	w0, #0x3
  40de5c:	b.lt	40de98 <ferror@plt+0xb848>  // b.tstop
  40de60:	ldr	x19, [x25]
  40de64:	neg	w0, w20
  40de68:	bl	4022a0 <strerror@plt>
  40de6c:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40de70:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  40de74:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  40de78:	mov	x6, x0
  40de7c:	add	x2, x2, #0x8bb
  40de80:	add	x4, x4, #0xa0e
  40de84:	add	x5, x5, #0xa29
  40de88:	mov	w1, #0x3                   	// #3
  40de8c:	mov	w3, #0x201                 	// #513
  40de90:	mov	x0, x19
  40de94:	bl	40b9bc <ferror@plt+0x936c>
  40de98:	mov	w0, wzr
  40de9c:	add	sp, sp, #0x1, lsl #12
  40dea0:	add	sp, sp, #0xe0
  40dea4:	ldp	x20, x19, [sp, #80]
  40dea8:	ldp	x22, x21, [sp, #64]
  40deac:	ldp	x24, x23, [sp, #48]
  40deb0:	ldp	x26, x25, [sp, #32]
  40deb4:	ldp	x28, x27, [sp, #16]
  40deb8:	ldp	x29, x30, [sp], #96
  40debc:	ret
  40dec0:	stp	x29, x30, [sp, #-96]!
  40dec4:	stp	x22, x21, [sp, #64]
  40dec8:	stp	x20, x19, [sp, #80]
  40decc:	mov	x21, x1
  40ded0:	mov	x19, x0
  40ded4:	str	x27, [sp, #16]
  40ded8:	stp	x26, x25, [sp, #32]
  40dedc:	stp	x24, x23, [sp, #48]
  40dee0:	mov	x29, sp
  40dee4:	cbz	x2, 40df2c <ferror@plt+0xb8dc>
  40dee8:	mov	x22, x2
  40deec:	mov	w26, wzr
  40def0:	ldr	x23, [x19]
  40def4:	cbz	x23, 40df44 <ferror@plt+0xb8f4>
  40def8:	mov	x20, x23
  40defc:	ldr	x8, [x20, #16]
  40df00:	mov	x0, x22
  40df04:	add	x1, x8, #0x9
  40df08:	bl	402390 <strcmp@plt>
  40df0c:	cmp	w0, #0x1
  40df10:	b.lt	40df50 <ferror@plt+0xb900>  // b.tstop
  40df14:	ldr	x8, [x20]
  40df18:	cmp	x8, x23
  40df1c:	csel	x20, xzr, x8, eq  // eq = none
  40df20:	cbnz	x20, 40defc <ferror@plt+0xb8ac>
  40df24:	mov	w27, #0x1                   	// #1
  40df28:	b	40df58 <ferror@plt+0xb908>
  40df2c:	mov	x0, x21
  40df30:	bl	4023a0 <basename@plt>
  40df34:	mov	x22, x0
  40df38:	mov	w26, #0x1                   	// #1
  40df3c:	ldr	x23, [x19]
  40df40:	cbnz	x23, 40def8 <ferror@plt+0xb8a8>
  40df44:	mov	x20, xzr
  40df48:	mov	w27, #0x1                   	// #1
  40df4c:	b	40df58 <ferror@plt+0xb908>
  40df50:	cbz	w0, 40dfd0 <ferror@plt+0xb980>
  40df54:	mov	w27, wzr
  40df58:	mov	x0, x22
  40df5c:	bl	402030 <strlen@plt>
  40df60:	mov	x25, x0
  40df64:	add	x0, x0, #0x11
  40df68:	bl	4021c0 <malloc@plt>
  40df6c:	cbz	x0, 40dfd0 <ferror@plt+0xb980>
  40df70:	mov	x24, x0
  40df74:	add	x0, x0, #0x9
  40df78:	add	x2, x25, #0x1
  40df7c:	mov	x1, x22
  40df80:	bl	401ff0 <memcpy@plt>
  40df84:	str	x21, [x24]
  40df88:	strb	w26, [x24, #8]
  40df8c:	cbz	w27, 40dfa4 <ferror@plt+0xb954>
  40df90:	mov	x0, x23
  40df94:	mov	x1, x24
  40df98:	bl	40cc10 <ferror@plt+0xa5c0>
  40df9c:	cbnz	x0, 40dfbc <ferror@plt+0xb96c>
  40dfa0:	b	40dffc <ferror@plt+0xb9ac>
  40dfa4:	cmp	x20, x23
  40dfa8:	b.eq	40dfec <ferror@plt+0xb99c>  // b.none
  40dfac:	mov	x0, x20
  40dfb0:	mov	x1, x24
  40dfb4:	bl	40cc74 <ferror@plt+0xa624>
  40dfb8:	cbz	x0, 40dffc <ferror@plt+0xb9ac>
  40dfbc:	tbnz	w27, #0, 40dfcc <ferror@plt+0xb97c>
  40dfc0:	ldr	x8, [x19]
  40dfc4:	cmp	x20, x8
  40dfc8:	b.ne	40dfd0 <ferror@plt+0xb980>  // b.any
  40dfcc:	str	x0, [x19]
  40dfd0:	ldp	x20, x19, [sp, #80]
  40dfd4:	ldp	x22, x21, [sp, #64]
  40dfd8:	ldp	x24, x23, [sp, #48]
  40dfdc:	ldp	x26, x25, [sp, #32]
  40dfe0:	ldr	x27, [sp, #16]
  40dfe4:	ldp	x29, x30, [sp], #96
  40dfe8:	ret
  40dfec:	mov	x0, x23
  40dff0:	mov	x1, x24
  40dff4:	bl	40ccf4 <ferror@plt+0xa6a4>
  40dff8:	cbnz	x0, 40dfbc <ferror@plt+0xb96c>
  40dffc:	mov	x0, x24
  40e000:	ldp	x20, x19, [sp, #80]
  40e004:	ldp	x22, x21, [sp, #64]
  40e008:	ldp	x24, x23, [sp, #48]
  40e00c:	ldp	x26, x25, [sp, #32]
  40e010:	ldr	x27, [sp, #16]
  40e014:	ldp	x29, x30, [sp], #96
  40e018:	b	402400 <free@plt>
  40e01c:	stp	x29, x30, [sp, #-32]!
  40e020:	stp	x20, x19, [sp, #16]
  40e024:	mov	x29, sp
  40e028:	cbz	x0, 40e064 <ferror@plt+0xba14>
  40e02c:	mov	x20, x0
  40e030:	mov	w0, #0x1                   	// #1
  40e034:	mov	w1, #0x30                  	// #48
  40e038:	bl	402230 <calloc@plt>
  40e03c:	mov	x19, x0
  40e040:	mov	x0, x20
  40e044:	bl	40cc08 <ferror@plt+0xa5b8>
  40e048:	cbz	x19, 40e068 <ferror@plt+0xba18>
  40e04c:	ldr	x8, [x0, #16]
  40e050:	adrp	x9, 40c000 <ferror@plt+0x99b0>
  40e054:	add	x9, x9, #0xedc
  40e058:	str	x9, [x19, #32]
  40e05c:	str	x8, [x19, #8]
  40e060:	b	40e068 <ferror@plt+0xba18>
  40e064:	mov	x19, xzr
  40e068:	mov	x0, x19
  40e06c:	ldp	x20, x19, [sp, #16]
  40e070:	ldp	x29, x30, [sp], #32
  40e074:	ret
  40e078:	stp	x29, x30, [sp, #-48]!
  40e07c:	str	x21, [sp, #16]
  40e080:	stp	x20, x19, [sp, #32]
  40e084:	mov	x29, sp
  40e088:	cbz	x0, 40e0d4 <ferror@plt+0xba84>
  40e08c:	mov	x20, x0
  40e090:	mov	w0, #0x1                   	// #1
  40e094:	mov	w1, #0x30                  	// #48
  40e098:	mov	w21, #0x1                   	// #1
  40e09c:	bl	402230 <calloc@plt>
  40e0a0:	mov	x19, x0
  40e0a4:	mov	x0, x20
  40e0a8:	bl	40cc08 <ferror@plt+0xa5b8>
  40e0ac:	cbz	x19, 40e0d8 <ferror@plt+0xba88>
  40e0b0:	str	w21, [x19]
  40e0b4:	ldr	x8, [x0, #40]
  40e0b8:	adrp	x9, 40c000 <ferror@plt+0x99b0>
  40e0bc:	adrp	x10, 40c000 <ferror@plt+0x99b0>
  40e0c0:	add	x9, x9, #0xf20
  40e0c4:	add	x10, x10, #0xf14
  40e0c8:	str	x8, [x19, #8]
  40e0cc:	stp	x9, x10, [x19, #32]
  40e0d0:	b	40e0d8 <ferror@plt+0xba88>
  40e0d4:	mov	x19, xzr
  40e0d8:	mov	x0, x19
  40e0dc:	ldp	x20, x19, [sp, #32]
  40e0e0:	ldr	x21, [sp, #16]
  40e0e4:	ldp	x29, x30, [sp], #48
  40e0e8:	ret
  40e0ec:	stp	x29, x30, [sp, #-32]!
  40e0f0:	stp	x20, x19, [sp, #16]
  40e0f4:	mov	x29, sp
  40e0f8:	cbz	x0, 40e144 <ferror@plt+0xbaf4>
  40e0fc:	mov	x20, x0
  40e100:	mov	w0, #0x1                   	// #1
  40e104:	mov	w1, #0x30                  	// #48
  40e108:	bl	402230 <calloc@plt>
  40e10c:	mov	x19, x0
  40e110:	mov	x0, x20
  40e114:	bl	40cc08 <ferror@plt+0xa5b8>
  40e118:	cbz	x19, 40e148 <ferror@plt+0xbaf8>
  40e11c:	mov	w8, #0x2                   	// #2
  40e120:	str	w8, [x19]
  40e124:	ldr	x8, [x0, #32]
  40e128:	adrp	x9, 40c000 <ferror@plt+0x99b0>
  40e12c:	adrp	x10, 40c000 <ferror@plt+0x99b0>
  40e130:	add	x9, x9, #0xf20
  40e134:	add	x10, x10, #0xf14
  40e138:	str	x8, [x19, #8]
  40e13c:	stp	x9, x10, [x19, #32]
  40e140:	b	40e148 <ferror@plt+0xbaf8>
  40e144:	mov	x19, xzr
  40e148:	mov	x0, x19
  40e14c:	ldp	x20, x19, [sp, #16]
  40e150:	ldp	x29, x30, [sp], #32
  40e154:	ret
  40e158:	stp	x29, x30, [sp, #-32]!
  40e15c:	stp	x20, x19, [sp, #16]
  40e160:	mov	x29, sp
  40e164:	cbz	x0, 40e1b0 <ferror@plt+0xbb60>
  40e168:	mov	x20, x0
  40e16c:	mov	w0, #0x1                   	// #1
  40e170:	mov	w1, #0x30                  	// #48
  40e174:	bl	402230 <calloc@plt>
  40e178:	mov	x19, x0
  40e17c:	mov	x0, x20
  40e180:	bl	40cc08 <ferror@plt+0xa5b8>
  40e184:	cbz	x19, 40e1b4 <ferror@plt+0xbb64>
  40e188:	mov	w8, #0x3                   	// #3
  40e18c:	str	w8, [x19]
  40e190:	ldr	x8, [x0, #8]
  40e194:	adrp	x9, 40c000 <ferror@plt+0x99b0>
  40e198:	adrp	x10, 40c000 <ferror@plt+0x99b0>
  40e19c:	add	x9, x9, #0xee4
  40e1a0:	add	x10, x10, #0xef0
  40e1a4:	str	x8, [x19, #8]
  40e1a8:	stp	x9, x10, [x19, #32]
  40e1ac:	b	40e1b4 <ferror@plt+0xbb64>
  40e1b0:	mov	x19, xzr
  40e1b4:	mov	x0, x19
  40e1b8:	ldp	x20, x19, [sp, #16]
  40e1bc:	ldp	x29, x30, [sp], #32
  40e1c0:	ret
  40e1c4:	stp	x29, x30, [sp, #-32]!
  40e1c8:	stp	x20, x19, [sp, #16]
  40e1cc:	mov	x29, sp
  40e1d0:	cbz	x0, 40e21c <ferror@plt+0xbbcc>
  40e1d4:	mov	x20, x0
  40e1d8:	mov	w0, #0x1                   	// #1
  40e1dc:	mov	w1, #0x30                  	// #48
  40e1e0:	bl	402230 <calloc@plt>
  40e1e4:	mov	x19, x0
  40e1e8:	mov	x0, x20
  40e1ec:	bl	40cc08 <ferror@plt+0xa5b8>
  40e1f0:	cbz	x19, 40e220 <ferror@plt+0xbbd0>
  40e1f4:	mov	w8, #0x4                   	// #4
  40e1f8:	str	w8, [x19]
  40e1fc:	ldr	x8, [x0, #24]
  40e200:	adrp	x9, 40c000 <ferror@plt+0x99b0>
  40e204:	adrp	x10, 40c000 <ferror@plt+0x99b0>
  40e208:	add	x9, x9, #0xf08
  40e20c:	add	x10, x10, #0xefc
  40e210:	str	x8, [x19, #8]
  40e214:	stp	x9, x10, [x19, #32]
  40e218:	b	40e220 <ferror@plt+0xbbd0>
  40e21c:	mov	x19, xzr
  40e220:	mov	x0, x19
  40e224:	ldp	x20, x19, [sp, #16]
  40e228:	ldp	x29, x30, [sp], #32
  40e22c:	ret
  40e230:	stp	x29, x30, [sp, #-48]!
  40e234:	str	x21, [sp, #16]
  40e238:	stp	x20, x19, [sp, #32]
  40e23c:	mov	x29, sp
  40e240:	cbz	x0, 40e294 <ferror@plt+0xbc44>
  40e244:	mov	x20, x0
  40e248:	mov	w0, #0x1                   	// #1
  40e24c:	mov	w1, #0x30                  	// #48
  40e250:	mov	w21, #0x1                   	// #1
  40e254:	bl	402230 <calloc@plt>
  40e258:	mov	x19, x0
  40e25c:	mov	x0, x20
  40e260:	bl	40cc08 <ferror@plt+0xa5b8>
  40e264:	cbz	x19, 40e298 <ferror@plt+0xbc48>
  40e268:	mov	w8, #0x5                   	// #5
  40e26c:	str	w8, [x19]
  40e270:	ldr	x8, [x0, #48]
  40e274:	adrp	x9, 40c000 <ferror@plt+0x99b0>
  40e278:	adrp	x10, 40e000 <ferror@plt+0xb9b0>
  40e27c:	add	x9, x9, #0xf2c
  40e280:	add	x10, x10, #0x574
  40e284:	stp	x9, x10, [x19, #32]
  40e288:	str	x8, [x19, #8]
  40e28c:	strb	w21, [x19, #4]
  40e290:	b	40e298 <ferror@plt+0xbc48>
  40e294:	mov	x19, xzr
  40e298:	mov	x0, x19
  40e29c:	ldp	x20, x19, [sp, #32]
  40e2a0:	ldr	x21, [sp, #16]
  40e2a4:	ldp	x29, x30, [sp], #48
  40e2a8:	ret
  40e2ac:	cbz	x0, 40e2c4 <ferror@plt+0xbc74>
  40e2b0:	ldr	x8, [x0, #16]
  40e2b4:	cbz	x8, 40e2c4 <ferror@plt+0xbc74>
  40e2b8:	ldr	x1, [x0, #32]
  40e2bc:	mov	x0, x8
  40e2c0:	br	x1
  40e2c4:	mov	x0, xzr
  40e2c8:	ret
  40e2cc:	stp	x29, x30, [sp, #-32]!
  40e2d0:	str	x19, [sp, #16]
  40e2d4:	mov	x29, sp
  40e2d8:	cbz	x0, 40e318 <ferror@plt+0xbcc8>
  40e2dc:	mov	x19, x0
  40e2e0:	ldr	x0, [x0, #16]
  40e2e4:	cbz	x0, 40e318 <ferror@plt+0xbcc8>
  40e2e8:	ldr	x1, [x19, #40]
  40e2ec:	cbz	x1, 40e314 <ferror@plt+0xbcc4>
  40e2f0:	ldrb	w8, [x19, #4]
  40e2f4:	cbz	w8, 40e324 <ferror@plt+0xbcd4>
  40e2f8:	ldr	x0, [x19, #24]
  40e2fc:	bl	402400 <free@plt>
  40e300:	ldr	x8, [x19, #40]
  40e304:	ldr	x0, [x19, #16]
  40e308:	blr	x8
  40e30c:	str	x0, [x19, #24]
  40e310:	b	40e318 <ferror@plt+0xbcc8>
  40e314:	mov	x0, xzr
  40e318:	ldr	x19, [sp, #16]
  40e31c:	ldp	x29, x30, [sp], #32
  40e320:	ret
  40e324:	ldr	x19, [sp, #16]
  40e328:	ldp	x29, x30, [sp], #32
  40e32c:	br	x1
  40e330:	cbz	x0, 40e364 <ferror@plt+0xbd14>
  40e334:	stp	x29, x30, [sp, #-32]!
  40e338:	str	x19, [sp, #16]
  40e33c:	mov	x19, x0
  40e340:	ldp	x0, x1, [x0, #8]
  40e344:	mov	x29, sp
  40e348:	cbz	x1, 40e350 <ferror@plt+0xbd00>
  40e34c:	bl	40ce18 <ferror@plt+0xa7c8>
  40e350:	str	x0, [x19, #16]
  40e354:	ldr	x19, [sp, #16]
  40e358:	cmp	x0, #0x0
  40e35c:	cset	w0, ne  // ne = any
  40e360:	ldp	x29, x30, [sp], #32
  40e364:	ret
  40e368:	stp	x29, x30, [sp, #-32]!
  40e36c:	str	x19, [sp, #16]
  40e370:	mov	x19, x0
  40e374:	ldr	x0, [x0, #24]
  40e378:	mov	x29, sp
  40e37c:	bl	402400 <free@plt>
  40e380:	mov	x0, x19
  40e384:	ldr	x19, [sp, #16]
  40e388:	ldp	x29, x30, [sp], #32
  40e38c:	b	402400 <free@plt>
  40e390:	stp	x29, x30, [sp, #-80]!
  40e394:	stp	x20, x19, [sp, #64]
  40e398:	mov	x19, x0
  40e39c:	mov	x0, x1
  40e3a0:	str	x25, [sp, #16]
  40e3a4:	stp	x24, x23, [sp, #32]
  40e3a8:	stp	x22, x21, [sp, #48]
  40e3ac:	mov	x29, sp
  40e3b0:	mov	x21, x2
  40e3b4:	mov	x22, x1
  40e3b8:	bl	402030 <strlen@plt>
  40e3bc:	mov	x24, x0
  40e3c0:	mov	x0, x21
  40e3c4:	bl	402030 <strlen@plt>
  40e3c8:	add	x23, x0, #0x1
  40e3cc:	add	x25, x24, #0x9
  40e3d0:	add	x0, x23, x25
  40e3d4:	bl	4021c0 <malloc@plt>
  40e3d8:	mov	x20, x0
  40e3dc:	cbz	x0, 40e430 <ferror@plt+0xbde0>
  40e3e0:	add	x2, x24, #0x1
  40e3e4:	add	x24, x20, x25
  40e3e8:	mov	x0, x20
  40e3ec:	str	x24, [x0], #8
  40e3f0:	mov	x1, x22
  40e3f4:	bl	401ff0 <memcpy@plt>
  40e3f8:	mov	x0, x24
  40e3fc:	mov	x1, x21
  40e400:	mov	x2, x23
  40e404:	bl	401ff0 <memcpy@plt>
  40e408:	ldr	x0, [x20]
  40e40c:	mov	w1, #0x9                   	// #9
  40e410:	mov	w2, #0x20                  	// #32
  40e414:	bl	40b0e8 <ferror@plt+0x8a98>
  40e418:	ldr	x0, [x19, #24]
  40e41c:	mov	x1, x20
  40e420:	bl	40cc10 <ferror@plt+0xa5c0>
  40e424:	cbz	x0, 40e430 <ferror@plt+0xbde0>
  40e428:	mov	x20, xzr
  40e42c:	str	x0, [x19, #24]
  40e430:	mov	x0, x20
  40e434:	ldp	x20, x19, [sp, #64]
  40e438:	ldp	x22, x21, [sp, #48]
  40e43c:	ldp	x24, x23, [sp, #32]
  40e440:	ldr	x25, [sp, #16]
  40e444:	ldp	x29, x30, [sp], #80
  40e448:	b	402400 <free@plt>
  40e44c:	stp	x29, x30, [sp, #-48]!
  40e450:	mov	x29, sp
  40e454:	str	x21, [sp, #16]
  40e458:	stp	x20, x19, [sp, #32]
  40e45c:	str	x3, [x29, #24]
  40e460:	cbz	x1, 40e564 <ferror@plt+0xbf14>
  40e464:	mov	x20, x2
  40e468:	cbz	x2, 40e564 <ferror@plt+0xbf14>
  40e46c:	mov	x21, x1
  40e470:	adrp	x1, 417000 <ferror@plt+0x149b0>
  40e474:	mov	x19, x0
  40e478:	add	x1, x1, #0x620
  40e47c:	mov	x0, x21
  40e480:	bl	402390 <strcmp@plt>
  40e484:	cbnz	w0, 40e4a0 <ferror@plt+0xbe50>
  40e488:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40e48c:	add	x1, x1, #0xa52
  40e490:	mov	w2, #0xa                   	// #10
  40e494:	mov	x0, x20
  40e498:	bl	4021e0 <strncmp@plt>
  40e49c:	cbz	w0, 40e504 <ferror@plt+0xbeb4>
  40e4a0:	mov	x0, x21
  40e4a4:	bl	40b1a8 <ferror@plt+0x8b58>
  40e4a8:	tbz	w0, #31, 40e4e8 <ferror@plt+0xbe98>
  40e4ac:	ldr	x0, [x19]
  40e4b0:	bl	40bcec <ferror@plt+0x969c>
  40e4b4:	cmp	w0, #0x3
  40e4b8:	b.lt	40e4e8 <ferror@plt+0xbe98>  // b.tstop
  40e4bc:	ldr	x0, [x19]
  40e4c0:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40e4c4:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  40e4c8:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  40e4cc:	add	x2, x2, #0x8bb
  40e4d0:	add	x4, x4, #0xa5f
  40e4d4:	add	x5, x5, #0xa75
  40e4d8:	mov	w1, #0x3                   	// #3
  40e4dc:	mov	w3, #0x1e9                 	// #489
  40e4e0:	mov	x6, x21
  40e4e4:	bl	40b9bc <ferror@plt+0x936c>
  40e4e8:	mov	x0, x19
  40e4ec:	mov	x1, x21
  40e4f0:	mov	x2, x20
  40e4f4:	ldp	x20, x19, [sp, #32]
  40e4f8:	ldr	x21, [sp, #16]
  40e4fc:	ldp	x29, x30, [sp], #48
  40e500:	b	40e390 <ferror@plt+0xbd40>
  40e504:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  40e508:	add	x1, x1, #0xa5d
  40e50c:	add	x0, x29, #0x18
  40e510:	bl	402360 <strsep@plt>
  40e514:	cbz	x0, 40e564 <ferror@plt+0xbf14>
  40e518:	adrp	x20, 41a000 <ferror@plt+0x179b0>
  40e51c:	add	x20, x20, #0xa5d
  40e520:	b	40e53c <ferror@plt+0xbeec>
  40e524:	mov	x0, x21
  40e528:	bl	402400 <free@plt>
  40e52c:	add	x0, x29, #0x18
  40e530:	mov	x1, x20
  40e534:	bl	402360 <strsep@plt>
  40e538:	cbz	x0, 40e564 <ferror@plt+0xbf14>
  40e53c:	bl	402280 <strdup@plt>
  40e540:	mov	x21, x0
  40e544:	cbz	x0, 40e524 <ferror@plt+0xbed4>
  40e548:	ldr	x0, [x19, #16]
  40e54c:	mov	x1, x21
  40e550:	bl	40cc10 <ferror@plt+0xa5c0>
  40e554:	cbz	x0, 40e524 <ferror@plt+0xbed4>
  40e558:	mov	x21, xzr
  40e55c:	str	x0, [x19, #16]
  40e560:	b	40e524 <ferror@plt+0xbed4>
  40e564:	ldp	x20, x19, [sp, #32]
  40e568:	ldr	x21, [sp, #16]
  40e56c:	ldp	x29, x30, [sp], #48
  40e570:	ret
  40e574:	stp	x29, x30, [sp, #-64]!
  40e578:	stp	x22, x21, [sp, #32]
  40e57c:	stp	x20, x19, [sp, #48]
  40e580:	ldr	x21, [x0, #16]
  40e584:	str	x23, [sp, #16]
  40e588:	mov	x29, sp
  40e58c:	ldr	w8, [x21, #24]
  40e590:	cbz	w8, 40e5ec <ferror@plt+0xbf9c>
  40e594:	ldr	x9, [x21, #8]
  40e598:	sub	w8, w8, #0x1
  40e59c:	ldr	x19, [x9, w8, uxtw #3]
  40e5a0:	ldr	x20, [x9]
  40e5a4:	mov	x0, x19
  40e5a8:	bl	402030 <strlen@plt>
  40e5ac:	add	x8, x19, x0
  40e5b0:	sub	x23, x8, x20
  40e5b4:	add	x19, x23, #0x6
  40e5b8:	ldr	w8, [x21, #28]
  40e5bc:	cbz	w8, 40e5fc <ferror@plt+0xbfac>
  40e5c0:	ldr	x9, [x21, #16]
  40e5c4:	sub	w8, w8, #0x1
  40e5c8:	ldr	x20, [x9, w8, uxtw #3]
  40e5cc:	ldr	x22, [x9]
  40e5d0:	mov	x0, x20
  40e5d4:	bl	402030 <strlen@plt>
  40e5d8:	add	x8, x20, x0
  40e5dc:	sub	x22, x8, x22
  40e5e0:	add	x8, x19, x22
  40e5e4:	add	x19, x8, #0x6
  40e5e8:	b	40e600 <ferror@plt+0xbfb0>
  40e5ec:	mov	x23, xzr
  40e5f0:	mov	w19, #0x1                   	// #1
  40e5f4:	ldr	w8, [x21, #28]
  40e5f8:	cbnz	w8, 40e5c0 <ferror@plt+0xbf70>
  40e5fc:	mov	x22, xzr
  40e600:	mov	x0, x19
  40e604:	bl	4021c0 <malloc@plt>
  40e608:	mov	x19, x0
  40e60c:	cbz	x0, 40e8a4 <ferror@plt+0xc254>
  40e610:	mov	x20, x19
  40e614:	cbz	x23, 40e740 <ferror@plt+0xc0f0>
  40e618:	mov	w9, #0x7270                	// #29296
  40e61c:	mov	w8, #0x20                  	// #32
  40e620:	movk	w9, #0x3a65, lsl #16
  40e624:	strb	w8, [x19, #4]
  40e628:	str	w9, [x19]
  40e62c:	ldr	x8, [x21, #8]
  40e630:	add	x20, x19, #0x5
  40e634:	add	x2, x23, #0x1
  40e638:	mov	x0, x20
  40e63c:	ldr	x1, [x8]
  40e640:	bl	401ff0 <memcpy@plt>
  40e644:	cmp	x23, #0x1
  40e648:	b.lt	40e740 <ferror@plt+0xc0f0>  // b.tstop
  40e64c:	add	x8, x23, x19
  40e650:	add	x8, x8, #0x5
  40e654:	add	x9, x19, #0x6
  40e658:	cmp	x8, x9
  40e65c:	csel	x10, x8, x9, hi  // hi = pmore
  40e660:	sub	x10, x10, x19
  40e664:	sub	x10, x10, #0x5
  40e668:	cmp	x10, #0x8
  40e66c:	b.cc	40e7a4 <ferror@plt+0xc154>  // b.lo, b.ul, b.last
  40e670:	and	x11, x10, #0xfffffffffffffff8
  40e674:	add	x20, x20, x11
  40e678:	mov	w12, #0x20                  	// #32
  40e67c:	mov	x13, x11
  40e680:	b	40e690 <ferror@plt+0xc040>
  40e684:	subs	x13, x13, #0x8
  40e688:	add	x9, x9, #0x8
  40e68c:	b.eq	40e738 <ferror@plt+0xc0e8>  // b.none
  40e690:	ldur	d0, [x9, #-1]
  40e694:	cmeq	v0.8b, v0.8b, #0
  40e698:	umov	w14, v0.b[0]
  40e69c:	tbnz	w14, #0, 40e6dc <ferror@plt+0xc08c>
  40e6a0:	umov	w14, v0.b[1]
  40e6a4:	tbnz	w14, #0, 40e6e8 <ferror@plt+0xc098>
  40e6a8:	umov	w14, v0.b[2]
  40e6ac:	tbnz	w14, #0, 40e6f4 <ferror@plt+0xc0a4>
  40e6b0:	umov	w14, v0.b[3]
  40e6b4:	tbnz	w14, #0, 40e700 <ferror@plt+0xc0b0>
  40e6b8:	umov	w14, v0.b[4]
  40e6bc:	tbnz	w14, #0, 40e70c <ferror@plt+0xc0bc>
  40e6c0:	umov	w14, v0.b[5]
  40e6c4:	tbnz	w14, #0, 40e718 <ferror@plt+0xc0c8>
  40e6c8:	umov	w14, v0.b[6]
  40e6cc:	tbnz	w14, #0, 40e724 <ferror@plt+0xc0d4>
  40e6d0:	umov	w14, v0.b[7]
  40e6d4:	tbz	w14, #0, 40e684 <ferror@plt+0xc034>
  40e6d8:	b	40e730 <ferror@plt+0xc0e0>
  40e6dc:	sturb	w12, [x9, #-1]
  40e6e0:	umov	w14, v0.b[1]
  40e6e4:	tbz	w14, #0, 40e6a8 <ferror@plt+0xc058>
  40e6e8:	strb	w12, [x9]
  40e6ec:	umov	w14, v0.b[2]
  40e6f0:	tbz	w14, #0, 40e6b0 <ferror@plt+0xc060>
  40e6f4:	strb	w12, [x9, #1]
  40e6f8:	umov	w14, v0.b[3]
  40e6fc:	tbz	w14, #0, 40e6b8 <ferror@plt+0xc068>
  40e700:	strb	w12, [x9, #2]
  40e704:	umov	w14, v0.b[4]
  40e708:	tbz	w14, #0, 40e6c0 <ferror@plt+0xc070>
  40e70c:	strb	w12, [x9, #3]
  40e710:	umov	w14, v0.b[5]
  40e714:	tbz	w14, #0, 40e6c8 <ferror@plt+0xc078>
  40e718:	strb	w12, [x9, #4]
  40e71c:	umov	w14, v0.b[6]
  40e720:	tbz	w14, #0, 40e6d0 <ferror@plt+0xc080>
  40e724:	strb	w12, [x9, #5]
  40e728:	umov	w14, v0.b[7]
  40e72c:	tbz	w14, #0, 40e684 <ferror@plt+0xc034>
  40e730:	strb	w12, [x9, #6]
  40e734:	b	40e684 <ferror@plt+0xc034>
  40e738:	cmp	x11, x10
  40e73c:	b.ne	40e7a4 <ferror@plt+0xc154>  // b.any
  40e740:	cbz	x22, 40e8a0 <ferror@plt+0xc250>
  40e744:	mov	w9, #0x6f70                	// #28528
  40e748:	mov	w8, #0x203a                	// #8250
  40e74c:	movk	w9, #0x7473, lsl #16
  40e750:	strh	w8, [x20, #4]
  40e754:	str	w9, [x20]
  40e758:	ldr	x8, [x21, #16]
  40e75c:	add	x21, x20, #0x6
  40e760:	add	x2, x22, #0x1
  40e764:	mov	x0, x21
  40e768:	ldr	x1, [x8]
  40e76c:	bl	401ff0 <memcpy@plt>
  40e770:	cmp	x22, #0x1
  40e774:	b.lt	40e7c8 <ferror@plt+0xc178>  // b.tstop
  40e778:	add	x8, x22, x20
  40e77c:	add	x8, x8, #0x6
  40e780:	add	x9, x20, #0x7
  40e784:	cmp	x8, x9
  40e788:	csel	x9, x8, x9, hi  // hi = pmore
  40e78c:	sub	x9, x9, x20
  40e790:	sub	x9, x9, #0x6
  40e794:	cmp	x9, #0x8
  40e798:	b.cs	40e7d0 <ferror@plt+0xc180>  // b.hs, b.nlast
  40e79c:	mov	x20, x21
  40e7a0:	b	40e8bc <ferror@plt+0xc26c>
  40e7a4:	mov	w9, #0x20                  	// #32
  40e7a8:	b	40e7b8 <ferror@plt+0xc168>
  40e7ac:	add	x20, x20, #0x1
  40e7b0:	cmp	x20, x8
  40e7b4:	b.cs	40e740 <ferror@plt+0xc0f0>  // b.hs, b.nlast
  40e7b8:	ldrb	w10, [x20]
  40e7bc:	cbnz	w10, 40e7ac <ferror@plt+0xc15c>
  40e7c0:	strb	w9, [x20]
  40e7c4:	b	40e7ac <ferror@plt+0xc15c>
  40e7c8:	mov	x20, x21
  40e7cc:	b	40e8a0 <ferror@plt+0xc250>
  40e7d0:	and	x10, x9, #0xfffffffffffffff8
  40e7d4:	add	x20, x21, x10
  40e7d8:	mov	w11, #0x20                  	// #32
  40e7dc:	mov	x12, x10
  40e7e0:	b	40e7f0 <ferror@plt+0xc1a0>
  40e7e4:	subs	x12, x12, #0x8
  40e7e8:	add	x21, x21, #0x8
  40e7ec:	b.eq	40e898 <ferror@plt+0xc248>  // b.none
  40e7f0:	ldr	d0, [x21]
  40e7f4:	cmeq	v0.8b, v0.8b, #0
  40e7f8:	umov	w13, v0.b[0]
  40e7fc:	tbnz	w13, #0, 40e83c <ferror@plt+0xc1ec>
  40e800:	umov	w13, v0.b[1]
  40e804:	tbnz	w13, #0, 40e848 <ferror@plt+0xc1f8>
  40e808:	umov	w13, v0.b[2]
  40e80c:	tbnz	w13, #0, 40e854 <ferror@plt+0xc204>
  40e810:	umov	w13, v0.b[3]
  40e814:	tbnz	w13, #0, 40e860 <ferror@plt+0xc210>
  40e818:	umov	w13, v0.b[4]
  40e81c:	tbnz	w13, #0, 40e86c <ferror@plt+0xc21c>
  40e820:	umov	w13, v0.b[5]
  40e824:	tbnz	w13, #0, 40e878 <ferror@plt+0xc228>
  40e828:	umov	w13, v0.b[6]
  40e82c:	tbnz	w13, #0, 40e884 <ferror@plt+0xc234>
  40e830:	umov	w13, v0.b[7]
  40e834:	tbz	w13, #0, 40e7e4 <ferror@plt+0xc194>
  40e838:	b	40e890 <ferror@plt+0xc240>
  40e83c:	strb	w11, [x21]
  40e840:	umov	w13, v0.b[1]
  40e844:	tbz	w13, #0, 40e808 <ferror@plt+0xc1b8>
  40e848:	strb	w11, [x21, #1]
  40e84c:	umov	w13, v0.b[2]
  40e850:	tbz	w13, #0, 40e810 <ferror@plt+0xc1c0>
  40e854:	strb	w11, [x21, #2]
  40e858:	umov	w13, v0.b[3]
  40e85c:	tbz	w13, #0, 40e818 <ferror@plt+0xc1c8>
  40e860:	strb	w11, [x21, #3]
  40e864:	umov	w13, v0.b[4]
  40e868:	tbz	w13, #0, 40e820 <ferror@plt+0xc1d0>
  40e86c:	strb	w11, [x21, #4]
  40e870:	umov	w13, v0.b[5]
  40e874:	tbz	w13, #0, 40e828 <ferror@plt+0xc1d8>
  40e878:	strb	w11, [x21, #5]
  40e87c:	umov	w13, v0.b[6]
  40e880:	tbz	w13, #0, 40e830 <ferror@plt+0xc1e0>
  40e884:	strb	w11, [x21, #6]
  40e888:	umov	w13, v0.b[7]
  40e88c:	tbz	w13, #0, 40e7e4 <ferror@plt+0xc194>
  40e890:	strb	w11, [x21, #7]
  40e894:	b	40e7e4 <ferror@plt+0xc194>
  40e898:	cmp	x10, x9
  40e89c:	b.ne	40e8bc <ferror@plt+0xc26c>  // b.any
  40e8a0:	strb	wzr, [x20]
  40e8a4:	mov	x0, x19
  40e8a8:	ldp	x20, x19, [sp, #48]
  40e8ac:	ldp	x22, x21, [sp, #32]
  40e8b0:	ldr	x23, [sp, #16]
  40e8b4:	ldp	x29, x30, [sp], #64
  40e8b8:	ret
  40e8bc:	mov	w9, #0x20                  	// #32
  40e8c0:	b	40e8d0 <ferror@plt+0xc280>
  40e8c4:	add	x20, x20, #0x1
  40e8c8:	cmp	x20, x8
  40e8cc:	b.cs	40e8a0 <ferror@plt+0xc250>  // b.hs, b.nlast
  40e8d0:	ldrb	w10, [x20]
  40e8d4:	cbnz	w10, 40e8c4 <ferror@plt+0xc274>
  40e8d8:	strb	w9, [x20]
  40e8dc:	b	40e8c4 <ferror@plt+0xc274>
  40e8e0:	stp	x29, x30, [sp, #-32]!
  40e8e4:	str	x19, [sp, #16]
  40e8e8:	mov	x29, sp
  40e8ec:	cbz	x0, 40e900 <ferror@plt+0xc2b0>
  40e8f0:	ldr	x19, [x0]
  40e8f4:	bl	402400 <free@plt>
  40e8f8:	mov	x0, x19
  40e8fc:	cbnz	x19, 40e8f0 <ferror@plt+0xc2a0>
  40e900:	ldr	x19, [sp, #16]
  40e904:	ldp	x29, x30, [sp], #32
  40e908:	ret
  40e90c:	sub	sp, sp, #0x40
  40e910:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  40e914:	add	x1, x1, #0x1b0
  40e918:	stp	x29, x30, [sp, #16]
  40e91c:	str	x21, [sp, #32]
  40e920:	stp	x20, x19, [sp, #48]
  40e924:	add	x29, sp, #0x10
  40e928:	bl	4021b0 <fopen@plt>
  40e92c:	cbz	x0, 40e9d0 <ferror@plt+0xc380>
  40e930:	mov	x19, x0
  40e934:	bl	4025a0 <__errno_location@plt>
  40e938:	mov	x20, x0
  40e93c:	str	wzr, [x0]
  40e940:	sub	x0, x29, #0x4
  40e944:	mov	w1, #0x4                   	// #4
  40e948:	mov	w2, #0x1                   	// #1
  40e94c:	mov	x3, x19
  40e950:	bl	4023e0 <fread@plt>
  40e954:	ldur	w8, [x29, #-4]
  40e958:	mov	w9, #0x7b0                 	// #1968
  40e95c:	movk	w9, #0x57f4, lsl #16
  40e960:	cmp	w8, w9
  40e964:	b.ne	40e9c8 <ferror@plt+0xc378>  // b.any
  40e968:	add	x0, x29, #0x18
  40e96c:	mov	w1, #0x4                   	// #4
  40e970:	mov	w2, #0x1                   	// #1
  40e974:	mov	x3, x19
  40e978:	str	wzr, [x20]
  40e97c:	bl	4023e0 <fread@plt>
  40e980:	ldrh	w8, [x29, #24]
  40e984:	cmp	w8, #0x200
  40e988:	b.ne	40e9c8 <ferror@plt+0xc378>  // b.any
  40e98c:	mov	w0, #0x10                  	// #16
  40e990:	bl	4021c0 <malloc@plt>
  40e994:	mov	x21, x0
  40e998:	str	x19, [x0]
  40e99c:	add	x0, x29, #0x1c
  40e9a0:	mov	w1, #0x4                   	// #4
  40e9a4:	mov	w2, #0x1                   	// #1
  40e9a8:	mov	x3, x19
  40e9ac:	str	wzr, [x20]
  40e9b0:	bl	4023e0 <fread@plt>
  40e9b4:	ldr	w8, [x29, #28]
  40e9b8:	rev	w8, w8
  40e9bc:	str	w8, [x21, #8]
  40e9c0:	str	wzr, [x20]
  40e9c4:	b	40e9d4 <ferror@plt+0xc384>
  40e9c8:	mov	x0, x19
  40e9cc:	bl	402180 <fclose@plt>
  40e9d0:	mov	x21, xzr
  40e9d4:	mov	x0, x21
  40e9d8:	ldp	x20, x19, [sp, #48]
  40e9dc:	ldr	x21, [sp, #32]
  40e9e0:	ldp	x29, x30, [sp, #16]
  40e9e4:	add	sp, sp, #0x40
  40e9e8:	ret
  40e9ec:	stp	x29, x30, [sp, #-32]!
  40e9f0:	str	x19, [sp, #16]
  40e9f4:	mov	x19, x0
  40e9f8:	ldr	x0, [x0]
  40e9fc:	mov	x29, sp
  40ea00:	bl	402180 <fclose@plt>
  40ea04:	mov	x0, x19
  40ea08:	ldr	x19, [sp, #16]
  40ea0c:	ldp	x29, x30, [sp], #32
  40ea10:	b	402400 <free@plt>
  40ea14:	sub	sp, sp, #0x40
  40ea18:	stp	x29, x30, [sp, #16]
  40ea1c:	stp	x20, x19, [sp, #48]
  40ea20:	ldr	x8, [x0]
  40ea24:	ldr	w9, [x0, #8]
  40ea28:	mov	w19, w1
  40ea2c:	str	x21, [sp, #32]
  40ea30:	mov	x0, x8
  40ea34:	mov	w1, w9
  40ea38:	add	x29, sp, #0x10
  40ea3c:	mov	x20, x2
  40ea40:	bl	40f8f8 <ferror@plt+0xd2a8>
  40ea44:	cbz	x0, 40ea78 <ferror@plt+0xc428>
  40ea48:	mov	x21, x0
  40ea4c:	mov	x0, sp
  40ea50:	bl	41628c <ferror@plt+0x13c3c>
  40ea54:	mov	x0, sp
  40ea58:	mov	x1, x20
  40ea5c:	bl	4163d8 <ferror@plt+0x13d88>
  40ea60:	mov	x1, sp
  40ea64:	mov	x0, x21
  40ea68:	mov	w2, w19
  40ea6c:	bl	40ea8c <ferror@plt+0xc43c>
  40ea70:	mov	x0, sp
  40ea74:	bl	416294 <ferror@plt+0x13c44>
  40ea78:	ldp	x20, x19, [sp, #48]
  40ea7c:	ldr	x21, [sp, #32]
  40ea80:	ldp	x29, x30, [sp, #16]
  40ea84:	add	sp, sp, #0x40
  40ea88:	ret
  40ea8c:	stp	x29, x30, [sp, #-80]!
  40ea90:	stp	x26, x25, [sp, #16]
  40ea94:	stp	x24, x23, [sp, #32]
  40ea98:	stp	x22, x21, [sp, #48]
  40ea9c:	stp	x20, x19, [sp, #64]
  40eaa0:	ldr	x8, [x0, #8]
  40eaa4:	mov	x19, x0
  40eaa8:	mov	x21, x1
  40eaac:	mov	x0, x1
  40eab0:	mov	x1, x8
  40eab4:	mov	x29, sp
  40eab8:	mov	w20, w2
  40eabc:	bl	4163d8 <ferror@plt+0x13d88>
  40eac0:	ldr	x26, [x19, #16]
  40eac4:	mov	w22, w0
  40eac8:	cbz	x26, 40eb30 <ferror@plt+0xc4e0>
  40eacc:	adrp	x23, 419000 <ferror@plt+0x169b0>
  40ead0:	adrp	x24, 416000 <ferror@plt+0x139b0>
  40ead4:	add	x23, x23, #0x105
  40ead8:	add	x24, x24, #0x87d
  40eadc:	ldr	x1, [x21]
  40eae0:	ldr	w2, [x21, #12]
  40eae4:	mov	w0, w20
  40eae8:	bl	40b418 <ferror@plt+0x8dc8>
  40eaec:	mov	w2, #0x1                   	// #1
  40eaf0:	mov	w0, w20
  40eaf4:	mov	x1, x23
  40eaf8:	bl	40b418 <ferror@plt+0x8dc8>
  40eafc:	add	x25, x26, #0x10
  40eb00:	mov	x0, x25
  40eb04:	bl	402030 <strlen@plt>
  40eb08:	mov	x2, x0
  40eb0c:	mov	w0, w20
  40eb10:	mov	x1, x25
  40eb14:	bl	40b418 <ferror@plt+0x8dc8>
  40eb18:	mov	w2, #0x1                   	// #1
  40eb1c:	mov	w0, w20
  40eb20:	mov	x1, x24
  40eb24:	bl	40b418 <ferror@plt+0x8dc8>
  40eb28:	ldr	x26, [x26]
  40eb2c:	cbnz	x26, 40eadc <ferror@plt+0xc48c>
  40eb30:	ldrb	w23, [x19, #24]
  40eb34:	ldrb	w8, [x19, #25]
  40eb38:	cmp	w23, w8
  40eb3c:	b.ls	40eb88 <ferror@plt+0xc538>  // b.plast
  40eb40:	mov	x0, x21
  40eb44:	mov	w1, w22
  40eb48:	bl	416504 <ferror@plt+0x13eb4>
  40eb4c:	ldr	x0, [x19, #8]
  40eb50:	bl	402400 <free@plt>
  40eb54:	ldr	x0, [x19, #16]
  40eb58:	cbz	x0, 40eb6c <ferror@plt+0xc51c>
  40eb5c:	ldr	x20, [x0]
  40eb60:	bl	402400 <free@plt>
  40eb64:	mov	x0, x20
  40eb68:	cbnz	x20, 40eb5c <ferror@plt+0xc50c>
  40eb6c:	mov	x0, x19
  40eb70:	ldp	x20, x19, [sp, #64]
  40eb74:	ldp	x22, x21, [sp, #48]
  40eb78:	ldp	x24, x23, [sp, #32]
  40eb7c:	ldp	x26, x25, [sp, #16]
  40eb80:	ldp	x29, x30, [sp], #80
  40eb84:	b	402400 <free@plt>
  40eb88:	add	x25, x19, #0x1c
  40eb8c:	mov	w8, w23
  40eb90:	cmp	w23, w8, uxtb
  40eb94:	b.cc	40ebd4 <ferror@plt+0xc584>  // b.lo, b.ul, b.last
  40eb98:	sub	x8, x25, w8, uxtb #2
  40eb9c:	ldr	x0, [x19]
  40eba0:	ldr	w1, [x8, x23, lsl #2]
  40eba4:	bl	40f8f8 <ferror@plt+0xd2a8>
  40eba8:	cbz	x0, 40ebd4 <ferror@plt+0xc584>
  40ebac:	mov	x24, x0
  40ebb0:	mov	x0, x21
  40ebb4:	mov	w1, w23
  40ebb8:	bl	416354 <ferror@plt+0x13d04>
  40ebbc:	mov	x0, x24
  40ebc0:	mov	x1, x21
  40ebc4:	mov	w2, w20
  40ebc8:	bl	40ea8c <ferror@plt+0xc43c>
  40ebcc:	mov	x0, x21
  40ebd0:	bl	4164c4 <ferror@plt+0x13e74>
  40ebd4:	ldrb	w8, [x19, #25]
  40ebd8:	cmp	w23, w8
  40ebdc:	b.cs	40eb40 <ferror@plt+0xc4f0>  // b.hs, b.nlast
  40ebe0:	ldrb	w8, [x19, #24]
  40ebe4:	add	x23, x23, #0x1
  40ebe8:	cmp	w23, w8, uxtb
  40ebec:	b.cs	40eb98 <ferror@plt+0xc548>  // b.hs, b.nlast
  40ebf0:	b	40ebd4 <ferror@plt+0xc584>
  40ebf4:	stp	x29, x30, [sp, #-64]!
  40ebf8:	stp	x22, x21, [sp, #32]
  40ebfc:	stp	x20, x19, [sp, #48]
  40ec00:	ldr	x8, [x0]
  40ec04:	ldr	w9, [x0, #8]
  40ec08:	mov	x20, x1
  40ec0c:	str	x23, [sp, #16]
  40ec10:	mov	x0, x8
  40ec14:	mov	w1, w9
  40ec18:	mov	x29, sp
  40ec1c:	bl	40f8f8 <ferror@plt+0xd2a8>
  40ec20:	cbz	x0, 40ed0c <ferror@plt+0xc6bc>
  40ec24:	mov	x19, x0
  40ec28:	mov	w22, wzr
  40ec2c:	ldr	x8, [x19, #8]
  40ec30:	sxtw	x11, w22
  40ec34:	ldrb	w9, [x20, x11]
  40ec38:	ldrb	w10, [x8]
  40ec3c:	cbz	w10, 40ec6c <ferror@plt+0xc61c>
  40ec40:	add	x11, x20, x11
  40ec44:	mov	w12, #0x1                   	// #1
  40ec48:	and	w10, w10, #0xff
  40ec4c:	cmp	w10, w9, uxtb
  40ec50:	b.ne	40ece4 <ferror@plt+0xc694>  // b.any
  40ec54:	ldrb	w10, [x8, w12, uxtw]
  40ec58:	ldrb	w9, [x11, x12]
  40ec5c:	add	x12, x12, #0x1
  40ec60:	cbnz	w10, 40ec48 <ferror@plt+0xc5f8>
  40ec64:	add	w10, w22, w12
  40ec68:	sub	w22, w10, #0x1
  40ec6c:	cbz	w9, 40ed28 <ferror@plt+0xc6d8>
  40ec70:	ldrb	w10, [x19, #24]
  40ec74:	cmp	w9, w10
  40ec78:	b.cc	40ec88 <ferror@plt+0xc638>  // b.lo, b.ul, b.last
  40ec7c:	ldrb	w11, [x19, #25]
  40ec80:	cmp	w11, w9
  40ec84:	b.cs	40ec90 <ferror@plt+0xc640>  // b.hs, b.nlast
  40ec88:	mov	x21, xzr
  40ec8c:	b	40ecac <ferror@plt+0xc65c>
  40ec90:	sub	x8, x9, x10
  40ec94:	add	x8, x19, x8, lsl #2
  40ec98:	ldr	x0, [x19]
  40ec9c:	ldr	w1, [x8, #28]
  40eca0:	bl	40f8f8 <ferror@plt+0xd2a8>
  40eca4:	ldr	x8, [x19, #8]
  40eca8:	mov	x21, x0
  40ecac:	mov	x0, x8
  40ecb0:	bl	402400 <free@plt>
  40ecb4:	ldr	x0, [x19, #16]
  40ecb8:	cbz	x0, 40eccc <ferror@plt+0xc67c>
  40ecbc:	ldr	x23, [x0]
  40ecc0:	bl	402400 <free@plt>
  40ecc4:	mov	x0, x23
  40ecc8:	cbnz	x23, 40ecbc <ferror@plt+0xc66c>
  40eccc:	mov	x0, x19
  40ecd0:	bl	402400 <free@plt>
  40ecd4:	add	w22, w22, #0x1
  40ecd8:	mov	x19, x21
  40ecdc:	cbnz	x21, 40ec2c <ferror@plt+0xc5dc>
  40ece0:	b	40ed0c <ferror@plt+0xc6bc>
  40ece4:	mov	x0, x8
  40ece8:	bl	402400 <free@plt>
  40ecec:	ldr	x0, [x19, #16]
  40ecf0:	cbz	x0, 40ed04 <ferror@plt+0xc6b4>
  40ecf4:	ldr	x20, [x0]
  40ecf8:	bl	402400 <free@plt>
  40ecfc:	mov	x0, x20
  40ed00:	cbnz	x20, 40ecf4 <ferror@plt+0xc6a4>
  40ed04:	mov	x0, x19
  40ed08:	bl	402400 <free@plt>
  40ed0c:	mov	x20, xzr
  40ed10:	mov	x0, x20
  40ed14:	ldp	x20, x19, [sp, #48]
  40ed18:	ldp	x22, x21, [sp, #32]
  40ed1c:	ldr	x23, [sp, #16]
  40ed20:	ldp	x29, x30, [sp], #64
  40ed24:	ret
  40ed28:	ldr	x9, [x19, #16]
  40ed2c:	cbz	x9, 40ed44 <ferror@plt+0xc6f4>
  40ed30:	add	x0, x9, #0x10
  40ed34:	bl	402280 <strdup@plt>
  40ed38:	ldr	x8, [x19, #8]
  40ed3c:	mov	x20, x0
  40ed40:	b	40ed48 <ferror@plt+0xc6f8>
  40ed44:	mov	x20, xzr
  40ed48:	mov	x0, x8
  40ed4c:	bl	402400 <free@plt>
  40ed50:	ldr	x0, [x19, #16]
  40ed54:	cbz	x0, 40ed68 <ferror@plt+0xc718>
  40ed58:	ldr	x21, [x0]
  40ed5c:	bl	402400 <free@plt>
  40ed60:	mov	x0, x21
  40ed64:	cbnz	x21, 40ed58 <ferror@plt+0xc708>
  40ed68:	mov	x0, x19
  40ed6c:	bl	402400 <free@plt>
  40ed70:	b	40ed10 <ferror@plt+0xc6c0>
  40ed74:	sub	sp, sp, #0x80
  40ed78:	stp	x29, x30, [sp, #32]
  40ed7c:	stp	x28, x27, [sp, #48]
  40ed80:	stp	x26, x25, [sp, #64]
  40ed84:	stp	x24, x23, [sp, #80]
  40ed88:	stp	x22, x21, [sp, #96]
  40ed8c:	stp	x20, x19, [sp, #112]
  40ed90:	ldr	x8, [x0]
  40ed94:	ldr	w9, [x0, #8]
  40ed98:	mov	x20, x1
  40ed9c:	add	x29, sp, #0x20
  40eda0:	mov	x0, x8
  40eda4:	mov	w1, w9
  40eda8:	bl	40f8f8 <ferror@plt+0xd2a8>
  40edac:	mov	x22, x0
  40edb0:	add	x0, sp, #0x10
  40edb4:	str	xzr, [sp, #8]
  40edb8:	bl	41628c <ferror@plt+0x13c3c>
  40edbc:	cbz	x22, 40f008 <ferror@plt+0xc9b8>
  40edc0:	mov	x27, #0x1                   	// #1
  40edc4:	movk	x27, #0x20, lsl #16
  40edc8:	mov	w8, wzr
  40edcc:	mov	w24, #0x3f                  	// #63
  40edd0:	mov	w25, #0x2a                  	// #42
  40edd4:	mov	w26, #0x1                   	// #1
  40edd8:	movk	x27, #0x2, lsl #48
  40eddc:	ldr	x0, [x22, #8]
  40ede0:	mov	x21, xzr
  40ede4:	mov	x19, x22
  40ede8:	mov	w28, w8
  40edec:	ldrb	w8, [x0, x21]
  40edf0:	sub	w9, w8, #0x2a
  40edf4:	cmp	w9, #0x31
  40edf8:	b.hi	40ee08 <ferror@plt+0xc7b8>  // b.pmore
  40edfc:	lsl	x9, x26, x9
  40ee00:	tst	x9, x27
  40ee04:	b.ne	40efec <ferror@plt+0xc99c>  // b.any
  40ee08:	cbz	w8, 40ee24 <ferror@plt+0xc7d4>
  40ee0c:	add	w9, w28, w21
  40ee10:	ldrb	w9, [x20, w9, sxtw]
  40ee14:	cmp	w8, w9
  40ee18:	b.ne	40efc4 <ferror@plt+0xc974>  // b.any
  40ee1c:	add	x21, x21, #0x1
  40ee20:	b	40edec <ferror@plt+0xc79c>
  40ee24:	ldrb	w8, [x19, #24]
  40ee28:	add	x23, x28, x21
  40ee2c:	cmp	x8, #0x2a
  40ee30:	b.hi	40ee8c <ferror@plt+0xc83c>  // b.pmore
  40ee34:	ldrb	w9, [x19, #25]
  40ee38:	cmp	w9, #0x2a
  40ee3c:	b.cc	40ee88 <ferror@plt+0xc838>  // b.lo, b.ul, b.last
  40ee40:	sub	x8, x25, x8
  40ee44:	add	x8, x19, x8, lsl #2
  40ee48:	ldr	x0, [x19]
  40ee4c:	ldr	w1, [x8, #28]
  40ee50:	bl	40f8f8 <ferror@plt+0xd2a8>
  40ee54:	cbz	x0, 40ee88 <ferror@plt+0xc838>
  40ee58:	mov	x22, x0
  40ee5c:	add	x0, sp, #0x10
  40ee60:	mov	w1, #0x2a                  	// #42
  40ee64:	bl	416354 <ferror@plt+0x13d04>
  40ee68:	add	x3, x20, w23, sxtw
  40ee6c:	add	x2, sp, #0x10
  40ee70:	add	x4, sp, #0x8
  40ee74:	mov	x0, x22
  40ee78:	mov	w1, wzr
  40ee7c:	bl	40fc00 <ferror@plt+0xd5b0>
  40ee80:	add	x0, sp, #0x10
  40ee84:	bl	4164c4 <ferror@plt+0x13e74>
  40ee88:	ldrb	w8, [x19, #24]
  40ee8c:	cmp	w8, #0x3f
  40ee90:	b.hi	40eee8 <ferror@plt+0xc898>  // b.pmore
  40ee94:	ldrb	w9, [x19, #25]
  40ee98:	cmp	w9, #0x3f
  40ee9c:	b.cc	40eee8 <ferror@plt+0xc898>  // b.lo, b.ul, b.last
  40eea0:	sub	x8, x24, x8
  40eea4:	add	x8, x19, x8, lsl #2
  40eea8:	ldr	x0, [x19]
  40eeac:	ldr	w1, [x8, #28]
  40eeb0:	bl	40f8f8 <ferror@plt+0xd2a8>
  40eeb4:	cbz	x0, 40eee8 <ferror@plt+0xc898>
  40eeb8:	mov	x22, x0
  40eebc:	add	x0, sp, #0x10
  40eec0:	mov	w1, #0x3f                  	// #63
  40eec4:	bl	416354 <ferror@plt+0x13d04>
  40eec8:	add	x3, x20, w23, sxtw
  40eecc:	add	x2, sp, #0x10
  40eed0:	add	x4, sp, #0x8
  40eed4:	mov	x0, x22
  40eed8:	mov	w1, wzr
  40eedc:	bl	40fc00 <ferror@plt+0xd5b0>
  40eee0:	add	x0, sp, #0x10
  40eee4:	bl	4164c4 <ferror@plt+0x13e74>
  40eee8:	ldrb	w8, [x19, #24]
  40eeec:	cmp	x8, #0x5b
  40eef0:	b.hi	40ef4c <ferror@plt+0xc8fc>  // b.pmore
  40eef4:	ldrb	w9, [x19, #25]
  40eef8:	cmp	w9, #0x5b
  40eefc:	b.cc	40ef4c <ferror@plt+0xc8fc>  // b.lo, b.ul, b.last
  40ef00:	mov	w9, #0x5b                  	// #91
  40ef04:	sub	x8, x9, x8
  40ef08:	add	x8, x19, x8, lsl #2
  40ef0c:	ldr	x0, [x19]
  40ef10:	ldr	w1, [x8, #28]
  40ef14:	bl	40f8f8 <ferror@plt+0xd2a8>
  40ef18:	cbz	x0, 40ef4c <ferror@plt+0xc8fc>
  40ef1c:	mov	x22, x0
  40ef20:	add	x0, sp, #0x10
  40ef24:	mov	w1, #0x5b                  	// #91
  40ef28:	bl	416354 <ferror@plt+0x13d04>
  40ef2c:	add	x3, x20, w23, sxtw
  40ef30:	add	x2, sp, #0x10
  40ef34:	add	x4, sp, #0x8
  40ef38:	mov	x0, x22
  40ef3c:	mov	w1, wzr
  40ef40:	bl	40fc00 <ferror@plt+0xd5b0>
  40ef44:	add	x0, sp, #0x10
  40ef48:	bl	4164c4 <ferror@plt+0x13e74>
  40ef4c:	ldrb	w8, [x20, w23, sxtw]
  40ef50:	cbz	x8, 40f034 <ferror@plt+0xc9e4>
  40ef54:	ldrb	w9, [x19, #24]
  40ef58:	cmp	w8, w9
  40ef5c:	b.cc	40ef6c <ferror@plt+0xc91c>  // b.lo, b.ul, b.last
  40ef60:	ldrb	w10, [x19, #25]
  40ef64:	cmp	w10, w8
  40ef68:	b.cs	40ef74 <ferror@plt+0xc924>  // b.hs, b.nlast
  40ef6c:	mov	x22, xzr
  40ef70:	b	40ef8c <ferror@plt+0xc93c>
  40ef74:	sub	x8, x8, x9
  40ef78:	add	x8, x19, x8, lsl #2
  40ef7c:	ldr	x0, [x19]
  40ef80:	ldr	w1, [x8, #28]
  40ef84:	bl	40f8f8 <ferror@plt+0xd2a8>
  40ef88:	mov	x22, x0
  40ef8c:	ldr	x0, [x19, #8]
  40ef90:	bl	402400 <free@plt>
  40ef94:	ldr	x0, [x19, #16]
  40ef98:	cbz	x0, 40efac <ferror@plt+0xc95c>
  40ef9c:	ldr	x23, [x0]
  40efa0:	bl	402400 <free@plt>
  40efa4:	mov	x0, x23
  40efa8:	cbnz	x23, 40ef9c <ferror@plt+0xc94c>
  40efac:	mov	x0, x19
  40efb0:	bl	402400 <free@plt>
  40efb4:	add	w8, w28, w21
  40efb8:	add	w8, w8, #0x1
  40efbc:	cbnz	x22, 40eddc <ferror@plt+0xc78c>
  40efc0:	b	40f008 <ferror@plt+0xc9b8>
  40efc4:	bl	402400 <free@plt>
  40efc8:	ldr	x0, [x19, #16]
  40efcc:	cbz	x0, 40efe0 <ferror@plt+0xc990>
  40efd0:	ldr	x20, [x0]
  40efd4:	bl	402400 <free@plt>
  40efd8:	mov	x0, x20
  40efdc:	cbnz	x20, 40efd0 <ferror@plt+0xc980>
  40efe0:	mov	x0, x19
  40efe4:	bl	402400 <free@plt>
  40efe8:	b	40f008 <ferror@plt+0xc9b8>
  40efec:	add	w8, w28, w21
  40eff0:	add	x3, x20, w8, sxtw
  40eff4:	add	x2, sp, #0x10
  40eff8:	add	x4, sp, #0x8
  40effc:	mov	x0, x19
  40f000:	mov	w1, w21
  40f004:	bl	40fc00 <ferror@plt+0xd5b0>
  40f008:	add	x0, sp, #0x10
  40f00c:	bl	416294 <ferror@plt+0x13c44>
  40f010:	ldr	x0, [sp, #8]
  40f014:	ldp	x20, x19, [sp, #112]
  40f018:	ldp	x22, x21, [sp, #96]
  40f01c:	ldp	x24, x23, [sp, #80]
  40f020:	ldp	x26, x25, [sp, #64]
  40f024:	ldp	x28, x27, [sp, #48]
  40f028:	ldp	x29, x30, [sp, #32]
  40f02c:	add	sp, sp, #0x80
  40f030:	ret
  40f034:	ldr	x23, [x19, #16]
  40f038:	cbnz	x23, 40f068 <ferror@plt+0xca18>
  40f03c:	ldr	x0, [x19, #8]
  40f040:	bl	402400 <free@plt>
  40f044:	ldr	x0, [x19, #16]
  40f048:	cbz	x0, 40efe0 <ferror@plt+0xc990>
  40f04c:	ldr	x20, [x0]
  40f050:	bl	402400 <free@plt>
  40f054:	mov	x0, x20
  40f058:	cbnz	x20, 40f04c <ferror@plt+0xc9fc>
  40f05c:	b	40efe0 <ferror@plt+0xc990>
  40f060:	ldr	x23, [x23]
  40f064:	cbz	x23, 40f03c <ferror@plt+0xc9ec>
  40f068:	ldr	x8, [sp, #8]
  40f06c:	ldp	w22, w20, [x23, #8]
  40f070:	cbz	x8, 40f09c <ferror@plt+0xca4c>
  40f074:	ldr	w9, [x8, #8]
  40f078:	cmp	w9, w22
  40f07c:	b.cs	40f09c <ferror@plt+0xca4c>  // b.hs, b.nlast
  40f080:	mov	x24, x8
  40f084:	ldr	x8, [x8]
  40f088:	cbz	x8, 40f0a0 <ferror@plt+0xca50>
  40f08c:	ldr	w9, [x8, #8]
  40f090:	cmp	w9, w22
  40f094:	b.cc	40f080 <ferror@plt+0xca30>  // b.lo, b.ul, b.last
  40f098:	b	40f0a0 <ferror@plt+0xca50>
  40f09c:	add	x24, sp, #0x8
  40f0a0:	add	x0, x20, #0x11
  40f0a4:	bl	4021c0 <malloc@plt>
  40f0a8:	cbz	x0, 40f060 <ferror@plt+0xca10>
  40f0ac:	ldr	x8, [x24]
  40f0b0:	stp	w22, w20, [x0, #8]
  40f0b4:	add	x22, x0, #0x10
  40f0b8:	mov	x21, x0
  40f0bc:	add	x1, x23, #0x10
  40f0c0:	str	x8, [x0]
  40f0c4:	mov	x0, x22
  40f0c8:	mov	x2, x20
  40f0cc:	bl	401ff0 <memcpy@plt>
  40f0d0:	strb	wzr, [x22, x20]
  40f0d4:	str	x21, [x24]
  40f0d8:	b	40f060 <ferror@plt+0xca10>
  40f0dc:	sub	sp, sp, #0xc0
  40f0e0:	stp	x20, x19, [sp, #176]
  40f0e4:	mov	x20, x0
  40f0e8:	mov	w0, #0x20                  	// #32
  40f0ec:	stp	x29, x30, [sp, #128]
  40f0f0:	stp	x24, x23, [sp, #144]
  40f0f4:	stp	x22, x21, [sp, #160]
  40f0f8:	add	x29, sp, #0x80
  40f0fc:	mov	x22, x2
  40f100:	mov	x21, x1
  40f104:	bl	4021c0 <malloc@plt>
  40f108:	cbz	x0, 40f1c4 <ferror@plt+0xcb74>
  40f10c:	mov	x19, x0
  40f110:	mov	w1, #0x80000               	// #524288
  40f114:	mov	x0, x21
  40f118:	bl	4021d0 <open@plt>
  40f11c:	tbnz	w0, #31, 40f2dc <ferror@plt+0xcc8c>
  40f120:	mov	w21, w0
  40f124:	mov	x2, sp
  40f128:	mov	w0, wzr
  40f12c:	mov	w1, w21
  40f130:	bl	4024f0 <__fxstat@plt>
  40f134:	tbnz	w0, #31, 40f2d4 <ferror@plt+0xcc84>
  40f138:	ldr	x1, [sp, #48]
  40f13c:	cmp	x1, #0xc
  40f140:	b.cc	40f2d4 <ferror@plt+0xcc84>  // b.lo, b.ul, b.last
  40f144:	mov	w2, #0x1                   	// #1
  40f148:	mov	w3, #0x2                   	// #2
  40f14c:	mov	x0, xzr
  40f150:	mov	w4, w21
  40f154:	mov	x5, xzr
  40f158:	bl	4023c0 <mmap@plt>
  40f15c:	cmn	x0, #0x1
  40f160:	str	x0, [x19, #8]
  40f164:	b.eq	40f200 <ferror@plt+0xcbb0>  // b.none
  40f168:	ldr	w24, [x0]
  40f16c:	mov	w8, #0x7b0                 	// #1968
  40f170:	movk	w8, #0x57f4, lsl #16
  40f174:	mov	x23, x0
  40f178:	cmp	w24, w8
  40f17c:	b.ne	40f244 <ferror@plt+0xcbf4>  // b.any
  40f180:	ldr	w8, [x23, #4]
  40f184:	rev	w8, w8
  40f188:	lsr	w24, w8, #16
  40f18c:	cmp	w24, #0x2
  40f190:	b.ne	40f288 <ferror@plt+0xcc38>  // b.any
  40f194:	ldr	w8, [x23, #8]
  40f198:	ldr	x9, [sp, #48]
  40f19c:	mov	w0, w21
  40f1a0:	str	x20, [x19]
  40f1a4:	rev	w8, w8
  40f1a8:	str	x9, [x19, #24]
  40f1ac:	str	w8, [x19, #16]
  40f1b0:	bl	4022b0 <close@plt>
  40f1b4:	mov	x0, sp
  40f1b8:	bl	40b98c <ferror@plt+0x933c>
  40f1bc:	str	x0, [x22]
  40f1c0:	b	40f2e8 <ferror@plt+0xcc98>
  40f1c4:	mov	x0, x20
  40f1c8:	bl	40bcec <ferror@plt+0x969c>
  40f1cc:	cmp	w0, #0x3
  40f1d0:	b.lt	40f2e4 <ferror@plt+0xcc94>  // b.tstop
  40f1d4:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40f1d8:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  40f1dc:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  40f1e0:	add	x2, x2, #0xad0
  40f1e4:	add	x4, x4, #0xae8
  40f1e8:	add	x5, x5, #0xaf6
  40f1ec:	mov	w1, #0x3                   	// #3
  40f1f0:	mov	w3, #0x2f7                 	// #759
  40f1f4:	mov	x0, x20
  40f1f8:	bl	40b9bc <ferror@plt+0x936c>
  40f1fc:	b	40f2e4 <ferror@plt+0xcc94>
  40f200:	mov	x0, x20
  40f204:	bl	40bcec <ferror@plt+0x969c>
  40f208:	cmp	w0, #0x3
  40f20c:	b.lt	40f2d4 <ferror@plt+0xcc84>  // b.tstop
  40f210:	ldr	x6, [sp, #48]
  40f214:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40f218:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  40f21c:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  40f220:	add	x2, x2, #0xad0
  40f224:	add	x4, x4, #0xae8
  40f228:	add	x5, x5, #0xb02
  40f22c:	mov	w1, #0x3                   	// #3
  40f230:	mov	w3, #0x308                 	// #776
  40f234:	mov	x0, x20
  40f238:	mov	w7, w21
  40f23c:	bl	40b9bc <ferror@plt+0x936c>
  40f240:	b	40f2d4 <ferror@plt+0xcc84>
  40f244:	mov	x0, x20
  40f248:	bl	40bcec <ferror@plt+0x969c>
  40f24c:	cmp	w0, #0x3
  40f250:	b.lt	40f2c8 <ferror@plt+0xcc78>  // b.tstop
  40f254:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40f258:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  40f25c:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  40f260:	mov	w7, #0xf457                	// #62551
  40f264:	rev	w6, w24
  40f268:	add	x2, x2, #0xad0
  40f26c:	add	x4, x4, #0xae8
  40f270:	add	x5, x5, #0xb36
  40f274:	mov	w1, #0x3                   	// #3
  40f278:	mov	w3, #0x313                 	// #787
  40f27c:	movk	w7, #0xb007, lsl #16
  40f280:	mov	x0, x20
  40f284:	b	40f2c4 <ferror@plt+0xcc74>
  40f288:	mov	x0, x20
  40f28c:	bl	40bcec <ferror@plt+0x969c>
  40f290:	cmp	w0, #0x3
  40f294:	b.lt	40f2c8 <ferror@plt+0xcc78>  // b.tstop
  40f298:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  40f29c:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  40f2a0:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  40f2a4:	add	x2, x2, #0xad0
  40f2a8:	add	x4, x4, #0xae8
  40f2ac:	add	x5, x5, #0xb5a
  40f2b0:	mov	w1, #0x3                   	// #3
  40f2b4:	mov	w3, #0x319                 	// #793
  40f2b8:	mov	w7, #0x2                   	// #2
  40f2bc:	mov	x0, x20
  40f2c0:	mov	w6, w24
  40f2c4:	bl	40b9bc <ferror@plt+0x936c>
  40f2c8:	ldr	x1, [sp, #48]
  40f2cc:	mov	x0, x23
  40f2d0:	bl	402480 <munmap@plt>
  40f2d4:	mov	w0, w21
  40f2d8:	bl	4022b0 <close@plt>
  40f2dc:	mov	x0, x19
  40f2e0:	bl	402400 <free@plt>
  40f2e4:	mov	x19, xzr
  40f2e8:	mov	x0, x19
  40f2ec:	ldp	x20, x19, [sp, #176]
  40f2f0:	ldp	x22, x21, [sp, #160]
  40f2f4:	ldp	x24, x23, [sp, #144]
  40f2f8:	ldp	x29, x30, [sp, #128]
  40f2fc:	add	sp, sp, #0xc0
  40f300:	ret
  40f304:	stp	x29, x30, [sp, #-32]!
  40f308:	str	x19, [sp, #16]
  40f30c:	mov	x19, x0
  40f310:	ldr	x0, [x0, #8]
  40f314:	ldr	x1, [x19, #24]
  40f318:	mov	x29, sp
  40f31c:	bl	402480 <munmap@plt>
  40f320:	mov	x0, x19
  40f324:	ldr	x19, [sp, #16]
  40f328:	ldp	x29, x30, [sp], #32
  40f32c:	b	402400 <free@plt>
  40f330:	sub	sp, sp, #0x40
  40f334:	stp	x29, x30, [sp, #16]
  40f338:	stp	x20, x19, [sp, #48]
  40f33c:	ldr	w8, [x0, #16]
  40f340:	mov	w19, w1
  40f344:	str	x21, [sp, #32]
  40f348:	add	x29, sp, #0x10
  40f34c:	mov	w1, w8
  40f350:	mov	x20, x2
  40f354:	bl	40fe24 <ferror@plt+0xd7d4>
  40f358:	cbz	x0, 40f38c <ferror@plt+0xcd3c>
  40f35c:	mov	x21, x0
  40f360:	mov	x0, sp
  40f364:	bl	41628c <ferror@plt+0x13c3c>
  40f368:	mov	x0, sp
  40f36c:	mov	x1, x20
  40f370:	bl	4163d8 <ferror@plt+0x13d88>
  40f374:	mov	x1, sp
  40f378:	mov	x0, x21
  40f37c:	mov	w2, w19
  40f380:	bl	40f3a0 <ferror@plt+0xcd50>
  40f384:	mov	x0, sp
  40f388:	bl	416294 <ferror@plt+0x13c44>
  40f38c:	ldp	x20, x19, [sp, #48]
  40f390:	ldr	x21, [sp, #32]
  40f394:	ldp	x29, x30, [sp, #16]
  40f398:	add	sp, sp, #0x40
  40f39c:	ret
  40f3a0:	stp	x29, x30, [sp, #-80]!
  40f3a4:	stp	x26, x25, [sp, #16]
  40f3a8:	stp	x24, x23, [sp, #32]
  40f3ac:	stp	x22, x21, [sp, #48]
  40f3b0:	stp	x20, x19, [sp, #64]
  40f3b4:	ldr	x8, [x0, #8]
  40f3b8:	mov	x19, x0
  40f3bc:	mov	x21, x1
  40f3c0:	mov	x0, x1
  40f3c4:	mov	x1, x8
  40f3c8:	mov	x29, sp
  40f3cc:	mov	w20, w2
  40f3d0:	bl	4163d8 <ferror@plt+0x13d88>
  40f3d4:	ldr	w8, [x19, #24]
  40f3d8:	mov	w22, w0
  40f3dc:	cbz	w8, 40f444 <ferror@plt+0xcdf4>
  40f3e0:	ldr	x25, [x19, #16]
  40f3e4:	adrp	x23, 419000 <ferror@plt+0x169b0>
  40f3e8:	adrp	x24, 416000 <ferror@plt+0x139b0>
  40f3ec:	add	x23, x23, #0x105
  40f3f0:	add	x26, x25, x8, lsl #4
  40f3f4:	add	x24, x24, #0x87d
  40f3f8:	ldr	x1, [x21]
  40f3fc:	ldr	w2, [x21, #12]
  40f400:	mov	w0, w20
  40f404:	bl	40b418 <ferror@plt+0x8dc8>
  40f408:	mov	w2, #0x1                   	// #1
  40f40c:	mov	w0, w20
  40f410:	mov	x1, x23
  40f414:	bl	40b418 <ferror@plt+0x8dc8>
  40f418:	ldr	x1, [x25, #8]
  40f41c:	ldr	w2, [x25, #4]
  40f420:	mov	w0, w20
  40f424:	bl	40b418 <ferror@plt+0x8dc8>
  40f428:	mov	w2, #0x1                   	// #1
  40f42c:	mov	w0, w20
  40f430:	mov	x1, x24
  40f434:	bl	40b418 <ferror@plt+0x8dc8>
  40f438:	add	x25, x25, #0x10
  40f43c:	cmp	x25, x26
  40f440:	b.cc	40f3f8 <ferror@plt+0xcda8>  // b.lo, b.ul, b.last
  40f444:	ldrb	w23, [x19, #32]
  40f448:	ldrb	w8, [x19, #33]
  40f44c:	cmp	w23, w8
  40f450:	b.ls	40f47c <ferror@plt+0xce2c>  // b.plast
  40f454:	mov	x0, x21
  40f458:	mov	w1, w22
  40f45c:	bl	416504 <ferror@plt+0x13eb4>
  40f460:	mov	x0, x19
  40f464:	ldp	x20, x19, [sp, #64]
  40f468:	ldp	x22, x21, [sp, #48]
  40f46c:	ldp	x24, x23, [sp, #32]
  40f470:	ldp	x26, x25, [sp, #16]
  40f474:	ldp	x29, x30, [sp], #80
  40f478:	b	402400 <free@plt>
  40f47c:	add	x25, x19, #0x24
  40f480:	mov	w8, w23
  40f484:	cmp	w23, w8, uxtb
  40f488:	b.cc	40f4c8 <ferror@plt+0xce78>  // b.lo, b.ul, b.last
  40f48c:	sub	x8, x25, w8, uxtb #2
  40f490:	ldr	x0, [x19]
  40f494:	ldr	w1, [x8, x23, lsl #2]
  40f498:	bl	40fe24 <ferror@plt+0xd7d4>
  40f49c:	cbz	x0, 40f4c8 <ferror@plt+0xce78>
  40f4a0:	mov	x24, x0
  40f4a4:	mov	x0, x21
  40f4a8:	mov	w1, w23
  40f4ac:	bl	416354 <ferror@plt+0x13d04>
  40f4b0:	mov	x0, x24
  40f4b4:	mov	x1, x21
  40f4b8:	mov	w2, w20
  40f4bc:	bl	40f3a0 <ferror@plt+0xcd50>
  40f4c0:	mov	x0, x21
  40f4c4:	bl	4164c4 <ferror@plt+0x13e74>
  40f4c8:	ldrb	w8, [x19, #33]
  40f4cc:	cmp	w23, w8
  40f4d0:	b.cs	40f454 <ferror@plt+0xce04>  // b.hs, b.nlast
  40f4d4:	ldrb	w8, [x19, #32]
  40f4d8:	add	x23, x23, #0x1
  40f4dc:	cmp	w23, w8, uxtb
  40f4e0:	b.cs	40f48c <ferror@plt+0xce3c>  // b.hs, b.nlast
  40f4e4:	b	40f4c8 <ferror@plt+0xce78>
  40f4e8:	stp	x29, x30, [sp, #-48]!
  40f4ec:	stp	x22, x21, [sp, #16]
  40f4f0:	stp	x20, x19, [sp, #32]
  40f4f4:	ldr	w8, [x0, #16]
  40f4f8:	mov	x20, x1
  40f4fc:	mov	x29, sp
  40f500:	mov	w1, w8
  40f504:	bl	40fe24 <ferror@plt+0xd7d4>
  40f508:	cbz	x0, 40f5a8 <ferror@plt+0xcf58>
  40f50c:	mov	x19, x0
  40f510:	mov	w22, wzr
  40f514:	ldr	x9, [x19, #8]
  40f518:	sxtw	x11, w22
  40f51c:	ldrb	w8, [x20, x11]
  40f520:	ldrb	w10, [x9]
  40f524:	cbz	w10, 40f554 <ferror@plt+0xcf04>
  40f528:	add	x11, x20, x11
  40f52c:	mov	w12, #0x1                   	// #1
  40f530:	and	w10, w10, #0xff
  40f534:	cmp	w10, w8, uxtb
  40f538:	b.ne	40f5a0 <ferror@plt+0xcf50>  // b.any
  40f53c:	ldrb	w10, [x9, w12, uxtw]
  40f540:	ldrb	w8, [x11, x12]
  40f544:	add	x12, x12, #0x1
  40f548:	cbnz	w10, 40f530 <ferror@plt+0xcee0>
  40f54c:	add	w9, w22, w12
  40f550:	sub	w22, w9, #0x1
  40f554:	cbz	w8, 40f5c0 <ferror@plt+0xcf70>
  40f558:	ldrb	w9, [x19, #32]
  40f55c:	cmp	w8, w9
  40f560:	b.cc	40f5a0 <ferror@plt+0xcf50>  // b.lo, b.ul, b.last
  40f564:	ldrb	w10, [x19, #33]
  40f568:	cmp	w10, w8
  40f56c:	b.cc	40f5a0 <ferror@plt+0xcf50>  // b.lo, b.ul, b.last
  40f570:	sub	x8, x8, x9
  40f574:	add	x8, x19, x8, lsl #2
  40f578:	ldr	x0, [x19]
  40f57c:	ldr	w1, [x8, #36]
  40f580:	bl	40fe24 <ferror@plt+0xd7d4>
  40f584:	mov	x21, x0
  40f588:	mov	x0, x19
  40f58c:	bl	402400 <free@plt>
  40f590:	add	w22, w22, #0x1
  40f594:	mov	x19, x21
  40f598:	cbnz	x21, 40f514 <ferror@plt+0xcec4>
  40f59c:	b	40f5a8 <ferror@plt+0xcf58>
  40f5a0:	mov	x0, x19
  40f5a4:	bl	402400 <free@plt>
  40f5a8:	mov	x20, xzr
  40f5ac:	mov	x0, x20
  40f5b0:	ldp	x20, x19, [sp, #32]
  40f5b4:	ldp	x22, x21, [sp, #16]
  40f5b8:	ldp	x29, x30, [sp], #48
  40f5bc:	ret
  40f5c0:	ldr	w8, [x19, #24]
  40f5c4:	cbz	w8, 40f5dc <ferror@plt+0xcf8c>
  40f5c8:	ldr	x8, [x19, #16]
  40f5cc:	ldr	x0, [x8, #8]
  40f5d0:	bl	402280 <strdup@plt>
  40f5d4:	mov	x20, x0
  40f5d8:	b	40f5e0 <ferror@plt+0xcf90>
  40f5dc:	mov	x20, xzr
  40f5e0:	mov	x0, x19
  40f5e4:	bl	402400 <free@plt>
  40f5e8:	b	40f5ac <ferror@plt+0xcf5c>
  40f5ec:	sub	sp, sp, #0x80
  40f5f0:	stp	x29, x30, [sp, #32]
  40f5f4:	stp	x28, x27, [sp, #48]
  40f5f8:	stp	x26, x25, [sp, #64]
  40f5fc:	stp	x24, x23, [sp, #80]
  40f600:	stp	x22, x21, [sp, #96]
  40f604:	stp	x20, x19, [sp, #112]
  40f608:	ldr	w8, [x0, #16]
  40f60c:	mov	x20, x1
  40f610:	add	x29, sp, #0x20
  40f614:	mov	w1, w8
  40f618:	bl	40fe24 <ferror@plt+0xd7d4>
  40f61c:	mov	x19, x0
  40f620:	add	x0, sp, #0x10
  40f624:	str	xzr, [sp, #8]
  40f628:	bl	41628c <ferror@plt+0x13c3c>
  40f62c:	cbz	x19, 40f8cc <ferror@plt+0xd27c>
  40f630:	mov	x27, #0x1                   	// #1
  40f634:	movk	x27, #0x20, lsl #16
  40f638:	mov	w9, wzr
  40f63c:	mov	w24, #0x3f                  	// #63
  40f640:	mov	w25, #0x2a                  	// #42
  40f644:	mov	w26, #0x1                   	// #1
  40f648:	movk	x27, #0x2, lsl #48
  40f64c:	ldr	x8, [x19, #8]
  40f650:	mov	x21, xzr
  40f654:	mov	w28, w9
  40f658:	ldrb	w9, [x8, x21]
  40f65c:	sub	w10, w9, #0x2a
  40f660:	cmp	w10, #0x31
  40f664:	b.hi	40f674 <ferror@plt+0xd024>  // b.pmore
  40f668:	lsl	x10, x26, x10
  40f66c:	tst	x10, x27
  40f670:	b.ne	40f80c <ferror@plt+0xd1bc>  // b.any
  40f674:	cbz	w9, 40f690 <ferror@plt+0xd040>
  40f678:	add	w10, w28, w21
  40f67c:	ldrb	w10, [x20, w10, sxtw]
  40f680:	cmp	w9, w10
  40f684:	b.ne	40f8c4 <ferror@plt+0xd274>  // b.any
  40f688:	add	x21, x21, #0x1
  40f68c:	b	40f658 <ferror@plt+0xd008>
  40f690:	ldrb	w8, [x19, #32]
  40f694:	add	x23, x28, x21
  40f698:	cmp	x8, #0x2a
  40f69c:	b.hi	40f6f8 <ferror@plt+0xd0a8>  // b.pmore
  40f6a0:	ldrb	w9, [x19, #33]
  40f6a4:	cmp	w9, #0x2a
  40f6a8:	b.cc	40f6f4 <ferror@plt+0xd0a4>  // b.lo, b.ul, b.last
  40f6ac:	sub	x8, x25, x8
  40f6b0:	add	x8, x19, x8, lsl #2
  40f6b4:	ldr	x0, [x19]
  40f6b8:	ldr	w1, [x8, #36]
  40f6bc:	bl	40fe24 <ferror@plt+0xd7d4>
  40f6c0:	cbz	x0, 40f6f4 <ferror@plt+0xd0a4>
  40f6c4:	mov	x22, x0
  40f6c8:	add	x0, sp, #0x10
  40f6cc:	mov	w1, #0x2a                  	// #42
  40f6d0:	bl	416354 <ferror@plt+0x13d04>
  40f6d4:	add	x3, x20, w23, sxtw
  40f6d8:	add	x2, sp, #0x10
  40f6dc:	add	x4, sp, #0x8
  40f6e0:	mov	x0, x22
  40f6e4:	mov	w1, wzr
  40f6e8:	bl	410030 <ferror@plt+0xd9e0>
  40f6ec:	add	x0, sp, #0x10
  40f6f0:	bl	4164c4 <ferror@plt+0x13e74>
  40f6f4:	ldrb	w8, [x19, #32]
  40f6f8:	cmp	w8, #0x3f
  40f6fc:	b.hi	40f754 <ferror@plt+0xd104>  // b.pmore
  40f700:	ldrb	w9, [x19, #33]
  40f704:	cmp	w9, #0x3f
  40f708:	b.cc	40f754 <ferror@plt+0xd104>  // b.lo, b.ul, b.last
  40f70c:	sub	x8, x24, x8
  40f710:	add	x8, x19, x8, lsl #2
  40f714:	ldr	x0, [x19]
  40f718:	ldr	w1, [x8, #36]
  40f71c:	bl	40fe24 <ferror@plt+0xd7d4>
  40f720:	cbz	x0, 40f754 <ferror@plt+0xd104>
  40f724:	mov	x22, x0
  40f728:	add	x0, sp, #0x10
  40f72c:	mov	w1, #0x3f                  	// #63
  40f730:	bl	416354 <ferror@plt+0x13d04>
  40f734:	add	x3, x20, w23, sxtw
  40f738:	add	x2, sp, #0x10
  40f73c:	add	x4, sp, #0x8
  40f740:	mov	x0, x22
  40f744:	mov	w1, wzr
  40f748:	bl	410030 <ferror@plt+0xd9e0>
  40f74c:	add	x0, sp, #0x10
  40f750:	bl	4164c4 <ferror@plt+0x13e74>
  40f754:	ldrb	w8, [x19, #32]
  40f758:	cmp	x8, #0x5b
  40f75c:	b.hi	40f7b8 <ferror@plt+0xd168>  // b.pmore
  40f760:	ldrb	w9, [x19, #33]
  40f764:	cmp	w9, #0x5b
  40f768:	b.cc	40f7b8 <ferror@plt+0xd168>  // b.lo, b.ul, b.last
  40f76c:	mov	w9, #0x5b                  	// #91
  40f770:	sub	x8, x9, x8
  40f774:	add	x8, x19, x8, lsl #2
  40f778:	ldr	x0, [x19]
  40f77c:	ldr	w1, [x8, #36]
  40f780:	bl	40fe24 <ferror@plt+0xd7d4>
  40f784:	cbz	x0, 40f7b8 <ferror@plt+0xd168>
  40f788:	mov	x22, x0
  40f78c:	add	x0, sp, #0x10
  40f790:	mov	w1, #0x5b                  	// #91
  40f794:	bl	416354 <ferror@plt+0x13d04>
  40f798:	add	x3, x20, w23, sxtw
  40f79c:	add	x2, sp, #0x10
  40f7a0:	add	x4, sp, #0x8
  40f7a4:	mov	x0, x22
  40f7a8:	mov	w1, wzr
  40f7ac:	bl	410030 <ferror@plt+0xd9e0>
  40f7b0:	add	x0, sp, #0x10
  40f7b4:	bl	4164c4 <ferror@plt+0x13e74>
  40f7b8:	ldrb	w8, [x20, w23, sxtw]
  40f7bc:	cbz	x8, 40f82c <ferror@plt+0xd1dc>
  40f7c0:	ldrb	w9, [x19, #32]
  40f7c4:	cmp	w8, w9
  40f7c8:	b.cc	40f8c4 <ferror@plt+0xd274>  // b.lo, b.ul, b.last
  40f7cc:	ldrb	w10, [x19, #33]
  40f7d0:	cmp	w10, w8
  40f7d4:	b.cc	40f8c4 <ferror@plt+0xd274>  // b.lo, b.ul, b.last
  40f7d8:	sub	x8, x8, x9
  40f7dc:	add	x8, x19, x8, lsl #2
  40f7e0:	ldr	x0, [x19]
  40f7e4:	ldr	w1, [x8, #36]
  40f7e8:	bl	40fe24 <ferror@plt+0xd7d4>
  40f7ec:	mov	x22, x0
  40f7f0:	mov	x0, x19
  40f7f4:	bl	402400 <free@plt>
  40f7f8:	add	w8, w28, w21
  40f7fc:	add	w9, w8, #0x1
  40f800:	mov	x19, x22
  40f804:	cbnz	x22, 40f64c <ferror@plt+0xcffc>
  40f808:	b	40f8cc <ferror@plt+0xd27c>
  40f80c:	add	w8, w28, w21
  40f810:	add	x3, x20, w8, sxtw
  40f814:	add	x2, sp, #0x10
  40f818:	add	x4, sp, #0x8
  40f81c:	mov	x0, x19
  40f820:	mov	w1, w21
  40f824:	bl	410030 <ferror@plt+0xd9e0>
  40f828:	b	40f8cc <ferror@plt+0xd27c>
  40f82c:	ldr	w8, [x19, #24]
  40f830:	cbz	w8, 40f8c4 <ferror@plt+0xd274>
  40f834:	ldr	x24, [x19, #16]
  40f838:	add	x25, x24, x8, lsl #4
  40f83c:	b	40f84c <ferror@plt+0xd1fc>
  40f840:	add	x24, x24, #0x10
  40f844:	cmp	x24, x25
  40f848:	b.cs	40f8c4 <ferror@plt+0xd274>  // b.hs, b.nlast
  40f84c:	ldr	x21, [x24, #8]
  40f850:	ldr	x8, [sp, #8]
  40f854:	ldp	w23, w20, [x24]
  40f858:	cbz	x8, 40f884 <ferror@plt+0xd234>
  40f85c:	ldr	w9, [x8, #8]
  40f860:	cmp	w9, w23
  40f864:	b.cs	40f884 <ferror@plt+0xd234>  // b.hs, b.nlast
  40f868:	mov	x26, x8
  40f86c:	ldr	x8, [x8]
  40f870:	cbz	x8, 40f888 <ferror@plt+0xd238>
  40f874:	ldr	w9, [x8, #8]
  40f878:	cmp	w9, w23
  40f87c:	b.cc	40f868 <ferror@plt+0xd218>  // b.lo, b.ul, b.last
  40f880:	b	40f888 <ferror@plt+0xd238>
  40f884:	add	x26, sp, #0x8
  40f888:	add	x0, x20, #0x11
  40f88c:	bl	4021c0 <malloc@plt>
  40f890:	cbz	x0, 40f840 <ferror@plt+0xd1f0>
  40f894:	ldr	x8, [x26]
  40f898:	stp	w23, w20, [x0, #8]
  40f89c:	add	x23, x0, #0x10
  40f8a0:	mov	x22, x0
  40f8a4:	str	x8, [x0]
  40f8a8:	mov	x0, x23
  40f8ac:	mov	x1, x21
  40f8b0:	mov	x2, x20
  40f8b4:	bl	401ff0 <memcpy@plt>
  40f8b8:	strb	wzr, [x23, x20]
  40f8bc:	str	x22, [x26]
  40f8c0:	b	40f840 <ferror@plt+0xd1f0>
  40f8c4:	mov	x0, x19
  40f8c8:	bl	402400 <free@plt>
  40f8cc:	add	x0, sp, #0x10
  40f8d0:	bl	416294 <ferror@plt+0x13c44>
  40f8d4:	ldr	x0, [sp, #8]
  40f8d8:	ldp	x20, x19, [sp, #112]
  40f8dc:	ldp	x22, x21, [sp, #96]
  40f8e0:	ldp	x24, x23, [sp, #80]
  40f8e4:	ldp	x26, x25, [sp, #64]
  40f8e8:	ldp	x28, x27, [sp, #48]
  40f8ec:	ldp	x29, x30, [sp, #32]
  40f8f0:	add	sp, sp, #0x80
  40f8f4:	ret
  40f8f8:	sub	sp, sp, #0x80
  40f8fc:	stp	x22, x21, [sp, #96]
  40f900:	mov	w22, w1
  40f904:	ands	w1, w1, #0xfffffff
  40f908:	stp	x29, x30, [sp, #32]
  40f90c:	stp	x28, x27, [sp, #48]
  40f910:	stp	x26, x25, [sp, #64]
  40f914:	stp	x24, x23, [sp, #80]
  40f918:	stp	x20, x19, [sp, #112]
  40f91c:	add	x29, sp, #0x20
  40f920:	b.eq	40f964 <ferror@plt+0xd314>  // b.none
  40f924:	mov	w2, wzr
  40f928:	mov	x19, x0
  40f92c:	bl	402310 <fseek@plt>
  40f930:	tbnz	w0, #31, 40f964 <ferror@plt+0xd314>
  40f934:	tbnz	w22, #31, 40f96c <ferror@plt+0xd31c>
  40f938:	adrp	x0, 41a000 <ferror@plt+0x179b0>
  40f93c:	add	x0, x0, #0xb86
  40f940:	bl	402280 <strdup@plt>
  40f944:	mov	x27, x0
  40f948:	tbnz	w22, #29, 40f9cc <ferror@plt+0xd37c>
  40f94c:	mov	w0, #0x20                  	// #32
  40f950:	bl	4021c0 <malloc@plt>
  40f954:	mov	x20, x0
  40f958:	mov	w8, #0x80                  	// #128
  40f95c:	strh	w8, [x0, #24]
  40f960:	b	40fa6c <ferror@plt+0xd41c>
  40f964:	mov	x20, xzr
  40f968:	b	40fbb8 <ferror@plt+0xd568>
  40f96c:	add	x0, sp, #0x8
  40f970:	bl	41628c <ferror@plt+0x13c3c>
  40f974:	bl	4025a0 <__errno_location@plt>
  40f978:	mov	x20, x0
  40f97c:	str	wzr, [x20]
  40f980:	ldp	x8, x9, [x19, #8]
  40f984:	cmp	x8, x9
  40f988:	b.cs	40f9ac <ferror@plt+0xd35c>  // b.hs, b.nlast
  40f98c:	add	x9, x8, #0x1
  40f990:	str	x9, [x19, #8]
  40f994:	ldrb	w1, [x8]
  40f998:	cbz	w1, 40f9bc <ferror@plt+0xd36c>
  40f99c:	add	x0, sp, #0x8
  40f9a0:	bl	416354 <ferror@plt+0x13d04>
  40f9a4:	tbnz	w0, #0, 40f97c <ferror@plt+0xd32c>
  40f9a8:	b	40f9bc <ferror@plt+0xd36c>
  40f9ac:	mov	x0, x19
  40f9b0:	bl	402620 <__uflow@plt>
  40f9b4:	mov	w1, w0
  40f9b8:	cbnz	w1, 40f99c <ferror@plt+0xd34c>
  40f9bc:	add	x0, sp, #0x8
  40f9c0:	bl	41629c <ferror@plt+0x13c4c>
  40f9c4:	mov	x27, x0
  40f9c8:	tbz	w22, #29, 40f94c <ferror@plt+0xd2fc>
  40f9cc:	bl	4025a0 <__errno_location@plt>
  40f9d0:	str	wzr, [x0]
  40f9d4:	ldp	x10, x9, [x19, #8]
  40f9d8:	mov	x23, x0
  40f9dc:	cmp	x10, x9
  40f9e0:	b.cs	40fbdc <ferror@plt+0xd58c>  // b.hs, b.nlast
  40f9e4:	add	x8, x10, #0x1
  40f9e8:	str	x8, [x19, #8]
  40f9ec:	ldrb	w24, [x10]
  40f9f0:	cmp	x8, x9
  40f9f4:	str	wzr, [x23]
  40f9f8:	b.cs	40fbf0 <ferror@plt+0xd5a0>  // b.hs, b.nlast
  40f9fc:	add	x9, x8, #0x1
  40fa00:	str	x9, [x19, #8]
  40fa04:	ldrb	w25, [x8]
  40fa08:	and	w8, w25, #0xff
  40fa0c:	and	w9, w24, #0xff
  40fa10:	sub	w26, w8, w9
  40fa14:	add	w21, w26, #0x1
  40fa18:	sbfiz	x8, x21, #2, #32
  40fa1c:	add	x0, x8, #0x20
  40fa20:	bl	4021c0 <malloc@plt>
  40fa24:	mov	x20, x0
  40fa28:	strb	w24, [x0, #24]
  40fa2c:	strb	w25, [x0, #25]
  40fa30:	tbnz	w26, #31, 40fa6c <ferror@plt+0xd41c>
  40fa34:	mov	x24, xzr
  40fa38:	add	x0, sp, #0x8
  40fa3c:	mov	w1, #0x4                   	// #4
  40fa40:	mov	w2, #0x1                   	// #1
  40fa44:	mov	x3, x19
  40fa48:	str	wzr, [x23]
  40fa4c:	bl	4023e0 <fread@plt>
  40fa50:	ldr	w8, [sp, #8]
  40fa54:	add	x9, x20, x24, lsl #2
  40fa58:	add	x24, x24, #0x1
  40fa5c:	cmp	x21, x24
  40fa60:	rev	w8, w8
  40fa64:	str	w8, [x9, #28]
  40fa68:	b.ne	40fa38 <ferror@plt+0xd3e8>  // b.any
  40fa6c:	mov	x21, x20
  40fa70:	str	xzr, [x21, #16]!
  40fa74:	tbz	w22, #30, 40fbb4 <ferror@plt+0xd564>
  40fa78:	str	x27, [sp]
  40fa7c:	bl	4025a0 <__errno_location@plt>
  40fa80:	mov	x22, x0
  40fa84:	str	wzr, [x0]
  40fa88:	add	x0, sp, #0x8
  40fa8c:	mov	w1, #0x4                   	// #4
  40fa90:	mov	w2, #0x1                   	// #1
  40fa94:	mov	x3, x19
  40fa98:	bl	4023e0 <fread@plt>
  40fa9c:	ldr	w23, [sp, #8]
  40faa0:	add	x0, sp, #0x8
  40faa4:	bl	41628c <ferror@plt+0x13c3c>
  40faa8:	cbz	w23, 40fba8 <ferror@plt+0xd558>
  40faac:	rev	w28, w23
  40fab0:	b	40fac0 <ferror@plt+0xd470>
  40fab4:	add	x0, sp, #0x8
  40fab8:	bl	416544 <ferror@plt+0x13ef4>
  40fabc:	cbz	w28, 40fba8 <ferror@plt+0xd558>
  40fac0:	sub	x0, x29, #0x4
  40fac4:	mov	w1, #0x4                   	// #4
  40fac8:	mov	w2, #0x1                   	// #1
  40facc:	mov	x3, x19
  40fad0:	sub	w28, w28, #0x1
  40fad4:	str	wzr, [x22]
  40fad8:	bl	4023e0 <fread@plt>
  40fadc:	ldur	w8, [x29, #-4]
  40fae0:	rev	w26, w8
  40fae4:	str	wzr, [x22]
  40fae8:	ldp	x8, x9, [x19, #8]
  40faec:	cmp	x8, x9
  40faf0:	b.cs	40fb14 <ferror@plt+0xd4c4>  // b.hs, b.nlast
  40faf4:	add	x9, x8, #0x1
  40faf8:	str	x9, [x19, #8]
  40fafc:	ldrb	w1, [x8]
  40fb00:	cbz	w1, 40fb24 <ferror@plt+0xd4d4>
  40fb04:	add	x0, sp, #0x8
  40fb08:	bl	416354 <ferror@plt+0x13d04>
  40fb0c:	tbnz	w0, #0, 40fae4 <ferror@plt+0xd494>
  40fb10:	b	40fb24 <ferror@plt+0xd4d4>
  40fb14:	mov	x0, x19
  40fb18:	bl	402620 <__uflow@plt>
  40fb1c:	mov	w1, w0
  40fb20:	cbnz	w1, 40fb04 <ferror@plt+0xd4b4>
  40fb24:	add	x0, sp, #0x8
  40fb28:	bl	4162e8 <ferror@plt+0x13c98>
  40fb2c:	ldr	x8, [x21]
  40fb30:	ldr	w23, [sp, #20]
  40fb34:	mov	x24, x0
  40fb38:	cbz	x8, 40fb68 <ferror@plt+0xd518>
  40fb3c:	ldr	w9, [x8, #8]
  40fb40:	mov	x27, x21
  40fb44:	cmp	w9, w26
  40fb48:	b.cs	40fb6c <ferror@plt+0xd51c>  // b.hs, b.nlast
  40fb4c:	mov	x27, x8
  40fb50:	ldr	x8, [x8]
  40fb54:	cbz	x8, 40fb6c <ferror@plt+0xd51c>
  40fb58:	ldr	w9, [x8, #8]
  40fb5c:	cmp	w9, w26
  40fb60:	b.cc	40fb4c <ferror@plt+0xd4fc>  // b.lo, b.ul, b.last
  40fb64:	b	40fb6c <ferror@plt+0xd51c>
  40fb68:	mov	x27, x21
  40fb6c:	add	x0, x23, #0x11
  40fb70:	bl	4021c0 <malloc@plt>
  40fb74:	cbz	x0, 40fab4 <ferror@plt+0xd464>
  40fb78:	ldr	x8, [x27]
  40fb7c:	stp	w26, w23, [x0, #8]
  40fb80:	add	x26, x0, #0x10
  40fb84:	mov	x25, x0
  40fb88:	str	x8, [x0]
  40fb8c:	mov	x0, x26
  40fb90:	mov	x1, x24
  40fb94:	mov	x2, x23
  40fb98:	bl	401ff0 <memcpy@plt>
  40fb9c:	strb	wzr, [x26, x23]
  40fba0:	str	x25, [x27]
  40fba4:	b	40fab4 <ferror@plt+0xd464>
  40fba8:	add	x0, sp, #0x8
  40fbac:	bl	416294 <ferror@plt+0x13c44>
  40fbb0:	ldr	x27, [sp]
  40fbb4:	stp	x19, x27, [x20]
  40fbb8:	mov	x0, x20
  40fbbc:	ldp	x20, x19, [sp, #112]
  40fbc0:	ldp	x22, x21, [sp, #96]
  40fbc4:	ldp	x24, x23, [sp, #80]
  40fbc8:	ldp	x26, x25, [sp, #64]
  40fbcc:	ldp	x28, x27, [sp, #48]
  40fbd0:	ldp	x29, x30, [sp, #32]
  40fbd4:	add	sp, sp, #0x80
  40fbd8:	ret
  40fbdc:	mov	x0, x19
  40fbe0:	bl	402620 <__uflow@plt>
  40fbe4:	ldp	x8, x9, [x19, #8]
  40fbe8:	mov	w24, w0
  40fbec:	b	40f9f0 <ferror@plt+0xd3a0>
  40fbf0:	mov	x0, x19
  40fbf4:	bl	402620 <__uflow@plt>
  40fbf8:	mov	w25, w0
  40fbfc:	b	40fa08 <ferror@plt+0xd3b8>
  40fc00:	stp	x29, x30, [sp, #-96]!
  40fc04:	stp	x26, x25, [sp, #32]
  40fc08:	stp	x24, x23, [sp, #48]
  40fc0c:	stp	x22, x21, [sp, #64]
  40fc10:	stp	x20, x19, [sp, #80]
  40fc14:	ldr	x9, [x0, #8]
  40fc18:	sxtw	x8, w1
  40fc1c:	mov	x22, x4
  40fc20:	mov	x23, x3
  40fc24:	ldrb	w1, [x9, x8]
  40fc28:	mov	x19, x0
  40fc2c:	mov	x20, x2
  40fc30:	str	x27, [sp, #16]
  40fc34:	mov	x29, sp
  40fc38:	cbz	w1, 40fc64 <ferror@plt+0xd614>
  40fc3c:	mov	x21, xzr
  40fc40:	add	x24, x8, #0x1
  40fc44:	mov	x0, x20
  40fc48:	bl	416354 <ferror@plt+0x13d04>
  40fc4c:	ldr	x8, [x19, #8]
  40fc50:	add	x8, x8, x24
  40fc54:	ldrb	w1, [x8, x21]
  40fc58:	add	x21, x21, #0x1
  40fc5c:	cbnz	w1, 40fc44 <ferror@plt+0xd5f4>
  40fc60:	b	40fc68 <ferror@plt+0xd618>
  40fc64:	mov	w21, wzr
  40fc68:	ldrb	w24, [x19, #24]
  40fc6c:	ldrb	w8, [x19, #25]
  40fc70:	cmp	w24, w8
  40fc74:	b.ls	40fcbc <ferror@plt+0xd66c>  // b.plast
  40fc78:	ldr	x8, [x19, #16]
  40fc7c:	cbz	x8, 40fd30 <ferror@plt+0xd6e0>
  40fc80:	mov	x0, x20
  40fc84:	bl	4162e8 <ferror@plt+0x13c98>
  40fc88:	mov	x1, x23
  40fc8c:	mov	w2, wzr
  40fc90:	bl	402470 <fnmatch@plt>
  40fc94:	cbz	w0, 40fd54 <ferror@plt+0xd704>
  40fc98:	ldr	x0, [x19, #8]
  40fc9c:	bl	402400 <free@plt>
  40fca0:	ldr	x0, [x19, #16]
  40fca4:	cbz	x0, 40fd7c <ferror@plt+0xd72c>
  40fca8:	ldr	x22, [x0]
  40fcac:	bl	402400 <free@plt>
  40fcb0:	mov	x0, x22
  40fcb4:	cbnz	x22, 40fca8 <ferror@plt+0xd658>
  40fcb8:	b	40fd7c <ferror@plt+0xd72c>
  40fcbc:	add	x26, x19, #0x1c
  40fcc0:	mov	w8, w24
  40fcc4:	cmp	w24, w8, uxtb
  40fcc8:	b.cc	40fd10 <ferror@plt+0xd6c0>  // b.lo, b.ul, b.last
  40fccc:	sub	x8, x26, w8, uxtb #2
  40fcd0:	ldr	x0, [x19]
  40fcd4:	ldr	w1, [x8, x24, lsl #2]
  40fcd8:	bl	40f8f8 <ferror@plt+0xd2a8>
  40fcdc:	cbz	x0, 40fd10 <ferror@plt+0xd6c0>
  40fce0:	mov	x25, x0
  40fce4:	mov	x0, x20
  40fce8:	mov	w1, w24
  40fcec:	bl	416354 <ferror@plt+0x13d04>
  40fcf0:	mov	x0, x25
  40fcf4:	mov	w1, wzr
  40fcf8:	mov	x2, x20
  40fcfc:	mov	x3, x23
  40fd00:	mov	x4, x22
  40fd04:	bl	40fc00 <ferror@plt+0xd5b0>
  40fd08:	mov	x0, x20
  40fd0c:	bl	4164c4 <ferror@plt+0x13e74>
  40fd10:	ldrb	w8, [x19, #25]
  40fd14:	cmp	w24, w8
  40fd18:	b.cs	40fc78 <ferror@plt+0xd628>  // b.hs, b.nlast
  40fd1c:	ldrb	w8, [x19, #24]
  40fd20:	add	x24, x24, #0x1
  40fd24:	cmp	w24, w8, uxtb
  40fd28:	b.cs	40fccc <ferror@plt+0xd67c>  // b.hs, b.nlast
  40fd2c:	b	40fd10 <ferror@plt+0xd6c0>
  40fd30:	ldr	x0, [x19, #8]
  40fd34:	bl	402400 <free@plt>
  40fd38:	ldr	x0, [x19, #16]
  40fd3c:	cbz	x0, 40fd7c <ferror@plt+0xd72c>
  40fd40:	ldr	x22, [x0]
  40fd44:	bl	402400 <free@plt>
  40fd48:	mov	x0, x22
  40fd4c:	cbnz	x22, 40fd40 <ferror@plt+0xd6f0>
  40fd50:	b	40fd7c <ferror@plt+0xd72c>
  40fd54:	ldr	x26, [x19, #16]
  40fd58:	cbnz	x26, 40fdb0 <ferror@plt+0xd760>
  40fd5c:	ldr	x0, [x19, #8]
  40fd60:	bl	402400 <free@plt>
  40fd64:	ldr	x0, [x19, #16]
  40fd68:	cbz	x0, 40fd7c <ferror@plt+0xd72c>
  40fd6c:	ldr	x22, [x0]
  40fd70:	bl	402400 <free@plt>
  40fd74:	mov	x0, x22
  40fd78:	cbnz	x22, 40fd6c <ferror@plt+0xd71c>
  40fd7c:	mov	x0, x19
  40fd80:	bl	402400 <free@plt>
  40fd84:	mov	x0, x20
  40fd88:	mov	w1, w21
  40fd8c:	ldp	x20, x19, [sp, #80]
  40fd90:	ldp	x22, x21, [sp, #64]
  40fd94:	ldp	x24, x23, [sp, #48]
  40fd98:	ldp	x26, x25, [sp, #32]
  40fd9c:	ldr	x27, [sp, #16]
  40fda0:	ldp	x29, x30, [sp], #96
  40fda4:	b	416504 <ferror@plt+0x13eb4>
  40fda8:	ldr	x26, [x26]
  40fdac:	cbz	x26, 40fd5c <ferror@plt+0xd70c>
  40fdb0:	ldr	x8, [x22]
  40fdb4:	ldp	w25, w23, [x26, #8]
  40fdb8:	mov	x27, x22
  40fdbc:	cbz	x8, 40fde8 <ferror@plt+0xd798>
  40fdc0:	ldr	w9, [x8, #8]
  40fdc4:	mov	x27, x22
  40fdc8:	cmp	w9, w25
  40fdcc:	b.cs	40fde8 <ferror@plt+0xd798>  // b.hs, b.nlast
  40fdd0:	mov	x27, x8
  40fdd4:	ldr	x8, [x8]
  40fdd8:	cbz	x8, 40fde8 <ferror@plt+0xd798>
  40fddc:	ldr	w9, [x8, #8]
  40fde0:	cmp	w9, w25
  40fde4:	b.cc	40fdd0 <ferror@plt+0xd780>  // b.lo, b.ul, b.last
  40fde8:	add	x0, x23, #0x11
  40fdec:	bl	4021c0 <malloc@plt>
  40fdf0:	cbz	x0, 40fda8 <ferror@plt+0xd758>
  40fdf4:	ldr	x8, [x27]
  40fdf8:	stp	w25, w23, [x0, #8]
  40fdfc:	add	x25, x0, #0x10
  40fe00:	mov	x24, x0
  40fe04:	add	x1, x26, #0x10
  40fe08:	str	x8, [x0]
  40fe0c:	mov	x0, x25
  40fe10:	mov	x2, x23
  40fe14:	bl	401ff0 <memcpy@plt>
  40fe18:	strb	wzr, [x25, x23]
  40fe1c:	str	x24, [x27]
  40fe20:	b	40fda8 <ferror@plt+0xd758>
  40fe24:	stp	x29, x30, [sp, #-96]!
  40fe28:	stp	x28, x27, [sp, #16]
  40fe2c:	stp	x26, x25, [sp, #32]
  40fe30:	stp	x24, x23, [sp, #48]
  40fe34:	stp	x22, x21, [sp, #64]
  40fe38:	stp	x20, x19, [sp, #80]
  40fe3c:	mov	x29, sp
  40fe40:	sub	sp, sp, #0x200
  40fe44:	ands	w8, w1, #0xfffffff
  40fe48:	b.eq	40fe84 <ferror@plt+0xd834>  // b.none
  40fe4c:	ldr	x9, [x0, #8]
  40fe50:	mov	w21, w1
  40fe54:	mov	x19, x0
  40fe58:	add	x20, x9, x8
  40fe5c:	tbnz	w1, #31, 40fe8c <ferror@plt+0xd83c>
  40fe60:	adrp	x8, 41a000 <ferror@plt+0x179b0>
  40fe64:	add	x8, x8, #0xb86
  40fe68:	mov	x25, x20
  40fe6c:	mov	x20, x8
  40fe70:	tbnz	w21, #29, 40fea0 <ferror@plt+0xd850>
  40fe74:	mov	w8, wzr
  40fe78:	mov	w23, wzr
  40fe7c:	mov	w24, #0x80                  	// #128
  40fe80:	b	40ff54 <ferror@plt+0xd904>
  40fe84:	mov	x21, xzr
  40fe88:	b	41000c <ferror@plt+0xd9bc>
  40fe8c:	mov	x0, x20
  40fe90:	bl	402030 <strlen@plt>
  40fe94:	add	x8, x20, w0, uxtw
  40fe98:	add	x25, x8, #0x1
  40fe9c:	tbz	w21, #29, 40fe74 <ferror@plt+0xd824>
  40fea0:	ldrb	w24, [x25]
  40fea4:	ldrb	w23, [x25, #1]
  40fea8:	add	x9, x25, #0x2
  40feac:	subs	w8, w23, w24
  40feb0:	add	w8, w8, #0x1
  40feb4:	b.mi	40ff50 <ferror@plt+0xd900>  // b.first
  40feb8:	cmp	w8, #0x4
  40febc:	b.cc	40fee8 <ferror@plt+0xd898>  // b.lo, b.ul, b.last
  40fec0:	mov	w10, #0x2                   	// #2
  40fec4:	bfi	x10, x8, #2, #32
  40fec8:	mov	x12, sp
  40fecc:	add	x10, x25, x10
  40fed0:	cmp	x10, x12
  40fed4:	b.ls	40ff14 <ferror@plt+0xd8c4>  // b.plast
  40fed8:	lsl	x10, x8, #2
  40fedc:	add	x10, x12, x10
  40fee0:	cmp	x9, x10
  40fee4:	b.cs	40ff14 <ferror@plt+0xd8c4>  // b.hs, b.nlast
  40fee8:	mov	x10, xzr
  40feec:	mov	x11, sp
  40fef0:	add	x11, x11, x10, lsl #2
  40fef4:	sub	x10, x8, x10
  40fef8:	mov	x25, x9
  40fefc:	ldr	w9, [x25], #4
  40ff00:	subs	x10, x10, #0x1
  40ff04:	rev	w9, w9
  40ff08:	str	w9, [x11], #4
  40ff0c:	b.ne	40fefc <ferror@plt+0xd8ac>  // b.any
  40ff10:	b	40ff54 <ferror@plt+0xd904>
  40ff14:	and	x10, x8, #0xfffffffc
  40ff18:	add	x11, x25, #0xa
  40ff1c:	add	x9, x9, x10, lsl #2
  40ff20:	add	x12, x12, #0x8
  40ff24:	mov	x13, x10
  40ff28:	ldp	d0, d1, [x11, #-8]
  40ff2c:	add	x11, x11, #0x10
  40ff30:	subs	x13, x13, #0x4
  40ff34:	rev32	v0.8b, v0.8b
  40ff38:	rev32	v1.8b, v1.8b
  40ff3c:	stp	d0, d1, [x12, #-8]
  40ff40:	add	x12, x12, #0x10
  40ff44:	b.ne	40ff28 <ferror@plt+0xd8d8>  // b.any
  40ff48:	cmp	x10, x8
  40ff4c:	b.ne	40feec <ferror@plt+0xd89c>  // b.any
  40ff50:	mov	x25, x9
  40ff54:	sbfiz	x22, x8, #2, #32
  40ff58:	add	x8, x22, #0x28
  40ff5c:	and	x27, x8, #0x4
  40ff60:	tbnz	w21, #30, 40ff6c <ferror@plt+0xd91c>
  40ff64:	mov	w26, wzr
  40ff68:	b	40ff74 <ferror@plt+0xd924>
  40ff6c:	ldr	w9, [x25], #4
  40ff70:	rev	w26, w9
  40ff74:	add	x8, x27, x8
  40ff78:	add	x0, x8, w26, sxtw #4
  40ff7c:	bl	4021c0 <malloc@plt>
  40ff80:	mov	x21, x0
  40ff84:	cbz	x0, 41000c <ferror@plt+0xd9bc>
  40ff88:	stp	x19, x20, [x21]
  40ff8c:	cbz	w26, 40ffa4 <ferror@plt+0xd954>
  40ff90:	add	x8, x21, x22
  40ff94:	add	x8, x8, x27
  40ff98:	add	x19, x8, #0x28
  40ff9c:	str	x19, [x21, #16]
  40ffa0:	b	40ffac <ferror@plt+0xd95c>
  40ffa4:	mov	x19, xzr
  40ffa8:	str	xzr, [x21, #16]
  40ffac:	add	x0, x21, #0x24
  40ffb0:	mov	x1, sp
  40ffb4:	mov	x2, x22
  40ffb8:	str	w26, [x21, #24]
  40ffbc:	strb	w24, [x21, #32]
  40ffc0:	strb	w23, [x21, #33]
  40ffc4:	bl	401ff0 <memcpy@plt>
  40ffc8:	cmp	w26, #0x1
  40ffcc:	b.lt	41000c <ferror@plt+0xd9bc>  // b.tstop
  40ffd0:	mov	w20, w26
  40ffd4:	add	x22, x19, #0x4
  40ffd8:	mov	x19, x25
  40ffdc:	ldr	w8, [x19], #4
  40ffe0:	rev	w8, w8
  40ffe4:	mov	x0, x19
  40ffe8:	stur	w8, [x22, #-4]
  40ffec:	bl	402030 <strlen@plt>
  40fff0:	add	x8, x25, w0, uxtw
  40fff4:	str	w0, [x22]
  40fff8:	stur	x19, [x22, #4]
  40fffc:	subs	x20, x20, #0x1
  410000:	add	x25, x8, #0x5
  410004:	add	x22, x22, #0x10
  410008:	b.ne	40ffd8 <ferror@plt+0xd988>  // b.any
  41000c:	mov	x0, x21
  410010:	add	sp, sp, #0x200
  410014:	ldp	x20, x19, [sp, #80]
  410018:	ldp	x22, x21, [sp, #64]
  41001c:	ldp	x24, x23, [sp, #48]
  410020:	ldp	x26, x25, [sp, #32]
  410024:	ldp	x28, x27, [sp, #16]
  410028:	ldp	x29, x30, [sp], #96
  41002c:	ret
  410030:	sub	sp, sp, #0x70
  410034:	stp	x29, x30, [sp, #16]
  410038:	stp	x28, x27, [sp, #32]
  41003c:	stp	x26, x25, [sp, #48]
  410040:	stp	x24, x23, [sp, #64]
  410044:	stp	x22, x21, [sp, #80]
  410048:	stp	x20, x19, [sp, #96]
  41004c:	ldr	x9, [x0, #8]
  410050:	sxtw	x8, w1
  410054:	mov	x28, x4
  410058:	mov	x23, x3
  41005c:	ldrb	w1, [x9, x8]
  410060:	mov	x20, x0
  410064:	mov	x21, x2
  410068:	add	x29, sp, #0x10
  41006c:	cbz	w1, 410098 <ferror@plt+0xda48>
  410070:	mov	x22, xzr
  410074:	add	x19, x8, #0x1
  410078:	mov	x0, x21
  41007c:	bl	416354 <ferror@plt+0x13d04>
  410080:	ldr	x8, [x20, #8]
  410084:	add	x8, x8, x19
  410088:	ldrb	w1, [x8, x22]
  41008c:	add	x22, x22, #0x1
  410090:	cbnz	w1, 410078 <ferror@plt+0xda28>
  410094:	b	41009c <ferror@plt+0xda4c>
  410098:	mov	w22, wzr
  41009c:	ldrb	w24, [x20, #32]
  4100a0:	ldrb	w8, [x20, #33]
  4100a4:	cmp	w24, w8
  4100a8:	b.ls	4100fc <ferror@plt+0xdaac>  // b.plast
  4100ac:	ldr	w8, [x20, #24]
  4100b0:	cbz	w8, 4100cc <ferror@plt+0xda7c>
  4100b4:	mov	x0, x21
  4100b8:	bl	4162e8 <ferror@plt+0x13c98>
  4100bc:	mov	x1, x23
  4100c0:	mov	w2, wzr
  4100c4:	bl	402470 <fnmatch@plt>
  4100c8:	cbz	w0, 410170 <ferror@plt+0xdb20>
  4100cc:	mov	x0, x20
  4100d0:	bl	402400 <free@plt>
  4100d4:	mov	x0, x21
  4100d8:	mov	w1, w22
  4100dc:	ldp	x20, x19, [sp, #96]
  4100e0:	ldp	x22, x21, [sp, #80]
  4100e4:	ldp	x24, x23, [sp, #64]
  4100e8:	ldp	x26, x25, [sp, #48]
  4100ec:	ldp	x28, x27, [sp, #32]
  4100f0:	ldp	x29, x30, [sp, #16]
  4100f4:	add	sp, sp, #0x70
  4100f8:	b	416504 <ferror@plt+0x13eb4>
  4100fc:	add	x26, x20, #0x24
  410100:	mov	w8, w24
  410104:	cmp	w24, w8, uxtb
  410108:	b.cc	410150 <ferror@plt+0xdb00>  // b.lo, b.ul, b.last
  41010c:	sub	x8, x26, w8, uxtb #2
  410110:	ldr	x0, [x20]
  410114:	ldr	w1, [x8, x24, lsl #2]
  410118:	bl	40fe24 <ferror@plt+0xd7d4>
  41011c:	cbz	x0, 410150 <ferror@plt+0xdb00>
  410120:	mov	x25, x0
  410124:	mov	x0, x21
  410128:	mov	w1, w24
  41012c:	bl	416354 <ferror@plt+0x13d04>
  410130:	mov	x0, x25
  410134:	mov	w1, wzr
  410138:	mov	x2, x21
  41013c:	mov	x3, x23
  410140:	mov	x4, x28
  410144:	bl	410030 <ferror@plt+0xd9e0>
  410148:	mov	x0, x21
  41014c:	bl	4164c4 <ferror@plt+0x13e74>
  410150:	ldrb	w8, [x20, #33]
  410154:	cmp	w24, w8
  410158:	b.cs	4100ac <ferror@plt+0xda5c>  // b.hs, b.nlast
  41015c:	ldrb	w8, [x20, #32]
  410160:	add	x24, x24, #0x1
  410164:	cmp	w24, w8, uxtb
  410168:	b.cs	41010c <ferror@plt+0xdabc>  // b.hs, b.nlast
  41016c:	b	410150 <ferror@plt+0xdb00>
  410170:	ldr	w8, [x20, #24]
  410174:	cbz	w8, 4100cc <ferror@plt+0xda7c>
  410178:	ldr	x27, [x20, #16]
  41017c:	add	x8, x27, x8, lsl #4
  410180:	str	x8, [sp, #8]
  410184:	b	410198 <ferror@plt+0xdb48>
  410188:	ldr	x8, [sp, #8]
  41018c:	add	x27, x27, #0x10
  410190:	cmp	x27, x8
  410194:	b.cs	4100cc <ferror@plt+0xda7c>  // b.hs, b.nlast
  410198:	ldr	x24, [x27, #8]
  41019c:	ldr	x8, [x28]
  4101a0:	ldp	w26, w23, [x27]
  4101a4:	mov	x19, x28
  4101a8:	cbz	x8, 4101d4 <ferror@plt+0xdb84>
  4101ac:	ldr	w9, [x8, #8]
  4101b0:	mov	x19, x28
  4101b4:	cmp	w9, w26
  4101b8:	b.cs	4101d4 <ferror@plt+0xdb84>  // b.hs, b.nlast
  4101bc:	mov	x19, x8
  4101c0:	ldr	x8, [x8]
  4101c4:	cbz	x8, 4101d4 <ferror@plt+0xdb84>
  4101c8:	ldr	w9, [x8, #8]
  4101cc:	cmp	w9, w26
  4101d0:	b.cc	4101bc <ferror@plt+0xdb6c>  // b.lo, b.ul, b.last
  4101d4:	add	x0, x23, #0x11
  4101d8:	bl	4021c0 <malloc@plt>
  4101dc:	cbz	x0, 410188 <ferror@plt+0xdb38>
  4101e0:	ldr	x8, [x19]
  4101e4:	stp	w26, w23, [x0, #8]
  4101e8:	add	x26, x0, #0x10
  4101ec:	mov	x25, x0
  4101f0:	str	x8, [x0]
  4101f4:	mov	x0, x26
  4101f8:	mov	x1, x24
  4101fc:	mov	x2, x23
  410200:	bl	401ff0 <memcpy@plt>
  410204:	strb	wzr, [x26, x23]
  410208:	str	x25, [x19]
  41020c:	b	410188 <ferror@plt+0xdb38>
  410210:	stp	x29, x30, [sp, #-96]!
  410214:	stp	x28, x27, [sp, #16]
  410218:	stp	x26, x25, [sp, #32]
  41021c:	stp	x24, x23, [sp, #48]
  410220:	stp	x22, x21, [sp, #64]
  410224:	stp	x20, x19, [sp, #80]
  410228:	mov	x29, sp
  41022c:	sub	sp, sp, #0x1, lsl #12
  410230:	sub	sp, sp, #0x20
  410234:	ldrb	w8, [x0, #88]
  410238:	mov	x19, x0
  41023c:	tbnz	w8, #0, 4103b4 <ferror@plt+0xdd64>
  410240:	ldr	x9, [x19, #32]
  410244:	cbnz	x9, 4104b4 <ferror@plt+0xde64>
  410248:	ldr	x20, [x19]
  41024c:	mov	x22, x1
  410250:	orr	w8, w8, #0x1
  410254:	mov	w1, #0x3a                  	// #58
  410258:	mov	x0, x22
  41025c:	strb	w8, [x19, #88]
  410260:	bl	402430 <strchr@plt>
  410264:	cbz	x0, 4103bc <ferror@plt+0xdd6c>
  410268:	strb	wzr, [x0]
  41026c:	mov	x25, x0
  410270:	ldr	x0, [x19]
  410274:	bl	40ba28 <ferror@plt+0x93d8>
  410278:	mov	x21, x0
  41027c:	bl	402030 <strlen@plt>
  410280:	add	x8, x0, #0x2
  410284:	cmp	x8, #0xfff
  410288:	mov	w23, wzr
  41028c:	b.hi	41048c <ferror@plt+0xde3c>  // b.pmore
  410290:	mov	x24, x0
  410294:	add	x0, sp, #0x18
  410298:	mov	x1, x21
  41029c:	mov	x2, x24
  4102a0:	add	x23, sp, #0x18
  4102a4:	bl	401ff0 <memcpy@plt>
  4102a8:	mov	w8, #0x2f                  	// #47
  4102ac:	strh	w8, [x23, x24]
  4102b0:	ldr	x8, [x19, #24]
  4102b4:	add	x27, x24, #0x1
  4102b8:	add	x24, x23, x27
  4102bc:	cbnz	x8, 410304 <ferror@plt+0xdcb4>
  4102c0:	ldrb	w8, [x22]
  4102c4:	cmp	w8, #0x2f
  4102c8:	b.eq	4102f4 <ferror@plt+0xdca4>  // b.none
  4102cc:	mov	x0, x22
  4102d0:	bl	402030 <strlen@plt>
  4102d4:	add	x2, x0, #0x1
  4102d8:	add	x8, x2, x27
  4102dc:	cmp	x8, #0xfff
  4102e0:	b.hi	4103bc <ferror@plt+0xdd6c>  // b.pmore
  4102e4:	mov	x0, x24
  4102e8:	mov	x1, x22
  4102ec:	bl	401ff0 <memcpy@plt>
  4102f0:	add	x22, sp, #0x18
  4102f4:	mov	x0, x22
  4102f8:	bl	402280 <strdup@plt>
  4102fc:	str	x0, [x19, #24]
  410300:	cbz	x0, 4103bc <ferror@plt+0xdd6c>
  410304:	adrp	x1, 418000 <ferror@plt+0x159b0>
  410308:	add	x0, x25, #0x1
  41030c:	add	x1, x1, #0xed0
  410310:	add	x2, sp, #0x10
  410314:	bl	4021a0 <strtok_r@plt>
  410318:	cbz	x0, 4103c4 <ferror@plt+0xdd74>
  41031c:	adrp	x26, 418000 <ferror@plt+0x159b0>
  410320:	mov	x25, x0
  410324:	mov	x22, xzr
  410328:	mov	w28, wzr
  41032c:	mov	w23, wzr
  410330:	add	x26, x26, #0xed0
  410334:	str	xzr, [sp, #8]
  410338:	ldrb	w8, [x25]
  41033c:	cmp	w8, #0x2f
  410340:	b.eq	41036c <ferror@plt+0xdd1c>  // b.none
  410344:	mov	x0, x25
  410348:	bl	402030 <strlen@plt>
  41034c:	add	x2, x0, #0x1
  410350:	add	x8, x2, x27
  410354:	cmp	x8, #0xfff
  410358:	b.hi	410424 <ferror@plt+0xddd4>  // b.pmore
  41035c:	mov	x0, x24
  410360:	mov	x1, x25
  410364:	bl	401ff0 <memcpy@plt>
  410368:	add	x25, sp, #0x18
  41036c:	add	x2, sp, #0x8
  410370:	mov	x0, x20
  410374:	mov	x1, x25
  410378:	bl	4104d4 <ferror@plt+0xde84>
  41037c:	mov	w23, w0
  410380:	tbnz	w0, #31, 4103dc <ferror@plt+0xdd8c>
  410384:	ldr	x1, [sp, #8]
  410388:	mov	x0, x22
  41038c:	bl	40ccf4 <ferror@plt+0xa6a4>
  410390:	mov	x22, x0
  410394:	add	x2, sp, #0x10
  410398:	mov	x0, xzr
  41039c:	mov	x1, x26
  4103a0:	add	w28, w28, #0x1
  4103a4:	bl	4021a0 <strtok_r@plt>
  4103a8:	mov	x25, x0
  4103ac:	cbnz	x0, 410334 <ferror@plt+0xdce4>
  4103b0:	b	4103cc <ferror@plt+0xdd7c>
  4103b4:	ldr	w23, [x19, #80]
  4103b8:	b	41048c <ferror@plt+0xde3c>
  4103bc:	mov	w23, wzr
  4103c0:	b	41048c <ferror@plt+0xde3c>
  4103c4:	mov	w28, wzr
  4103c8:	mov	x22, xzr
  4103cc:	mov	w23, w28
  4103d0:	str	x22, [x19, #32]
  4103d4:	str	w28, [x19, #80]
  4103d8:	b	41048c <ferror@plt+0xde3c>
  4103dc:	mov	x0, x20
  4103e0:	bl	40bcec <ferror@plt+0x969c>
  4103e4:	cmp	w0, #0x3
  4103e8:	b.lt	410464 <ferror@plt+0xde14>  // b.tstop
  4103ec:	neg	w0, w23
  4103f0:	bl	4022a0 <strerror@plt>
  4103f4:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  4103f8:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  4103fc:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  410400:	add	x2, x2, #0xb98
  410404:	add	x4, x4, #0xbed
  410408:	add	x5, x5, #0xc2b
  41040c:	mov	w1, #0x3                   	// #3
  410410:	mov	w3, #0xc0                  	// #192
  410414:	str	x0, [sp]
  410418:	mov	x0, x20
  41041c:	mov	x6, x20
  410420:	b	41045c <ferror@plt+0xde0c>
  410424:	mov	x0, x20
  410428:	bl	40bcec <ferror@plt+0x969c>
  41042c:	cmp	w0, #0x3
  410430:	b.lt	410464 <ferror@plt+0xde14>  // b.tstop
  410434:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  410438:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  41043c:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  410440:	add	x2, x2, #0xb98
  410444:	add	x4, x4, #0xbed
  410448:	add	x5, x5, #0xc07
  41044c:	mov	w1, #0x3                   	// #3
  410450:	mov	w3, #0xb9                  	// #185
  410454:	mov	x0, x20
  410458:	mov	x6, x21
  41045c:	mov	x7, x25
  410460:	bl	40b9bc <ferror@plt+0x936c>
  410464:	cbz	x22, 410480 <ferror@plt+0xde30>
  410468:	ldr	x0, [x22, #16]
  41046c:	bl	410a3c <ferror@plt+0xe3ec>
  410470:	mov	x0, x22
  410474:	bl	40cd4c <ferror@plt+0xa6fc>
  410478:	mov	x22, x0
  41047c:	cbnz	x0, 410468 <ferror@plt+0xde18>
  410480:	ldrb	w8, [x19, #88]
  410484:	and	w8, w8, #0xfe
  410488:	strb	w8, [x19, #88]
  41048c:	mov	w0, w23
  410490:	add	sp, sp, #0x1, lsl #12
  410494:	add	sp, sp, #0x20
  410498:	ldp	x20, x19, [sp, #80]
  41049c:	ldp	x22, x21, [sp, #64]
  4104a0:	ldp	x24, x23, [sp, #48]
  4104a4:	ldp	x26, x25, [sp, #32]
  4104a8:	ldp	x28, x27, [sp, #16]
  4104ac:	ldp	x29, x30, [sp], #96
  4104b0:	ret
  4104b4:	adrp	x0, 41a000 <ferror@plt+0x179b0>
  4104b8:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  4104bc:	adrp	x3, 41a000 <ferror@plt+0x179b0>
  4104c0:	add	x0, x0, #0xb87
  4104c4:	add	x1, x1, #0xb98
  4104c8:	add	x3, x3, #0xbb1
  4104cc:	mov	w2, #0x95                  	// #149
  4104d0:	bl	402590 <__assert_fail@plt>
  4104d4:	stp	x29, x30, [sp, #-80]!
  4104d8:	str	x28, [sp, #16]
  4104dc:	stp	x24, x23, [sp, #32]
  4104e0:	stp	x22, x21, [sp, #48]
  4104e4:	stp	x20, x19, [sp, #64]
  4104e8:	mov	x29, sp
  4104ec:	sub	sp, sp, #0x1, lsl #12
  4104f0:	sub	sp, sp, #0x90
  4104f4:	mov	w22, #0xfffffffe            	// #-2
  4104f8:	cbz	x0, 4106c8 <ferror@plt+0xe078>
  4104fc:	mov	x23, x1
  410500:	cbz	x1, 4106c8 <ferror@plt+0xe078>
  410504:	mov	x20, x2
  410508:	cbz	x2, 4106c8 <ferror@plt+0xe078>
  41050c:	mov	x21, x0
  410510:	mov	x0, x23
  410514:	bl	40b6ec <ferror@plt+0x909c>
  410518:	cbz	x0, 4105c8 <ferror@plt+0xdf78>
  41051c:	mov	x19, x0
  410520:	sub	x2, x29, #0x80
  410524:	mov	w0, wzr
  410528:	mov	x1, x19
  41052c:	bl	4025d0 <__xstat@plt>
  410530:	tbnz	w0, #31, 4105d0 <ferror@plt+0xdf80>
  410534:	add	x1, sp, #0x10
  410538:	add	x2, x29, #0x18
  41053c:	mov	x0, x23
  410540:	bl	40b288 <ferror@plt+0x8c38>
  410544:	cbz	x0, 4105ec <ferror@plt+0xdf9c>
  410548:	add	x1, sp, #0x10
  41054c:	mov	x0, x21
  410550:	bl	40be38 <ferror@plt+0x97e8>
  410554:	cbz	x0, 4105fc <ferror@plt+0xdfac>
  410558:	mov	x23, x0
  41055c:	ldr	x0, [x0, #24]
  410560:	cbz	x0, 410624 <ferror@plt+0xdfd4>
  410564:	mov	x1, x19
  410568:	bl	402390 <strcmp@plt>
  41056c:	cbz	w0, 41062c <ferror@plt+0xdfdc>
  410570:	mov	x0, x21
  410574:	bl	40bcec <ferror@plt+0x969c>
  410578:	cmp	w0, #0x3
  41057c:	b.lt	4105b8 <ferror@plt+0xdf68>  // b.tstop
  410580:	ldr	x8, [x23, #24]
  410584:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  410588:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  41058c:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  410590:	add	x2, x2, #0xb98
  410594:	add	x4, x4, #0xc44
  410598:	add	x5, x5, #0xc5e
  41059c:	add	x6, sp, #0x10
  4105a0:	mov	w1, #0x3                   	// #3
  4105a4:	mov	w3, #0x1ad                 	// #429
  4105a8:	mov	x0, x21
  4105ac:	mov	x7, x19
  4105b0:	str	x8, [sp]
  4105b4:	bl	40b9bc <ferror@plt+0x936c>
  4105b8:	mov	x0, x19
  4105bc:	bl	402400 <free@plt>
  4105c0:	mov	w22, #0xffffffef            	// #-17
  4105c4:	b	4106c8 <ferror@plt+0xe078>
  4105c8:	mov	w22, #0xfffffff4            	// #-12
  4105cc:	b	4106c8 <ferror@plt+0xe078>
  4105d0:	bl	4025a0 <__errno_location@plt>
  4105d4:	ldr	w0, [x0]
  4105d8:	neg	w22, w0
  4105dc:	bl	4022a0 <strerror@plt>
  4105e0:	mov	x0, x19
  4105e4:	bl	402400 <free@plt>
  4105e8:	b	4106c8 <ferror@plt+0xe078>
  4105ec:	mov	x0, x19
  4105f0:	bl	402400 <free@plt>
  4105f4:	mov	w22, #0xfffffffe            	// #-2
  4105f8:	b	4106c8 <ferror@plt+0xe078>
  4105fc:	ldr	x22, [x29, #24]
  410600:	add	x1, sp, #0x10
  410604:	mov	x0, x21
  410608:	bl	40be38 <ferror@plt+0x97e8>
  41060c:	cbz	x0, 410648 <ferror@plt+0xdff8>
  410610:	ldr	w8, [x0, #84]
  410614:	mov	x23, x0
  410618:	add	w8, w8, #0x1
  41061c:	str	w8, [x0, #84]
  410620:	b	4106bc <ferror@plt+0xe06c>
  410624:	str	x19, [x23, #24]
  410628:	b	410634 <ferror@plt+0xdfe4>
  41062c:	mov	x0, x19
  410630:	bl	402400 <free@plt>
  410634:	ldr	w8, [x23, #84]
  410638:	mov	w22, wzr
  41063c:	add	w8, w8, #0x1
  410640:	str	w8, [x23, #84]
  410644:	b	4106c4 <ferror@plt+0xe074>
  410648:	add	x0, x22, #0x69
  41064c:	bl	4021c0 <malloc@plt>
  410650:	cbz	x0, 4106ec <ferror@plt+0xe09c>
  410654:	movi	v0.2d, #0x0
  410658:	mov	x23, x0
  41065c:	stur	q0, [x0, #88]
  410660:	stur	q0, [x0, #72]
  410664:	stur	q0, [x0, #56]
  410668:	stur	q0, [x0, #40]
  41066c:	stur	q0, [x0, #24]
  410670:	stur	q0, [x0, #8]
  410674:	mov	x0, x21
  410678:	add	x22, x22, #0x1
  41067c:	bl	40bd00 <ferror@plt+0x96b0>
  410680:	add	x24, x23, #0x68
  410684:	str	x0, [x23]
  410688:	add	x1, sp, #0x10
  41068c:	mov	x0, x24
  410690:	mov	x2, x22
  410694:	str	x24, [x23, #16]
  410698:	bl	401ff0 <memcpy@plt>
  41069c:	mov	w8, #0x1                   	// #1
  4106a0:	mov	x0, x21
  4106a4:	mov	x1, x23
  4106a8:	mov	x2, x24
  4106ac:	str	x24, [x23, #8]
  4106b0:	str	xzr, [x23, #64]
  4106b4:	str	w8, [x23, #84]
  4106b8:	bl	40be40 <ferror@plt+0x97f0>
  4106bc:	mov	w22, wzr
  4106c0:	str	x19, [x23, #24]
  4106c4:	str	x23, [x20]
  4106c8:	mov	w0, w22
  4106cc:	add	sp, sp, #0x1, lsl #12
  4106d0:	add	sp, sp, #0x90
  4106d4:	ldp	x20, x19, [sp, #64]
  4106d8:	ldp	x22, x21, [sp, #48]
  4106dc:	ldp	x24, x23, [sp, #32]
  4106e0:	ldr	x28, [sp, #16]
  4106e4:	ldp	x29, x30, [sp], #80
  4106e8:	ret
  4106ec:	mov	x0, x19
  4106f0:	bl	402400 <free@plt>
  4106f4:	mov	w22, #0xfffffff4            	// #-12
  4106f8:	b	4106c8 <ferror@plt+0xe078>
  4106fc:	stp	x29, x30, [sp, #-32]!
  410700:	str	x19, [sp, #16]
  410704:	mov	x29, sp
  410708:	cbz	x0, 410728 <ferror@plt+0xe0d8>
  41070c:	mov	x19, x0
  410710:	ldr	x0, [x19, #16]
  410714:	bl	410a3c <ferror@plt+0xe3ec>
  410718:	mov	x0, x19
  41071c:	bl	40cd4c <ferror@plt+0xa6fc>
  410720:	mov	x19, x0
  410724:	cbnz	x0, 410710 <ferror@plt+0xe0c0>
  410728:	ldr	x19, [sp, #16]
  41072c:	mov	w0, wzr
  410730:	ldp	x29, x30, [sp], #32
  410734:	ret
  410738:	ldrb	w8, [x0, #96]
  41073c:	bfxil	w8, w1, #0, #1
  410740:	strb	w8, [x0, #96]
  410744:	ret
  410748:	tst	w1, #0x1
  41074c:	mov	w8, #0x1                   	// #1
  410750:	cinc	w8, w8, ne  // ne = any
  410754:	str	w8, [x0, #92]
  410758:	ret
  41075c:	ldrb	w8, [x0, #96]
  410760:	tst	w1, #0x1
  410764:	mov	w9, #0x4                   	// #4
  410768:	csel	w9, w9, wzr, ne  // ne = any
  41076c:	and	w8, w8, #0xfffffffb
  410770:	orr	w8, w8, w9
  410774:	strb	w8, [x0, #96]
  410778:	ret
  41077c:	stp	x29, x30, [sp, #-64]!
  410780:	stp	x28, x23, [sp, #16]
  410784:	stp	x22, x21, [sp, #32]
  410788:	stp	x20, x19, [sp, #48]
  41078c:	mov	x29, sp
  410790:	sub	sp, sp, #0x1, lsl #12
  410794:	sub	sp, sp, #0x10
  410798:	mov	x20, x0
  41079c:	mov	w0, #0xfffffffe            	// #-2
  4107a0:	cbz	x20, 410874 <ferror@plt+0xe224>
  4107a4:	mov	x8, x1
  4107a8:	cbz	x1, 410874 <ferror@plt+0xe224>
  4107ac:	mov	x19, x2
  4107b0:	cbz	x2, 410874 <ferror@plt+0xe224>
  4107b4:	add	x1, sp, #0x8
  4107b8:	sub	x2, x29, #0x8
  4107bc:	mov	x0, x8
  4107c0:	bl	40b240 <ferror@plt+0x8bf0>
  4107c4:	ldur	x22, [x29, #-8]
  4107c8:	add	x1, sp, #0x8
  4107cc:	mov	x0, x20
  4107d0:	bl	40be38 <ferror@plt+0x97e8>
  4107d4:	cbz	x0, 4107f4 <ferror@plt+0xe1a4>
  4107d8:	mov	x8, x0
  4107dc:	ldr	w9, [x8, #84]
  4107e0:	mov	w0, wzr
  4107e4:	add	w9, w9, #0x1
  4107e8:	str	w9, [x8, #84]
  4107ec:	str	x8, [x19]
  4107f0:	b	410874 <ferror@plt+0xe224>
  4107f4:	add	x0, x22, #0x69
  4107f8:	bl	4021c0 <malloc@plt>
  4107fc:	cbz	x0, 410870 <ferror@plt+0xe220>
  410800:	movi	v0.2d, #0x0
  410804:	mov	x21, x0
  410808:	stur	q0, [x0, #88]
  41080c:	stur	q0, [x0, #72]
  410810:	stur	q0, [x0, #56]
  410814:	stur	q0, [x0, #40]
  410818:	stur	q0, [x0, #24]
  41081c:	mov	x0, x20
  410820:	add	x22, x22, #0x1
  410824:	bl	40bd00 <ferror@plt+0x96b0>
  410828:	add	x23, x21, #0x68
  41082c:	str	x0, [x21]
  410830:	add	x1, sp, #0x8
  410834:	mov	x0, x23
  410838:	mov	x2, x22
  41083c:	str	x23, [x21, #16]
  410840:	bl	401ff0 <memcpy@plt>
  410844:	mov	w8, #0x1                   	// #1
  410848:	mov	x0, x20
  41084c:	mov	x1, x21
  410850:	mov	x2, x23
  410854:	str	x23, [x21, #8]
  410858:	str	xzr, [x21, #64]
  41085c:	str	w8, [x21, #84]
  410860:	bl	40be40 <ferror@plt+0x97f0>
  410864:	mov	w0, wzr
  410868:	str	x21, [x19]
  41086c:	b	410874 <ferror@plt+0xe224>
  410870:	mov	w0, #0xfffffff4            	// #-12
  410874:	add	sp, sp, #0x1, lsl #12
  410878:	add	sp, sp, #0x10
  41087c:	ldp	x20, x19, [sp, #48]
  410880:	ldp	x22, x21, [sp, #32]
  410884:	ldp	x28, x23, [sp, #16]
  410888:	ldp	x29, x30, [sp], #64
  41088c:	ret
  410890:	stp	x29, x30, [sp, #-96]!
  410894:	str	x28, [sp, #16]
  410898:	stp	x26, x25, [sp, #32]
  41089c:	stp	x24, x23, [sp, #48]
  4108a0:	stp	x22, x21, [sp, #64]
  4108a4:	stp	x20, x19, [sp, #80]
  4108a8:	mov	x29, sp
  4108ac:	sub	sp, sp, #0x1, lsl #12
  4108b0:	mov	x20, x0
  4108b4:	mov	x0, x2
  4108b8:	mov	x19, x3
  4108bc:	mov	x23, x2
  4108c0:	mov	x21, x1
  4108c4:	bl	402030 <strlen@plt>
  4108c8:	mov	x22, x0
  4108cc:	mov	x0, x21
  4108d0:	bl	402030 <strlen@plt>
  4108d4:	add	x25, x0, x22
  4108d8:	add	x8, x25, #0x2
  4108dc:	cmp	x8, #0x1, lsl #12
  4108e0:	b.ls	4108ec <ferror@plt+0xe29c>  // b.plast
  4108e4:	mov	w0, #0xffffffdc            	// #-36
  4108e8:	b	410a1c <ferror@plt+0xe3cc>
  4108ec:	mov	x24, x0
  4108f0:	mov	x0, sp
  4108f4:	mov	x1, x23
  4108f8:	mov	x2, x22
  4108fc:	mov	x26, sp
  410900:	bl	401ff0 <memcpy@plt>
  410904:	add	x23, x26, x22
  410908:	add	x0, x23, #0x1
  41090c:	add	x2, x24, #0x1
  410910:	mov	x1, x21
  410914:	bl	401ff0 <memcpy@plt>
  410918:	mov	w8, #0x5c                  	// #92
  41091c:	mov	x1, sp
  410920:	mov	x0, x20
  410924:	strb	w8, [x23]
  410928:	bl	40be38 <ferror@plt+0x97e8>
  41092c:	cbz	x0, 41094c <ferror@plt+0xe2fc>
  410930:	mov	x8, x0
  410934:	ldr	w9, [x8, #84]
  410938:	mov	w0, wzr
  41093c:	add	w9, w9, #0x1
  410940:	str	w9, [x8, #84]
  410944:	str	x8, [x19]
  410948:	b	410a1c <ferror@plt+0xe3cc>
  41094c:	cmp	x21, #0x0
  410950:	mov	w8, #0x1                   	// #1
  410954:	csinc	x26, x22, x25, eq  // eq = none
  410958:	cinc	x8, x8, ne  // ne = any
  41095c:	add	x24, x26, #0x1
  410960:	mul	x8, x24, x8
  410964:	add	x0, x8, #0x68
  410968:	bl	4021c0 <malloc@plt>
  41096c:	cbz	x0, 4109ec <ferror@plt+0xe39c>
  410970:	movi	v0.2d, #0x0
  410974:	mov	x23, x0
  410978:	stur	q0, [x0, #88]
  41097c:	stur	q0, [x0, #72]
  410980:	stur	q0, [x0, #56]
  410984:	stur	q0, [x0, #40]
  410988:	stur	q0, [x0, #24]
  41098c:	stur	q0, [x0, #8]
  410990:	mov	x0, x20
  410994:	bl	40bd00 <ferror@plt+0x96b0>
  410998:	add	x25, x23, #0x68
  41099c:	str	x0, [x23]
  4109a0:	mov	x1, sp
  4109a4:	mov	x0, x25
  4109a8:	mov	x2, x24
  4109ac:	str	x25, [x23, #16]
  4109b0:	bl	401ff0 <memcpy@plt>
  4109b4:	cbz	x21, 4109f4 <ferror@plt+0xe3a4>
  4109b8:	strb	wzr, [x25, x22]
  4109bc:	ldr	x8, [x23, #16]
  4109c0:	mov	x1, sp
  4109c4:	mov	x2, x24
  4109c8:	add	x9, x8, x22
  4109cc:	add	x8, x8, x26
  4109d0:	add	x9, x9, #0x1
  4109d4:	add	x0, x8, #0x1
  4109d8:	str	x9, [x23, #64]
  4109dc:	str	x0, [x23, #8]
  4109e0:	bl	401ff0 <memcpy@plt>
  4109e4:	ldr	x25, [x23, #8]
  4109e8:	b	4109fc <ferror@plt+0xe3ac>
  4109ec:	mov	w0, #0xfffffff4            	// #-12
  4109f0:	b	410a1c <ferror@plt+0xe3cc>
  4109f4:	str	x25, [x23, #8]
  4109f8:	str	xzr, [x23, #64]
  4109fc:	mov	w8, #0x1                   	// #1
  410a00:	mov	x0, x20
  410a04:	mov	x1, x23
  410a08:	mov	x2, x25
  410a0c:	str	w8, [x23, #84]
  410a10:	bl	40be40 <ferror@plt+0x97f0>
  410a14:	mov	w0, wzr
  410a18:	str	x23, [x19]
  410a1c:	add	sp, sp, #0x1, lsl #12
  410a20:	ldp	x20, x19, [sp, #80]
  410a24:	ldp	x22, x21, [sp, #64]
  410a28:	ldp	x24, x23, [sp, #48]
  410a2c:	ldp	x26, x25, [sp, #32]
  410a30:	ldr	x28, [sp, #16]
  410a34:	ldp	x29, x30, [sp], #96
  410a38:	ret
  410a3c:	stp	x29, x30, [sp, #-32]!
  410a40:	stp	x20, x19, [sp, #16]
  410a44:	mov	x19, x0
  410a48:	mov	x29, sp
  410a4c:	cbz	x0, 410abc <ferror@plt+0xe46c>
  410a50:	ldr	w8, [x19, #84]
  410a54:	subs	w8, w8, #0x1
  410a58:	str	w8, [x19, #84]
  410a5c:	b.gt	410abc <ferror@plt+0xe46c>
  410a60:	ldp	x0, x2, [x19]
  410a64:	mov	x1, x19
  410a68:	bl	40be54 <ferror@plt+0x9804>
  410a6c:	ldr	x20, [x19, #32]
  410a70:	cbz	x20, 410a8c <ferror@plt+0xe43c>
  410a74:	ldr	x0, [x20, #16]
  410a78:	bl	410a3c <ferror@plt+0xe3ec>
  410a7c:	mov	x0, x20
  410a80:	bl	40cd4c <ferror@plt+0xa6fc>
  410a84:	mov	x20, x0
  410a88:	cbnz	x0, 410a74 <ferror@plt+0xe424>
  410a8c:	ldr	x0, [x19, #72]
  410a90:	cbz	x0, 410a98 <ferror@plt+0xe448>
  410a94:	bl	413978 <ferror@plt+0x11328>
  410a98:	ldr	x0, [x19]
  410a9c:	bl	40bd14 <ferror@plt+0x96c4>
  410aa0:	ldr	x0, [x19, #40]
  410aa4:	bl	402400 <free@plt>
  410aa8:	ldr	x0, [x19, #24]
  410aac:	bl	402400 <free@plt>
  410ab0:	mov	x0, x19
  410ab4:	bl	402400 <free@plt>
  410ab8:	mov	x19, xzr
  410abc:	mov	x0, x19
  410ac0:	ldp	x20, x19, [sp, #16]
  410ac4:	ldp	x29, x30, [sp], #32
  410ac8:	ret
  410acc:	stp	x29, x30, [sp, #-48]!
  410ad0:	stp	x28, x21, [sp, #16]
  410ad4:	stp	x20, x19, [sp, #32]
  410ad8:	mov	x29, sp
  410adc:	sub	sp, sp, #0x1, lsl #12
  410ae0:	mov	w21, #0xfffffffe            	// #-2
  410ae4:	cbz	x0, 410b40 <ferror@plt+0xe4f0>
  410ae8:	mov	x8, x1
  410aec:	cbz	x1, 410b40 <ferror@plt+0xe4f0>
  410af0:	mov	x19, x2
  410af4:	mov	x20, x0
  410af8:	cbz	x2, 410b04 <ferror@plt+0xe4b4>
  410afc:	ldr	x9, [x19]
  410b00:	cbz	x9, 410b58 <ferror@plt+0xe508>
  410b04:	mov	x0, x20
  410b08:	bl	40bcec <ferror@plt+0x969c>
  410b0c:	cmp	w0, #0x3
  410b10:	b.lt	410b3c <ferror@plt+0xe4ec>  // b.tstop
  410b14:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  410b18:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  410b1c:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  410b20:	add	x2, x2, #0xb98
  410b24:	add	x4, x4, #0xcb0
  410b28:	add	x5, x5, #0xccc
  410b2c:	mov	w1, #0x3                   	// #3
  410b30:	mov	w3, #0x223                 	// #547
  410b34:	mov	x0, x20
  410b38:	bl	40b9bc <ferror@plt+0x936c>
  410b3c:	mov	w21, #0xffffffda            	// #-38
  410b40:	mov	w0, w21
  410b44:	add	sp, sp, #0x1, lsl #12
  410b48:	ldp	x20, x19, [sp, #32]
  410b4c:	ldp	x28, x21, [sp, #16]
  410b50:	ldp	x29, x30, [sp], #48
  410b54:	ret
  410b58:	mov	x1, sp
  410b5c:	mov	x0, x8
  410b60:	mov	x2, xzr
  410b64:	bl	40b118 <ferror@plt+0x8ac8>
  410b68:	tbnz	w0, #31, 410c4c <ferror@plt+0xe5fc>
  410b6c:	mov	x1, sp
  410b70:	mov	x0, x20
  410b74:	mov	x2, x19
  410b78:	bl	40c464 <ferror@plt+0x9e14>
  410b7c:	mov	w21, w0
  410b80:	tbnz	w0, #31, 410c24 <ferror@plt+0xe5d4>
  410b84:	ldr	x8, [x19]
  410b88:	cbnz	x8, 410b40 <ferror@plt+0xe4f0>
  410b8c:	mov	x1, sp
  410b90:	mov	x0, x20
  410b94:	mov	x2, x19
  410b98:	bl	40c314 <ferror@plt+0x9cc4>
  410b9c:	mov	w21, w0
  410ba0:	tbnz	w0, #31, 410c24 <ferror@plt+0xe5d4>
  410ba4:	ldr	x8, [x19]
  410ba8:	cbnz	x8, 410b40 <ferror@plt+0xe4f0>
  410bac:	mov	x1, sp
  410bb0:	mov	x0, x20
  410bb4:	mov	x2, x19
  410bb8:	bl	40be60 <ferror@plt+0x9810>
  410bbc:	mov	w21, w0
  410bc0:	tbnz	w0, #31, 410c24 <ferror@plt+0xe5d4>
  410bc4:	ldr	x8, [x19]
  410bc8:	cbnz	x8, 410b40 <ferror@plt+0xe4f0>
  410bcc:	mov	x1, sp
  410bd0:	mov	x0, x20
  410bd4:	mov	x2, x19
  410bd8:	bl	40c598 <ferror@plt+0x9f48>
  410bdc:	mov	w21, w0
  410be0:	tbnz	w0, #31, 410c24 <ferror@plt+0xe5d4>
  410be4:	ldr	x8, [x19]
  410be8:	cbnz	x8, 410b40 <ferror@plt+0xe4f0>
  410bec:	mov	x1, sp
  410bf0:	mov	x0, x20
  410bf4:	mov	x2, x19
  410bf8:	bl	40c058 <ferror@plt+0x9a08>
  410bfc:	mov	w21, w0
  410c00:	tbnz	w0, #31, 410c24 <ferror@plt+0xe5d4>
  410c04:	ldr	x8, [x19]
  410c08:	cbnz	x8, 410b40 <ferror@plt+0xe4f0>
  410c0c:	mov	x1, sp
  410c10:	mov	x0, x20
  410c14:	mov	x2, x19
  410c18:	bl	40c068 <ferror@plt+0x9a18>
  410c1c:	mov	w21, w0
  410c20:	tbz	w0, #31, 410b40 <ferror@plt+0xe4f0>
  410c24:	ldr	x20, [x19]
  410c28:	cbz	x20, 410c44 <ferror@plt+0xe5f4>
  410c2c:	ldr	x0, [x20, #16]
  410c30:	bl	410a3c <ferror@plt+0xe3ec>
  410c34:	mov	x0, x20
  410c38:	bl	40cd4c <ferror@plt+0xa6fc>
  410c3c:	mov	x20, x0
  410c40:	cbnz	x0, 410c2c <ferror@plt+0xe5dc>
  410c44:	str	xzr, [x19]
  410c48:	b	410b40 <ferror@plt+0xe4f0>
  410c4c:	mov	w21, #0xffffffea            	// #-22
  410c50:	b	410b40 <ferror@plt+0xe4f0>
  410c54:	stp	x29, x30, [sp, #-80]!
  410c58:	mov	x8, x0
  410c5c:	mov	w0, #0xfffffffe            	// #-2
  410c60:	stp	x26, x25, [sp, #16]
  410c64:	stp	x24, x23, [sp, #32]
  410c68:	stp	x22, x21, [sp, #48]
  410c6c:	stp	x20, x19, [sp, #64]
  410c70:	mov	x29, sp
  410c74:	cbz	x8, 410d7c <ferror@plt+0xe72c>
  410c78:	mov	x19, x3
  410c7c:	cbz	x3, 410d7c <ferror@plt+0xe72c>
  410c80:	mov	x20, x2
  410c84:	str	xzr, [x19]
  410c88:	cbz	x2, 410d4c <ferror@plt+0xe6fc>
  410c8c:	mov	w21, w1
  410c90:	mov	w24, #0x1                   	// #1
  410c94:	mov	x25, x20
  410c98:	b	410cac <ferror@plt+0xe65c>
  410c9c:	ldr	x8, [x25]
  410ca0:	cmp	x8, x20
  410ca4:	csel	x25, xzr, x8, eq  // eq = none
  410ca8:	cbz	x25, 410d4c <ferror@plt+0xe6fc>
  410cac:	ldr	x22, [x25, #16]
  410cb0:	tbz	w21, #0, 410cec <ferror@plt+0xe69c>
  410cb4:	ldr	x0, [x22]
  410cb8:	bl	40cc08 <ferror@plt+0xa5b8>
  410cbc:	ldr	x26, [x0, #16]
  410cc0:	cbz	x26, 410cec <ferror@plt+0xe69c>
  410cc4:	mov	x23, x26
  410cc8:	mov	x0, x23
  410ccc:	bl	40cedc <ferror@plt+0xa88c>
  410cd0:	ldr	x1, [x22, #16]
  410cd4:	bl	402390 <strcmp@plt>
  410cd8:	cbz	w0, 410c9c <ferror@plt+0xe64c>
  410cdc:	ldr	x8, [x23]
  410ce0:	cmp	x8, x26
  410ce4:	csel	x23, xzr, x8, eq  // eq = none
  410ce8:	cbnz	x23, 410cc8 <ferror@plt+0xe678>
  410cec:	tbz	w21, #1, 410d24 <ferror@plt+0xe6d4>
  410cf0:	ldr	w8, [x22, #92]
  410cf4:	cbz	w8, 410d04 <ferror@plt+0xe6b4>
  410cf8:	cmp	w8, #0x2
  410cfc:	b.eq	410c9c <ferror@plt+0xe64c>  // b.none
  410d00:	b	410d24 <ferror@plt+0xe6d4>
  410d04:	ldr	x0, [x22]
  410d08:	ldr	x1, [x22, #16]
  410d0c:	bl	40c1d4 <ferror@plt+0x9b84>
  410d10:	tst	w0, #0x1
  410d14:	cinc	w8, w24, ne  // ne = any
  410d18:	str	w8, [x22, #92]
  410d1c:	cmp	w8, #0x2
  410d20:	b.eq	410c9c <ferror@plt+0xe64c>  // b.none
  410d24:	ldr	x0, [x19]
  410d28:	mov	x1, x22
  410d2c:	bl	40cc10 <ferror@plt+0xa5c0>
  410d30:	cbz	x0, 410d54 <ferror@plt+0xe704>
  410d34:	str	x0, [x19]
  410d38:	cbz	x22, 410c9c <ferror@plt+0xe64c>
  410d3c:	ldr	w8, [x22, #84]
  410d40:	add	w8, w8, #0x1
  410d44:	str	w8, [x22, #84]
  410d48:	b	410c9c <ferror@plt+0xe64c>
  410d4c:	mov	w0, wzr
  410d50:	b	410d7c <ferror@plt+0xe72c>
  410d54:	ldr	x20, [x19]
  410d58:	cbz	x20, 410d74 <ferror@plt+0xe724>
  410d5c:	ldr	x0, [x20, #16]
  410d60:	bl	410a3c <ferror@plt+0xe3ec>
  410d64:	mov	x0, x20
  410d68:	bl	40cd4c <ferror@plt+0xa6fc>
  410d6c:	mov	x20, x0
  410d70:	cbnz	x0, 410d5c <ferror@plt+0xe70c>
  410d74:	mov	w0, #0xfffffff4            	// #-12
  410d78:	str	xzr, [x19]
  410d7c:	ldp	x20, x19, [sp, #64]
  410d80:	ldp	x22, x21, [sp, #48]
  410d84:	ldp	x24, x23, [sp, #32]
  410d88:	ldp	x26, x25, [sp, #16]
  410d8c:	ldp	x29, x30, [sp], #80
  410d90:	ret
  410d94:	stp	x29, x30, [sp, #-48]!
  410d98:	str	x21, [sp, #16]
  410d9c:	stp	x20, x19, [sp, #32]
  410da0:	mov	x29, sp
  410da4:	cbz	x0, 410e88 <ferror@plt+0xe838>
  410da8:	ldrb	w8, [x0, #88]
  410dac:	mov	x19, x0
  410db0:	tbnz	w8, #0, 410ddc <ferror@plt+0xe78c>
  410db4:	ldr	x0, [x19]
  410db8:	ldr	x1, [x19, #16]
  410dbc:	bl	40c27c <ferror@plt+0x9c2c>
  410dc0:	cbz	x0, 410ddc <ferror@plt+0xe78c>
  410dc4:	mov	x20, x0
  410dc8:	mov	x0, x19
  410dcc:	mov	x1, x20
  410dd0:	bl	410210 <ferror@plt+0xdbc0>
  410dd4:	mov	x0, x20
  410dd8:	bl	402400 <free@plt>
  410ddc:	ldr	x21, [x19, #32]
  410de0:	cbz	x21, 410e84 <ferror@plt+0xe834>
  410de4:	mov	x20, xzr
  410de8:	ldr	x1, [x21, #16]
  410dec:	cbz	x1, 410dfc <ferror@plt+0xe7ac>
  410df0:	ldr	w8, [x1, #84]
  410df4:	add	w8, w8, #0x1
  410df8:	str	w8, [x1, #84]
  410dfc:	mov	x0, x20
  410e00:	bl	40cc10 <ferror@plt+0xa5c0>
  410e04:	cbz	x0, 410e24 <ferror@plt+0xe7d4>
  410e08:	ldr	x8, [x21]
  410e0c:	ldr	x9, [x19, #32]
  410e10:	mov	x20, x0
  410e14:	cmp	x8, x9
  410e18:	csel	x21, xzr, x8, eq  // eq = none
  410e1c:	cbnz	x21, 410de8 <ferror@plt+0xe798>
  410e20:	b	410e88 <ferror@plt+0xe838>
  410e24:	ldr	x0, [x21, #16]
  410e28:	bl	410a3c <ferror@plt+0xe3ec>
  410e2c:	ldr	x0, [x19]
  410e30:	bl	40bcec <ferror@plt+0x969c>
  410e34:	cmp	w0, #0x2
  410e38:	b.le	410e64 <ferror@plt+0xe814>
  410e3c:	ldr	x0, [x19]
  410e40:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  410e44:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  410e48:	adrp	x5, 419000 <ferror@plt+0x169b0>
  410e4c:	add	x2, x2, #0xb98
  410e50:	add	x4, x4, #0xcf6
  410e54:	add	x5, x5, #0x1e7
  410e58:	mov	w1, #0x3                   	// #3
  410e5c:	mov	w3, #0x2ab                 	// #683
  410e60:	bl	40b9bc <ferror@plt+0x936c>
  410e64:	cbz	x20, 410e84 <ferror@plt+0xe834>
  410e68:	ldr	x0, [x20, #16]
  410e6c:	bl	410a3c <ferror@plt+0xe3ec>
  410e70:	mov	x0, x20
  410e74:	bl	40cd4c <ferror@plt+0xa6fc>
  410e78:	mov	x20, x0
  410e7c:	cbnz	x0, 410e68 <ferror@plt+0xe818>
  410e80:	b	410e88 <ferror@plt+0xe838>
  410e84:	mov	x0, xzr
  410e88:	ldp	x20, x19, [sp, #32]
  410e8c:	ldr	x21, [sp, #16]
  410e90:	ldp	x29, x30, [sp], #48
  410e94:	ret
  410e98:	cbz	x0, 410eb0 <ferror@plt+0xe860>
  410e9c:	ldr	x0, [x0, #16]
  410ea0:	cbz	x0, 410eb0 <ferror@plt+0xe860>
  410ea4:	ldr	w8, [x0, #84]
  410ea8:	add	w8, w8, #0x1
  410eac:	str	w8, [x0, #84]
  410eb0:	ret
  410eb4:	cbz	x0, 410ebc <ferror@plt+0xe86c>
  410eb8:	ldr	x0, [x0, #16]
  410ebc:	ret
  410ec0:	stp	x29, x30, [sp, #-32]!
  410ec4:	stp	x20, x19, [sp, #16]
  410ec8:	mov	x29, sp
  410ecc:	cbz	x0, 410f18 <ferror@plt+0xe8c8>
  410ed0:	mov	x19, x0
  410ed4:	ldr	x0, [x0, #24]
  410ed8:	cbnz	x0, 410f18 <ferror@plt+0xe8c8>
  410edc:	ldrb	w8, [x19, #88]
  410ee0:	tbnz	w8, #0, 410f14 <ferror@plt+0xe8c4>
  410ee4:	ldr	x0, [x19]
  410ee8:	ldr	x1, [x19, #16]
  410eec:	bl	40c27c <ferror@plt+0x9c2c>
  410ef0:	cbz	x0, 410f18 <ferror@plt+0xe8c8>
  410ef4:	mov	x20, x0
  410ef8:	mov	x0, x19
  410efc:	mov	x1, x20
  410f00:	bl	410210 <ferror@plt+0xdbc0>
  410f04:	mov	x0, x20
  410f08:	bl	402400 <free@plt>
  410f0c:	ldr	x0, [x19, #24]
  410f10:	b	410f18 <ferror@plt+0xe8c8>
  410f14:	mov	x0, xzr
  410f18:	ldp	x20, x19, [sp, #16]
  410f1c:	ldp	x29, x30, [sp], #32
  410f20:	ret
  410f24:	stp	x29, x30, [sp, #-32]!
  410f28:	stp	x20, x19, [sp, #16]
  410f2c:	mov	x29, sp
  410f30:	cbz	x0, 410f98 <ferror@plt+0xe948>
  410f34:	mov	x20, x0
  410f38:	ldr	x0, [x0, #16]
  410f3c:	and	w8, w1, #0x200
  410f40:	orr	w1, w8, #0x800
  410f44:	bl	402630 <delete_module@plt>
  410f48:	cbz	w0, 410fa0 <ferror@plt+0xe950>
  410f4c:	bl	4025a0 <__errno_location@plt>
  410f50:	ldr	w8, [x0]
  410f54:	ldr	x0, [x20]
  410f58:	neg	w19, w8
  410f5c:	bl	40bcec <ferror@plt+0x969c>
  410f60:	cmp	w0, #0x3
  410f64:	b.lt	410fa4 <ferror@plt+0xe954>  // b.tstop
  410f68:	ldr	x0, [x20]
  410f6c:	ldr	x6, [x20, #16]
  410f70:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  410f74:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  410f78:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  410f7c:	add	x2, x2, #0xb98
  410f80:	add	x4, x4, #0xd13
  410f84:	add	x5, x5, #0xd2d
  410f88:	mov	w1, #0x3                   	// #3
  410f8c:	mov	w3, #0x319                 	// #793
  410f90:	bl	40b9bc <ferror@plt+0x936c>
  410f94:	b	410fa4 <ferror@plt+0xe954>
  410f98:	mov	w19, #0xfffffffe            	// #-2
  410f9c:	b	410fa4 <ferror@plt+0xe954>
  410fa0:	mov	w19, wzr
  410fa4:	mov	w0, w19
  410fa8:	ldp	x20, x19, [sp, #16]
  410fac:	ldp	x29, x30, [sp], #32
  410fb0:	ret
  410fb4:	stp	x29, x30, [sp, #-80]!
  410fb8:	adrp	x8, 418000 <ferror@plt+0x159b0>
  410fbc:	add	x8, x8, #0xed2
  410fc0:	cmp	x2, #0x0
  410fc4:	stp	x22, x21, [sp, #48]
  410fc8:	csel	x21, x8, x2, eq  // eq = none
  410fcc:	str	x25, [sp, #16]
  410fd0:	stp	x24, x23, [sp, #32]
  410fd4:	stp	x20, x19, [sp, #64]
  410fd8:	mov	x29, sp
  410fdc:	cbz	x0, 4111b0 <ferror@plt+0xeb60>
  410fe0:	ldr	x20, [x0, #24]
  410fe4:	mov	w22, w1
  410fe8:	mov	x19, x0
  410fec:	cbz	x20, 411134 <ferror@plt+0xeae4>
  410ff0:	ldr	x0, [x19, #72]
  410ff4:	cbnz	x0, 41100c <ferror@plt+0xe9bc>
  410ff8:	ldr	x0, [x19]
  410ffc:	mov	x1, x20
  411000:	bl	41380c <ferror@plt+0x111bc>
  411004:	str	x0, [x19, #72]
  411008:	cbz	x0, 4111b8 <ferror@plt+0xeb68>
  41100c:	bl	413968 <ferror@plt+0x11318>
  411010:	tbz	w0, #0, 411050 <ferror@plt+0xea00>
  411014:	ldr	x0, [x19, #72]
  411018:	ubfiz	w23, w22, #1, #1
  41101c:	bfxil	w23, w22, #1, #1
  411020:	bl	413970 <ferror@plt+0x11320>
  411024:	mov	w1, w0
  411028:	mov	w0, #0x111                 	// #273
  41102c:	mov	x2, x21
  411030:	mov	w3, w23
  411034:	bl	4025e0 <syscall@plt>
  411038:	mov	x23, x0
  41103c:	cbz	w23, 411238 <ferror@plt+0xebe8>
  411040:	bl	4025a0 <__errno_location@plt>
  411044:	ldr	w8, [x0]
  411048:	cmp	w8, #0x26
  41104c:	b.ne	4111ec <ferror@plt+0xeb9c>  // b.any
  411050:	ldr	x0, [x19, #72]
  411054:	tst	w22, #0x3
  411058:	b.eq	4111c8 <ferror@plt+0xeb78>  // b.none
  41105c:	bl	4137dc <ferror@plt+0x1118c>
  411060:	cbz	x0, 4111b8 <ferror@plt+0xeb68>
  411064:	mov	x23, x0
  411068:	tbz	w22, #1, 4110cc <ferror@plt+0xea7c>
  41106c:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  411070:	add	x1, x1, #0xd86
  411074:	mov	x0, x23
  411078:	bl	414be8 <ferror@plt+0x12598>
  41107c:	tbz	w0, #31, 4110cc <ferror@plt+0xea7c>
  411080:	mov	w24, w0
  411084:	ldr	x0, [x19]
  411088:	bl	40bcec <ferror@plt+0x969c>
  41108c:	cmp	w0, #0x6
  411090:	b.lt	4110cc <ferror@plt+0xea7c>  // b.tstop
  411094:	ldr	x25, [x19]
  411098:	neg	w0, w24
  41109c:	bl	4022a0 <strerror@plt>
  4110a0:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  4110a4:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  4110a8:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  4110ac:	mov	x6, x0
  4110b0:	add	x2, x2, #0xb98
  4110b4:	add	x4, x4, #0xd48
  4110b8:	add	x5, x5, #0xd91
  4110bc:	mov	w1, #0x6                   	// #6
  4110c0:	mov	w3, #0x363                 	// #867
  4110c4:	mov	x0, x25
  4110c8:	bl	40b9bc <ferror@plt+0x936c>
  4110cc:	tbz	w22, #0, 411128 <ferror@plt+0xead8>
  4110d0:	mov	x0, x23
  4110d4:	bl	414e9c <ferror@plt+0x1284c>
  4110d8:	tbz	w0, #31, 411128 <ferror@plt+0xead8>
  4110dc:	mov	w22, w0
  4110e0:	ldr	x0, [x19]
  4110e4:	bl	40bcec <ferror@plt+0x969c>
  4110e8:	cmp	w0, #0x6
  4110ec:	b.lt	411128 <ferror@plt+0xead8>  // b.tstop
  4110f0:	ldr	x24, [x19]
  4110f4:	neg	w0, w22
  4110f8:	bl	4022a0 <strerror@plt>
  4110fc:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  411100:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  411104:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  411108:	mov	x6, x0
  41110c:	add	x2, x2, #0xb98
  411110:	add	x4, x4, #0xd48
  411114:	add	x5, x5, #0xdb1
  411118:	mov	w1, #0x6                   	// #6
  41111c:	mov	w3, #0x369                 	// #873
  411120:	mov	x0, x24
  411124:	bl	40b9bc <ferror@plt+0x936c>
  411128:	mov	x0, x23
  41112c:	bl	414664 <ferror@plt+0x12014>
  411130:	b	4111cc <ferror@plt+0xeb7c>
  411134:	ldrb	w8, [x19, #88]
  411138:	tbnz	w8, #0, 41116c <ferror@plt+0xeb1c>
  41113c:	ldr	x0, [x19]
  411140:	ldr	x1, [x19, #16]
  411144:	bl	40c27c <ferror@plt+0x9c2c>
  411148:	cbz	x0, 41116c <ferror@plt+0xeb1c>
  41114c:	mov	x20, x0
  411150:	mov	x0, x19
  411154:	mov	x1, x20
  411158:	bl	410210 <ferror@plt+0xdbc0>
  41115c:	mov	x0, x20
  411160:	bl	402400 <free@plt>
  411164:	ldr	x20, [x19, #24]
  411168:	cbnz	x20, 410ff0 <ferror@plt+0xe9a0>
  41116c:	ldr	x0, [x19]
  411170:	bl	40bcec <ferror@plt+0x969c>
  411174:	cmp	w0, #0x3
  411178:	b.lt	4111b0 <ferror@plt+0xeb60>  // b.tstop
  41117c:	ldr	x0, [x19]
  411180:	ldr	x6, [x19, #16]
  411184:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  411188:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  41118c:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  411190:	add	x2, x2, #0xb98
  411194:	add	x4, x4, #0xd48
  411198:	add	x5, x5, #0xd62
  41119c:	mov	w1, #0x3                   	// #3
  4111a0:	mov	w3, #0x340                 	// #832
  4111a4:	bl	40b9bc <ferror@plt+0x936c>
  4111a8:	mov	w23, #0xfffffffe            	// #-2
  4111ac:	b	411238 <ferror@plt+0xebe8>
  4111b0:	mov	w23, #0xfffffffe            	// #-2
  4111b4:	b	411238 <ferror@plt+0xebe8>
  4111b8:	bl	4025a0 <__errno_location@plt>
  4111bc:	ldr	w8, [x0]
  4111c0:	neg	w23, w8
  4111c4:	b	411238 <ferror@plt+0xebe8>
  4111c8:	bl	413958 <ferror@plt+0x11308>
  4111cc:	mov	x22, x0
  4111d0:	ldr	x0, [x19, #72]
  4111d4:	bl	413960 <ferror@plt+0x11310>
  4111d8:	mov	x1, x0
  4111dc:	mov	x0, x22
  4111e0:	mov	x2, x21
  4111e4:	bl	402450 <init_module@plt>
  4111e8:	mov	x23, x0
  4111ec:	tbz	w23, #31, 411238 <ferror@plt+0xebe8>
  4111f0:	bl	4025a0 <__errno_location@plt>
  4111f4:	ldr	w8, [x0]
  4111f8:	ldr	x0, [x19]
  4111fc:	neg	w23, w8
  411200:	bl	40bcec <ferror@plt+0x969c>
  411204:	cmp	w0, #0x6
  411208:	b.lt	411238 <ferror@plt+0xebe8>  // b.tstop
  41120c:	ldr	x0, [x19]
  411210:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  411214:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  411218:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  41121c:	add	x2, x2, #0xb98
  411220:	add	x4, x4, #0xd48
  411224:	add	x5, x5, #0xdcf
  411228:	mov	w1, #0x6                   	// #6
  41122c:	mov	w3, #0x376                 	// #886
  411230:	mov	x6, x20
  411234:	bl	40b9bc <ferror@plt+0x936c>
  411238:	mov	w0, w23
  41123c:	ldp	x20, x19, [sp, #64]
  411240:	ldp	x22, x21, [sp, #48]
  411244:	ldp	x24, x23, [sp, #32]
  411248:	ldr	x25, [sp, #16]
  41124c:	ldp	x29, x30, [sp], #80
  411250:	ret
  411254:	sub	sp, sp, #0xc0
  411258:	stp	x29, x30, [sp, #96]
  41125c:	add	x29, sp, #0x60
  411260:	stp	x28, x27, [sp, #112]
  411264:	stp	x26, x25, [sp, #128]
  411268:	stp	x24, x23, [sp, #144]
  41126c:	stp	x22, x21, [sp, #160]
  411270:	stp	x20, x19, [sp, #176]
  411274:	stur	x2, [x29, #-24]
  411278:	stur	xzr, [x29, #-8]
  41127c:	cbz	x0, 4112d0 <ferror@plt+0xec80>
  411280:	mov	x27, x5
  411284:	mov	x21, x4
  411288:	mov	x22, x3
  41128c:	mov	w23, w1
  411290:	mov	x24, x0
  411294:	tbnz	w1, #3, 4112b4 <ferror@plt+0xec64>
  411298:	mov	x0, x24
  41129c:	bl	411f50 <ferror@plt+0xf900>
  4112a0:	cmp	w0, #0x1
  4112a4:	b.hi	4112b4 <ferror@plt+0xec64>  // b.pmore
  4112a8:	sbfx	w8, w23, #5, #1
  4112ac:	and	w26, w8, #0xffffffef
  4112b0:	b	4117ac <ferror@plt+0xf15c>
  4112b4:	ldr	x8, [x24, #64]
  4112b8:	cbz	x8, 4112c0 <ferror@plt+0xec70>
  4112bc:	tbnz	w23, #18, 4112e0 <ferror@plt+0xec90>
  4112c0:	tbnz	w23, #16, 4112d8 <ferror@plt+0xec88>
  4112c4:	tbz	w23, #17, 41131c <ferror@plt+0xeccc>
  4112c8:	and	w26, w23, #0x20000
  4112cc:	b	4112e4 <ferror@plt+0xec94>
  4112d0:	mov	w26, #0xfffffffe            	// #-2
  4112d4:	b	4117ac <ferror@plt+0xf15c>
  4112d8:	and	w26, w23, #0x10000
  4112dc:	b	4112e4 <ferror@plt+0xec94>
  4112e0:	and	w26, w23, #0x40000
  4112e4:	ldr	x0, [x24]
  4112e8:	bl	40cc08 <ferror@plt+0xa5b8>
  4112ec:	ldr	x20, [x0, #16]
  4112f0:	cbz	x20, 41131c <ferror@plt+0xeccc>
  4112f4:	mov	x19, x20
  4112f8:	mov	x0, x19
  4112fc:	bl	40cedc <ferror@plt+0xa88c>
  411300:	ldr	x1, [x24, #16]
  411304:	bl	402390 <strcmp@plt>
  411308:	cbz	w0, 4117ac <ferror@plt+0xf15c>
  41130c:	ldr	x8, [x19]
  411310:	cmp	x8, x20
  411314:	csel	x19, xzr, x8, eq  // eq = none
  411318:	cbnz	x19, 4112f8 <ferror@plt+0xeca8>
  41131c:	ldr	x0, [x24]
  411320:	mov	w1, wzr
  411324:	ubfx	w19, w23, #2, #1
  411328:	bl	40c7d0 <ferror@plt+0xa180>
  41132c:	ldr	x0, [x24]
  411330:	mov	w1, wzr
  411334:	bl	40c838 <ferror@plt+0xa1e8>
  411338:	sub	x3, x29, #0x8
  41133c:	mov	w1, #0x1                   	// #1
  411340:	mov	x0, x24
  411344:	mov	w2, w19
  411348:	bl	4134f0 <ferror@plt+0x10ea0>
  41134c:	mov	w26, w0
  411350:	tbnz	w0, #31, 411364 <ferror@plt+0xed14>
  411354:	tbnz	w23, #16, 41138c <ferror@plt+0xed3c>
  411358:	ldur	x25, [x29, #-8]
  41135c:	cbnz	x25, 4113d8 <ferror@plt+0xed88>
  411360:	b	4117ac <ferror@plt+0xf15c>
  411364:	ldur	x19, [x29, #-8]
  411368:	cbz	x19, 411384 <ferror@plt+0xed34>
  41136c:	ldr	x0, [x19, #16]
  411370:	bl	410a3c <ferror@plt+0xe3ec>
  411374:	mov	x0, x19
  411378:	bl	40cd4c <ferror@plt+0xa6fc>
  41137c:	mov	x19, x0
  411380:	cbnz	x0, 41136c <ferror@plt+0xed1c>
  411384:	stur	xzr, [x29, #-8]
  411388:	b	4117ac <ferror@plt+0xf15c>
  41138c:	stur	xzr, [x29, #-16]
  411390:	ldur	x19, [x29, #-8]
  411394:	ldr	x0, [x24]
  411398:	sub	x3, x29, #0x10
  41139c:	mov	w1, #0x1                   	// #1
  4113a0:	mov	x2, x19
  4113a4:	bl	410c54 <ferror@plt+0xe604>
  4113a8:	mov	w26, w0
  4113ac:	tbnz	w0, #31, 4117ac <ferror@plt+0xf15c>
  4113b0:	cbz	x19, 4113cc <ferror@plt+0xed7c>
  4113b4:	ldr	x0, [x19, #16]
  4113b8:	bl	410a3c <ferror@plt+0xe3ec>
  4113bc:	mov	x0, x19
  4113c0:	bl	40cd4c <ferror@plt+0xa6fc>
  4113c4:	mov	x19, x0
  4113c8:	cbnz	x0, 4113b4 <ferror@plt+0xed64>
  4113cc:	ldur	x25, [x29, #-16]
  4113d0:	cbz	x25, 4117d0 <ferror@plt+0xf180>
  4113d4:	stur	x25, [x29, #-8]
  4113d8:	stur	x24, [x29, #-32]
  4113dc:	mov	x24, x25
  4113e0:	str	x27, [sp, #40]
  4113e4:	stp	x21, x22, [sp, #8]
  4113e8:	stur	w23, [x29, #-36]
  4113ec:	b	411404 <ferror@plt+0xedb4>
  4113f0:	mov	w26, wzr
  4113f4:	ldr	x8, [x24]
  4113f8:	cmp	x8, x25
  4113fc:	csel	x24, xzr, x8, eq  // eq = none
  411400:	cbz	x24, 411794 <ferror@plt+0xf144>
  411404:	ldr	x28, [x24, #16]
  411408:	mov	x0, x28
  41140c:	bl	4117f8 <ferror@plt+0xf1a8>
  411410:	mov	x27, x0
  411414:	mov	x0, x28
  411418:	bl	411974 <ferror@plt+0xf324>
  41141c:	mov	x20, x0
  411420:	tbnz	w23, #3, 411440 <ferror@plt+0xedf0>
  411424:	mov	x0, x28
  411428:	bl	411f50 <ferror@plt+0xf900>
  41142c:	cmp	w0, #0x2
  411430:	b.cs	411440 <ferror@plt+0xedf0>  // b.hs, b.nlast
  411434:	mov	w26, #0xffffffef            	// #-17
  411438:	tbnz	w23, #5, 4116ac <ferror@plt+0xf05c>
  41143c:	b	4116c0 <ferror@plt+0xf070>
  411440:	ldur	x8, [x29, #-32]
  411444:	cmp	x28, x8
  411448:	ldur	x8, [x29, #-24]
  41144c:	csel	x23, x8, xzr, eq  // eq = none
  411450:	cbz	x27, 4114d4 <ferror@plt+0xee84>
  411454:	mov	x0, x27
  411458:	bl	402030 <strlen@plt>
  41145c:	mov	x19, x0
  411460:	cbz	x23, 4114dc <ferror@plt+0xee8c>
  411464:	mov	x0, x23
  411468:	bl	402030 <strlen@plt>
  41146c:	mov	x22, x0
  411470:	orr	x8, x22, x19
  411474:	cbz	x8, 4114e8 <ferror@plt+0xee98>
  411478:	add	x8, x19, x22
  41147c:	add	x0, x8, #0x2
  411480:	bl	4021c0 <malloc@plt>
  411484:	mov	x21, x0
  411488:	cbz	x27, 4114a8 <ferror@plt+0xee58>
  41148c:	mov	x0, x21
  411490:	mov	x1, x27
  411494:	mov	x2, x19
  411498:	bl	401ff0 <memcpy@plt>
  41149c:	mov	w8, #0x20                  	// #32
  4114a0:	strb	w8, [x21, x19]
  4114a4:	add	x19, x19, #0x1
  4114a8:	ldr	x27, [sp, #40]
  4114ac:	cbz	x23, 4114c0 <ferror@plt+0xee70>
  4114b0:	add	x0, x21, x19
  4114b4:	mov	x1, x23
  4114b8:	mov	x2, x22
  4114bc:	bl	401ff0 <memcpy@plt>
  4114c0:	add	x8, x19, x22
  4114c4:	strb	wzr, [x21, x8]
  4114c8:	ldur	w23, [x29, #-36]
  4114cc:	cbnz	x20, 4114f8 <ferror@plt+0xeea8>
  4114d0:	b	411624 <ferror@plt+0xefd4>
  4114d4:	mov	x19, xzr
  4114d8:	cbnz	x23, 411464 <ferror@plt+0xee14>
  4114dc:	mov	x22, xzr
  4114e0:	orr	x8, x22, x19
  4114e4:	cbnz	x8, 411478 <ferror@plt+0xee28>
  4114e8:	ldr	x27, [sp, #40]
  4114ec:	mov	x21, xzr
  4114f0:	ldur	w23, [x29, #-36]
  4114f4:	cbz	x20, 411624 <ferror@plt+0xefd4>
  4114f8:	ldrb	w8, [x28, #96]
  4114fc:	tbnz	w8, #1, 411624 <ferror@plt+0xefd4>
  411500:	cbz	x27, 411520 <ferror@plt+0xeed0>
  411504:	adrp	x8, 418000 <ferror@plt+0x159b0>
  411508:	cmp	x21, #0x0
  41150c:	add	x8, x8, #0xed2
  411510:	csel	x2, x8, x21, eq  // eq = none
  411514:	mov	w1, #0x1                   	// #1
  411518:	mov	x0, x28
  41151c:	blr	x27
  411520:	tbnz	w23, #4, 4116a0 <ferror@plt+0xf050>
  411524:	mov	x0, x28
  411528:	bl	411974 <ferror@plt+0xf324>
  41152c:	cbz	x0, 4117d8 <ferror@plt+0xf188>
  411530:	adrp	x8, 418000 <ferror@plt+0x159b0>
  411534:	cmp	x21, #0x0
  411538:	add	x8, x8, #0xed2
  41153c:	mov	x19, x0
  411540:	csel	x0, x8, x21, eq  // eq = none
  411544:	str	x21, [sp, #24]
  411548:	str	x0, [sp, #48]
  41154c:	bl	402030 <strlen@plt>
  411550:	mov	x23, x0
  411554:	mov	x0, x19
  411558:	bl	402030 <strlen@plt>
  41155c:	mov	x21, x0
  411560:	add	x1, x0, #0x1
  411564:	mov	x0, x19
  411568:	bl	40b09c <ferror@plt+0x8a4c>
  41156c:	mov	x20, x0
  411570:	cbz	x0, 411660 <ferror@plt+0xf010>
  411574:	adrp	x1, 418000 <ferror@plt+0x159b0>
  411578:	mov	x0, x20
  41157c:	add	x1, x1, #0x129
  411580:	bl	402500 <strstr@plt>
  411584:	cbz	x0, 41166c <ferror@plt+0xf01c>
  411588:	mov	x19, x0
  41158c:	sub	x27, x21, #0xd
  411590:	sub	x8, x23, #0xd
  411594:	str	x8, [sp, #32]
  411598:	add	x8, x23, x27
  41159c:	add	x0, x8, #0x1
  4115a0:	bl	4021c0 <malloc@plt>
  4115a4:	cbz	x0, 411660 <ferror@plt+0xf010>
  4115a8:	sub	x22, x19, x20
  4115ac:	sub	x8, x20, x19
  4115b0:	mov	x1, x20
  4115b4:	mov	x2, x22
  4115b8:	mov	x21, x0
  4115bc:	add	x26, x19, #0xd
  4115c0:	add	x19, x27, x8
  4115c4:	bl	401ff0 <memcpy@plt>
  4115c8:	ldr	x1, [sp, #48]
  4115cc:	add	x22, x21, x22
  4115d0:	mov	x0, x22
  4115d4:	mov	x2, x23
  4115d8:	bl	401ff0 <memcpy@plt>
  4115dc:	add	x0, x22, x23
  4115e0:	mov	x1, x26
  4115e4:	mov	x2, x19
  4115e8:	bl	401ff0 <memcpy@plt>
  4115ec:	add	x8, x21, x23
  4115f0:	mov	x0, x20
  4115f4:	strb	wzr, [x8, x27]
  4115f8:	bl	402400 <free@plt>
  4115fc:	adrp	x1, 418000 <ferror@plt+0x159b0>
  411600:	mov	x0, x21
  411604:	add	x1, x1, #0x129
  411608:	bl	402500 <strstr@plt>
  41160c:	ldr	x8, [sp, #32]
  411610:	mov	x19, x0
  411614:	mov	x20, x21
  411618:	add	x27, x27, x8
  41161c:	cbnz	x0, 411598 <ferror@plt+0xef48>
  411620:	b	411670 <ferror@plt+0xf020>
  411624:	cbz	x27, 411644 <ferror@plt+0xeff4>
  411628:	adrp	x8, 418000 <ferror@plt+0x159b0>
  41162c:	cmp	x21, #0x0
  411630:	add	x8, x8, #0xed2
  411634:	csel	x2, x8, x21, eq  // eq = none
  411638:	mov	x0, x28
  41163c:	mov	w1, wzr
  411640:	blr	x27
  411644:	tbnz	w23, #4, 4116a0 <ferror@plt+0xf050>
  411648:	mov	x0, x28
  41164c:	mov	w1, w23
  411650:	mov	x2, x21
  411654:	bl	410fb4 <ferror@plt+0xe964>
  411658:	mov	w26, w0
  41165c:	b	4116a0 <ferror@plt+0xf050>
  411660:	ldur	w23, [x29, #-36]
  411664:	mov	w26, #0xfffffff4            	// #-12
  411668:	b	411694 <ferror@plt+0xf044>
  41166c:	mov	x21, x20
  411670:	ldr	x8, [sp, #16]
  411674:	ldur	w23, [x29, #-36]
  411678:	cbz	x8, 4116d8 <ferror@plt+0xf088>
  41167c:	ldr	x2, [sp, #8]
  411680:	mov	x0, x28
  411684:	mov	x1, x21
  411688:	blr	x8
  41168c:	mov	w26, w0
  411690:	mov	x20, x21
  411694:	mov	x0, x20
  411698:	bl	402400 <free@plt>
  41169c:	ldr	x21, [sp, #24]
  4116a0:	mov	x0, x21
  4116a4:	bl	402400 <free@plt>
  4116a8:	tbz	w23, #5, 4116c0 <ferror@plt+0xf070>
  4116ac:	ldur	x8, [x29, #-32]
  4116b0:	cmp	x28, x8
  4116b4:	b.ne	4116c0 <ferror@plt+0xf070>  // b.any
  4116b8:	cmn	w26, #0x11
  4116bc:	b.eq	411794 <ferror@plt+0xf144>  // b.none
  4116c0:	cmn	w26, #0x11
  4116c4:	b.eq	4113f0 <ferror@plt+0xeda0>  // b.none
  4116c8:	ldrb	w8, [x28, #96]
  4116cc:	tbz	w8, #2, 4113f0 <ferror@plt+0xeda0>
  4116d0:	tbz	w26, #31, 4113f4 <ferror@plt+0xeda4>
  4116d4:	b	411794 <ferror@plt+0xf144>
  4116d8:	cbz	x28, 4116e4 <ferror@plt+0xf094>
  4116dc:	ldr	x19, [x28, #16]
  4116e0:	b	4116e8 <ferror@plt+0xf098>
  4116e4:	mov	x19, xzr
  4116e8:	adrp	x20, 418000 <ferror@plt+0x159b0>
  4116ec:	add	x20, x20, #0x137
  4116f0:	mov	w2, #0x1                   	// #1
  4116f4:	mov	x0, x20
  4116f8:	mov	x1, x19
  4116fc:	bl	4020a0 <setenv@plt>
  411700:	mov	x0, x21
  411704:	bl	402270 <system@plt>
  411708:	mov	w22, w0
  41170c:	mov	x0, x20
  411710:	bl	4024c0 <unsetenv@plt>
  411714:	cmn	w22, #0x1
  411718:	b.eq	411730 <ferror@plt+0xf0e0>  // b.none
  41171c:	and	w8, w22, #0xff00
  411720:	cbnz	w8, 411730 <ferror@plt+0xf0e0>
  411724:	mov	x20, x21
  411728:	mov	w26, w22
  41172c:	b	411694 <ferror@plt+0xf044>
  411730:	ldr	x0, [x28]
  411734:	bl	40bcec <ferror@plt+0x969c>
  411738:	cmp	w0, #0x3
  41173c:	b.lt	411774 <ferror@plt+0xf124>  // b.tstop
  411740:	ldr	x0, [x28]
  411744:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  411748:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  41174c:	adrp	x5, 418000 <ferror@plt+0x159b0>
  411750:	adrp	x6, 417000 <ferror@plt+0x149b0>
  411754:	mov	w1, #0x3                   	// #3
  411758:	mov	w3, #0x3d3                 	// #979
  41175c:	add	x2, x2, #0xb98
  411760:	add	x4, x4, #0x339
  411764:	add	x5, x5, #0x147
  411768:	add	x6, x6, #0x6dc
  41176c:	mov	x7, x19
  411770:	bl	40b9bc <ferror@plt+0x936c>
  411774:	cmn	w22, #0x1
  411778:	b.eq	41178c <ferror@plt+0xf13c>  // b.none
  41177c:	mov	w8, wzr
  411780:	lsr	w9, w22, #8
  411784:	sub	w26, w8, w9, uxtb
  411788:	b	411690 <ferror@plt+0xf040>
  41178c:	mov	w26, #0xffffffff            	// #-1
  411790:	b	411690 <ferror@plt+0xf040>
  411794:	ldr	x0, [x25, #16]
  411798:	bl	410a3c <ferror@plt+0xe3ec>
  41179c:	mov	x0, x25
  4117a0:	bl	40cd4c <ferror@plt+0xa6fc>
  4117a4:	mov	x25, x0
  4117a8:	cbnz	x0, 411794 <ferror@plt+0xf144>
  4117ac:	mov	w0, w26
  4117b0:	ldp	x20, x19, [sp, #176]
  4117b4:	ldp	x22, x21, [sp, #160]
  4117b8:	ldp	x24, x23, [sp, #144]
  4117bc:	ldp	x26, x25, [sp, #128]
  4117c0:	ldp	x28, x27, [sp, #112]
  4117c4:	ldp	x29, x30, [sp, #96]
  4117c8:	add	sp, sp, #0xc0
  4117cc:	ret
  4117d0:	mov	w26, #0x10000               	// #65536
  4117d4:	b	4117ac <ferror@plt+0xf15c>
  4117d8:	adrp	x0, 416000 <ferror@plt+0x139b0>
  4117dc:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  4117e0:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  4117e4:	add	x0, x0, #0x95b
  4117e8:	add	x1, x1, #0xb98
  4117ec:	add	x3, x3, #0x2dc
  4117f0:	mov	w2, #0x3ea                 	// #1002
  4117f4:	bl	402590 <__assert_fail@plt>
  4117f8:	stp	x29, x30, [sp, #-96]!
  4117fc:	str	x27, [sp, #16]
  411800:	stp	x26, x25, [sp, #32]
  411804:	stp	x24, x23, [sp, #48]
  411808:	stp	x22, x21, [sp, #64]
  41180c:	stp	x20, x19, [sp, #80]
  411810:	mov	x29, sp
  411814:	cbz	x0, 411950 <ferror@plt+0xf300>
  411818:	ldrb	w8, [x0, #88]
  41181c:	mov	x19, x0
  411820:	tbnz	w8, #1, 4118f0 <ferror@plt+0xf2a0>
  411824:	ldr	x0, [x19]
  411828:	bl	40cc08 <ferror@plt+0xa5b8>
  41182c:	ldr	x21, [x0, #24]
  411830:	cbz	x21, 4118f8 <ferror@plt+0xf2a8>
  411834:	mov	x20, x0
  411838:	mov	x22, xzr
  41183c:	mov	x27, xzr
  411840:	mov	w26, #0x20                  	// #32
  411844:	b	411864 <ferror@plt+0xf214>
  411848:	mov	x23, x22
  41184c:	ldr	x8, [x21]
  411850:	ldr	x9, [x20, #24]
  411854:	mov	x22, x23
  411858:	cmp	x8, x9
  41185c:	csel	x21, xzr, x8, eq  // eq = none
  411860:	cbz	x21, 4118fc <ferror@plt+0xf2ac>
  411864:	mov	x0, x21
  411868:	bl	40cf08 <ferror@plt+0xa8b8>
  41186c:	ldr	x1, [x19, #16]
  411870:	mov	x23, x0
  411874:	bl	402390 <strcmp@plt>
  411878:	cbz	w0, 411890 <ferror@plt+0xf240>
  41187c:	ldr	x1, [x19, #64]
  411880:	cbz	x1, 411848 <ferror@plt+0xf1f8>
  411884:	mov	x0, x23
  411888:	bl	402390 <strcmp@plt>
  41188c:	cbnz	w0, 411848 <ferror@plt+0xf1f8>
  411890:	mov	x0, x21
  411894:	bl	40cefc <ferror@plt+0xa8ac>
  411898:	mov	x24, x0
  41189c:	bl	402030 <strlen@plt>
  4118a0:	cbz	x0, 411848 <ferror@plt+0xf1f8>
  4118a4:	add	x8, x27, x0
  4118a8:	mov	x25, x0
  4118ac:	add	x1, x8, #0x2
  4118b0:	mov	x0, x22
  4118b4:	bl	402260 <realloc@plt>
  4118b8:	cbz	x0, 411910 <ferror@plt+0xf2c0>
  4118bc:	mov	x23, x0
  4118c0:	cbz	x27, 4118d0 <ferror@plt+0xf280>
  4118c4:	add	x22, x27, #0x1
  4118c8:	strb	w26, [x23, x27]
  4118cc:	b	4118d4 <ferror@plt+0xf284>
  4118d0:	mov	x22, xzr
  4118d4:	add	x0, x23, x22
  4118d8:	mov	x1, x24
  4118dc:	mov	x2, x25
  4118e0:	bl	401ff0 <memcpy@plt>
  4118e4:	add	x27, x22, x25
  4118e8:	strb	wzr, [x23, x27]
  4118ec:	b	41184c <ferror@plt+0xf1fc>
  4118f0:	ldr	x23, [x19, #40]
  4118f4:	b	411954 <ferror@plt+0xf304>
  4118f8:	mov	x23, xzr
  4118fc:	ldrb	w8, [x19, #88]
  411900:	str	x23, [x19, #40]
  411904:	orr	w8, w8, #0x2
  411908:	strb	w8, [x19, #88]
  41190c:	b	411954 <ferror@plt+0xf304>
  411910:	mov	x0, x22
  411914:	bl	402400 <free@plt>
  411918:	ldr	x0, [x19]
  41191c:	bl	40bcec <ferror@plt+0x969c>
  411920:	cmp	w0, #0x3
  411924:	b.lt	411950 <ferror@plt+0xf300>  // b.tstop
  411928:	ldr	x0, [x19]
  41192c:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  411930:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  411934:	adrp	x5, 419000 <ferror@plt+0x169b0>
  411938:	add	x2, x2, #0xb98
  41193c:	add	x4, x4, #0xdf1
  411940:	add	x5, x5, #0x1e7
  411944:	mov	w1, #0x3                   	// #3
  411948:	mov	w3, #0x595                 	// #1429
  41194c:	bl	40b9bc <ferror@plt+0x936c>
  411950:	mov	x23, xzr
  411954:	mov	x0, x23
  411958:	ldp	x20, x19, [sp, #80]
  41195c:	ldp	x22, x21, [sp, #64]
  411960:	ldp	x24, x23, [sp, #48]
  411964:	ldp	x26, x25, [sp, #32]
  411968:	ldr	x27, [sp, #16]
  41196c:	ldp	x29, x30, [sp], #96
  411970:	ret
  411974:	cbz	x0, 411a00 <ferror@plt+0xf3b0>
  411978:	stp	x29, x30, [sp, #-48]!
  41197c:	stp	x20, x19, [sp, #32]
  411980:	ldrb	w8, [x0, #88]
  411984:	mov	x19, x0
  411988:	str	x21, [sp, #16]
  41198c:	mov	x29, sp
  411990:	tbnz	w8, #2, 4119f0 <ferror@plt+0xf3a0>
  411994:	ldr	x0, [x19]
  411998:	bl	40cc08 <ferror@plt+0xa5b8>
  41199c:	ldr	x21, [x0, #40]
  4119a0:	cbz	x21, 4119e4 <ferror@plt+0xf394>
  4119a4:	mov	x20, x0
  4119a8:	mov	x0, x21
  4119ac:	bl	40cf20 <ferror@plt+0xa8d0>
  4119b0:	ldr	x1, [x19, #16]
  4119b4:	mov	w2, wzr
  4119b8:	bl	402470 <fnmatch@plt>
  4119bc:	cbz	w0, 4119d8 <ferror@plt+0xf388>
  4119c0:	ldr	x8, [x21]
  4119c4:	ldr	x9, [x20, #40]
  4119c8:	cmp	x8, x9
  4119cc:	csel	x21, xzr, x8, eq  // eq = none
  4119d0:	cbnz	x21, 4119a8 <ferror@plt+0xf358>
  4119d4:	b	4119e4 <ferror@plt+0xf394>
  4119d8:	mov	x0, x21
  4119dc:	bl	40cf14 <ferror@plt+0xa8c4>
  4119e0:	str	x0, [x19, #48]
  4119e4:	ldrb	w8, [x19, #88]
  4119e8:	orr	w8, w8, #0x4
  4119ec:	strb	w8, [x19, #88]
  4119f0:	ldr	x0, [x19, #48]
  4119f4:	ldp	x20, x19, [sp, #32]
  4119f8:	ldr	x21, [sp, #16]
  4119fc:	ldp	x29, x30, [sp], #48
  411a00:	ret
  411a04:	ldrb	w8, [x0, #88]
  411a08:	str	x1, [x0, #48]
  411a0c:	orr	w8, w8, #0x4
  411a10:	strb	w8, [x0, #88]
  411a14:	ret
  411a18:	sub	sp, sp, #0x70
  411a1c:	stp	x20, x19, [sp, #96]
  411a20:	mov	x20, x0
  411a24:	mov	w0, #0xfffffffe            	// #-2
  411a28:	stp	x29, x30, [sp, #16]
  411a2c:	stp	x28, x27, [sp, #32]
  411a30:	stp	x26, x25, [sp, #48]
  411a34:	stp	x24, x23, [sp, #64]
  411a38:	stp	x22, x21, [sp, #80]
  411a3c:	add	x29, sp, #0x10
  411a40:	cbz	x20, 411c18 <ferror@plt+0xf5c8>
  411a44:	mov	x21, x1
  411a48:	cbz	x1, 411c18 <ferror@plt+0xf5c8>
  411a4c:	mov	x19, x2
  411a50:	cbz	x2, 411c18 <ferror@plt+0xf5c8>
  411a54:	ldr	x8, [x21]
  411a58:	cbnz	x8, 411c38 <ferror@plt+0xf5e8>
  411a5c:	ldr	x8, [x19]
  411a60:	cbnz	x8, 411c58 <ferror@plt+0xf608>
  411a64:	ldr	x0, [x20]
  411a68:	bl	40cc08 <ferror@plt+0xa5b8>
  411a6c:	ldr	x22, [x0, #48]
  411a70:	cbz	x22, 411aa4 <ferror@plt+0xf454>
  411a74:	mov	x23, x0
  411a78:	mov	x0, x22
  411a7c:	bl	40cf2c <ferror@plt+0xa8dc>
  411a80:	ldr	x1, [x20, #16]
  411a84:	mov	w2, wzr
  411a88:	bl	402470 <fnmatch@plt>
  411a8c:	cbz	w0, 411aac <ferror@plt+0xf45c>
  411a90:	ldr	x8, [x22]
  411a94:	ldr	x9, [x23, #48]
  411a98:	cmp	x8, x9
  411a9c:	csel	x22, xzr, x8, eq  // eq = none
  411aa0:	cbnz	x22, 411a78 <ferror@plt+0xf428>
  411aa4:	mov	w0, wzr
  411aa8:	b	411c18 <ferror@plt+0xf5c8>
  411aac:	add	x1, sp, #0x4
  411ab0:	mov	x0, x22
  411ab4:	bl	40cf38 <ferror@plt+0xa8e8>
  411ab8:	ldr	w27, [sp, #4]
  411abc:	cbz	w27, 411b54 <ferror@plt+0xf504>
  411ac0:	ldr	x25, [x20]
  411ac4:	adrp	x28, 41b000 <ferror@plt+0x189b0>
  411ac8:	mov	x23, x0
  411acc:	mov	x24, xzr
  411ad0:	add	x28, x28, #0x353
  411ad4:	b	411ae4 <ferror@plt+0xf494>
  411ad8:	subs	x27, x27, #0x1
  411adc:	add	x23, x23, #0x8
  411ae0:	b.eq	411b58 <ferror@plt+0xf508>  // b.none
  411ae4:	ldr	x26, [x23]
  411ae8:	add	x2, sp, #0x8
  411aec:	mov	x0, x25
  411af0:	str	xzr, [sp, #8]
  411af4:	mov	x1, x26
  411af8:	bl	410acc <ferror@plt+0xe47c>
  411afc:	tbnz	w0, #31, 411b18 <ferror@plt+0xf4c8>
  411b00:	ldr	x1, [sp, #8]
  411b04:	cbz	x1, 411ad8 <ferror@plt+0xf488>
  411b08:	mov	x0, x24
  411b0c:	bl	40ccc8 <ferror@plt+0xa678>
  411b10:	mov	x24, x0
  411b14:	b	411ad8 <ferror@plt+0xf488>
  411b18:	mov	x0, x25
  411b1c:	bl	40bcec <ferror@plt+0x969c>
  411b20:	cmp	w0, #0x3
  411b24:	b.lt	411ad8 <ferror@plt+0xf488>  // b.tstop
  411b28:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  411b2c:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  411b30:	mov	w1, #0x3                   	// #3
  411b34:	mov	w3, #0x5db                 	// #1499
  411b38:	mov	x0, x25
  411b3c:	add	x2, x2, #0xb98
  411b40:	add	x4, x4, #0x344
  411b44:	mov	x5, x28
  411b48:	mov	x6, x26
  411b4c:	bl	40b9bc <ferror@plt+0x936c>
  411b50:	b	411ad8 <ferror@plt+0xf488>
  411b54:	mov	x24, xzr
  411b58:	add	x1, sp, #0x4
  411b5c:	mov	x0, x22
  411b60:	str	x24, [x21]
  411b64:	bl	40cf4c <ferror@plt+0xa8fc>
  411b68:	ldr	w27, [sp, #4]
  411b6c:	cbz	w27, 411c0c <ferror@plt+0xf5bc>
  411b70:	ldr	x20, [x20]
  411b74:	adrp	x23, 41a000 <ferror@plt+0x179b0>
  411b78:	adrp	x24, 41b000 <ferror@plt+0x189b0>
  411b7c:	adrp	x25, 41b000 <ferror@plt+0x189b0>
  411b80:	mov	x21, x0
  411b84:	mov	x22, xzr
  411b88:	add	x23, x23, #0xb98
  411b8c:	add	x24, x24, #0x344
  411b90:	add	x25, x25, #0x353
  411b94:	b	411ba4 <ferror@plt+0xf554>
  411b98:	subs	x27, x27, #0x1
  411b9c:	add	x21, x21, #0x8
  411ba0:	b.eq	411c10 <ferror@plt+0xf5c0>  // b.none
  411ba4:	ldr	x26, [x21]
  411ba8:	add	x2, sp, #0x8
  411bac:	mov	x0, x20
  411bb0:	str	xzr, [sp, #8]
  411bb4:	mov	x1, x26
  411bb8:	bl	410acc <ferror@plt+0xe47c>
  411bbc:	tbnz	w0, #31, 411bd8 <ferror@plt+0xf588>
  411bc0:	ldr	x1, [sp, #8]
  411bc4:	cbz	x1, 411b98 <ferror@plt+0xf548>
  411bc8:	mov	x0, x22
  411bcc:	bl	40ccc8 <ferror@plt+0xa678>
  411bd0:	mov	x22, x0
  411bd4:	b	411b98 <ferror@plt+0xf548>
  411bd8:	mov	x0, x20
  411bdc:	bl	40bcec <ferror@plt+0x969c>
  411be0:	cmp	w0, #0x3
  411be4:	b.lt	411b98 <ferror@plt+0xf548>  // b.tstop
  411be8:	mov	w1, #0x3                   	// #3
  411bec:	mov	w3, #0x5db                 	// #1499
  411bf0:	mov	x0, x20
  411bf4:	mov	x2, x23
  411bf8:	mov	x4, x24
  411bfc:	mov	x5, x25
  411c00:	mov	x6, x26
  411c04:	bl	40b9bc <ferror@plt+0x936c>
  411c08:	b	411b98 <ferror@plt+0xf548>
  411c0c:	mov	x22, xzr
  411c10:	mov	w0, wzr
  411c14:	str	x22, [x19]
  411c18:	ldp	x20, x19, [sp, #96]
  411c1c:	ldp	x22, x21, [sp, #80]
  411c20:	ldp	x24, x23, [sp, #64]
  411c24:	ldp	x26, x25, [sp, #48]
  411c28:	ldp	x28, x27, [sp, #32]
  411c2c:	ldp	x29, x30, [sp, #16]
  411c30:	add	sp, sp, #0x70
  411c34:	ret
  411c38:	adrp	x0, 41a000 <ferror@plt+0x179b0>
  411c3c:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  411c40:	adrp	x3, 41a000 <ferror@plt+0x179b0>
  411c44:	add	x0, x0, #0xe09
  411c48:	add	x1, x1, #0xb98
  411c4c:	add	x3, x3, #0xe16
  411c50:	mov	w2, #0x5fe                 	// #1534
  411c54:	bl	402590 <__assert_fail@plt>
  411c58:	adrp	x0, 41a000 <ferror@plt+0x179b0>
  411c5c:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  411c60:	adrp	x3, 41a000 <ferror@plt+0x179b0>
  411c64:	add	x0, x0, #0xe79
  411c68:	add	x1, x1, #0xb98
  411c6c:	add	x3, x3, #0xe16
  411c70:	mov	w2, #0x5ff                 	// #1535
  411c74:	bl	402590 <__assert_fail@plt>
  411c78:	cbz	x0, 411d04 <ferror@plt+0xf6b4>
  411c7c:	stp	x29, x30, [sp, #-48]!
  411c80:	stp	x20, x19, [sp, #32]
  411c84:	ldrb	w8, [x0, #88]
  411c88:	mov	x19, x0
  411c8c:	str	x21, [sp, #16]
  411c90:	mov	x29, sp
  411c94:	tbnz	w8, #3, 411cf4 <ferror@plt+0xf6a4>
  411c98:	ldr	x0, [x19]
  411c9c:	bl	40cc08 <ferror@plt+0xa5b8>
  411ca0:	ldr	x21, [x0, #32]
  411ca4:	cbz	x21, 411ce8 <ferror@plt+0xf698>
  411ca8:	mov	x20, x0
  411cac:	mov	x0, x21
  411cb0:	bl	40cf20 <ferror@plt+0xa8d0>
  411cb4:	ldr	x1, [x19, #16]
  411cb8:	mov	w2, wzr
  411cbc:	bl	402470 <fnmatch@plt>
  411cc0:	cbz	w0, 411cdc <ferror@plt+0xf68c>
  411cc4:	ldr	x8, [x21]
  411cc8:	ldr	x9, [x20, #32]
  411ccc:	cmp	x8, x9
  411cd0:	csel	x21, xzr, x8, eq  // eq = none
  411cd4:	cbnz	x21, 411cac <ferror@plt+0xf65c>
  411cd8:	b	411ce8 <ferror@plt+0xf698>
  411cdc:	mov	x0, x21
  411ce0:	bl	40cf14 <ferror@plt+0xa8c4>
  411ce4:	str	x0, [x19, #56]
  411ce8:	ldrb	w8, [x19, #88]
  411cec:	orr	w8, w8, #0x8
  411cf0:	strb	w8, [x19, #88]
  411cf4:	ldr	x0, [x19, #56]
  411cf8:	ldp	x20, x19, [sp, #32]
  411cfc:	ldr	x21, [sp, #16]
  411d00:	ldp	x29, x30, [sp], #48
  411d04:	ret
  411d08:	ldrb	w8, [x0, #88]
  411d0c:	str	x1, [x0, #56]
  411d10:	orr	w8, w8, #0x8
  411d14:	strb	w8, [x0, #88]
  411d18:	ret
  411d1c:	stp	x29, x30, [sp, #-96]!
  411d20:	stp	x28, x27, [sp, #16]
  411d24:	stp	x26, x25, [sp, #32]
  411d28:	stp	x24, x23, [sp, #48]
  411d2c:	stp	x22, x21, [sp, #64]
  411d30:	stp	x20, x19, [sp, #80]
  411d34:	mov	x29, sp
  411d38:	sub	sp, sp, #0x1, lsl #12
  411d3c:	sub	sp, sp, #0x20
  411d40:	mov	w21, #0xfffffffe            	// #-2
  411d44:	cbz	x0, 411f28 <ferror@plt+0xf8d8>
  411d48:	mov	x20, x1
  411d4c:	cbz	x1, 411f28 <ferror@plt+0xf8d8>
  411d50:	mov	x19, x0
  411d54:	adrp	x0, 41a000 <ferror@plt+0x179b0>
  411d58:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  411d5c:	add	x0, x0, #0xe87
  411d60:	add	x1, x1, #0x1b0
  411d64:	bl	4021b0 <fopen@plt>
  411d68:	cbz	x0, 411ed4 <ferror@plt+0xf884>
  411d6c:	mov	x21, x0
  411d70:	add	x0, sp, #0x18
  411d74:	mov	w1, #0x1000                	// #4096
  411d78:	mov	x2, x21
  411d7c:	add	x23, sp, #0x18
  411d80:	bl	4020b0 <fgets_unlocked@plt>
  411d84:	mov	x28, xzr
  411d88:	cbz	x0, 411ec0 <ferror@plt+0xf870>
  411d8c:	adrp	x22, 418000 <ferror@plt+0x159b0>
  411d90:	adrp	x24, 41a000 <ferror@plt+0x179b0>
  411d94:	add	x22, x22, #0xed0
  411d98:	add	x24, x24, #0xe95
  411d9c:	b	411db4 <ferror@plt+0xf764>
  411da0:	add	x0, sp, #0x18
  411da4:	mov	w1, #0x1000                	// #4096
  411da8:	mov	x2, x21
  411dac:	bl	4020b0 <fgets_unlocked@plt>
  411db0:	cbz	x0, 411ec0 <ferror@plt+0xf870>
  411db4:	add	x0, sp, #0x18
  411db8:	mov	x26, x28
  411dbc:	bl	402030 <strlen@plt>
  411dc0:	mov	x27, x0
  411dc4:	add	x0, sp, #0x18
  411dc8:	add	x2, sp, #0x8
  411dcc:	mov	x1, x22
  411dd0:	bl	4021a0 <strtok_r@plt>
  411dd4:	mov	x28, x0
  411dd8:	add	x2, sp, #0x10
  411ddc:	mov	x0, x19
  411de0:	mov	x1, x28
  411de4:	bl	41077c <ferror@plt+0xe12c>
  411de8:	tbnz	w0, #31, 411e40 <ferror@plt+0xf7f0>
  411dec:	ldr	x1, [sp, #16]
  411df0:	mov	x0, x26
  411df4:	bl	40cc10 <ferror@plt+0xa5c0>
  411df8:	mov	x28, x0
  411dfc:	cbnz	x0, 411e8c <ferror@plt+0xf83c>
  411e00:	mov	x0, x19
  411e04:	bl	40bcec <ferror@plt+0x969c>
  411e08:	cmp	w0, #0x3
  411e0c:	b.lt	411e34 <ferror@plt+0xf7e4>  // b.tstop
  411e10:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  411e14:	adrp	x5, 419000 <ferror@plt+0x169b0>
  411e18:	mov	w1, #0x3                   	// #3
  411e1c:	mov	w3, #0x68f                 	// #1679
  411e20:	mov	x0, x19
  411e24:	add	x2, x2, #0xb98
  411e28:	mov	x4, x24
  411e2c:	add	x5, x5, #0x1e7
  411e30:	bl	40b9bc <ferror@plt+0x936c>
  411e34:	ldr	x0, [sp, #16]
  411e38:	bl	410a3c <ferror@plt+0xe3ec>
  411e3c:	b	411e88 <ferror@plt+0xf838>
  411e40:	mov	w25, w0
  411e44:	mov	x0, x19
  411e48:	bl	40bcec <ferror@plt+0x969c>
  411e4c:	cmp	w0, #0x3
  411e50:	b.lt	411e88 <ferror@plt+0xf838>  // b.tstop
  411e54:	neg	w0, w25
  411e58:	bl	4022a0 <strerror@plt>
  411e5c:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  411e60:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  411e64:	mov	x7, x0
  411e68:	mov	w1, #0x3                   	// #3
  411e6c:	mov	w3, #0x687                 	// #1671
  411e70:	mov	x0, x19
  411e74:	add	x2, x2, #0xb98
  411e78:	mov	x4, x24
  411e7c:	add	x5, x5, #0xed3
  411e80:	mov	x6, x28
  411e84:	bl	40b9bc <ferror@plt+0x936c>
  411e88:	mov	x28, x26
  411e8c:	add	x8, x27, x23
  411e90:	ldurb	w8, [x8, #-1]
  411e94:	cmp	w8, #0xa
  411e98:	b.eq	411da0 <ferror@plt+0xf750>  // b.none
  411e9c:	add	x0, sp, #0x18
  411ea0:	mov	w1, #0x1000                	// #4096
  411ea4:	mov	x2, x21
  411ea8:	bl	4020b0 <fgets_unlocked@plt>
  411eac:	cbz	x0, 411da0 <ferror@plt+0xf750>
  411eb0:	add	x0, sp, #0x18
  411eb4:	bl	402030 <strlen@plt>
  411eb8:	add	x8, x0, x23
  411ebc:	b	411e90 <ferror@plt+0xf840>
  411ec0:	mov	x0, x21
  411ec4:	bl	402180 <fclose@plt>
  411ec8:	mov	w21, wzr
  411ecc:	str	x28, [x20]
  411ed0:	b	411f28 <ferror@plt+0xf8d8>
  411ed4:	bl	4025a0 <__errno_location@plt>
  411ed8:	ldr	w8, [x0]
  411edc:	mov	x20, x0
  411ee0:	mov	x0, x19
  411ee4:	neg	w21, w8
  411ee8:	bl	40bcec <ferror@plt+0x969c>
  411eec:	cmp	w0, #0x3
  411ef0:	b.lt	411f28 <ferror@plt+0xf8d8>  // b.tstop
  411ef4:	ldr	w0, [x20]
  411ef8:	bl	4022a0 <strerror@plt>
  411efc:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  411f00:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  411f04:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  411f08:	mov	x6, x0
  411f0c:	add	x2, x2, #0xb98
  411f10:	add	x4, x4, #0xe95
  411f14:	add	x5, x5, #0xeb1
  411f18:	mov	w1, #0x3                   	// #3
  411f1c:	mov	w3, #0x679                 	// #1657
  411f20:	mov	x0, x19
  411f24:	bl	40b9bc <ferror@plt+0x936c>
  411f28:	mov	w0, w21
  411f2c:	add	sp, sp, #0x1, lsl #12
  411f30:	add	sp, sp, #0x20
  411f34:	ldp	x20, x19, [sp, #80]
  411f38:	ldp	x22, x21, [sp, #64]
  411f3c:	ldp	x24, x23, [sp, #48]
  411f40:	ldp	x26, x25, [sp, #32]
  411f44:	ldp	x28, x27, [sp, #16]
  411f48:	ldp	x29, x30, [sp], #96
  411f4c:	ret
  411f50:	stp	x29, x30, [sp, #-48]!
  411f54:	stp	x28, x21, [sp, #16]
  411f58:	stp	x20, x19, [sp, #32]
  411f5c:	mov	x29, sp
  411f60:	sub	sp, sp, #0x1, lsl #12
  411f64:	sub	sp, sp, #0x80
  411f68:	cbz	x0, 411f88 <ferror@plt+0xf938>
  411f6c:	ldr	w8, [x0, #92]
  411f70:	mov	x19, x0
  411f74:	cbz	w8, 411f90 <ferror@plt+0xf940>
  411f78:	cmp	w8, #0x2
  411f7c:	b.ne	411fb4 <ferror@plt+0xf964>  // b.any
  411f80:	mov	w20, wzr
  411f84:	b	41216c <ferror@plt+0xfb1c>
  411f88:	mov	w20, #0xfffffffe            	// #-2
  411f8c:	b	41216c <ferror@plt+0xfb1c>
  411f90:	ldr	x0, [x19]
  411f94:	ldr	x1, [x19, #16]
  411f98:	bl	40c1d4 <ferror@plt+0x9b84>
  411f9c:	tst	w0, #0x1
  411fa0:	mov	w8, #0x1                   	// #1
  411fa4:	cinc	w8, w8, ne  // ne = any
  411fa8:	str	w8, [x19, #92]
  411fac:	cmp	w8, #0x2
  411fb0:	b.eq	411f80 <ferror@plt+0xf930>  // b.none
  411fb4:	ldr	x3, [x19, #16]
  411fb8:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  411fbc:	add	x2, x2, #0xf0e
  411fc0:	add	x0, sp, #0x80
  411fc4:	mov	w1, #0x1000                	// #4096
  411fc8:	bl	402170 <snprintf@plt>
  411fcc:	mov	w20, w0
  411fd0:	add	x0, sp, #0x80
  411fd4:	mov	w1, #0x80000               	// #524288
  411fd8:	bl	4021d0 <open@plt>
  411fdc:	tbnz	w0, #31, 4120b0 <ferror@plt+0xfa60>
  411fe0:	mov	x1, sp
  411fe4:	mov	w2, #0x20                  	// #32
  411fe8:	mov	w21, w0
  411fec:	bl	40b390 <ferror@plt+0x8d40>
  411ff0:	mov	x20, x0
  411ff4:	mov	w0, w21
  411ff8:	bl	4022b0 <close@plt>
  411ffc:	tbnz	w20, #31, 412110 <ferror@plt+0xfac0>
  412000:	ldr	w8, [sp]
  412004:	ldrh	w9, [sp, #4]
  412008:	mov	w10, #0x696c                	// #26988
  41200c:	movk	w10, #0x6576, lsl #16
  412010:	mov	w11, #0xa                   	// #10
  412014:	eor	w8, w8, w10
  412018:	eor	w9, w9, w11
  41201c:	orr	w8, w8, w9
  412020:	cbz	w8, 412160 <ferror@plt+0xfb10>
  412024:	ldr	x8, [sp]
  412028:	mov	x9, #0x6f63                	// #28515
  41202c:	movk	x9, #0x696d, lsl #16
  412030:	movk	x9, #0x676e, lsl #32
  412034:	movk	x9, #0xa, lsl #48
  412038:	cmp	x8, x9
  41203c:	b.eq	4120f8 <ferror@plt+0xfaa8>  // b.none
  412040:	ldr	w8, [sp]
  412044:	ldur	w9, [sp, #3]
  412048:	mov	w10, #0x6f67                	// #28519
  41204c:	mov	w11, #0x676e                	// #26478
  412050:	movk	w10, #0x6e69, lsl #16
  412054:	movk	w11, #0xa, lsl #16
  412058:	eor	w8, w8, w10
  41205c:	eor	w9, w9, w11
  412060:	orr	w8, w8, w9
  412064:	cbz	w8, 412168 <ferror@plt+0xfb18>
  412068:	ldr	x0, [x19]
  41206c:	bl	40bcec <ferror@plt+0x969c>
  412070:	cmp	w0, #0x3
  412074:	b.lt	4120a8 <ferror@plt+0xfa58>  // b.tstop
  412078:	ldr	x0, [x19]
  41207c:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  412080:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  412084:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  412088:	add	x2, x2, #0xb98
  41208c:	add	x4, x4, #0xf40
  412090:	add	x5, x5, #0xf8d
  412094:	add	x6, sp, #0x80
  412098:	mov	x7, sp
  41209c:	mov	w1, #0x3                   	// #3
  4120a0:	mov	w3, #0x6f3                 	// #1779
  4120a4:	bl	40b9bc <ferror@plt+0x936c>
  4120a8:	mov	w20, #0xffffffea            	// #-22
  4120ac:	b	41216c <ferror@plt+0xfb1c>
  4120b0:	bl	4025a0 <__errno_location@plt>
  4120b4:	ldr	w19, [x0]
  4120b8:	mov	w0, w19
  4120bc:	bl	4022a0 <strerror@plt>
  4120c0:	cmp	w20, #0xb
  4120c4:	b.lt	412100 <ferror@plt+0xfab0>  // b.tstop
  4120c8:	add	x8, sp, #0x80
  4120cc:	add	x8, x8, w20, uxtw
  4120d0:	add	x1, sp, #0x80
  4120d4:	mov	x2, sp
  4120d8:	mov	w0, wzr
  4120dc:	sturb	wzr, [x8, #-10]
  4120e0:	bl	4025d0 <__xstat@plt>
  4120e4:	cbnz	w0, 412100 <ferror@plt+0xfab0>
  4120e8:	ldr	w8, [sp, #16]
  4120ec:	and	w8, w8, #0xf000
  4120f0:	cmp	w8, #0x4, lsl #12
  4120f4:	b.ne	412100 <ferror@plt+0xfab0>  // b.any
  4120f8:	mov	w20, #0x2                   	// #2
  4120fc:	b	41216c <ferror@plt+0xfb1c>
  412100:	mov	w0, w19
  412104:	neg	w20, w19
  412108:	bl	4022a0 <strerror@plt>
  41210c:	b	41216c <ferror@plt+0xfb1c>
  412110:	ldr	x0, [x19]
  412114:	bl	40bcec <ferror@plt+0x969c>
  412118:	cmp	w0, #0x3
  41211c:	b.lt	41216c <ferror@plt+0xfb1c>  // b.tstop
  412120:	ldr	x19, [x19]
  412124:	neg	w0, w20
  412128:	bl	4022a0 <strerror@plt>
  41212c:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  412130:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  412134:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  412138:	mov	x7, x0
  41213c:	add	x2, x2, #0xb98
  412140:	add	x4, x4, #0xf40
  412144:	add	x5, x5, #0xf5a
  412148:	add	x6, sp, #0x80
  41214c:	mov	w1, #0x3                   	// #3
  412150:	mov	w3, #0x6e8                 	// #1768
  412154:	mov	x0, x19
  412158:	bl	40b9bc <ferror@plt+0x936c>
  41215c:	b	41216c <ferror@plt+0xfb1c>
  412160:	mov	w20, #0x1                   	// #1
  412164:	b	41216c <ferror@plt+0xfb1c>
  412168:	mov	w20, #0x3                   	// #3
  41216c:	mov	w0, w20
  412170:	add	sp, sp, #0x1, lsl #12
  412174:	add	sp, sp, #0x80
  412178:	ldp	x20, x19, [sp, #32]
  41217c:	ldp	x28, x21, [sp, #16]
  412180:	ldp	x29, x30, [sp], #48
  412184:	ret
  412188:	stp	x29, x30, [sp, #-80]!
  41218c:	stp	x28, x25, [sp, #16]
  412190:	stp	x24, x23, [sp, #32]
  412194:	stp	x22, x21, [sp, #48]
  412198:	stp	x20, x19, [sp, #64]
  41219c:	mov	x29, sp
  4121a0:	sub	sp, sp, #0x1, lsl #12
  4121a4:	sub	sp, sp, #0x20
  4121a8:	mov	x21, #0xfffffffffffffffe    	// #-2
  4121ac:	str	x21, [sp, #24]
  4121b0:	cbz	x0, 412450 <ferror@plt+0xfe00>
  4121b4:	ldr	x3, [x0, #16]
  4121b8:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  4121bc:	mov	x20, x0
  4121c0:	add	x2, x2, #0xf9f
  4121c4:	add	x0, sp, #0x20
  4121c8:	mov	w1, #0x1000                	// #4096
  4121cc:	bl	402170 <snprintf@plt>
  4121d0:	add	x0, sp, #0x20
  4121d4:	mov	w1, #0x80000               	// #524288
  4121d8:	bl	4021d0 <open@plt>
  4121dc:	tbnz	w0, #31, 412254 <ferror@plt+0xfc04>
  4121e0:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  4121e4:	add	x1, x1, #0xfae
  4121e8:	mov	w2, #0x80000               	// #524288
  4121ec:	mov	w19, w0
  4121f0:	bl	402570 <openat@plt>
  4121f4:	tbnz	w0, #31, 412264 <ferror@plt+0xfc14>
  4121f8:	add	x1, sp, #0x18
  4121fc:	mov	w2, #0xa                   	// #10
  412200:	mov	w21, w0
  412204:	bl	40b498 <ferror@plt+0x8e48>
  412208:	tbz	w0, #31, 412248 <ferror@plt+0xfbf8>
  41220c:	ldr	x0, [x20]
  412210:	bl	40bcec <ferror@plt+0x969c>
  412214:	cmp	w0, #0x3
  412218:	b.lt	412248 <ferror@plt+0xfbf8>  // b.tstop
  41221c:	ldr	x0, [x20]
  412220:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  412224:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  412228:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  41222c:	add	x2, x2, #0xb98
  412230:	add	x4, x4, #0xfb7
  412234:	add	x5, x5, #0xfcc
  412238:	add	x6, sp, #0x20
  41223c:	mov	w1, #0x3                   	// #3
  412240:	mov	w3, #0x71a                 	// #1818
  412244:	bl	40b9bc <ferror@plt+0x936c>
  412248:	mov	w0, w21
  41224c:	bl	4022b0 <close@plt>
  412250:	b	412444 <ferror@plt+0xfdf4>
  412254:	bl	4025a0 <__errno_location@plt>
  412258:	ldrsw	x8, [x0]
  41225c:	neg	x21, x8
  412260:	b	412450 <ferror@plt+0xfe00>
  412264:	adrp	x0, 41a000 <ferror@plt+0x179b0>
  412268:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  41226c:	add	x0, x0, #0xe87
  412270:	add	x1, x1, #0x1b0
  412274:	bl	4021b0 <fopen@plt>
  412278:	cbz	x0, 412320 <ferror@plt+0xfcd0>
  41227c:	mov	x21, x0
  412280:	add	x0, sp, #0x20
  412284:	mov	w1, #0x1000                	// #4096
  412288:	mov	x2, x21
  41228c:	add	x25, sp, #0x20
  412290:	bl	4020b0 <fgets_unlocked@plt>
  412294:	cbz	x0, 41243c <ferror@plt+0xfdec>
  412298:	adrp	x23, 418000 <ferror@plt+0x159b0>
  41229c:	mov	w22, wzr
  4122a0:	add	x23, x23, #0xed0
  4122a4:	b	4122bc <ferror@plt+0xfc6c>
  4122a8:	add	x0, sp, #0x20
  4122ac:	mov	w1, #0x1000                	// #4096
  4122b0:	mov	x2, x21
  4122b4:	bl	4020b0 <fgets_unlocked@plt>
  4122b8:	cbz	x0, 41243c <ferror@plt+0xfdec>
  4122bc:	add	x0, sp, #0x20
  4122c0:	bl	402030 <strlen@plt>
  4122c4:	mov	x24, x0
  4122c8:	add	x0, sp, #0x20
  4122cc:	add	x2, sp, #0x10
  4122d0:	mov	x1, x23
  4122d4:	bl	4021a0 <strtok_r@plt>
  4122d8:	add	w22, w22, #0x1
  4122dc:	cbz	x0, 4122ec <ferror@plt+0xfc9c>
  4122e0:	ldr	x1, [x20, #16]
  4122e4:	bl	402390 <strcmp@plt>
  4122e8:	cbz	w0, 412384 <ferror@plt+0xfd34>
  4122ec:	add	x8, x24, x25
  4122f0:	ldurb	w8, [x8, #-1]
  4122f4:	cmp	w8, #0xa
  4122f8:	b.eq	4122a8 <ferror@plt+0xfc58>  // b.none
  4122fc:	add	x0, sp, #0x20
  412300:	mov	w1, #0x1000                	// #4096
  412304:	mov	x2, x21
  412308:	bl	4020b0 <fgets_unlocked@plt>
  41230c:	cbz	x0, 4122a8 <ferror@plt+0xfc58>
  412310:	add	x0, sp, #0x20
  412314:	bl	402030 <strlen@plt>
  412318:	add	x8, x0, x25
  41231c:	b	4122f0 <ferror@plt+0xfca0>
  412320:	bl	4025a0 <__errno_location@plt>
  412324:	mov	x22, x0
  412328:	ldrsw	x8, [x0]
  41232c:	ldr	x0, [x20]
  412330:	neg	x21, x8
  412334:	bl	40bcec <ferror@plt+0x969c>
  412338:	cmp	w0, #0x3
  41233c:	b.lt	412378 <ferror@plt+0xfd28>  // b.tstop
  412340:	ldr	w0, [x22]
  412344:	ldr	x20, [x20]
  412348:	bl	4022a0 <strerror@plt>
  41234c:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  412350:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  412354:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  412358:	mov	x6, x0
  41235c:	add	x2, x2, #0xb98
  412360:	add	x4, x4, #0xfb7
  412364:	add	x5, x5, #0xeb1
  412368:	mov	w1, #0x3                   	// #3
  41236c:	mov	w3, #0x724                 	// #1828
  412370:	mov	x0, x20
  412374:	bl	40b9bc <ferror@plt+0x936c>
  412378:	mov	w0, w19
  41237c:	bl	4022b0 <close@plt>
  412380:	b	412450 <ferror@plt+0xfe00>
  412384:	adrp	x1, 418000 <ferror@plt+0x159b0>
  412388:	add	x1, x1, #0xed0
  41238c:	add	x2, sp, #0x10
  412390:	mov	x0, xzr
  412394:	bl	4021a0 <strtok_r@plt>
  412398:	cbz	x0, 4123f8 <ferror@plt+0xfda8>
  41239c:	add	x1, sp, #0x8
  4123a0:	mov	w2, #0xa                   	// #10
  4123a4:	mov	x23, x0
  4123a8:	bl	4023d0 <strtol@plt>
  4123ac:	ldr	x8, [sp, #8]
  4123b0:	cmp	x8, x23
  4123b4:	b.eq	4123c0 <ferror@plt+0xfd70>  // b.none
  4123b8:	ldrb	w8, [x8]
  4123bc:	cbz	w8, 412438 <ferror@plt+0xfde8>
  4123c0:	ldr	x0, [x20]
  4123c4:	bl	40bcec <ferror@plt+0x969c>
  4123c8:	cmp	w0, #0x3
  4123cc:	b.lt	41243c <ferror@plt+0xfdec>  // b.tstop
  4123d0:	ldr	x0, [x20]
  4123d4:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  4123d8:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  4123dc:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  4123e0:	add	x2, x2, #0xb98
  4123e4:	add	x4, x4, #0xfb7
  4123e8:	add	x5, x5, #0xfed
  4123ec:	mov	w1, #0x3                   	// #3
  4123f0:	mov	w3, #0x73c                 	// #1852
  4123f4:	b	41242c <ferror@plt+0xfddc>
  4123f8:	ldr	x0, [x20]
  4123fc:	bl	40bcec <ferror@plt+0x969c>
  412400:	cmp	w0, #0x3
  412404:	b.lt	41243c <ferror@plt+0xfdec>  // b.tstop
  412408:	ldr	x0, [x20]
  41240c:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  412410:	adrp	x4, 41a000 <ferror@plt+0x179b0>
  412414:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  412418:	add	x2, x2, #0xb98
  41241c:	add	x4, x4, #0xfb7
  412420:	add	x5, x5, #0xfed
  412424:	mov	w1, #0x3                   	// #3
  412428:	mov	w3, #0x735                 	// #1845
  41242c:	mov	w6, w22
  412430:	bl	40b9bc <ferror@plt+0x936c>
  412434:	b	41243c <ferror@plt+0xfdec>
  412438:	str	x0, [sp, #24]
  41243c:	mov	x0, x21
  412440:	bl	402180 <fclose@plt>
  412444:	mov	w0, w19
  412448:	bl	4022b0 <close@plt>
  41244c:	ldr	x21, [sp, #24]
  412450:	mov	x0, x21
  412454:	add	sp, sp, #0x1, lsl #12
  412458:	add	sp, sp, #0x20
  41245c:	ldp	x20, x19, [sp, #64]
  412460:	ldp	x22, x21, [sp, #48]
  412464:	ldp	x24, x23, [sp, #32]
  412468:	ldp	x28, x25, [sp, #16]
  41246c:	ldp	x29, x30, [sp], #80
  412470:	ret
  412474:	stp	x29, x30, [sp, #-48]!
  412478:	stp	x28, x21, [sp, #16]
  41247c:	stp	x20, x19, [sp, #32]
  412480:	mov	x29, sp
  412484:	sub	sp, sp, #0x1, lsl #12
  412488:	sub	sp, sp, #0x10
  41248c:	cbz	x0, 4124e4 <ferror@plt+0xfe94>
  412490:	ldr	x3, [x0, #16]
  412494:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  412498:	mov	x20, x0
  41249c:	add	x2, x2, #0x16
  4124a0:	add	x0, sp, #0x10
  4124a4:	mov	w1, #0x1000                	// #4096
  4124a8:	bl	402170 <snprintf@plt>
  4124ac:	add	x0, sp, #0x10
  4124b0:	mov	w1, #0x80000               	// #524288
  4124b4:	bl	4021d0 <open@plt>
  4124b8:	tbnz	w0, #31, 4124ec <ferror@plt+0xfe9c>
  4124bc:	add	x1, sp, #0x8
  4124c0:	mov	w2, #0xa                   	// #10
  4124c4:	mov	w21, w0
  4124c8:	bl	40b498 <ferror@plt+0x8e48>
  4124cc:	mov	w19, w0
  4124d0:	mov	w0, w21
  4124d4:	bl	4022b0 <close@plt>
  4124d8:	tbnz	w19, #31, 412500 <ferror@plt+0xfeb0>
  4124dc:	ldr	w19, [sp, #8]
  4124e0:	b	41254c <ferror@plt+0xfefc>
  4124e4:	mov	w19, #0xfffffffe            	// #-2
  4124e8:	b	41254c <ferror@plt+0xfefc>
  4124ec:	bl	4025a0 <__errno_location@plt>
  4124f0:	ldr	w0, [x0]
  4124f4:	neg	w19, w0
  4124f8:	bl	4022a0 <strerror@plt>
  4124fc:	b	41254c <ferror@plt+0xfefc>
  412500:	ldr	x0, [x20]
  412504:	bl	40bcec <ferror@plt+0x969c>
  412508:	cmp	w0, #0x3
  41250c:	b.lt	41254c <ferror@plt+0xfefc>  // b.tstop
  412510:	ldr	x20, [x20]
  412514:	neg	w0, w19
  412518:	bl	4022a0 <strerror@plt>
  41251c:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  412520:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  412524:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  412528:	mov	x7, x0
  41252c:	add	x2, x2, #0xb98
  412530:	add	x4, x4, #0x2c
  412534:	add	x5, x5, #0x43
  412538:	add	x6, sp, #0x10
  41253c:	mov	w1, #0x3                   	// #3
  412540:	mov	w3, #0x76c                 	// #1900
  412544:	mov	x0, x20
  412548:	bl	40b9bc <ferror@plt+0x936c>
  41254c:	mov	w0, w19
  412550:	add	sp, sp, #0x1, lsl #12
  412554:	add	sp, sp, #0x10
  412558:	ldp	x20, x19, [sp, #32]
  41255c:	ldp	x28, x21, [sp, #16]
  412560:	ldp	x29, x30, [sp], #48
  412564:	ret
  412568:	stp	x29, x30, [sp, #-64]!
  41256c:	stp	x28, x23, [sp, #16]
  412570:	stp	x22, x21, [sp, #32]
  412574:	stp	x20, x19, [sp, #48]
  412578:	mov	x29, sp
  41257c:	sub	sp, sp, #0x1, lsl #12
  412580:	sub	sp, sp, #0x10
  412584:	cbz	x0, 41274c <ferror@plt+0x100fc>
  412588:	ldr	x8, [x0]
  41258c:	mov	x21, x0
  412590:	cbz	x8, 41274c <ferror@plt+0x100fc>
  412594:	ldr	x3, [x21, #16]
  412598:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  41259c:	add	x2, x2, #0x6b
  4125a0:	add	x0, sp, #0x10
  4125a4:	mov	w1, #0x1000                	// #4096
  4125a8:	bl	402170 <snprintf@plt>
  4125ac:	add	x0, sp, #0x10
  4125b0:	bl	4020f0 <opendir@plt>
  4125b4:	cbz	x0, 412674 <ferror@plt+0x10024>
  4125b8:	mov	x19, x0
  4125bc:	bl	402250 <readdir@plt>
  4125c0:	cbz	x0, 4126c8 <ferror@plt+0x10078>
  4125c4:	mov	x20, xzr
  4125c8:	b	4125e0 <ferror@plt+0xff90>
  4125cc:	mov	x22, x20
  4125d0:	mov	x0, x19
  4125d4:	bl	402250 <readdir@plt>
  4125d8:	mov	x20, x22
  4125dc:	cbz	x0, 4126cc <ferror@plt+0x1007c>
  4125e0:	mov	x22, x0
  4125e4:	ldrb	w8, [x22, #19]!
  4125e8:	cmp	w8, #0x2e
  4125ec:	b.ne	412608 <ferror@plt+0xffb8>  // b.any
  4125f0:	ldrb	w8, [x0, #20]
  4125f4:	cbz	w8, 4125cc <ferror@plt+0xff7c>
  4125f8:	cmp	w8, #0x2e
  4125fc:	b.ne	412608 <ferror@plt+0xffb8>  // b.any
  412600:	ldrb	w8, [x0, #21]
  412604:	cbz	w8, 4125cc <ferror@plt+0xff7c>
  412608:	ldr	x0, [x21]
  41260c:	add	x2, sp, #0x8
  412610:	mov	x1, x22
  412614:	bl	41077c <ferror@plt+0xe12c>
  412618:	tbnz	w0, #31, 4126d8 <ferror@plt+0x10088>
  41261c:	ldr	x1, [sp, #8]
  412620:	mov	x0, x20
  412624:	bl	40cc10 <ferror@plt+0xa5c0>
  412628:	mov	x22, x0
  41262c:	cbnz	x0, 4125d0 <ferror@plt+0xff80>
  412630:	ldr	x0, [x21]
  412634:	bl	40bcec <ferror@plt+0x969c>
  412638:	cmp	w0, #0x3
  41263c:	b.lt	412668 <ferror@plt+0x10018>  // b.tstop
  412640:	ldr	x0, [x21]
  412644:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  412648:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  41264c:	adrp	x5, 419000 <ferror@plt+0x169b0>
  412650:	add	x2, x2, #0xb98
  412654:	add	x4, x4, #0x82
  412658:	add	x5, x5, #0x1e7
  41265c:	mov	w1, #0x3                   	// #3
  412660:	mov	w3, #0x7a6                 	// #1958
  412664:	bl	40b9bc <ferror@plt+0x936c>
  412668:	ldr	x0, [sp, #8]
  41266c:	bl	410a3c <ferror@plt+0xe3ec>
  412670:	b	412728 <ferror@plt+0x100d8>
  412674:	ldr	x0, [x21]
  412678:	bl	40bcec <ferror@plt+0x969c>
  41267c:	cmp	w0, #0x3
  412680:	b.lt	41274c <ferror@plt+0x100fc>  // b.tstop
  412684:	ldr	x19, [x21]
  412688:	bl	4025a0 <__errno_location@plt>
  41268c:	ldr	w0, [x0]
  412690:	bl	4022a0 <strerror@plt>
  412694:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  412698:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  41269c:	adrp	x5, 41a000 <ferror@plt+0x179b0>
  4126a0:	mov	x7, x0
  4126a4:	add	x2, x2, #0xb98
  4126a8:	add	x4, x4, #0x82
  4126ac:	add	x5, x5, #0xf27
  4126b0:	add	x6, sp, #0x10
  4126b4:	mov	w1, #0x3                   	// #3
  4126b8:	mov	w3, #0x78b                 	// #1931
  4126bc:	mov	x0, x19
  4126c0:	bl	40b9bc <ferror@plt+0x936c>
  4126c4:	b	41274c <ferror@plt+0x100fc>
  4126c8:	mov	x22, xzr
  4126cc:	mov	x0, x19
  4126d0:	bl	402290 <closedir@plt>
  4126d4:	b	412750 <ferror@plt+0x10100>
  4126d8:	mov	w23, w0
  4126dc:	ldr	x0, [x21]
  4126e0:	bl	40bcec <ferror@plt+0x969c>
  4126e4:	cmp	w0, #0x3
  4126e8:	b.lt	412728 <ferror@plt+0x100d8>  // b.tstop
  4126ec:	ldr	x21, [x21]
  4126f0:	neg	w0, w23
  4126f4:	bl	4022a0 <strerror@plt>
  4126f8:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  4126fc:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  412700:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  412704:	mov	x7, x0
  412708:	add	x2, x2, #0xb98
  41270c:	add	x4, x4, #0x82
  412710:	add	x5, x5, #0x9a
  412714:	mov	w1, #0x3                   	// #3
  412718:	mov	w3, #0x79e                 	// #1950
  41271c:	mov	x0, x21
  412720:	mov	x6, x22
  412724:	bl	40b9bc <ferror@plt+0x936c>
  412728:	mov	x0, x19
  41272c:	bl	402290 <closedir@plt>
  412730:	cbz	x20, 41274c <ferror@plt+0x100fc>
  412734:	ldr	x0, [x20, #16]
  412738:	bl	410a3c <ferror@plt+0xe3ec>
  41273c:	mov	x0, x20
  412740:	bl	40cd4c <ferror@plt+0xa6fc>
  412744:	mov	x20, x0
  412748:	cbnz	x0, 412734 <ferror@plt+0x100e4>
  41274c:	mov	x22, xzr
  412750:	mov	x0, x22
  412754:	add	sp, sp, #0x1, lsl #12
  412758:	add	sp, sp, #0x10
  41275c:	ldp	x20, x19, [sp, #48]
  412760:	ldp	x22, x21, [sp, #32]
  412764:	ldp	x28, x23, [sp, #16]
  412768:	ldp	x29, x30, [sp], #64
  41276c:	ret
  412770:	sub	sp, sp, #0xd0
  412774:	stp	x20, x19, [sp, #192]
  412778:	movi	v0.2d, #0x0
  41277c:	mov	w20, #0xfffffffe            	// #-2
  412780:	stp	x29, x30, [sp, #112]
  412784:	stp	x28, x27, [sp, #128]
  412788:	stp	x26, x25, [sp, #144]
  41278c:	stp	x24, x23, [sp, #160]
  412790:	stp	x22, x21, [sp, #176]
  412794:	add	x29, sp, #0x70
  412798:	str	xzr, [sp, #96]
  41279c:	stp	q0, q0, [sp, #64]
  4127a0:	stp	q0, q0, [sp, #32]
  4127a4:	str	q0, [sp, #16]
  4127a8:	cbz	x0, 412b20 <ferror@plt+0x104d0>
  4127ac:	mov	x19, x1
  4127b0:	cbz	x1, 412b20 <ferror@plt+0x104d0>
  4127b4:	ldr	x8, [x19]
  4127b8:	cbnz	x8, 412b44 <ferror@plt+0x104f4>
  4127bc:	mov	x21, x0
  4127c0:	ldr	x0, [x0, #72]
  4127c4:	cbnz	x0, 4127e0 <ferror@plt+0x10190>
  4127c8:	ldr	x1, [x21, #24]
  4127cc:	cbz	x1, 412a84 <ferror@plt+0x10434>
  4127d0:	ldr	x0, [x21]
  4127d4:	bl	41380c <ferror@plt+0x111bc>
  4127d8:	str	x0, [x21, #72]
  4127dc:	cbz	x0, 412ac8 <ferror@plt+0x10478>
  4127e0:	bl	4137dc <ferror@plt+0x1118c>
  4127e4:	cbz	x0, 412ac8 <ferror@plt+0x10478>
  4127e8:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  4127ec:	add	x1, x1, #0x17d
  4127f0:	sub	x2, x29, #0x8
  4127f4:	bl	414784 <ferror@plt+0x12134>
  4127f8:	mov	w20, w0
  4127fc:	tbnz	w0, #31, 412b20 <ferror@plt+0x104d0>
  412800:	str	w20, [sp, #4]
  412804:	cbz	w20, 4128d0 <ferror@plt+0x10280>
  412808:	ldr	w8, [sp, #4]
  41280c:	mov	x28, xzr
  412810:	mov	w8, w8
  412814:	lsl	x8, x8, #3
  412818:	str	x8, [sp, #8]
  41281c:	ldur	x8, [x29, #-8]
  412820:	mov	w1, #0x3d                  	// #61
  412824:	ldr	x22, [x8, x28]
  412828:	mov	x0, x22
  41282c:	bl	402430 <strchr@plt>
  412830:	cbz	x0, 41284c <ferror@plt+0x101fc>
  412834:	add	x24, x0, #0x1
  412838:	sub	x23, x0, x22
  41283c:	mov	x0, x24
  412840:	bl	402030 <strlen@plt>
  412844:	mov	x25, x0
  412848:	b	412860 <ferror@plt+0x10210>
  41284c:	mov	x0, x22
  412850:	bl	402030 <strlen@plt>
  412854:	mov	x23, x0
  412858:	mov	x25, xzr
  41285c:	mov	x24, x22
  412860:	add	x8, x23, x25
  412864:	add	x0, x8, #0xa
  412868:	bl	4021c0 <malloc@plt>
  41286c:	cbz	x0, 412ae8 <ferror@plt+0x10498>
  412870:	add	x27, x0, #0x8
  412874:	add	x20, x27, x25
  412878:	mov	x26, x0
  41287c:	add	x0, x20, #0x1
  412880:	mov	x1, x22
  412884:	mov	x2, x23
  412888:	str	x0, [x26]
  41288c:	bl	401ff0 <memcpy@plt>
  412890:	ldr	x8, [x26]
  412894:	mov	x0, x27
  412898:	mov	x1, x24
  41289c:	mov	x2, x25
  4128a0:	strb	wzr, [x8, x23]
  4128a4:	bl	401ff0 <memcpy@plt>
  4128a8:	strb	wzr, [x20]
  4128ac:	ldr	x0, [x19]
  4128b0:	mov	x1, x26
  4128b4:	bl	40cc10 <ferror@plt+0xa5c0>
  4128b8:	cbz	x0, 412ad8 <ferror@plt+0x10488>
  4128bc:	ldr	x8, [sp, #8]
  4128c0:	add	x28, x28, #0x8
  4128c4:	str	x0, [x19]
  4128c8:	cmp	x8, x28
  4128cc:	b.ne	41281c <ferror@plt+0x101cc>  // b.any
  4128d0:	ldr	x0, [x21, #72]
  4128d4:	add	x1, sp, #0x10
  4128d8:	bl	4160f0 <ferror@plt+0x13aa0>
  4128dc:	tbz	w0, #0, 412a70 <ferror@plt+0x10420>
  4128e0:	ldr	x22, [sp, #64]
  4128e4:	mov	x0, x22
  4128e8:	bl	402030 <strlen@plt>
  4128ec:	mov	x23, x0
  4128f0:	add	x0, x0, #0x10
  4128f4:	bl	4021c0 <malloc@plt>
  4128f8:	cbz	x0, 412ae8 <ferror@plt+0x10498>
  4128fc:	mov	x21, x0
  412900:	add	x0, x0, #0x8
  412904:	mov	w9, #0x6973                	// #26995
  412908:	add	x20, x0, x23
  41290c:	mov	w8, #0x6469                	// #25705
  412910:	movk	w9, #0x5f67, lsl #16
  412914:	add	x10, x20, #0x1
  412918:	str	x10, [x21]
  41291c:	sturh	w8, [x20, #5]
  412920:	stur	w9, [x20, #1]
  412924:	ldr	x8, [x21]
  412928:	mov	x1, x22
  41292c:	mov	x2, x23
  412930:	strb	wzr, [x8, #6]
  412934:	bl	401ff0 <memcpy@plt>
  412938:	strb	wzr, [x20]
  41293c:	ldr	x0, [x19]
  412940:	mov	x1, x21
  412944:	bl	40cc10 <ferror@plt+0xa5c0>
  412948:	cbz	x0, 412ae0 <ferror@plt+0x10490>
  41294c:	str	x0, [x19]
  412950:	ldp	x23, x22, [sp, #16]
  412954:	add	x0, x22, #0x10
  412958:	bl	4021c0 <malloc@plt>
  41295c:	cbz	x0, 412ae8 <ferror@plt+0x10498>
  412960:	mov	x21, x0
  412964:	add	x0, x0, #0x8
  412968:	mov	w9, #0x6973                	// #26995
  41296c:	add	x20, x0, x22
  412970:	mov	w8, #0x7265                	// #29285
  412974:	movk	w9, #0x6e67, lsl #16
  412978:	add	x10, x20, #0x1
  41297c:	str	x10, [x21]
  412980:	sturh	w8, [x20, #5]
  412984:	stur	w9, [x20, #1]
  412988:	ldr	x8, [x21]
  41298c:	mov	x1, x23
  412990:	mov	x2, x22
  412994:	strb	wzr, [x8, #6]
  412998:	bl	401ff0 <memcpy@plt>
  41299c:	strb	wzr, [x20]
  4129a0:	ldr	x0, [x19]
  4129a4:	mov	x1, x21
  4129a8:	bl	40cc10 <ferror@plt+0xa5c0>
  4129ac:	cbz	x0, 412ae0 <ferror@plt+0x10490>
  4129b0:	str	x0, [x19]
  4129b4:	ldp	x3, x4, [sp, #32]
  4129b8:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  4129bc:	add	x1, x1, #0x194
  4129c0:	mov	w2, #0x7                   	// #7
  4129c4:	mov	x0, x19
  4129c8:	bl	412b64 <ferror@plt+0x10514>
  4129cc:	cbz	x0, 412ae8 <ferror@plt+0x10498>
  4129d0:	ldr	x22, [sp, #56]
  4129d4:	mov	x0, x22
  4129d8:	bl	402030 <strlen@plt>
  4129dc:	mov	x23, x0
  4129e0:	add	x0, x0, #0x16
  4129e4:	bl	4021c0 <malloc@plt>
  4129e8:	cbz	x0, 412ae8 <ferror@plt+0x10498>
  4129ec:	adrp	x8, 41b000 <ferror@plt+0x189b0>
  4129f0:	mov	x21, x0
  4129f4:	add	x0, x0, #0x8
  4129f8:	add	x8, x8, #0x19c
  4129fc:	add	x20, x0, x23
  412a00:	ldr	x8, [x8]
  412a04:	add	x9, x20, #0x1
  412a08:	str	x9, [x21]
  412a0c:	mov	w9, #0x6c61                	// #27745
  412a10:	movk	w9, #0x6f67, lsl #16
  412a14:	stur	w9, [x20, #9]
  412a18:	stur	x8, [x20, #1]
  412a1c:	ldr	x8, [x21]
  412a20:	mov	x1, x22
  412a24:	mov	x2, x23
  412a28:	strb	wzr, [x8, #12]
  412a2c:	bl	401ff0 <memcpy@plt>
  412a30:	strb	wzr, [x20]
  412a34:	ldr	x0, [x19]
  412a38:	mov	x1, x21
  412a3c:	bl	40cc10 <ferror@plt+0xa5c0>
  412a40:	cbz	x0, 412ae0 <ferror@plt+0x10490>
  412a44:	str	x0, [x19]
  412a48:	ldp	x3, x4, [sp, #72]
  412a4c:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  412a50:	add	x1, x1, #0x1a9
  412a54:	mov	w2, #0x9                   	// #9
  412a58:	mov	x0, x19
  412a5c:	bl	412b64 <ferror@plt+0x10514>
  412a60:	cbz	x0, 412ae8 <ferror@plt+0x10498>
  412a64:	ldr	w8, [sp, #4]
  412a68:	add	w8, w8, #0x5
  412a6c:	str	w8, [sp, #4]
  412a70:	add	x0, sp, #0x10
  412a74:	bl	41627c <ferror@plt+0x13c2c>
  412a78:	ldr	w20, [sp, #4]
  412a7c:	tbz	w20, #31, 412b18 <ferror@plt+0x104c8>
  412a80:	b	412af4 <ferror@plt+0x104a4>
  412a84:	ldrb	w8, [x21, #88]
  412a88:	tbnz	w8, #0, 412abc <ferror@plt+0x1046c>
  412a8c:	ldr	x0, [x21]
  412a90:	ldr	x1, [x21, #16]
  412a94:	bl	40c27c <ferror@plt+0x9c2c>
  412a98:	cbz	x0, 412abc <ferror@plt+0x1046c>
  412a9c:	mov	x20, x0
  412aa0:	mov	x0, x21
  412aa4:	mov	x1, x20
  412aa8:	bl	410210 <ferror@plt+0xdbc0>
  412aac:	mov	x0, x20
  412ab0:	bl	402400 <free@plt>
  412ab4:	ldr	x1, [x21, #24]
  412ab8:	cbnz	x1, 4127d0 <ferror@plt+0x10180>
  412abc:	bl	4025a0 <__errno_location@plt>
  412ac0:	mov	w8, #0x2                   	// #2
  412ac4:	str	w8, [x0]
  412ac8:	bl	4025a0 <__errno_location@plt>
  412acc:	ldr	w8, [x0]
  412ad0:	neg	w20, w8
  412ad4:	b	412b20 <ferror@plt+0x104d0>
  412ad8:	mov	x0, x26
  412adc:	b	412ae4 <ferror@plt+0x10494>
  412ae0:	mov	x0, x21
  412ae4:	bl	402400 <free@plt>
  412ae8:	add	x0, sp, #0x10
  412aec:	bl	41627c <ferror@plt+0x13c2c>
  412af0:	mov	w20, #0xfffffff4            	// #-12
  412af4:	ldr	x21, [x19]
  412af8:	cbz	x21, 412b14 <ferror@plt+0x104c4>
  412afc:	ldr	x0, [x21, #16]
  412b00:	bl	402400 <free@plt>
  412b04:	mov	x0, x21
  412b08:	bl	40cd4c <ferror@plt+0xa6fc>
  412b0c:	mov	x21, x0
  412b10:	cbnz	x0, 412afc <ferror@plt+0x104ac>
  412b14:	str	xzr, [x19]
  412b18:	ldur	x0, [x29, #-8]
  412b1c:	bl	402400 <free@plt>
  412b20:	mov	w0, w20
  412b24:	ldp	x20, x19, [sp, #192]
  412b28:	ldp	x22, x21, [sp, #176]
  412b2c:	ldp	x24, x23, [sp, #160]
  412b30:	ldp	x26, x25, [sp, #144]
  412b34:	ldp	x28, x27, [sp, #128]
  412b38:	ldp	x29, x30, [sp, #112]
  412b3c:	add	sp, sp, #0xd0
  412b40:	ret
  412b44:	adrp	x0, 41a000 <ferror@plt+0x179b0>
  412b48:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  412b4c:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  412b50:	add	x0, x0, #0x67b
  412b54:	add	x1, x1, #0xb98
  412b58:	add	x3, x3, #0x133
  412b5c:	mov	w2, #0x8e9                 	// #2281
  412b60:	bl	402590 <__assert_fail@plt>
  412b64:	sub	sp, sp, #0x80
  412b68:	stp	x22, x21, [sp, #96]
  412b6c:	stp	x20, x19, [sp, #112]
  412b70:	mov	x20, x2
  412b74:	mov	x21, x1
  412b78:	mov	x19, x0
  412b7c:	stp	x29, x30, [sp, #32]
  412b80:	stp	x28, x27, [sp, #48]
  412b84:	stp	x26, x25, [sp, #64]
  412b88:	stp	x24, x23, [sp, #80]
  412b8c:	add	x29, sp, #0x20
  412b90:	cbz	x4, 412cfc <ferror@plt+0x106ac>
  412b94:	add	x8, x4, x4, lsl #1
  412b98:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  412b9c:	add	x9, x8, #0x13
  412ba0:	movk	x10, #0xcccd
  412ba4:	umulh	x9, x9, x10
  412ba8:	lsr	x9, x9, #4
  412bac:	add	x9, x9, x9, lsl #1
  412bb0:	add	x8, x8, x9
  412bb4:	sub	x0, x8, #0x3
  412bb8:	mov	x24, x4
  412bbc:	mov	x23, x3
  412bc0:	str	x21, [sp, #8]
  412bc4:	stur	x20, [x29, #-8]
  412bc8:	str	x19, [sp, #16]
  412bcc:	bl	4021c0 <malloc@plt>
  412bd0:	cmp	w24, #0x1
  412bd4:	mov	x22, x0
  412bd8:	b.lt	412c7c <ferror@plt+0x1062c>  // b.tstop
  412bdc:	cbz	x22, 412c7c <ferror@plt+0x1062c>
  412be0:	sub	w9, w24, #0x1
  412be4:	and	x26, x24, #0xffffffff
  412be8:	adrp	x24, 41b000 <ferror@plt+0x189b0>
  412bec:	mov	w28, #0xcccd                	// #52429
  412bf0:	mov	w19, #0xcccc                	// #52428
  412bf4:	mov	x25, xzr
  412bf8:	mov	w8, wzr
  412bfc:	add	x24, x24, #0x38e
  412c00:	mov	w27, #0x3a                  	// #58
  412c04:	movk	w28, #0xcccc, lsl #16
  412c08:	movk	w19, #0xccc, lsl #16
  412c0c:	sxtw	x21, w9
  412c10:	b	412c20 <ferror@plt+0x105d0>
  412c14:	add	x25, x25, #0x1
  412c18:	cmp	x25, x26
  412c1c:	b.eq	412c7c <ferror@plt+0x1062c>  // b.none
  412c20:	ldrb	w2, [x23, x25]
  412c24:	sxtw	x20, w8
  412c28:	add	x0, x22, x20
  412c2c:	mov	x1, x24
  412c30:	bl	4020d0 <sprintf@plt>
  412c34:	cmp	x25, x21
  412c38:	add	x8, x20, w0, sxtw
  412c3c:	b.ge	412c14 <ferror@plt+0x105c4>  // b.tcont
  412c40:	add	x25, x25, #0x1
  412c44:	mul	w10, w25, w28
  412c48:	sxtw	x9, w8
  412c4c:	ror	w10, w10, #2
  412c50:	add	x9, x9, #0x1
  412c54:	cmp	w10, w19
  412c58:	strb	w27, [x22, x8]
  412c5c:	b.ls	412c68 <ferror@plt+0x10618>  // b.plast
  412c60:	mov	w8, w9
  412c64:	b	412c18 <ferror@plt+0x105c8>
  412c68:	mov	w10, #0x90a                 	// #2314
  412c6c:	movk	w10, #0x9, lsl #16
  412c70:	add	w8, w8, #0x4
  412c74:	str	w10, [x22, x9]
  412c78:	b	412c18 <ferror@plt+0x105c8>
  412c7c:	cbz	x22, 412d64 <ferror@plt+0x10714>
  412c80:	mov	x0, x22
  412c84:	bl	402030 <strlen@plt>
  412c88:	ldur	x20, [x29, #-8]
  412c8c:	mov	x24, x0
  412c90:	add	x8, x20, x0
  412c94:	add	x0, x8, #0xa
  412c98:	bl	4021c0 <malloc@plt>
  412c9c:	cbz	x0, 412d5c <ferror@plt+0x1070c>
  412ca0:	ldr	x1, [sp, #8]
  412ca4:	add	x25, x0, #0x8
  412ca8:	add	x19, x25, x24
  412cac:	mov	x23, x0
  412cb0:	add	x0, x19, #0x1
  412cb4:	mov	x2, x20
  412cb8:	str	x0, [x23]
  412cbc:	bl	401ff0 <memcpy@plt>
  412cc0:	ldr	x8, [x23]
  412cc4:	mov	x0, x25
  412cc8:	mov	x1, x22
  412ccc:	mov	x2, x24
  412cd0:	strb	wzr, [x8, x20]
  412cd4:	bl	401ff0 <memcpy@plt>
  412cd8:	strb	wzr, [x19]
  412cdc:	ldr	x19, [sp, #16]
  412ce0:	mov	x1, x23
  412ce4:	ldr	x0, [x19]
  412ce8:	bl	40cc10 <ferror@plt+0xa5c0>
  412cec:	cbz	x0, 412d54 <ferror@plt+0x10704>
  412cf0:	mov	x20, x0
  412cf4:	str	x0, [x19]
  412cf8:	b	412d48 <ferror@plt+0x106f8>
  412cfc:	add	x0, x20, #0xa
  412d00:	bl	4021c0 <malloc@plt>
  412d04:	cbz	x0, 412d64 <ferror@plt+0x10714>
  412d08:	add	x23, x0, #0x9
  412d0c:	mov	x22, x0
  412d10:	str	x23, [x0]
  412d14:	mov	x0, x23
  412d18:	mov	x1, x21
  412d1c:	mov	x2, x20
  412d20:	bl	401ff0 <memcpy@plt>
  412d24:	strb	wzr, [x23, x20]
  412d28:	strb	wzr, [x22, #8]
  412d2c:	ldr	x0, [x19]
  412d30:	mov	x1, x22
  412d34:	bl	40cc10 <ferror@plt+0xa5c0>
  412d38:	mov	x20, x0
  412d3c:	cbz	x0, 412d48 <ferror@plt+0x106f8>
  412d40:	str	x20, [x19]
  412d44:	b	412d68 <ferror@plt+0x10718>
  412d48:	mov	x0, x22
  412d4c:	bl	402400 <free@plt>
  412d50:	b	412d68 <ferror@plt+0x10718>
  412d54:	mov	x0, x23
  412d58:	bl	402400 <free@plt>
  412d5c:	mov	x0, x22
  412d60:	bl	402400 <free@plt>
  412d64:	mov	x20, xzr
  412d68:	mov	x0, x20
  412d6c:	ldp	x20, x19, [sp, #112]
  412d70:	ldp	x22, x21, [sp, #96]
  412d74:	ldp	x24, x23, [sp, #80]
  412d78:	ldp	x26, x25, [sp, #64]
  412d7c:	ldp	x28, x27, [sp, #48]
  412d80:	ldp	x29, x30, [sp, #32]
  412d84:	add	sp, sp, #0x80
  412d88:	ret
  412d8c:	stp	x29, x30, [sp, #-32]!
  412d90:	str	x19, [sp, #16]
  412d94:	mov	x29, sp
  412d98:	cbz	x0, 412db8 <ferror@plt+0x10768>
  412d9c:	mov	x19, x0
  412da0:	ldr	x0, [x19, #16]
  412da4:	bl	402400 <free@plt>
  412da8:	mov	x0, x19
  412dac:	bl	40cd4c <ferror@plt+0xa6fc>
  412db0:	mov	x19, x0
  412db4:	cbnz	x0, 412da0 <ferror@plt+0x10750>
  412db8:	ldr	x19, [sp, #16]
  412dbc:	ldp	x29, x30, [sp], #32
  412dc0:	ret
  412dc4:	cbz	x0, 412dd0 <ferror@plt+0x10780>
  412dc8:	ldr	x8, [x0, #16]
  412dcc:	ldr	x0, [x8]
  412dd0:	ret
  412dd4:	cbz	x0, 412de0 <ferror@plt+0x10790>
  412dd8:	ldr	x8, [x0, #16]
  412ddc:	add	x0, x8, #0x8
  412de0:	ret
  412de4:	sub	sp, sp, #0x60
  412de8:	stp	x20, x19, [sp, #80]
  412dec:	mov	w20, #0xfffffffe            	// #-2
  412df0:	stp	x29, x30, [sp, #16]
  412df4:	stp	x26, x25, [sp, #32]
  412df8:	stp	x24, x23, [sp, #48]
  412dfc:	stp	x22, x21, [sp, #64]
  412e00:	add	x29, sp, #0x10
  412e04:	cbz	x0, 412f84 <ferror@plt+0x10934>
  412e08:	mov	x19, x1
  412e0c:	cbz	x1, 412f84 <ferror@plt+0x10934>
  412e10:	ldr	x8, [x19]
  412e14:	cbnz	x8, 412fa4 <ferror@plt+0x10954>
  412e18:	mov	x21, x0
  412e1c:	ldr	x0, [x0, #72]
  412e20:	cbnz	x0, 412e3c <ferror@plt+0x107ec>
  412e24:	ldr	x1, [x21, #24]
  412e28:	cbz	x1, 412ec4 <ferror@plt+0x10874>
  412e2c:	ldr	x0, [x21]
  412e30:	bl	41380c <ferror@plt+0x111bc>
  412e34:	str	x0, [x21, #72]
  412e38:	cbz	x0, 412f08 <ferror@plt+0x108b8>
  412e3c:	bl	4137dc <ferror@plt+0x1118c>
  412e40:	cbz	x0, 412f08 <ferror@plt+0x108b8>
  412e44:	add	x1, sp, #0x8
  412e48:	bl	414944 <ferror@plt+0x122f4>
  412e4c:	mov	w20, w0
  412e50:	tbnz	w0, #31, 412f84 <ferror@plt+0x10934>
  412e54:	cbz	w20, 412f7c <ferror@plt+0x1092c>
  412e58:	mov	w8, #0x18                  	// #24
  412e5c:	mov	x24, xzr
  412e60:	umull	x25, w20, w8
  412e64:	ldr	x8, [sp, #8]
  412e68:	add	x8, x8, x24
  412e6c:	ldr	x22, [x8, #16]
  412e70:	ldr	x26, [x8]
  412e74:	mov	x0, x22
  412e78:	bl	402030 <strlen@plt>
  412e7c:	mov	x23, x0
  412e80:	add	x0, x0, #0x9
  412e84:	bl	4021c0 <malloc@plt>
  412e88:	cbz	x0, 412f18 <ferror@plt+0x108c8>
  412e8c:	mov	x21, x0
  412e90:	add	x2, x23, #0x1
  412e94:	str	x26, [x0], #8
  412e98:	mov	x1, x22
  412e9c:	bl	401ff0 <memcpy@plt>
  412ea0:	ldr	x0, [x19]
  412ea4:	mov	x1, x21
  412ea8:	bl	40cc10 <ferror@plt+0xa5c0>
  412eac:	cbz	x0, 412f4c <ferror@plt+0x108fc>
  412eb0:	add	x24, x24, #0x18
  412eb4:	cmp	x25, x24
  412eb8:	str	x0, [x19]
  412ebc:	b.ne	412e64 <ferror@plt+0x10814>  // b.any
  412ec0:	b	412f7c <ferror@plt+0x1092c>
  412ec4:	ldrb	w8, [x21, #88]
  412ec8:	tbnz	w8, #0, 412efc <ferror@plt+0x108ac>
  412ecc:	ldr	x0, [x21]
  412ed0:	ldr	x1, [x21, #16]
  412ed4:	bl	40c27c <ferror@plt+0x9c2c>
  412ed8:	cbz	x0, 412efc <ferror@plt+0x108ac>
  412edc:	mov	x20, x0
  412ee0:	mov	x0, x21
  412ee4:	mov	x1, x20
  412ee8:	bl	410210 <ferror@plt+0xdbc0>
  412eec:	mov	x0, x20
  412ef0:	bl	402400 <free@plt>
  412ef4:	ldr	x1, [x21, #24]
  412ef8:	cbnz	x1, 412e2c <ferror@plt+0x107dc>
  412efc:	bl	4025a0 <__errno_location@plt>
  412f00:	mov	w8, #0x2                   	// #2
  412f04:	str	w8, [x0]
  412f08:	bl	4025a0 <__errno_location@plt>
  412f0c:	ldr	w8, [x0]
  412f10:	neg	w20, w8
  412f14:	b	412f84 <ferror@plt+0x10934>
  412f18:	bl	4025a0 <__errno_location@plt>
  412f1c:	ldr	w8, [x0]
  412f20:	ldr	x21, [x19]
  412f24:	neg	w20, w8
  412f28:	cbz	x21, 412f44 <ferror@plt+0x108f4>
  412f2c:	ldr	x0, [x21, #16]
  412f30:	bl	402400 <free@plt>
  412f34:	mov	x0, x21
  412f38:	bl	40cd4c <ferror@plt+0xa6fc>
  412f3c:	mov	x21, x0
  412f40:	cbnz	x0, 412f2c <ferror@plt+0x108dc>
  412f44:	str	xzr, [x19]
  412f48:	b	412f7c <ferror@plt+0x1092c>
  412f4c:	mov	x0, x21
  412f50:	bl	402400 <free@plt>
  412f54:	ldr	x20, [x19]
  412f58:	cbz	x20, 412f74 <ferror@plt+0x10924>
  412f5c:	ldr	x0, [x20, #16]
  412f60:	bl	402400 <free@plt>
  412f64:	mov	x0, x20
  412f68:	bl	40cd4c <ferror@plt+0xa6fc>
  412f6c:	mov	x20, x0
  412f70:	cbnz	x0, 412f5c <ferror@plt+0x1090c>
  412f74:	str	xzr, [x19]
  412f78:	mov	w20, #0xfffffff4            	// #-12
  412f7c:	ldr	x0, [sp, #8]
  412f80:	bl	402400 <free@plt>
  412f84:	mov	w0, w20
  412f88:	ldp	x20, x19, [sp, #80]
  412f8c:	ldp	x22, x21, [sp, #64]
  412f90:	ldp	x24, x23, [sp, #48]
  412f94:	ldp	x26, x25, [sp, #32]
  412f98:	ldp	x29, x30, [sp, #16]
  412f9c:	add	sp, sp, #0x60
  412fa0:	ret
  412fa4:	adrp	x0, 41a000 <ferror@plt+0x179b0>
  412fa8:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  412fac:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  412fb0:	add	x0, x0, #0x67b
  412fb4:	add	x1, x1, #0xb98
  412fb8:	add	x3, x3, #0x1b3
  412fbc:	mov	w2, #0x9a8                 	// #2472
  412fc0:	bl	402590 <__assert_fail@plt>
  412fc4:	stp	x29, x30, [sp, #-32]!
  412fc8:	str	x19, [sp, #16]
  412fcc:	mov	x29, sp
  412fd0:	cbz	x0, 412ff0 <ferror@plt+0x109a0>
  412fd4:	mov	x19, x0
  412fd8:	ldr	x0, [x19, #16]
  412fdc:	bl	402400 <free@plt>
  412fe0:	mov	x0, x19
  412fe4:	bl	40cd4c <ferror@plt+0xa6fc>
  412fe8:	mov	x19, x0
  412fec:	cbnz	x0, 412fd8 <ferror@plt+0x10988>
  412ff0:	ldr	x19, [sp, #16]
  412ff4:	ldp	x29, x30, [sp], #32
  412ff8:	ret
  412ffc:	cbz	x0, 413010 <ferror@plt+0x109c0>
  413000:	ldr	x8, [x0, #16]
  413004:	add	x9, x8, #0x8
  413008:	cmp	x8, #0x0
  41300c:	csel	x0, xzr, x9, eq  // eq = none
  413010:	ret
  413014:	cbz	x0, 413024 <ferror@plt+0x109d4>
  413018:	ldr	x8, [x0, #16]
  41301c:	cbz	x8, 413028 <ferror@plt+0x109d8>
  413020:	ldr	x0, [x8]
  413024:	ret
  413028:	mov	x0, xzr
  41302c:	ret
  413030:	sub	sp, sp, #0x60
  413034:	stp	x20, x19, [sp, #80]
  413038:	mov	w20, #0xfffffffe            	// #-2
  41303c:	stp	x29, x30, [sp, #16]
  413040:	stp	x26, x25, [sp, #32]
  413044:	stp	x24, x23, [sp, #48]
  413048:	stp	x22, x21, [sp, #64]
  41304c:	add	x29, sp, #0x10
  413050:	cbz	x0, 4131d0 <ferror@plt+0x10b80>
  413054:	mov	x19, x1
  413058:	cbz	x1, 4131d0 <ferror@plt+0x10b80>
  41305c:	ldr	x8, [x19]
  413060:	cbnz	x8, 4131f0 <ferror@plt+0x10ba0>
  413064:	mov	x21, x0
  413068:	ldr	x0, [x0, #72]
  41306c:	cbnz	x0, 413088 <ferror@plt+0x10a38>
  413070:	ldr	x1, [x21, #24]
  413074:	cbz	x1, 413110 <ferror@plt+0x10ac0>
  413078:	ldr	x0, [x21]
  41307c:	bl	41380c <ferror@plt+0x111bc>
  413080:	str	x0, [x21, #72]
  413084:	cbz	x0, 413154 <ferror@plt+0x10b04>
  413088:	bl	4137dc <ferror@plt+0x1118c>
  41308c:	cbz	x0, 413154 <ferror@plt+0x10b04>
  413090:	add	x1, sp, #0x8
  413094:	bl	414ffc <ferror@plt+0x129ac>
  413098:	mov	w20, w0
  41309c:	tbnz	w0, #31, 4131d0 <ferror@plt+0x10b80>
  4130a0:	cbz	w20, 4131c8 <ferror@plt+0x10b78>
  4130a4:	mov	w8, #0x18                  	// #24
  4130a8:	mov	x24, xzr
  4130ac:	umull	x25, w20, w8
  4130b0:	ldr	x8, [sp, #8]
  4130b4:	add	x8, x8, x24
  4130b8:	ldr	x22, [x8, #16]
  4130bc:	ldr	x26, [x8]
  4130c0:	mov	x0, x22
  4130c4:	bl	402030 <strlen@plt>
  4130c8:	mov	x23, x0
  4130cc:	add	x0, x0, #0x9
  4130d0:	bl	4021c0 <malloc@plt>
  4130d4:	cbz	x0, 413164 <ferror@plt+0x10b14>
  4130d8:	mov	x21, x0
  4130dc:	add	x2, x23, #0x1
  4130e0:	str	x26, [x0], #8
  4130e4:	mov	x1, x22
  4130e8:	bl	401ff0 <memcpy@plt>
  4130ec:	ldr	x0, [x19]
  4130f0:	mov	x1, x21
  4130f4:	bl	40cc10 <ferror@plt+0xa5c0>
  4130f8:	cbz	x0, 413198 <ferror@plt+0x10b48>
  4130fc:	add	x24, x24, #0x18
  413100:	cmp	x25, x24
  413104:	str	x0, [x19]
  413108:	b.ne	4130b0 <ferror@plt+0x10a60>  // b.any
  41310c:	b	4131c8 <ferror@plt+0x10b78>
  413110:	ldrb	w8, [x21, #88]
  413114:	tbnz	w8, #0, 413148 <ferror@plt+0x10af8>
  413118:	ldr	x0, [x21]
  41311c:	ldr	x1, [x21, #16]
  413120:	bl	40c27c <ferror@plt+0x9c2c>
  413124:	cbz	x0, 413148 <ferror@plt+0x10af8>
  413128:	mov	x20, x0
  41312c:	mov	x0, x21
  413130:	mov	x1, x20
  413134:	bl	410210 <ferror@plt+0xdbc0>
  413138:	mov	x0, x20
  41313c:	bl	402400 <free@plt>
  413140:	ldr	x1, [x21, #24]
  413144:	cbnz	x1, 413078 <ferror@plt+0x10a28>
  413148:	bl	4025a0 <__errno_location@plt>
  41314c:	mov	w8, #0x2                   	// #2
  413150:	str	w8, [x0]
  413154:	bl	4025a0 <__errno_location@plt>
  413158:	ldr	w8, [x0]
  41315c:	neg	w20, w8
  413160:	b	4131d0 <ferror@plt+0x10b80>
  413164:	bl	4025a0 <__errno_location@plt>
  413168:	ldr	w8, [x0]
  41316c:	ldr	x21, [x19]
  413170:	neg	w20, w8
  413174:	cbz	x21, 413190 <ferror@plt+0x10b40>
  413178:	ldr	x0, [x21, #16]
  41317c:	bl	402400 <free@plt>
  413180:	mov	x0, x21
  413184:	bl	40cd4c <ferror@plt+0xa6fc>
  413188:	mov	x21, x0
  41318c:	cbnz	x0, 413178 <ferror@plt+0x10b28>
  413190:	str	xzr, [x19]
  413194:	b	4131c8 <ferror@plt+0x10b78>
  413198:	mov	x0, x21
  41319c:	bl	402400 <free@plt>
  4131a0:	ldr	x20, [x19]
  4131a4:	cbz	x20, 4131c0 <ferror@plt+0x10b70>
  4131a8:	ldr	x0, [x20, #16]
  4131ac:	bl	402400 <free@plt>
  4131b0:	mov	x0, x20
  4131b4:	bl	40cd4c <ferror@plt+0xa6fc>
  4131b8:	mov	x20, x0
  4131bc:	cbnz	x0, 4131a8 <ferror@plt+0x10b58>
  4131c0:	str	xzr, [x19]
  4131c4:	mov	w20, #0xfffffff4            	// #-12
  4131c8:	ldr	x0, [sp, #8]
  4131cc:	bl	402400 <free@plt>
  4131d0:	mov	w0, w20
  4131d4:	ldp	x20, x19, [sp, #80]
  4131d8:	ldp	x22, x21, [sp, #64]
  4131dc:	ldp	x24, x23, [sp, #48]
  4131e0:	ldp	x26, x25, [sp, #32]
  4131e4:	ldp	x29, x30, [sp, #16]
  4131e8:	add	sp, sp, #0x60
  4131ec:	ret
  4131f0:	adrp	x0, 41a000 <ferror@plt+0x179b0>
  4131f4:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  4131f8:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  4131fc:	add	x0, x0, #0x67b
  413200:	add	x1, x1, #0xb98
  413204:	add	x3, x3, #0x201
  413208:	mov	w2, #0xa34                 	// #2612
  41320c:	bl	402590 <__assert_fail@plt>
  413210:	stp	x29, x30, [sp, #-32]!
  413214:	str	x19, [sp, #16]
  413218:	mov	x29, sp
  41321c:	cbz	x0, 41323c <ferror@plt+0x10bec>
  413220:	mov	x19, x0
  413224:	ldr	x0, [x19, #16]
  413228:	bl	402400 <free@plt>
  41322c:	mov	x0, x19
  413230:	bl	40cd4c <ferror@plt+0xa6fc>
  413234:	mov	x19, x0
  413238:	cbnz	x0, 413224 <ferror@plt+0x10bd4>
  41323c:	ldr	x19, [sp, #16]
  413240:	ldp	x29, x30, [sp], #32
  413244:	ret
  413248:	cbz	x0, 41325c <ferror@plt+0x10c0c>
  41324c:	ldr	x8, [x0, #16]
  413250:	add	x9, x8, #0x8
  413254:	cmp	x8, #0x0
  413258:	csel	x0, xzr, x9, eq  // eq = none
  41325c:	ret
  413260:	cbz	x0, 413270 <ferror@plt+0x10c20>
  413264:	ldr	x8, [x0, #16]
  413268:	cbz	x8, 413274 <ferror@plt+0x10c24>
  41326c:	ldr	x0, [x8]
  413270:	ret
  413274:	mov	x0, xzr
  413278:	ret
  41327c:	stp	x29, x30, [sp, #-96]!
  413280:	stp	x20, x19, [sp, #80]
  413284:	mov	w20, #0xfffffffe            	// #-2
  413288:	str	x27, [sp, #16]
  41328c:	stp	x26, x25, [sp, #32]
  413290:	stp	x24, x23, [sp, #48]
  413294:	stp	x22, x21, [sp, #64]
  413298:	mov	x29, sp
  41329c:	cbz	x0, 413428 <ferror@plt+0x10dd8>
  4132a0:	mov	x19, x1
  4132a4:	cbz	x1, 413428 <ferror@plt+0x10dd8>
  4132a8:	ldr	x8, [x19]
  4132ac:	cbnz	x8, 413448 <ferror@plt+0x10df8>
  4132b0:	mov	x21, x0
  4132b4:	ldr	x0, [x0, #72]
  4132b8:	cbnz	x0, 4132d4 <ferror@plt+0x10c84>
  4132bc:	ldr	x1, [x21, #24]
  4132c0:	cbz	x1, 413368 <ferror@plt+0x10d18>
  4132c4:	ldr	x0, [x21]
  4132c8:	bl	41380c <ferror@plt+0x111bc>
  4132cc:	str	x0, [x21, #72]
  4132d0:	cbz	x0, 4133ac <ferror@plt+0x10d5c>
  4132d4:	bl	4137dc <ferror@plt+0x1118c>
  4132d8:	cbz	x0, 4133ac <ferror@plt+0x10d5c>
  4132dc:	add	x1, x29, #0x18
  4132e0:	bl	4157c8 <ferror@plt+0x13178>
  4132e4:	mov	w20, w0
  4132e8:	tbnz	w0, #31, 413428 <ferror@plt+0x10dd8>
  4132ec:	cbz	w20, 413420 <ferror@plt+0x10dd0>
  4132f0:	mov	w8, #0x18                  	// #24
  4132f4:	mov	x24, xzr
  4132f8:	umull	x25, w20, w8
  4132fc:	ldr	x8, [x29, #24]
  413300:	add	x8, x8, x24
  413304:	ldr	x22, [x8, #16]
  413308:	ldr	x26, [x8]
  41330c:	ldr	w27, [x8, #8]
  413310:	mov	x0, x22
  413314:	bl	402030 <strlen@plt>
  413318:	mov	x23, x0
  41331c:	add	x0, x0, #0x11
  413320:	bl	4021c0 <malloc@plt>
  413324:	cbz	x0, 4133bc <ferror@plt+0x10d6c>
  413328:	mov	x21, x0
  41332c:	add	x2, x23, #0x1
  413330:	str	x26, [x0]
  413334:	strb	w27, [x0, #8]
  413338:	add	x0, x0, #0x9
  41333c:	mov	x1, x22
  413340:	bl	401ff0 <memcpy@plt>
  413344:	ldr	x0, [x19]
  413348:	mov	x1, x21
  41334c:	bl	40cc10 <ferror@plt+0xa5c0>
  413350:	cbz	x0, 4133f0 <ferror@plt+0x10da0>
  413354:	add	x24, x24, #0x18
  413358:	cmp	x25, x24
  41335c:	str	x0, [x19]
  413360:	b.ne	4132fc <ferror@plt+0x10cac>  // b.any
  413364:	b	413420 <ferror@plt+0x10dd0>
  413368:	ldrb	w8, [x21, #88]
  41336c:	tbnz	w8, #0, 4133a0 <ferror@plt+0x10d50>
  413370:	ldr	x0, [x21]
  413374:	ldr	x1, [x21, #16]
  413378:	bl	40c27c <ferror@plt+0x9c2c>
  41337c:	cbz	x0, 4133a0 <ferror@plt+0x10d50>
  413380:	mov	x20, x0
  413384:	mov	x0, x21
  413388:	mov	x1, x20
  41338c:	bl	410210 <ferror@plt+0xdbc0>
  413390:	mov	x0, x20
  413394:	bl	402400 <free@plt>
  413398:	ldr	x1, [x21, #24]
  41339c:	cbnz	x1, 4132c4 <ferror@plt+0x10c74>
  4133a0:	bl	4025a0 <__errno_location@plt>
  4133a4:	mov	w8, #0x2                   	// #2
  4133a8:	str	w8, [x0]
  4133ac:	bl	4025a0 <__errno_location@plt>
  4133b0:	ldr	w8, [x0]
  4133b4:	neg	w20, w8
  4133b8:	b	413428 <ferror@plt+0x10dd8>
  4133bc:	bl	4025a0 <__errno_location@plt>
  4133c0:	ldr	w8, [x0]
  4133c4:	ldr	x21, [x19]
  4133c8:	neg	w20, w8
  4133cc:	cbz	x21, 4133e8 <ferror@plt+0x10d98>
  4133d0:	ldr	x0, [x21, #16]
  4133d4:	bl	402400 <free@plt>
  4133d8:	mov	x0, x21
  4133dc:	bl	40cd4c <ferror@plt+0xa6fc>
  4133e0:	mov	x21, x0
  4133e4:	cbnz	x0, 4133d0 <ferror@plt+0x10d80>
  4133e8:	str	xzr, [x19]
  4133ec:	b	413420 <ferror@plt+0x10dd0>
  4133f0:	mov	x0, x21
  4133f4:	bl	402400 <free@plt>
  4133f8:	ldr	x20, [x19]
  4133fc:	cbz	x20, 413418 <ferror@plt+0x10dc8>
  413400:	ldr	x0, [x20, #16]
  413404:	bl	402400 <free@plt>
  413408:	mov	x0, x20
  41340c:	bl	40cd4c <ferror@plt+0xa6fc>
  413410:	mov	x20, x0
  413414:	cbnz	x0, 413400 <ferror@plt+0x10db0>
  413418:	str	xzr, [x19]
  41341c:	mov	w20, #0xfffffff4            	// #-12
  413420:	ldr	x0, [x29, #24]
  413424:	bl	402400 <free@plt>
  413428:	mov	w0, w20
  41342c:	ldp	x20, x19, [sp, #80]
  413430:	ldp	x22, x21, [sp, #64]
  413434:	ldp	x24, x23, [sp, #48]
  413438:	ldp	x26, x25, [sp, #32]
  41343c:	ldr	x27, [sp, #16]
  413440:	ldp	x29, x30, [sp], #96
  413444:	ret
  413448:	adrp	x0, 41a000 <ferror@plt+0x179b0>
  41344c:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  413450:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  413454:	add	x0, x0, #0x67b
  413458:	add	x1, x1, #0xb98
  41345c:	add	x3, x3, #0x24e
  413460:	mov	w2, #0xac3                 	// #2755
  413464:	bl	402590 <__assert_fail@plt>
  413468:	stp	x29, x30, [sp, #-32]!
  41346c:	str	x19, [sp, #16]
  413470:	mov	x29, sp
  413474:	cbz	x0, 413494 <ferror@plt+0x10e44>
  413478:	mov	x19, x0
  41347c:	ldr	x0, [x19, #16]
  413480:	bl	402400 <free@plt>
  413484:	mov	x0, x19
  413488:	bl	40cd4c <ferror@plt+0xa6fc>
  41348c:	mov	x19, x0
  413490:	cbnz	x0, 41347c <ferror@plt+0x10e2c>
  413494:	ldr	x19, [sp, #16]
  413498:	ldp	x29, x30, [sp], #32
  41349c:	ret
  4134a0:	cbz	x0, 4134b4 <ferror@plt+0x10e64>
  4134a4:	ldr	x8, [x0, #16]
  4134a8:	add	x9, x8, #0x9
  4134ac:	cmp	x8, #0x0
  4134b0:	csel	x0, xzr, x9, eq  // eq = none
  4134b4:	ret
  4134b8:	cbz	x0, 4134c8 <ferror@plt+0x10e78>
  4134bc:	ldr	x8, [x0, #16]
  4134c0:	cbz	x8, 4134cc <ferror@plt+0x10e7c>
  4134c4:	ldr	x0, [x8]
  4134c8:	ret
  4134cc:	mov	x0, xzr
  4134d0:	ret
  4134d4:	cbz	x0, 4134e4 <ferror@plt+0x10e94>
  4134d8:	ldr	x8, [x0, #16]
  4134dc:	cbz	x8, 4134e8 <ferror@plt+0x10e98>
  4134e0:	ldrb	w0, [x8, #8]
  4134e4:	ret
  4134e8:	mov	w0, wzr
  4134ec:	ret
  4134f0:	stp	x29, x30, [sp, #-64]!
  4134f4:	stp	x24, x23, [sp, #16]
  4134f8:	stp	x22, x21, [sp, #32]
  4134fc:	stp	x20, x19, [sp, #48]
  413500:	ldrb	w8, [x0, #96]
  413504:	mov	x29, sp
  413508:	tbnz	w8, #0, 413594 <ferror@plt+0x10f44>
  41350c:	orr	w8, w8, #0x1
  413510:	mov	x21, x3
  413514:	mov	w23, w2
  413518:	mov	x20, x0
  41351c:	mov	w22, w1
  413520:	strb	w8, [x0, #96]
  413524:	bl	410d94 <ferror@plt+0xe744>
  413528:	mov	x19, x0
  41352c:	tbz	w22, #0, 413564 <ferror@plt+0x10f14>
  413530:	ldrb	w8, [x20, #96]
  413534:	orr	w8, w8, #0x4
  413538:	strb	w8, [x20, #96]
  41353c:	cbz	x19, 4135dc <ferror@plt+0x10f8c>
  413540:	mov	x8, x19
  413544:	ldr	x9, [x8, #16]
  413548:	ldrb	w10, [x9, #96]
  41354c:	orr	w10, w10, #0x4
  413550:	strb	w10, [x9, #96]
  413554:	ldr	x8, [x8]
  413558:	cmp	x8, x19
  41355c:	csel	x8, xzr, x8, eq  // eq = none
  413560:	cbnz	x8, 413544 <ferror@plt+0x10ef4>
  413564:	cbz	x19, 41359c <ferror@plt+0x10f4c>
  413568:	mov	x24, x19
  41356c:	ldr	x0, [x24, #16]
  413570:	mov	x1, x21
  413574:	bl	41363c <ferror@plt+0x10fec>
  413578:	mov	w22, w0
  41357c:	tbnz	w0, #31, 4135f4 <ferror@plt+0x10fa4>
  413580:	ldr	x8, [x24]
  413584:	cmp	x8, x19
  413588:	csel	x24, xzr, x8, eq  // eq = none
  41358c:	cbnz	x24, 41356c <ferror@plt+0x10f1c>
  413590:	b	4135a0 <ferror@plt+0x10f50>
  413594:	mov	w22, wzr
  413598:	b	413610 <ferror@plt+0x10fc0>
  41359c:	mov	w22, wzr
  4135a0:	tbz	w23, #0, 4135e4 <ferror@plt+0x10f94>
  4135a4:	ldr	x0, [x21]
  4135a8:	cbz	x20, 4135b8 <ferror@plt+0x10f68>
  4135ac:	ldr	w8, [x20, #84]
  4135b0:	add	w8, w8, #0x1
  4135b4:	str	w8, [x20, #84]
  4135b8:	mov	x1, x20
  4135bc:	bl	40cc10 <ferror@plt+0xa5c0>
  4135c0:	cbz	x0, 413628 <ferror@plt+0x10fd8>
  4135c4:	str	x0, [x21]
  4135c8:	ldrb	w8, [x20, #96]
  4135cc:	orr	w8, w8, #0x2
  4135d0:	strb	w8, [x20, #96]
  4135d4:	cbnz	x19, 4135f8 <ferror@plt+0x10fa8>
  4135d8:	b	413610 <ferror@plt+0x10fc0>
  4135dc:	mov	w22, wzr
  4135e0:	tbnz	w23, #0, 4135a4 <ferror@plt+0x10f54>
  4135e4:	mov	x0, x20
  4135e8:	mov	x1, x21
  4135ec:	bl	41363c <ferror@plt+0x10fec>
  4135f0:	mov	w22, w0
  4135f4:	cbz	x19, 413610 <ferror@plt+0x10fc0>
  4135f8:	ldr	x0, [x19, #16]
  4135fc:	bl	410a3c <ferror@plt+0xe3ec>
  413600:	mov	x0, x19
  413604:	bl	40cd4c <ferror@plt+0xa6fc>
  413608:	mov	x19, x0
  41360c:	cbnz	x0, 4135f8 <ferror@plt+0x10fa8>
  413610:	mov	w0, w22
  413614:	ldp	x20, x19, [sp, #48]
  413618:	ldp	x22, x21, [sp, #32]
  41361c:	ldp	x24, x23, [sp, #16]
  413620:	ldp	x29, x30, [sp], #64
  413624:	ret
  413628:	mov	x0, x20
  41362c:	bl	410a3c <ferror@plt+0xe3ec>
  413630:	mov	w22, #0xfffffff4            	// #-12
  413634:	cbnz	x19, 4135f8 <ferror@plt+0x10fa8>
  413638:	b	413610 <ferror@plt+0x10fc0>
  41363c:	sub	sp, sp, #0x40
  413640:	stp	x20, x19, [sp, #48]
  413644:	mov	x20, x1
  413648:	add	x1, sp, #0x8
  41364c:	mov	x2, sp
  413650:	stp	x29, x30, [sp, #16]
  413654:	stp	x22, x21, [sp, #32]
  413658:	add	x29, sp, #0x10
  41365c:	mov	x21, x0
  413660:	stp	xzr, xzr, [sp]
  413664:	bl	411a18 <ferror@plt+0xf3c8>
  413668:	mov	w19, w0
  41366c:	tbnz	w0, #31, 413724 <ferror@plt+0x110d4>
  413670:	ldr	x22, [sp, #8]
  413674:	cbz	x22, 4136a8 <ferror@plt+0x11058>
  413678:	ldr	x0, [x22, #16]
  41367c:	mov	w1, wzr
  413680:	mov	w2, wzr
  413684:	mov	x3, x20
  413688:	bl	4134f0 <ferror@plt+0x10ea0>
  41368c:	mov	w19, w0
  413690:	tbnz	w0, #31, 41376c <ferror@plt+0x1111c>
  413694:	ldr	x8, [x22]
  413698:	ldr	x9, [sp, #8]
  41369c:	cmp	x8, x9
  4136a0:	csel	x22, xzr, x8, eq  // eq = none
  4136a4:	cbnz	x22, 413678 <ferror@plt+0x11028>
  4136a8:	ldr	x0, [x20]
  4136ac:	cbz	x21, 4136bc <ferror@plt+0x1106c>
  4136b0:	ldr	w8, [x21, #84]
  4136b4:	add	w8, w8, #0x1
  4136b8:	str	w8, [x21, #84]
  4136bc:	mov	x1, x21
  4136c0:	bl	40cc10 <ferror@plt+0xa5c0>
  4136c4:	cbz	x0, 4137c4 <ferror@plt+0x11174>
  4136c8:	str	x0, [x20]
  4136cc:	ldp	x22, x8, [sp]
  4136d0:	ldrb	w9, [x21, #96]
  4136d4:	orr	x8, x8, x22
  4136d8:	cmp	x8, #0x0
  4136dc:	cset	w8, ne  // ne = any
  4136e0:	and	w9, w9, #0xfffffffd
  4136e4:	orr	w8, w9, w8, lsl #1
  4136e8:	strb	w8, [x21, #96]
  4136ec:	cbz	x22, 41376c <ferror@plt+0x1111c>
  4136f0:	ldr	x0, [x22, #16]
  4136f4:	mov	w1, wzr
  4136f8:	mov	w2, wzr
  4136fc:	mov	x3, x20
  413700:	bl	4134f0 <ferror@plt+0x10ea0>
  413704:	mov	w19, w0
  413708:	tbnz	w0, #31, 41376c <ferror@plt+0x1111c>
  41370c:	ldr	x8, [x22]
  413710:	ldr	x9, [sp]
  413714:	cmp	x8, x9
  413718:	csel	x22, xzr, x8, eq  // eq = none
  41371c:	cbnz	x22, 4136f0 <ferror@plt+0x110a0>
  413720:	b	41376c <ferror@plt+0x1111c>
  413724:	ldr	x0, [x21]
  413728:	bl	40bcec <ferror@plt+0x969c>
  41372c:	cmp	w0, #0x3
  413730:	b.lt	41376c <ferror@plt+0x1111c>  // b.tstop
  413734:	ldr	x20, [x21]
  413738:	neg	w0, w19
  41373c:	bl	4022a0 <strerror@plt>
  413740:	adrp	x2, 41a000 <ferror@plt+0x179b0>
  413744:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  413748:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  41374c:	mov	x6, x0
  413750:	add	x2, x2, #0xb98
  413754:	add	x4, x4, #0x2a6
  413758:	add	x5, x5, #0x2c1
  41375c:	mov	w1, #0x3                   	// #3
  413760:	mov	w3, #0x43b                 	// #1083
  413764:	mov	x0, x20
  413768:	bl	40b9bc <ferror@plt+0x936c>
  41376c:	ldr	x20, [sp, #8]
  413770:	cbz	x20, 41378c <ferror@plt+0x1113c>
  413774:	ldr	x0, [x20, #16]
  413778:	bl	410a3c <ferror@plt+0xe3ec>
  41377c:	mov	x0, x20
  413780:	bl	40cd4c <ferror@plt+0xa6fc>
  413784:	mov	x20, x0
  413788:	cbnz	x0, 413774 <ferror@plt+0x11124>
  41378c:	ldr	x20, [sp]
  413790:	cbz	x20, 4137ac <ferror@plt+0x1115c>
  413794:	ldr	x0, [x20, #16]
  413798:	bl	410a3c <ferror@plt+0xe3ec>
  41379c:	mov	x0, x20
  4137a0:	bl	40cd4c <ferror@plt+0xa6fc>
  4137a4:	mov	x20, x0
  4137a8:	cbnz	x0, 413794 <ferror@plt+0x11144>
  4137ac:	mov	w0, w19
  4137b0:	ldp	x20, x19, [sp, #48]
  4137b4:	ldp	x22, x21, [sp, #32]
  4137b8:	ldp	x29, x30, [sp, #16]
  4137bc:	add	sp, sp, #0x40
  4137c0:	ret
  4137c4:	mov	x0, x21
  4137c8:	bl	410a3c <ferror@plt+0xe3ec>
  4137cc:	mov	w19, #0xfffffff4            	// #-12
  4137d0:	ldr	x20, [sp, #8]
  4137d4:	cbnz	x20, 413774 <ferror@plt+0x11124>
  4137d8:	b	41378c <ferror@plt+0x1113c>
  4137dc:	stp	x29, x30, [sp, #-32]!
  4137e0:	str	x19, [sp, #16]
  4137e4:	mov	x19, x0
  4137e8:	ldr	x0, [x0, #56]
  4137ec:	mov	x29, sp
  4137f0:	cbnz	x0, 413800 <ferror@plt+0x111b0>
  4137f4:	ldp	x1, x0, [x19, #24]
  4137f8:	bl	413f78 <ferror@plt+0x11928>
  4137fc:	str	x0, [x19, #56]
  413800:	ldr	x19, [sp, #16]
  413804:	ldp	x29, x30, [sp], #32
  413808:	ret
  41380c:	stp	x29, x30, [sp, #-48]!
  413810:	stp	x22, x21, [sp, #16]
  413814:	stp	x20, x19, [sp, #32]
  413818:	mov	x21, x1
  41381c:	mov	x20, x0
  413820:	mov	w0, #0x1                   	// #1
  413824:	mov	w1, #0x40                  	// #64
  413828:	mov	x29, sp
  41382c:	bl	402230 <calloc@plt>
  413830:	mov	x19, x0
  413834:	cbz	x0, 413940 <ferror@plt+0x112f0>
  413838:	mov	w1, #0x80000               	// #524288
  41383c:	mov	x0, x21
  413840:	bl	4021d0 <open@plt>
  413844:	str	w0, [x19, #16]
  413848:	tbnz	w0, #31, 4138c4 <ferror@plt+0x11274>
  41384c:	sub	x22, sp, #0x10
  413850:	strb	wzr, [x19, #20]
  413854:	mov	sp, x22
  413858:	mov	w2, #0x7                   	// #7
  41385c:	mov	x1, x22
  413860:	bl	40b390 <ferror@plt+0x8d40>
  413864:	ldr	w8, [x19, #16]
  413868:	mov	x21, x0
  41386c:	mov	x1, xzr
  413870:	mov	w2, wzr
  413874:	mov	w0, w8
  413878:	bl	402160 <lseek@plt>
  41387c:	cmp	x21, #0x6
  413880:	b.ne	4138d8 <ferror@plt+0x11288>  // b.any
  413884:	ldr	w8, [x22]
  413888:	ldrh	w9, [x22, #4]
  41388c:	mov	w10, #0x37fd                	// #14333
  413890:	movk	w10, #0x587a, lsl #16
  413894:	mov	w11, #0x5a                  	// #90
  413898:	eor	w8, w8, w10
  41389c:	eor	w9, w9, w11
  4138a0:	orr	w8, w8, w9
  4138a4:	cbz	w8, 4138e4 <ferror@plt+0x11294>
  4138a8:	ldrh	w8, [x22]
  4138ac:	mov	w9, #0x8b1f                	// #35615
  4138b0:	cmp	w8, w9
  4138b4:	b.ne	4138f0 <ferror@plt+0x112a0>  // b.any
  4138b8:	adrp	x8, 42b000 <ferror@plt+0x289b0>
  4138bc:	add	x8, x8, #0xd28
  4138c0:	b	4138ec <ferror@plt+0x1129c>
  4138c4:	bl	4025a0 <__errno_location@plt>
  4138c8:	ldr	w8, [x0]
  4138cc:	neg	w21, w8
  4138d0:	tbz	w21, #31, 413940 <ferror@plt+0x112f0>
  4138d4:	b	41391c <ferror@plt+0x112cc>
  4138d8:	tbnz	x21, #63, 413918 <ferror@plt+0x112c8>
  4138dc:	mov	w21, #0xffffffea            	// #-22
  4138e0:	b	41391c <ferror@plt+0x112cc>
  4138e4:	adrp	x8, 42b000 <ferror@plt+0x289b0>
  4138e8:	add	x8, x8, #0xd08
  4138ec:	str	x8, [x19, #40]
  4138f0:	ldr	x8, [x19, #40]
  4138f4:	cbnz	x8, 413904 <ferror@plt+0x112b4>
  4138f8:	adrp	x8, 42b000 <ferror@plt+0x289b0>
  4138fc:	add	x8, x8, #0xd58
  413900:	str	x8, [x19, #40]
  413904:	ldr	x8, [x8]
  413908:	mov	x0, x19
  41390c:	blr	x8
  413910:	mov	w21, w0
  413914:	str	x20, [x19, #48]
  413918:	tbz	w21, #31, 413940 <ferror@plt+0x112f0>
  41391c:	ldr	w0, [x19, #16]
  413920:	tbnz	w0, #31, 413928 <ferror@plt+0x112d8>
  413924:	bl	4022b0 <close@plt>
  413928:	mov	x0, x19
  41392c:	bl	402400 <free@plt>
  413930:	neg	w20, w21
  413934:	bl	4025a0 <__errno_location@plt>
  413938:	mov	x19, xzr
  41393c:	str	w20, [x0]
  413940:	mov	x0, x19
  413944:	mov	sp, x29
  413948:	ldp	x20, x19, [sp, #32]
  41394c:	ldp	x22, x21, [sp, #16]
  413950:	ldp	x29, x30, [sp], #48
  413954:	ret
  413958:	ldr	x0, [x0, #32]
  41395c:	ret
  413960:	ldr	x0, [x0, #24]
  413964:	ret
  413968:	ldrb	w0, [x0, #20]
  41396c:	ret
  413970:	ldr	w0, [x0, #16]
  413974:	ret
  413978:	stp	x29, x30, [sp, #-32]!
  41397c:	str	x19, [sp, #16]
  413980:	mov	x19, x0
  413984:	ldr	x0, [x0, #56]
  413988:	mov	x29, sp
  41398c:	cbz	x0, 413994 <ferror@plt+0x11344>
  413990:	bl	41463c <ferror@plt+0x11fec>
  413994:	ldr	x8, [x19, #40]
  413998:	mov	x0, x19
  41399c:	ldr	x8, [x8, #8]
  4139a0:	blr	x8
  4139a4:	ldr	w0, [x19, #16]
  4139a8:	tbnz	w0, #31, 4139b0 <ferror@plt+0x11360>
  4139ac:	bl	4022b0 <close@plt>
  4139b0:	mov	x0, x19
  4139b4:	ldr	x19, [sp, #16]
  4139b8:	ldp	x29, x30, [sp], #32
  4139bc:	b	402400 <free@plt>
  4139c0:	stp	x29, x30, [sp, #-96]!
  4139c4:	stp	x28, x27, [sp, #16]
  4139c8:	stp	x26, x25, [sp, #32]
  4139cc:	stp	x24, x23, [sp, #48]
  4139d0:	stp	x22, x21, [sp, #64]
  4139d4:	stp	x20, x19, [sp, #80]
  4139d8:	mov	x29, sp
  4139dc:	sub	sp, sp, #0x4, lsl #12
  4139e0:	sub	sp, sp, #0x90
  4139e4:	mov	x19, x0
  4139e8:	movi	v0.2d, #0x0
  4139ec:	mov	x0, sp
  4139f0:	mov	x1, #0xffffffffffffffff    	// #-1
  4139f4:	mov	w2, #0x8                   	// #8
  4139f8:	str	xzr, [sp, #128]
  4139fc:	stp	q0, q0, [sp, #96]
  413a00:	stp	q0, q0, [sp, #64]
  413a04:	stp	q0, q0, [sp, #32]
  413a08:	stp	q0, q0, [sp]
  413a0c:	bl	402350 <lzma_stream_decoder@plt>
  413a10:	cbz	w0, 413a6c <ferror@plt+0x1141c>
  413a14:	cmp	w0, #0x5
  413a18:	b.ne	413b24 <ferror@plt+0x114d4>  // b.any
  413a1c:	ldr	x0, [x19, #48]
  413a20:	bl	40bcec <ferror@plt+0x969c>
  413a24:	cmp	w0, #0x3
  413a28:	b.lt	413b74 <ferror@plt+0x11524>  // b.tstop
  413a2c:	ldr	x19, [x19, #48]
  413a30:	mov	w0, #0xc                   	// #12
  413a34:	bl	4022a0 <strerror@plt>
  413a38:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  413a3c:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  413a40:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  413a44:	mov	x6, x0
  413a48:	add	x2, x2, #0x3a5
  413a4c:	add	x4, x4, #0x3bc
  413a50:	add	x5, x5, #0x3c4
  413a54:	mov	w1, #0x3                   	// #3
  413a58:	mov	w3, #0x97                  	// #151
  413a5c:	mov	x0, x19
  413a60:	bl	40b9bc <ferror@plt+0x936c>
  413a64:	mov	w22, #0xfffffff4            	// #-12
  413a68:	b	413d38 <ferror@plt+0x116e8>
  413a6c:	add	x26, sp, #0x88
  413a70:	mov	w27, #0x2000                	// #8192
  413a74:	mov	x8, xzr
  413a78:	mov	x21, xzr
  413a7c:	mov	x28, xzr
  413a80:	mov	w22, wzr
  413a84:	str	xzr, [sp, #8]
  413a88:	stp	x26, x27, [sp, #24]
  413a8c:	b	413a94 <ferror@plt+0x11444>
  413a90:	ldr	x8, [sp, #8]
  413a94:	cbnz	x8, 413ac8 <ferror@plt+0x11478>
  413a98:	ldr	w0, [x19, #16]
  413a9c:	add	x1, sp, #0x2, lsl #12
  413aa0:	add	x1, x1, #0x88
  413aa4:	mov	w2, #0x2000                	// #8192
  413aa8:	bl	4024e0 <read@plt>
  413aac:	tbnz	x0, #63, 413b64 <ferror@plt+0x11514>
  413ab0:	add	x8, sp, #0x2, lsl #12
  413ab4:	add	x8, x8, #0x88
  413ab8:	stp	x8, x0, [sp]
  413abc:	cmp	x0, #0x0
  413ac0:	mov	w8, #0x3                   	// #3
  413ac4:	csel	w22, w8, w22, eq  // eq = none
  413ac8:	mov	x0, sp
  413acc:	mov	w1, w22
  413ad0:	bl	402070 <lzma_code@plt>
  413ad4:	ldr	x8, [sp, #32]
  413ad8:	mov	w24, w0
  413adc:	cbnz	w0, 413ae4 <ferror@plt+0x11494>
  413ae0:	cbnz	x8, 413a90 <ferror@plt+0x11440>
  413ae4:	sub	x25, x27, x8
  413ae8:	add	x23, x25, x28
  413aec:	mov	x0, x21
  413af0:	mov	x1, x23
  413af4:	bl	402260 <realloc@plt>
  413af8:	cbz	x0, 413b64 <ferror@plt+0x11514>
  413afc:	mov	x20, x0
  413b00:	add	x0, x0, x28
  413b04:	add	x1, sp, #0x88
  413b08:	mov	x2, x25
  413b0c:	bl	401ff0 <memcpy@plt>
  413b10:	stp	x26, x27, [sp, #24]
  413b14:	cbnz	w24, 413b84 <ferror@plt+0x11534>
  413b18:	mov	x28, x23
  413b1c:	mov	x21, x20
  413b20:	b	413a90 <ferror@plt+0x11440>
  413b24:	ldr	x0, [x19, #48]
  413b28:	bl	40bcec <ferror@plt+0x969c>
  413b2c:	cmp	w0, #0x3
  413b30:	b.lt	413b7c <ferror@plt+0x1152c>  // b.tstop
  413b34:	ldr	x0, [x19, #48]
  413b38:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  413b3c:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  413b40:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  413b44:	add	x2, x2, #0x3a5
  413b48:	add	x4, x4, #0x3bc
  413b4c:	add	x5, x5, #0x3cc
  413b50:	mov	w1, #0x3                   	// #3
  413b54:	mov	w3, #0x9a                  	// #154
  413b58:	bl	40b9bc <ferror@plt+0x936c>
  413b5c:	mov	w22, #0xffffffea            	// #-22
  413b60:	b	413d38 <ferror@plt+0x116e8>
  413b64:	bl	4025a0 <__errno_location@plt>
  413b68:	ldr	w8, [x0]
  413b6c:	neg	w22, w8
  413b70:	b	413d28 <ferror@plt+0x116d8>
  413b74:	mov	w22, #0xfffffff4            	// #-12
  413b78:	b	413d38 <ferror@plt+0x116e8>
  413b7c:	mov	w22, #0xffffffea            	// #-22
  413b80:	b	413d38 <ferror@plt+0x116e8>
  413b84:	sub	w8, w24, #0x1
  413b88:	cmp	w8, #0x9
  413b8c:	b.hi	413ce8 <ferror@plt+0x11698>  // b.pmore
  413b90:	adrp	x9, 41b000 <ferror@plt+0x189b0>
  413b94:	add	x9, x9, #0x393
  413b98:	adr	x10, 413ba8 <ferror@plt+0x11558>
  413b9c:	ldrb	w11, [x9, x8]
  413ba0:	add	x10, x10, x11, lsl #2
  413ba4:	br	x10
  413ba8:	mov	w22, wzr
  413bac:	mov	w8, #0x1                   	// #1
  413bb0:	strb	w8, [x19]
  413bb4:	stp	x23, x20, [x19, #24]
  413bb8:	b	413d30 <ferror@plt+0x116e0>
  413bbc:	ldr	x0, [x19, #48]
  413bc0:	bl	40bcec <ferror@plt+0x969c>
  413bc4:	cmp	w0, #0x3
  413bc8:	b.lt	413d20 <ferror@plt+0x116d0>  // b.tstop
  413bcc:	ldr	x19, [x19, #48]
  413bd0:	mov	w0, #0xc                   	// #12
  413bd4:	bl	4022a0 <strerror@plt>
  413bd8:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  413bdc:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  413be0:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  413be4:	mov	x6, x0
  413be8:	add	x2, x2, #0x3a5
  413bec:	add	x4, x4, #0x3e6
  413bf0:	add	x5, x5, #0x3c4
  413bf4:	mov	w1, #0x3                   	// #3
  413bf8:	mov	w3, #0x44                  	// #68
  413bfc:	mov	x0, x19
  413c00:	bl	40b9bc <ferror@plt+0x936c>
  413c04:	b	413d20 <ferror@plt+0x116d0>
  413c08:	ldr	x0, [x19, #48]
  413c0c:	bl	40bcec <ferror@plt+0x969c>
  413c10:	cmp	w0, #0x3
  413c14:	b.lt	413d20 <ferror@plt+0x116d0>  // b.tstop
  413c18:	ldr	x0, [x19, #48]
  413c1c:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  413c20:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  413c24:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  413c28:	add	x2, x2, #0x3a5
  413c2c:	add	x4, x4, #0x3e6
  413c30:	add	x5, x5, #0x3fa
  413c34:	mov	w1, #0x3                   	// #3
  413c38:	mov	w3, #0x47                  	// #71
  413c3c:	b	413d1c <ferror@plt+0x116cc>
  413c40:	ldr	x0, [x19, #48]
  413c44:	bl	40bcec <ferror@plt+0x969c>
  413c48:	cmp	w0, #0x3
  413c4c:	b.lt	413d20 <ferror@plt+0x116d0>  // b.tstop
  413c50:	ldr	x0, [x19, #48]
  413c54:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  413c58:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  413c5c:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  413c60:	add	x2, x2, #0x3a5
  413c64:	add	x4, x4, #0x3e6
  413c68:	add	x5, x5, #0x41a
  413c6c:	mov	w1, #0x3                   	// #3
  413c70:	mov	w3, #0x4a                  	// #74
  413c74:	b	413d1c <ferror@plt+0x116cc>
  413c78:	ldr	x0, [x19, #48]
  413c7c:	bl	40bcec <ferror@plt+0x969c>
  413c80:	cmp	w0, #0x3
  413c84:	b.lt	413d20 <ferror@plt+0x116d0>  // b.tstop
  413c88:	ldr	x0, [x19, #48]
  413c8c:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  413c90:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  413c94:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  413c98:	add	x2, x2, #0x3a5
  413c9c:	add	x4, x4, #0x3e6
  413ca0:	add	x5, x5, #0x43f
  413ca4:	mov	w1, #0x3                   	// #3
  413ca8:	mov	w3, #0x4d                  	// #77
  413cac:	b	413d1c <ferror@plt+0x116cc>
  413cb0:	ldr	x0, [x19, #48]
  413cb4:	bl	40bcec <ferror@plt+0x969c>
  413cb8:	cmp	w0, #0x3
  413cbc:	b.lt	413d20 <ferror@plt+0x116d0>  // b.tstop
  413cc0:	ldr	x0, [x19, #48]
  413cc4:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  413cc8:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  413ccc:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  413cd0:	add	x2, x2, #0x3a5
  413cd4:	add	x4, x4, #0x3e6
  413cd8:	add	x5, x5, #0x454
  413cdc:	mov	w1, #0x3                   	// #3
  413ce0:	mov	w3, #0x50                  	// #80
  413ce4:	b	413d1c <ferror@plt+0x116cc>
  413ce8:	ldr	x0, [x19, #48]
  413cec:	bl	40bcec <ferror@plt+0x969c>
  413cf0:	cmp	w0, #0x3
  413cf4:	b.lt	413d20 <ferror@plt+0x116d0>  // b.tstop
  413cf8:	ldr	x0, [x19, #48]
  413cfc:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  413d00:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  413d04:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  413d08:	add	x2, x2, #0x3a5
  413d0c:	add	x4, x4, #0x3e6
  413d10:	add	x5, x5, #0x3cc
  413d14:	mov	w1, #0x3                   	// #3
  413d18:	mov	w3, #0x53                  	// #83
  413d1c:	bl	40b9bc <ferror@plt+0x936c>
  413d20:	mov	w22, #0xffffffea            	// #-22
  413d24:	mov	x21, x20
  413d28:	mov	x0, x21
  413d2c:	bl	402400 <free@plt>
  413d30:	mov	x0, sp
  413d34:	bl	402380 <lzma_end@plt>
  413d38:	mov	w0, w22
  413d3c:	add	sp, sp, #0x4, lsl #12
  413d40:	add	sp, sp, #0x90
  413d44:	ldp	x20, x19, [sp, #80]
  413d48:	ldp	x22, x21, [sp, #64]
  413d4c:	ldp	x24, x23, [sp, #48]
  413d50:	ldp	x26, x25, [sp, #32]
  413d54:	ldp	x28, x27, [sp, #16]
  413d58:	ldp	x29, x30, [sp], #96
  413d5c:	ret
  413d60:	ldrb	w8, [x0]
  413d64:	cbz	w8, 413d70 <ferror@plt+0x11720>
  413d68:	ldr	x0, [x0, #32]
  413d6c:	b	402400 <free@plt>
  413d70:	ret
  413d74:	stp	x29, x30, [sp, #-64]!
  413d78:	str	x23, [sp, #16]
  413d7c:	stp	x22, x21, [sp, #32]
  413d80:	stp	x20, x19, [sp, #48]
  413d84:	mov	x29, sp
  413d88:	mov	x19, x0
  413d8c:	bl	4025a0 <__errno_location@plt>
  413d90:	str	wzr, [x0]
  413d94:	mov	x21, x0
  413d98:	ldr	w0, [x19, #16]
  413d9c:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  413da0:	add	x1, x1, #0x471
  413da4:	bl	402150 <gzdopen@plt>
  413da8:	mov	x20, xzr
  413dac:	str	x0, [x19, #8]
  413db0:	cbz	x0, 413e64 <ferror@plt+0x11814>
  413db4:	mov	x22, xzr
  413db8:	mov	x23, xzr
  413dbc:	mov	w8, #0xffffffff            	// #-1
  413dc0:	str	w8, [x19, #16]
  413dc4:	cmp	x23, x22
  413dc8:	b.ne	413de4 <ferror@plt+0x11794>  // b.any
  413dcc:	add	x22, x22, #0x400, lsl #12
  413dd0:	mov	x0, x20
  413dd4:	mov	x1, x22
  413dd8:	bl	402260 <realloc@plt>
  413ddc:	cbz	x0, 413e80 <ferror@plt+0x11830>
  413de0:	mov	x20, x0
  413de4:	ldr	x0, [x19, #8]
  413de8:	add	x1, x20, x23
  413dec:	sub	w2, w22, w23
  413df0:	bl	4022c0 <gzread@plt>
  413df4:	cbz	w0, 413e70 <ferror@plt+0x11820>
  413df8:	add	x23, x23, w0, uxtw
  413dfc:	tbz	w0, #31, 413dc4 <ferror@plt+0x11774>
  413e00:	ldr	x0, [x19, #8]
  413e04:	add	x1, x29, #0x1c
  413e08:	bl	4023f0 <gzerror@plt>
  413e0c:	ldr	x8, [x19, #48]
  413e10:	mov	x22, x0
  413e14:	mov	x0, x8
  413e18:	bl	40bcec <ferror@plt+0x969c>
  413e1c:	cmp	w0, #0x3
  413e20:	b.lt	413e50 <ferror@plt+0x11800>  // b.tstop
  413e24:	ldr	x0, [x19, #48]
  413e28:	adrp	x2, 41b000 <ferror@plt+0x189b0>
  413e2c:	adrp	x4, 41b000 <ferror@plt+0x189b0>
  413e30:	adrp	x5, 41b000 <ferror@plt+0x189b0>
  413e34:	add	x2, x2, #0x3a5
  413e38:	add	x4, x4, #0x474
  413e3c:	add	x5, x5, #0x47e
  413e40:	mov	w1, #0x3                   	// #3
  413e44:	mov	w3, #0xce                  	// #206
  413e48:	mov	x6, x22
  413e4c:	bl	40b9bc <ferror@plt+0x936c>
  413e50:	ldr	w8, [x29, #28]
  413e54:	cmn	w8, #0x1
  413e58:	b.eq	413e80 <ferror@plt+0x11830>  // b.none
  413e5c:	mov	w21, #0xffffffea            	// #-22
  413e60:	b	413e88 <ferror@plt+0x11838>
  413e64:	ldr	w8, [x21]
  413e68:	neg	w21, w8
  413e6c:	b	413e90 <ferror@plt+0x11840>
  413e70:	mov	w21, wzr
  413e74:	stp	x23, x20, [x19, #24]
  413e78:	mov	x20, xzr
  413e7c:	b	413e90 <ferror@plt+0x11840>
  413e80:	ldr	w8, [x21]
  413e84:	neg	w21, w8
  413e88:	ldr	x0, [x19, #8]
  413e8c:	bl	402010 <gzclose@plt>
  413e90:	mov	x0, x20
  413e94:	bl	402400 <free@plt>
  413e98:	mov	w0, w21
  413e9c:	ldp	x20, x19, [sp, #48]
  413ea0:	ldp	x22, x21, [sp, #32]
  413ea4:	ldr	x23, [sp, #16]
  413ea8:	ldp	x29, x30, [sp], #64
  413eac:	ret
  413eb0:	stp	x29, x30, [sp, #-32]!
  413eb4:	ldr	x8, [x0, #8]
  413eb8:	str	x19, [sp, #16]
  413ebc:	mov	x29, sp
  413ec0:	cbz	x8, 413ee0 <ferror@plt+0x11890>
  413ec4:	mov	x19, x0
  413ec8:	ldr	x0, [x0, #32]
  413ecc:	bl	402400 <free@plt>
  413ed0:	ldr	x0, [x19, #8]
  413ed4:	ldr	x19, [sp, #16]
  413ed8:	ldp	x29, x30, [sp], #32
  413edc:	b	402010 <gzclose@plt>
  413ee0:	ldr	x19, [sp, #16]
  413ee4:	ldp	x29, x30, [sp], #32
  413ee8:	ret
  413eec:	sub	sp, sp, #0xa0
  413ef0:	stp	x29, x30, [sp, #128]
  413ef4:	stp	x20, x19, [sp, #144]
  413ef8:	ldr	w1, [x0, #16]
  413efc:	mov	x19, x0
  413f00:	mov	x2, sp
  413f04:	mov	w0, wzr
  413f08:	add	x29, sp, #0x80
  413f0c:	bl	4024f0 <__fxstat@plt>
  413f10:	tbnz	w0, #31, 413f50 <ferror@plt+0x11900>
  413f14:	ldr	x1, [sp, #48]
  413f18:	ldr	w4, [x19, #16]
  413f1c:	mov	w2, #0x1                   	// #1
  413f20:	mov	w3, #0x2                   	// #2
  413f24:	mov	x0, xzr
  413f28:	mov	x5, xzr
  413f2c:	str	x1, [x19, #24]
  413f30:	mov	w20, #0x1                   	// #1
  413f34:	bl	4023c0 <mmap@plt>
  413f38:	cmn	x0, #0x1
  413f3c:	str	x0, [x19, #32]
  413f40:	b.eq	413f50 <ferror@plt+0x11900>  // b.none
  413f44:	mov	w0, wzr
  413f48:	strb	w20, [x19, #20]
  413f4c:	b	413f5c <ferror@plt+0x1190c>
  413f50:	bl	4025a0 <__errno_location@plt>
  413f54:	ldr	w8, [x0]
  413f58:	neg	w0, w8
  413f5c:	ldp	x20, x19, [sp, #144]
  413f60:	ldp	x29, x30, [sp, #128]
  413f64:	add	sp, sp, #0xa0
  413f68:	ret
  413f6c:	ldp	x1, x8, [x0, #24]
  413f70:	mov	x0, x8
  413f74:	b	402480 <munmap@plt>
  413f78:	stp	x29, x30, [sp, #-64]!
  413f7c:	cmp	x1, #0x11
  413f80:	str	x23, [sp, #16]
  413f84:	stp	x22, x21, [sp, #32]
  413f88:	stp	x20, x19, [sp, #48]
  413f8c:	mov	x29, sp
  413f90:	b.cc	413fac <ferror@plt+0x1195c>  // b.lo, b.ul, b.last
  413f94:	ldr	w8, [x0]
  413f98:	mov	w9, #0x457f                	// #17791
  413f9c:	movk	w9, #0x464c, lsl #16
  413fa0:	mov	x21, x0
  413fa4:	cmp	w8, w9
  413fa8:	b.eq	413fd4 <ferror@plt+0x11984>  // b.none
  413fac:	mov	w19, #0x8                   	// #8
  413fb0:	bl	4025a0 <__errno_location@plt>
  413fb4:	mov	x20, xzr
  413fb8:	str	w19, [x0]
  413fbc:	mov	x0, x20
  413fc0:	ldp	x20, x19, [sp, #48]
  413fc4:	ldp	x22, x21, [sp, #32]
  413fc8:	ldr	x23, [sp, #16]
  413fcc:	ldp	x29, x30, [sp], #64
  413fd0:	ret
  413fd4:	ldrb	w8, [x21, #4]
  413fd8:	mov	x19, x1
  413fdc:	cmp	w8, #0x2
  413fe0:	b.eq	413ffc <ferror@plt+0x119ac>  // b.none
  413fe4:	cmp	w8, #0x1
  413fe8:	b.ne	414024 <ferror@plt+0x119d4>  // b.any
  413fec:	cmp	x19, #0x35
  413ff0:	b.cc	414024 <ferror@plt+0x119d4>  // b.lo, b.ul, b.last
  413ff4:	mov	w23, #0x2                   	// #2
  413ff8:	b	414008 <ferror@plt+0x119b8>
  413ffc:	cmp	x19, #0x41
  414000:	b.cc	414024 <ferror@plt+0x119d4>  // b.lo, b.ul, b.last
  414004:	mov	w23, #0x4                   	// #4
  414008:	ldrb	w8, [x21, #5]
  41400c:	cmp	w8, #0x1
  414010:	b.eq	41402c <ferror@plt+0x119dc>  // b.none
  414014:	cmp	w8, #0x2
  414018:	b.ne	414024 <ferror@plt+0x119d4>  // b.any
  41401c:	mov	w22, #0x10                  	// #16
  414020:	b	414030 <ferror@plt+0x119e0>
  414024:	mov	w19, #0x16                  	// #22
  414028:	b	413fb0 <ferror@plt+0x11960>
  41402c:	mov	w22, #0x8                   	// #8
  414030:	mov	w0, #0x58                  	// #88
  414034:	bl	4021c0 <malloc@plt>
  414038:	mov	x20, x0
  41403c:	cbz	x0, 413fbc <ferror@plt+0x1196c>
  414040:	orr	w8, w23, w22
  414044:	stp	x21, xzr, [x20]
  414048:	str	x19, [x20, #16]
  41404c:	str	w8, [x20, #24]
  414050:	tbnz	w23, #1, 4140a0 <ferror@plt+0x11a50>
  414054:	tbnz	w22, #4, 4140cc <ferror@plt+0x11a7c>
  414058:	ldrb	w8, [x21, #46]
  41405c:	ldrb	w9, [x21, #47]
  414060:	ldrb	w10, [x21, #45]
  414064:	ldrb	w11, [x21, #44]
  414068:	lsl	w8, w8, #8
  41406c:	bfi	w8, w9, #16, #8
  414070:	ldrb	w9, [x21, #43]
  414074:	orr	w8, w8, w10
  414078:	ldrb	w10, [x21, #42]
  41407c:	lsl	x8, x8, #16
  414080:	bfi	x8, x11, #8, #8
  414084:	orr	x8, x8, x9
  414088:	ldrb	w9, [x21, #41]
  41408c:	lsl	x10, x10, #8
  414090:	bfi	x10, x8, #16, #48
  414094:	add	x8, x21, #0x28
  414098:	orr	x9, x10, x9
  41409c:	b	414110 <ferror@plt+0x11ac0>
  4140a0:	tbnz	w22, #4, 414138 <ferror@plt+0x11ae8>
  4140a4:	ldr	w8, [x21, #32]
  4140a8:	add	x12, x21, #0x12
  4140ac:	add	x13, x21, #0x13
  4140b0:	str	x8, [x20, #32]
  4140b4:	ldrh	w9, [x21, #48]
  4140b8:	strh	w9, [x20, #40]
  4140bc:	ldrh	w10, [x21, #46]
  4140c0:	strh	w10, [x20, #42]
  4140c4:	ldrh	w1, [x21, #50]
  4140c8:	b	41417c <ferror@plt+0x11b2c>
  4140cc:	ldrb	w8, [x21, #41]
  4140d0:	ldrb	w9, [x21, #40]
  4140d4:	ldrb	w10, [x21, #42]
  4140d8:	ldrb	w11, [x21, #43]
  4140dc:	lsl	w8, w8, #8
  4140e0:	bfi	w8, w9, #16, #8
  4140e4:	ldrb	w9, [x21, #44]
  4140e8:	orr	w8, w8, w10
  4140ec:	ldrb	w10, [x21, #45]
  4140f0:	lsl	x8, x8, #16
  4140f4:	bfi	x8, x11, #8, #8
  4140f8:	ldrb	w11, [x21, #46]
  4140fc:	orr	x8, x8, x9
  414100:	lsl	x9, x10, #8
  414104:	bfi	x9, x8, #16, #48
  414108:	orr	x9, x9, x11
  41410c:	add	x8, x21, #0x2f
  414110:	ldrb	w8, [x8]
  414114:	cmp	x19, #0x3d
  414118:	bfi	x8, x9, #8, #56
  41411c:	str	x8, [x20, #32]
  414120:	b.ls	414278 <ferror@plt+0x11c28>  // b.plast
  414124:	tbnz	w22, #4, 414188 <ferror@plt+0x11b38>
  414128:	ldrh	w9, [x21, #60]
  41412c:	add	x10, x21, #0x3a
  414130:	add	x11, x21, #0x3b
  414134:	b	41419c <ferror@plt+0x11b4c>
  414138:	ldr	w8, [x21, #32]
  41413c:	add	x13, x21, #0x12
  414140:	add	x12, x21, #0x13
  414144:	lsl	x8, x8, #32
  414148:	rev	x8, x8
  41414c:	str	x8, [x20, #32]
  414150:	ldrh	w9, [x21, #48]
  414154:	rev	w9, w9
  414158:	lsr	w9, w9, #16
  41415c:	strh	w9, [x20, #40]
  414160:	ldrh	w10, [x21, #46]
  414164:	rev	w10, w10
  414168:	lsr	w10, w10, #16
  41416c:	strh	w10, [x20, #42]
  414170:	ldrh	w11, [x21, #50]
  414174:	rev	w11, w11
  414178:	lsr	w1, w11, #16
  41417c:	strh	w1, [x20, #48]
  414180:	mov	w11, #0x28                  	// #40
  414184:	b	4141e8 <ferror@plt+0x11b98>
  414188:	ldrh	w9, [x21, #60]
  41418c:	add	x11, x21, #0x3a
  414190:	add	x10, x21, #0x3b
  414194:	rev	w9, w9
  414198:	lsr	w9, w9, #16
  41419c:	strh	w9, [x20, #40]
  4141a0:	ldrb	w11, [x11]
  4141a4:	ldrb	w10, [x10]
  4141a8:	cmp	x19, #0x3f
  4141ac:	bfi	w10, w11, #8, #24
  4141b0:	strh	w10, [x20, #42]
  4141b4:	b.ls	414278 <ferror@plt+0x11c28>  // b.plast
  4141b8:	tbnz	w22, #4, 4141cc <ferror@plt+0x11b7c>
  4141bc:	ldrh	w1, [x21, #62]
  4141c0:	add	x12, x21, #0x12
  4141c4:	add	x13, x21, #0x13
  4141c8:	b	4141e0 <ferror@plt+0x11b90>
  4141cc:	ldrh	w11, [x21, #62]
  4141d0:	add	x13, x21, #0x12
  4141d4:	add	x12, x21, #0x13
  4141d8:	rev	w11, w11
  4141dc:	lsr	w1, w11, #16
  4141e0:	mov	w11, #0x40                  	// #64
  4141e4:	strh	w1, [x20, #48]
  4141e8:	ldrb	w13, [x13]
  4141ec:	ldrb	w12, [x12]
  4141f0:	cmp	x11, w10, uxth
  4141f4:	bfi	w12, w13, #8, #24
  4141f8:	strh	w12, [x20, #80]
  4141fc:	b.ne	41425c <ferror@plt+0x11c0c>  // b.any
  414200:	and	x9, x9, #0xffff
  414204:	mul	x9, x11, x9
  414208:	adds	x8, x9, x8
  41420c:	b.cs	41425c <ferror@plt+0x11c0c>  // b.hs, b.nlast
  414210:	cmp	x8, x19
  414214:	b.hi	41425c <ferror@plt+0x11c0c>  // b.pmore
  414218:	add	x2, x20, #0x40
  41421c:	add	x3, x20, #0x38
  414220:	add	x4, x20, #0x48
  414224:	mov	x0, x20
  414228:	bl	4142b8 <ferror@plt+0x11c68>
  41422c:	tbnz	w0, #31, 41425c <ferror@plt+0x11c0c>
  414230:	ldr	x8, [x20, #64]
  414234:	ldr	x9, [x20, #16]
  414238:	cmp	x9, x8
  41423c:	b.ls	414298 <ferror@plt+0x11c48>  // b.plast
  414240:	ldr	x9, [x20, #56]
  414244:	cbz	x9, 41425c <ferror@plt+0x11c0c>
  414248:	ldr	x10, [x20]
  41424c:	add	x8, x10, x8
  414250:	add	x8, x9, x8
  414254:	ldurb	w8, [x8, #-1]
  414258:	cbz	w8, 413fbc <ferror@plt+0x1196c>
  41425c:	mov	x0, x20
  414260:	bl	402400 <free@plt>
  414264:	bl	4025a0 <__errno_location@plt>
  414268:	mov	x20, xzr
  41426c:	mov	w8, #0x16                  	// #22
  414270:	str	w8, [x0]
  414274:	b	413fbc <ferror@plt+0x1196c>
  414278:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  41427c:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  414280:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  414284:	add	x0, x0, #0x567
  414288:	add	x1, x1, #0x4ba
  41428c:	add	x3, x3, #0x524
  414290:	mov	w2, #0x89                  	// #137
  414294:	bl	402590 <__assert_fail@plt>
  414298:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  41429c:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  4142a0:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  4142a4:	add	x0, x0, #0x4a7
  4142a8:	add	x1, x1, #0x4ba
  4142ac:	add	x3, x3, #0x4d0
  4142b0:	mov	w2, #0xca                  	// #202
  4142b4:	bl	402590 <__assert_fail@plt>
  4142b8:	stp	x29, x30, [sp, #-16]!
  4142bc:	tst	w1, #0xffff
  4142c0:	mov	x29, sp
  4142c4:	b.eq	4145dc <ferror@plt+0x11f8c>  // b.none
  4142c8:	ldrh	w8, [x0, #40]
  4142cc:	cmp	w8, w1, uxth
  4142d0:	b.ls	4145fc <ferror@plt+0x11fac>  // b.plast
  4142d4:	ldr	x8, [x0, #32]
  4142d8:	ldrh	w9, [x0, #42]
  4142dc:	ldr	x11, [x0, #16]
  4142e0:	and	x10, x1, #0xffff
  4142e4:	madd	x8, x9, x10, x8
  4142e8:	cmp	x11, x8
  4142ec:	b.ls	41461c <ferror@plt+0x11fcc>  // b.plast
  4142f0:	ldr	x10, [x0]
  4142f4:	cbz	x10, 41435c <ferror@plt+0x11d0c>
  4142f8:	ldr	w9, [x0, #24]
  4142fc:	tbnz	w9, #1, 414374 <ferror@plt+0x11d24>
  414300:	add	x12, x8, #0x28
  414304:	cmp	x12, x11
  414308:	b.hi	4145bc <ferror@plt+0x11f6c>  // b.pmore
  41430c:	add	x11, x8, #0x20
  414310:	add	x12, x10, x11
  414314:	tbnz	w9, #4, 41439c <ferror@plt+0x11d4c>
  414318:	ldrb	w13, [x12, #6]
  41431c:	ldrb	w14, [x12, #7]
  414320:	ldrb	w15, [x12, #5]
  414324:	ldrb	w16, [x12, #4]
  414328:	lsl	w13, w13, #8
  41432c:	bfi	w13, w14, #16, #8
  414330:	ldrb	w14, [x12, #3]
  414334:	orr	w13, w13, w15
  414338:	ldrb	w15, [x12, #2]
  41433c:	lsl	x13, x13, #16
  414340:	bfi	x13, x16, #8, #8
  414344:	ldrb	w16, [x12, #1]
  414348:	orr	x13, x13, x14
  41434c:	lsl	x14, x15, #8
  414350:	bfi	x14, x13, #16, #48
  414354:	orr	x13, x14, x16
  414358:	b	4143e0 <ferror@plt+0x11d90>
  41435c:	str	xzr, [x2]
  414360:	str	xzr, [x3]
  414364:	str	wzr, [x4]
  414368:	mov	w0, #0xffffffea            	// #-22
  41436c:	ldp	x29, x30, [sp], #16
  414370:	ret
  414374:	add	x12, x8, #0x18
  414378:	cmp	x12, x11
  41437c:	b.hi	4145bc <ferror@plt+0x11f6c>  // b.pmore
  414380:	add	x11, x8, #0x14
  414384:	add	x12, x10, x11
  414388:	tbnz	w9, #4, 414448 <ferror@plt+0x11df8>
  41438c:	ldrb	w13, [x12, #2]
  414390:	ldrb	w14, [x12, #3]
  414394:	ldrb	w15, [x12, #1]
  414398:	b	414458 <ferror@plt+0x11e08>
  41439c:	ldrb	w13, [x12, #1]
  4143a0:	ldrb	w14, [x12]
  4143a4:	ldrb	w15, [x12, #2]
  4143a8:	ldrb	w16, [x12, #3]
  4143ac:	lsl	w13, w13, #8
  4143b0:	bfi	w13, w14, #16, #8
  4143b4:	ldrb	w14, [x12, #4]
  4143b8:	orr	w13, w13, w15
  4143bc:	ldrb	w15, [x12, #5]
  4143c0:	lsl	x13, x13, #16
  4143c4:	bfi	x13, x16, #8, #8
  4143c8:	ldrb	w16, [x12, #6]
  4143cc:	orr	x13, x13, x14
  4143d0:	lsl	x14, x15, #8
  4143d4:	bfi	x14, x13, #16, #48
  4143d8:	orr	x13, x14, x16
  4143dc:	add	x12, x12, #0x7
  4143e0:	ldrb	w12, [x12]
  4143e4:	bfi	x12, x13, #8, #56
  4143e8:	str	x12, [x3]
  4143ec:	ldr	x12, [x0, #16]
  4143f0:	cmp	x11, x12
  4143f4:	b.hi	4145bc <ferror@plt+0x11f6c>  // b.pmore
  4143f8:	add	x11, x8, x10
  4143fc:	add	x11, x11, #0x18
  414400:	tbnz	w9, #4, 414498 <ferror@plt+0x11e48>
  414404:	ldrb	w12, [x11, #6]
  414408:	ldrb	w13, [x11, #7]
  41440c:	ldrb	w14, [x11, #5]
  414410:	ldrb	w15, [x11, #4]
  414414:	lsl	w12, w12, #8
  414418:	bfi	w12, w13, #16, #8
  41441c:	ldrb	w13, [x11, #3]
  414420:	orr	w12, w12, w14
  414424:	ldrb	w14, [x11, #2]
  414428:	lsl	x12, x12, #16
  41442c:	bfi	x12, x15, #8, #8
  414430:	ldrb	w15, [x11, #1]
  414434:	orr	x12, x12, x13
  414438:	lsl	x13, x14, #8
  41443c:	bfi	x13, x12, #16, #48
  414440:	orr	x12, x13, x15
  414444:	b	4144dc <ferror@plt+0x11e8c>
  414448:	ldrb	w13, [x12, #1]
  41444c:	ldrb	w14, [x12]
  414450:	ldrb	w15, [x12, #2]
  414454:	add	x12, x12, #0x3
  414458:	lsl	x13, x13, #8
  41445c:	bfi	x13, x14, #16, #8
  414460:	orr	x13, x13, x15
  414464:	ldrb	w12, [x12]
  414468:	bfi	x12, x13, #8, #24
  41446c:	str	x12, [x3]
  414470:	ldr	x12, [x0, #16]
  414474:	cmp	x11, x12
  414478:	b.hi	4145bc <ferror@plt+0x11f6c>  // b.pmore
  41447c:	add	x11, x8, x10
  414480:	add	x11, x11, #0x10
  414484:	tbnz	w9, #4, 414514 <ferror@plt+0x11ec4>
  414488:	ldrb	w12, [x11, #2]
  41448c:	ldrb	w13, [x11, #3]
  414490:	ldrb	w14, [x11, #1]
  414494:	b	414524 <ferror@plt+0x11ed4>
  414498:	ldrb	w12, [x11, #1]
  41449c:	ldrb	w13, [x11]
  4144a0:	ldrb	w14, [x11, #2]
  4144a4:	ldrb	w15, [x11, #3]
  4144a8:	lsl	w12, w12, #8
  4144ac:	bfi	w12, w13, #16, #8
  4144b0:	ldrb	w13, [x11, #4]
  4144b4:	orr	w12, w12, w14
  4144b8:	ldrb	w14, [x11, #5]
  4144bc:	lsl	x12, x12, #16
  4144c0:	bfi	x12, x15, #8, #8
  4144c4:	ldrb	w15, [x11, #6]
  4144c8:	orr	x12, x12, x13
  4144cc:	lsl	x13, x14, #8
  4144d0:	bfi	x13, x12, #16, #48
  4144d4:	orr	x12, x13, x15
  4144d8:	add	x11, x11, #0x7
  4144dc:	ldrb	w11, [x11]
  4144e0:	add	x13, x8, #0x4
  4144e4:	bfi	x11, x12, #8, #56
  4144e8:	str	x11, [x2]
  4144ec:	ldr	x12, [x0, #16]
  4144f0:	cmp	x13, x12
  4144f4:	b.hi	4145bc <ferror@plt+0x11f6c>  // b.pmore
  4144f8:	add	x8, x10, x8
  4144fc:	tbz	w9, #4, 414554 <ferror@plt+0x11f04>
  414500:	ldrb	w9, [x8, #1]
  414504:	ldrb	w10, [x8]
  414508:	ldrb	w13, [x8, #2]
  41450c:	add	x8, x8, #0x3
  414510:	b	414560 <ferror@plt+0x11f10>
  414514:	ldrb	w12, [x11, #1]
  414518:	ldrb	w13, [x11]
  41451c:	ldrb	w14, [x11, #2]
  414520:	add	x11, x11, #0x3
  414524:	lsl	x12, x12, #8
  414528:	bfi	x12, x13, #16, #8
  41452c:	orr	x12, x12, x14
  414530:	ldrb	w11, [x11]
  414534:	add	x13, x8, #0x4
  414538:	bfi	x11, x12, #8, #24
  41453c:	str	x11, [x2]
  414540:	ldr	x12, [x0, #16]
  414544:	cmp	x13, x12
  414548:	b.hi	4145bc <ferror@plt+0x11f6c>  // b.pmore
  41454c:	add	x8, x10, x8
  414550:	tbnz	w9, #4, 414570 <ferror@plt+0x11f20>
  414554:	ldrb	w9, [x8, #2]
  414558:	ldrb	w10, [x8, #3]
  41455c:	ldrb	w13, [x8, #1]
  414560:	lsl	w9, w9, #16
  414564:	bfi	w9, w10, #24, #8
  414568:	bfi	w9, w13, #8, #8
  41456c:	b	414590 <ferror@plt+0x11f40>
  414570:	ldrb	w9, [x8, #1]
  414574:	ldrb	w10, [x8]
  414578:	ldrb	w13, [x8, #2]
  41457c:	add	x8, x8, #0x3
  414580:	lsl	w9, w9, #8
  414584:	bfi	w9, w10, #16, #16
  414588:	orr	w9, w9, w13
  41458c:	lsl	w9, w9, #8
  414590:	ldrb	w8, [x8]
  414594:	mov	w0, #0xffffffea            	// #-22
  414598:	orr	w8, w9, w8
  41459c:	str	w8, [x4]
  4145a0:	ldr	x8, [x3]
  4145a4:	adds	x8, x11, x8
  4145a8:	b.cs	4145b4 <ferror@plt+0x11f64>  // b.hs, b.nlast
  4145ac:	cmp	x8, x12
  4145b0:	csel	w0, w0, wzr, hi  // hi = pmore
  4145b4:	ldp	x29, x30, [sp], #16
  4145b8:	ret
  4145bc:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  4145c0:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  4145c4:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  4145c8:	add	x0, x0, #0x567
  4145cc:	add	x1, x1, #0x4ba
  4145d0:	add	x3, x3, #0x524
  4145d4:	mov	w2, #0x89                  	// #137
  4145d8:	bl	402590 <__assert_fail@plt>
  4145dc:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  4145e0:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  4145e4:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  4145e8:	add	x0, x0, #0x582
  4145ec:	add	x1, x1, #0x4ba
  4145f0:	add	x3, x3, #0x593
  4145f4:	mov	w2, #0xd5                  	// #213
  4145f8:	bl	402590 <__assert_fail@plt>
  4145fc:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  414600:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  414604:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  414608:	add	x0, x0, #0x5d9
  41460c:	add	x1, x1, #0x4ba
  414610:	add	x3, x3, #0x593
  414614:	mov	w2, #0xd6                  	// #214
  414618:	bl	402590 <__assert_fail@plt>
  41461c:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  414620:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  414624:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  414628:	add	x0, x0, #0x4a7
  41462c:	add	x1, x1, #0x4ba
  414630:	add	x3, x3, #0x4d0
  414634:	mov	w2, #0xca                  	// #202
  414638:	bl	402590 <__assert_fail@plt>
  41463c:	stp	x29, x30, [sp, #-32]!
  414640:	str	x19, [sp, #16]
  414644:	mov	x19, x0
  414648:	ldr	x0, [x0, #8]
  41464c:	mov	x29, sp
  414650:	bl	402400 <free@plt>
  414654:	mov	x0, x19
  414658:	ldr	x19, [sp, #16]
  41465c:	ldp	x29, x30, [sp], #32
  414660:	b	402400 <free@plt>
  414664:	ldr	x0, [x0]
  414668:	ret
  41466c:	sub	sp, sp, #0x60
  414670:	stp	x29, x30, [sp, #16]
  414674:	stp	x24, x23, [sp, #48]
  414678:	stp	x22, x21, [sp, #64]
  41467c:	stp	x20, x19, [sp, #80]
  414680:	ldr	x8, [x0, #64]
  414684:	ldr	x9, [x0, #16]
  414688:	str	x25, [sp, #32]
  41468c:	add	x29, sp, #0x10
  414690:	cmp	x9, x8
  414694:	b.ls	414764 <ferror@plt+0x12114>  // b.plast
  414698:	ldr	x24, [x0, #56]
  41469c:	ldr	x9, [x0]
  4146a0:	str	xzr, [x2]
  4146a4:	str	xzr, [x3]
  4146a8:	ldrh	w10, [x0, #40]
  4146ac:	mov	x19, x3
  4146b0:	mov	x20, x2
  4146b4:	mov	x21, x0
  4146b8:	cmp	w10, #0x2
  4146bc:	b.cc	414744 <ferror@plt+0x120f4>  // b.lo, b.ul, b.last
  4146c0:	mov	x22, x1
  4146c4:	add	x25, x9, x8
  4146c8:	mov	w23, #0x1                   	// #1
  4146cc:	b	4146e0 <ferror@plt+0x12090>
  4146d0:	ldrh	w8, [x21, #40]
  4146d4:	add	w23, w23, #0x1
  4146d8:	cmp	w8, w23, uxth
  4146dc:	b.ls	414744 <ferror@plt+0x120f4>  // b.plast
  4146e0:	add	x2, x29, #0x18
  4146e4:	add	x3, sp, #0x8
  4146e8:	add	x4, sp, #0x4
  4146ec:	mov	x0, x21
  4146f0:	mov	w1, w23
  4146f4:	bl	4142b8 <ferror@plt+0x11c68>
  4146f8:	tbnz	w0, #31, 4146d0 <ferror@plt+0x12080>
  4146fc:	ldr	w8, [sp, #4]
  414700:	cmp	x24, x8
  414704:	b.ls	4146d0 <ferror@plt+0x12080>  // b.plast
  414708:	add	x1, x25, x8
  41470c:	mov	x0, x22
  414710:	bl	402390 <strcmp@plt>
  414714:	cbnz	w0, 4146d0 <ferror@plt+0x12080>
  414718:	ldr	x8, [x29, #24]
  41471c:	ldr	x9, [x21, #16]
  414720:	cmp	x9, x8
  414724:	b.ls	414764 <ferror@plt+0x12114>  // b.plast
  414728:	ldr	x9, [x21]
  41472c:	mov	w0, wzr
  414730:	add	x8, x9, x8
  414734:	str	x8, [x20]
  414738:	ldr	x8, [sp, #8]
  41473c:	str	x8, [x19]
  414740:	b	414748 <ferror@plt+0x120f8>
  414744:	mov	w0, #0xfffffffe            	// #-2
  414748:	ldp	x20, x19, [sp, #80]
  41474c:	ldp	x22, x21, [sp, #64]
  414750:	ldp	x24, x23, [sp, #48]
  414754:	ldr	x25, [sp, #32]
  414758:	ldp	x29, x30, [sp, #16]
  41475c:	add	sp, sp, #0x60
  414760:	ret
  414764:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  414768:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  41476c:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  414770:	add	x0, x0, #0x4a7
  414774:	add	x1, x1, #0x4ba
  414778:	add	x3, x3, #0x4d0
  41477c:	mov	w2, #0xca                  	// #202
  414780:	bl	402590 <__assert_fail@plt>
  414784:	sub	sp, sp, #0x50
  414788:	stp	x29, x30, [sp, #16]
  41478c:	stp	x24, x23, [sp, #32]
  414790:	stp	x22, x21, [sp, #48]
  414794:	stp	x20, x19, [sp, #64]
  414798:	mov	x21, x2
  41479c:	str	xzr, [x2]
  4147a0:	mov	x2, sp
  4147a4:	add	x3, sp, #0x8
  4147a8:	add	x29, sp, #0x10
  4147ac:	bl	41466c <ferror@plt+0x1201c>
  4147b0:	tbnz	w0, #31, 414800 <ferror@plt+0x121b0>
  4147b4:	ldr	x19, [sp]
  4147b8:	mov	w22, wzr
  4147bc:	cbz	x19, 414804 <ferror@plt+0x121b4>
  4147c0:	ldr	x20, [sp, #8]
  4147c4:	cbz	x20, 414804 <ferror@plt+0x121b4>
  4147c8:	cmp	x20, #0x2
  4147cc:	b.cc	4147f0 <ferror@plt+0x121a0>  // b.lo, b.ul, b.last
  4147d0:	ldrb	w8, [x19]
  4147d4:	cbnz	w8, 4147f0 <ferror@plt+0x121a0>
  4147d8:	sub	x20, x20, #0x1
  4147dc:	str	x20, [sp, #8]
  4147e0:	ldrb	w8, [x19, #1]!
  4147e4:	cmp	x20, #0x2
  4147e8:	b.cc	4147f0 <ferror@plt+0x121a0>  // b.lo, b.ul, b.last
  4147ec:	cbz	w8, 4147d8 <ferror@plt+0x12188>
  4147f0:	cmp	x20, #0x2
  4147f4:	b.cs	414820 <ferror@plt+0x121d0>  // b.hs, b.nlast
  4147f8:	mov	w22, wzr
  4147fc:	b	414804 <ferror@plt+0x121b4>
  414800:	mov	w22, w0
  414804:	mov	w0, w22
  414808:	ldp	x20, x19, [sp, #64]
  41480c:	ldp	x22, x21, [sp, #48]
  414810:	ldp	x24, x23, [sp, #32]
  414814:	ldp	x29, x30, [sp, #16]
  414818:	add	sp, sp, #0x50
  41481c:	ret
  414820:	mov	x9, xzr
  414824:	mov	x8, xzr
  414828:	add	x10, x19, #0x1
  41482c:	ldrb	w11, [x19, x9]
  414830:	cbz	w11, 414844 <ferror@plt+0x121f4>
  414834:	add	x9, x9, #0x1
  414838:	cmp	x9, x20
  41483c:	b.cc	41482c <ferror@plt+0x121dc>  // b.lo, b.ul, b.last
  414840:	b	414878 <ferror@plt+0x12228>
  414844:	cmp	x9, x20
  414848:	cset	w11, cc  // cc = lo, ul, last
  41484c:	b.cs	414870 <ferror@plt+0x12220>  // b.hs, b.nlast
  414850:	mov	x12, x9
  414854:	add	x9, x12, #0x1
  414858:	cmp	x9, x20
  41485c:	cset	w11, cc  // cc = lo, ul, last
  414860:	b.cs	414870 <ferror@plt+0x12220>  // b.hs, b.nlast
  414864:	ldrb	w13, [x10, x12]
  414868:	mov	x12, x9
  41486c:	cbz	w13, 414854 <ferror@plt+0x12204>
  414870:	add	x8, x8, #0x1
  414874:	tbnz	w11, #0, 41482c <ferror@plt+0x121dc>
  414878:	add	x9, x9, x19
  41487c:	ldurb	w9, [x9, #-1]
  414880:	cmp	w9, #0x0
  414884:	cinc	x22, x8, ne  // ne = any
  414888:	add	x8, x20, x22, lsl #3
  41488c:	add	x0, x8, #0x9
  414890:	bl	4021c0 <malloc@plt>
  414894:	str	x0, [x21]
  414898:	cbz	x0, 414934 <ferror@plt+0x122e4>
  41489c:	add	x24, x0, x22, lsl #3
  4148a0:	add	x21, x24, #0x8
  4148a4:	mov	x23, x0
  4148a8:	mov	x0, x21
  4148ac:	mov	x1, x19
  4148b0:	mov	x2, x20
  4148b4:	bl	401ff0 <memcpy@plt>
  4148b8:	cmp	x22, #0x2
  4148bc:	strb	wzr, [x21, x20]
  4148c0:	str	xzr, [x24]
  4148c4:	str	x21, [x23]
  4148c8:	b.cc	414804 <ferror@plt+0x121b4>  // b.lo, b.ul, b.last
  4148cc:	cbz	x20, 414804 <ferror@plt+0x121b4>
  4148d0:	add	x8, x23, x22, lsl #3
  4148d4:	mov	x9, xzr
  4148d8:	add	x8, x8, #0x7
  4148dc:	mov	w10, #0x1                   	// #1
  4148e0:	ldrb	w11, [x21, x9]
  4148e4:	cbz	w11, 4148f8 <ferror@plt+0x122a8>
  4148e8:	add	x9, x9, #0x1
  4148ec:	cmp	x9, x20
  4148f0:	b.cc	4148e0 <ferror@plt+0x12290>  // b.lo, b.ul, b.last
  4148f4:	b	414804 <ferror@plt+0x121b4>
  4148f8:	mov	x11, x9
  4148fc:	cmp	x9, x20
  414900:	add	x9, x9, #0x1
  414904:	b.cs	414910 <ferror@plt+0x122c0>  // b.hs, b.nlast
  414908:	ldrb	w12, [x19, x11]
  41490c:	cbz	w12, 4148f8 <ferror@plt+0x122a8>
  414910:	add	x12, x8, x9
  414914:	str	x12, [x23, x10, lsl #3]
  414918:	add	x10, x10, #0x1
  41491c:	cmp	x10, x22
  414920:	b.cs	414804 <ferror@plt+0x121b4>  // b.hs, b.nlast
  414924:	cmp	x11, x20
  414928:	sub	x9, x9, #0x1
  41492c:	b.cc	4148e0 <ferror@plt+0x12290>  // b.lo, b.ul, b.last
  414930:	b	414804 <ferror@plt+0x121b4>
  414934:	bl	4025a0 <__errno_location@plt>
  414938:	ldr	w8, [x0]
  41493c:	neg	w22, w8
  414940:	b	414804 <ferror@plt+0x121b4>
  414944:	sub	sp, sp, #0x80
  414948:	stp	x29, x30, [sp, #32]
  41494c:	stp	x28, x27, [sp, #48]
  414950:	stp	x26, x25, [sp, #64]
  414954:	stp	x24, x23, [sp, #80]
  414958:	stp	x22, x21, [sp, #96]
  41495c:	stp	x20, x19, [sp, #112]
  414960:	ldr	w8, [x0, #24]
  414964:	add	x29, sp, #0x20
  414968:	mov	x22, x1
  41496c:	str	xzr, [x1]
  414970:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  414974:	mov	w9, #0x4                   	// #4
  414978:	mov	w10, #0x8                   	// #8
  41497c:	tst	w8, #0x2
  414980:	add	x1, x1, #0xd86
  414984:	add	x2, sp, #0x10
  414988:	sub	x3, x29, #0x8
  41498c:	mov	x19, x0
  414990:	csel	x25, x10, x9, eq  // eq = none
  414994:	bl	41466c <ferror@plt+0x1201c>
  414998:	tbnz	w0, #31, 4149c0 <ferror@plt+0x12370>
  41499c:	ldr	x8, [sp, #16]
  4149a0:	mov	w20, wzr
  4149a4:	cbz	x8, 4149c4 <ferror@plt+0x12374>
  4149a8:	ldur	x24, [x29, #-8]
  4149ac:	cbz	x24, 4149c4 <ferror@plt+0x12374>
  4149b0:	tst	x24, #0x3f
  4149b4:	b.eq	4149e8 <ferror@plt+0x12398>  // b.none
  4149b8:	mov	w20, #0xffffffea            	// #-22
  4149bc:	b	4149c4 <ferror@plt+0x12374>
  4149c0:	mov	w20, w0
  4149c4:	mov	w0, w20
  4149c8:	ldp	x20, x19, [sp, #112]
  4149cc:	ldp	x22, x21, [sp, #96]
  4149d0:	ldp	x24, x23, [sp, #80]
  4149d4:	ldp	x26, x25, [sp, #64]
  4149d8:	ldp	x28, x27, [sp, #48]
  4149dc:	ldp	x29, x30, [sp, #32]
  4149e0:	add	sp, sp, #0x80
  4149e4:	ret
  4149e8:	lsr	x20, x24, #6
  4149ec:	cmp	w20, #0x1
  4149f0:	mov	x21, xzr
  4149f4:	str	x8, [sp]
  4149f8:	b.lt	414a44 <ferror@plt+0x123f4>  // b.tstop
  4149fc:	ldr	x26, [x19]
  414a00:	ldr	x27, [x19, #16]
  414a04:	add	x8, x25, x8
  414a08:	mov	w23, w20
  414a0c:	sub	x28, x8, x26
  414a10:	cmp	x27, x28
  414a14:	b.ls	414b88 <ferror@plt+0x12538>  // b.plast
  414a18:	add	x8, x26, x28
  414a1c:	mov	x9, x8
  414a20:	ldrb	w10, [x9], #1
  414a24:	cmp	w10, #0x2e
  414a28:	csel	x0, x9, x8, eq  // eq = none
  414a2c:	bl	402030 <strlen@plt>
  414a30:	add	x8, x21, x0
  414a34:	subs	w23, w23, #0x1
  414a38:	add	x21, x8, #0x1
  414a3c:	add	x28, x28, #0x40
  414a40:	b.ne	414a10 <ferror@plt+0x123c0>  // b.any
  414a44:	mov	w8, #0x18                  	// #24
  414a48:	smaddl	x0, w20, w8, x21
  414a4c:	bl	4021c0 <malloc@plt>
  414a50:	str	x0, [x22]
  414a54:	cbz	x0, 414b78 <ferror@plt+0x12528>
  414a58:	cmp	w20, #0x1
  414a5c:	b.lt	4149c4 <ferror@plt+0x12374>  // b.tstop
  414a60:	cmp	w25, #0x8
  414a64:	b.hi	414bc8 <ferror@plt+0x12578>  // b.pmore
  414a68:	sxtw	x8, w20
  414a6c:	mov	w10, #0x18                  	// #24
  414a70:	ldr	x9, [x19]
  414a74:	madd	x22, x8, x10, x0
  414a78:	ldr	x8, [sp]
  414a7c:	mov	x21, x0
  414a80:	mov	x26, xzr
  414a84:	ubfx	x28, x24, #6, #32
  414a88:	sub	x11, x25, #0x1
  414a8c:	sub	x27, x8, x9
  414a90:	str	x11, [sp, #8]
  414a94:	ldr	x9, [x19, #16]
  414a98:	add	x8, x27, x25
  414a9c:	cmp	x8, x9
  414aa0:	b.hi	414ba8 <ferror@plt+0x12558>  // b.pmore
  414aa4:	ldrb	w11, [x19, #24]
  414aa8:	ldr	x10, [x19]
  414aac:	tbnz	w11, #4, 414ae0 <ferror@plt+0x12490>
  414ab0:	cbz	w25, 414b0c <ferror@plt+0x124bc>
  414ab4:	ldr	x11, [sp, #8]
  414ab8:	mov	x14, xzr
  414abc:	mov	x13, x25
  414ac0:	add	x12, x10, x11
  414ac4:	ldrb	w11, [x12, x27]
  414ac8:	sub	x13, x13, #0x1
  414acc:	sub	x12, x12, #0x1
  414ad0:	bfi	x11, x14, #8, #56
  414ad4:	mov	x14, x11
  414ad8:	cbnz	x13, 414ac4 <ferror@plt+0x12474>
  414adc:	b	414b10 <ferror@plt+0x124c0>
  414ae0:	cbz	w25, 414b0c <ferror@plt+0x124bc>
  414ae4:	mov	x14, xzr
  414ae8:	mov	x12, x10
  414aec:	mov	x13, x25
  414af0:	ldrb	w11, [x12, x27]
  414af4:	subs	x13, x13, #0x1
  414af8:	add	x12, x12, #0x1
  414afc:	bfi	x11, x14, #8, #56
  414b00:	mov	x14, x11
  414b04:	b.ne	414af0 <ferror@plt+0x124a0>  // b.any
  414b08:	b	414b10 <ferror@plt+0x124c0>
  414b0c:	mov	x11, xzr
  414b10:	cmp	x9, x8
  414b14:	b.ls	414b88 <ferror@plt+0x12538>  // b.plast
  414b18:	add	x8, x10, x8
  414b1c:	mov	x9, x8
  414b20:	ldrb	w10, [x9], #1
  414b24:	mov	w12, #0x18                  	// #24
  414b28:	madd	x12, x26, x12, x21
  414b2c:	str	x11, [x12]
  414b30:	cmp	w10, #0x2e
  414b34:	csel	x23, x9, x8, eq  // eq = none
  414b38:	mov	w11, #0x55                  	// #85
  414b3c:	mov	x0, x23
  414b40:	str	w11, [x12, #8]
  414b44:	str	x22, [x12, #16]
  414b48:	bl	402030 <strlen@plt>
  414b4c:	add	x24, x0, #0x1
  414b50:	mov	x0, x22
  414b54:	mov	x1, x23
  414b58:	mov	x2, x24
  414b5c:	bl	401ff0 <memcpy@plt>
  414b60:	add	x26, x26, #0x1
  414b64:	add	x22, x22, x24
  414b68:	cmp	x26, x28
  414b6c:	add	x27, x27, #0x40
  414b70:	b.ne	414a94 <ferror@plt+0x12444>  // b.any
  414b74:	b	4149c4 <ferror@plt+0x12374>
  414b78:	bl	4025a0 <__errno_location@plt>
  414b7c:	ldr	w8, [x0]
  414b80:	neg	w20, w8
  414b84:	b	4149c4 <ferror@plt+0x12374>
  414b88:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  414b8c:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  414b90:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  414b94:	add	x0, x0, #0x4a7
  414b98:	add	x1, x1, #0x4ba
  414b9c:	add	x3, x3, #0x4d0
  414ba0:	mov	w2, #0xca                  	// #202
  414ba4:	bl	402590 <__assert_fail@plt>
  414ba8:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  414bac:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  414bb0:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  414bb4:	add	x0, x0, #0x567
  414bb8:	add	x1, x1, #0x4ba
  414bbc:	add	x3, x3, #0x524
  414bc0:	mov	w2, #0x89                  	// #137
  414bc4:	bl	402590 <__assert_fail@plt>
  414bc8:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  414bcc:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  414bd0:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  414bd4:	add	x0, x0, #0x50b
  414bd8:	add	x1, x1, #0x4ba
  414bdc:	add	x3, x3, #0x524
  414be0:	mov	w2, #0x88                  	// #136
  414be4:	bl	402590 <__assert_fail@plt>
  414be8:	sub	sp, sp, #0x80
  414bec:	stp	x29, x30, [sp, #32]
  414bf0:	stp	x28, x27, [sp, #48]
  414bf4:	stp	x26, x25, [sp, #64]
  414bf8:	stp	x24, x23, [sp, #80]
  414bfc:	stp	x22, x21, [sp, #96]
  414c00:	stp	x20, x19, [sp, #112]
  414c04:	ldr	x8, [x0, #64]
  414c08:	ldr	x9, [x0, #16]
  414c0c:	add	x29, sp, #0x20
  414c10:	cmp	x9, x8
  414c14:	b.ls	414dfc <ferror@plt+0x127ac>  // b.plast
  414c18:	ldrh	w9, [x0, #40]
  414c1c:	mov	x19, x0
  414c20:	cmp	w9, #0x2
  414c24:	b.cc	414d14 <ferror@plt+0x126c4>  // b.lo, b.ul, b.last
  414c28:	ldr	x9, [x19]
  414c2c:	ldr	x22, [x19, #56]
  414c30:	mov	x21, x1
  414c34:	mov	w20, #0x1                   	// #1
  414c38:	add	x23, x9, x8
  414c3c:	b	414c50 <ferror@plt+0x12600>
  414c40:	ldrh	w8, [x19, #40]
  414c44:	add	x20, x20, #0x1
  414c48:	cmp	w20, w8
  414c4c:	b.cs	414d14 <ferror@plt+0x126c4>  // b.hs, b.nlast
  414c50:	sub	x2, x29, #0x8
  414c54:	add	x3, sp, #0x10
  414c58:	add	x4, sp, #0xc
  414c5c:	mov	x0, x19
  414c60:	mov	w1, w20
  414c64:	bl	4142b8 <ferror@plt+0x11c68>
  414c68:	tbnz	w0, #31, 414c40 <ferror@plt+0x125f0>
  414c6c:	ldr	w8, [sp, #12]
  414c70:	cmp	x22, x8
  414c74:	b.ls	414c40 <ferror@plt+0x125f0>  // b.plast
  414c78:	add	x1, x23, x8
  414c7c:	mov	x0, x21
  414c80:	bl	402390 <strcmp@plt>
  414c84:	cbnz	w0, 414c40 <ferror@plt+0x125f0>
  414c88:	tst	w20, #0xffff
  414c8c:	b.eq	414e1c <ferror@plt+0x127cc>  // b.none
  414c90:	ldrh	w8, [x19, #40]
  414c94:	cmp	w8, w20, uxth
  414c98:	b.ls	414e3c <ferror@plt+0x127ec>  // b.plast
  414c9c:	ldr	x26, [x19, #32]
  414ca0:	ldrh	w25, [x19, #42]
  414ca4:	ldr	x21, [x19, #16]
  414ca8:	madd	x8, x25, x20, x26
  414cac:	cmp	x21, x8
  414cb0:	b.ls	414dfc <ferror@plt+0x127ac>  // b.plast
  414cb4:	ldr	w27, [x19, #24]
  414cb8:	mov	w9, #0x4                   	// #4
  414cbc:	mov	w10, #0x8                   	// #8
  414cc0:	tst	w27, #0x2
  414cc4:	csel	x24, x10, x9, eq  // eq = none
  414cc8:	cmp	w24, #0x9
  414ccc:	b.cs	414e5c <ferror@plt+0x1280c>  // b.hs, b.nlast
  414cd0:	add	x8, x8, #0x8
  414cd4:	add	x8, x24, x8
  414cd8:	cmp	x8, x21
  414cdc:	b.hi	414e7c <ferror@plt+0x1282c>  // b.pmore
  414ce0:	ldr	x22, [x19]
  414ce4:	tbnz	w27, #4, 414d38 <ferror@plt+0x126e8>
  414ce8:	add	x9, x22, x26
  414cec:	mov	x10, xzr
  414cf0:	add	x8, x24, #0x7
  414cf4:	madd	x9, x25, x20, x9
  414cf8:	ldrb	w28, [x9, x8]
  414cfc:	sub	x8, x8, #0x1
  414d00:	cmp	x8, #0x7
  414d04:	bfi	x28, x10, #8, #56
  414d08:	mov	x10, x28
  414d0c:	b.ne	414cf8 <ferror@plt+0x126a8>  // b.any
  414d10:	b	414d60 <ferror@plt+0x12710>
  414d14:	mov	w0, #0xfffffffe            	// #-2
  414d18:	ldp	x20, x19, [sp, #112]
  414d1c:	ldp	x22, x21, [sp, #96]
  414d20:	ldp	x24, x23, [sp, #80]
  414d24:	ldp	x26, x25, [sp, #64]
  414d28:	ldp	x28, x27, [sp, #48]
  414d2c:	ldp	x29, x30, [sp, #32]
  414d30:	add	sp, sp, #0x80
  414d34:	ret
  414d38:	add	x8, x26, x22
  414d3c:	madd	x8, x25, x20, x8
  414d40:	mov	x9, xzr
  414d44:	add	x8, x8, #0x8
  414d48:	mov	x10, x24
  414d4c:	ldrb	w28, [x8], #1
  414d50:	subs	x10, x10, #0x1
  414d54:	bfi	x28, x9, #8, #56
  414d58:	mov	x9, x28
  414d5c:	b.ne	414d4c <ferror@plt+0x126fc>  // b.any
  414d60:	ldr	x23, [x19, #8]
  414d64:	cbz	x23, 414d90 <ferror@plt+0x12740>
  414d68:	and	x8, x28, #0xfffffffffffffffd
  414d6c:	tbnz	w27, #4, 414dbc <ferror@plt+0x1276c>
  414d70:	add	x9, x26, x23
  414d74:	madd	x9, x25, x20, x9
  414d78:	add	x9, x9, #0x8
  414d7c:	strb	w8, [x9], #1
  414d80:	subs	x24, x24, #0x1
  414d84:	lsr	x8, x8, #8
  414d88:	b.ne	414d7c <ferror@plt+0x1272c>  // b.any
  414d8c:	b	414de4 <ferror@plt+0x12794>
  414d90:	mov	x0, x21
  414d94:	bl	4021c0 <malloc@plt>
  414d98:	str	x0, [x19, #8]
  414d9c:	cbz	x0, 414dec <ferror@plt+0x1279c>
  414da0:	mov	x1, x22
  414da4:	mov	x2, x21
  414da8:	mov	x23, x0
  414dac:	bl	401ff0 <memcpy@plt>
  414db0:	str	x23, [x19]
  414db4:	and	x8, x28, #0xfffffffffffffffd
  414db8:	tbz	w27, #4, 414d70 <ferror@plt+0x12720>
  414dbc:	add	x10, x24, x26
  414dc0:	add	x10, x10, x23
  414dc4:	madd	x10, x25, x20, x10
  414dc8:	mov	x9, xzr
  414dcc:	add	x10, x10, #0x7
  414dd0:	add	x9, x9, #0x1
  414dd4:	strb	w8, [x10], #-1
  414dd8:	cmp	x24, x9
  414ddc:	lsr	x8, x8, #8
  414de0:	b.hi	414dd0 <ferror@plt+0x12780>  // b.pmore
  414de4:	mov	w0, wzr
  414de8:	b	414d18 <ferror@plt+0x126c8>
  414dec:	bl	4025a0 <__errno_location@plt>
  414df0:	ldr	w8, [x0]
  414df4:	neg	w0, w8
  414df8:	b	414d18 <ferror@plt+0x126c8>
  414dfc:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  414e00:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  414e04:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  414e08:	add	x0, x0, #0x4a7
  414e0c:	add	x1, x1, #0x4ba
  414e10:	add	x3, x3, #0x4d0
  414e14:	mov	w2, #0xca                  	// #202
  414e18:	bl	402590 <__assert_fail@plt>
  414e1c:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  414e20:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  414e24:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  414e28:	add	x0, x0, #0x582
  414e2c:	add	x1, x1, #0x4ba
  414e30:	add	x3, x3, #0x593
  414e34:	mov	w2, #0xd5                  	// #213
  414e38:	bl	402590 <__assert_fail@plt>
  414e3c:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  414e40:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  414e44:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  414e48:	add	x0, x0, #0x5d9
  414e4c:	add	x1, x1, #0x4ba
  414e50:	add	x3, x3, #0x593
  414e54:	mov	w2, #0xd6                  	// #214
  414e58:	bl	402590 <__assert_fail@plt>
  414e5c:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  414e60:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  414e64:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  414e68:	add	x0, x0, #0x50b
  414e6c:	add	x1, x1, #0x4ba
  414e70:	add	x3, x3, #0x524
  414e74:	mov	w2, #0x88                  	// #136
  414e78:	bl	402590 <__assert_fail@plt>
  414e7c:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  414e80:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  414e84:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  414e88:	add	x0, x0, #0x567
  414e8c:	add	x1, x1, #0x4ba
  414e90:	add	x3, x3, #0x524
  414e94:	mov	w2, #0x89                  	// #137
  414e98:	bl	402590 <__assert_fail@plt>
  414e9c:	sub	sp, sp, #0x50
  414ea0:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  414ea4:	add	x1, x1, #0x17d
  414ea8:	mov	x2, sp
  414eac:	add	x3, sp, #0x8
  414eb0:	stp	x29, x30, [sp, #16]
  414eb4:	stp	x24, x23, [sp, #32]
  414eb8:	stp	x22, x21, [sp, #48]
  414ebc:	stp	x20, x19, [sp, #64]
  414ec0:	add	x29, sp, #0x10
  414ec4:	mov	x19, x0
  414ec8:	bl	41466c <ferror@plt+0x1201c>
  414ecc:	tbnz	w0, #31, 414fd4 <ferror@plt+0x12984>
  414ed0:	ldr	x22, [sp]
  414ed4:	mov	w0, wzr
  414ed8:	cbz	x22, 414fd4 <ferror@plt+0x12984>
  414edc:	ldr	x23, [sp, #8]
  414ee0:	cbz	x23, 414fd4 <ferror@plt+0x12984>
  414ee4:	ldrb	w8, [x22]
  414ee8:	cmp	x23, #0x2
  414eec:	b.cc	414f0c <ferror@plt+0x128bc>  // b.lo, b.ul, b.last
  414ef0:	cbnz	w8, 414f0c <ferror@plt+0x128bc>
  414ef4:	sub	x23, x23, #0x1
  414ef8:	str	x23, [sp, #8]
  414efc:	ldrb	w8, [x22, #1]!
  414f00:	cmp	x23, #0x2
  414f04:	b.cc	414f0c <ferror@plt+0x128bc>  // b.lo, b.ul, b.last
  414f08:	cbz	w8, 414ef4 <ferror@plt+0x128a4>
  414f0c:	cmp	x23, #0x2
  414f10:	b.cc	414fd0 <ferror@plt+0x12980>  // b.lo, b.ul, b.last
  414f14:	adrp	x20, 41b000 <ferror@plt+0x189b0>
  414f18:	mov	x24, xzr
  414f1c:	add	x20, x20, #0x488
  414f20:	add	x9, x24, #0x9
  414f24:	cmp	x9, x23
  414f28:	add	x9, x24, #0x1
  414f2c:	b.cs	414f68 <ferror@plt+0x12918>  // b.hs, b.nlast
  414f30:	cmp	x9, x23
  414f34:	b.cs	414f68 <ferror@plt+0x12918>  // b.hs, b.nlast
  414f38:	tst	w8, #0xff
  414f3c:	b.eq	414f68 <ferror@plt+0x12918>  // b.none
  414f40:	add	x21, x22, x24
  414f44:	mov	w2, #0x9                   	// #9
  414f48:	mov	x0, x21
  414f4c:	mov	x1, x20
  414f50:	bl	4021e0 <strncmp@plt>
  414f54:	cbz	w0, 414f84 <ferror@plt+0x12934>
  414f58:	mov	x0, x21
  414f5c:	bl	402030 <strlen@plt>
  414f60:	add	x8, x0, x24
  414f64:	add	x9, x8, #0x1
  414f68:	cmp	x9, x23
  414f6c:	b.cs	414f7c <ferror@plt+0x1292c>  // b.hs, b.nlast
  414f70:	ldrb	w8, [x22, x9]
  414f74:	mov	x24, x9
  414f78:	b	414f20 <ferror@plt+0x128d0>
  414f7c:	mov	w0, #0xfffffffe            	// #-2
  414f80:	b	414fd4 <ferror@plt+0x12984>
  414f84:	ldp	x22, x20, [x19]
  414f88:	cbnz	x20, 414fb4 <ferror@plt+0x12964>
  414f8c:	ldr	x23, [x19, #16]
  414f90:	mov	x0, x23
  414f94:	bl	4021c0 <malloc@plt>
  414f98:	str	x0, [x19, #8]
  414f9c:	cbz	x0, 414fec <ferror@plt+0x1299c>
  414fa0:	mov	x1, x22
  414fa4:	mov	x2, x23
  414fa8:	mov	x20, x0
  414fac:	bl	401ff0 <memcpy@plt>
  414fb0:	str	x20, [x19]
  414fb4:	mov	x0, x21
  414fb8:	sub	x19, x21, x22
  414fbc:	bl	402030 <strlen@plt>
  414fc0:	mov	x2, x0
  414fc4:	add	x0, x20, x19
  414fc8:	mov	w1, wzr
  414fcc:	bl	402200 <memset@plt>
  414fd0:	mov	w0, wzr
  414fd4:	ldp	x20, x19, [sp, #64]
  414fd8:	ldp	x22, x21, [sp, #48]
  414fdc:	ldp	x24, x23, [sp, #32]
  414fe0:	ldp	x29, x30, [sp, #16]
  414fe4:	add	sp, sp, #0x50
  414fe8:	ret
  414fec:	bl	4025a0 <__errno_location@plt>
  414ff0:	ldr	w8, [x0]
  414ff4:	neg	w0, w8
  414ff8:	b	414fd4 <ferror@plt+0x12984>
  414ffc:	sub	sp, sp, #0xd0
  415000:	stp	x29, x30, [sp, #112]
  415004:	stp	x24, x23, [sp, #160]
  415008:	add	x29, sp, #0x70
  41500c:	mov	x24, x1
  415010:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  415014:	add	x1, x1, #0x492
  415018:	sub	x2, x29, #0x30
  41501c:	sub	x3, x29, #0x20
  415020:	stp	x28, x27, [sp, #128]
  415024:	stp	x26, x25, [sp, #144]
  415028:	stp	x22, x21, [sp, #176]
  41502c:	stp	x20, x19, [sp, #192]
  415030:	str	x0, [sp, #48]
  415034:	bl	41466c <ferror@plt+0x1201c>
  415038:	tbnz	w0, #31, 415590 <ferror@plt+0x12f40>
  41503c:	ldr	x0, [sp, #48]
  415040:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  415044:	add	x1, x1, #0x49a
  415048:	add	x2, sp, #0x38
  41504c:	sub	x3, x29, #0x28
  415050:	bl	41466c <ferror@plt+0x1201c>
  415054:	tbnz	w0, #31, 415590 <ferror@plt+0x12f40>
  415058:	ldr	x8, [sp, #48]
  41505c:	ldur	x9, [x29, #-40]
  415060:	mov	w10, #0x18                  	// #24
  415064:	ldr	w12, [x8, #24]
  415068:	mov	w8, #0x10                  	// #16
  41506c:	tst	w12, #0x2
  415070:	csel	x21, x10, x8, eq  // eq = none
  415074:	udiv	x8, x9, x21
  415078:	str	x8, [sp, #40]
  41507c:	msub	x8, x8, x21, x9
  415080:	cbnz	x8, 415590 <ferror@plt+0x12f40>
  415084:	ldr	x8, [sp, #40]
  415088:	cmp	w8, #0x2
  41508c:	b.lt	415590 <ferror@plt+0x12f40>  // b.tstop
  415090:	ldp	x8, x9, [sp, #48]
  415094:	stp	xzr, xzr, [sp, #16]
  415098:	ldur	x10, [x29, #-48]
  41509c:	mov	w25, #0x1                   	// #1
  4150a0:	ldr	x23, [x8]
  4150a4:	ldr	x27, [x8, #16]
  4150a8:	ldur	x8, [x29, #-32]
  4150ac:	stp	x10, x9, [sp]
  4150b0:	sub	x28, x10, x23
  4150b4:	sub	x22, x9, x23
  4150b8:	str	x8, [sp, #32]
  4150bc:	add	x8, x21, x9
  4150c0:	sub	x8, x8, x23
  4150c4:	add	x26, x8, #0x2
  4150c8:	b	4150e8 <ferror@plt+0x12a98>
  4150cc:	ldr	x8, [sp, #40]
  4150d0:	add	w25, w25, #0x1
  4150d4:	mov	x21, x19
  4150d8:	add	x26, x26, x19
  4150dc:	cmp	w25, w8
  4150e0:	mov	w12, w20
  4150e4:	b.ge	4151ac <ferror@plt+0x12b5c>  // b.tcont
  4150e8:	add	x8, x26, #0x2
  4150ec:	cmp	x8, x27
  4150f0:	b.hi	415788 <ferror@plt+0x13138>  // b.pmore
  4150f4:	add	x9, x23, x26
  4150f8:	add	x22, x22, x21
  4150fc:	sub	x8, x9, #0x2
  415100:	tbnz	w12, #4, 415120 <ferror@plt+0x12ad0>
  415104:	ldrb	w10, [x9]
  415108:	ldrb	w11, [x9, #1]
  41510c:	ldurb	w9, [x9, #-1]
  415110:	lsl	x10, x10, #8
  415114:	bfi	x10, x11, #16, #8
  415118:	orr	x9, x10, x9
  41511c:	b	415140 <ferror@plt+0x12af0>
  415120:	ldurb	w10, [x9, #-1]
  415124:	ldrb	w8, [x8]
  415128:	ldrb	w9, [x9]
  41512c:	add	x11, x23, x22
  415130:	lsl	x10, x10, #8
  415134:	bfi	x10, x8, #16, #8
  415138:	orr	x9, x10, x9
  41513c:	add	x8, x11, #0x3
  415140:	ldrb	w8, [x8]
  415144:	bfi	x8, x9, #8, #24
  415148:	ldr	x9, [sp, #32]
  41514c:	cmp	x8, x9
  415150:	b.cs	415590 <ferror@plt+0x12f40>  // b.hs, b.nlast
  415154:	add	x8, x8, x28
  415158:	cmp	x27, x8
  41515c:	b.ls	4157a8 <ferror@plt+0x13158>  // b.plast
  415160:	mov	x19, x21
  415164:	add	x21, x23, x8
  415168:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  41516c:	mov	w2, #0x6                   	// #6
  415170:	mov	x0, x21
  415174:	add	x1, x1, #0x60b
  415178:	mov	w20, w12
  41517c:	bl	4021e0 <strncmp@plt>
  415180:	cbnz	w0, 4150cc <ferror@plt+0x12a7c>
  415184:	add	x0, x21, #0x6
  415188:	bl	402030 <strlen@plt>
  41518c:	ldr	x8, [sp, #16]
  415190:	add	x8, x8, x0
  415194:	add	x8, x8, #0x1
  415198:	str	x8, [sp, #16]
  41519c:	ldr	x8, [sp, #24]
  4151a0:	add	w8, w8, #0x1
  4151a4:	str	x8, [sp, #24]
  4151a8:	b	4150cc <ferror@plt+0x12a7c>
  4151ac:	ldr	x8, [sp, #24]
  4151b0:	cbz	w8, 415590 <ferror@plt+0x12f40>
  4151b4:	ldp	x10, x9, [sp, #16]
  4151b8:	mov	w8, #0x18                  	// #24
  4151bc:	smaddl	x0, w9, w8, x10
  4151c0:	bl	4021c0 <malloc@plt>
  4151c4:	str	x0, [x24]
  4151c8:	cbz	x0, 415728 <ferror@plt+0x130d8>
  4151cc:	ldr	x8, [sp, #40]
  4151d0:	cmp	w8, #0x2
  4151d4:	b.lt	4155f8 <ferror@plt+0x12fa8>  // b.tstop
  4151d8:	ldr	x26, [sp, #48]
  4151dc:	ldr	x13, [sp, #8]
  4151e0:	str	x0, [sp, #16]
  4151e4:	ldr	x9, [x26]
  4151e8:	ldr	x8, [x26, #16]
  4151ec:	sub	x10, x13, x9
  4151f0:	add	x28, x10, x21
  4151f4:	add	x12, x28, #0x4
  4151f8:	cmp	x12, x8
  4151fc:	b.hi	415788 <ferror@plt+0x13138>  // b.pmore
  415200:	ldr	x11, [sp]
  415204:	ldr	x10, [sp, #24]
  415208:	mov	w14, #0x18                  	// #24
  41520c:	mov	w17, w20
  415210:	sub	x11, x11, x9
  415214:	str	x11, [sp, #32]
  415218:	add	x11, x19, x13
  41521c:	ldr	x13, [sp, #16]
  415220:	sxtw	x10, w10
  415224:	sub	x9, x11, x9
  415228:	mov	w20, wzr
  41522c:	mov	w22, #0x1                   	// #1
  415230:	madd	x10, x10, x14, x13
  415234:	add	x21, x9, #0x8
  415238:	str	x10, [sp, #24]
  41523c:	ldr	x9, [x26]
  415240:	add	x10, x9, x21
  415244:	sub	x11, x10, #0x8
  415248:	tbnz	w17, #4, 41529c <ferror@plt+0x12c4c>
  41524c:	ldurb	w13, [x10, #-6]
  415250:	ldurb	w14, [x10, #-5]
  415254:	ldurb	w10, [x10, #-7]
  415258:	lsl	x13, x13, #8
  41525c:	bfi	x13, x14, #16, #8
  415260:	orr	x10, x13, x10
  415264:	ldrb	w11, [x11]
  415268:	tbz	w17, #1, 4152c4 <ferror@plt+0x12c74>
  41526c:	cmp	x21, x8
  415270:	b.hi	415788 <ferror@plt+0x13138>  // b.pmore
  415274:	add	x14, x9, x21
  415278:	sub	x13, x14, #0x4
  41527c:	tbnz	w17, #4, 41531c <ferror@plt+0x12ccc>
  415280:	ldurb	w12, [x14, #-2]
  415284:	ldurb	w15, [x14, #-1]
  415288:	ldurb	w14, [x14, #-3]
  41528c:	lsl	x12, x12, #8
  415290:	bfi	x12, x15, #16, #8
  415294:	orr	x12, x12, x14
  415298:	b	41533c <ferror@plt+0x12cec>
  41529c:	ldurb	w13, [x10, #-7]
  4152a0:	ldrb	w11, [x11]
  4152a4:	ldurb	w10, [x10, #-6]
  4152a8:	add	x14, x9, x28
  4152ac:	lsl	x13, x13, #8
  4152b0:	bfi	x13, x11, #16, #8
  4152b4:	orr	x10, x13, x10
  4152b8:	add	x11, x14, #0x3
  4152bc:	ldrb	w11, [x11]
  4152c0:	tbnz	w17, #1, 41526c <ferror@plt+0x12c1c>
  4152c4:	add	x12, x21, #0x8
  4152c8:	cmp	x12, x8
  4152cc:	b.hi	415788 <ferror@plt+0x13138>  // b.pmore
  4152d0:	add	x12, x9, x21
  4152d4:	tbnz	w17, #4, 41537c <ferror@plt+0x12d2c>
  4152d8:	ldrb	w13, [x12, #6]
  4152dc:	ldrb	w14, [x12, #7]
  4152e0:	ldrb	w15, [x12, #5]
  4152e4:	ldrb	w16, [x12, #4]
  4152e8:	lsl	w13, w13, #8
  4152ec:	bfi	w13, w14, #16, #8
  4152f0:	ldrb	w14, [x12, #3]
  4152f4:	orr	w13, w13, w15
  4152f8:	ldrb	w15, [x12, #2]
  4152fc:	lsl	x13, x13, #16
  415300:	bfi	x13, x16, #8, #8
  415304:	ldrb	w16, [x12, #1]
  415308:	orr	x13, x13, x14
  41530c:	lsl	x14, x15, #8
  415310:	bfi	x14, x13, #16, #48
  415314:	orr	x13, x14, x16
  415318:	b	4153c8 <ferror@plt+0x12d78>
  41531c:	ldurb	w15, [x14, #-3]
  415320:	ldrb	w13, [x13]
  415324:	ldurb	w14, [x14, #-2]
  415328:	add	x16, x9, x12
  41532c:	lsl	x12, x15, #8
  415330:	bfi	x12, x13, #16, #8
  415334:	orr	x12, x12, x14
  415338:	add	x13, x16, #0x3
  41533c:	add	x14, x21, #0x5
  415340:	cmp	x14, x8
  415344:	b.hi	415788 <ferror@plt+0x13138>  // b.pmore
  415348:	add	x14, x21, #0x8
  41534c:	cmp	x14, x8
  415350:	b.hi	415788 <ferror@plt+0x13138>  // b.pmore
  415354:	ldrb	w23, [x13]
  415358:	add	x13, x9, x21
  41535c:	ldrb	w27, [x13, #4]
  415360:	tst	w17, #0x10
  415364:	add	x15, x13, #0x6
  415368:	add	x13, x13, #0x7
  41536c:	csel	x14, x15, x13, eq  // eq = none
  415370:	bfi	x23, x12, #8, #24
  415374:	csel	x12, x13, x15, eq  // eq = none
  415378:	b	415400 <ferror@plt+0x12db0>
  41537c:	ldrb	w13, [x12, #1]
  415380:	ldrb	w14, [x12]
  415384:	ldrb	w15, [x12, #2]
  415388:	lsl	w13, w13, #8
  41538c:	bfi	w13, w14, #16, #8
  415390:	ldrb	w14, [x12, #3]
  415394:	orr	w13, w13, w15
  415398:	lsl	x13, x13, #16
  41539c:	ldrb	w15, [x12, #4]
  4153a0:	bfi	x13, x14, #8, #8
  4153a4:	ldrb	w14, [x12, #5]
  4153a8:	ldrb	w12, [x12, #6]
  4153ac:	orr	x13, x13, x15
  4153b0:	add	x15, x28, x9
  4153b4:	lsl	x14, x14, #8
  4153b8:	add	x15, x15, #0x8
  4153bc:	bfi	x14, x13, #16, #48
  4153c0:	orr	x13, x14, x12
  4153c4:	add	x12, x15, #0x7
  4153c8:	sub	x14, x21, #0x3
  4153cc:	cmp	x14, x8
  4153d0:	b.hi	415788 <ferror@plt+0x13138>  // b.pmore
  4153d4:	cmp	x21, x8
  4153d8:	b.hi	415788 <ferror@plt+0x13138>  // b.pmore
  4153dc:	ldrb	w23, [x12]
  4153e0:	add	x12, x9, x21
  4153e4:	ldurb	w27, [x12, #-4]
  4153e8:	tst	w17, #0x10
  4153ec:	sub	x15, x12, #0x2
  4153f0:	sub	x12, x12, #0x1
  4153f4:	csel	x14, x15, x12, eq  // eq = none
  4153f8:	bfi	x23, x13, #8, #56
  4153fc:	csel	x12, x12, x15, eq  // eq = none
  415400:	lsl	x10, x10, #8
  415404:	and	x10, x10, #0xffffff00
  415408:	orr	x10, x10, x11
  41540c:	ldr	x11, [sp, #32]
  415410:	add	x10, x10, x11
  415414:	cmp	x8, x10
  415418:	b.ls	4157a8 <ferror@plt+0x13158>  // b.plast
  41541c:	ldrb	w26, [x12]
  415420:	ldrb	w25, [x14]
  415424:	add	x24, x9, x10
  415428:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  41542c:	mov	w2, #0x6                   	// #6
  415430:	mov	x0, x24
  415434:	add	x1, x1, #0x60b
  415438:	bl	4021e0 <strncmp@plt>
  41543c:	cbz	w0, 415448 <ferror@plt+0x12df8>
  415440:	ldr	x26, [sp, #48]
  415444:	b	415518 <ferror@plt+0x12ec8>
  415448:	bfi	w25, w26, #8, #8
  41544c:	cbz	w25, 415494 <ferror@plt+0x12e44>
  415450:	ldr	x26, [sp, #48]
  415454:	mov	w8, #0xfff1                	// #65521
  415458:	cmp	w25, w8
  41545c:	b.eq	415498 <ferror@plt+0x12e48>  // b.none
  415460:	sub	x2, x29, #0x8
  415464:	sub	x3, x29, #0x10
  415468:	sub	x4, x29, #0x14
  41546c:	mov	x0, x26
  415470:	mov	w1, w25
  415474:	bl	4142b8 <ferror@plt+0x11c68>
  415478:	tbnz	w0, #31, 41548c <ferror@plt+0x12e3c>
  41547c:	ldur	x8, [x29, #-16]
  415480:	sub	x8, x8, #0x4
  415484:	cmp	x8, x23
  415488:	b.cs	415550 <ferror@plt+0x12f00>  // b.hs, b.nlast
  41548c:	mov	x23, #0xffffffffffffffff    	// #-1
  415490:	b	415498 <ferror@plt+0x12e48>
  415494:	ldr	x26, [sp, #48]
  415498:	lsr	w9, w27, #4
  41549c:	cmp	w9, #0x2
  4154a0:	ldr	x9, [sp, #16]
  4154a4:	mov	w10, #0x18                  	// #24
  4154a8:	smull	x10, w20, w10
  4154ac:	add	x24, x24, #0x6
  4154b0:	sxtw	x8, w20
  4154b4:	str	x23, [x9, x10]
  4154b8:	mov	x10, x9
  4154bc:	b.hi	4154d4 <ferror@plt+0x12e84>  // b.pmore
  4154c0:	adrp	x11, 41b000 <ferror@plt+0x189b0>
  4154c4:	sbfx	x9, x27, #4, #4
  4154c8:	add	x11, x11, #0x614
  4154cc:	ldr	w9, [x11, x9, lsl #2]
  4154d0:	b	4154d8 <ferror@plt+0x12e88>
  4154d4:	mov	w9, wzr
  4154d8:	ldr	x23, [sp, #24]
  4154dc:	mov	w11, #0x18                  	// #24
  4154e0:	madd	x8, x8, x11, x10
  4154e4:	mov	x0, x24
  4154e8:	str	w9, [x8, #8]
  4154ec:	str	x23, [x8, #16]
  4154f0:	bl	402030 <strlen@plt>
  4154f4:	mov	x25, x0
  4154f8:	mov	x0, x23
  4154fc:	mov	x1, x24
  415500:	mov	x2, x25
  415504:	bl	401ff0 <memcpy@plt>
  415508:	add	x23, x23, x25
  41550c:	strb	wzr, [x23], #1
  415510:	add	w20, w20, #0x1
  415514:	str	x23, [sp, #24]
  415518:	ldr	x8, [sp, #40]
  41551c:	add	w22, w22, #0x1
  415520:	cmp	w22, w8
  415524:	b.ge	415604 <ferror@plt+0x12fb4>  // b.tcont
  415528:	ldr	x8, [x26, #16]
  41552c:	ldr	w17, [x26, #24]
  415530:	mov	x9, x19
  415534:	add	x21, x21, x19
  415538:	add	x28, x28, x19
  41553c:	sub	x9, x21, #0x4
  415540:	cmp	x9, x8
  415544:	add	x12, x28, #0x4
  415548:	b.ls	41523c <ferror@plt+0x12bec>  // b.plast
  41554c:	b	415788 <ferror@plt+0x13138>
  415550:	ldur	x8, [x29, #-8]
  415554:	ldr	x9, [x26, #16]
  415558:	add	x8, x8, x23
  41555c:	add	x10, x8, #0x4
  415560:	cmp	x10, x9
  415564:	b.hi	415788 <ferror@plt+0x13138>  // b.pmore
  415568:	ldr	x9, [x26]
  41556c:	ldrb	w10, [x26, #24]
  415570:	add	x8, x9, x8
  415574:	tbnz	w10, #4, 415580 <ferror@plt+0x12f30>
  415578:	ldr	w23, [x8]
  41557c:	b	415498 <ferror@plt+0x12e48>
  415580:	ldr	w8, [x8]
  415584:	lsl	x8, x8, #32
  415588:	rev	x23, x8
  41558c:	b	415498 <ferror@plt+0x12e48>
  415590:	ldr	x0, [sp, #48]
  415594:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  415598:	add	x1, x1, #0x5f9
  41559c:	sub	x2, x29, #0x10
  4155a0:	sub	x3, x29, #0x8
  4155a4:	mov	x22, x24
  4155a8:	str	xzr, [x24]
  4155ac:	bl	41466c <ferror@plt+0x1201c>
  4155b0:	tbnz	w0, #31, 415600 <ferror@plt+0x12fb0>
  4155b4:	ldur	x23, [x29, #-16]
  4155b8:	mov	w20, wzr
  4155bc:	cbz	x23, 415604 <ferror@plt+0x12fb4>
  4155c0:	ldur	x24, [x29, #-8]
  4155c4:	cbz	x24, 415604 <ferror@plt+0x12fb4>
  4155c8:	ldrb	w8, [x23]
  4155cc:	cmp	x24, #0x2
  4155d0:	b.cc	4155f0 <ferror@plt+0x12fa0>  // b.lo, b.ul, b.last
  4155d4:	cbnz	w8, 4155f0 <ferror@plt+0x12fa0>
  4155d8:	sub	x24, x24, #0x1
  4155dc:	stur	x24, [x29, #-8]
  4155e0:	ldrb	w8, [x23, #1]!
  4155e4:	cmp	x24, #0x2
  4155e8:	b.cc	4155f0 <ferror@plt+0x12fa0>  // b.lo, b.ul, b.last
  4155ec:	cbz	w8, 4155d8 <ferror@plt+0x12f88>
  4155f0:	cmp	x24, #0x2
  4155f4:	b.cs	415628 <ferror@plt+0x12fd8>  // b.hs, b.nlast
  4155f8:	mov	w20, wzr
  4155fc:	b	415604 <ferror@plt+0x12fb4>
  415600:	mov	w20, w0
  415604:	mov	w0, w20
  415608:	ldp	x20, x19, [sp, #192]
  41560c:	ldp	x22, x21, [sp, #176]
  415610:	ldp	x24, x23, [sp, #160]
  415614:	ldp	x26, x25, [sp, #144]
  415618:	ldp	x28, x27, [sp, #128]
  41561c:	ldp	x29, x30, [sp, #112]
  415620:	add	sp, sp, #0xd0
  415624:	ret
  415628:	mov	x10, xzr
  41562c:	mov	x11, xzr
  415630:	mov	w9, wzr
  415634:	tst	w8, #0xff
  415638:	b.ne	41566c <ferror@plt+0x1301c>  // b.any
  41563c:	cmp	x11, x10
  415640:	b.ne	41564c <ferror@plt+0x12ffc>  // b.any
  415644:	add	x10, x10, #0x1
  415648:	b	415654 <ferror@plt+0x13004>
  41564c:	add	x10, x10, #0x1
  415650:	add	w9, w9, #0x1
  415654:	mov	x11, x10
  415658:	cmp	x10, x24
  41565c:	b.eq	415678 <ferror@plt+0x13028>  // b.none
  415660:	ldrb	w8, [x23, x10]
  415664:	tst	w8, #0xff
  415668:	b.eq	41563c <ferror@plt+0x12fec>  // b.none
  41566c:	add	x10, x10, #0x1
  415670:	cmp	x10, x24
  415674:	b.ne	415660 <ferror@plt+0x13010>  // b.any
  415678:	add	x8, x24, x23
  41567c:	ldurb	w8, [x8, #-1]
  415680:	cmp	w8, #0x0
  415684:	cinc	w19, w9, ne  // ne = any
  415688:	mov	w8, #0x18                  	// #24
  41568c:	smaddl	x8, w19, w8, x24
  415690:	add	x0, x8, #0x1
  415694:	bl	4021c0 <malloc@plt>
  415698:	str	x0, [x22]
  41569c:	cbz	x0, 415728 <ferror@plt+0x130d8>
  4156a0:	sxtw	x8, w19
  4156a4:	mov	w26, #0x18                  	// #24
  4156a8:	mov	x21, x0
  4156ac:	madd	x19, x8, x26, x0
  4156b0:	cbz	x24, 415738 <ferror@plt+0x130e8>
  4156b4:	mov	x25, xzr
  4156b8:	mov	x8, xzr
  4156bc:	mov	w20, wzr
  4156c0:	mov	w27, #0x47                  	// #71
  4156c4:	b	4156d4 <ferror@plt+0x13084>
  4156c8:	add	x25, x25, #0x1
  4156cc:	cmp	x25, x24
  4156d0:	b.cs	415744 <ferror@plt+0x130f4>  // b.hs, b.nlast
  4156d4:	ldrb	w9, [x23, x25]
  4156d8:	cbnz	w9, 4156c8 <ferror@plt+0x13078>
  4156dc:	subs	x22, x25, x8
  4156e0:	b.eq	415714 <ferror@plt+0x130c4>  // b.none
  4156e4:	smaddl	x9, w20, w26, x21
  4156e8:	add	x1, x23, x8
  4156ec:	mov	x0, x19
  4156f0:	mov	x2, x22
  4156f4:	str	xzr, [x9]
  4156f8:	str	w27, [x9, #8]
  4156fc:	str	x19, [x9, #16]
  415700:	bl	401ff0 <memcpy@plt>
  415704:	ldur	x24, [x29, #-8]
  415708:	add	x19, x19, x22
  41570c:	strb	wzr, [x19], #1
  415710:	add	w20, w20, #0x1
  415714:	add	x25, x25, #0x1
  415718:	mov	x8, x25
  41571c:	cmp	x25, x24
  415720:	b.cc	4156d4 <ferror@plt+0x13084>  // b.lo, b.ul, b.last
  415724:	b	415744 <ferror@plt+0x130f4>
  415728:	bl	4025a0 <__errno_location@plt>
  41572c:	ldr	w8, [x0]
  415730:	neg	w20, w8
  415734:	b	415604 <ferror@plt+0x12fb4>
  415738:	mov	w20, wzr
  41573c:	mov	x8, xzr
  415740:	mov	x25, xzr
  415744:	add	x9, x25, x23
  415748:	ldurb	w9, [x9, #-1]
  41574c:	cbz	w9, 415604 <ferror@plt+0x12fb4>
  415750:	sub	x22, x25, x8
  415754:	mov	w9, #0x18                  	// #24
  415758:	mov	w10, #0x47                  	// #71
  41575c:	smaddl	x9, w20, w9, x21
  415760:	add	x1, x23, x8
  415764:	mov	x0, x19
  415768:	mov	x2, x22
  41576c:	str	xzr, [x9]
  415770:	str	w10, [x9, #8]
  415774:	str	x19, [x9, #16]
  415778:	bl	401ff0 <memcpy@plt>
  41577c:	add	w20, w20, #0x1
  415780:	strb	wzr, [x19, x22]
  415784:	b	415604 <ferror@plt+0x12fb4>
  415788:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  41578c:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  415790:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  415794:	add	x0, x0, #0x567
  415798:	add	x1, x1, #0x4ba
  41579c:	add	x3, x3, #0x524
  4157a0:	mov	w2, #0x89                  	// #137
  4157a4:	bl	402590 <__assert_fail@plt>
  4157a8:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  4157ac:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  4157b0:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  4157b4:	add	x0, x0, #0x4a7
  4157b8:	add	x1, x1, #0x4ba
  4157bc:	add	x3, x3, #0x4d0
  4157c0:	mov	w2, #0xca                  	// #202
  4157c4:	bl	402590 <__assert_fail@plt>
  4157c8:	sub	sp, sp, #0x140
  4157cc:	stp	x29, x30, [sp, #224]
  4157d0:	stp	x22, x21, [sp, #288]
  4157d4:	add	x29, sp, #0xe0
  4157d8:	mov	x22, x1
  4157dc:	adrp	x1, 41a000 <ferror@plt+0x179b0>
  4157e0:	add	x1, x1, #0xd86
  4157e4:	sub	x2, x29, #0x28
  4157e8:	sub	x3, x29, #0x10
  4157ec:	stp	x28, x27, [sp, #240]
  4157f0:	stp	x26, x25, [sp, #256]
  4157f4:	stp	x24, x23, [sp, #272]
  4157f8:	stp	x20, x19, [sp, #304]
  4157fc:	mov	x19, x0
  415800:	bl	41466c <ferror@plt+0x1201c>
  415804:	tbnz	w0, #31, 41583c <ferror@plt+0x131ec>
  415808:	ldrb	w8, [x19, #24]
  41580c:	ldur	x27, [x29, #-16]
  415810:	mov	w9, #0x4                   	// #4
  415814:	mov	w10, #0x8                   	// #8
  415818:	tst	w8, #0x2
  41581c:	csel	x20, x10, x9, eq  // eq = none
  415820:	tst	x27, #0x3f
  415824:	b.eq	415834 <ferror@plt+0x131e4>  // b.none
  415828:	mov	x27, xzr
  41582c:	stur	xzr, [x29, #-40]
  415830:	stur	xzr, [x29, #-16]
  415834:	mov	w25, #0x40                  	// #64
  415838:	b	415850 <ferror@plt+0x13200>
  41583c:	mov	x27, xzr
  415840:	mov	x20, xzr
  415844:	mov	x25, xzr
  415848:	stur	xzr, [x29, #-40]
  41584c:	stur	xzr, [x29, #-16]
  415850:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  415854:	add	x1, x1, #0x492
  415858:	sub	x2, x29, #0x30
  41585c:	sub	x3, x29, #0x18
  415860:	mov	x0, x19
  415864:	bl	41466c <ferror@plt+0x1201c>
  415868:	tbnz	w0, #31, 4158ac <ferror@plt+0x1325c>
  41586c:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  415870:	add	x1, x1, #0x49a
  415874:	sub	x2, x29, #0x38
  415878:	sub	x3, x29, #0x20
  41587c:	mov	x0, x19
  415880:	bl	41466c <ferror@plt+0x1201c>
  415884:	tbnz	w0, #31, 4158ac <ferror@plt+0x1325c>
  415888:	ldr	w26, [x19, #24]
  41588c:	ldur	x9, [x29, #-32]
  415890:	mov	w8, #0x10                  	// #16
  415894:	mov	w10, #0x18                  	// #24
  415898:	tst	w26, #0x2
  41589c:	csel	x23, x10, x8, eq  // eq = none
  4158a0:	udiv	x24, x9, x23
  4158a4:	msub	x8, x24, x23, x9
  4158a8:	cbz	x8, 4158d4 <ferror@plt+0x13284>
  4158ac:	mov	w24, #0xffffffea            	// #-22
  4158b0:	mov	w0, w24
  4158b4:	ldp	x20, x19, [sp, #304]
  4158b8:	ldp	x22, x21, [sp, #288]
  4158bc:	ldp	x24, x23, [sp, #272]
  4158c0:	ldp	x26, x25, [sp, #256]
  4158c4:	ldp	x28, x27, [sp, #240]
  4158c8:	ldp	x29, x30, [sp, #224]
  4158cc:	add	sp, sp, #0x140
  4158d0:	ret
  4158d4:	cbz	x27, 415900 <ferror@plt+0x132b0>
  4158d8:	udiv	x8, x27, x25
  4158dc:	sxtw	x0, w8
  4158e0:	mov	w1, #0x1                   	// #1
  4158e4:	str	x8, [sp, #64]
  4158e8:	bl	402230 <calloc@plt>
  4158ec:	cbz	x0, 415cd0 <ferror@plt+0x13680>
  4158f0:	mov	x21, x0
  4158f4:	stur	x27, [x29, #-64]
  4158f8:	mov	x27, x24
  4158fc:	b	415910 <ferror@plt+0x132c0>
  415900:	stur	x27, [x29, #-64]
  415904:	mov	x27, x24
  415908:	mov	x21, xzr
  41590c:	str	xzr, [sp, #64]
  415910:	ldur	x9, [x29, #-48]
  415914:	ldrh	w28, [x19, #80]
  415918:	ldr	x24, [x19]
  41591c:	sxtw	x0, w27
  415920:	str	x9, [sp, #48]
  415924:	ldur	x9, [x29, #-56]
  415928:	mov	w1, #0x8                   	// #8
  41592c:	stur	x0, [x29, #-80]
  415930:	str	x9, [sp, #40]
  415934:	bl	402230 <calloc@plt>
  415938:	str	x0, [sp, #112]
  41593c:	cbz	x0, 415c50 <ferror@plt+0x13600>
  415940:	cmp	w27, #0x1
  415944:	str	x22, [sp, #32]
  415948:	stp	x20, x21, [sp, #96]
  41594c:	str	x27, [sp, #8]
  415950:	stur	x25, [x29, #-88]
  415954:	str	x23, [sp, #72]
  415958:	str	w28, [sp, #92]
  41595c:	b.le	415c60 <ferror@plt+0x13610>
  415960:	ldr	x8, [sp, #48]
  415964:	stp	xzr, xzr, [x29, #-104]
  415968:	ldur	x10, [x29, #-40]
  41596c:	ldr	x20, [x19, #16]
  415970:	sub	x27, x8, x24
  415974:	ldr	x8, [sp, #40]
  415978:	tst	w26, #0x2
  41597c:	mov	w9, #0x8                   	// #8
  415980:	mov	w16, w28
  415984:	sub	x22, x8, x24
  415988:	ldur	x8, [x29, #-24]
  41598c:	mov	w21, #0x1                   	// #1
  415990:	str	x10, [sp, #16]
  415994:	str	x27, [sp, #24]
  415998:	str	x8, [sp, #80]
  41599c:	mov	w8, #0x4                   	// #4
  4159a0:	csel	x15, x9, x8, eq  // eq = none
  4159a4:	sub	x8, x10, x24
  4159a8:	stur	x8, [x29, #-72]
  4159ac:	b	4159c8 <ferror@plt+0x13378>
  4159b0:	ldur	x25, [x29, #-88]
  4159b4:	mov	x19, x28
  4159b8:	ldur	x8, [x29, #-80]
  4159bc:	add	x21, x21, #0x1
  4159c0:	cmp	x21, x8
  4159c4:	b.ge	415c64 <ferror@plt+0x13614>  // b.tcont
  4159c8:	add	x22, x22, x23
  4159cc:	add	x9, x22, #0x4
  4159d0:	cmp	x9, x20
  4159d4:	b.hi	415ef0 <ferror@plt+0x138a0>  // b.pmore
  4159d8:	add	x10, x24, x22
  4159dc:	tbnz	w26, #4, 4159f0 <ferror@plt+0x133a0>
  4159e0:	ldrb	w8, [x10, #2]
  4159e4:	ldrb	w11, [x10, #3]
  4159e8:	ldrb	w12, [x10, #1]
  4159ec:	b	415a00 <ferror@plt+0x133b0>
  4159f0:	ldrb	w8, [x10, #1]
  4159f4:	ldrb	w11, [x10]
  4159f8:	ldrb	w12, [x10, #2]
  4159fc:	add	x10, x10, #0x3
  415a00:	lsl	x8, x8, #8
  415a04:	bfi	x8, x11, #16, #8
  415a08:	orr	x8, x8, x12
  415a0c:	ldrb	w10, [x10]
  415a10:	tbnz	w26, #1, 415a58 <ferror@plt+0x13408>
  415a14:	add	x11, x22, #0x8
  415a18:	cmp	x11, x20
  415a1c:	b.hi	415ef0 <ferror@plt+0x138a0>  // b.pmore
  415a20:	add	x11, x22, x24
  415a24:	tst	w26, #0x10
  415a28:	add	x13, x22, #0x5
  415a2c:	add	x12, x11, #0x6
  415a30:	add	x14, x11, #0x7
  415a34:	csel	x11, x12, x14, eq  // eq = none
  415a38:	csel	x12, x14, x12, eq  // eq = none
  415a3c:	cmp	x13, x20
  415a40:	b.hi	415ef0 <ferror@plt+0x138a0>  // b.pmore
  415a44:	ldrb	w12, [x12]
  415a48:	ldrb	w11, [x11]
  415a4c:	bfi	x11, x12, #8, #8
  415a50:	cbnz	x11, 4159b8 <ferror@plt+0x13368>
  415a54:	b	415a9c <ferror@plt+0x1344c>
  415a58:	add	x9, x22, #0x10
  415a5c:	cmp	x9, x20
  415a60:	b.hi	415ef0 <ferror@plt+0x138a0>  // b.pmore
  415a64:	add	x9, x22, x24
  415a68:	tst	w26, #0x10
  415a6c:	add	x12, x22, #0xd
  415a70:	add	x11, x9, #0xe
  415a74:	add	x13, x9, #0xf
  415a78:	csel	x9, x11, x13, eq  // eq = none
  415a7c:	csel	x11, x13, x11, eq  // eq = none
  415a80:	cmp	x12, x20
  415a84:	b.hi	415ef0 <ferror@plt+0x138a0>  // b.pmore
  415a88:	ldrb	w12, [x11]
  415a8c:	ldrb	w11, [x9]
  415a90:	add	x9, x22, #0xc
  415a94:	bfi	x11, x12, #8, #8
  415a98:	cbnz	x11, 4159b8 <ferror@plt+0x13368>
  415a9c:	ldrb	w9, [x24, x9]
  415aa0:	cmp	w16, #0x2b
  415aa4:	b.eq	415ab0 <ferror@plt+0x13460>  // b.none
  415aa8:	cmp	w16, #0x2
  415aac:	b.ne	415abc <ferror@plt+0x1346c>  // b.any
  415ab0:	and	w9, w9, #0xf
  415ab4:	cmp	w9, #0xd
  415ab8:	b.eq	4159b8 <ferror@plt+0x13368>  // b.none
  415abc:	ldr	x9, [sp, #80]
  415ac0:	lsl	x8, x8, #8
  415ac4:	and	x8, x8, #0xffffff00
  415ac8:	orr	x8, x8, x10
  415acc:	cmp	x8, x9
  415ad0:	b.cs	41609c <ferror@plt+0x13a4c>  // b.hs, b.nlast
  415ad4:	add	x8, x8, x27
  415ad8:	cmp	x20, x8
  415adc:	b.ls	4160b0 <ferror@plt+0x13a60>  // b.plast
  415ae0:	add	x25, x24, x8
  415ae4:	ldrb	w8, [x25]
  415ae8:	mov	x28, x19
  415aec:	cbz	w8, 4159b0 <ferror@plt+0x13360>
  415af0:	mov	x0, x25
  415af4:	mov	x19, x15
  415af8:	bl	402030 <strlen@plt>
  415afc:	ldur	x8, [x29, #-64]
  415b00:	cbz	x8, 415b6c <ferror@plt+0x1351c>
  415b04:	ldr	x27, [sp, #16]
  415b08:	mov	x23, xzr
  415b0c:	mov	x15, x19
  415b10:	str	x0, [sp, #56]
  415b14:	ldur	x8, [x29, #-72]
  415b18:	add	x8, x23, x8
  415b1c:	add	x8, x8, x15
  415b20:	cmp	x20, x8
  415b24:	b.ls	4160b0 <ferror@plt+0x13a60>  // b.plast
  415b28:	add	x1, x24, x8
  415b2c:	mov	x0, x25
  415b30:	bl	402390 <strcmp@plt>
  415b34:	cbz	w0, 415b9c <ferror@plt+0x1354c>
  415b38:	ldur	x8, [x29, #-64]
  415b3c:	add	x23, x23, #0x40
  415b40:	add	x27, x27, #0x40
  415b44:	mov	x15, x19
  415b48:	cmp	x23, x8
  415b4c:	b.cc	415b14 <ferror@plt+0x134c4>  // b.lo, b.ul, b.last
  415b50:	ldur	x25, [x29, #-88]
  415b54:	ldr	x23, [sp, #72]
  415b58:	ldr	w16, [sp, #92]
  415b5c:	ldr	x27, [sp, #24]
  415b60:	ldr	x0, [sp, #56]
  415b64:	mov	x8, xzr
  415b68:	b	415b78 <ferror@plt+0x13528>
  415b6c:	ldur	x25, [x29, #-88]
  415b70:	ldr	w16, [sp, #92]
  415b74:	mov	x15, x19
  415b78:	mov	x19, x28
  415b7c:	ldp	x9, x10, [x29, #-104]
  415b80:	add	x9, x9, x0
  415b84:	add	w10, w10, #0x1
  415b88:	add	x9, x9, #0x1
  415b8c:	stp	x9, x10, [x29, #-104]
  415b90:	ldr	x9, [sp, #112]
  415b94:	str	x8, [x9, x21, lsl #3]
  415b98:	b	4159b8 <ferror@plt+0x13368>
  415b9c:	mov	x15, x19
  415ba0:	cmp	w15, #0x9
  415ba4:	b.cs	4160d0 <ferror@plt+0x13a80>  // b.hs, b.nlast
  415ba8:	ldur	x25, [x29, #-88]
  415bac:	mov	x19, x28
  415bb0:	tbnz	w26, #4, 415be8 <ferror@plt+0x13598>
  415bb4:	ldr	x0, [sp, #56]
  415bb8:	cbz	w15, 415c10 <ferror@plt+0x135c0>
  415bbc:	mov	x9, xzr
  415bc0:	mov	x11, xzr
  415bc4:	add	x10, x27, x15
  415bc8:	add	x8, x10, x9
  415bcc:	ldurb	w8, [x8, #-1]
  415bd0:	sub	x9, x9, #0x1
  415bd4:	cmn	x15, x9
  415bd8:	bfi	x8, x11, #8, #56
  415bdc:	mov	x11, x8
  415be0:	b.ne	415bc8 <ferror@plt+0x13578>  // b.any
  415be4:	b	415c14 <ferror@plt+0x135c4>
  415be8:	ldr	x0, [sp, #56]
  415bec:	cbz	w15, 415c10 <ferror@plt+0x135c0>
  415bf0:	mov	x10, xzr
  415bf4:	mov	x9, x15
  415bf8:	ldrb	w8, [x27], #1
  415bfc:	subs	x9, x9, #0x1
  415c00:	bfi	x8, x10, #8, #56
  415c04:	mov	x10, x8
  415c08:	b.ne	415bf8 <ferror@plt+0x135a8>  // b.any
  415c0c:	b	415c14 <ferror@plt+0x135c4>
  415c10:	mov	x8, xzr
  415c14:	ldr	x9, [sp, #104]
  415c18:	cbz	x9, 415c40 <ferror@plt+0x135f0>
  415c1c:	lsr	x9, x23, #6
  415c20:	ldr	x23, [sp, #72]
  415c24:	ldr	w16, [sp, #92]
  415c28:	ldr	x27, [sp, #24]
  415c2c:	tbnz	w9, #31, 415b7c <ferror@plt+0x1352c>
  415c30:	ldr	x10, [sp, #104]
  415c34:	mov	w11, #0x1                   	// #1
  415c38:	strb	w11, [x10, w9, uxtw]
  415c3c:	b	415b7c <ferror@plt+0x1352c>
  415c40:	ldr	x23, [sp, #72]
  415c44:	ldr	w16, [sp, #92]
  415c48:	ldr	x27, [sp, #24]
  415c4c:	b	415b7c <ferror@plt+0x1352c>
  415c50:	mov	x0, x21
  415c54:	bl	402400 <free@plt>
  415c58:	mov	w24, #0xfffffff4            	// #-12
  415c5c:	b	4158b0 <ferror@plt+0x13260>
  415c60:	stp	xzr, xzr, [x29, #-104]
  415c64:	ldr	x27, [sp, #64]
  415c68:	cmp	w27, #0x1
  415c6c:	b.lt	415cd8 <ferror@plt+0x13688>  // b.tstop
  415c70:	ldr	x22, [sp, #104]
  415c74:	ldp	x28, x23, [x29, #-104]
  415c78:	cbz	x22, 415cdc <ferror@plt+0x1368c>
  415c7c:	ldur	x8, [x29, #-40]
  415c80:	ldr	x9, [sp, #96]
  415c84:	mov	w20, w27
  415c88:	add	x8, x9, x8
  415c8c:	sub	x21, x8, x24
  415c90:	b	415ca4 <ferror@plt+0x13654>
  415c94:	add	x22, x22, #0x1
  415c98:	subs	x20, x20, #0x1
  415c9c:	add	x21, x21, x25
  415ca0:	b.eq	415cdc <ferror@plt+0x1368c>  // b.none
  415ca4:	ldrb	w8, [x22]
  415ca8:	cbnz	w8, 415c94 <ferror@plt+0x13644>
  415cac:	ldr	x8, [x19, #16]
  415cb0:	cmp	x8, x21
  415cb4:	b.ls	4160b0 <ferror@plt+0x13a60>  // b.plast
  415cb8:	add	x0, x24, x21
  415cbc:	bl	402030 <strlen@plt>
  415cc0:	add	x8, x28, x0
  415cc4:	add	x28, x8, #0x1
  415cc8:	add	w23, w23, #0x1
  415ccc:	b	415c94 <ferror@plt+0x13644>
  415cd0:	mov	w24, #0xfffffff4            	// #-12
  415cd4:	b	4158b0 <ferror@plt+0x13260>
  415cd8:	ldp	x28, x23, [x29, #-104]
  415cdc:	cbz	w23, 415f10 <ferror@plt+0x138c0>
  415ce0:	mov	w8, #0x18                  	// #24
  415ce4:	smaddl	x0, w23, w8, x28
  415ce8:	bl	4021c0 <malloc@plt>
  415cec:	ldr	x8, [sp, #32]
  415cf0:	ldr	x21, [sp, #104]
  415cf4:	str	x0, [x8]
  415cf8:	cbz	x0, 415f30 <ferror@plt+0x138e0>
  415cfc:	ldr	x10, [sp, #8]
  415d00:	sxtw	x8, w23
  415d04:	mov	w9, #0x18                  	// #24
  415d08:	madd	x23, x8, x9, x0
  415d0c:	cmp	w10, #0x2
  415d10:	stur	x0, [x29, #-64]
  415d14:	b.lt	415f50 <ferror@plt+0x13900>  // b.tstop
  415d18:	ldr	x9, [x19]
  415d1c:	ldr	x10, [sp, #40]
  415d20:	ldr	x16, [sp, #72]
  415d24:	ldr	x8, [x19, #16]
  415d28:	ldr	w17, [sp, #92]
  415d2c:	sub	x10, x10, x9
  415d30:	add	x20, x10, x16
  415d34:	add	x10, x20, #0x4
  415d38:	cmp	x10, x8
  415d3c:	b.hi	415ef0 <ferror@plt+0x138a0>  // b.pmore
  415d40:	ldr	x10, [sp, #48]
  415d44:	mov	w24, wzr
  415d48:	mov	w22, #0x1                   	// #1
  415d4c:	mov	w28, #0x18                  	// #24
  415d50:	sub	x21, x10, x9
  415d54:	ldr	x9, [x19]
  415d58:	add	x11, x9, x20
  415d5c:	tbnz	w26, #4, 415d70 <ferror@plt+0x13720>
  415d60:	ldrb	w10, [x11, #2]
  415d64:	ldrb	w12, [x11, #3]
  415d68:	ldrb	w13, [x11, #1]
  415d6c:	b	415d80 <ferror@plt+0x13730>
  415d70:	ldrb	w10, [x11, #1]
  415d74:	ldrb	w12, [x11]
  415d78:	ldrb	w13, [x11, #2]
  415d7c:	add	x11, x11, #0x3
  415d80:	lsl	x10, x10, #8
  415d84:	bfi	x10, x12, #16, #8
  415d88:	orr	x10, x10, x13
  415d8c:	ldrb	w11, [x11]
  415d90:	tbnz	w26, #1, 415ddc <ferror@plt+0x1378c>
  415d94:	add	x12, x20, #0x8
  415d98:	cmp	x12, x8
  415d9c:	b.hi	415ef0 <ferror@plt+0x138a0>  // b.pmore
  415da0:	add	x12, x9, x20
  415da4:	tst	w26, #0x10
  415da8:	add	x14, x20, #0x5
  415dac:	add	x13, x12, #0x6
  415db0:	add	x15, x12, #0x7
  415db4:	csel	x12, x13, x15, eq  // eq = none
  415db8:	csel	x13, x15, x13, eq  // eq = none
  415dbc:	cmp	x14, x8
  415dc0:	b.hi	415ef0 <ferror@plt+0x138a0>  // b.pmore
  415dc4:	ldrb	w14, [x13]
  415dc8:	ldrb	w12, [x12]
  415dcc:	add	x13, x20, #0x4
  415dd0:	bfi	x12, x14, #8, #8
  415dd4:	cbnz	x12, 415ec8 <ferror@plt+0x13878>
  415dd8:	b	415e20 <ferror@plt+0x137d0>
  415ddc:	add	x12, x20, #0x10
  415de0:	cmp	x12, x8
  415de4:	b.hi	415ef0 <ferror@plt+0x138a0>  // b.pmore
  415de8:	add	x12, x9, x20
  415dec:	tst	w26, #0x10
  415df0:	add	x14, x20, #0xd
  415df4:	add	x13, x12, #0xe
  415df8:	add	x15, x12, #0xf
  415dfc:	csel	x12, x13, x15, eq  // eq = none
  415e00:	csel	x13, x15, x13, eq  // eq = none
  415e04:	cmp	x14, x8
  415e08:	b.hi	415ef0 <ferror@plt+0x138a0>  // b.pmore
  415e0c:	ldrb	w13, [x13]
  415e10:	ldrb	w12, [x12]
  415e14:	bfi	x12, x13, #8, #8
  415e18:	add	x13, x20, #0xc
  415e1c:	cbnz	x12, 415ec8 <ferror@plt+0x13878>
  415e20:	ldrb	w12, [x9, x13]
  415e24:	cmp	w17, #0x2b
  415e28:	b.eq	415e34 <ferror@plt+0x137e4>  // b.none
  415e2c:	cmp	w17, #0x2
  415e30:	b.ne	415e40 <ferror@plt+0x137f0>  // b.any
  415e34:	and	x13, x12, #0xf
  415e38:	cmp	x13, #0xd
  415e3c:	b.eq	415ec8 <ferror@plt+0x13878>  // b.none
  415e40:	lsl	x10, x10, #8
  415e44:	and	x10, x10, #0xffffff00
  415e48:	orr	x10, x10, x11
  415e4c:	add	x10, x10, x21
  415e50:	cmp	x8, x10
  415e54:	b.ls	4160b0 <ferror@plt+0x13a60>  // b.plast
  415e58:	add	x26, x9, x10
  415e5c:	ldrb	w8, [x26]
  415e60:	cbz	w8, 415ec8 <ferror@plt+0x13878>
  415e64:	and	x8, x12, #0xf0
  415e68:	cmp	x8, #0x20
  415e6c:	mov	w8, #0x55                  	// #85
  415e70:	mov	w9, #0x57                  	// #87
  415e74:	mov	x0, x26
  415e78:	csel	w25, w9, w8, eq  // eq = none
  415e7c:	bl	402030 <strlen@plt>
  415e80:	ldr	x8, [sp, #112]
  415e84:	ldur	x9, [x29, #-64]
  415e88:	mov	x27, x0
  415e8c:	mov	x0, x23
  415e90:	ldr	x8, [x8, x22, lsl #3]
  415e94:	smaddl	x9, w24, w28, x9
  415e98:	str	w25, [x9, #8]
  415e9c:	ldur	x25, [x29, #-88]
  415ea0:	mov	x1, x26
  415ea4:	mov	x2, x27
  415ea8:	str	x8, [x9]
  415eac:	str	x23, [x9, #16]
  415eb0:	bl	401ff0 <memcpy@plt>
  415eb4:	ldr	w17, [sp, #92]
  415eb8:	ldr	x16, [sp, #72]
  415ebc:	add	x23, x23, x27
  415ec0:	strb	wzr, [x23], #1
  415ec4:	add	w24, w24, #0x1
  415ec8:	ldur	x8, [x29, #-80]
  415ecc:	add	x22, x22, #0x1
  415ed0:	cmp	x22, x8
  415ed4:	b.ge	415f58 <ferror@plt+0x13908>  // b.tcont
  415ed8:	ldr	x8, [x19, #16]
  415edc:	ldr	w26, [x19, #24]
  415ee0:	add	x20, x20, x16
  415ee4:	add	x9, x20, #0x4
  415ee8:	cmp	x9, x8
  415eec:	b.ls	415d54 <ferror@plt+0x13704>  // b.plast
  415ef0:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  415ef4:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  415ef8:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  415efc:	add	x0, x0, #0x567
  415f00:	add	x1, x1, #0x4ba
  415f04:	add	x3, x3, #0x524
  415f08:	mov	w2, #0x89                  	// #137
  415f0c:	bl	402590 <__assert_fail@plt>
  415f10:	ldr	x0, [sp, #104]
  415f14:	bl	402400 <free@plt>
  415f18:	ldr	x0, [sp, #112]
  415f1c:	bl	402400 <free@plt>
  415f20:	ldr	x8, [sp, #32]
  415f24:	mov	w24, wzr
  415f28:	str	xzr, [x8]
  415f2c:	b	4158b0 <ferror@plt+0x13260>
  415f30:	mov	x0, x21
  415f34:	bl	402400 <free@plt>
  415f38:	ldr	x0, [sp, #112]
  415f3c:	bl	402400 <free@plt>
  415f40:	bl	4025a0 <__errno_location@plt>
  415f44:	ldr	w8, [x0]
  415f48:	neg	w24, w8
  415f4c:	b	4158b0 <ferror@plt+0x13260>
  415f50:	mov	w24, wzr
  415f54:	b	415f60 <ferror@plt+0x13910>
  415f58:	ldr	x21, [sp, #104]
  415f5c:	ldr	x27, [sp, #64]
  415f60:	ldr	x0, [sp, #112]
  415f64:	bl	402400 <free@plt>
  415f68:	ldr	x22, [sp, #96]
  415f6c:	cbz	x21, 4158b0 <ferror@plt+0x13260>
  415f70:	cmp	w27, #0x1
  415f74:	b.lt	416090 <ferror@plt+0x13a40>  // b.tstop
  415f78:	ldur	x8, [x29, #-40]
  415f7c:	ldr	x9, [x19]
  415f80:	mov	w26, w27
  415f84:	mov	x20, xzr
  415f88:	sub	x10, x22, #0x1
  415f8c:	sub	x27, x8, x9
  415f90:	mov	x28, x27
  415f94:	stur	x10, [x29, #-72]
  415f98:	b	415ff0 <ferror@plt+0x139a0>
  415f9c:	ldur	x25, [x29, #-88]
  415fa0:	mov	x8, xzr
  415fa4:	ldur	x9, [x29, #-64]
  415fa8:	mov	w10, #0x18                  	// #24
  415fac:	mov	x0, x23
  415fb0:	mov	x1, x21
  415fb4:	smaddl	x9, w24, w10, x9
  415fb8:	str	x8, [x9]
  415fbc:	mov	w8, #0x55                  	// #85
  415fc0:	mov	x2, x22
  415fc4:	str	w8, [x9, #8]
  415fc8:	str	x23, [x9, #16]
  415fcc:	bl	401ff0 <memcpy@plt>
  415fd0:	add	x23, x23, x22
  415fd4:	ldp	x22, x21, [sp, #96]
  415fd8:	strb	wzr, [x23], #1
  415fdc:	add	w24, w24, #0x1
  415fe0:	add	x20, x20, #0x1
  415fe4:	cmp	x20, x26
  415fe8:	add	x28, x28, x25
  415fec:	b.eq	416090 <ferror@plt+0x13a40>  // b.none
  415ff0:	ldrb	w8, [x21, x20]
  415ff4:	cbnz	w8, 415fe0 <ferror@plt+0x13990>
  415ff8:	ldr	x9, [x19, #16]
  415ffc:	madd	x8, x25, x20, x27
  416000:	add	x8, x8, x22
  416004:	cmp	x9, x8
  416008:	b.ls	4160b0 <ferror@plt+0x13a60>  // b.plast
  41600c:	ldr	x25, [x19]
  416010:	add	x21, x25, x8
  416014:	mov	x0, x21
  416018:	bl	402030 <strlen@plt>
  41601c:	cmp	w22, #0x9
  416020:	b.cs	4160d0 <ferror@plt+0x13a80>  // b.hs, b.nlast
  416024:	ldrb	w8, [x19, #24]
  416028:	mov	x22, x0
  41602c:	tbnz	w8, #4, 416064 <ferror@plt+0x13a14>
  416030:	ldr	x10, [sp, #96]
  416034:	cbz	w10, 415f9c <ferror@plt+0x1394c>
  416038:	ldur	x8, [x29, #-72]
  41603c:	mov	x11, xzr
  416040:	add	x9, x25, x8
  416044:	ldur	x25, [x29, #-88]
  416048:	ldrb	w8, [x9, x28]
  41604c:	sub	x10, x10, #0x1
  416050:	sub	x9, x9, #0x1
  416054:	bfi	x8, x11, #8, #56
  416058:	mov	x11, x8
  41605c:	cbnz	x10, 416048 <ferror@plt+0x139f8>
  416060:	b	415fa4 <ferror@plt+0x13954>
  416064:	ldr	x10, [sp, #96]
  416068:	cbz	w10, 415f9c <ferror@plt+0x1394c>
  41606c:	add	x9, x25, x28
  416070:	ldur	x25, [x29, #-88]
  416074:	mov	x11, xzr
  416078:	ldrb	w8, [x9], #1
  41607c:	subs	x10, x10, #0x1
  416080:	bfi	x8, x11, #8, #56
  416084:	mov	x11, x8
  416088:	b.ne	416078 <ferror@plt+0x13a28>  // b.any
  41608c:	b	415fa4 <ferror@plt+0x13954>
  416090:	mov	x0, x21
  416094:	bl	402400 <free@plt>
  416098:	b	4158b0 <ferror@plt+0x13260>
  41609c:	ldr	x0, [sp, #104]
  4160a0:	bl	402400 <free@plt>
  4160a4:	ldr	x0, [sp, #112]
  4160a8:	bl	402400 <free@plt>
  4160ac:	b	4158ac <ferror@plt+0x1325c>
  4160b0:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  4160b4:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  4160b8:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  4160bc:	add	x0, x0, #0x4a7
  4160c0:	add	x1, x1, #0x4ba
  4160c4:	add	x3, x3, #0x4d0
  4160c8:	mov	w2, #0xca                  	// #202
  4160cc:	bl	402590 <__assert_fail@plt>
  4160d0:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  4160d4:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  4160d8:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  4160dc:	add	x0, x0, #0x50b
  4160e0:	add	x1, x1, #0x4ba
  4160e4:	add	x3, x3, #0x524
  4160e8:	mov	w2, #0x88                  	// #136
  4160ec:	bl	402590 <__assert_fail@plt>
  4160f0:	stp	x29, x30, [sp, #-48]!
  4160f4:	str	x21, [sp, #16]
  4160f8:	stp	x20, x19, [sp, #32]
  4160fc:	mov	x29, sp
  416100:	mov	x19, x1
  416104:	mov	x21, x0
  416108:	bl	413960 <ferror@plt+0x11310>
  41610c:	mov	x20, x0
  416110:	mov	x0, x21
  416114:	bl	413958 <ferror@plt+0x11308>
  416118:	cmp	x20, #0x1c
  41611c:	b.lt	4161ec <ferror@plt+0x13b9c>  // b.tstop
  416120:	add	x8, x20, x0
  416124:	ldur	x9, [x8, #-28]
  416128:	mov	x10, #0x4d7e                	// #19838
  41612c:	mov	x11, #0x6973                	// #26995
  416130:	ldur	x12, [x8, #-20]
  416134:	movk	x10, #0x646f, lsl #16
  416138:	movk	x11, #0x6e67, lsl #16
  41613c:	movk	x10, #0x6c75, lsl #32
  416140:	movk	x11, #0x7461, lsl #32
  416144:	movk	x10, #0x2065, lsl #48
  416148:	movk	x11, #0x7275, lsl #48
  41614c:	eor	x9, x9, x10
  416150:	ldur	x10, [x8, #-12]
  416154:	eor	x11, x12, x11
  416158:	mov	x12, #0x2065                	// #8293
  41615c:	movk	x12, #0x7061, lsl #16
  416160:	ldur	w8, [x8, #-4]
  416164:	movk	x12, #0x6570, lsl #32
  416168:	movk	x12, #0x646e, lsl #48
  41616c:	eor	x10, x10, x12
  416170:	mov	w12, #0x6465                	// #25701
  416174:	movk	w12, #0xa7e, lsl #16
  416178:	eor	x8, x8, x12
  41617c:	orr	x9, x9, x11
  416180:	orr	x8, x10, x8
  416184:	orr	x8, x9, x8
  416188:	cmp	x8, #0x0
  41618c:	cset	w9, ne  // ne = any
  416190:	subs	x11, x20, #0x28
  416194:	mov	w8, wzr
  416198:	b.lt	4161f0 <ferror@plt+0x13ba0>  // b.tstop
  41619c:	cbnz	w9, 4161f0 <ferror@plt+0x13ba0>
  4161a0:	add	x13, x0, x11
  4161a4:	ldrb	w8, [x13]
  4161a8:	cmp	x8, #0x1
  4161ac:	b.hi	4161ec <ferror@plt+0x13b9c>  // b.pmore
  4161b0:	ldrb	w9, [x13, #1]
  4161b4:	cmp	x9, #0x7
  4161b8:	b.hi	4161ec <ferror@plt+0x13b9c>  // b.pmore
  4161bc:	ldrb	w10, [x13, #2]
  4161c0:	cmp	x10, #0x2
  4161c4:	b.hi	4161ec <ferror@plt+0x13b9c>  // b.pmore
  4161c8:	ldr	w14, [x13, #8]
  4161cc:	cbz	w14, 4161ec <ferror@plt+0x13b9c>
  4161d0:	ldrb	w12, [x13, #3]
  4161d4:	ldrb	w13, [x13, #4]
  4161d8:	rev	w14, w14
  4161dc:	add	x15, x12, x14
  4161e0:	add	x15, x15, x13
  4161e4:	cmp	x11, x15
  4161e8:	b.ge	416204 <ferror@plt+0x13bb4>  // b.tcont
  4161ec:	mov	w8, wzr
  4161f0:	ldp	x20, x19, [sp, #32]
  4161f4:	ldr	x21, [sp, #16]
  4161f8:	mov	w0, w8
  4161fc:	ldp	x29, x30, [sp], #48
  416200:	ret
  416204:	cmp	w10, #0x2
  416208:	b.ne	416224 <ferror@plt+0x13bd4>  // b.any
  41620c:	adrp	x8, 41b000 <ferror@plt+0x189b0>
  416210:	adrp	x9, 41b000 <ferror@plt+0x189b0>
  416214:	add	x8, x8, #0x67d
  416218:	add	x9, x9, #0x659
  41621c:	stp	x8, x9, [x19, #40]
  416220:	b	416274 <ferror@plt+0x13c24>
  416224:	sub	x11, x11, x14
  416228:	str	x14, [x19, #64]
  41622c:	adrp	x14, 42b000 <ferror@plt+0x289b0>
  416230:	add	x14, x14, #0xdc0
  416234:	adrp	x15, 42b000 <ferror@plt+0x289b0>
  416238:	ldr	x8, [x14, x8, lsl #3]
  41623c:	adrp	x14, 42b000 <ferror@plt+0x289b0>
  416240:	add	x15, x15, #0xd68
  416244:	add	x14, x14, #0xda8
  416248:	ldr	x9, [x15, x9, lsl #3]
  41624c:	ldr	x10, [x14, x10, lsl #3]
  416250:	add	x15, x0, x11
  416254:	sub	x11, x11, x13
  416258:	add	x14, x0, x11
  41625c:	sub	x11, x11, x12
  416260:	add	x11, x0, x11
  416264:	stp	x14, x13, [x19, #16]
  416268:	stp	x11, x12, [x19]
  41626c:	stp	x8, x9, [x19, #32]
  416270:	stp	x10, x15, [x19, #48]
  416274:	mov	w8, #0x1                   	// #1
  416278:	b	4161f0 <ferror@plt+0x13ba0>
  41627c:	ldr	x1, [x0, #72]
  416280:	cbz	x1, 416288 <ferror@plt+0x13c38>
  416284:	br	x1
  416288:	ret
  41628c:	stp	xzr, xzr, [x0]
  416290:	ret
  416294:	ldr	x0, [x0]
  416298:	b	402400 <free@plt>
  41629c:	stp	x29, x30, [sp, #-32]!
  4162a0:	stp	x20, x19, [sp, #16]
  4162a4:	ldr	w8, [x0, #12]
  4162a8:	mov	x20, x0
  4162ac:	ldr	x0, [x0]
  4162b0:	mov	x29, sp
  4162b4:	add	w1, w8, #0x1
  4162b8:	bl	402260 <realloc@plt>
  4162bc:	mov	x19, x0
  4162c0:	cbz	x0, 4162d0 <ferror@plt+0x13c80>
  4162c4:	ldr	w8, [x20, #12]
  4162c8:	strb	wzr, [x19, x8]
  4162cc:	b	4162d8 <ferror@plt+0x13c88>
  4162d0:	ldr	x0, [x20]
  4162d4:	bl	402400 <free@plt>
  4162d8:	mov	x0, x19
  4162dc:	ldp	x20, x19, [sp, #16]
  4162e0:	ldp	x29, x30, [sp], #32
  4162e4:	ret
  4162e8:	stp	x29, x30, [sp, #-32]!
  4162ec:	stp	x20, x19, [sp, #16]
  4162f0:	ldp	w10, w8, [x0, #8]
  4162f4:	mov	x19, x0
  4162f8:	mov	x29, sp
  4162fc:	add	w9, w8, #0x1
  416300:	cmp	w10, w9
  416304:	b.cs	41633c <ferror@plt+0x13cec>  // b.hs, b.nlast
  416308:	add	x8, x9, #0x80
  41630c:	ldr	x0, [x19]
  416310:	and	x8, x8, #0x1ffffff80
  416314:	tst	x9, #0x7f
  416318:	csel	x20, x9, x8, eq  // eq = none
  41631c:	mov	x1, x20
  416320:	bl	402260 <realloc@plt>
  416324:	cbz	x20, 41632c <ferror@plt+0x13cdc>
  416328:	cbz	x0, 416348 <ferror@plt+0x13cf8>
  41632c:	ldr	w8, [x19, #12]
  416330:	str	x0, [x19]
  416334:	str	w20, [x19, #8]
  416338:	b	416340 <ferror@plt+0x13cf0>
  41633c:	ldr	x0, [x19]
  416340:	strb	wzr, [x0, w8, uxtw]
  416344:	ldr	x0, [x19]
  416348:	ldp	x20, x19, [sp, #16]
  41634c:	ldp	x29, x30, [sp], #32
  416350:	ret
  416354:	stp	x29, x30, [sp, #-48]!
  416358:	str	x21, [sp, #16]
  41635c:	stp	x20, x19, [sp, #32]
  416360:	ldp	w10, w8, [x0, #8]
  416364:	mov	x19, x0
  416368:	mov	w20, w1
  41636c:	mov	x29, sp
  416370:	add	w9, w8, #0x1
  416374:	cmp	w10, w9
  416378:	b.cs	4163b0 <ferror@plt+0x13d60>  // b.hs, b.nlast
  41637c:	add	x8, x9, #0x80
  416380:	ldr	x0, [x19]
  416384:	and	x8, x8, #0x1ffffff80
  416388:	tst	x9, #0x7f
  41638c:	csel	x21, x9, x8, eq  // eq = none
  416390:	mov	x1, x21
  416394:	bl	402260 <realloc@plt>
  416398:	cbz	x21, 4163a0 <ferror@plt+0x13d50>
  41639c:	cbz	x0, 4163c8 <ferror@plt+0x13d78>
  4163a0:	ldr	w8, [x19, #12]
  4163a4:	str	x0, [x19]
  4163a8:	str	w21, [x19, #8]
  4163ac:	b	4163b4 <ferror@plt+0x13d64>
  4163b0:	ldr	x0, [x19]
  4163b4:	strb	w20, [x0, w8, uxtw]
  4163b8:	ldr	w8, [x19, #12]
  4163bc:	mov	w0, #0x1                   	// #1
  4163c0:	add	w8, w8, #0x1
  4163c4:	str	w8, [x19, #12]
  4163c8:	ldp	x20, x19, [sp, #32]
  4163cc:	ldr	x21, [sp, #16]
  4163d0:	ldp	x29, x30, [sp], #48
  4163d4:	ret
  4163d8:	stp	x29, x30, [sp, #-48]!
  4163dc:	stp	x22, x21, [sp, #16]
  4163e0:	stp	x20, x19, [sp, #32]
  4163e4:	mov	x29, sp
  4163e8:	cbz	x1, 416484 <ferror@plt+0x13e34>
  4163ec:	mov	x19, x0
  4163f0:	cbz	x0, 4164a4 <ferror@plt+0x13e54>
  4163f4:	mov	x0, x1
  4163f8:	mov	x20, x1
  4163fc:	bl	402030 <strlen@plt>
  416400:	ldp	w10, w8, [x19, #8]
  416404:	mov	x21, x0
  416408:	add	w9, w8, w21
  41640c:	cmp	w10, w9
  416410:	b.cs	416440 <ferror@plt+0x13df0>  // b.hs, b.nlast
  416414:	add	x8, x9, #0x80
  416418:	ldr	x0, [x19]
  41641c:	and	x8, x8, #0x1ffffff80
  416420:	tst	x9, #0x7f
  416424:	csel	x22, x9, x8, eq  // eq = none
  416428:	mov	x1, x22
  41642c:	bl	402260 <realloc@plt>
  416430:	cbz	x22, 416448 <ferror@plt+0x13df8>
  416434:	cbnz	x0, 416448 <ferror@plt+0x13df8>
  416438:	mov	w21, wzr
  41643c:	b	416470 <ferror@plt+0x13e20>
  416440:	ldr	x0, [x19]
  416444:	b	416454 <ferror@plt+0x13e04>
  416448:	ldr	w8, [x19, #12]
  41644c:	str	x0, [x19]
  416450:	str	w22, [x19, #8]
  416454:	add	x0, x0, w8, uxtw
  416458:	and	x2, x21, #0xffffffff
  41645c:	mov	x1, x20
  416460:	bl	401ff0 <memcpy@plt>
  416464:	ldr	w8, [x19, #12]
  416468:	add	w8, w8, w21
  41646c:	str	w8, [x19, #12]
  416470:	mov	w0, w21
  416474:	ldp	x20, x19, [sp, #32]
  416478:	ldp	x22, x21, [sp, #16]
  41647c:	ldp	x29, x30, [sp], #48
  416480:	ret
  416484:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  416488:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  41648c:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  416490:	add	x0, x0, #0x68d
  416494:	add	x1, x1, #0x699
  416498:	add	x3, x3, #0x6a9
  41649c:	mov	w2, #0x62                  	// #98
  4164a0:	bl	402590 <__assert_fail@plt>
  4164a4:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  4164a8:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  4164ac:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  4164b0:	add	x0, x0, #0x6e6
  4164b4:	add	x1, x1, #0x699
  4164b8:	add	x3, x3, #0x6a9
  4164bc:	mov	w2, #0x63                  	// #99
  4164c0:	bl	402590 <__assert_fail@plt>
  4164c4:	stp	x29, x30, [sp, #-16]!
  4164c8:	ldr	w8, [x0, #12]
  4164cc:	mov	x29, sp
  4164d0:	cbz	w8, 4164e4 <ferror@plt+0x13e94>
  4164d4:	sub	w8, w8, #0x1
  4164d8:	str	w8, [x0, #12]
  4164dc:	ldp	x29, x30, [sp], #16
  4164e0:	ret
  4164e4:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  4164e8:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  4164ec:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  4164f0:	add	x0, x0, #0x6f2
  4164f4:	add	x1, x1, #0x699
  4164f8:	add	x3, x3, #0x700
  4164fc:	mov	w2, #0x72                  	// #114
  416500:	bl	402590 <__assert_fail@plt>
  416504:	stp	x29, x30, [sp, #-16]!
  416508:	ldr	w8, [x0, #12]
  41650c:	mov	x29, sp
  416510:	subs	w8, w8, w1
  416514:	b.cc	416524 <ferror@plt+0x13ed4>  // b.lo, b.ul, b.last
  416518:	str	w8, [x0, #12]
  41651c:	ldp	x29, x30, [sp], #16
  416520:	ret
  416524:	adrp	x0, 41b000 <ferror@plt+0x189b0>
  416528:	adrp	x1, 41b000 <ferror@plt+0x189b0>
  41652c:	adrp	x3, 41b000 <ferror@plt+0x189b0>
  416530:	add	x0, x0, #0x725
  416534:	add	x1, x1, #0x699
  416538:	add	x3, x3, #0x734
  41653c:	mov	w2, #0x78                  	// #120
  416540:	bl	402590 <__assert_fail@plt>
  416544:	str	wzr, [x0, #12]
  416548:	ret
  41654c:	nop
  416550:	stp	x29, x30, [sp, #-64]!
  416554:	mov	x29, sp
  416558:	stp	x19, x20, [sp, #16]
  41655c:	adrp	x20, 42b000 <ferror@plt+0x289b0>
  416560:	add	x20, x20, #0xcb0
  416564:	stp	x21, x22, [sp, #32]
  416568:	adrp	x21, 42b000 <ferror@plt+0x289b0>
  41656c:	add	x21, x21, #0xca8
  416570:	sub	x20, x20, x21
  416574:	mov	w22, w0
  416578:	stp	x23, x24, [sp, #48]
  41657c:	mov	x23, x1
  416580:	mov	x24, x2
  416584:	bl	401fb8 <memcpy@plt-0x38>
  416588:	cmp	xzr, x20, asr #3
  41658c:	b.eq	4165b8 <ferror@plt+0x13f68>  // b.none
  416590:	asr	x20, x20, #3
  416594:	mov	x19, #0x0                   	// #0
  416598:	ldr	x3, [x21, x19, lsl #3]
  41659c:	mov	x2, x24
  4165a0:	add	x19, x19, #0x1
  4165a4:	mov	x1, x23
  4165a8:	mov	w0, w22
  4165ac:	blr	x3
  4165b0:	cmp	x20, x19
  4165b4:	b.ne	416598 <ferror@plt+0x13f48>  // b.any
  4165b8:	ldp	x19, x20, [sp, #16]
  4165bc:	ldp	x21, x22, [sp, #32]
  4165c0:	ldp	x23, x24, [sp, #48]
  4165c4:	ldp	x29, x30, [sp], #64
  4165c8:	ret
  4165cc:	nop
  4165d0:	ret

Disassembly of section .fini:

00000000004165d4 <.fini>:
  4165d4:	stp	x29, x30, [sp, #-16]!
  4165d8:	mov	x29, sp
  4165dc:	ldp	x29, x30, [sp], #16
  4165e0:	ret
