CLA.v,verilog,xil_defaultlib,../../../../lab2_ALU_withip.gen/sources_1/ip/add32_0/src/CLA.v,incdir="../../../../lab2_ALU_withip.gen/sources_1/ip/add32_0/src"
CLA_16.v,verilog,xil_defaultlib,../../../../lab2_ALU_withip.gen/sources_1/ip/add32_0/src/CLA_16.v,incdir="../../../../lab2_ALU_withip.gen/sources_1/ip/add32_0/src"
adder.v,verilog,xil_defaultlib,../../../../lab2_ALU_withip.gen/sources_1/ip/add32_0/src/adder.v,incdir="../../../../lab2_ALU_withip.gen/sources_1/ip/add32_0/src"
adder_4.v,verilog,xil_defaultlib,../../../../lab2_ALU_withip.gen/sources_1/ip/add32_0/src/adder_4.v,incdir="../../../../lab2_ALU_withip.gen/sources_1/ip/add32_0/src"
add32.v,verilog,xil_defaultlib,../../../../lab2_ALU_withip.gen/sources_1/ip/add32_0/src/add32.v,incdir="../../../../lab2_ALU_withip.gen/sources_1/ip/add32_0/src"
add32_0.v,verilog,xil_defaultlib,../../../../lab2_ALU_withip.gen/sources_1/ip/add32_0/sim/add32_0.v,incdir="../../../../lab2_ALU_withip.gen/sources_1/ip/add32_0/src"
glbl.v,Verilog,xil_defaultlib,glbl.v
