<dec f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.h' l='58' type='bool llvm::AArch64InstrInfo::areMemAccessesTriviallyDisjoint(const llvm::MachineInstr &amp; MIa, const llvm::MachineInstr &amp; MIb) const'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1756' c='_ZNK4llvm15TargetInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_'/>
<def f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='1049' ll='1085' type='bool llvm::AArch64InstrInfo::areMemAccessesTriviallyDisjoint(const llvm::MachineInstr &amp; MIa, const llvm::MachineInstr &amp; MIb) const'/>
