

================================================================
== Vitis HLS Report for 'merge_sort_ap_fixed_16_6_5_3_0_config5_Pipeline_VITIS_LOOP_161_5'
================================================================
* Date:           Tue Mar  4 14:23:37 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.754 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_161_5  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j_3 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 4 'alloca' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k_3 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 5 'alloca' 'k_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%temp_27 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 6 'alloca' 'temp_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%temp_28 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 7 'alloca' 'temp_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%temp_29 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 8 'alloca' 'temp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%temp_30 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 9 'alloca' 'temp_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%temp_31 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 10 'alloca' 'temp_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%temp_32 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 11 'alloca' 'temp_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%temp_33 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 12 'alloca' 'temp_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%temp_34 = alloca i32 1" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 13 'alloca' 'temp_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indices_7_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %indices_7_load"   --->   Operation 14 'read' 'indices_7_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indices_6_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %indices_6_load"   --->   Operation 15 'read' 'indices_6_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indices_5_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %indices_5_load"   --->   Operation 16 'read' 'indices_5_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indices_4_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %indices_4_load"   --->   Operation 17 'read' 'indices_4_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indices_3_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %indices_3_load"   --->   Operation 18 'read' 'indices_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indices_2_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %indices_2_load"   --->   Operation 19 'read' 'indices_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indices_1_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %indices_1_load"   --->   Operation 20 'read' 'indices_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%temp_18_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %temp_18"   --->   Operation 21 'read' 'temp_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %j_1_reload"   --->   Operation 22 'read' 'j_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%k_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %k_2"   --->   Operation 23 'read' 'k_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%temp_40_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %temp_40"   --->   Operation 24 'read' 'temp_40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%temp_39_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %temp_39"   --->   Operation 25 'read' 'temp_39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%temp_38_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %temp_38"   --->   Operation 26 'read' 'temp_38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%temp_37_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %temp_37"   --->   Operation 27 'read' 'temp_37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%temp_36_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %temp_36"   --->   Operation 28 'read' 'temp_36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%temp_35_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %temp_35"   --->   Operation 29 'read' 'temp_35_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%temp_26_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %temp_26"   --->   Operation 30 'read' 'temp_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%temp_25_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %temp_25"   --->   Operation 31 'read' 'temp_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_25_read, i32 %temp_34" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 32 'store' 'store_ln136' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_26_read, i32 %temp_33" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 33 'store' 'store_ln136' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_35_read, i32 %temp_32" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 34 'store' 'store_ln136' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_36_read, i32 %temp_31" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 35 'store' 'store_ln136' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_37_read, i32 %temp_30" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 36 'store' 'store_ln136' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_38_read, i32 %temp_29" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 37 'store' 'store_ln136' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_39_read, i32 %temp_28" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 38 'store' 'store_ln136' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_40_read, i32 %temp_27" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 39 'store' 'store_ln136' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln147 = store i32 %k_2_read, i32 %k_3" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 40 'store' 'store_ln147' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln147 = store i32 %j_1_reload_read, i32 %j_3" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 41 'store' 'store_ln147' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body55_ifconv"   --->   Operation 42 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%j = load i32 %j_3" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 43 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%k = load i32 %k_3" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 44 'load' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%temp = load i32 %temp_27" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 45 'load' 'temp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%temp_49 = load i32 %temp_28" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 46 'load' 'temp_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%temp_50 = load i32 %temp_29" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 47 'load' 'temp_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%temp_51 = load i32 %temp_30" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 48 'load' 'temp_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%temp_52 = load i32 %temp_31" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 49 'load' 'temp_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%temp_53 = load i32 %temp_32" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 50 'load' 'temp_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%temp_54 = load i32 %temp_33" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 51 'load' 'temp_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%temp_55 = load i32 %temp_34" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 52 'load' 'temp_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln162 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_hept.h:162]   --->   Operation 53 'specpipeline' 'specpipeline_ln162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln161 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [firmware/nnet_utils/nnet_hept.h:161]   --->   Operation 54 'specloopname' 'specloopname_ln161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln147 = trunc i32 %j" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 55 'trunc' 'trunc_ln147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln147_6 = trunc i32 %k" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 56 'trunc' 'trunc_ln147_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.88ns)   --->   "%j_7 = add i32 %j, i32 1" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 57 'add' 'j_7' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.58ns)   --->   "%temp_56 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8i32.i32.i3, i3 0, i32 %temp_18_read, i3 1, i32 %indices_1_load_read, i3 2, i32 %indices_2_load_read, i3 3, i32 %indices_3_load_read, i3 4, i32 %indices_4_load_read, i3 5, i32 %indices_5_load_read, i3 6, i32 %indices_6_load_read, i3 7, i32 %indices_7_load_read, i32 0, i3 %trunc_ln147" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 58 'sparsemux' 'temp_56' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.88ns)   --->   "%k_7 = add i32 %k, i32 1" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 59 'add' 'k_7' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.57ns)   --->   "%icmp_ln163 = icmp_eq  i3 %trunc_ln147_6, i3 0" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 60 'icmp' 'icmp_ln163' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.57ns)   --->   "%icmp_ln163_1 = icmp_eq  i3 %trunc_ln147_6, i3 1" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 61 'icmp' 'icmp_ln163_1' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.57ns)   --->   "%icmp_ln163_2 = icmp_eq  i3 %trunc_ln147_6, i3 2" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 62 'icmp' 'icmp_ln163_2' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.57ns)   --->   "%icmp_ln163_3 = icmp_eq  i3 %trunc_ln147_6, i3 3" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 63 'icmp' 'icmp_ln163_3' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.57ns)   --->   "%icmp_ln163_4 = icmp_eq  i3 %trunc_ln147_6, i3 4" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 64 'icmp' 'icmp_ln163_4' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.57ns)   --->   "%icmp_ln163_5 = icmp_eq  i3 %trunc_ln147_6, i3 5" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 65 'icmp' 'icmp_ln163_5' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.57ns)   --->   "%icmp_ln163_6 = icmp_eq  i3 %trunc_ln147_6, i3 6" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 66 'icmp' 'icmp_ln163_6' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node or_ln163_4)   --->   "%or_ln163 = or i1 %icmp_ln163_2, i1 %icmp_ln163_1" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 67 'or' 'or_ln163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_ln163_4)   --->   "%or_ln163_1 = or i1 %or_ln163, i1 %icmp_ln163" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 68 'or' 'or_ln163_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln163_4)   --->   "%or_ln163_2 = or i1 %icmp_ln163_4, i1 %icmp_ln163_3" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 69 'or' 'or_ln163_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln163_4)   --->   "%or_ln163_3 = or i1 %or_ln163_1, i1 %icmp_ln163_5" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 70 'or' 'or_ln163_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln163_4 = or i1 %or_ln163_3, i1 %or_ln163_2" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 71 'or' 'or_ln163_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node temp_57)   --->   "%or_ln163_5 = or i1 %or_ln163_4, i1 %icmp_ln163_6" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 72 'or' 'or_ln163_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.22ns) (out node of the LUT)   --->   "%temp_57 = select i1 %or_ln163_5, i32 %temp_55, i32 %temp_56" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 73 'select' 'temp_57' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.22ns)   --->   "%temp_58 = select i1 %icmp_ln163_6, i32 %temp_56, i32 %temp_54" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 74 'select' 'temp_58' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.22ns)   --->   "%temp_59 = select i1 %icmp_ln163_5, i32 %temp_56, i32 %temp_53" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 75 'select' 'temp_59' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.22ns)   --->   "%temp_60 = select i1 %icmp_ln163_4, i32 %temp_56, i32 %temp_52" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 76 'select' 'temp_60' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.22ns)   --->   "%temp_61 = select i1 %icmp_ln163_3, i32 %temp_56, i32 %temp_51" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 77 'select' 'temp_61' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.22ns)   --->   "%temp_62 = select i1 %icmp_ln163_2, i32 %temp_56, i32 %temp_50" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 78 'select' 'temp_62' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.22ns)   --->   "%temp_63 = select i1 %icmp_ln163_1, i32 %temp_56, i32 %temp_49" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 79 'select' 'temp_63' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.22ns)   --->   "%temp_64 = select i1 %icmp_ln163, i32 %temp_56, i32 %temp" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 80 'select' 'temp_64' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %j_7, i32 1, i32 31" [firmware/nnet_utils/nnet_hept.h:161]   --->   Operation 81 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.87ns)   --->   "%icmp_ln161 = icmp_eq  i31 %tmp, i31 0" [firmware/nnet_utils/nnet_hept.h:161]   --->   Operation 82 'icmp' 'icmp_ln161' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_57, i32 %temp_34" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 83 'store' 'store_ln136' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 84 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_58, i32 %temp_33" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 84 'store' 'store_ln136' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 85 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_59, i32 %temp_32" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 85 'store' 'store_ln136' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 86 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_60, i32 %temp_31" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 86 'store' 'store_ln136' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 87 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_61, i32 %temp_30" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 87 'store' 'store_ln136' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 88 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_62, i32 %temp_29" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 88 'store' 'store_ln136' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 89 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_63, i32 %temp_28" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 89 'store' 'store_ln136' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 90 [1/1] (0.38ns)   --->   "%store_ln136 = store i32 %temp_64, i32 %temp_27" [firmware/nnet_utils/nnet_hept.h:136]   --->   Operation 90 'store' 'store_ln136' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 91 [1/1] (0.38ns)   --->   "%store_ln147 = store i32 %k_7, i32 %k_3" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 91 'store' 'store_ln147' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 92 [1/1] (0.38ns)   --->   "%store_ln147 = store i32 1, i32 %j_3" [firmware/nnet_utils/nnet_hept.h:147]   --->   Operation 92 'store' 'store_ln147' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln161 = br i1 %icmp_ln161, void %VITIS_LOOP_167_6.loopexit.exitStub, void %while.body55_ifconv" [firmware/nnet_utils/nnet_hept.h:161]   --->   Operation 93 'br' 'br_ln161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%write_ln163 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %k_4_out, i32 %k_7" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 94 'write' 'write_ln163' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln163 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %temp_42_out, i32 %temp_57" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 95 'write' 'write_ln163' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln163 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %temp_43_out, i32 %temp_58" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 96 'write' 'write_ln163' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln163 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %temp_60_out, i32 %temp_59" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 97 'write' 'write_ln163' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%write_ln163 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %temp_61_out, i32 %temp_60" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 98 'write' 'write_ln163' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%write_ln163 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %temp_86_out, i32 %temp_61" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 99 'write' 'write_ln163' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%write_ln163 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %temp_111_out, i32 %temp_62" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 100 'write' 'write_ln163' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%write_ln163 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %temp_128_out, i32 %temp_63" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 101 'write' 'write_ln163' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%write_ln163 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %temp_129_out, i32 %temp_64" [firmware/nnet_utils/nnet_hept.h:163]   --->   Operation 102 'write' 'write_ln163' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 103 'ret' 'ret_ln0' <Predicate = (!icmp_ln161)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 32 bit ('temp', firmware/nnet_utils/nnet_hept.h:136) [37]  (0.000 ns)
	'store' operation 0 bit ('store_ln136', firmware/nnet_utils/nnet_hept.h:136) of variable 'temp_25_read' on local variable 'temp', firmware/nnet_utils/nnet_hept.h:136 [56]  (0.387 ns)

 <State 2>: 1.754ns
The critical path consists of the following:
	'load' operation 32 bit ('j', firmware/nnet_utils/nnet_hept.h:147) on local variable 'j', firmware/nnet_utils/nnet_hept.h:147 [68]  (0.000 ns)
	'add' operation 32 bit ('j', firmware/nnet_utils/nnet_hept.h:163) [82]  (0.880 ns)
	'icmp' operation 1 bit ('icmp_ln161', firmware/nnet_utils/nnet_hept.h:161) [107]  (0.874 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
