Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Feb  3 15:16:38 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                              Path #1                                                              | WorstPath from Dst |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   6.250 |                                                                                                                             6.250 |              6.250 |
| Path Delay                |                   1.100 |                                                                                                                             9.548 |              0.781 |
| Logic Delay               | 0.096(9%)               | 2.872(31%)                                                                                                                        | 0.095(13%)         |
| Net Delay                 | 1.004(91%)              | 6.676(69%)                                                                                                                        | 0.686(87%)         |
| Clock Skew                |                  -0.134 |                                                                                                                             0.137 |             -0.274 |
| Slack                     |                   5.008 |                                                                                                                            -3.169 |              5.187 |
| Timing Exception          |                         |                                                                                                                                   |                    |
| Bounding Box Size         | 1% x 0%                 | 9% x 1%                                                                                                                           | 1% x 1%            |
| Clock Region Distance     | (0, 0)                  | (1, 0)                                                                                                                            | (0, 0)             |
| Cumulative Fanout         |                       3 |                                                                                                                               177 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                 0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                 0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                 0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                 0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                      | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                24 |                  0 |
| Routes                    |                       1 |                                                                                                                                24 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user                | clk_user                                                                                                                          | clk_user           |
| End Point Clock           | clk_user                | clk_user                                                                                                                          | clk_user           |
| DSP Block                 | None                    | None                                                                                                                              | None               |
| BRAM                      | None                    | None                                                                                                                              | None               |
| IO Crossings              |                       0 |                                                                                                                                 0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                 0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                 0 |                  0 |
| High Fanout               |                       3 |                                                                                                                                19 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                 0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                 0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                            | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                            | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[84]/C        | muon_cand_5.pt_0_rep1/C                                                                                                           | sr_1_6.sector[3]/C |
| End Point Pin             | muon_cand_5.pt_0_rep1/D | sr_1_6.sector[3]/D                                                                                                                | sr_2_6.sector[3]/D |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                         Path #2                                                         |                                                 WorstPath from Dst                                                 |
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   6.250 |                                                                                                                   6.250 |                                                                                                              6.250 |
| Path Delay                |                   1.100 |                                                                                                                   9.422 |                                                                                                              8.988 |
| Logic Delay               | 0.096(9%)               | 2.434(26%)                                                                                                              | 2.719(31%)                                                                                                         |
| Net Delay                 | 1.004(91%)              | 6.988(74%)                                                                                                              | 6.269(69%)                                                                                                         |
| Clock Skew                |                  -0.134 |                                                                                                                   0.020 |                                                                                                             -0.193 |
| Slack                     |                   5.008 |                                                                                                                  -3.160 |                                                                                                             -2.939 |
| Timing Exception          |                         |                                                                                                                         |                                                                                                                    |
| Bounding Box Size         | 1% x 0%                 | 11% x 1%                                                                                                                | 8% x 1%                                                                                                            |
| Clock Region Distance     | (0, 0)                  | (1, 0)                                                                                                                  | (1, 0)                                                                                                             |
| Cumulative Fanout         |                       3 |                                                                                                                     158 |                                                                                                                171 |
| Fixed Loc                 |                       0 |                                                                                                                       0 |                                                                                                                  0 |
| Fixed Route               |                       0 |                                                                                                                       0 |                                                                                                                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                       0 |                                                                                                                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                       0 |                                                                                                                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                            | Safely Timed                                                                                                       |
| Logic Levels              |                       0 |                                                                                                                      22 |                                                                                                                 21 |
| Routes                    |                       1 |                                                                                                                      23 |                                                                                                                 21 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                | clk_user                                                                                                                | clk_user                                                                                                           |
| End Point Clock           | clk_user                | clk_user                                                                                                                | clk_user                                                                                                           |
| DSP Block                 | None                    | None                                                                                                                    | None                                                                                                               |
| BRAM                      | None                    | None                                                                                                                    | None                                                                                                               |
| IO Crossings              |                       0 |                                                                                                                       0 |                                                                                                                  0 |
| SLR Crossings             |                       0 |                                                                                                                       0 |                                                                                                                  0 |
| PBlocks                   |                       0 |                                                                                                                       0 |                                                                                                                  0 |
| High Fanout               |                       3 |                                                                                                                      19 |                                                                                                                 38 |
| Dont Touch                |                       0 |                                                                                                                       0 |                                                                                                                  0 |
| Mark Debug                |                       0 |                                                                                                                       0 |                                                                                                                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                  | FDRE/C                                                                                                             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                  | FDRE/D                                                                                                             |
| Start Point Pin           | sr_p.sr_15[84]/C        | muon_cand_5.pt_0_rep1/C                                                                                                 | sector_ret_1608/C                                                                                                  |
| End Point Pin             | muon_cand_5.pt_0_rep1/D | sector_ret_1608/D                                                                                                       | sr_2_13.sector[2]/D                                                                                                |
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                              Path #3                                                              | WorstPath from Dst |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   6.250 |                                                                                                                             6.250 |              6.250 |
| Path Delay                |                   1.100 |                                                                                                                             9.415 |              0.672 |
| Logic Delay               | 0.096(9%)               | 2.689(29%)                                                                                                                        | 0.097(15%)         |
| Net Delay                 | 1.004(91%)              | 6.726(71%)                                                                                                                        | 0.575(85%)         |
| Clock Skew                |                  -0.134 |                                                                                                                             0.016 |             -0.129 |
| Slack                     |                   5.008 |                                                                                                                            -3.157 |              5.440 |
| Timing Exception          |                         |                                                                                                                                   |                    |
| Bounding Box Size         | 1% x 0%                 | 11% x 1%                                                                                                                          | 2% x 0%            |
| Clock Region Distance     | (0, 0)                  | (1, 0)                                                                                                                            | (0, 0)             |
| Cumulative Fanout         |                       3 |                                                                                                                               177 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                 0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                 0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                 0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                 0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                      | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                24 |                  0 |
| Routes                    |                       1 |                                                                                                                                24 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user                | clk_user                                                                                                                          | clk_user           |
| End Point Clock           | clk_user                | clk_user                                                                                                                          | clk_user           |
| DSP Block                 | None                    | None                                                                                                                              | None               |
| BRAM                      | None                    | None                                                                                                                              | None               |
| IO Crossings              |                       0 |                                                                                                                                 0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                 0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                 0 |                  0 |
| High Fanout               |                       3 |                                                                                                                                19 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                 0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                 0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                            | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                            | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[84]/C        | muon_cand_5.pt_0_rep1/C                                                                                                           | sr_1_6.sector[1]/C |
| End Point Pin             | muon_cand_5.pt_0_rep1/D | sr_1_6.sector[1]/D                                                                                                                | sr_2_6.sector[1]/D |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                              Path #4                                                              | WorstPath from Dst |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   6.250 |                                                                                                                             6.250 |              6.250 |
| Path Delay                |                   1.100 |                                                                                                                             9.391 |              1.452 |
| Logic Delay               | 0.096(9%)               | 2.752(30%)                                                                                                                        | 0.096(7%)          |
| Net Delay                 | 1.004(91%)              | 6.639(70%)                                                                                                                        | 1.356(93%)         |
| Clock Skew                |                  -0.134 |                                                                                                                            -0.008 |             -0.127 |
| Slack                     |                   5.008 |                                                                                                                            -3.157 |              4.662 |
| Timing Exception          |                         |                                                                                                                                   |                    |
| Bounding Box Size         | 1% x 0%                 | 9% x 1%                                                                                                                           | 2% x 0%            |
| Clock Region Distance     | (0, 0)                  | (1, 0)                                                                                                                            | (0, 0)             |
| Cumulative Fanout         |                       3 |                                                                                                                               177 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                 0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                 0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                 0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                 0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                      | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                24 |                  0 |
| Routes                    |                       1 |                                                                                                                                24 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user                | clk_user                                                                                                                          | clk_user           |
| End Point Clock           | clk_user                | clk_user                                                                                                                          | clk_user           |
| DSP Block                 | None                    | None                                                                                                                              | None               |
| BRAM                      | None                    | None                                                                                                                              | None               |
| IO Crossings              |                       0 |                                                                                                                                 0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                 0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                 0 |                  0 |
| High Fanout               |                       3 |                                                                                                                                19 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                 0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                 0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                            | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                            | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[84]/C        | muon_cand_5.pt_0_rep1/C                                                                                                           | sr_1_6.sector[2]/C |
| End Point Pin             | muon_cand_5.pt_0_rep1/D | sr_1_6.sector[2]/D                                                                                                                | sr_2_6.sector[2]/D |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                              Path #5                                                              | WorstPath from Dst |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   6.250 |                                                                                                                             6.250 |              6.250 |
| Path Delay                |                   1.100 |                                                                                                                             9.399 |              0.428 |
| Logic Delay               | 0.096(9%)               | 2.852(31%)                                                                                                                        | 0.096(23%)         |
| Net Delay                 | 1.004(91%)              | 6.547(69%)                                                                                                                        | 0.332(77%)         |
| Clock Skew                |                  -0.134 |                                                                                                                             0.002 |             -0.081 |
| Slack                     |                   5.008 |                                                                                                                            -3.155 |              5.732 |
| Timing Exception          |                         |                                                                                                                                   |                    |
| Bounding Box Size         | 1% x 0%                 | 9% x 1%                                                                                                                           | 1% x 0%            |
| Clock Region Distance     | (0, 0)                  | (1, 0)                                                                                                                            | (0, 0)             |
| Cumulative Fanout         |                       3 |                                                                                                                               177 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                 0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                 0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                 0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                 0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                      | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                24 |                  0 |
| Routes                    |                       1 |                                                                                                                                24 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user                | clk_user                                                                                                                          | clk_user           |
| End Point Clock           | clk_user                | clk_user                                                                                                                          | clk_user           |
| DSP Block                 | None                    | None                                                                                                                              | None               |
| BRAM                      | None                    | None                                                                                                                              | None               |
| IO Crossings              |                       0 |                                                                                                                                 0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                 0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                 0 |                  0 |
| High Fanout               |                       3 |                                                                                                                                19 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                 0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                 0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                            | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                            | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[84]/C        | muon_cand_5.pt_0_rep1/C                                                                                                           | sr_1_6.roi[1]/C    |
| End Point Pin             | muon_cand_5.pt_0_rep1/D | sr_1_6.roi[1]/D                                                                                                                   | sr_2_6.roi[1]/D    |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                            Path #6                                                           | WorstPath from Dst |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   6.250 |                                                                                                                        6.250 |              6.250 |
| Path Delay                |                   1.100 |                                                                                                                        9.419 |              0.858 |
| Logic Delay               | 0.096(9%)               | 2.656(29%)                                                                                                                   | 0.095(12%)         |
| Net Delay                 | 1.004(91%)              | 6.763(71%)                                                                                                                   | 0.763(88%)         |
| Clock Skew                |                  -0.134 |                                                                                                                        0.024 |             -0.102 |
| Slack                     |                   5.008 |                                                                                                                       -3.153 |              5.282 |
| Timing Exception          |                         |                                                                                                                              |                    |
| Bounding Box Size         | 1% x 0%                 | 9% x 1%                                                                                                                      | 1% x 0%            |
| Clock Region Distance     | (0, 0)                  | (1, 0)                                                                                                                       | (0, 0)             |
| Cumulative Fanout         |                       3 |                                                                                                                          163 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                            0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                            0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                            0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                            0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                 | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                           23 |                  0 |
| Routes                    |                       1 |                                                                                                                           23 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user                | clk_user                                                                                                                     | clk_user           |
| End Point Clock           | clk_user                | clk_user                                                                                                                     | clk_user           |
| DSP Block                 | None                    | None                                                                                                                         | None               |
| BRAM                      | None                    | None                                                                                                                         | None               |
| IO Crossings              |                       0 |                                                                                                                            0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                            0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                            0 |                  0 |
| High Fanout               |                       3 |                                                                                                                           19 |                  1 |
| Dont Touch                |                       0 |                                                                                                                            0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                            0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                       | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                       | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[84]/C        | muon_cand_5.pt_0_rep1/C                                                                                                      | sr_1_6.sector[0]/C |
| End Point Pin             | muon_cand_5.pt_0_rep1/D | sr_1_6.sector[0]/D                                                                                                           | sr_2_6.sector[0]/D |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                            Path #7                                                           |                                                 WorstPath from Dst                                                 |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   6.250 |                                                                                                                        6.250 |                                                                                                              6.250 |
| Path Delay                |                   1.100 |                                                                                                                        9.460 |                                                                                                              9.069 |
| Logic Delay               | 0.096(9%)               | 2.592(28%)                                                                                                                   | 2.642(30%)                                                                                                         |
| Net Delay                 | 1.004(91%)              | 6.868(72%)                                                                                                                   | 6.427(70%)                                                                                                         |
| Clock Skew                |                  -0.134 |                                                                                                                        0.068 |                                                                                                             -0.247 |
| Slack                     |                   5.008 |                                                                                                                       -3.150 |                                                                                                             -3.074 |
| Timing Exception          |                         |                                                                                                                              |                                                                                                                    |
| Bounding Box Size         | 1% x 0%                 | 10% x 1%                                                                                                                     | 8% x 1%                                                                                                            |
| Clock Region Distance     | (0, 0)                  | (1, 0)                                                                                                                       | (1, 0)                                                                                                             |
| Cumulative Fanout         |                       3 |                                                                                                                          160 |                                                                                                                169 |
| Fixed Loc                 |                       0 |                                                                                                                            0 |                                                                                                                  0 |
| Fixed Route               |                       0 |                                                                                                                            0 |                                                                                                                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                            0 |                                                                                                                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                            0 |                                                                                                                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                 | Safely Timed                                                                                                       |
| Logic Levels              |                       0 |                                                                                                                           23 |                                                                                                                 21 |
| Routes                    |                       1 |                                                                                                                           23 |                                                                                                                 21 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 FDRE | FDRE LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                | clk_user                                                                                                                     | clk_user                                                                                                           |
| End Point Clock           | clk_user                | clk_user                                                                                                                     | clk_user                                                                                                           |
| DSP Block                 | None                    | None                                                                                                                         | None                                                                                                               |
| BRAM                      | None                    | None                                                                                                                         | None                                                                                                               |
| IO Crossings              |                       0 |                                                                                                                            0 |                                                                                                                  0 |
| SLR Crossings             |                       0 |                                                                                                                            0 |                                                                                                                  0 |
| PBlocks                   |                       0 |                                                                                                                            0 |                                                                                                                  0 |
| High Fanout               |                       3 |                                                                                                                           19 |                                                                                                                 38 |
| Dont Touch                |                       0 |                                                                                                                            0 |                                                                                                                  0 |
| Mark Debug                |                       0 |                                                                                                                            0 |                                                                                                                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                       | FDRE/C                                                                                                             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                       | FDRE/D                                                                                                             |
| Start Point Pin           | sr_p.sr_15[84]/C        | muon_cand_5.pt_0_rep1/C                                                                                                      | pt_ret_1454/C                                                                                                      |
| End Point Pin             | muon_cand_5.pt_0_rep1/D | pt_ret_1454/D                                                                                                                | sr_2_13.sector[2]/D                                                                                                |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                            Path #8                                                           |                                                    WorstPath from Dst                                                   |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                        6.250 |                                                                                                                   6.250 |
| Path Delay                |                    1.571 |                                                                                                                        9.381 |                                                                                                                   9.089 |
| Logic Delay               | 0.094(6%)                | 2.395(26%)                                                                                                                   | 2.632(29%)                                                                                                              |
| Net Delay                 | 1.477(94%)               | 6.986(74%)                                                                                                                   | 6.457(71%)                                                                                                              |
| Clock Skew                |                   -0.045 |                                                                                                                       -0.009 |                                                                                                                  -0.191 |
| Slack                     |                    4.626 |                                                                                                                       -3.149 |                                                                                                                  -3.038 |
| Timing Exception          |                          |                                                                                                                              |                                                                                                                         |
| Bounding Box Size         | 0% x 1%                  | 9% x 1%                                                                                                                      | 9% x 1%                                                                                                                 |
| Clock Region Distance     | (0, 0)                   | (1, 0)                                                                                                                       | (1, 0)                                                                                                                  |
| Cumulative Fanout         |                        3 |                                                                                                                          163 |                                                                                                                     169 |
| Fixed Loc                 |                        0 |                                                                                                                            0 |                                                                                                                       0 |
| Fixed Route               |                        0 |                                                                                                                            0 |                                                                                                                       0 |
| Hold Fix Detour           |                        0 |                                                                                                                            0 |                                                                                                                       0 |
| Combined LUT Pairs        |                        0 |                                                                                                                            0 |                                                                                                                       0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                 | Safely Timed                                                                                                            |
| Logic Levels              |                        0 |                                                                                                                           23 |                                                                                                                      22 |
| Routes                    |                        1 |                                                                                                                           23 |                                                                                                                      22 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT5 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                     | clk_user                                                                                                                |
| End Point Clock           | clk_user                 | clk_user                                                                                                                     | clk_user                                                                                                                |
| DSP Block                 | None                     | None                                                                                                                         | None                                                                                                                    |
| BRAM                      | None                     | None                                                                                                                         | None                                                                                                                    |
| IO Crossings              |                        0 |                                                                                                                            0 |                                                                                                                       0 |
| SLR Crossings             |                        0 |                                                                                                                            0 |                                                                                                                       0 |
| PBlocks                   |                        0 |                                                                                                                            0 |                                                                                                                       0 |
| High Fanout               |                        3 |                                                                                                                           25 |                                                                                                                      38 |
| Dont Touch                |                        0 |                                                                                                                            0 |                                                                                                                       0 |
| Mark Debug                |                        0 |                                                                                                                            0 |                                                                                                                       0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                       | FDRE/C                                                                                                                  |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                       | FDRE/D                                                                                                                  |
| Start Point Pin           | sr_p.sr_15[37]/C         | muon_cand_2.pt_fast[1]/C                                                                                                     | roi_ret_7029/C                                                                                                          |
| End Point Pin             | muon_cand_2.pt_fast[1]/D | roi_ret_7029/D                                                                                                               | sr_2_13.sector[2]/D                                                                                                     |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------+
|      Characteristics      |                                                     WorstPath to Src                                                    |                                                       Path #9                                                      |  WorstPath from Dst |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------+
| Requirement               |                                                                                                                   6.250 |                                                                                                              6.250 |               6.250 |
| Path Delay                |                                                                                                                   8.893 |                                                                                                              9.161 |               1.353 |
| Logic Delay               | 2.752(31%)                                                                                                              | 2.619(29%)                                                                                                         | 0.096(8%)           |
| Net Delay                 | 6.141(69%)                                                                                                              | 6.542(71%)                                                                                                         | 1.257(92%)          |
| Clock Skew                |                                                                                                                   0.041 |                                                                                                             -0.228 |              -0.143 |
| Slack                     |                                                                                                                  -2.610 |                                                                                                             -3.147 |               4.746 |
| Timing Exception          |                                                                                                                         |                                                                                                                    |                     |
| Bounding Box Size         | 12% x 1%                                                                                                                | 9% x 1%                                                                                                            | 1% x 0%             |
| Clock Region Distance     | (1, 0)                                                                                                                  | (1, 0)                                                                                                             | (0, 0)              |
| Cumulative Fanout         |                                                                                                                     197 |                                                                                                                178 |                   1 |
| Fixed Loc                 |                                                                                                                       0 |                                                                                                                  0 |                   0 |
| Fixed Route               |                                                                                                                       0 |                                                                                                                  0 |                   0 |
| Hold Fix Detour           |                                                                                                                       0 |                                                                                                                  0 |                   0 |
| Combined LUT Pairs        |                                                                                                                       0 |                                                                                                                  0 |                   0 |
| Clock Relationship        | Safely Timed                                                                                                            | Safely Timed                                                                                                       | Safely Timed        |
| Logic Levels              |                                                                                                                      22 |                                                                                                                 21 |                   0 |
| Routes                    |                                                                                                                      22 |                                                                                                                 21 |                   1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 FDRE | FDRE LUT4 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE           |
| Start Point Clock         | clk_user                                                                                                                | clk_user                                                                                                           | clk_user            |
| End Point Clock           | clk_user                                                                                                                | clk_user                                                                                                           | clk_user            |
| DSP Block                 | None                                                                                                                    | None                                                                                                               | None                |
| BRAM                      | None                                                                                                                    | None                                                                                                               | None                |
| IO Crossings              |                                                                                                                       0 |                                                                                                                  0 |                   0 |
| SLR Crossings             |                                                                                                                       0 |                                                                                                                  0 |                   0 |
| PBlocks                   |                                                                                                                       0 |                                                                                                                  0 |                   0 |
| High Fanout               |                                                                                                                      36 |                                                                                                                 38 |                   1 |
| Dont Touch                |                                                                                                                       0 |                                                                                                                  0 |                   0 |
| Mark Debug                |                                                                                                                       0 |                                                                                                                  0 |                   0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                  | FDRE/C                                                                                                             | FDRE/C              |
| End Point Pin Primitive   | FDRE/D                                                                                                                  | FDRE/D                                                                                                             | FDRE/D              |
| Start Point Pin           | muon_cand_5.pt_0_rep1/C                                                                                                 | roi_ret_7211/C                                                                                                     | sr_2_13.sector[2]/C |
| End Point Pin             | roi_ret_7211/D                                                                                                          | sr_2_13.sector[2]/D                                                                                                | sr_3_13.sector[2]/D |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                              Path #10                                                             | WorstPath from Dst |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   6.250 |                                                                                                                             6.250 |              6.250 |
| Path Delay                |                   1.100 |                                                                                                                             9.531 |              1.610 |
| Logic Delay               | 0.096(9%)               | 2.936(31%)                                                                                                                        | 0.093(6%)          |
| Net Delay                 | 1.004(91%)              | 6.595(69%)                                                                                                                        | 1.517(94%)         |
| Clock Skew                |                  -0.134 |                                                                                                                             0.146 |             -0.233 |
| Slack                     |                   5.008 |                                                                                                                            -3.143 |              4.398 |
| Timing Exception          |                         |                                                                                                                                   |                    |
| Bounding Box Size         | 1% x 0%                 | 11% x 1%                                                                                                                          | 0% x 0%            |
| Clock Region Distance     | (0, 0)                  | (1, 0)                                                                                                                            | (0, 0)             |
| Cumulative Fanout         |                       3 |                                                                                                                               177 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                 0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                 0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                 0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                 0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                      | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                24 |                  0 |
| Routes                    |                       1 |                                                                                                                                24 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user                | clk_user                                                                                                                          | clk_user           |
| End Point Clock           | clk_user                | clk_user                                                                                                                          | clk_user           |
| DSP Block                 | None                    | None                                                                                                                              | None               |
| BRAM                      | None                    | None                                                                                                                              | None               |
| IO Crossings              |                       0 |                                                                                                                                 0 |                  3 |
| SLR Crossings             |                       0 |                                                                                                                                 0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                 0 |                  0 |
| High Fanout               |                       3 |                                                                                                                                19 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                 0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                 0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                            | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                            | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[84]/C        | muon_cand_5.pt_0_rep1/C                                                                                                           | sr_1_6.pt[3]/C     |
| End Point Pin             | muon_cand_5.pt_0_rep1/D | sr_1_6.pt[3]/D                                                                                                                    | sr_2_6.pt[3]/D     |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+----+---+----+----+----+---+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+
| End Point Clock | Requirement |  0  | 3 |  4 | 5 |  6 |  7 |  8 | 9 | 10 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 |  22 | 23 | 24 |
+-----------------+-------------+-----+---+----+---+----+----+----+---+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+
| clk_user        | 6.250ns     | 355 | 6 | 17 | 9 | 10 | 27 | 11 | 9 | 23 |  7 | 24 |  9 | 46 | 48 | 53 | 42 | 57 | 42 | 43 | 100 | 46 | 16 |
+-----------------+-------------+-----+---+----+---+----+----+----+---+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


