library ieee;
use ieee.std_logic_1164.all;
library work;
use work.Gates.all;

entity shifter7 is
  port ( a : in std_logic_vector(15 downto 0); s : out std_logic_vector(15 downto 0); b2 : in std_logic);
end entity shifter7;

architecture Struct of shifter7 is
  
  component mux is
  port ( I0, I1, C : in std_logic; Y : out std_logic);
end component;
 
begin 
n7_bit : for i in 0 to 15 generate
lsb: if i < 8 generate
bin2: mux port map(I0 => a(i), I1 => a(i+7), C => b2, Y => s(i));
end generate lsb;
msb: if i > 7 generate
bin2: mux port map(I0 => a(i), I1 => '0', C => b2, Y => s(i));
end generate msb;
end generate ;

end Struct;