
timers_output_a.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001e78  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  0800200c  0800200c  0001200c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800203c  0800203c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  0800203c  0800203c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800203c  0800203c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800203c  0800203c  0001203c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002040  08002040  00012040  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002044  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          00000020  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000002c  2000002c  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 14 .debug_info   00003e14  00000000  00000000  0002007f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00000e89  00000000  00000000  00023e93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000003f8  00000000  00000000  00024d20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000002d9  00000000  00000000  00025118  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001e252  00000000  00000000  000253f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000542d  00000000  00000000  00043643  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000b6e00  00000000  00000000  00048a70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00000df8  00000000  00000000  000ff870  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000059  00000000  00000000  00100668  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08001ff4 	.word	0x08001ff4

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	08001ff4 	.word	0x08001ff4

080001d4 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80001d8:	f000 f9d0 	bl	800057c <HAL_Init>

	/* USER CODE BEGIN Init */
	Timer2_Init();
 80001dc:	f000 f886 	bl	80002ec <Timer2_Init>
	Channel2_Init();
 80001e0:	f000 f8b4 	bl	800034c <Channel2_Init>
	LED_Alternate_Config();
 80001e4:	f000 f8f8 	bl	80003d8 <LED_Alternate_Config>
	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80001e8:	f000 f803 	bl	80001f2 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80001ec:	f000 f844 	bl	8000278 <MX_GPIO_Init>
	/* USER CODE BEGIN 2 */
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 80001f0:	e7fe      	b.n	80001f0 <main+0x1c>

080001f2 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80001f2:	b580      	push	{r7, lr}
 80001f4:	b090      	sub	sp, #64	; 0x40
 80001f6:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80001f8:	f107 0318 	add.w	r3, r7, #24
 80001fc:	2228      	movs	r2, #40	; 0x28
 80001fe:	2100      	movs	r1, #0
 8000200:	4618      	mov	r0, r3
 8000202:	f001 fecb 	bl	8001f9c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000206:	1d3b      	adds	r3, r7, #4
 8000208:	2200      	movs	r2, #0
 800020a:	601a      	str	r2, [r3, #0]
 800020c:	605a      	str	r2, [r3, #4]
 800020e:	609a      	str	r2, [r3, #8]
 8000210:	60da      	str	r2, [r3, #12]
 8000212:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000214:	2302      	movs	r3, #2
 8000216:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000218:	2301      	movs	r3, #1
 800021a:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800021c:	2310      	movs	r3, #16
 800021e:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000220:	2302      	movs	r3, #2
 8000222:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000224:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000228:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 800022a:	2300      	movs	r3, #0
 800022c:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800022e:	2300      	movs	r3, #0
 8000230:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000232:	f107 0318 	add.w	r3, r7, #24
 8000236:	4618      	mov	r0, r3
 8000238:	f000 fc76 	bl	8000b28 <HAL_RCC_OscConfig>
 800023c:	4603      	mov	r3, r0
 800023e:	2b00      	cmp	r3, #0
 8000240:	d001      	beq.n	8000246 <SystemClock_Config+0x54>
		Error_Handler();
 8000242:	f000 f90b 	bl	800045c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000246:	230f      	movs	r3, #15
 8000248:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800024a:	2302      	movs	r3, #2
 800024c:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800024e:	2300      	movs	r3, #0
 8000250:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000252:	2300      	movs	r3, #0
 8000254:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000256:	2300      	movs	r3, #0
 8000258:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 800025a:	1d3b      	adds	r3, r7, #4
 800025c:	2100      	movs	r1, #0
 800025e:	4618      	mov	r0, r3
 8000260:	f001 fcb6 	bl	8001bd0 <HAL_RCC_ClockConfig>
 8000264:	4603      	mov	r3, r0
 8000266:	2b00      	cmp	r3, #0
 8000268:	d001      	beq.n	800026e <SystemClock_Config+0x7c>
		Error_Handler();
 800026a:	f000 f8f7 	bl	800045c <Error_Handler>
	}
}
 800026e:	bf00      	nop
 8000270:	3740      	adds	r7, #64	; 0x40
 8000272:	46bd      	mov	sp, r7
 8000274:	bd80      	pop	{r7, pc}
	...

08000278 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000278:	b580      	push	{r7, lr}
 800027a:	b088      	sub	sp, #32
 800027c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800027e:	f107 030c 	add.w	r3, r7, #12
 8000282:	2200      	movs	r2, #0
 8000284:	601a      	str	r2, [r3, #0]
 8000286:	605a      	str	r2, [r3, #4]
 8000288:	609a      	str	r2, [r3, #8]
 800028a:	60da      	str	r2, [r3, #12]
 800028c:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800028e:	4b16      	ldr	r3, [pc, #88]	; (80002e8 <MX_GPIO_Init+0x70>)
 8000290:	695b      	ldr	r3, [r3, #20]
 8000292:	4a15      	ldr	r2, [pc, #84]	; (80002e8 <MX_GPIO_Init+0x70>)
 8000294:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000298:	6153      	str	r3, [r2, #20]
 800029a:	4b13      	ldr	r3, [pc, #76]	; (80002e8 <MX_GPIO_Init+0x70>)
 800029c:	695b      	ldr	r3, [r3, #20]
 800029e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80002a2:	60bb      	str	r3, [r7, #8]
 80002a4:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80002a6:	4b10      	ldr	r3, [pc, #64]	; (80002e8 <MX_GPIO_Init+0x70>)
 80002a8:	695b      	ldr	r3, [r3, #20]
 80002aa:	4a0f      	ldr	r2, [pc, #60]	; (80002e8 <MX_GPIO_Init+0x70>)
 80002ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80002b0:	6153      	str	r3, [r2, #20]
 80002b2:	4b0d      	ldr	r3, [pc, #52]	; (80002e8 <MX_GPIO_Init+0x70>)
 80002b4:	695b      	ldr	r3, [r3, #20]
 80002b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80002ba:	607b      	str	r3, [r7, #4]
 80002bc:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pins : PA2 PA3 */
	GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3;
 80002be:	230c      	movs	r3, #12
 80002c0:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80002c2:	2302      	movs	r3, #2
 80002c4:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002c6:	2300      	movs	r3, #0
 80002c8:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80002ca:	2303      	movs	r3, #3
 80002cc:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80002ce:	2307      	movs	r3, #7
 80002d0:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002d2:	f107 030c 	add.w	r3, r7, #12
 80002d6:	4619      	mov	r1, r3
 80002d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80002dc:	f000 fa9a 	bl	8000814 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 80002e0:	bf00      	nop
 80002e2:	3720      	adds	r7, #32
 80002e4:	46bd      	mov	sp, r7
 80002e6:	bd80      	pop	{r7, pc}
 80002e8:	40021000 	.word	0x40021000

080002ec <Timer2_Init>:
/* USER CODE BEGIN 4 */
/**
 * @brief Initialize timer register.
 * 
 */
void Timer2_Init(void) {
 80002ec:	b480      	push	{r7}
 80002ee:	af00      	add	r7, sp, #0
	//Activate Timer 2 in APB register.
	RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 80002f0:	4b15      	ldr	r3, [pc, #84]	; (8000348 <Timer2_Init+0x5c>)
 80002f2:	69db      	ldr	r3, [r3, #28]
 80002f4:	4a14      	ldr	r2, [pc, #80]	; (8000348 <Timer2_Init+0x5c>)
 80002f6:	f043 0301 	orr.w	r3, r3, #1
 80002fa:	61d3      	str	r3, [r2, #28]
	
	//disable the timer.
	TIM2->CR1 &= ~TIM_CR1_CEN;
 80002fc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000300:	681b      	ldr	r3, [r3, #0]
 8000302:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000306:	f023 0301 	bic.w	r3, r3, #1
 800030a:	6013      	str	r3, [r2, #0]

	//prescale the system using 16MHz frequency.
	TIM2->PSC = 16 - 1;
 800030c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000310:	220f      	movs	r2, #15
 8000312:	629a      	str	r2, [r3, #40]	; 0x28
	//set the PWM period in 1 ms.
	TIM2->ARR = 1000 - 1;
 8000314:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000318:	f240 32e7 	movw	r2, #999	; 0x3e7
 800031c:	62da      	str	r2, [r3, #44]	; 0x2c

	//reset counter of Timer 2 to 0.
	TIM2->CNT &= ~TIM_CNT_CNT;
 800031e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000322:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000324:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000328:	2200      	movs	r2, #0
 800032a:	625a      	str	r2, [r3, #36]	; 0x24
	
	//enable the timer.
	TIM2->CR1 |= TIM_CR1_CEN;
 800032c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000330:	681b      	ldr	r3, [r3, #0]
 8000332:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000336:	f043 0301 	orr.w	r3, r3, #1
 800033a:	6013      	str	r3, [r2, #0]
}
 800033c:	bf00      	nop
 800033e:	46bd      	mov	sp, r7
 8000340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000344:	4770      	bx	lr
 8000346:	bf00      	nop
 8000348:	40021000 	.word	0x40021000

0800034c <Channel2_Init>:

/**
 * @brief Initialize Channel pin register.
 * 
 */
void Channel2_Init(void) {
 800034c:	b480      	push	{r7}
 800034e:	af00      	add	r7, sp, #0
	//set enable the compare register of channel 2 in timer 2.
	TIM2->CCER |= TIM_CCER_CC2E;
 8000350:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000354:	6a1b      	ldr	r3, [r3, #32]
 8000356:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800035a:	f043 0310 	orr.w	r3, r3, #16
 800035e:	6213      	str	r3, [r2, #32]

	//clean bits the channel 2 in timer 2 register.
	TIM2->CCMR1 &= ~TIM_CCMR1_CC2S;
 8000360:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000364:	699b      	ldr	r3, [r3, #24]
 8000366:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800036a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800036e:	6193      	str	r3, [r2, #24]
	TIM2->CCMR1 &= ~TIM_CCMR1_OC2M;
 8000370:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000374:	699b      	ldr	r3, [r3, #24]
 8000376:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800037a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800037e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000382:	6193      	str	r3, [r2, #24]
	TIM2->CCMR1 &= ~TIM_CCMR1_OC2PE;
 8000384:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000388:	699b      	ldr	r3, [r3, #24]
 800038a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800038e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000392:	6193      	str	r3, [r2, #24]

	//reset interrupt in channel 2 (interrupt is not used in this project).
	TIM2->DIER &= ~TIM_DIER_CC2IE;
 8000394:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000398:	68db      	ldr	r3, [r3, #12]
 800039a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800039e:	f023 0304 	bic.w	r3, r3, #4
 80003a2:	60d3      	str	r3, [r2, #12]

	//set the PWM in channel 2 of timer 2 as the output compare mode.
	TIM2->CCMR1 |= (TIM_CCMR1_OC2M_1 | TIM_CCMR1_OC2M_2);
 80003a4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80003a8:	699b      	ldr	r3, [r3, #24]
 80003aa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80003ae:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
 80003b2:	6193      	str	r3, [r2, #24]
	//enable the preload.
	TIM2->CCMR1 |= TIM_CCMR1_OC2PE;
 80003b4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80003b8:	699b      	ldr	r3, [r3, #24]
 80003ba:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80003be:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80003c2:	6193      	str	r3, [r2, #24]

	//set the output range to 75% (750 from 1000 (the PWM period)).
	TIM2->CCR2 = BRIGHTNESS;
 80003c4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80003c8:	f240 22ee 	movw	r2, #750	; 0x2ee
 80003cc:	639a      	str	r2, [r3, #56]	; 0x38
}
 80003ce:	bf00      	nop
 80003d0:	46bd      	mov	sp, r7
 80003d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d6:	4770      	bx	lr

080003d8 <LED_Alternate_Config>:

/**
 * @brief Initialize output pin (LED).
 * 
 */
void LED_Alternate_Config() {
 80003d8:	b480      	push	{r7}
 80003da:	af00      	add	r7, sp, #0
	//enable GPIOB in RCC register.
	RCC->AHBENR |= RCC_AHBENR_GPIOBEN;
 80003dc:	4b1d      	ldr	r3, [pc, #116]	; (8000454 <LED_Alternate_Config+0x7c>)
 80003de:	695b      	ldr	r3, [r3, #20]
 80003e0:	4a1c      	ldr	r2, [pc, #112]	; (8000454 <LED_Alternate_Config+0x7c>)
 80003e2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80003e6:	6153      	str	r3, [r2, #20]

	//resets the LED's pin MODE.
	GPIOB->MODER &= ~GPIO_MODER_MODER3;
 80003e8:	4b1b      	ldr	r3, [pc, #108]	; (8000458 <LED_Alternate_Config+0x80>)
 80003ea:	681b      	ldr	r3, [r3, #0]
 80003ec:	4a1a      	ldr	r2, [pc, #104]	; (8000458 <LED_Alternate_Config+0x80>)
 80003ee:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80003f2:	6013      	str	r3, [r2, #0]
	//resets the LED's pin OTYPE to 0 as push-pull.
	GPIOB->OTYPER &= ~GPIO_OTYPER_OT_3;
 80003f4:	4b18      	ldr	r3, [pc, #96]	; (8000458 <LED_Alternate_Config+0x80>)
 80003f6:	685b      	ldr	r3, [r3, #4]
 80003f8:	4a17      	ldr	r2, [pc, #92]	; (8000458 <LED_Alternate_Config+0x80>)
 80003fa:	f023 0308 	bic.w	r3, r3, #8
 80003fe:	6053      	str	r3, [r2, #4]
	//resets the LED's pin SPEED.
	GPIOB->OSPEEDR &= ~GPIO_OSPEEDER_OSPEEDR3;
 8000400:	4b15      	ldr	r3, [pc, #84]	; (8000458 <LED_Alternate_Config+0x80>)
 8000402:	689b      	ldr	r3, [r3, #8]
 8000404:	4a14      	ldr	r2, [pc, #80]	; (8000458 <LED_Alternate_Config+0x80>)
 8000406:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800040a:	6093      	str	r3, [r2, #8]


	//sets the LED's pin MODE to 0b10 as an alternated output.
	GPIOB->MODER |= GPIO_MODER_MODER3_1;
 800040c:	4b12      	ldr	r3, [pc, #72]	; (8000458 <LED_Alternate_Config+0x80>)
 800040e:	681b      	ldr	r3, [r3, #0]
 8000410:	4a11      	ldr	r2, [pc, #68]	; (8000458 <LED_Alternate_Config+0x80>)
 8000412:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000416:	6013      	str	r3, [r2, #0]
	//sets the LED's pin SPEED to medium.
	GPIOB->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR3_0;
 8000418:	4b0f      	ldr	r3, [pc, #60]	; (8000458 <LED_Alternate_Config+0x80>)
 800041a:	689b      	ldr	r3, [r3, #8]
 800041c:	4a0e      	ldr	r2, [pc, #56]	; (8000458 <LED_Alternate_Config+0x80>)
 800041e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000422:	6093      	str	r3, [r2, #8]
	//resets the LED's PUPD register.
	GPIOB->PUPDR &= ~GPIO_PUPDR_PUPDR3;
 8000424:	4b0c      	ldr	r3, [pc, #48]	; (8000458 <LED_Alternate_Config+0x80>)
 8000426:	68db      	ldr	r3, [r3, #12]
 8000428:	4a0b      	ldr	r2, [pc, #44]	; (8000458 <LED_Alternate_Config+0x80>)
 800042a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800042e:	60d3      	str	r3, [r2, #12]

	//resets the low alternate function for pin PB3.
	GPIOB->AFR[0] &= ~GPIO_AFRL_AFRL3;
 8000430:	4b09      	ldr	r3, [pc, #36]	; (8000458 <LED_Alternate_Config+0x80>)
 8000432:	6a1b      	ldr	r3, [r3, #32]
 8000434:	4a08      	ldr	r2, [pc, #32]	; (8000458 <LED_Alternate_Config+0x80>)
 8000436:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800043a:	6213      	str	r3, [r2, #32]
	//activate alternate function 1 to use timer 2 and channel 2 for PB3.
	GPIOB->AFR[0] |= (0b0001 << GPIO_AFRL_AFRL3_Pos);
 800043c:	4b06      	ldr	r3, [pc, #24]	; (8000458 <LED_Alternate_Config+0x80>)
 800043e:	6a1b      	ldr	r3, [r3, #32]
 8000440:	4a05      	ldr	r2, [pc, #20]	; (8000458 <LED_Alternate_Config+0x80>)
 8000442:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000446:	6213      	str	r3, [r2, #32]
}
 8000448:	bf00      	nop
 800044a:	46bd      	mov	sp, r7
 800044c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000450:	4770      	bx	lr
 8000452:	bf00      	nop
 8000454:	40021000 	.word	0x40021000
 8000458:	48000400 	.word	0x48000400

0800045c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 800045c:	b480      	push	{r7}
 800045e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000460:	b672      	cpsid	i
}
 8000462:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000464:	e7fe      	b.n	8000464 <Error_Handler+0x8>
	...

08000468 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000468:	b480      	push	{r7}
 800046a:	b083      	sub	sp, #12
 800046c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800046e:	4b0f      	ldr	r3, [pc, #60]	; (80004ac <HAL_MspInit+0x44>)
 8000470:	699b      	ldr	r3, [r3, #24]
 8000472:	4a0e      	ldr	r2, [pc, #56]	; (80004ac <HAL_MspInit+0x44>)
 8000474:	f043 0301 	orr.w	r3, r3, #1
 8000478:	6193      	str	r3, [r2, #24]
 800047a:	4b0c      	ldr	r3, [pc, #48]	; (80004ac <HAL_MspInit+0x44>)
 800047c:	699b      	ldr	r3, [r3, #24]
 800047e:	f003 0301 	and.w	r3, r3, #1
 8000482:	607b      	str	r3, [r7, #4]
 8000484:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000486:	4b09      	ldr	r3, [pc, #36]	; (80004ac <HAL_MspInit+0x44>)
 8000488:	69db      	ldr	r3, [r3, #28]
 800048a:	4a08      	ldr	r2, [pc, #32]	; (80004ac <HAL_MspInit+0x44>)
 800048c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000490:	61d3      	str	r3, [r2, #28]
 8000492:	4b06      	ldr	r3, [pc, #24]	; (80004ac <HAL_MspInit+0x44>)
 8000494:	69db      	ldr	r3, [r3, #28]
 8000496:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800049a:	603b      	str	r3, [r7, #0]
 800049c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800049e:	bf00      	nop
 80004a0:	370c      	adds	r7, #12
 80004a2:	46bd      	mov	sp, r7
 80004a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a8:	4770      	bx	lr
 80004aa:	bf00      	nop
 80004ac:	40021000 	.word	0x40021000

080004b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80004b0:	b480      	push	{r7}
 80004b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80004b4:	e7fe      	b.n	80004b4 <NMI_Handler+0x4>

080004b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80004b6:	b480      	push	{r7}
 80004b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004ba:	e7fe      	b.n	80004ba <HardFault_Handler+0x4>

080004bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80004bc:	b480      	push	{r7}
 80004be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80004c0:	e7fe      	b.n	80004c0 <MemManage_Handler+0x4>

080004c2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80004c2:	b480      	push	{r7}
 80004c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80004c6:	e7fe      	b.n	80004c6 <BusFault_Handler+0x4>

080004c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80004c8:	b480      	push	{r7}
 80004ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80004cc:	e7fe      	b.n	80004cc <UsageFault_Handler+0x4>

080004ce <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80004ce:	b480      	push	{r7}
 80004d0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80004d2:	bf00      	nop
 80004d4:	46bd      	mov	sp, r7
 80004d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004da:	4770      	bx	lr

080004dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80004dc:	b480      	push	{r7}
 80004de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80004e0:	bf00      	nop
 80004e2:	46bd      	mov	sp, r7
 80004e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e8:	4770      	bx	lr

080004ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80004ea:	b480      	push	{r7}
 80004ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80004ee:	bf00      	nop
 80004f0:	46bd      	mov	sp, r7
 80004f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f6:	4770      	bx	lr

080004f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80004fc:	f000 f884 	bl	8000608 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000500:	bf00      	nop
 8000502:	bd80      	pop	{r7, pc}

08000504 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000504:	b480      	push	{r7}
 8000506:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000508:	4b06      	ldr	r3, [pc, #24]	; (8000524 <SystemInit+0x20>)
 800050a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800050e:	4a05      	ldr	r2, [pc, #20]	; (8000524 <SystemInit+0x20>)
 8000510:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000514:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000518:	bf00      	nop
 800051a:	46bd      	mov	sp, r7
 800051c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000520:	4770      	bx	lr
 8000522:	bf00      	nop
 8000524:	e000ed00 	.word	0xe000ed00

08000528 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000528:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000560 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800052c:	f7ff ffea 	bl	8000504 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000530:	480c      	ldr	r0, [pc, #48]	; (8000564 <LoopForever+0x6>)
  ldr r1, =_edata
 8000532:	490d      	ldr	r1, [pc, #52]	; (8000568 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000534:	4a0d      	ldr	r2, [pc, #52]	; (800056c <LoopForever+0xe>)
  movs r3, #0
 8000536:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000538:	e002      	b.n	8000540 <LoopCopyDataInit>

0800053a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800053a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800053c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800053e:	3304      	adds	r3, #4

08000540 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000540:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000542:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000544:	d3f9      	bcc.n	800053a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000546:	4a0a      	ldr	r2, [pc, #40]	; (8000570 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000548:	4c0a      	ldr	r4, [pc, #40]	; (8000574 <LoopForever+0x16>)
  movs r3, #0
 800054a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800054c:	e001      	b.n	8000552 <LoopFillZerobss>

0800054e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800054e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000550:	3204      	adds	r2, #4

08000552 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000552:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000554:	d3fb      	bcc.n	800054e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000556:	f001 fd29 	bl	8001fac <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800055a:	f7ff fe3b 	bl	80001d4 <main>

0800055e <LoopForever>:

LoopForever:
    b LoopForever
 800055e:	e7fe      	b.n	800055e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000560:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000564:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000568:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800056c:	08002044 	.word	0x08002044
  ldr r2, =_sbss
 8000570:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000574:	2000002c 	.word	0x2000002c

08000578 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000578:	e7fe      	b.n	8000578 <ADC1_2_IRQHandler>
	...

0800057c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000580:	4b08      	ldr	r3, [pc, #32]	; (80005a4 <HAL_Init+0x28>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	4a07      	ldr	r2, [pc, #28]	; (80005a4 <HAL_Init+0x28>)
 8000586:	f043 0310 	orr.w	r3, r3, #16
 800058a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800058c:	2003      	movs	r0, #3
 800058e:	f000 f90d 	bl	80007ac <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000592:	200f      	movs	r0, #15
 8000594:	f000 f808 	bl	80005a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000598:	f7ff ff66 	bl	8000468 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800059c:	2300      	movs	r3, #0
}
 800059e:	4618      	mov	r0, r3
 80005a0:	bd80      	pop	{r7, pc}
 80005a2:	bf00      	nop
 80005a4:	40022000 	.word	0x40022000

080005a8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b082      	sub	sp, #8
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005b0:	4b12      	ldr	r3, [pc, #72]	; (80005fc <HAL_InitTick+0x54>)
 80005b2:	681a      	ldr	r2, [r3, #0]
 80005b4:	4b12      	ldr	r3, [pc, #72]	; (8000600 <HAL_InitTick+0x58>)
 80005b6:	781b      	ldrb	r3, [r3, #0]
 80005b8:	4619      	mov	r1, r3
 80005ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005be:	fbb3 f3f1 	udiv	r3, r3, r1
 80005c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80005c6:	4618      	mov	r0, r3
 80005c8:	f000 f917 	bl	80007fa <HAL_SYSTICK_Config>
 80005cc:	4603      	mov	r3, r0
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d001      	beq.n	80005d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80005d2:	2301      	movs	r3, #1
 80005d4:	e00e      	b.n	80005f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	2b0f      	cmp	r3, #15
 80005da:	d80a      	bhi.n	80005f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005dc:	2200      	movs	r2, #0
 80005de:	6879      	ldr	r1, [r7, #4]
 80005e0:	f04f 30ff 	mov.w	r0, #4294967295
 80005e4:	f000 f8ed 	bl	80007c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005e8:	4a06      	ldr	r2, [pc, #24]	; (8000604 <HAL_InitTick+0x5c>)
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80005ee:	2300      	movs	r3, #0
 80005f0:	e000      	b.n	80005f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80005f2:	2301      	movs	r3, #1
}
 80005f4:	4618      	mov	r0, r3
 80005f6:	3708      	adds	r7, #8
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bd80      	pop	{r7, pc}
 80005fc:	20000000 	.word	0x20000000
 8000600:	20000008 	.word	0x20000008
 8000604:	20000004 	.word	0x20000004

08000608 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000608:	b480      	push	{r7}
 800060a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800060c:	4b06      	ldr	r3, [pc, #24]	; (8000628 <HAL_IncTick+0x20>)
 800060e:	781b      	ldrb	r3, [r3, #0]
 8000610:	461a      	mov	r2, r3
 8000612:	4b06      	ldr	r3, [pc, #24]	; (800062c <HAL_IncTick+0x24>)
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	4413      	add	r3, r2
 8000618:	4a04      	ldr	r2, [pc, #16]	; (800062c <HAL_IncTick+0x24>)
 800061a:	6013      	str	r3, [r2, #0]
}
 800061c:	bf00      	nop
 800061e:	46bd      	mov	sp, r7
 8000620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000624:	4770      	bx	lr
 8000626:	bf00      	nop
 8000628:	20000008 	.word	0x20000008
 800062c:	20000028 	.word	0x20000028

08000630 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000630:	b480      	push	{r7}
 8000632:	af00      	add	r7, sp, #0
  return uwTick;  
 8000634:	4b03      	ldr	r3, [pc, #12]	; (8000644 <HAL_GetTick+0x14>)
 8000636:	681b      	ldr	r3, [r3, #0]
}
 8000638:	4618      	mov	r0, r3
 800063a:	46bd      	mov	sp, r7
 800063c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000640:	4770      	bx	lr
 8000642:	bf00      	nop
 8000644:	20000028 	.word	0x20000028

08000648 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000648:	b480      	push	{r7}
 800064a:	b085      	sub	sp, #20
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	f003 0307 	and.w	r3, r3, #7
 8000656:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000658:	4b0c      	ldr	r3, [pc, #48]	; (800068c <__NVIC_SetPriorityGrouping+0x44>)
 800065a:	68db      	ldr	r3, [r3, #12]
 800065c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800065e:	68ba      	ldr	r2, [r7, #8]
 8000660:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000664:	4013      	ands	r3, r2
 8000666:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000668:	68fb      	ldr	r3, [r7, #12]
 800066a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800066c:	68bb      	ldr	r3, [r7, #8]
 800066e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000670:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000674:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000678:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800067a:	4a04      	ldr	r2, [pc, #16]	; (800068c <__NVIC_SetPriorityGrouping+0x44>)
 800067c:	68bb      	ldr	r3, [r7, #8]
 800067e:	60d3      	str	r3, [r2, #12]
}
 8000680:	bf00      	nop
 8000682:	3714      	adds	r7, #20
 8000684:	46bd      	mov	sp, r7
 8000686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068a:	4770      	bx	lr
 800068c:	e000ed00 	.word	0xe000ed00

08000690 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000690:	b480      	push	{r7}
 8000692:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000694:	4b04      	ldr	r3, [pc, #16]	; (80006a8 <__NVIC_GetPriorityGrouping+0x18>)
 8000696:	68db      	ldr	r3, [r3, #12]
 8000698:	0a1b      	lsrs	r3, r3, #8
 800069a:	f003 0307 	and.w	r3, r3, #7
}
 800069e:	4618      	mov	r0, r3
 80006a0:	46bd      	mov	sp, r7
 80006a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a6:	4770      	bx	lr
 80006a8:	e000ed00 	.word	0xe000ed00

080006ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006ac:	b480      	push	{r7}
 80006ae:	b083      	sub	sp, #12
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	4603      	mov	r3, r0
 80006b4:	6039      	str	r1, [r7, #0]
 80006b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006bc:	2b00      	cmp	r3, #0
 80006be:	db0a      	blt.n	80006d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006c0:	683b      	ldr	r3, [r7, #0]
 80006c2:	b2da      	uxtb	r2, r3
 80006c4:	490c      	ldr	r1, [pc, #48]	; (80006f8 <__NVIC_SetPriority+0x4c>)
 80006c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006ca:	0112      	lsls	r2, r2, #4
 80006cc:	b2d2      	uxtb	r2, r2
 80006ce:	440b      	add	r3, r1
 80006d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006d4:	e00a      	b.n	80006ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006d6:	683b      	ldr	r3, [r7, #0]
 80006d8:	b2da      	uxtb	r2, r3
 80006da:	4908      	ldr	r1, [pc, #32]	; (80006fc <__NVIC_SetPriority+0x50>)
 80006dc:	79fb      	ldrb	r3, [r7, #7]
 80006de:	f003 030f 	and.w	r3, r3, #15
 80006e2:	3b04      	subs	r3, #4
 80006e4:	0112      	lsls	r2, r2, #4
 80006e6:	b2d2      	uxtb	r2, r2
 80006e8:	440b      	add	r3, r1
 80006ea:	761a      	strb	r2, [r3, #24]
}
 80006ec:	bf00      	nop
 80006ee:	370c      	adds	r7, #12
 80006f0:	46bd      	mov	sp, r7
 80006f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f6:	4770      	bx	lr
 80006f8:	e000e100 	.word	0xe000e100
 80006fc:	e000ed00 	.word	0xe000ed00

08000700 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000700:	b480      	push	{r7}
 8000702:	b089      	sub	sp, #36	; 0x24
 8000704:	af00      	add	r7, sp, #0
 8000706:	60f8      	str	r0, [r7, #12]
 8000708:	60b9      	str	r1, [r7, #8]
 800070a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800070c:	68fb      	ldr	r3, [r7, #12]
 800070e:	f003 0307 	and.w	r3, r3, #7
 8000712:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000714:	69fb      	ldr	r3, [r7, #28]
 8000716:	f1c3 0307 	rsb	r3, r3, #7
 800071a:	2b04      	cmp	r3, #4
 800071c:	bf28      	it	cs
 800071e:	2304      	movcs	r3, #4
 8000720:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000722:	69fb      	ldr	r3, [r7, #28]
 8000724:	3304      	adds	r3, #4
 8000726:	2b06      	cmp	r3, #6
 8000728:	d902      	bls.n	8000730 <NVIC_EncodePriority+0x30>
 800072a:	69fb      	ldr	r3, [r7, #28]
 800072c:	3b03      	subs	r3, #3
 800072e:	e000      	b.n	8000732 <NVIC_EncodePriority+0x32>
 8000730:	2300      	movs	r3, #0
 8000732:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000734:	f04f 32ff 	mov.w	r2, #4294967295
 8000738:	69bb      	ldr	r3, [r7, #24]
 800073a:	fa02 f303 	lsl.w	r3, r2, r3
 800073e:	43da      	mvns	r2, r3
 8000740:	68bb      	ldr	r3, [r7, #8]
 8000742:	401a      	ands	r2, r3
 8000744:	697b      	ldr	r3, [r7, #20]
 8000746:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000748:	f04f 31ff 	mov.w	r1, #4294967295
 800074c:	697b      	ldr	r3, [r7, #20]
 800074e:	fa01 f303 	lsl.w	r3, r1, r3
 8000752:	43d9      	mvns	r1, r3
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000758:	4313      	orrs	r3, r2
         );
}
 800075a:	4618      	mov	r0, r3
 800075c:	3724      	adds	r7, #36	; 0x24
 800075e:	46bd      	mov	sp, r7
 8000760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000764:	4770      	bx	lr
	...

08000768 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b082      	sub	sp, #8
 800076c:	af00      	add	r7, sp, #0
 800076e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	3b01      	subs	r3, #1
 8000774:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000778:	d301      	bcc.n	800077e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800077a:	2301      	movs	r3, #1
 800077c:	e00f      	b.n	800079e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800077e:	4a0a      	ldr	r2, [pc, #40]	; (80007a8 <SysTick_Config+0x40>)
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	3b01      	subs	r3, #1
 8000784:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000786:	210f      	movs	r1, #15
 8000788:	f04f 30ff 	mov.w	r0, #4294967295
 800078c:	f7ff ff8e 	bl	80006ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000790:	4b05      	ldr	r3, [pc, #20]	; (80007a8 <SysTick_Config+0x40>)
 8000792:	2200      	movs	r2, #0
 8000794:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000796:	4b04      	ldr	r3, [pc, #16]	; (80007a8 <SysTick_Config+0x40>)
 8000798:	2207      	movs	r2, #7
 800079a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800079c:	2300      	movs	r3, #0
}
 800079e:	4618      	mov	r0, r3
 80007a0:	3708      	adds	r7, #8
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	e000e010 	.word	0xe000e010

080007ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b082      	sub	sp, #8
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80007b4:	6878      	ldr	r0, [r7, #4]
 80007b6:	f7ff ff47 	bl	8000648 <__NVIC_SetPriorityGrouping>
}
 80007ba:	bf00      	nop
 80007bc:	3708      	adds	r7, #8
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}

080007c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007c2:	b580      	push	{r7, lr}
 80007c4:	b086      	sub	sp, #24
 80007c6:	af00      	add	r7, sp, #0
 80007c8:	4603      	mov	r3, r0
 80007ca:	60b9      	str	r1, [r7, #8]
 80007cc:	607a      	str	r2, [r7, #4]
 80007ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80007d0:	2300      	movs	r3, #0
 80007d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80007d4:	f7ff ff5c 	bl	8000690 <__NVIC_GetPriorityGrouping>
 80007d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80007da:	687a      	ldr	r2, [r7, #4]
 80007dc:	68b9      	ldr	r1, [r7, #8]
 80007de:	6978      	ldr	r0, [r7, #20]
 80007e0:	f7ff ff8e 	bl	8000700 <NVIC_EncodePriority>
 80007e4:	4602      	mov	r2, r0
 80007e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007ea:	4611      	mov	r1, r2
 80007ec:	4618      	mov	r0, r3
 80007ee:	f7ff ff5d 	bl	80006ac <__NVIC_SetPriority>
}
 80007f2:	bf00      	nop
 80007f4:	3718      	adds	r7, #24
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}

080007fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80007fa:	b580      	push	{r7, lr}
 80007fc:	b082      	sub	sp, #8
 80007fe:	af00      	add	r7, sp, #0
 8000800:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000802:	6878      	ldr	r0, [r7, #4]
 8000804:	f7ff ffb0 	bl	8000768 <SysTick_Config>
 8000808:	4603      	mov	r3, r0
}
 800080a:	4618      	mov	r0, r3
 800080c:	3708      	adds	r7, #8
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}
	...

08000814 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000814:	b480      	push	{r7}
 8000816:	b087      	sub	sp, #28
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
 800081c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800081e:	2300      	movs	r3, #0
 8000820:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000822:	e160      	b.n	8000ae6 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000824:	683b      	ldr	r3, [r7, #0]
 8000826:	681a      	ldr	r2, [r3, #0]
 8000828:	2101      	movs	r1, #1
 800082a:	697b      	ldr	r3, [r7, #20]
 800082c:	fa01 f303 	lsl.w	r3, r1, r3
 8000830:	4013      	ands	r3, r2
 8000832:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	2b00      	cmp	r3, #0
 8000838:	f000 8152 	beq.w	8000ae0 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800083c:	683b      	ldr	r3, [r7, #0]
 800083e:	685b      	ldr	r3, [r3, #4]
 8000840:	f003 0303 	and.w	r3, r3, #3
 8000844:	2b01      	cmp	r3, #1
 8000846:	d005      	beq.n	8000854 <HAL_GPIO_Init+0x40>
 8000848:	683b      	ldr	r3, [r7, #0]
 800084a:	685b      	ldr	r3, [r3, #4]
 800084c:	f003 0303 	and.w	r3, r3, #3
 8000850:	2b02      	cmp	r3, #2
 8000852:	d130      	bne.n	80008b6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	689b      	ldr	r3, [r3, #8]
 8000858:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800085a:	697b      	ldr	r3, [r7, #20]
 800085c:	005b      	lsls	r3, r3, #1
 800085e:	2203      	movs	r2, #3
 8000860:	fa02 f303 	lsl.w	r3, r2, r3
 8000864:	43db      	mvns	r3, r3
 8000866:	693a      	ldr	r2, [r7, #16]
 8000868:	4013      	ands	r3, r2
 800086a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800086c:	683b      	ldr	r3, [r7, #0]
 800086e:	68da      	ldr	r2, [r3, #12]
 8000870:	697b      	ldr	r3, [r7, #20]
 8000872:	005b      	lsls	r3, r3, #1
 8000874:	fa02 f303 	lsl.w	r3, r2, r3
 8000878:	693a      	ldr	r2, [r7, #16]
 800087a:	4313      	orrs	r3, r2
 800087c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	693a      	ldr	r2, [r7, #16]
 8000882:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	685b      	ldr	r3, [r3, #4]
 8000888:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800088a:	2201      	movs	r2, #1
 800088c:	697b      	ldr	r3, [r7, #20]
 800088e:	fa02 f303 	lsl.w	r3, r2, r3
 8000892:	43db      	mvns	r3, r3
 8000894:	693a      	ldr	r2, [r7, #16]
 8000896:	4013      	ands	r3, r2
 8000898:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800089a:	683b      	ldr	r3, [r7, #0]
 800089c:	685b      	ldr	r3, [r3, #4]
 800089e:	091b      	lsrs	r3, r3, #4
 80008a0:	f003 0201 	and.w	r2, r3, #1
 80008a4:	697b      	ldr	r3, [r7, #20]
 80008a6:	fa02 f303 	lsl.w	r3, r2, r3
 80008aa:	693a      	ldr	r2, [r7, #16]
 80008ac:	4313      	orrs	r3, r2
 80008ae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	693a      	ldr	r2, [r7, #16]
 80008b4:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80008b6:	683b      	ldr	r3, [r7, #0]
 80008b8:	685b      	ldr	r3, [r3, #4]
 80008ba:	f003 0303 	and.w	r3, r3, #3
 80008be:	2b03      	cmp	r3, #3
 80008c0:	d017      	beq.n	80008f2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	68db      	ldr	r3, [r3, #12]
 80008c6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80008c8:	697b      	ldr	r3, [r7, #20]
 80008ca:	005b      	lsls	r3, r3, #1
 80008cc:	2203      	movs	r2, #3
 80008ce:	fa02 f303 	lsl.w	r3, r2, r3
 80008d2:	43db      	mvns	r3, r3
 80008d4:	693a      	ldr	r2, [r7, #16]
 80008d6:	4013      	ands	r3, r2
 80008d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80008da:	683b      	ldr	r3, [r7, #0]
 80008dc:	689a      	ldr	r2, [r3, #8]
 80008de:	697b      	ldr	r3, [r7, #20]
 80008e0:	005b      	lsls	r3, r3, #1
 80008e2:	fa02 f303 	lsl.w	r3, r2, r3
 80008e6:	693a      	ldr	r2, [r7, #16]
 80008e8:	4313      	orrs	r3, r2
 80008ea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	693a      	ldr	r2, [r7, #16]
 80008f0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80008f2:	683b      	ldr	r3, [r7, #0]
 80008f4:	685b      	ldr	r3, [r3, #4]
 80008f6:	f003 0303 	and.w	r3, r3, #3
 80008fa:	2b02      	cmp	r3, #2
 80008fc:	d123      	bne.n	8000946 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80008fe:	697b      	ldr	r3, [r7, #20]
 8000900:	08da      	lsrs	r2, r3, #3
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	3208      	adds	r2, #8
 8000906:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800090a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800090c:	697b      	ldr	r3, [r7, #20]
 800090e:	f003 0307 	and.w	r3, r3, #7
 8000912:	009b      	lsls	r3, r3, #2
 8000914:	220f      	movs	r2, #15
 8000916:	fa02 f303 	lsl.w	r3, r2, r3
 800091a:	43db      	mvns	r3, r3
 800091c:	693a      	ldr	r2, [r7, #16]
 800091e:	4013      	ands	r3, r2
 8000920:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000922:	683b      	ldr	r3, [r7, #0]
 8000924:	691a      	ldr	r2, [r3, #16]
 8000926:	697b      	ldr	r3, [r7, #20]
 8000928:	f003 0307 	and.w	r3, r3, #7
 800092c:	009b      	lsls	r3, r3, #2
 800092e:	fa02 f303 	lsl.w	r3, r2, r3
 8000932:	693a      	ldr	r2, [r7, #16]
 8000934:	4313      	orrs	r3, r2
 8000936:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000938:	697b      	ldr	r3, [r7, #20]
 800093a:	08da      	lsrs	r2, r3, #3
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	3208      	adds	r2, #8
 8000940:	6939      	ldr	r1, [r7, #16]
 8000942:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800094c:	697b      	ldr	r3, [r7, #20]
 800094e:	005b      	lsls	r3, r3, #1
 8000950:	2203      	movs	r2, #3
 8000952:	fa02 f303 	lsl.w	r3, r2, r3
 8000956:	43db      	mvns	r3, r3
 8000958:	693a      	ldr	r2, [r7, #16]
 800095a:	4013      	ands	r3, r2
 800095c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800095e:	683b      	ldr	r3, [r7, #0]
 8000960:	685b      	ldr	r3, [r3, #4]
 8000962:	f003 0203 	and.w	r2, r3, #3
 8000966:	697b      	ldr	r3, [r7, #20]
 8000968:	005b      	lsls	r3, r3, #1
 800096a:	fa02 f303 	lsl.w	r3, r2, r3
 800096e:	693a      	ldr	r2, [r7, #16]
 8000970:	4313      	orrs	r3, r2
 8000972:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	693a      	ldr	r2, [r7, #16]
 8000978:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800097a:	683b      	ldr	r3, [r7, #0]
 800097c:	685b      	ldr	r3, [r3, #4]
 800097e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000982:	2b00      	cmp	r3, #0
 8000984:	f000 80ac 	beq.w	8000ae0 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000988:	4b5e      	ldr	r3, [pc, #376]	; (8000b04 <HAL_GPIO_Init+0x2f0>)
 800098a:	699b      	ldr	r3, [r3, #24]
 800098c:	4a5d      	ldr	r2, [pc, #372]	; (8000b04 <HAL_GPIO_Init+0x2f0>)
 800098e:	f043 0301 	orr.w	r3, r3, #1
 8000992:	6193      	str	r3, [r2, #24]
 8000994:	4b5b      	ldr	r3, [pc, #364]	; (8000b04 <HAL_GPIO_Init+0x2f0>)
 8000996:	699b      	ldr	r3, [r3, #24]
 8000998:	f003 0301 	and.w	r3, r3, #1
 800099c:	60bb      	str	r3, [r7, #8]
 800099e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80009a0:	4a59      	ldr	r2, [pc, #356]	; (8000b08 <HAL_GPIO_Init+0x2f4>)
 80009a2:	697b      	ldr	r3, [r7, #20]
 80009a4:	089b      	lsrs	r3, r3, #2
 80009a6:	3302      	adds	r3, #2
 80009a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009ac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80009ae:	697b      	ldr	r3, [r7, #20]
 80009b0:	f003 0303 	and.w	r3, r3, #3
 80009b4:	009b      	lsls	r3, r3, #2
 80009b6:	220f      	movs	r2, #15
 80009b8:	fa02 f303 	lsl.w	r3, r2, r3
 80009bc:	43db      	mvns	r3, r3
 80009be:	693a      	ldr	r2, [r7, #16]
 80009c0:	4013      	ands	r3, r2
 80009c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80009ca:	d025      	beq.n	8000a18 <HAL_GPIO_Init+0x204>
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	4a4f      	ldr	r2, [pc, #316]	; (8000b0c <HAL_GPIO_Init+0x2f8>)
 80009d0:	4293      	cmp	r3, r2
 80009d2:	d01f      	beq.n	8000a14 <HAL_GPIO_Init+0x200>
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	4a4e      	ldr	r2, [pc, #312]	; (8000b10 <HAL_GPIO_Init+0x2fc>)
 80009d8:	4293      	cmp	r3, r2
 80009da:	d019      	beq.n	8000a10 <HAL_GPIO_Init+0x1fc>
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	4a4d      	ldr	r2, [pc, #308]	; (8000b14 <HAL_GPIO_Init+0x300>)
 80009e0:	4293      	cmp	r3, r2
 80009e2:	d013      	beq.n	8000a0c <HAL_GPIO_Init+0x1f8>
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	4a4c      	ldr	r2, [pc, #304]	; (8000b18 <HAL_GPIO_Init+0x304>)
 80009e8:	4293      	cmp	r3, r2
 80009ea:	d00d      	beq.n	8000a08 <HAL_GPIO_Init+0x1f4>
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	4a4b      	ldr	r2, [pc, #300]	; (8000b1c <HAL_GPIO_Init+0x308>)
 80009f0:	4293      	cmp	r3, r2
 80009f2:	d007      	beq.n	8000a04 <HAL_GPIO_Init+0x1f0>
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	4a4a      	ldr	r2, [pc, #296]	; (8000b20 <HAL_GPIO_Init+0x30c>)
 80009f8:	4293      	cmp	r3, r2
 80009fa:	d101      	bne.n	8000a00 <HAL_GPIO_Init+0x1ec>
 80009fc:	2306      	movs	r3, #6
 80009fe:	e00c      	b.n	8000a1a <HAL_GPIO_Init+0x206>
 8000a00:	2307      	movs	r3, #7
 8000a02:	e00a      	b.n	8000a1a <HAL_GPIO_Init+0x206>
 8000a04:	2305      	movs	r3, #5
 8000a06:	e008      	b.n	8000a1a <HAL_GPIO_Init+0x206>
 8000a08:	2304      	movs	r3, #4
 8000a0a:	e006      	b.n	8000a1a <HAL_GPIO_Init+0x206>
 8000a0c:	2303      	movs	r3, #3
 8000a0e:	e004      	b.n	8000a1a <HAL_GPIO_Init+0x206>
 8000a10:	2302      	movs	r3, #2
 8000a12:	e002      	b.n	8000a1a <HAL_GPIO_Init+0x206>
 8000a14:	2301      	movs	r3, #1
 8000a16:	e000      	b.n	8000a1a <HAL_GPIO_Init+0x206>
 8000a18:	2300      	movs	r3, #0
 8000a1a:	697a      	ldr	r2, [r7, #20]
 8000a1c:	f002 0203 	and.w	r2, r2, #3
 8000a20:	0092      	lsls	r2, r2, #2
 8000a22:	4093      	lsls	r3, r2
 8000a24:	693a      	ldr	r2, [r7, #16]
 8000a26:	4313      	orrs	r3, r2
 8000a28:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000a2a:	4937      	ldr	r1, [pc, #220]	; (8000b08 <HAL_GPIO_Init+0x2f4>)
 8000a2c:	697b      	ldr	r3, [r7, #20]
 8000a2e:	089b      	lsrs	r3, r3, #2
 8000a30:	3302      	adds	r3, #2
 8000a32:	693a      	ldr	r2, [r7, #16]
 8000a34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000a38:	4b3a      	ldr	r3, [pc, #232]	; (8000b24 <HAL_GPIO_Init+0x310>)
 8000a3a:	689b      	ldr	r3, [r3, #8]
 8000a3c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a3e:	68fb      	ldr	r3, [r7, #12]
 8000a40:	43db      	mvns	r3, r3
 8000a42:	693a      	ldr	r2, [r7, #16]
 8000a44:	4013      	ands	r3, r2
 8000a46:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000a48:	683b      	ldr	r3, [r7, #0]
 8000a4a:	685b      	ldr	r3, [r3, #4]
 8000a4c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d003      	beq.n	8000a5c <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8000a54:	693a      	ldr	r2, [r7, #16]
 8000a56:	68fb      	ldr	r3, [r7, #12]
 8000a58:	4313      	orrs	r3, r2
 8000a5a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000a5c:	4a31      	ldr	r2, [pc, #196]	; (8000b24 <HAL_GPIO_Init+0x310>)
 8000a5e:	693b      	ldr	r3, [r7, #16]
 8000a60:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000a62:	4b30      	ldr	r3, [pc, #192]	; (8000b24 <HAL_GPIO_Init+0x310>)
 8000a64:	68db      	ldr	r3, [r3, #12]
 8000a66:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a68:	68fb      	ldr	r3, [r7, #12]
 8000a6a:	43db      	mvns	r3, r3
 8000a6c:	693a      	ldr	r2, [r7, #16]
 8000a6e:	4013      	ands	r3, r2
 8000a70:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000a72:	683b      	ldr	r3, [r7, #0]
 8000a74:	685b      	ldr	r3, [r3, #4]
 8000a76:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d003      	beq.n	8000a86 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8000a7e:	693a      	ldr	r2, [r7, #16]
 8000a80:	68fb      	ldr	r3, [r7, #12]
 8000a82:	4313      	orrs	r3, r2
 8000a84:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000a86:	4a27      	ldr	r2, [pc, #156]	; (8000b24 <HAL_GPIO_Init+0x310>)
 8000a88:	693b      	ldr	r3, [r7, #16]
 8000a8a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000a8c:	4b25      	ldr	r3, [pc, #148]	; (8000b24 <HAL_GPIO_Init+0x310>)
 8000a8e:	685b      	ldr	r3, [r3, #4]
 8000a90:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a92:	68fb      	ldr	r3, [r7, #12]
 8000a94:	43db      	mvns	r3, r3
 8000a96:	693a      	ldr	r2, [r7, #16]
 8000a98:	4013      	ands	r3, r2
 8000a9a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000a9c:	683b      	ldr	r3, [r7, #0]
 8000a9e:	685b      	ldr	r3, [r3, #4]
 8000aa0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d003      	beq.n	8000ab0 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8000aa8:	693a      	ldr	r2, [r7, #16]
 8000aaa:	68fb      	ldr	r3, [r7, #12]
 8000aac:	4313      	orrs	r3, r2
 8000aae:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000ab0:	4a1c      	ldr	r2, [pc, #112]	; (8000b24 <HAL_GPIO_Init+0x310>)
 8000ab2:	693b      	ldr	r3, [r7, #16]
 8000ab4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000ab6:	4b1b      	ldr	r3, [pc, #108]	; (8000b24 <HAL_GPIO_Init+0x310>)
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000abc:	68fb      	ldr	r3, [r7, #12]
 8000abe:	43db      	mvns	r3, r3
 8000ac0:	693a      	ldr	r2, [r7, #16]
 8000ac2:	4013      	ands	r3, r2
 8000ac4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000ac6:	683b      	ldr	r3, [r7, #0]
 8000ac8:	685b      	ldr	r3, [r3, #4]
 8000aca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d003      	beq.n	8000ada <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8000ad2:	693a      	ldr	r2, [r7, #16]
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	4313      	orrs	r3, r2
 8000ad8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000ada:	4a12      	ldr	r2, [pc, #72]	; (8000b24 <HAL_GPIO_Init+0x310>)
 8000adc:	693b      	ldr	r3, [r7, #16]
 8000ade:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000ae0:	697b      	ldr	r3, [r7, #20]
 8000ae2:	3301      	adds	r3, #1
 8000ae4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ae6:	683b      	ldr	r3, [r7, #0]
 8000ae8:	681a      	ldr	r2, [r3, #0]
 8000aea:	697b      	ldr	r3, [r7, #20]
 8000aec:	fa22 f303 	lsr.w	r3, r2, r3
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	f47f ae97 	bne.w	8000824 <HAL_GPIO_Init+0x10>
  }
}
 8000af6:	bf00      	nop
 8000af8:	bf00      	nop
 8000afa:	371c      	adds	r7, #28
 8000afc:	46bd      	mov	sp, r7
 8000afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b02:	4770      	bx	lr
 8000b04:	40021000 	.word	0x40021000
 8000b08:	40010000 	.word	0x40010000
 8000b0c:	48000400 	.word	0x48000400
 8000b10:	48000800 	.word	0x48000800
 8000b14:	48000c00 	.word	0x48000c00
 8000b18:	48001000 	.word	0x48001000
 8000b1c:	48001400 	.word	0x48001400
 8000b20:	48001800 	.word	0x48001800
 8000b24:	40010400 	.word	0x40010400

08000b28 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8000b2e:	af00      	add	r7, sp, #0
 8000b30:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000b34:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8000b38:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000b3a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000b3e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d102      	bne.n	8000b4e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8000b48:	2301      	movs	r3, #1
 8000b4a:	f001 b83a 	b.w	8001bc2 <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b4e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000b52:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	f003 0301 	and.w	r3, r3, #1
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	f000 816f 	beq.w	8000e42 <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000b64:	4bb5      	ldr	r3, [pc, #724]	; (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000b66:	685b      	ldr	r3, [r3, #4]
 8000b68:	f003 030c 	and.w	r3, r3, #12
 8000b6c:	2b04      	cmp	r3, #4
 8000b6e:	d00c      	beq.n	8000b8a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000b70:	4bb2      	ldr	r3, [pc, #712]	; (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000b72:	685b      	ldr	r3, [r3, #4]
 8000b74:	f003 030c 	and.w	r3, r3, #12
 8000b78:	2b08      	cmp	r3, #8
 8000b7a:	d15c      	bne.n	8000c36 <HAL_RCC_OscConfig+0x10e>
 8000b7c:	4baf      	ldr	r3, [pc, #700]	; (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000b7e:	685b      	ldr	r3, [r3, #4]
 8000b80:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8000b84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b88:	d155      	bne.n	8000c36 <HAL_RCC_OscConfig+0x10e>
 8000b8a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000b8e:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b92:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8000b96:	fa93 f3a3 	rbit	r3, r3
 8000b9a:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000b9e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ba2:	fab3 f383 	clz	r3, r3
 8000ba6:	b2db      	uxtb	r3, r3
 8000ba8:	095b      	lsrs	r3, r3, #5
 8000baa:	b2db      	uxtb	r3, r3
 8000bac:	f043 0301 	orr.w	r3, r3, #1
 8000bb0:	b2db      	uxtb	r3, r3
 8000bb2:	2b01      	cmp	r3, #1
 8000bb4:	d102      	bne.n	8000bbc <HAL_RCC_OscConfig+0x94>
 8000bb6:	4ba1      	ldr	r3, [pc, #644]	; (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	e015      	b.n	8000be8 <HAL_RCC_OscConfig+0xc0>
 8000bbc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000bc0:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bc4:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8000bc8:	fa93 f3a3 	rbit	r3, r3
 8000bcc:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8000bd0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000bd4:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000bd8:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8000bdc:	fa93 f3a3 	rbit	r3, r3
 8000be0:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000be4:	4b95      	ldr	r3, [pc, #596]	; (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000be8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000bec:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8000bf0:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8000bf4:	fa92 f2a2 	rbit	r2, r2
 8000bf8:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8000bfc:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000c00:	fab2 f282 	clz	r2, r2
 8000c04:	b2d2      	uxtb	r2, r2
 8000c06:	f042 0220 	orr.w	r2, r2, #32
 8000c0a:	b2d2      	uxtb	r2, r2
 8000c0c:	f002 021f 	and.w	r2, r2, #31
 8000c10:	2101      	movs	r1, #1
 8000c12:	fa01 f202 	lsl.w	r2, r1, r2
 8000c16:	4013      	ands	r3, r2
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	f000 8111 	beq.w	8000e40 <HAL_RCC_OscConfig+0x318>
 8000c1e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000c22:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	685b      	ldr	r3, [r3, #4]
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	f040 8108 	bne.w	8000e40 <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 8000c30:	2301      	movs	r3, #1
 8000c32:	f000 bfc6 	b.w	8001bc2 <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c36:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000c3a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	685b      	ldr	r3, [r3, #4]
 8000c42:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c46:	d106      	bne.n	8000c56 <HAL_RCC_OscConfig+0x12e>
 8000c48:	4b7c      	ldr	r3, [pc, #496]	; (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	4a7b      	ldr	r2, [pc, #492]	; (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000c4e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c52:	6013      	str	r3, [r2, #0]
 8000c54:	e036      	b.n	8000cc4 <HAL_RCC_OscConfig+0x19c>
 8000c56:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000c5a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	685b      	ldr	r3, [r3, #4]
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d10c      	bne.n	8000c80 <HAL_RCC_OscConfig+0x158>
 8000c66:	4b75      	ldr	r3, [pc, #468]	; (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	4a74      	ldr	r2, [pc, #464]	; (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000c6c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c70:	6013      	str	r3, [r2, #0]
 8000c72:	4b72      	ldr	r3, [pc, #456]	; (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	4a71      	ldr	r2, [pc, #452]	; (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000c78:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c7c:	6013      	str	r3, [r2, #0]
 8000c7e:	e021      	b.n	8000cc4 <HAL_RCC_OscConfig+0x19c>
 8000c80:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000c84:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	685b      	ldr	r3, [r3, #4]
 8000c8c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000c90:	d10c      	bne.n	8000cac <HAL_RCC_OscConfig+0x184>
 8000c92:	4b6a      	ldr	r3, [pc, #424]	; (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	4a69      	ldr	r2, [pc, #420]	; (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000c98:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c9c:	6013      	str	r3, [r2, #0]
 8000c9e:	4b67      	ldr	r3, [pc, #412]	; (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	4a66      	ldr	r2, [pc, #408]	; (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000ca4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ca8:	6013      	str	r3, [r2, #0]
 8000caa:	e00b      	b.n	8000cc4 <HAL_RCC_OscConfig+0x19c>
 8000cac:	4b63      	ldr	r3, [pc, #396]	; (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	4a62      	ldr	r2, [pc, #392]	; (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000cb2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000cb6:	6013      	str	r3, [r2, #0]
 8000cb8:	4b60      	ldr	r3, [pc, #384]	; (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	4a5f      	ldr	r2, [pc, #380]	; (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000cbe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000cc2:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000cc4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000cc8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	685b      	ldr	r3, [r3, #4]
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d059      	beq.n	8000d88 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cd4:	f7ff fcac 	bl	8000630 <HAL_GetTick>
 8000cd8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cdc:	e00a      	b.n	8000cf4 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000cde:	f7ff fca7 	bl	8000630 <HAL_GetTick>
 8000ce2:	4602      	mov	r2, r0
 8000ce4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000ce8:	1ad3      	subs	r3, r2, r3
 8000cea:	2b64      	cmp	r3, #100	; 0x64
 8000cec:	d902      	bls.n	8000cf4 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8000cee:	2303      	movs	r3, #3
 8000cf0:	f000 bf67 	b.w	8001bc2 <HAL_RCC_OscConfig+0x109a>
 8000cf4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000cf8:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cfc:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8000d00:	fa93 f3a3 	rbit	r3, r3
 8000d04:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8000d08:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d0c:	fab3 f383 	clz	r3, r3
 8000d10:	b2db      	uxtb	r3, r3
 8000d12:	095b      	lsrs	r3, r3, #5
 8000d14:	b2db      	uxtb	r3, r3
 8000d16:	f043 0301 	orr.w	r3, r3, #1
 8000d1a:	b2db      	uxtb	r3, r3
 8000d1c:	2b01      	cmp	r3, #1
 8000d1e:	d102      	bne.n	8000d26 <HAL_RCC_OscConfig+0x1fe>
 8000d20:	4b46      	ldr	r3, [pc, #280]	; (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	e015      	b.n	8000d52 <HAL_RCC_OscConfig+0x22a>
 8000d26:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d2a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d2e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8000d32:	fa93 f3a3 	rbit	r3, r3
 8000d36:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8000d3a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d3e:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000d42:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8000d46:	fa93 f3a3 	rbit	r3, r3
 8000d4a:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000d4e:	4b3b      	ldr	r3, [pc, #236]	; (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000d50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d52:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000d56:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8000d5a:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8000d5e:	fa92 f2a2 	rbit	r2, r2
 8000d62:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8000d66:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000d6a:	fab2 f282 	clz	r2, r2
 8000d6e:	b2d2      	uxtb	r2, r2
 8000d70:	f042 0220 	orr.w	r2, r2, #32
 8000d74:	b2d2      	uxtb	r2, r2
 8000d76:	f002 021f 	and.w	r2, r2, #31
 8000d7a:	2101      	movs	r1, #1
 8000d7c:	fa01 f202 	lsl.w	r2, r1, r2
 8000d80:	4013      	ands	r3, r2
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d0ab      	beq.n	8000cde <HAL_RCC_OscConfig+0x1b6>
 8000d86:	e05c      	b.n	8000e42 <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d88:	f7ff fc52 	bl	8000630 <HAL_GetTick>
 8000d8c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d90:	e00a      	b.n	8000da8 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d92:	f7ff fc4d 	bl	8000630 <HAL_GetTick>
 8000d96:	4602      	mov	r2, r0
 8000d98:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000d9c:	1ad3      	subs	r3, r2, r3
 8000d9e:	2b64      	cmp	r3, #100	; 0x64
 8000da0:	d902      	bls.n	8000da8 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 8000da2:	2303      	movs	r3, #3
 8000da4:	f000 bf0d 	b.w	8001bc2 <HAL_RCC_OscConfig+0x109a>
 8000da8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000dac:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000db0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8000db4:	fa93 f3a3 	rbit	r3, r3
 8000db8:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8000dbc:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000dc0:	fab3 f383 	clz	r3, r3
 8000dc4:	b2db      	uxtb	r3, r3
 8000dc6:	095b      	lsrs	r3, r3, #5
 8000dc8:	b2db      	uxtb	r3, r3
 8000dca:	f043 0301 	orr.w	r3, r3, #1
 8000dce:	b2db      	uxtb	r3, r3
 8000dd0:	2b01      	cmp	r3, #1
 8000dd2:	d102      	bne.n	8000dda <HAL_RCC_OscConfig+0x2b2>
 8000dd4:	4b19      	ldr	r3, [pc, #100]	; (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	e015      	b.n	8000e06 <HAL_RCC_OscConfig+0x2de>
 8000dda:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000dde:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000de2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8000de6:	fa93 f3a3 	rbit	r3, r3
 8000dea:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8000dee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000df2:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000df6:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8000dfa:	fa93 f3a3 	rbit	r3, r3
 8000dfe:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000e02:	4b0e      	ldr	r3, [pc, #56]	; (8000e3c <HAL_RCC_OscConfig+0x314>)
 8000e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e06:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000e0a:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8000e0e:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8000e12:	fa92 f2a2 	rbit	r2, r2
 8000e16:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8000e1a:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000e1e:	fab2 f282 	clz	r2, r2
 8000e22:	b2d2      	uxtb	r2, r2
 8000e24:	f042 0220 	orr.w	r2, r2, #32
 8000e28:	b2d2      	uxtb	r2, r2
 8000e2a:	f002 021f 	and.w	r2, r2, #31
 8000e2e:	2101      	movs	r1, #1
 8000e30:	fa01 f202 	lsl.w	r2, r1, r2
 8000e34:	4013      	ands	r3, r2
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d1ab      	bne.n	8000d92 <HAL_RCC_OscConfig+0x26a>
 8000e3a:	e002      	b.n	8000e42 <HAL_RCC_OscConfig+0x31a>
 8000e3c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e42:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000e46:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	f003 0302 	and.w	r3, r3, #2
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	f000 817f 	beq.w	8001156 <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000e58:	4ba7      	ldr	r3, [pc, #668]	; (80010f8 <HAL_RCC_OscConfig+0x5d0>)
 8000e5a:	685b      	ldr	r3, [r3, #4]
 8000e5c:	f003 030c 	and.w	r3, r3, #12
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d00c      	beq.n	8000e7e <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000e64:	4ba4      	ldr	r3, [pc, #656]	; (80010f8 <HAL_RCC_OscConfig+0x5d0>)
 8000e66:	685b      	ldr	r3, [r3, #4]
 8000e68:	f003 030c 	and.w	r3, r3, #12
 8000e6c:	2b08      	cmp	r3, #8
 8000e6e:	d173      	bne.n	8000f58 <HAL_RCC_OscConfig+0x430>
 8000e70:	4ba1      	ldr	r3, [pc, #644]	; (80010f8 <HAL_RCC_OscConfig+0x5d0>)
 8000e72:	685b      	ldr	r3, [r3, #4]
 8000e74:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8000e78:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000e7c:	d16c      	bne.n	8000f58 <HAL_RCC_OscConfig+0x430>
 8000e7e:	2302      	movs	r3, #2
 8000e80:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e84:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8000e88:	fa93 f3a3 	rbit	r3, r3
 8000e8c:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8000e90:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e94:	fab3 f383 	clz	r3, r3
 8000e98:	b2db      	uxtb	r3, r3
 8000e9a:	095b      	lsrs	r3, r3, #5
 8000e9c:	b2db      	uxtb	r3, r3
 8000e9e:	f043 0301 	orr.w	r3, r3, #1
 8000ea2:	b2db      	uxtb	r3, r3
 8000ea4:	2b01      	cmp	r3, #1
 8000ea6:	d102      	bne.n	8000eae <HAL_RCC_OscConfig+0x386>
 8000ea8:	4b93      	ldr	r3, [pc, #588]	; (80010f8 <HAL_RCC_OscConfig+0x5d0>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	e013      	b.n	8000ed6 <HAL_RCC_OscConfig+0x3ae>
 8000eae:	2302      	movs	r3, #2
 8000eb0:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000eb4:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8000eb8:	fa93 f3a3 	rbit	r3, r3
 8000ebc:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8000ec0:	2302      	movs	r3, #2
 8000ec2:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8000ec6:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8000eca:	fa93 f3a3 	rbit	r3, r3
 8000ece:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8000ed2:	4b89      	ldr	r3, [pc, #548]	; (80010f8 <HAL_RCC_OscConfig+0x5d0>)
 8000ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ed6:	2202      	movs	r2, #2
 8000ed8:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8000edc:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8000ee0:	fa92 f2a2 	rbit	r2, r2
 8000ee4:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8000ee8:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8000eec:	fab2 f282 	clz	r2, r2
 8000ef0:	b2d2      	uxtb	r2, r2
 8000ef2:	f042 0220 	orr.w	r2, r2, #32
 8000ef6:	b2d2      	uxtb	r2, r2
 8000ef8:	f002 021f 	and.w	r2, r2, #31
 8000efc:	2101      	movs	r1, #1
 8000efe:	fa01 f202 	lsl.w	r2, r1, r2
 8000f02:	4013      	ands	r3, r2
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d00a      	beq.n	8000f1e <HAL_RCC_OscConfig+0x3f6>
 8000f08:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000f0c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	68db      	ldr	r3, [r3, #12]
 8000f14:	2b01      	cmp	r3, #1
 8000f16:	d002      	beq.n	8000f1e <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 8000f18:	2301      	movs	r3, #1
 8000f1a:	f000 be52 	b.w	8001bc2 <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f1e:	4b76      	ldr	r3, [pc, #472]	; (80010f8 <HAL_RCC_OscConfig+0x5d0>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f26:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000f2a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	691b      	ldr	r3, [r3, #16]
 8000f32:	21f8      	movs	r1, #248	; 0xf8
 8000f34:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f38:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8000f3c:	fa91 f1a1 	rbit	r1, r1
 8000f40:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8000f44:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8000f48:	fab1 f181 	clz	r1, r1
 8000f4c:	b2c9      	uxtb	r1, r1
 8000f4e:	408b      	lsls	r3, r1
 8000f50:	4969      	ldr	r1, [pc, #420]	; (80010f8 <HAL_RCC_OscConfig+0x5d0>)
 8000f52:	4313      	orrs	r3, r2
 8000f54:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f56:	e0fe      	b.n	8001156 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f58:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000f5c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	68db      	ldr	r3, [r3, #12]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	f000 8088 	beq.w	800107a <HAL_RCC_OscConfig+0x552>
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f70:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8000f74:	fa93 f3a3 	rbit	r3, r3
 8000f78:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8000f7c:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f80:	fab3 f383 	clz	r3, r3
 8000f84:	b2db      	uxtb	r3, r3
 8000f86:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000f8a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000f8e:	009b      	lsls	r3, r3, #2
 8000f90:	461a      	mov	r2, r3
 8000f92:	2301      	movs	r3, #1
 8000f94:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f96:	f7ff fb4b 	bl	8000630 <HAL_GetTick>
 8000f9a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f9e:	e00a      	b.n	8000fb6 <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000fa0:	f7ff fb46 	bl	8000630 <HAL_GetTick>
 8000fa4:	4602      	mov	r2, r0
 8000fa6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000faa:	1ad3      	subs	r3, r2, r3
 8000fac:	2b02      	cmp	r3, #2
 8000fae:	d902      	bls.n	8000fb6 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8000fb0:	2303      	movs	r3, #3
 8000fb2:	f000 be06 	b.w	8001bc2 <HAL_RCC_OscConfig+0x109a>
 8000fb6:	2302      	movs	r3, #2
 8000fb8:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fbc:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8000fc0:	fa93 f3a3 	rbit	r3, r3
 8000fc4:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8000fc8:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fcc:	fab3 f383 	clz	r3, r3
 8000fd0:	b2db      	uxtb	r3, r3
 8000fd2:	095b      	lsrs	r3, r3, #5
 8000fd4:	b2db      	uxtb	r3, r3
 8000fd6:	f043 0301 	orr.w	r3, r3, #1
 8000fda:	b2db      	uxtb	r3, r3
 8000fdc:	2b01      	cmp	r3, #1
 8000fde:	d102      	bne.n	8000fe6 <HAL_RCC_OscConfig+0x4be>
 8000fe0:	4b45      	ldr	r3, [pc, #276]	; (80010f8 <HAL_RCC_OscConfig+0x5d0>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	e013      	b.n	800100e <HAL_RCC_OscConfig+0x4e6>
 8000fe6:	2302      	movs	r3, #2
 8000fe8:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fec:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8000ff0:	fa93 f3a3 	rbit	r3, r3
 8000ff4:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8000ff8:	2302      	movs	r3, #2
 8000ffa:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8000ffe:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8001002:	fa93 f3a3 	rbit	r3, r3
 8001006:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800100a:	4b3b      	ldr	r3, [pc, #236]	; (80010f8 <HAL_RCC_OscConfig+0x5d0>)
 800100c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800100e:	2202      	movs	r2, #2
 8001010:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8001014:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8001018:	fa92 f2a2 	rbit	r2, r2
 800101c:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8001020:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001024:	fab2 f282 	clz	r2, r2
 8001028:	b2d2      	uxtb	r2, r2
 800102a:	f042 0220 	orr.w	r2, r2, #32
 800102e:	b2d2      	uxtb	r2, r2
 8001030:	f002 021f 	and.w	r2, r2, #31
 8001034:	2101      	movs	r1, #1
 8001036:	fa01 f202 	lsl.w	r2, r1, r2
 800103a:	4013      	ands	r3, r2
 800103c:	2b00      	cmp	r3, #0
 800103e:	d0af      	beq.n	8000fa0 <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001040:	4b2d      	ldr	r3, [pc, #180]	; (80010f8 <HAL_RCC_OscConfig+0x5d0>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001048:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800104c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	691b      	ldr	r3, [r3, #16]
 8001054:	21f8      	movs	r1, #248	; 0xf8
 8001056:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800105a:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 800105e:	fa91 f1a1 	rbit	r1, r1
 8001062:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8001066:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800106a:	fab1 f181 	clz	r1, r1
 800106e:	b2c9      	uxtb	r1, r1
 8001070:	408b      	lsls	r3, r1
 8001072:	4921      	ldr	r1, [pc, #132]	; (80010f8 <HAL_RCC_OscConfig+0x5d0>)
 8001074:	4313      	orrs	r3, r2
 8001076:	600b      	str	r3, [r1, #0]
 8001078:	e06d      	b.n	8001156 <HAL_RCC_OscConfig+0x62e>
 800107a:	2301      	movs	r3, #1
 800107c:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001080:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001084:	fa93 f3a3 	rbit	r3, r3
 8001088:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 800108c:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001090:	fab3 f383 	clz	r3, r3
 8001094:	b2db      	uxtb	r3, r3
 8001096:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800109a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800109e:	009b      	lsls	r3, r3, #2
 80010a0:	461a      	mov	r2, r3
 80010a2:	2300      	movs	r3, #0
 80010a4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010a6:	f7ff fac3 	bl	8000630 <HAL_GetTick>
 80010aa:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010ae:	e00a      	b.n	80010c6 <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010b0:	f7ff fabe 	bl	8000630 <HAL_GetTick>
 80010b4:	4602      	mov	r2, r0
 80010b6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80010ba:	1ad3      	subs	r3, r2, r3
 80010bc:	2b02      	cmp	r3, #2
 80010be:	d902      	bls.n	80010c6 <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 80010c0:	2303      	movs	r3, #3
 80010c2:	f000 bd7e 	b.w	8001bc2 <HAL_RCC_OscConfig+0x109a>
 80010c6:	2302      	movs	r3, #2
 80010c8:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010cc:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80010d0:	fa93 f3a3 	rbit	r3, r3
 80010d4:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 80010d8:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010dc:	fab3 f383 	clz	r3, r3
 80010e0:	b2db      	uxtb	r3, r3
 80010e2:	095b      	lsrs	r3, r3, #5
 80010e4:	b2db      	uxtb	r3, r3
 80010e6:	f043 0301 	orr.w	r3, r3, #1
 80010ea:	b2db      	uxtb	r3, r3
 80010ec:	2b01      	cmp	r3, #1
 80010ee:	d105      	bne.n	80010fc <HAL_RCC_OscConfig+0x5d4>
 80010f0:	4b01      	ldr	r3, [pc, #4]	; (80010f8 <HAL_RCC_OscConfig+0x5d0>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	e016      	b.n	8001124 <HAL_RCC_OscConfig+0x5fc>
 80010f6:	bf00      	nop
 80010f8:	40021000 	.word	0x40021000
 80010fc:	2302      	movs	r3, #2
 80010fe:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001102:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001106:	fa93 f3a3 	rbit	r3, r3
 800110a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800110e:	2302      	movs	r3, #2
 8001110:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001114:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001118:	fa93 f3a3 	rbit	r3, r3
 800111c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001120:	4bbf      	ldr	r3, [pc, #764]	; (8001420 <HAL_RCC_OscConfig+0x8f8>)
 8001122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001124:	2202      	movs	r2, #2
 8001126:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 800112a:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 800112e:	fa92 f2a2 	rbit	r2, r2
 8001132:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8001136:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800113a:	fab2 f282 	clz	r2, r2
 800113e:	b2d2      	uxtb	r2, r2
 8001140:	f042 0220 	orr.w	r2, r2, #32
 8001144:	b2d2      	uxtb	r2, r2
 8001146:	f002 021f 	and.w	r2, r2, #31
 800114a:	2101      	movs	r1, #1
 800114c:	fa01 f202 	lsl.w	r2, r1, r2
 8001150:	4013      	ands	r3, r2
 8001152:	2b00      	cmp	r3, #0
 8001154:	d1ac      	bne.n	80010b0 <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001156:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800115a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f003 0308 	and.w	r3, r3, #8
 8001166:	2b00      	cmp	r3, #0
 8001168:	f000 8113 	beq.w	8001392 <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800116c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001170:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	695b      	ldr	r3, [r3, #20]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d07c      	beq.n	8001276 <HAL_RCC_OscConfig+0x74e>
 800117c:	2301      	movs	r3, #1
 800117e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001182:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001186:	fa93 f3a3 	rbit	r3, r3
 800118a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 800118e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001192:	fab3 f383 	clz	r3, r3
 8001196:	b2db      	uxtb	r3, r3
 8001198:	461a      	mov	r2, r3
 800119a:	4ba2      	ldr	r3, [pc, #648]	; (8001424 <HAL_RCC_OscConfig+0x8fc>)
 800119c:	4413      	add	r3, r2
 800119e:	009b      	lsls	r3, r3, #2
 80011a0:	461a      	mov	r2, r3
 80011a2:	2301      	movs	r3, #1
 80011a4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011a6:	f7ff fa43 	bl	8000630 <HAL_GetTick>
 80011aa:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011ae:	e00a      	b.n	80011c6 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80011b0:	f7ff fa3e 	bl	8000630 <HAL_GetTick>
 80011b4:	4602      	mov	r2, r0
 80011b6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80011ba:	1ad3      	subs	r3, r2, r3
 80011bc:	2b02      	cmp	r3, #2
 80011be:	d902      	bls.n	80011c6 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 80011c0:	2303      	movs	r3, #3
 80011c2:	f000 bcfe 	b.w	8001bc2 <HAL_RCC_OscConfig+0x109a>
 80011c6:	2302      	movs	r3, #2
 80011c8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011cc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80011d0:	fa93 f2a3 	rbit	r2, r3
 80011d4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80011d8:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80011dc:	601a      	str	r2, [r3, #0]
 80011de:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80011e2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80011e6:	2202      	movs	r2, #2
 80011e8:	601a      	str	r2, [r3, #0]
 80011ea:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80011ee:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	fa93 f2a3 	rbit	r2, r3
 80011f8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80011fc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001200:	601a      	str	r2, [r3, #0]
 8001202:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001206:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800120a:	2202      	movs	r2, #2
 800120c:	601a      	str	r2, [r3, #0]
 800120e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001212:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	fa93 f2a3 	rbit	r2, r3
 800121c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001220:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001224:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001226:	4b7e      	ldr	r3, [pc, #504]	; (8001420 <HAL_RCC_OscConfig+0x8f8>)
 8001228:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800122a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800122e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001232:	2102      	movs	r1, #2
 8001234:	6019      	str	r1, [r3, #0]
 8001236:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800123a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	fa93 f1a3 	rbit	r1, r3
 8001244:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001248:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800124c:	6019      	str	r1, [r3, #0]
  return result;
 800124e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001252:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	fab3 f383 	clz	r3, r3
 800125c:	b2db      	uxtb	r3, r3
 800125e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001262:	b2db      	uxtb	r3, r3
 8001264:	f003 031f 	and.w	r3, r3, #31
 8001268:	2101      	movs	r1, #1
 800126a:	fa01 f303 	lsl.w	r3, r1, r3
 800126e:	4013      	ands	r3, r2
 8001270:	2b00      	cmp	r3, #0
 8001272:	d09d      	beq.n	80011b0 <HAL_RCC_OscConfig+0x688>
 8001274:	e08d      	b.n	8001392 <HAL_RCC_OscConfig+0x86a>
 8001276:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800127a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800127e:	2201      	movs	r2, #1
 8001280:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001282:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001286:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	fa93 f2a3 	rbit	r2, r3
 8001290:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001294:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8001298:	601a      	str	r2, [r3, #0]
  return result;
 800129a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800129e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80012a2:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012a4:	fab3 f383 	clz	r3, r3
 80012a8:	b2db      	uxtb	r3, r3
 80012aa:	461a      	mov	r2, r3
 80012ac:	4b5d      	ldr	r3, [pc, #372]	; (8001424 <HAL_RCC_OscConfig+0x8fc>)
 80012ae:	4413      	add	r3, r2
 80012b0:	009b      	lsls	r3, r3, #2
 80012b2:	461a      	mov	r2, r3
 80012b4:	2300      	movs	r3, #0
 80012b6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012b8:	f7ff f9ba 	bl	8000630 <HAL_GetTick>
 80012bc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012c0:	e00a      	b.n	80012d8 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012c2:	f7ff f9b5 	bl	8000630 <HAL_GetTick>
 80012c6:	4602      	mov	r2, r0
 80012c8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80012cc:	1ad3      	subs	r3, r2, r3
 80012ce:	2b02      	cmp	r3, #2
 80012d0:	d902      	bls.n	80012d8 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 80012d2:	2303      	movs	r3, #3
 80012d4:	f000 bc75 	b.w	8001bc2 <HAL_RCC_OscConfig+0x109a>
 80012d8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80012dc:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80012e0:	2202      	movs	r2, #2
 80012e2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012e4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80012e8:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	fa93 f2a3 	rbit	r2, r3
 80012f2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80012f6:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80012fa:	601a      	str	r2, [r3, #0]
 80012fc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001300:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8001304:	2202      	movs	r2, #2
 8001306:	601a      	str	r2, [r3, #0]
 8001308:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800130c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	fa93 f2a3 	rbit	r2, r3
 8001316:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800131a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800131e:	601a      	str	r2, [r3, #0]
 8001320:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001324:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001328:	2202      	movs	r2, #2
 800132a:	601a      	str	r2, [r3, #0]
 800132c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001330:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	fa93 f2a3 	rbit	r2, r3
 800133a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800133e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8001342:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001344:	4b36      	ldr	r3, [pc, #216]	; (8001420 <HAL_RCC_OscConfig+0x8f8>)
 8001346:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001348:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800134c:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8001350:	2102      	movs	r1, #2
 8001352:	6019      	str	r1, [r3, #0]
 8001354:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001358:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	fa93 f1a3 	rbit	r1, r3
 8001362:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001366:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800136a:	6019      	str	r1, [r3, #0]
  return result;
 800136c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001370:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	fab3 f383 	clz	r3, r3
 800137a:	b2db      	uxtb	r3, r3
 800137c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001380:	b2db      	uxtb	r3, r3
 8001382:	f003 031f 	and.w	r3, r3, #31
 8001386:	2101      	movs	r1, #1
 8001388:	fa01 f303 	lsl.w	r3, r1, r3
 800138c:	4013      	ands	r3, r2
 800138e:	2b00      	cmp	r3, #0
 8001390:	d197      	bne.n	80012c2 <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001392:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001396:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f003 0304 	and.w	r3, r3, #4
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	f000 81a5 	beq.w	80016f2 <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013a8:	2300      	movs	r3, #0
 80013aa:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013ae:	4b1c      	ldr	r3, [pc, #112]	; (8001420 <HAL_RCC_OscConfig+0x8f8>)
 80013b0:	69db      	ldr	r3, [r3, #28]
 80013b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d116      	bne.n	80013e8 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013ba:	4b19      	ldr	r3, [pc, #100]	; (8001420 <HAL_RCC_OscConfig+0x8f8>)
 80013bc:	69db      	ldr	r3, [r3, #28]
 80013be:	4a18      	ldr	r2, [pc, #96]	; (8001420 <HAL_RCC_OscConfig+0x8f8>)
 80013c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013c4:	61d3      	str	r3, [r2, #28]
 80013c6:	4b16      	ldr	r3, [pc, #88]	; (8001420 <HAL_RCC_OscConfig+0x8f8>)
 80013c8:	69db      	ldr	r3, [r3, #28]
 80013ca:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80013ce:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80013d2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80013d6:	601a      	str	r2, [r3, #0]
 80013d8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80013dc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80013e0:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80013e2:	2301      	movs	r3, #1
 80013e4:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013e8:	4b0f      	ldr	r3, [pc, #60]	; (8001428 <HAL_RCC_OscConfig+0x900>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d121      	bne.n	8001438 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80013f4:	4b0c      	ldr	r3, [pc, #48]	; (8001428 <HAL_RCC_OscConfig+0x900>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	4a0b      	ldr	r2, [pc, #44]	; (8001428 <HAL_RCC_OscConfig+0x900>)
 80013fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013fe:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001400:	f7ff f916 	bl	8000630 <HAL_GetTick>
 8001404:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001408:	e010      	b.n	800142c <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800140a:	f7ff f911 	bl	8000630 <HAL_GetTick>
 800140e:	4602      	mov	r2, r0
 8001410:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001414:	1ad3      	subs	r3, r2, r3
 8001416:	2b64      	cmp	r3, #100	; 0x64
 8001418:	d908      	bls.n	800142c <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 800141a:	2303      	movs	r3, #3
 800141c:	e3d1      	b.n	8001bc2 <HAL_RCC_OscConfig+0x109a>
 800141e:	bf00      	nop
 8001420:	40021000 	.word	0x40021000
 8001424:	10908120 	.word	0x10908120
 8001428:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800142c:	4b8d      	ldr	r3, [pc, #564]	; (8001664 <HAL_RCC_OscConfig+0xb3c>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001434:	2b00      	cmp	r3, #0
 8001436:	d0e8      	beq.n	800140a <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001438:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800143c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	689b      	ldr	r3, [r3, #8]
 8001444:	2b01      	cmp	r3, #1
 8001446:	d106      	bne.n	8001456 <HAL_RCC_OscConfig+0x92e>
 8001448:	4b87      	ldr	r3, [pc, #540]	; (8001668 <HAL_RCC_OscConfig+0xb40>)
 800144a:	6a1b      	ldr	r3, [r3, #32]
 800144c:	4a86      	ldr	r2, [pc, #536]	; (8001668 <HAL_RCC_OscConfig+0xb40>)
 800144e:	f043 0301 	orr.w	r3, r3, #1
 8001452:	6213      	str	r3, [r2, #32]
 8001454:	e035      	b.n	80014c2 <HAL_RCC_OscConfig+0x99a>
 8001456:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800145a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	689b      	ldr	r3, [r3, #8]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d10c      	bne.n	8001480 <HAL_RCC_OscConfig+0x958>
 8001466:	4b80      	ldr	r3, [pc, #512]	; (8001668 <HAL_RCC_OscConfig+0xb40>)
 8001468:	6a1b      	ldr	r3, [r3, #32]
 800146a:	4a7f      	ldr	r2, [pc, #508]	; (8001668 <HAL_RCC_OscConfig+0xb40>)
 800146c:	f023 0301 	bic.w	r3, r3, #1
 8001470:	6213      	str	r3, [r2, #32]
 8001472:	4b7d      	ldr	r3, [pc, #500]	; (8001668 <HAL_RCC_OscConfig+0xb40>)
 8001474:	6a1b      	ldr	r3, [r3, #32]
 8001476:	4a7c      	ldr	r2, [pc, #496]	; (8001668 <HAL_RCC_OscConfig+0xb40>)
 8001478:	f023 0304 	bic.w	r3, r3, #4
 800147c:	6213      	str	r3, [r2, #32]
 800147e:	e020      	b.n	80014c2 <HAL_RCC_OscConfig+0x99a>
 8001480:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001484:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	689b      	ldr	r3, [r3, #8]
 800148c:	2b05      	cmp	r3, #5
 800148e:	d10c      	bne.n	80014aa <HAL_RCC_OscConfig+0x982>
 8001490:	4b75      	ldr	r3, [pc, #468]	; (8001668 <HAL_RCC_OscConfig+0xb40>)
 8001492:	6a1b      	ldr	r3, [r3, #32]
 8001494:	4a74      	ldr	r2, [pc, #464]	; (8001668 <HAL_RCC_OscConfig+0xb40>)
 8001496:	f043 0304 	orr.w	r3, r3, #4
 800149a:	6213      	str	r3, [r2, #32]
 800149c:	4b72      	ldr	r3, [pc, #456]	; (8001668 <HAL_RCC_OscConfig+0xb40>)
 800149e:	6a1b      	ldr	r3, [r3, #32]
 80014a0:	4a71      	ldr	r2, [pc, #452]	; (8001668 <HAL_RCC_OscConfig+0xb40>)
 80014a2:	f043 0301 	orr.w	r3, r3, #1
 80014a6:	6213      	str	r3, [r2, #32]
 80014a8:	e00b      	b.n	80014c2 <HAL_RCC_OscConfig+0x99a>
 80014aa:	4b6f      	ldr	r3, [pc, #444]	; (8001668 <HAL_RCC_OscConfig+0xb40>)
 80014ac:	6a1b      	ldr	r3, [r3, #32]
 80014ae:	4a6e      	ldr	r2, [pc, #440]	; (8001668 <HAL_RCC_OscConfig+0xb40>)
 80014b0:	f023 0301 	bic.w	r3, r3, #1
 80014b4:	6213      	str	r3, [r2, #32]
 80014b6:	4b6c      	ldr	r3, [pc, #432]	; (8001668 <HAL_RCC_OscConfig+0xb40>)
 80014b8:	6a1b      	ldr	r3, [r3, #32]
 80014ba:	4a6b      	ldr	r2, [pc, #428]	; (8001668 <HAL_RCC_OscConfig+0xb40>)
 80014bc:	f023 0304 	bic.w	r3, r3, #4
 80014c0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80014c2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80014c6:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	689b      	ldr	r3, [r3, #8]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	f000 8081 	beq.w	80015d6 <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014d4:	f7ff f8ac 	bl	8000630 <HAL_GetTick>
 80014d8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014dc:	e00b      	b.n	80014f6 <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014de:	f7ff f8a7 	bl	8000630 <HAL_GetTick>
 80014e2:	4602      	mov	r2, r0
 80014e4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80014e8:	1ad3      	subs	r3, r2, r3
 80014ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80014ee:	4293      	cmp	r3, r2
 80014f0:	d901      	bls.n	80014f6 <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 80014f2:	2303      	movs	r3, #3
 80014f4:	e365      	b.n	8001bc2 <HAL_RCC_OscConfig+0x109a>
 80014f6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80014fa:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80014fe:	2202      	movs	r2, #2
 8001500:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001502:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001506:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	fa93 f2a3 	rbit	r2, r3
 8001510:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001514:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8001518:	601a      	str	r2, [r3, #0]
 800151a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800151e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8001522:	2202      	movs	r2, #2
 8001524:	601a      	str	r2, [r3, #0]
 8001526:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800152a:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	fa93 f2a3 	rbit	r2, r3
 8001534:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001538:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800153c:	601a      	str	r2, [r3, #0]
  return result;
 800153e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001542:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8001546:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001548:	fab3 f383 	clz	r3, r3
 800154c:	b2db      	uxtb	r3, r3
 800154e:	095b      	lsrs	r3, r3, #5
 8001550:	b2db      	uxtb	r3, r3
 8001552:	f043 0302 	orr.w	r3, r3, #2
 8001556:	b2db      	uxtb	r3, r3
 8001558:	2b02      	cmp	r3, #2
 800155a:	d102      	bne.n	8001562 <HAL_RCC_OscConfig+0xa3a>
 800155c:	4b42      	ldr	r3, [pc, #264]	; (8001668 <HAL_RCC_OscConfig+0xb40>)
 800155e:	6a1b      	ldr	r3, [r3, #32]
 8001560:	e013      	b.n	800158a <HAL_RCC_OscConfig+0xa62>
 8001562:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001566:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 800156a:	2202      	movs	r2, #2
 800156c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800156e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001572:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	fa93 f2a3 	rbit	r2, r3
 800157c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001580:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 8001584:	601a      	str	r2, [r3, #0]
 8001586:	4b38      	ldr	r3, [pc, #224]	; (8001668 <HAL_RCC_OscConfig+0xb40>)
 8001588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800158a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800158e:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8001592:	2102      	movs	r1, #2
 8001594:	6011      	str	r1, [r2, #0]
 8001596:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800159a:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800159e:	6812      	ldr	r2, [r2, #0]
 80015a0:	fa92 f1a2 	rbit	r1, r2
 80015a4:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80015a8:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 80015ac:	6011      	str	r1, [r2, #0]
  return result;
 80015ae:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80015b2:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 80015b6:	6812      	ldr	r2, [r2, #0]
 80015b8:	fab2 f282 	clz	r2, r2
 80015bc:	b2d2      	uxtb	r2, r2
 80015be:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80015c2:	b2d2      	uxtb	r2, r2
 80015c4:	f002 021f 	and.w	r2, r2, #31
 80015c8:	2101      	movs	r1, #1
 80015ca:	fa01 f202 	lsl.w	r2, r1, r2
 80015ce:	4013      	ands	r3, r2
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d084      	beq.n	80014de <HAL_RCC_OscConfig+0x9b6>
 80015d4:	e083      	b.n	80016de <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015d6:	f7ff f82b 	bl	8000630 <HAL_GetTick>
 80015da:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015de:	e00b      	b.n	80015f8 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015e0:	f7ff f826 	bl	8000630 <HAL_GetTick>
 80015e4:	4602      	mov	r2, r0
 80015e6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80015ea:	1ad3      	subs	r3, r2, r3
 80015ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80015f0:	4293      	cmp	r3, r2
 80015f2:	d901      	bls.n	80015f8 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 80015f4:	2303      	movs	r3, #3
 80015f6:	e2e4      	b.n	8001bc2 <HAL_RCC_OscConfig+0x109a>
 80015f8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80015fc:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8001600:	2202      	movs	r2, #2
 8001602:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001604:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001608:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	fa93 f2a3 	rbit	r2, r3
 8001612:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001616:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800161a:	601a      	str	r2, [r3, #0]
 800161c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001620:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8001624:	2202      	movs	r2, #2
 8001626:	601a      	str	r2, [r3, #0]
 8001628:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800162c:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	fa93 f2a3 	rbit	r2, r3
 8001636:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800163a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800163e:	601a      	str	r2, [r3, #0]
  return result;
 8001640:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001644:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8001648:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800164a:	fab3 f383 	clz	r3, r3
 800164e:	b2db      	uxtb	r3, r3
 8001650:	095b      	lsrs	r3, r3, #5
 8001652:	b2db      	uxtb	r3, r3
 8001654:	f043 0302 	orr.w	r3, r3, #2
 8001658:	b2db      	uxtb	r3, r3
 800165a:	2b02      	cmp	r3, #2
 800165c:	d106      	bne.n	800166c <HAL_RCC_OscConfig+0xb44>
 800165e:	4b02      	ldr	r3, [pc, #8]	; (8001668 <HAL_RCC_OscConfig+0xb40>)
 8001660:	6a1b      	ldr	r3, [r3, #32]
 8001662:	e017      	b.n	8001694 <HAL_RCC_OscConfig+0xb6c>
 8001664:	40007000 	.word	0x40007000
 8001668:	40021000 	.word	0x40021000
 800166c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001670:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8001674:	2202      	movs	r2, #2
 8001676:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001678:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800167c:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	fa93 f2a3 	rbit	r2, r3
 8001686:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800168a:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 800168e:	601a      	str	r2, [r3, #0]
 8001690:	4bb3      	ldr	r3, [pc, #716]	; (8001960 <HAL_RCC_OscConfig+0xe38>)
 8001692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001694:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001698:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800169c:	2102      	movs	r1, #2
 800169e:	6011      	str	r1, [r2, #0]
 80016a0:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80016a4:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80016a8:	6812      	ldr	r2, [r2, #0]
 80016aa:	fa92 f1a2 	rbit	r1, r2
 80016ae:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80016b2:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 80016b6:	6011      	str	r1, [r2, #0]
  return result;
 80016b8:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80016bc:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 80016c0:	6812      	ldr	r2, [r2, #0]
 80016c2:	fab2 f282 	clz	r2, r2
 80016c6:	b2d2      	uxtb	r2, r2
 80016c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80016cc:	b2d2      	uxtb	r2, r2
 80016ce:	f002 021f 	and.w	r2, r2, #31
 80016d2:	2101      	movs	r1, #1
 80016d4:	fa01 f202 	lsl.w	r2, r1, r2
 80016d8:	4013      	ands	r3, r2
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d180      	bne.n	80015e0 <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80016de:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 80016e2:	2b01      	cmp	r3, #1
 80016e4:	d105      	bne.n	80016f2 <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016e6:	4b9e      	ldr	r3, [pc, #632]	; (8001960 <HAL_RCC_OscConfig+0xe38>)
 80016e8:	69db      	ldr	r3, [r3, #28]
 80016ea:	4a9d      	ldr	r2, [pc, #628]	; (8001960 <HAL_RCC_OscConfig+0xe38>)
 80016ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80016f0:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016f2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80016f6:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	699b      	ldr	r3, [r3, #24]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	f000 825e 	beq.w	8001bc0 <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001704:	4b96      	ldr	r3, [pc, #600]	; (8001960 <HAL_RCC_OscConfig+0xe38>)
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	f003 030c 	and.w	r3, r3, #12
 800170c:	2b08      	cmp	r3, #8
 800170e:	f000 821f 	beq.w	8001b50 <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001712:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001716:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	699b      	ldr	r3, [r3, #24]
 800171e:	2b02      	cmp	r3, #2
 8001720:	f040 8170 	bne.w	8001a04 <HAL_RCC_OscConfig+0xedc>
 8001724:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001728:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800172c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001730:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001732:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001736:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	fa93 f2a3 	rbit	r2, r3
 8001740:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001744:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8001748:	601a      	str	r2, [r3, #0]
  return result;
 800174a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800174e:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8001752:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001754:	fab3 f383 	clz	r3, r3
 8001758:	b2db      	uxtb	r3, r3
 800175a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800175e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001762:	009b      	lsls	r3, r3, #2
 8001764:	461a      	mov	r2, r3
 8001766:	2300      	movs	r3, #0
 8001768:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800176a:	f7fe ff61 	bl	8000630 <HAL_GetTick>
 800176e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001772:	e009      	b.n	8001788 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001774:	f7fe ff5c 	bl	8000630 <HAL_GetTick>
 8001778:	4602      	mov	r2, r0
 800177a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800177e:	1ad3      	subs	r3, r2, r3
 8001780:	2b02      	cmp	r3, #2
 8001782:	d901      	bls.n	8001788 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 8001784:	2303      	movs	r3, #3
 8001786:	e21c      	b.n	8001bc2 <HAL_RCC_OscConfig+0x109a>
 8001788:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800178c:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001790:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001794:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001796:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800179a:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	fa93 f2a3 	rbit	r2, r3
 80017a4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80017a8:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80017ac:	601a      	str	r2, [r3, #0]
  return result;
 80017ae:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80017b2:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80017b6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017b8:	fab3 f383 	clz	r3, r3
 80017bc:	b2db      	uxtb	r3, r3
 80017be:	095b      	lsrs	r3, r3, #5
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	f043 0301 	orr.w	r3, r3, #1
 80017c6:	b2db      	uxtb	r3, r3
 80017c8:	2b01      	cmp	r3, #1
 80017ca:	d102      	bne.n	80017d2 <HAL_RCC_OscConfig+0xcaa>
 80017cc:	4b64      	ldr	r3, [pc, #400]	; (8001960 <HAL_RCC_OscConfig+0xe38>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	e027      	b.n	8001822 <HAL_RCC_OscConfig+0xcfa>
 80017d2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80017d6:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80017da:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80017de:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017e0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80017e4:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	fa93 f2a3 	rbit	r2, r3
 80017ee:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80017f2:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80017f6:	601a      	str	r2, [r3, #0]
 80017f8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80017fc:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001800:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001804:	601a      	str	r2, [r3, #0]
 8001806:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800180a:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	fa93 f2a3 	rbit	r2, r3
 8001814:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001818:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 800181c:	601a      	str	r2, [r3, #0]
 800181e:	4b50      	ldr	r3, [pc, #320]	; (8001960 <HAL_RCC_OscConfig+0xe38>)
 8001820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001822:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001826:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800182a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800182e:	6011      	str	r1, [r2, #0]
 8001830:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001834:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8001838:	6812      	ldr	r2, [r2, #0]
 800183a:	fa92 f1a2 	rbit	r1, r2
 800183e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001842:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8001846:	6011      	str	r1, [r2, #0]
  return result;
 8001848:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800184c:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8001850:	6812      	ldr	r2, [r2, #0]
 8001852:	fab2 f282 	clz	r2, r2
 8001856:	b2d2      	uxtb	r2, r2
 8001858:	f042 0220 	orr.w	r2, r2, #32
 800185c:	b2d2      	uxtb	r2, r2
 800185e:	f002 021f 	and.w	r2, r2, #31
 8001862:	2101      	movs	r1, #1
 8001864:	fa01 f202 	lsl.w	r2, r1, r2
 8001868:	4013      	ands	r3, r2
 800186a:	2b00      	cmp	r3, #0
 800186c:	d182      	bne.n	8001774 <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800186e:	4b3c      	ldr	r3, [pc, #240]	; (8001960 <HAL_RCC_OscConfig+0xe38>)
 8001870:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001872:	f023 020f 	bic.w	r2, r3, #15
 8001876:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800187a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001882:	4937      	ldr	r1, [pc, #220]	; (8001960 <HAL_RCC_OscConfig+0xe38>)
 8001884:	4313      	orrs	r3, r2
 8001886:	62cb      	str	r3, [r1, #44]	; 0x2c
 8001888:	4b35      	ldr	r3, [pc, #212]	; (8001960 <HAL_RCC_OscConfig+0xe38>)
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8001890:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001894:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	6a19      	ldr	r1, [r3, #32]
 800189c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80018a0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	69db      	ldr	r3, [r3, #28]
 80018a8:	430b      	orrs	r3, r1
 80018aa:	492d      	ldr	r1, [pc, #180]	; (8001960 <HAL_RCC_OscConfig+0xe38>)
 80018ac:	4313      	orrs	r3, r2
 80018ae:	604b      	str	r3, [r1, #4]
 80018b0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80018b4:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80018b8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80018bc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018be:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80018c2:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	fa93 f2a3 	rbit	r2, r3
 80018cc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80018d0:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80018d4:	601a      	str	r2, [r3, #0]
  return result;
 80018d6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80018da:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80018de:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018e0:	fab3 f383 	clz	r3, r3
 80018e4:	b2db      	uxtb	r3, r3
 80018e6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80018ea:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80018ee:	009b      	lsls	r3, r3, #2
 80018f0:	461a      	mov	r2, r3
 80018f2:	2301      	movs	r3, #1
 80018f4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018f6:	f7fe fe9b 	bl	8000630 <HAL_GetTick>
 80018fa:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018fe:	e009      	b.n	8001914 <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001900:	f7fe fe96 	bl	8000630 <HAL_GetTick>
 8001904:	4602      	mov	r2, r0
 8001906:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800190a:	1ad3      	subs	r3, r2, r3
 800190c:	2b02      	cmp	r3, #2
 800190e:	d901      	bls.n	8001914 <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 8001910:	2303      	movs	r3, #3
 8001912:	e156      	b.n	8001bc2 <HAL_RCC_OscConfig+0x109a>
 8001914:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001918:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800191c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001920:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001922:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001926:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	fa93 f2a3 	rbit	r2, r3
 8001930:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001934:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001938:	601a      	str	r2, [r3, #0]
  return result;
 800193a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800193e:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001942:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001944:	fab3 f383 	clz	r3, r3
 8001948:	b2db      	uxtb	r3, r3
 800194a:	095b      	lsrs	r3, r3, #5
 800194c:	b2db      	uxtb	r3, r3
 800194e:	f043 0301 	orr.w	r3, r3, #1
 8001952:	b2db      	uxtb	r3, r3
 8001954:	2b01      	cmp	r3, #1
 8001956:	d105      	bne.n	8001964 <HAL_RCC_OscConfig+0xe3c>
 8001958:	4b01      	ldr	r3, [pc, #4]	; (8001960 <HAL_RCC_OscConfig+0xe38>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	e02a      	b.n	80019b4 <HAL_RCC_OscConfig+0xe8c>
 800195e:	bf00      	nop
 8001960:	40021000 	.word	0x40021000
 8001964:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001968:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 800196c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001970:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001972:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001976:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	fa93 f2a3 	rbit	r2, r3
 8001980:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001984:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001988:	601a      	str	r2, [r3, #0]
 800198a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800198e:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8001992:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001996:	601a      	str	r2, [r3, #0]
 8001998:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800199c:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	fa93 f2a3 	rbit	r2, r3
 80019a6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80019aa:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 80019ae:	601a      	str	r2, [r3, #0]
 80019b0:	4b86      	ldr	r3, [pc, #536]	; (8001bcc <HAL_RCC_OscConfig+0x10a4>)
 80019b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019b4:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80019b8:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80019bc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80019c0:	6011      	str	r1, [r2, #0]
 80019c2:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80019c6:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80019ca:	6812      	ldr	r2, [r2, #0]
 80019cc:	fa92 f1a2 	rbit	r1, r2
 80019d0:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80019d4:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 80019d8:	6011      	str	r1, [r2, #0]
  return result;
 80019da:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80019de:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 80019e2:	6812      	ldr	r2, [r2, #0]
 80019e4:	fab2 f282 	clz	r2, r2
 80019e8:	b2d2      	uxtb	r2, r2
 80019ea:	f042 0220 	orr.w	r2, r2, #32
 80019ee:	b2d2      	uxtb	r2, r2
 80019f0:	f002 021f 	and.w	r2, r2, #31
 80019f4:	2101      	movs	r1, #1
 80019f6:	fa01 f202 	lsl.w	r2, r1, r2
 80019fa:	4013      	ands	r3, r2
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	f43f af7f 	beq.w	8001900 <HAL_RCC_OscConfig+0xdd8>
 8001a02:	e0dd      	b.n	8001bc0 <HAL_RCC_OscConfig+0x1098>
 8001a04:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a08:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8001a0c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001a10:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a12:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a16:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	fa93 f2a3 	rbit	r2, r3
 8001a20:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a24:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001a28:	601a      	str	r2, [r3, #0]
  return result;
 8001a2a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a2e:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001a32:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a34:	fab3 f383 	clz	r3, r3
 8001a38:	b2db      	uxtb	r3, r3
 8001a3a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001a3e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001a42:	009b      	lsls	r3, r3, #2
 8001a44:	461a      	mov	r2, r3
 8001a46:	2300      	movs	r3, #0
 8001a48:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a4a:	f7fe fdf1 	bl	8000630 <HAL_GetTick>
 8001a4e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a52:	e009      	b.n	8001a68 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a54:	f7fe fdec 	bl	8000630 <HAL_GetTick>
 8001a58:	4602      	mov	r2, r0
 8001a5a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001a5e:	1ad3      	subs	r3, r2, r3
 8001a60:	2b02      	cmp	r3, #2
 8001a62:	d901      	bls.n	8001a68 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 8001a64:	2303      	movs	r3, #3
 8001a66:	e0ac      	b.n	8001bc2 <HAL_RCC_OscConfig+0x109a>
 8001a68:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a6c:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8001a70:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a74:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a76:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a7a:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	fa93 f2a3 	rbit	r2, r3
 8001a84:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a88:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001a8c:	601a      	str	r2, [r3, #0]
  return result;
 8001a8e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a92:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001a96:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a98:	fab3 f383 	clz	r3, r3
 8001a9c:	b2db      	uxtb	r3, r3
 8001a9e:	095b      	lsrs	r3, r3, #5
 8001aa0:	b2db      	uxtb	r3, r3
 8001aa2:	f043 0301 	orr.w	r3, r3, #1
 8001aa6:	b2db      	uxtb	r3, r3
 8001aa8:	2b01      	cmp	r3, #1
 8001aaa:	d102      	bne.n	8001ab2 <HAL_RCC_OscConfig+0xf8a>
 8001aac:	4b47      	ldr	r3, [pc, #284]	; (8001bcc <HAL_RCC_OscConfig+0x10a4>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	e027      	b.n	8001b02 <HAL_RCC_OscConfig+0xfda>
 8001ab2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001ab6:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8001aba:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001abe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ac0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001ac4:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	fa93 f2a3 	rbit	r2, r3
 8001ace:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001ad2:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8001ad6:	601a      	str	r2, [r3, #0]
 8001ad8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001adc:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8001ae0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ae4:	601a      	str	r2, [r3, #0]
 8001ae6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001aea:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	fa93 f2a3 	rbit	r2, r3
 8001af4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001af8:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 8001afc:	601a      	str	r2, [r3, #0]
 8001afe:	4b33      	ldr	r3, [pc, #204]	; (8001bcc <HAL_RCC_OscConfig+0x10a4>)
 8001b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b02:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001b06:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8001b0a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001b0e:	6011      	str	r1, [r2, #0]
 8001b10:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001b14:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8001b18:	6812      	ldr	r2, [r2, #0]
 8001b1a:	fa92 f1a2 	rbit	r1, r2
 8001b1e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001b22:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8001b26:	6011      	str	r1, [r2, #0]
  return result;
 8001b28:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001b2c:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8001b30:	6812      	ldr	r2, [r2, #0]
 8001b32:	fab2 f282 	clz	r2, r2
 8001b36:	b2d2      	uxtb	r2, r2
 8001b38:	f042 0220 	orr.w	r2, r2, #32
 8001b3c:	b2d2      	uxtb	r2, r2
 8001b3e:	f002 021f 	and.w	r2, r2, #31
 8001b42:	2101      	movs	r1, #1
 8001b44:	fa01 f202 	lsl.w	r2, r1, r2
 8001b48:	4013      	ands	r3, r2
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d182      	bne.n	8001a54 <HAL_RCC_OscConfig+0xf2c>
 8001b4e:	e037      	b.n	8001bc0 <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b50:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b54:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	699b      	ldr	r3, [r3, #24]
 8001b5c:	2b01      	cmp	r3, #1
 8001b5e:	d101      	bne.n	8001b64 <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 8001b60:	2301      	movs	r3, #1
 8001b62:	e02e      	b.n	8001bc2 <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001b64:	4b19      	ldr	r3, [pc, #100]	; (8001bcc <HAL_RCC_OscConfig+0x10a4>)
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8001b6c:	4b17      	ldr	r3, [pc, #92]	; (8001bcc <HAL_RCC_OscConfig+0x10a4>)
 8001b6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b70:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001b74:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001b78:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8001b7c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b80:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	69db      	ldr	r3, [r3, #28]
 8001b88:	429a      	cmp	r2, r3
 8001b8a:	d117      	bne.n	8001bbc <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001b8c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001b90:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001b94:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b98:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001ba0:	429a      	cmp	r2, r3
 8001ba2:	d10b      	bne.n	8001bbc <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8001ba4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001ba8:	f003 020f 	and.w	r2, r3, #15
 8001bac:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001bb0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	d001      	beq.n	8001bc0 <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	e000      	b.n	8001bc2 <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 8001bc0:	2300      	movs	r3, #0
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	40021000 	.word	0x40021000

08001bd0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b09e      	sub	sp, #120	; 0x78
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
 8001bd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d101      	bne.n	8001be8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001be4:	2301      	movs	r3, #1
 8001be6:	e162      	b.n	8001eae <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001be8:	4b90      	ldr	r3, [pc, #576]	; (8001e2c <HAL_RCC_ClockConfig+0x25c>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f003 0307 	and.w	r3, r3, #7
 8001bf0:	683a      	ldr	r2, [r7, #0]
 8001bf2:	429a      	cmp	r2, r3
 8001bf4:	d910      	bls.n	8001c18 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bf6:	4b8d      	ldr	r3, [pc, #564]	; (8001e2c <HAL_RCC_ClockConfig+0x25c>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f023 0207 	bic.w	r2, r3, #7
 8001bfe:	498b      	ldr	r1, [pc, #556]	; (8001e2c <HAL_RCC_ClockConfig+0x25c>)
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	4313      	orrs	r3, r2
 8001c04:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c06:	4b89      	ldr	r3, [pc, #548]	; (8001e2c <HAL_RCC_ClockConfig+0x25c>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f003 0307 	and.w	r3, r3, #7
 8001c0e:	683a      	ldr	r2, [r7, #0]
 8001c10:	429a      	cmp	r2, r3
 8001c12:	d001      	beq.n	8001c18 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001c14:	2301      	movs	r3, #1
 8001c16:	e14a      	b.n	8001eae <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f003 0302 	and.w	r3, r3, #2
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d008      	beq.n	8001c36 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c24:	4b82      	ldr	r3, [pc, #520]	; (8001e30 <HAL_RCC_ClockConfig+0x260>)
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	689b      	ldr	r3, [r3, #8]
 8001c30:	497f      	ldr	r1, [pc, #508]	; (8001e30 <HAL_RCC_ClockConfig+0x260>)
 8001c32:	4313      	orrs	r3, r2
 8001c34:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f003 0301 	and.w	r3, r3, #1
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	f000 80dc 	beq.w	8001dfc <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	2b01      	cmp	r3, #1
 8001c4a:	d13c      	bne.n	8001cc6 <HAL_RCC_ClockConfig+0xf6>
 8001c4c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c50:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c52:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001c54:	fa93 f3a3 	rbit	r3, r3
 8001c58:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001c5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c5c:	fab3 f383 	clz	r3, r3
 8001c60:	b2db      	uxtb	r3, r3
 8001c62:	095b      	lsrs	r3, r3, #5
 8001c64:	b2db      	uxtb	r3, r3
 8001c66:	f043 0301 	orr.w	r3, r3, #1
 8001c6a:	b2db      	uxtb	r3, r3
 8001c6c:	2b01      	cmp	r3, #1
 8001c6e:	d102      	bne.n	8001c76 <HAL_RCC_ClockConfig+0xa6>
 8001c70:	4b6f      	ldr	r3, [pc, #444]	; (8001e30 <HAL_RCC_ClockConfig+0x260>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	e00f      	b.n	8001c96 <HAL_RCC_ClockConfig+0xc6>
 8001c76:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c7a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c7c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001c7e:	fa93 f3a3 	rbit	r3, r3
 8001c82:	667b      	str	r3, [r7, #100]	; 0x64
 8001c84:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c88:	663b      	str	r3, [r7, #96]	; 0x60
 8001c8a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001c8c:	fa93 f3a3 	rbit	r3, r3
 8001c90:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001c92:	4b67      	ldr	r3, [pc, #412]	; (8001e30 <HAL_RCC_ClockConfig+0x260>)
 8001c94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c96:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001c9a:	65ba      	str	r2, [r7, #88]	; 0x58
 8001c9c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001c9e:	fa92 f2a2 	rbit	r2, r2
 8001ca2:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001ca4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001ca6:	fab2 f282 	clz	r2, r2
 8001caa:	b2d2      	uxtb	r2, r2
 8001cac:	f042 0220 	orr.w	r2, r2, #32
 8001cb0:	b2d2      	uxtb	r2, r2
 8001cb2:	f002 021f 	and.w	r2, r2, #31
 8001cb6:	2101      	movs	r1, #1
 8001cb8:	fa01 f202 	lsl.w	r2, r1, r2
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d17b      	bne.n	8001dba <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	e0f3      	b.n	8001eae <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	2b02      	cmp	r3, #2
 8001ccc:	d13c      	bne.n	8001d48 <HAL_RCC_ClockConfig+0x178>
 8001cce:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001cd2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cd4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001cd6:	fa93 f3a3 	rbit	r3, r3
 8001cda:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001cdc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cde:	fab3 f383 	clz	r3, r3
 8001ce2:	b2db      	uxtb	r3, r3
 8001ce4:	095b      	lsrs	r3, r3, #5
 8001ce6:	b2db      	uxtb	r3, r3
 8001ce8:	f043 0301 	orr.w	r3, r3, #1
 8001cec:	b2db      	uxtb	r3, r3
 8001cee:	2b01      	cmp	r3, #1
 8001cf0:	d102      	bne.n	8001cf8 <HAL_RCC_ClockConfig+0x128>
 8001cf2:	4b4f      	ldr	r3, [pc, #316]	; (8001e30 <HAL_RCC_ClockConfig+0x260>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	e00f      	b.n	8001d18 <HAL_RCC_ClockConfig+0x148>
 8001cf8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001cfc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cfe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001d00:	fa93 f3a3 	rbit	r3, r3
 8001d04:	647b      	str	r3, [r7, #68]	; 0x44
 8001d06:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001d0a:	643b      	str	r3, [r7, #64]	; 0x40
 8001d0c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001d0e:	fa93 f3a3 	rbit	r3, r3
 8001d12:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001d14:	4b46      	ldr	r3, [pc, #280]	; (8001e30 <HAL_RCC_ClockConfig+0x260>)
 8001d16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d18:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001d1c:	63ba      	str	r2, [r7, #56]	; 0x38
 8001d1e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001d20:	fa92 f2a2 	rbit	r2, r2
 8001d24:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8001d26:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001d28:	fab2 f282 	clz	r2, r2
 8001d2c:	b2d2      	uxtb	r2, r2
 8001d2e:	f042 0220 	orr.w	r2, r2, #32
 8001d32:	b2d2      	uxtb	r2, r2
 8001d34:	f002 021f 	and.w	r2, r2, #31
 8001d38:	2101      	movs	r1, #1
 8001d3a:	fa01 f202 	lsl.w	r2, r1, r2
 8001d3e:	4013      	ands	r3, r2
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d13a      	bne.n	8001dba <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001d44:	2301      	movs	r3, #1
 8001d46:	e0b2      	b.n	8001eae <HAL_RCC_ClockConfig+0x2de>
 8001d48:	2302      	movs	r3, #2
 8001d4a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d4e:	fa93 f3a3 	rbit	r3, r3
 8001d52:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001d54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d56:	fab3 f383 	clz	r3, r3
 8001d5a:	b2db      	uxtb	r3, r3
 8001d5c:	095b      	lsrs	r3, r3, #5
 8001d5e:	b2db      	uxtb	r3, r3
 8001d60:	f043 0301 	orr.w	r3, r3, #1
 8001d64:	b2db      	uxtb	r3, r3
 8001d66:	2b01      	cmp	r3, #1
 8001d68:	d102      	bne.n	8001d70 <HAL_RCC_ClockConfig+0x1a0>
 8001d6a:	4b31      	ldr	r3, [pc, #196]	; (8001e30 <HAL_RCC_ClockConfig+0x260>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	e00d      	b.n	8001d8c <HAL_RCC_ClockConfig+0x1bc>
 8001d70:	2302      	movs	r3, #2
 8001d72:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d76:	fa93 f3a3 	rbit	r3, r3
 8001d7a:	627b      	str	r3, [r7, #36]	; 0x24
 8001d7c:	2302      	movs	r3, #2
 8001d7e:	623b      	str	r3, [r7, #32]
 8001d80:	6a3b      	ldr	r3, [r7, #32]
 8001d82:	fa93 f3a3 	rbit	r3, r3
 8001d86:	61fb      	str	r3, [r7, #28]
 8001d88:	4b29      	ldr	r3, [pc, #164]	; (8001e30 <HAL_RCC_ClockConfig+0x260>)
 8001d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d8c:	2202      	movs	r2, #2
 8001d8e:	61ba      	str	r2, [r7, #24]
 8001d90:	69ba      	ldr	r2, [r7, #24]
 8001d92:	fa92 f2a2 	rbit	r2, r2
 8001d96:	617a      	str	r2, [r7, #20]
  return result;
 8001d98:	697a      	ldr	r2, [r7, #20]
 8001d9a:	fab2 f282 	clz	r2, r2
 8001d9e:	b2d2      	uxtb	r2, r2
 8001da0:	f042 0220 	orr.w	r2, r2, #32
 8001da4:	b2d2      	uxtb	r2, r2
 8001da6:	f002 021f 	and.w	r2, r2, #31
 8001daa:	2101      	movs	r1, #1
 8001dac:	fa01 f202 	lsl.w	r2, r1, r2
 8001db0:	4013      	ands	r3, r2
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d101      	bne.n	8001dba <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001db6:	2301      	movs	r3, #1
 8001db8:	e079      	b.n	8001eae <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001dba:	4b1d      	ldr	r3, [pc, #116]	; (8001e30 <HAL_RCC_ClockConfig+0x260>)
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	f023 0203 	bic.w	r2, r3, #3
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	491a      	ldr	r1, [pc, #104]	; (8001e30 <HAL_RCC_ClockConfig+0x260>)
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001dcc:	f7fe fc30 	bl	8000630 <HAL_GetTick>
 8001dd0:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dd2:	e00a      	b.n	8001dea <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dd4:	f7fe fc2c 	bl	8000630 <HAL_GetTick>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001ddc:	1ad3      	subs	r3, r2, r3
 8001dde:	f241 3288 	movw	r2, #5000	; 0x1388
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d901      	bls.n	8001dea <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001de6:	2303      	movs	r3, #3
 8001de8:	e061      	b.n	8001eae <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dea:	4b11      	ldr	r3, [pc, #68]	; (8001e30 <HAL_RCC_ClockConfig+0x260>)
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	f003 020c 	and.w	r2, r3, #12
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	009b      	lsls	r3, r3, #2
 8001df8:	429a      	cmp	r2, r3
 8001dfa:	d1eb      	bne.n	8001dd4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001dfc:	4b0b      	ldr	r3, [pc, #44]	; (8001e2c <HAL_RCC_ClockConfig+0x25c>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f003 0307 	and.w	r3, r3, #7
 8001e04:	683a      	ldr	r2, [r7, #0]
 8001e06:	429a      	cmp	r2, r3
 8001e08:	d214      	bcs.n	8001e34 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e0a:	4b08      	ldr	r3, [pc, #32]	; (8001e2c <HAL_RCC_ClockConfig+0x25c>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f023 0207 	bic.w	r2, r3, #7
 8001e12:	4906      	ldr	r1, [pc, #24]	; (8001e2c <HAL_RCC_ClockConfig+0x25c>)
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	4313      	orrs	r3, r2
 8001e18:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e1a:	4b04      	ldr	r3, [pc, #16]	; (8001e2c <HAL_RCC_ClockConfig+0x25c>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f003 0307 	and.w	r3, r3, #7
 8001e22:	683a      	ldr	r2, [r7, #0]
 8001e24:	429a      	cmp	r2, r3
 8001e26:	d005      	beq.n	8001e34 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	e040      	b.n	8001eae <HAL_RCC_ClockConfig+0x2de>
 8001e2c:	40022000 	.word	0x40022000
 8001e30:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f003 0304 	and.w	r3, r3, #4
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d008      	beq.n	8001e52 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e40:	4b1d      	ldr	r3, [pc, #116]	; (8001eb8 <HAL_RCC_ClockConfig+0x2e8>)
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	68db      	ldr	r3, [r3, #12]
 8001e4c:	491a      	ldr	r1, [pc, #104]	; (8001eb8 <HAL_RCC_ClockConfig+0x2e8>)
 8001e4e:	4313      	orrs	r3, r2
 8001e50:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f003 0308 	and.w	r3, r3, #8
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d009      	beq.n	8001e72 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e5e:	4b16      	ldr	r3, [pc, #88]	; (8001eb8 <HAL_RCC_ClockConfig+0x2e8>)
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	691b      	ldr	r3, [r3, #16]
 8001e6a:	00db      	lsls	r3, r3, #3
 8001e6c:	4912      	ldr	r1, [pc, #72]	; (8001eb8 <HAL_RCC_ClockConfig+0x2e8>)
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001e72:	f000 f829 	bl	8001ec8 <HAL_RCC_GetSysClockFreq>
 8001e76:	4601      	mov	r1, r0
 8001e78:	4b0f      	ldr	r3, [pc, #60]	; (8001eb8 <HAL_RCC_ClockConfig+0x2e8>)
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e80:	22f0      	movs	r2, #240	; 0xf0
 8001e82:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e84:	693a      	ldr	r2, [r7, #16]
 8001e86:	fa92 f2a2 	rbit	r2, r2
 8001e8a:	60fa      	str	r2, [r7, #12]
  return result;
 8001e8c:	68fa      	ldr	r2, [r7, #12]
 8001e8e:	fab2 f282 	clz	r2, r2
 8001e92:	b2d2      	uxtb	r2, r2
 8001e94:	40d3      	lsrs	r3, r2
 8001e96:	4a09      	ldr	r2, [pc, #36]	; (8001ebc <HAL_RCC_ClockConfig+0x2ec>)
 8001e98:	5cd3      	ldrb	r3, [r2, r3]
 8001e9a:	fa21 f303 	lsr.w	r3, r1, r3
 8001e9e:	4a08      	ldr	r2, [pc, #32]	; (8001ec0 <HAL_RCC_ClockConfig+0x2f0>)
 8001ea0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001ea2:	4b08      	ldr	r3, [pc, #32]	; (8001ec4 <HAL_RCC_ClockConfig+0x2f4>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f7fe fb7e 	bl	80005a8 <HAL_InitTick>
  
  return HAL_OK;
 8001eac:	2300      	movs	r3, #0
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	3778      	adds	r7, #120	; 0x78
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	40021000 	.word	0x40021000
 8001ebc:	0800200c 	.word	0x0800200c
 8001ec0:	20000000 	.word	0x20000000
 8001ec4:	20000004 	.word	0x20000004

08001ec8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b08b      	sub	sp, #44	; 0x2c
 8001ecc:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	61fb      	str	r3, [r7, #28]
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	61bb      	str	r3, [r7, #24]
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	627b      	str	r3, [r7, #36]	; 0x24
 8001eda:	2300      	movs	r3, #0
 8001edc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8001ee2:	4b2a      	ldr	r3, [pc, #168]	; (8001f8c <HAL_RCC_GetSysClockFreq+0xc4>)
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ee8:	69fb      	ldr	r3, [r7, #28]
 8001eea:	f003 030c 	and.w	r3, r3, #12
 8001eee:	2b04      	cmp	r3, #4
 8001ef0:	d002      	beq.n	8001ef8 <HAL_RCC_GetSysClockFreq+0x30>
 8001ef2:	2b08      	cmp	r3, #8
 8001ef4:	d003      	beq.n	8001efe <HAL_RCC_GetSysClockFreq+0x36>
 8001ef6:	e03f      	b.n	8001f78 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001ef8:	4b25      	ldr	r3, [pc, #148]	; (8001f90 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001efa:	623b      	str	r3, [r7, #32]
      break;
 8001efc:	e03f      	b.n	8001f7e <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001efe:	69fb      	ldr	r3, [r7, #28]
 8001f00:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001f04:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001f08:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f0a:	68ba      	ldr	r2, [r7, #8]
 8001f0c:	fa92 f2a2 	rbit	r2, r2
 8001f10:	607a      	str	r2, [r7, #4]
  return result;
 8001f12:	687a      	ldr	r2, [r7, #4]
 8001f14:	fab2 f282 	clz	r2, r2
 8001f18:	b2d2      	uxtb	r2, r2
 8001f1a:	40d3      	lsrs	r3, r2
 8001f1c:	4a1d      	ldr	r2, [pc, #116]	; (8001f94 <HAL_RCC_GetSysClockFreq+0xcc>)
 8001f1e:	5cd3      	ldrb	r3, [r2, r3]
 8001f20:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001f22:	4b1a      	ldr	r3, [pc, #104]	; (8001f8c <HAL_RCC_GetSysClockFreq+0xc4>)
 8001f24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f26:	f003 030f 	and.w	r3, r3, #15
 8001f2a:	220f      	movs	r2, #15
 8001f2c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f2e:	693a      	ldr	r2, [r7, #16]
 8001f30:	fa92 f2a2 	rbit	r2, r2
 8001f34:	60fa      	str	r2, [r7, #12]
  return result;
 8001f36:	68fa      	ldr	r2, [r7, #12]
 8001f38:	fab2 f282 	clz	r2, r2
 8001f3c:	b2d2      	uxtb	r2, r2
 8001f3e:	40d3      	lsrs	r3, r2
 8001f40:	4a15      	ldr	r2, [pc, #84]	; (8001f98 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001f42:	5cd3      	ldrb	r3, [r2, r3]
 8001f44:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8001f46:	69fb      	ldr	r3, [r7, #28]
 8001f48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d008      	beq.n	8001f62 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001f50:	4a0f      	ldr	r2, [pc, #60]	; (8001f90 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001f52:	69bb      	ldr	r3, [r7, #24]
 8001f54:	fbb2 f2f3 	udiv	r2, r2, r3
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	fb02 f303 	mul.w	r3, r2, r3
 8001f5e:	627b      	str	r3, [r7, #36]	; 0x24
 8001f60:	e007      	b.n	8001f72 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001f62:	4a0b      	ldr	r2, [pc, #44]	; (8001f90 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001f64:	69bb      	ldr	r3, [r7, #24]
 8001f66:	fbb2 f2f3 	udiv	r2, r2, r3
 8001f6a:	697b      	ldr	r3, [r7, #20]
 8001f6c:	fb02 f303 	mul.w	r3, r2, r3
 8001f70:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001f72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f74:	623b      	str	r3, [r7, #32]
      break;
 8001f76:	e002      	b.n	8001f7e <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001f78:	4b05      	ldr	r3, [pc, #20]	; (8001f90 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001f7a:	623b      	str	r3, [r7, #32]
      break;
 8001f7c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f7e:	6a3b      	ldr	r3, [r7, #32]
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	372c      	adds	r7, #44	; 0x2c
 8001f84:	46bd      	mov	sp, r7
 8001f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8a:	4770      	bx	lr
 8001f8c:	40021000 	.word	0x40021000
 8001f90:	007a1200 	.word	0x007a1200
 8001f94:	0800201c 	.word	0x0800201c
 8001f98:	0800202c 	.word	0x0800202c

08001f9c <memset>:
 8001f9c:	4402      	add	r2, r0
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d100      	bne.n	8001fa6 <memset+0xa>
 8001fa4:	4770      	bx	lr
 8001fa6:	f803 1b01 	strb.w	r1, [r3], #1
 8001faa:	e7f9      	b.n	8001fa0 <memset+0x4>

08001fac <__libc_init_array>:
 8001fac:	b570      	push	{r4, r5, r6, lr}
 8001fae:	4d0d      	ldr	r5, [pc, #52]	; (8001fe4 <__libc_init_array+0x38>)
 8001fb0:	4c0d      	ldr	r4, [pc, #52]	; (8001fe8 <__libc_init_array+0x3c>)
 8001fb2:	1b64      	subs	r4, r4, r5
 8001fb4:	10a4      	asrs	r4, r4, #2
 8001fb6:	2600      	movs	r6, #0
 8001fb8:	42a6      	cmp	r6, r4
 8001fba:	d109      	bne.n	8001fd0 <__libc_init_array+0x24>
 8001fbc:	4d0b      	ldr	r5, [pc, #44]	; (8001fec <__libc_init_array+0x40>)
 8001fbe:	4c0c      	ldr	r4, [pc, #48]	; (8001ff0 <__libc_init_array+0x44>)
 8001fc0:	f000 f818 	bl	8001ff4 <_init>
 8001fc4:	1b64      	subs	r4, r4, r5
 8001fc6:	10a4      	asrs	r4, r4, #2
 8001fc8:	2600      	movs	r6, #0
 8001fca:	42a6      	cmp	r6, r4
 8001fcc:	d105      	bne.n	8001fda <__libc_init_array+0x2e>
 8001fce:	bd70      	pop	{r4, r5, r6, pc}
 8001fd0:	f855 3b04 	ldr.w	r3, [r5], #4
 8001fd4:	4798      	blx	r3
 8001fd6:	3601      	adds	r6, #1
 8001fd8:	e7ee      	b.n	8001fb8 <__libc_init_array+0xc>
 8001fda:	f855 3b04 	ldr.w	r3, [r5], #4
 8001fde:	4798      	blx	r3
 8001fe0:	3601      	adds	r6, #1
 8001fe2:	e7f2      	b.n	8001fca <__libc_init_array+0x1e>
 8001fe4:	0800203c 	.word	0x0800203c
 8001fe8:	0800203c 	.word	0x0800203c
 8001fec:	0800203c 	.word	0x0800203c
 8001ff0:	08002040 	.word	0x08002040

08001ff4 <_init>:
 8001ff4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ff6:	bf00      	nop
 8001ff8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001ffa:	bc08      	pop	{r3}
 8001ffc:	469e      	mov	lr, r3
 8001ffe:	4770      	bx	lr

08002000 <_fini>:
 8002000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002002:	bf00      	nop
 8002004:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002006:	bc08      	pop	{r3}
 8002008:	469e      	mov	lr, r3
 800200a:	4770      	bx	lr
