-- Copyright (C) 2016  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Intel and sold by Intel or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

-- DATE "11/22/2020 21:28:36"

-- 
-- Device: Altera 5CGXFC7C7F23C8 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	mejia_divider_Nov19 IS
    PORT (
	clk : IN std_logic;
	ld : IN std_logic;
	clr : IN std_logic;
	Ain : IN std_logic_vector(31 DOWNTO 0);
	Bin : IN std_logic_vector(31 DOWNTO 0);
	Qout : OUT std_logic_vector(31 DOWNTO 0);
	Rout : OUT std_logic_vector(31 DOWNTO 0)
	);
END mejia_divider_Nov19;

-- Design Ports Information
-- Qout[0]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Qout[1]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Qout[2]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Qout[3]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Qout[4]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Qout[5]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Qout[6]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Qout[7]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Qout[8]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Qout[9]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Qout[10]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Qout[11]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Qout[12]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Qout[13]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Qout[14]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Qout[15]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Qout[16]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Qout[17]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Qout[18]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Qout[19]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Qout[20]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Qout[21]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Qout[22]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Qout[23]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Qout[24]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Qout[25]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Qout[26]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Qout[27]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Qout[28]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Qout[29]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Qout[30]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Qout[31]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rout[0]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rout[1]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rout[2]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rout[3]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rout[4]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rout[5]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rout[6]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rout[7]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rout[8]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rout[9]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rout[10]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rout[11]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rout[12]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rout[13]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rout[14]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rout[15]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rout[16]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rout[17]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rout[18]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rout[19]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rout[20]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rout[21]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rout[22]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rout[23]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rout[24]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rout[25]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rout[26]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rout[27]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rout[28]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rout[29]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rout[30]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rout[31]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clr	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ld	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[31]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[30]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[29]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[28]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[27]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[26]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[25]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[24]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[23]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[22]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[21]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[20]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[19]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[18]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[17]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[16]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[15]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[14]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[13]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[12]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[11]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[10]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[9]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[8]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[7]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[6]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[5]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[4]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[3]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[1]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[30]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[0]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[31]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[29]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[28]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[27]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[26]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[25]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[24]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[23]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[22]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[21]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[20]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[19]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[18]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[17]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[16]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[15]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[14]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[13]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[12]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[11]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[10]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[8]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[7]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[6]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[5]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[4]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[3]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[2]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[1]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[0]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF mejia_divider_Nov19 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_ld : std_logic;
SIGNAL ww_clr : std_logic;
SIGNAL ww_Ain : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Bin : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Qout : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Rout : std_logic_vector(31 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputCLKENA0_outclk\ : std_logic;
SIGNAL \Bin[28]~input_o\ : std_logic;
SIGNAL \clr~input_o\ : std_logic;
SIGNAL \clr~inputCLKENA0_outclk\ : std_logic;
SIGNAL \ld~input_o\ : std_logic;
SIGNAL \Bin[29]~input_o\ : std_logic;
SIGNAL \Bin[31]~input_o\ : std_logic;
SIGNAL \Bin[30]~input_o\ : std_logic;
SIGNAL \Bin[27]~input_o\ : std_logic;
SIGNAL \Bin[26]~input_o\ : std_logic;
SIGNAL \Bin[22]~input_o\ : std_logic;
SIGNAL \Bin[20]~input_o\ : std_logic;
SIGNAL \Bin[18]~input_o\ : std_logic;
SIGNAL \Bin[19]~input_o\ : std_logic;
SIGNAL \Bin[17]~input_o\ : std_logic;
SIGNAL \Bin[15]~input_o\ : std_logic;
SIGNAL \Bin[16]~input_o\ : std_logic;
SIGNAL \Bin[14]~input_o\ : std_logic;
SIGNAL \Bin[13]~input_o\ : std_logic;
SIGNAL \Bin[12]~input_o\ : std_logic;
SIGNAL \Bin[9]~input_o\ : std_logic;
SIGNAL \Bin[8]~input_o\ : std_logic;
SIGNAL \Bin[7]~input_o\ : std_logic;
SIGNAL \Bin[4]~input_o\ : std_logic;
SIGNAL \Bin[3]~input_o\ : std_logic;
SIGNAL \Bin[2]~input_o\ : std_logic;
SIGNAL \Ain[20]~input_o\ : std_logic;
SIGNAL \Bin[1]~input_o\ : std_logic;
SIGNAL \Bin[0]~input_o\ : std_logic;
SIGNAL \Ain[19]~input_o\ : std_logic;
SIGNAL \Bin[25]~input_o\ : std_logic;
SIGNAL \Bin[21]~input_o\ : std_logic;
SIGNAL \Bin[24]~input_o\ : std_logic;
SIGNAL \REG_B|q[24]~feeder_combout\ : std_logic;
SIGNAL \Bin[23]~input_o\ : std_logic;
SIGNAL \Bin[10]~input_o\ : std_logic;
SIGNAL \Bin[11]~input_o\ : std_logic;
SIGNAL \Bin[5]~input_o\ : std_logic;
SIGNAL \Ain[31]~input_o\ : std_logic;
SIGNAL \row1|div5|FS|Bo~0_combout\ : std_logic;
SIGNAL \Bin[6]~input_o\ : std_logic;
SIGNAL \row1|div10|FS|Bo~0_combout\ : std_logic;
SIGNAL \row1|div15|FS|Bo~0_combout\ : std_logic;
SIGNAL \row1|div20|FS|Bo~0_combout\ : std_logic;
SIGNAL \row1|div25|FS|Bo~0_combout\ : std_logic;
SIGNAL \row1|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row1|div29|FS|Bo~0_combout\ : std_logic;
SIGNAL \row1|div30|FS|Bo~0_combout\ : std_logic;
SIGNAL \row1|div26|FS|D~combout\ : std_logic;
SIGNAL \row2|div27|FS|Bo~0_combout\ : std_logic;
SIGNAL \row1|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row1|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row1|div23|FS|Bo~0_combout\ : std_logic;
SIGNAL \row1|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div27|FS|Bo~1_combout\ : std_logic;
SIGNAL \row1|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row1|div21|FS|D~combout\ : std_logic;
SIGNAL \row2|div22|FS|Bo~0_combout\ : std_logic;
SIGNAL \row1|div23|FS|D~combout\ : std_logic;
SIGNAL \row1|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row1|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row1|div18|FS|Bo~0_combout\ : std_logic;
SIGNAL \row1|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div22|FS|Bo~1_combout\ : std_logic;
SIGNAL \row1|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row1|div16|FS|Bo~0_combout\ : std_logic;
SIGNAL \row1|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row1|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row1|div16|FS|D~combout\ : std_logic;
SIGNAL \row2|div17|FS|Bo~0_combout\ : std_logic;
SIGNAL \row2|div17|FS|Bo~1_combout\ : std_logic;
SIGNAL \row1|div13|FS|Bo~0_combout\ : std_logic;
SIGNAL \row1|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row1|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row1|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row1|div11|FS|D~combout\ : std_logic;
SIGNAL \row2|div12|FS|Bo~0_combout\ : std_logic;
SIGNAL \row1|div13|FS|D~combout\ : std_logic;
SIGNAL \row1|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div12|FS|Bo~1_combout\ : std_logic;
SIGNAL \row1|div8|FS|Bo~0_combout\ : std_logic;
SIGNAL \row1|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row1|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row1|div6|FS|D~combout\ : std_logic;
SIGNAL \row2|div7|FS|Bo~0_combout\ : std_logic;
SIGNAL \row1|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row1|div3|FS|Bo~0_combout\ : std_logic;
SIGNAL \row1|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div7|FS|Bo~1_combout\ : std_logic;
SIGNAL \row1|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \Ain[30]~input_o\ : std_logic;
SIGNAL \row2|div2|FS|Bo~0_combout\ : std_logic;
SIGNAL \row1|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div2|FS|Bo~1_combout\ : std_logic;
SIGNAL \row2|div2|FS|Bo~2_combout\ : std_logic;
SIGNAL \row1|div3|FS|D~combout\ : std_logic;
SIGNAL \row1|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div4|FS|Bo~0_combout\ : std_logic;
SIGNAL \row2|div7|FS|Bo~2_combout\ : std_logic;
SIGNAL \row1|div8|FS|D~combout\ : std_logic;
SIGNAL \row1|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div9|FS|Bo~0_combout\ : std_logic;
SIGNAL \row2|div12|FS|Bo~2_combout\ : std_logic;
SIGNAL \row2|div14|FS|Bo~0_combout\ : std_logic;
SIGNAL \row2|div17|FS|Bo~2_combout\ : std_logic;
SIGNAL \row2|div19|FS|Bo~0_combout\ : std_logic;
SIGNAL \row2|div22|FS|Bo~2_combout\ : std_logic;
SIGNAL \row2|div24|FS|Bo~0_combout\ : std_logic;
SIGNAL \row2|div27|FS|Bo~2_combout\ : std_logic;
SIGNAL \row2|div29|FS|Bo~0_combout\ : std_logic;
SIGNAL \row3|div32|FS|Bo~0_combout\ : std_logic;
SIGNAL \row2|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div28|FS|Bo~0_combout\ : std_logic;
SIGNAL \row2|div32|FS|Bo~0_combout\ : std_logic;
SIGNAL \row3|div30|FS|Bo~0_combout\ : std_logic;
SIGNAL \row2|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div26|FS|Bo~0_combout\ : std_logic;
SIGNAL \row1|div32|FS|Bo~0_combout\ : std_logic;
SIGNAL \row2|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div30|FS|Bo~1_combout\ : std_logic;
SIGNAL \row2|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div23|FS|Bo~0_combout\ : std_logic;
SIGNAL \row3|div25|FS|Bo~0_combout\ : std_logic;
SIGNAL \row2|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div25|FS|Bo~1_combout\ : std_logic;
SIGNAL \row2|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div21|FS|Bo~0_combout\ : std_logic;
SIGNAL \row2|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div18|FS|Bo~0_combout\ : std_logic;
SIGNAL \row3|div20|FS|Bo~0_combout\ : std_logic;
SIGNAL \row2|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div16|FS|Bo~0_combout\ : std_logic;
SIGNAL \row2|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div20|FS|Bo~1_combout\ : std_logic;
SIGNAL \row2|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div13|FS|Bo~0_combout\ : std_logic;
SIGNAL \row3|div15|FS|Bo~0_combout\ : std_logic;
SIGNAL \row2|div11|FS|Bo~0_combout\ : std_logic;
SIGNAL \row2|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div15|FS|Bo~1_combout\ : std_logic;
SIGNAL \row2|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div8|FS|Bo~0_combout\ : std_logic;
SIGNAL \row3|div10|FS|Bo~0_combout\ : std_logic;
SIGNAL \row2|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div10|FS|Bo~1_combout\ : std_logic;
SIGNAL \row2|div6|FS|Bo~0_combout\ : std_logic;
SIGNAL \row2|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div3|FS|Bo~0_combout\ : std_logic;
SIGNAL \row3|div5|FS|Bo~0_combout\ : std_logic;
SIGNAL \row2|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \Ain[29]~input_o\ : std_logic;
SIGNAL \row3|div2|FS|Bo~0_combout\ : std_logic;
SIGNAL \row3|div5|FS|Bo~1_combout\ : std_logic;
SIGNAL \row2|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div5|FS|Bo~2_combout\ : std_logic;
SIGNAL \row3|div7|FS|Bo~0_combout\ : std_logic;
SIGNAL \row3|div10|FS|Bo~2_combout\ : std_logic;
SIGNAL \row3|div12|FS|Bo~0_combout\ : std_logic;
SIGNAL \row3|div15|FS|Bo~2_combout\ : std_logic;
SIGNAL \row3|div17|FS|Bo~0_combout\ : std_logic;
SIGNAL \row3|div20|FS|Bo~2_combout\ : std_logic;
SIGNAL \row3|div22|FS|Bo~0_combout\ : std_logic;
SIGNAL \row3|div25|FS|Bo~2_combout\ : std_logic;
SIGNAL \row3|div27|FS|Bo~0_combout\ : std_logic;
SIGNAL \row3|div30|FS|Bo~2_combout\ : std_logic;
SIGNAL \row4|div32|FS|Bo~0_combout\ : std_logic;
SIGNAL \row3|div32|FS|Bo~1_combout\ : std_logic;
SIGNAL \row3|div28|FS|Bo~0_combout\ : std_logic;
SIGNAL \row4|div30|FS|Bo~0_combout\ : std_logic;
SIGNAL \row2|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div25|FS|Bo~3_combout\ : std_logic;
SIGNAL \row3|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div30|FS|Bo~1_combout\ : std_logic;
SIGNAL \row2|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div23|FS|Bo~0_combout\ : std_logic;
SIGNAL \row3|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div25|FS|Bo~0_combout\ : std_logic;
SIGNAL \row3|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div20|FS|Bo~3_combout\ : std_logic;
SIGNAL \row3|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div25|FS|Bo~1_combout\ : std_logic;
SIGNAL \row3|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div18|FS|Bo~0_combout\ : std_logic;
SIGNAL \row4|div20|FS|Bo~0_combout\ : std_logic;
SIGNAL \row2|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div15|FS|Bo~3_combout\ : std_logic;
SIGNAL \row3|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div20|FS|Bo~1_combout\ : std_logic;
SIGNAL \row3|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div13|FS|Bo~0_combout\ : std_logic;
SIGNAL \row3|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div15|FS|Bo~0_combout\ : std_logic;
SIGNAL \row4|div15|FS|Bo~1_combout\ : std_logic;
SIGNAL \row3|div10|FS|Bo~3_combout\ : std_logic;
SIGNAL \row3|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div8|FS|Bo~0_combout\ : std_logic;
SIGNAL \row4|div10|FS|Bo~0_combout\ : std_logic;
SIGNAL \row2|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div10|FS|Bo~1_combout\ : std_logic;
SIGNAL \row3|div6|FS|Bo~0_combout\ : std_logic;
SIGNAL \row3|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div3|FS|Bo~0_combout\ : std_logic;
SIGNAL \row3|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div5|FS|Bo~0_combout\ : std_logic;
SIGNAL \row4|div5|FS|Bo~1_combout\ : std_logic;
SIGNAL \Ain[28]~input_o\ : std_logic;
SIGNAL \row4|div2|FS|Bo~0_combout\ : std_logic;
SIGNAL \row3|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div5|FS|Bo~2_combout\ : std_logic;
SIGNAL \row4|div7|FS|Bo~0_combout\ : std_logic;
SIGNAL \row4|div10|FS|Bo~2_combout\ : std_logic;
SIGNAL \row4|div12|FS|Bo~0_combout\ : std_logic;
SIGNAL \row4|div15|FS|Bo~2_combout\ : std_logic;
SIGNAL \row4|div17|FS|Bo~0_combout\ : std_logic;
SIGNAL \row4|div20|FS|Bo~2_combout\ : std_logic;
SIGNAL \row4|div22|FS|Bo~0_combout\ : std_logic;
SIGNAL \row4|div25|FS|Bo~2_combout\ : std_logic;
SIGNAL \row4|div27|FS|Bo~0_combout\ : std_logic;
SIGNAL \row4|div30|FS|Bo~2_combout\ : std_logic;
SIGNAL \row4|div32|FS|Bo~1_combout\ : std_logic;
SIGNAL \row4|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div28|FS|Bo~0_combout\ : std_logic;
SIGNAL \row4|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div32|FS|Bo~0_combout\ : std_logic;
SIGNAL \row5|div30|FS|Bo~0_combout\ : std_logic;
SIGNAL \row4|div25|FS|Bo~3_combout\ : std_logic;
SIGNAL \row4|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div30|FS|Bo~1_combout\ : std_logic;
SIGNAL \row3|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div23|FS|Bo~0_combout\ : std_logic;
SIGNAL \row4|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div25|FS|Bo~0_combout\ : std_logic;
SIGNAL \row4|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div25|FS|Bo~1_combout\ : std_logic;
SIGNAL \row4|div20|FS|Bo~3_combout\ : std_logic;
SIGNAL \row4|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div18|FS|Bo~0_combout\ : std_logic;
SIGNAL \row4|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div20|FS|Bo~0_combout\ : std_logic;
SIGNAL \row4|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div20|FS|Bo~1_combout\ : std_logic;
SIGNAL \row4|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div15|FS|Bo~3_combout\ : std_logic;
SIGNAL \row4|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div13|FS|Bo~0_combout\ : std_logic;
SIGNAL \row4|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div15|FS|Bo~0_combout\ : std_logic;
SIGNAL \row4|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div10|FS|Bo~3_combout\ : std_logic;
SIGNAL \row4|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div15|FS|Bo~1_combout\ : std_logic;
SIGNAL \row3|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div8|FS|Bo~0_combout\ : std_logic;
SIGNAL \row4|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div10|FS|Bo~0_combout\ : std_logic;
SIGNAL \row4|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div10|FS|Bo~1_combout\ : std_logic;
SIGNAL \row4|div6|FS|Bo~0_combout\ : std_logic;
SIGNAL \row4|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div3|FS|Bo~0_combout\ : std_logic;
SIGNAL \row5|div5|FS|Bo~0_combout\ : std_logic;
SIGNAL \row3|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \Ain[27]~input_o\ : std_logic;
SIGNAL \row5|div2|FS|Bo~0_combout\ : std_logic;
SIGNAL \row5|div5|FS|Bo~1_combout\ : std_logic;
SIGNAL \row4|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div5|FS|Bo~2_combout\ : std_logic;
SIGNAL \row5|div7|FS|Bo~0_combout\ : std_logic;
SIGNAL \row5|div10|FS|Bo~2_combout\ : std_logic;
SIGNAL \row5|div12|FS|Bo~0_combout\ : std_logic;
SIGNAL \row5|div15|FS|Bo~2_combout\ : std_logic;
SIGNAL \row5|div17|FS|Bo~0_combout\ : std_logic;
SIGNAL \row5|div20|FS|Bo~2_combout\ : std_logic;
SIGNAL \row5|div22|FS|Bo~0_combout\ : std_logic;
SIGNAL \row5|div25|FS|Bo~2_combout\ : std_logic;
SIGNAL \row5|div27|FS|Bo~0_combout\ : std_logic;
SIGNAL \row5|div30|FS|Bo~2_combout\ : std_logic;
SIGNAL \row5|div32|FS|Bo~1_combout\ : std_logic;
SIGNAL \row5|div28|FS|Bo~0_combout\ : std_logic;
SIGNAL \row5|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div30|FS|Bo~0_combout\ : std_logic;
SIGNAL \row6|div32|FS|Bo~0_combout\ : std_logic;
SIGNAL \row6|div30|FS|Bo~1_combout\ : std_logic;
SIGNAL \row5|div25|FS|Bo~3_combout\ : std_logic;
SIGNAL \row5|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div23|FS|Bo~0_combout\ : std_logic;
SIGNAL \row6|div25|FS|Bo~0_combout\ : std_logic;
SIGNAL \row4|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div20|FS|Bo~3_combout\ : std_logic;
SIGNAL \row5|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div25|FS|Bo~1_combout\ : std_logic;
SIGNAL \row5|div18|FS|Bo~0_combout\ : std_logic;
SIGNAL \row6|div20|FS|Bo~0_combout\ : std_logic;
SIGNAL \row5|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div20|FS|Bo~1_combout\ : std_logic;
SIGNAL \row5|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div15|FS|Bo~3_combout\ : std_logic;
SIGNAL \row5|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div13|FS|Bo~0_combout\ : std_logic;
SIGNAL \row6|div15|FS|Bo~0_combout\ : std_logic;
SIGNAL \row4|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div15|FS|Bo~1_combout\ : std_logic;
SIGNAL \row5|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div10|FS|Bo~3_combout\ : std_logic;
SIGNAL \row5|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div8|FS|Bo~0_combout\ : std_logic;
SIGNAL \row6|div10|FS|Bo~0_combout\ : std_logic;
SIGNAL \row5|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div10|FS|Bo~1_combout\ : std_logic;
SIGNAL \row5|div6|FS|Bo~0_combout\ : std_logic;
SIGNAL \row5|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div3|FS|Bo~0_combout\ : std_logic;
SIGNAL \row4|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div5|FS|Bo~0_combout\ : std_logic;
SIGNAL \row6|div5|FS|Bo~1_combout\ : std_logic;
SIGNAL \Ain[26]~input_o\ : std_logic;
SIGNAL \row6|div2|FS|Bo~0_combout\ : std_logic;
SIGNAL \row5|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div5|FS|Bo~2_combout\ : std_logic;
SIGNAL \row6|div7|FS|Bo~0_combout\ : std_logic;
SIGNAL \row6|div10|FS|Bo~2_combout\ : std_logic;
SIGNAL \row6|div12|FS|Bo~0_combout\ : std_logic;
SIGNAL \row6|div15|FS|Bo~2_combout\ : std_logic;
SIGNAL \row6|div17|FS|Bo~0_combout\ : std_logic;
SIGNAL \row6|div20|FS|Bo~2_combout\ : std_logic;
SIGNAL \row6|div22|FS|Bo~0_combout\ : std_logic;
SIGNAL \row6|div25|FS|Bo~2_combout\ : std_logic;
SIGNAL \row6|div27|FS|Bo~0_combout\ : std_logic;
SIGNAL \row6|div30|FS|Bo~2_combout\ : std_logic;
SIGNAL \row7|div32|FS|Bo~0_combout\ : std_logic;
SIGNAL \row6|div28|FS|Bo~0_combout\ : std_logic;
SIGNAL \row6|div32|FS|Bo~1_combout\ : std_logic;
SIGNAL \row7|div30|FS|Bo~0_combout\ : std_logic;
SIGNAL \row5|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div30|FS|Bo~1_combout\ : std_logic;
SIGNAL \row6|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div25|FS|Bo~3_combout\ : std_logic;
SIGNAL \row6|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div23|FS|Bo~0_combout\ : std_logic;
SIGNAL \row7|div25|FS|Bo~0_combout\ : std_logic;
SIGNAL \row6|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div25|FS|Bo~1_combout\ : std_logic;
SIGNAL \row6|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div20|FS|Bo~3_combout\ : std_logic;
SIGNAL \row6|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div18|FS|Bo~0_combout\ : std_logic;
SIGNAL \row7|div20|FS|Bo~0_combout\ : std_logic;
SIGNAL \row5|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div15|FS|Bo~3_combout\ : std_logic;
SIGNAL \row6|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div20|FS|Bo~1_combout\ : std_logic;
SIGNAL \row6|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div13|FS|Bo~0_combout\ : std_logic;
SIGNAL \row7|div15|FS|Bo~0_combout\ : std_logic;
SIGNAL \row5|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div10|FS|Bo~3_combout\ : std_logic;
SIGNAL \row6|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div15|FS|Bo~1_combout\ : std_logic;
SIGNAL \row6|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div8|FS|Bo~0_combout\ : std_logic;
SIGNAL \row6|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div10|FS|Bo~0_combout\ : std_logic;
SIGNAL \row7|div10|FS|Bo~1_combout\ : std_logic;
SIGNAL \row6|div6|FS|Bo~0_combout\ : std_logic;
SIGNAL \row6|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div3|FS|Bo~0_combout\ : std_logic;
SIGNAL \row5|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div5|FS|Bo~0_combout\ : std_logic;
SIGNAL \row6|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \Ain[25]~input_o\ : std_logic;
SIGNAL \row7|div2|FS|Bo~0_combout\ : std_logic;
SIGNAL \row7|div5|FS|Bo~1_combout\ : std_logic;
SIGNAL \row6|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div5|FS|Bo~2_combout\ : std_logic;
SIGNAL \row7|div7|FS|Bo~0_combout\ : std_logic;
SIGNAL \row7|div10|FS|Bo~2_combout\ : std_logic;
SIGNAL \row7|div12|FS|Bo~0_combout\ : std_logic;
SIGNAL \row7|div15|FS|Bo~2_combout\ : std_logic;
SIGNAL \row7|div17|FS|Bo~0_combout\ : std_logic;
SIGNAL \row7|div20|FS|Bo~2_combout\ : std_logic;
SIGNAL \row7|div22|FS|Bo~0_combout\ : std_logic;
SIGNAL \row7|div25|FS|Bo~2_combout\ : std_logic;
SIGNAL \row7|div27|FS|Bo~0_combout\ : std_logic;
SIGNAL \row7|div30|FS|Bo~2_combout\ : std_logic;
SIGNAL \row8|div32|FS|Bo~0_combout\ : std_logic;
SIGNAL \row7|div28|FS|Bo~0_combout\ : std_logic;
SIGNAL \row6|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div32|FS|Bo~1_combout\ : std_logic;
SIGNAL \row7|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div30|FS|Bo~0_combout\ : std_logic;
SIGNAL \row7|div25|FS|Bo~3_combout\ : std_logic;
SIGNAL \row7|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div30|FS|Bo~1_combout\ : std_logic;
SIGNAL \row6|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div23|FS|Bo~0_combout\ : std_logic;
SIGNAL \row7|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div25|FS|Bo~0_combout\ : std_logic;
SIGNAL \row7|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div20|FS|Bo~3_combout\ : std_logic;
SIGNAL \row7|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div25|FS|Bo~1_combout\ : std_logic;
SIGNAL \row7|div18|FS|Bo~0_combout\ : std_logic;
SIGNAL \row8|div20|FS|Bo~0_combout\ : std_logic;
SIGNAL \row7|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div15|FS|Bo~3_combout\ : std_logic;
SIGNAL \row7|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div20|FS|Bo~1_combout\ : std_logic;
SIGNAL \row7|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div13|FS|Bo~0_combout\ : std_logic;
SIGNAL \row8|div15|FS|Bo~0_combout\ : std_logic;
SIGNAL \row7|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div15|FS|Bo~1_combout\ : std_logic;
SIGNAL \row7|div10|FS|Bo~3_combout\ : std_logic;
SIGNAL \row7|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div8|FS|Bo~0_combout\ : std_logic;
SIGNAL \row6|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div10|FS|Bo~0_combout\ : std_logic;
SIGNAL \row8|div10|FS|Bo~1_combout\ : std_logic;
SIGNAL \row7|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div6|FS|Bo~0_combout\ : std_logic;
SIGNAL \row7|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div3|FS|Bo~0_combout\ : std_logic;
SIGNAL \row8|div5|FS|Bo~0_combout\ : std_logic;
SIGNAL \row6|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div5|FS|Bo~1_combout\ : std_logic;
SIGNAL \Ain[24]~input_o\ : std_logic;
SIGNAL \REG_A|q[24]~feeder_combout\ : std_logic;
SIGNAL \row8|div2|FS|Bo~0_combout\ : std_logic;
SIGNAL \row7|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div5|FS|Bo~2_combout\ : std_logic;
SIGNAL \row8|div7|FS|Bo~0_combout\ : std_logic;
SIGNAL \row8|div10|FS|Bo~2_combout\ : std_logic;
SIGNAL \row8|div12|FS|Bo~0_combout\ : std_logic;
SIGNAL \row8|div15|FS|Bo~2_combout\ : std_logic;
SIGNAL \row8|div17|FS|Bo~0_combout\ : std_logic;
SIGNAL \row8|div20|FS|Bo~2_combout\ : std_logic;
SIGNAL \row8|div22|FS|Bo~0_combout\ : std_logic;
SIGNAL \row8|div25|FS|Bo~2_combout\ : std_logic;
SIGNAL \row8|div27|FS|Bo~0_combout\ : std_logic;
SIGNAL \row8|div30|FS|Bo~2_combout\ : std_logic;
SIGNAL \row9|div32|FS|Bo~0_combout\ : std_logic;
SIGNAL \row7|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div32|FS|Bo~1_combout\ : std_logic;
SIGNAL \row8|div28|FS|Bo~0_combout\ : std_logic;
SIGNAL \row8|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div30|FS|Bo~0_combout\ : std_logic;
SIGNAL \row8|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div30|FS|Bo~1_combout\ : std_logic;
SIGNAL \row8|div25|FS|Bo~3_combout\ : std_logic;
SIGNAL \row8|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div23|FS|Bo~0_combout\ : std_logic;
SIGNAL \row9|div25|FS|Bo~0_combout\ : std_logic;
SIGNAL \row7|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div20|FS|Bo~3_combout\ : std_logic;
SIGNAL \row8|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div25|FS|Bo~1_combout\ : std_logic;
SIGNAL \row8|div18|FS|Bo~0_combout\ : std_logic;
SIGNAL \row9|div20|FS|Bo~0_combout\ : std_logic;
SIGNAL \row7|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div15|FS|Bo~3_combout\ : std_logic;
SIGNAL \row8|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div20|FS|Bo~1_combout\ : std_logic;
SIGNAL \row8|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div13|FS|Bo~0_combout\ : std_logic;
SIGNAL \row8|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div15|FS|Bo~0_combout\ : std_logic;
SIGNAL \row8|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div15|FS|Bo~1_combout\ : std_logic;
SIGNAL \row8|div10|FS|Bo~3_combout\ : std_logic;
SIGNAL \row8|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div8|FS|Bo~0_combout\ : std_logic;
SIGNAL \row8|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div10|FS|Bo~0_combout\ : std_logic;
SIGNAL \row9|div10|FS|Bo~1_combout\ : std_logic;
SIGNAL \row8|div6|FS|Bo~0_combout\ : std_logic;
SIGNAL \row8|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div3|FS|Bo~0_combout\ : std_logic;
SIGNAL \row9|div5|FS|Bo~0_combout\ : std_logic;
SIGNAL \row7|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \Ain[23]~input_o\ : std_logic;
SIGNAL \row9|div2|FS|Bo~0_combout\ : std_logic;
SIGNAL \row9|div5|FS|Bo~1_combout\ : std_logic;
SIGNAL \row8|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div5|FS|Bo~2_combout\ : std_logic;
SIGNAL \row9|div7|FS|Bo~0_combout\ : std_logic;
SIGNAL \row9|div10|FS|Bo~2_combout\ : std_logic;
SIGNAL \row9|div12|FS|Bo~0_combout\ : std_logic;
SIGNAL \row9|div15|FS|Bo~2_combout\ : std_logic;
SIGNAL \row9|div17|FS|Bo~0_combout\ : std_logic;
SIGNAL \row9|div20|FS|Bo~2_combout\ : std_logic;
SIGNAL \row9|div22|FS|Bo~0_combout\ : std_logic;
SIGNAL \row9|div25|FS|Bo~2_combout\ : std_logic;
SIGNAL \row9|div27|FS|Bo~0_combout\ : std_logic;
SIGNAL \row9|div30|FS|Bo~2_combout\ : std_logic;
SIGNAL \row9|div32|FS|Bo~1_combout\ : std_logic;
SIGNAL \row9|div28|FS|Bo~0_combout\ : std_logic;
SIGNAL \row10|div30|FS|Bo~0_combout\ : std_logic;
SIGNAL \row10|div32|FS|Bo~0_combout\ : std_logic;
SIGNAL \row8|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div25|FS|Bo~3_combout\ : std_logic;
SIGNAL \row9|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div30|FS|Bo~1_combout\ : std_logic;
SIGNAL \row8|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div23|FS|Bo~0_combout\ : std_logic;
SIGNAL \row9|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div25|FS|Bo~0_combout\ : std_logic;
SIGNAL \row9|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div25|FS|Bo~1_combout\ : std_logic;
SIGNAL \row9|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div20|FS|Bo~3_combout\ : std_logic;
SIGNAL \row9|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div18|FS|Bo~0_combout\ : std_logic;
SIGNAL \row10|div20|FS|Bo~0_combout\ : std_logic;
SIGNAL \row8|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div15|FS|Bo~3_combout\ : std_logic;
SIGNAL \row9|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div20|FS|Bo~1_combout\ : std_logic;
SIGNAL \row9|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div13|FS|Bo~0_combout\ : std_logic;
SIGNAL \row10|div15|FS|Bo~0_combout\ : std_logic;
SIGNAL \row9|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div15|FS|Bo~1_combout\ : std_logic;
SIGNAL \row9|div10|FS|Bo~3_combout\ : std_logic;
SIGNAL \row9|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div8|FS|Bo~0_combout\ : std_logic;
SIGNAL \row10|div10|FS|Bo~0_combout\ : std_logic;
SIGNAL \row9|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div10|FS|Bo~1_combout\ : std_logic;
SIGNAL \row9|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div6|FS|Bo~0_combout\ : std_logic;
SIGNAL \row9|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div3|FS|Bo~0_combout\ : std_logic;
SIGNAL \row10|div5|FS|Bo~0_combout\ : std_logic;
SIGNAL \row8|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div5|FS|Bo~1_combout\ : std_logic;
SIGNAL \row9|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \Ain[22]~input_o\ : std_logic;
SIGNAL \row10|div2|FS|Bo~0_combout\ : std_logic;
SIGNAL \row9|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div5|FS|Bo~2_combout\ : std_logic;
SIGNAL \row10|div7|FS|Bo~0_combout\ : std_logic;
SIGNAL \row10|div10|FS|Bo~2_combout\ : std_logic;
SIGNAL \row10|div12|FS|Bo~0_combout\ : std_logic;
SIGNAL \row10|div15|FS|Bo~2_combout\ : std_logic;
SIGNAL \row10|div17|FS|Bo~0_combout\ : std_logic;
SIGNAL \row10|div20|FS|Bo~2_combout\ : std_logic;
SIGNAL \row10|div22|FS|Bo~0_combout\ : std_logic;
SIGNAL \row10|div25|FS|Bo~2_combout\ : std_logic;
SIGNAL \row10|div27|FS|Bo~0_combout\ : std_logic;
SIGNAL \row10|div30|FS|Bo~2_combout\ : std_logic;
SIGNAL \row10|div32|FS|Bo~1_combout\ : std_logic;
SIGNAL \row10|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div25|FS|Bo~3_combout\ : std_logic;
SIGNAL \row10|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div23|FS|Bo~0_combout\ : std_logic;
SIGNAL \row11|div25|FS|Bo~0_combout\ : std_logic;
SIGNAL \row10|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div25|FS|Bo~1_combout\ : std_logic;
SIGNAL \row10|div20|FS|Bo~3_combout\ : std_logic;
SIGNAL \row10|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div18|FS|Bo~0_combout\ : std_logic;
SIGNAL \row10|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div20|FS|Bo~0_combout\ : std_logic;
SIGNAL \row11|div20|FS|Bo~1_combout\ : std_logic;
SIGNAL \row10|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div15|FS|Bo~3_combout\ : std_logic;
SIGNAL \row10|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div13|FS|Bo~0_combout\ : std_logic;
SIGNAL \row11|div15|FS|Bo~0_combout\ : std_logic;
SIGNAL \row10|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div15|FS|Bo~1_combout\ : std_logic;
SIGNAL \row10|div10|FS|Bo~3_combout\ : std_logic;
SIGNAL \row10|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div8|FS|Bo~0_combout\ : std_logic;
SIGNAL \row9|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div10|FS|Bo~0_combout\ : std_logic;
SIGNAL \row10|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div6|FS|Bo~0_combout\ : std_logic;
SIGNAL \row10|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div10|FS|Bo~1_combout\ : std_logic;
SIGNAL \row10|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div3|FS|Bo~0_combout\ : std_logic;
SIGNAL \row9|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \Ain[21]~input_o\ : std_logic;
SIGNAL \row11|div2|FS|Bo~0_combout\ : std_logic;
SIGNAL \row10|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div5|FS|Bo~1_combout\ : std_logic;
SIGNAL \row10|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div5|FS|Bo~2_combout\ : std_logic;
SIGNAL \row11|div5|FS|Bo~0_combout\ : std_logic;
SIGNAL \row11|div7|FS|Bo~0_combout\ : std_logic;
SIGNAL \row11|div10|FS|Bo~2_combout\ : std_logic;
SIGNAL \row11|div12|FS|Bo~0_combout\ : std_logic;
SIGNAL \row11|div15|FS|Bo~2_combout\ : std_logic;
SIGNAL \row11|div17|FS|Bo~0_combout\ : std_logic;
SIGNAL \row11|div20|FS|Bo~2_combout\ : std_logic;
SIGNAL \row11|div22|FS|Bo~0_combout\ : std_logic;
SIGNAL \row11|div25|FS|Bo~2_combout\ : std_logic;
SIGNAL \row11|div27|FS|Bo~0_combout\ : std_logic;
SIGNAL \row11|div28|FS|Bo~0_combout\ : std_logic;
SIGNAL \row9|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div28|FS|Bo~0_combout\ : std_logic;
SIGNAL \row10|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div32|FS|Bo~0_combout\ : std_logic;
SIGNAL \row11|div30|FS|Bo~0_combout\ : std_logic;
SIGNAL \row11|div30|FS|Bo~1_combout\ : std_logic;
SIGNAL \row11|div30|FS|Bo~2_combout\ : std_logic;
SIGNAL \row11|div32|FS|Bo~1_combout\ : std_logic;
SIGNAL \row12|div30|FS|Bo~0_combout\ : std_logic;
SIGNAL \row10|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div32|FS|Bo~0_combout\ : std_logic;
SIGNAL \row11|div25|FS|Bo~3_combout\ : std_logic;
SIGNAL \row11|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div30|FS|Bo~1_combout\ : std_logic;
SIGNAL \row10|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div23|FS|Bo~0_combout\ : std_logic;
SIGNAL \row11|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div25|FS|Bo~0_combout\ : std_logic;
SIGNAL \row11|div20|FS|Bo~3_combout\ : std_logic;
SIGNAL \row11|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div25|FS|Bo~1_combout\ : std_logic;
SIGNAL \row11|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div18|FS|Bo~0_combout\ : std_logic;
SIGNAL \row12|div20|FS|Bo~0_combout\ : std_logic;
SIGNAL \row10|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div20|FS|Bo~1_combout\ : std_logic;
SIGNAL \row11|div15|FS|Bo~3_combout\ : std_logic;
SIGNAL \row11|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div13|FS|Bo~0_combout\ : std_logic;
SIGNAL \row11|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div15|FS|Bo~0_combout\ : std_logic;
SIGNAL \row11|div11|FS|Bo~0_combout\ : std_logic;
SIGNAL \row11|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div15|FS|Bo~1_combout\ : std_logic;
SIGNAL \row11|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div8|FS|Bo~0_combout\ : std_logic;
SIGNAL \row12|div10|FS|Bo~0_combout\ : std_logic;
SIGNAL \row10|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div10|FS|Bo~1_combout\ : std_logic;
SIGNAL \row11|div6|FS|Bo~0_combout\ : std_logic;
SIGNAL \row11|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div3|FS|Bo~0_combout\ : std_logic;
SIGNAL \row12|div5|FS|Bo~0_combout\ : std_logic;
SIGNAL \row10|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div2|FS|Bo~0_combout\ : std_logic;
SIGNAL \row12|div5|FS|Bo~1_combout\ : std_logic;
SIGNAL \row11|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div5|FS|Bo~2_combout\ : std_logic;
SIGNAL \row12|div7|FS|Bo~0_combout\ : std_logic;
SIGNAL \row12|div10|FS|Bo~2_combout\ : std_logic;
SIGNAL \row12|div12|FS|Bo~0_combout\ : std_logic;
SIGNAL \row12|div15|FS|Bo~2_combout\ : std_logic;
SIGNAL \row12|div17|FS|Bo~0_combout\ : std_logic;
SIGNAL \row12|div20|FS|Bo~2_combout\ : std_logic;
SIGNAL \row12|div22|FS|Bo~0_combout\ : std_logic;
SIGNAL \row12|div25|FS|Bo~2_combout\ : std_logic;
SIGNAL \row12|div27|FS|Bo~0_combout\ : std_logic;
SIGNAL \row12|div30|FS|Bo~2_combout\ : std_logic;
SIGNAL \row12|div32|FS|Bo~1_combout\ : std_logic;
SIGNAL \row13|div2|FS|Bo~0_combout\ : std_logic;
SIGNAL \row12|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div32|FS|Bo~0_combout\ : std_logic;
SIGNAL \row12|div28|FS|Bo~0_combout\ : std_logic;
SIGNAL \row13|div30|FS|Bo~0_combout\ : std_logic;
SIGNAL \row11|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div30|FS|Bo~1_combout\ : std_logic;
SIGNAL \row12|div25|FS|Bo~3_combout\ : std_logic;
SIGNAL \row12|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div23|FS|Bo~0_combout\ : std_logic;
SIGNAL \row13|div25|FS|Bo~0_combout\ : std_logic;
SIGNAL \row11|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div20|FS|Bo~3_combout\ : std_logic;
SIGNAL \row12|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div25|FS|Bo~1_combout\ : std_logic;
SIGNAL \row12|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div18|FS|Bo~0_combout\ : std_logic;
SIGNAL \row12|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div20|FS|Bo~0_combout\ : std_logic;
SIGNAL \row12|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div20|FS|Bo~1_combout\ : std_logic;
SIGNAL \row12|div15|FS|Bo~3_combout\ : std_logic;
SIGNAL \row12|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div13|FS|Bo~0_combout\ : std_logic;
SIGNAL \row13|div15|FS|Bo~0_combout\ : std_logic;
SIGNAL \row11|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div11|FS|Bo~0_combout\ : std_logic;
SIGNAL \row12|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div15|FS|Bo~1_combout\ : std_logic;
SIGNAL \row12|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div8|FS|Bo~0_combout\ : std_logic;
SIGNAL \row11|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div10|FS|Bo~0_combout\ : std_logic;
SIGNAL \row12|div6|FS|Bo~0_combout\ : std_logic;
SIGNAL \row12|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div10|FS|Bo~1_combout\ : std_logic;
SIGNAL \row12|div3|FS|Bo~0_combout\ : std_logic;
SIGNAL \row13|div5|FS|Bo~0_combout\ : std_logic;
SIGNAL \row12|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div5|FS|Bo~1_combout\ : std_logic;
SIGNAL \row12|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div5|FS|Bo~2_combout\ : std_logic;
SIGNAL \row13|div7|FS|Bo~0_combout\ : std_logic;
SIGNAL \row13|div10|FS|Bo~2_combout\ : std_logic;
SIGNAL \row13|div12|FS|Bo~0_combout\ : std_logic;
SIGNAL \row13|div15|FS|Bo~2_combout\ : std_logic;
SIGNAL \row13|div17|FS|Bo~0_combout\ : std_logic;
SIGNAL \row13|div20|FS|Bo~2_combout\ : std_logic;
SIGNAL \row13|div22|FS|Bo~0_combout\ : std_logic;
SIGNAL \row13|div25|FS|Bo~2_combout\ : std_logic;
SIGNAL \row13|div27|FS|Bo~0_combout\ : std_logic;
SIGNAL \row13|div30|FS|Bo~2_combout\ : std_logic;
SIGNAL \row13|div32|FS|Bo~1_combout\ : std_logic;
SIGNAL \row13|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \Ain[18]~input_o\ : std_logic;
SIGNAL \row14|div2|FS|Bo~0_combout\ : std_logic;
SIGNAL \row14|div3|FS|Bo~0_combout\ : std_logic;
SIGNAL \row13|div28|FS|Bo~0_combout\ : std_logic;
SIGNAL \row12|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div32|FS|Bo~0_combout\ : std_logic;
SIGNAL \row14|div30|FS|Bo~0_combout\ : std_logic;
SIGNAL \row13|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div30|FS|Bo~1_combout\ : std_logic;
SIGNAL \row13|div25|FS|Bo~3_combout\ : std_logic;
SIGNAL \row13|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div23|FS|Bo~0_combout\ : std_logic;
SIGNAL \row14|div25|FS|Bo~0_combout\ : std_logic;
SIGNAL \row12|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div25|FS|Bo~1_combout\ : std_logic;
SIGNAL \row13|div20|FS|Bo~3_combout\ : std_logic;
SIGNAL \row13|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div18|FS|Bo~0_combout\ : std_logic;
SIGNAL \row14|div20|FS|Bo~0_combout\ : std_logic;
SIGNAL \row12|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div20|FS|Bo~1_combout\ : std_logic;
SIGNAL \row13|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div15|FS|Bo~3_combout\ : std_logic;
SIGNAL \row13|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div13|FS|Bo~0_combout\ : std_logic;
SIGNAL \row13|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div15|FS|Bo~0_combout\ : std_logic;
SIGNAL \row14|div15|FS|Bo~1_combout\ : std_logic;
SIGNAL \row13|div10|FS|Bo~3_combout\ : std_logic;
SIGNAL \row13|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div8|FS|Bo~0_combout\ : std_logic;
SIGNAL \row13|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div10|FS|Bo~0_combout\ : std_logic;
SIGNAL \row14|div10|FS|Bo~1_combout\ : std_logic;
SIGNAL \row13|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div6|FS|Bo~0_combout\ : std_logic;
SIGNAL \row13|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div3|FS|Bo~0_combout\ : std_logic;
SIGNAL \row14|div5|FS|Bo~0_combout\ : std_logic;
SIGNAL \row13|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div5|FS|Bo~1_combout\ : std_logic;
SIGNAL \row14|div5|FS|Bo~2_combout\ : std_logic;
SIGNAL \row12|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div7|FS|Bo~0_combout\ : std_logic;
SIGNAL \row14|div10|FS|Bo~2_combout\ : std_logic;
SIGNAL \row14|div12|FS|Bo~0_combout\ : std_logic;
SIGNAL \row14|div15|FS|Bo~2_combout\ : std_logic;
SIGNAL \row14|div17|FS|Bo~0_combout\ : std_logic;
SIGNAL \row14|div20|FS|Bo~2_combout\ : std_logic;
SIGNAL \row14|div22|FS|Bo~0_combout\ : std_logic;
SIGNAL \row14|div25|FS|Bo~2_combout\ : std_logic;
SIGNAL \row14|div27|FS|Bo~0_combout\ : std_logic;
SIGNAL \row14|div30|FS|Bo~2_combout\ : std_logic;
SIGNAL \row14|div32|FS|Bo~1_combout\ : std_logic;
SIGNAL \row15|div5|FS|Bo~1_combout\ : std_logic;
SIGNAL \Ain[17]~input_o\ : std_logic;
SIGNAL \row15|div2|FS|Bo~0_combout\ : std_logic;
SIGNAL \row14|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div5|FS|Bo~2_combout\ : std_logic;
SIGNAL \row13|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div5|FS|Bo~0_combout\ : std_logic;
SIGNAL \row14|div28|FS|Bo~0_combout\ : std_logic;
SIGNAL \row15|div30|FS|Bo~0_combout\ : std_logic;
SIGNAL \row15|div32|FS|Bo~0_combout\ : std_logic;
SIGNAL \row13|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div25|FS|Bo~3_combout\ : std_logic;
SIGNAL \row14|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div30|FS|Bo~1_combout\ : std_logic;
SIGNAL \row14|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div23|FS|Bo~0_combout\ : std_logic;
SIGNAL \row14|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div25|FS|Bo~0_combout\ : std_logic;
SIGNAL \row15|div25|FS|Bo~1_combout\ : std_logic;
SIGNAL \row14|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div20|FS|Bo~3_combout\ : std_logic;
SIGNAL \row14|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div18|FS|Bo~0_combout\ : std_logic;
SIGNAL \row14|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div20|FS|Bo~0_combout\ : std_logic;
SIGNAL \row14|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div20|FS|Bo~1_combout\ : std_logic;
SIGNAL \row14|div15|FS|Bo~3_combout\ : std_logic;
SIGNAL \row14|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div13|FS|Bo~0_combout\ : std_logic;
SIGNAL \row14|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div15|FS|Bo~0_combout\ : std_logic;
SIGNAL \row15|div15|FS|Bo~1_combout\ : std_logic;
SIGNAL \row14|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div10|FS|Bo~3_combout\ : std_logic;
SIGNAL \row14|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div8|FS|Bo~0_combout\ : std_logic;
SIGNAL \row15|div10|FS|Bo~0_combout\ : std_logic;
SIGNAL \row13|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div10|FS|Bo~1_combout\ : std_logic;
SIGNAL \row14|div6|FS|Bo~0_combout\ : std_logic;
SIGNAL \row14|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div7|FS|Bo~0_combout\ : std_logic;
SIGNAL \row15|div10|FS|Bo~2_combout\ : std_logic;
SIGNAL \row15|div12|FS|Bo~0_combout\ : std_logic;
SIGNAL \row15|div15|FS|Bo~2_combout\ : std_logic;
SIGNAL \row15|div17|FS|Bo~0_combout\ : std_logic;
SIGNAL \row15|div20|FS|Bo~2_combout\ : std_logic;
SIGNAL \row15|div22|FS|Bo~0_combout\ : std_logic;
SIGNAL \row15|div25|FS|Bo~2_combout\ : std_logic;
SIGNAL \row15|div27|FS|Bo~0_combout\ : std_logic;
SIGNAL \row15|div30|FS|Bo~2_combout\ : std_logic;
SIGNAL \row15|div32|FS|Bo~1_combout\ : std_logic;
SIGNAL \row15|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div3|FS|Bo~0_combout\ : std_logic;
SIGNAL \row15|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div5|FS|Bo~0_combout\ : std_logic;
SIGNAL \Ain[16]~input_o\ : std_logic;
SIGNAL \row16|div2|FS|Bo~0_combout\ : std_logic;
SIGNAL \row15|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div5|FS|Bo~1_combout\ : std_logic;
SIGNAL \row15|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div5|FS|Bo~2_combout\ : std_logic;
SIGNAL \row16|div6|FS|Bo~0_combout\ : std_logic;
SIGNAL \row14|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div28|FS|Bo~0_combout\ : std_logic;
SIGNAL \row15|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div30|FS|Bo~0_combout\ : std_logic;
SIGNAL \row16|div32|FS|Bo~0_combout\ : std_logic;
SIGNAL \row15|div25|FS|Bo~3_combout\ : std_logic;
SIGNAL \row15|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div30|FS|Bo~1_combout\ : std_logic;
SIGNAL \row15|div23|FS|Bo~0_combout\ : std_logic;
SIGNAL \row16|div25|FS|Bo~0_combout\ : std_logic;
SIGNAL \row15|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div25|FS|Bo~1_combout\ : std_logic;
SIGNAL \row15|div20|FS|Bo~3_combout\ : std_logic;
SIGNAL \row15|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div18|FS|Bo~0_combout\ : std_logic;
SIGNAL \row15|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div20|FS|Bo~0_combout\ : std_logic;
SIGNAL \row15|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div15|FS|Bo~3_combout\ : std_logic;
SIGNAL \row15|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div20|FS|Bo~1_combout\ : std_logic;
SIGNAL \row15|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div13|FS|Bo~0_combout\ : std_logic;
SIGNAL \row15|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div15|FS|Bo~0_combout\ : std_logic;
SIGNAL \row16|div15|FS|Bo~1_combout\ : std_logic;
SIGNAL \row15|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div10|FS|Bo~3_combout\ : std_logic;
SIGNAL \row15|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div8|FS|Bo~0_combout\ : std_logic;
SIGNAL \row15|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div10|FS|Bo~0_combout\ : std_logic;
SIGNAL \row15|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div10|FS|Bo~1_combout\ : std_logic;
SIGNAL \row15|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div6|FS|Bo~0_combout\ : std_logic;
SIGNAL \row15|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div7|FS|Bo~0_combout\ : std_logic;
SIGNAL \row16|div10|FS|Bo~2_combout\ : std_logic;
SIGNAL \row16|div12|FS|Bo~0_combout\ : std_logic;
SIGNAL \row16|div15|FS|Bo~2_combout\ : std_logic;
SIGNAL \row16|div17|FS|Bo~0_combout\ : std_logic;
SIGNAL \row16|div20|FS|Bo~2_combout\ : std_logic;
SIGNAL \row16|div22|FS|Bo~0_combout\ : std_logic;
SIGNAL \row16|div25|FS|Bo~2_combout\ : std_logic;
SIGNAL \row16|div27|FS|Bo~0_combout\ : std_logic;
SIGNAL \row16|div30|FS|Bo~2_combout\ : std_logic;
SIGNAL \row16|div32|FS|Bo~1_combout\ : std_logic;
SIGNAL \row16|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div3|FS|Bo~0_combout\ : std_logic;
SIGNAL \row17|div5|FS|Bo~0_combout\ : std_logic;
SIGNAL \row15|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div5|FS|Bo~1_combout\ : std_logic;
SIGNAL \row16|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \Ain[15]~input_o\ : std_logic;
SIGNAL \row17|div2|FS|Bo~0_combout\ : std_logic;
SIGNAL \row17|div5|FS|Bo~2_combout\ : std_logic;
SIGNAL \row17|div7|FS|Bo~0_combout\ : std_logic;
SIGNAL \row17|div8|FS|Bo~0_combout\ : std_logic;
SIGNAL \row16|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div28|FS|Bo~0_combout\ : std_logic;
SIGNAL \row15|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div32|FS|Bo~0_combout\ : std_logic;
SIGNAL \row17|div30|FS|Bo~0_combout\ : std_logic;
SIGNAL \row16|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div30|FS|Bo~1_combout\ : std_logic;
SIGNAL \row16|div25|FS|Bo~3_combout\ : std_logic;
SIGNAL \row16|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div23|FS|Bo~0_combout\ : std_logic;
SIGNAL \row17|div25|FS|Bo~0_combout\ : std_logic;
SIGNAL \row16|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div20|FS|Bo~3_combout\ : std_logic;
SIGNAL \row16|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div25|FS|Bo~1_combout\ : std_logic;
SIGNAL \row16|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div18|FS|Bo~0_combout\ : std_logic;
SIGNAL \row17|div20|FS|Bo~0_combout\ : std_logic;
SIGNAL \row15|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div20|FS|Bo~1_combout\ : std_logic;
SIGNAL \row16|div16|FS|Bo~0_combout\ : std_logic;
SIGNAL \row16|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div13|FS|Bo~0_combout\ : std_logic;
SIGNAL \row17|div15|FS|Bo~0_combout\ : std_logic;
SIGNAL \row15|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div15|FS|Bo~1_combout\ : std_logic;
SIGNAL \row16|div10|FS|Bo~3_combout\ : std_logic;
SIGNAL \row16|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div8|FS|Bo~0_combout\ : std_logic;
SIGNAL \row17|div10|FS|Bo~0_combout\ : std_logic;
SIGNAL \row16|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div10|FS|Bo~1_combout\ : std_logic;
SIGNAL \row17|div10|FS|Bo~2_combout\ : std_logic;
SIGNAL \row17|div12|FS|Bo~0_combout\ : std_logic;
SIGNAL \row17|div15|FS|Bo~2_combout\ : std_logic;
SIGNAL \row17|div17|FS|Bo~0_combout\ : std_logic;
SIGNAL \row17|div20|FS|Bo~2_combout\ : std_logic;
SIGNAL \row17|div22|FS|Bo~0_combout\ : std_logic;
SIGNAL \row17|div25|FS|Bo~2_combout\ : std_logic;
SIGNAL \row17|div27|FS|Bo~0_combout\ : std_logic;
SIGNAL \row17|div30|FS|Bo~2_combout\ : std_logic;
SIGNAL \row17|div32|FS|Bo~1_combout\ : std_logic;
SIGNAL \row17|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div6|FS|Bo~0_combout\ : std_logic;
SIGNAL \row17|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div3|FS|Bo~0_combout\ : std_logic;
SIGNAL \row18|div5|FS|Bo~0_combout\ : std_logic;
SIGNAL \row17|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \Ain[14]~input_o\ : std_logic;
SIGNAL \row18|div2|FS|Bo~0_combout\ : std_logic;
SIGNAL \row18|div5|FS|Bo~1_combout\ : std_logic;
SIGNAL \row17|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div5|FS|Bo~2_combout\ : std_logic;
SIGNAL \row18|div7|FS|Bo~0_combout\ : std_logic;
SIGNAL \row18|div8|FS|Bo~0_combout\ : std_logic;
SIGNAL \row16|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div28|FS|Bo~0_combout\ : std_logic;
SIGNAL \row17|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div32|FS|Bo~0_combout\ : std_logic;
SIGNAL \row18|div30|FS|Bo~0_combout\ : std_logic;
SIGNAL \row17|div25|FS|Bo~3_combout\ : std_logic;
SIGNAL \row17|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div30|FS|Bo~1_combout\ : std_logic;
SIGNAL \row17|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div23|FS|Bo~0_combout\ : std_logic;
SIGNAL \row18|div25|FS|Bo~0_combout\ : std_logic;
SIGNAL \row17|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div20|FS|Bo~3_combout\ : std_logic;
SIGNAL \row17|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div25|FS|Bo~1_combout\ : std_logic;
SIGNAL \row17|div18|FS|Bo~0_combout\ : std_logic;
SIGNAL \row16|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div20|FS|Bo~0_combout\ : std_logic;
SIGNAL \row17|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div20|FS|Bo~1_combout\ : std_logic;
SIGNAL \row17|div16|FS|Bo~0_combout\ : std_logic;
SIGNAL \row17|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div13|FS|Bo~0_combout\ : std_logic;
SIGNAL \row17|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div15|FS|Bo~0_combout\ : std_logic;
SIGNAL \row18|div15|FS|Bo~1_combout\ : std_logic;
SIGNAL \row17|div10|FS|Bo~3_combout\ : std_logic;
SIGNAL \row17|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div10|FS|Bo~0_combout\ : std_logic;
SIGNAL \row18|div10|FS|Bo~1_combout\ : std_logic;
SIGNAL \row18|div10|FS|Bo~2_combout\ : std_logic;
SIGNAL \row18|div12|FS|Bo~0_combout\ : std_logic;
SIGNAL \row18|div15|FS|Bo~2_combout\ : std_logic;
SIGNAL \row18|div17|FS|Bo~0_combout\ : std_logic;
SIGNAL \row18|div20|FS|Bo~2_combout\ : std_logic;
SIGNAL \row18|div22|FS|Bo~0_combout\ : std_logic;
SIGNAL \row18|div25|FS|Bo~2_combout\ : std_logic;
SIGNAL \row18|div27|FS|Bo~0_combout\ : std_logic;
SIGNAL \row18|div30|FS|Bo~2_combout\ : std_logic;
SIGNAL \row18|div32|FS|Bo~1_combout\ : std_logic;
SIGNAL \row18|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div10|FS|Bo~0_combout\ : std_logic;
SIGNAL \row18|div6|FS|Bo~0_combout\ : std_logic;
SIGNAL \row18|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div10|FS|Bo~1_combout\ : std_logic;
SIGNAL \row18|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div3|FS|Bo~0_combout\ : std_logic;
SIGNAL \row18|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div5|FS|Bo~0_combout\ : std_logic;
SIGNAL \row18|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \Ain[13]~input_o\ : std_logic;
SIGNAL \row19|div2|FS|Bo~0_combout\ : std_logic;
SIGNAL \row19|div5|FS|Bo~1_combout\ : std_logic;
SIGNAL \row18|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div5|FS|Bo~2_combout\ : std_logic;
SIGNAL \row19|div7|FS|Bo~0_combout\ : std_logic;
SIGNAL \row19|div10|FS|Bo~2_combout\ : std_logic;
SIGNAL \row19|div10|FS|Bo~3_combout\ : std_logic;
SIGNAL \row18|div10|FS|Bo~3_combout\ : std_logic;
SIGNAL \row18|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div28|FS|Bo~0_combout\ : std_logic;
SIGNAL \row19|div30|FS|Bo~0_combout\ : std_logic;
SIGNAL \row17|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div32|FS|Bo~0_combout\ : std_logic;
SIGNAL \row18|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div30|FS|Bo~1_combout\ : std_logic;
SIGNAL \row18|div25|FS|Bo~3_combout\ : std_logic;
SIGNAL \row18|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div23|FS|Bo~0_combout\ : std_logic;
SIGNAL \row18|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div25|FS|Bo~0_combout\ : std_logic;
SIGNAL \row18|div20|FS|Bo~3_combout\ : std_logic;
SIGNAL \row18|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div25|FS|Bo~1_combout\ : std_logic;
SIGNAL \row18|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div18|FS|Bo~0_combout\ : std_logic;
SIGNAL \row18|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div20|FS|Bo~0_combout\ : std_logic;
SIGNAL \row18|div15|FS|Bo~3_combout\ : std_logic;
SIGNAL \row18|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div20|FS|Bo~1_combout\ : std_logic;
SIGNAL \row17|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div13|FS|Bo~0_combout\ : std_logic;
SIGNAL \row18|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div15|FS|Bo~0_combout\ : std_logic;
SIGNAL \row18|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div15|FS|Bo~1_combout\ : std_logic;
SIGNAL \row18|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div12|FS|Bo~0_combout\ : std_logic;
SIGNAL \row19|div15|FS|Bo~2_combout\ : std_logic;
SIGNAL \row19|div17|FS|Bo~0_combout\ : std_logic;
SIGNAL \row19|div20|FS|Bo~2_combout\ : std_logic;
SIGNAL \row19|div22|FS|Bo~0_combout\ : std_logic;
SIGNAL \row19|div25|FS|Bo~2_combout\ : std_logic;
SIGNAL \row19|div27|FS|Bo~0_combout\ : std_logic;
SIGNAL \row19|div30|FS|Bo~2_combout\ : std_logic;
SIGNAL \row19|div32|FS|Bo~1_combout\ : std_logic;
SIGNAL \row19|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div8|FS|Bo~0_combout\ : std_logic;
SIGNAL \row20|div10|FS|Bo~0_combout\ : std_logic;
SIGNAL \row19|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div10|FS|Bo~1_combout\ : std_logic;
SIGNAL \row19|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div6|FS|Bo~0_combout\ : std_logic;
SIGNAL \row19|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div3|FS|Bo~0_combout\ : std_logic;
SIGNAL \row20|div5|FS|Bo~0_combout\ : std_logic;
SIGNAL \row19|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div5|FS|Bo~1_combout\ : std_logic;
SIGNAL \row19|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \Ain[12]~input_o\ : std_logic;
SIGNAL \row20|div2|FS|Bo~0_combout\ : std_logic;
SIGNAL \row20|div5|FS|Bo~2_combout\ : std_logic;
SIGNAL \row20|div7|FS|Bo~0_combout\ : std_logic;
SIGNAL \row20|div10|FS|Bo~2_combout\ : std_logic;
SIGNAL \row20|div12|FS|Bo~0_combout\ : std_logic;
SIGNAL \row19|div28|FS|Bo~0_combout\ : std_logic;
SIGNAL \row20|div30|FS|Bo~0_combout\ : std_logic;
SIGNAL \row20|div32|FS|Bo~0_combout\ : std_logic;
SIGNAL \row18|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div25|FS|Bo~3_combout\ : std_logic;
SIGNAL \row19|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div30|FS|Bo~1_combout\ : std_logic;
SIGNAL \row18|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div23|FS|Bo~0_combout\ : std_logic;
SIGNAL \row19|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div25|FS|Bo~0_combout\ : std_logic;
SIGNAL \row20|div25|FS|Bo~1_combout\ : std_logic;
SIGNAL \row19|div20|FS|Bo~3_combout\ : std_logic;
SIGNAL \row19|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div18|FS|Bo~0_combout\ : std_logic;
SIGNAL \row19|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div20|FS|Bo~0_combout\ : std_logic;
SIGNAL \row19|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div15|FS|Bo~3_combout\ : std_logic;
SIGNAL \row19|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div20|FS|Bo~1_combout\ : std_logic;
SIGNAL \row19|div13|FS|Bo~0_combout\ : std_logic;
SIGNAL \row18|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div15|FS|Bo~0_combout\ : std_logic;
SIGNAL \row19|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div15|FS|Bo~1_combout\ : std_logic;
SIGNAL \row20|div15|FS|Bo~2_combout\ : std_logic;
SIGNAL \row20|div17|FS|Bo~0_combout\ : std_logic;
SIGNAL \row20|div20|FS|Bo~2_combout\ : std_logic;
SIGNAL \row20|div22|FS|Bo~0_combout\ : std_logic;
SIGNAL \row20|div25|FS|Bo~2_combout\ : std_logic;
SIGNAL \row20|div27|FS|Bo~0_combout\ : std_logic;
SIGNAL \row20|div30|FS|Bo~2_combout\ : std_logic;
SIGNAL \row20|div32|FS|Bo~1_combout\ : std_logic;
SIGNAL \row20|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div8|FS|Bo~0_combout\ : std_logic;
SIGNAL \row19|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div10|FS|Bo~3_combout\ : std_logic;
SIGNAL \row20|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div10|FS|Bo~0_combout\ : std_logic;
SIGNAL \row20|div6|FS|Bo~0_combout\ : std_logic;
SIGNAL \row20|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div10|FS|Bo~1_combout\ : std_logic;
SIGNAL \row20|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div3|FS|Bo~0_combout\ : std_logic;
SIGNAL \row21|div5|FS|Bo~0_combout\ : std_logic;
SIGNAL \row20|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \Ain[11]~input_o\ : std_logic;
SIGNAL \row21|div2|FS|Bo~0_combout\ : std_logic;
SIGNAL \row20|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div5|FS|Bo~1_combout\ : std_logic;
SIGNAL \row21|div5|FS|Bo~2_combout\ : std_logic;
SIGNAL \row21|div7|FS|Bo~0_combout\ : std_logic;
SIGNAL \row21|div10|FS|Bo~2_combout\ : std_logic;
SIGNAL \row21|div12|FS|Bo~0_combout\ : std_logic;
SIGNAL \row20|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div13|FS|Bo~0_combout\ : std_logic;
SIGNAL \row19|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div28|FS|Bo~0_combout\ : std_logic;
SIGNAL \row20|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div32|FS|Bo~0_combout\ : std_logic;
SIGNAL \row21|div30|FS|Bo~0_combout\ : std_logic;
SIGNAL \row21|div30|FS|Bo~1_combout\ : std_logic;
SIGNAL \row20|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div25|FS|Bo~3_combout\ : std_logic;
SIGNAL \row20|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div23|FS|Bo~0_combout\ : std_logic;
SIGNAL \row21|div25|FS|Bo~0_combout\ : std_logic;
SIGNAL \row19|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div25|FS|Bo~1_combout\ : std_logic;
SIGNAL \row20|div20|FS|Bo~3_combout\ : std_logic;
SIGNAL \row20|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div18|FS|Bo~0_combout\ : std_logic;
SIGNAL \row20|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div20|FS|Bo~0_combout\ : std_logic;
SIGNAL \row20|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div20|FS|Bo~1_combout\ : std_logic;
SIGNAL \row20|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div15|FS|Bo~3_combout\ : std_logic;
SIGNAL \row20|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div13|FS|Bo~0_combout\ : std_logic;
SIGNAL \row21|div15|FS|Bo~0_combout\ : std_logic;
SIGNAL \row19|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div15|FS|Bo~1_combout\ : std_logic;
SIGNAL \row21|div15|FS|Bo~2_combout\ : std_logic;
SIGNAL \row21|div17|FS|Bo~0_combout\ : std_logic;
SIGNAL \row21|div20|FS|Bo~2_combout\ : std_logic;
SIGNAL \row21|div22|FS|Bo~0_combout\ : std_logic;
SIGNAL \row21|div25|FS|Bo~2_combout\ : std_logic;
SIGNAL \row21|div27|FS|Bo~0_combout\ : std_logic;
SIGNAL \row21|div30|FS|Bo~2_combout\ : std_logic;
SIGNAL \row21|div32|FS|Bo~1_combout\ : std_logic;
SIGNAL \row22|div15|FS|Bo~0_combout\ : std_logic;
SIGNAL \row21|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div15|FS|Bo~1_combout\ : std_logic;
SIGNAL \row21|div10|FS|Bo~3_combout\ : std_logic;
SIGNAL \row21|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div8|FS|Bo~0_combout\ : std_logic;
SIGNAL \row21|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div10|FS|Bo~0_combout\ : std_logic;
SIGNAL \row22|div10|FS|Bo~1_combout\ : std_logic;
SIGNAL \row21|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div6|FS|Bo~0_combout\ : std_logic;
SIGNAL \row21|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div3|FS|Bo~0_combout\ : std_logic;
SIGNAL \row20|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div5|FS|Bo~0_combout\ : std_logic;
SIGNAL \Ain[10]~input_o\ : std_logic;
SIGNAL \row22|div2|FS|Bo~0_combout\ : std_logic;
SIGNAL \row21|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div5|FS|Bo~1_combout\ : std_logic;
SIGNAL \row22|div5|FS|Bo~2_combout\ : std_logic;
SIGNAL \row22|div7|FS|Bo~0_combout\ : std_logic;
SIGNAL \row22|div10|FS|Bo~2_combout\ : std_logic;
SIGNAL \row22|div12|FS|Bo~0_combout\ : std_logic;
SIGNAL \row22|div15|FS|Bo~2_combout\ : std_logic;
SIGNAL \row22|div15|FS|Bo~3_combout\ : std_logic;
SIGNAL \row20|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div28|FS|Bo~0_combout\ : std_logic;
SIGNAL \row21|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div32|FS|Bo~0_combout\ : std_logic;
SIGNAL \row22|div30|FS|Bo~0_combout\ : std_logic;
SIGNAL \row21|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div25|FS|Bo~3_combout\ : std_logic;
SIGNAL \row21|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div30|FS|Bo~1_combout\ : std_logic;
SIGNAL \row21|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div23|FS|Bo~0_combout\ : std_logic;
SIGNAL \row22|div25|FS|Bo~0_combout\ : std_logic;
SIGNAL \row20|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div21|FS|Bo~0_combout\ : std_logic;
SIGNAL \row21|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div25|FS|Bo~1_combout\ : std_logic;
SIGNAL \row21|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div18|FS|Bo~0_combout\ : std_logic;
SIGNAL \row20|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div20|FS|Bo~0_combout\ : std_logic;
SIGNAL \row21|div15|FS|Bo~3_combout\ : std_logic;
SIGNAL \row21|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div20|FS|Bo~1_combout\ : std_logic;
SIGNAL \row21|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div17|FS|Bo~0_combout\ : std_logic;
SIGNAL \row22|div20|FS|Bo~2_combout\ : std_logic;
SIGNAL \row22|div22|FS|Bo~0_combout\ : std_logic;
SIGNAL \row22|div25|FS|Bo~2_combout\ : std_logic;
SIGNAL \row22|div27|FS|Bo~0_combout\ : std_logic;
SIGNAL \row22|div30|FS|Bo~2_combout\ : std_logic;
SIGNAL \row22|div32|FS|Bo~1_combout\ : std_logic;
SIGNAL \row22|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div13|FS|Bo~0_combout\ : std_logic;
SIGNAL \row23|div15|FS|Bo~0_combout\ : std_logic;
SIGNAL \row21|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div15|FS|Bo~1_combout\ : std_logic;
SIGNAL \row22|div10|FS|Bo~3_combout\ : std_logic;
SIGNAL \row22|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div8|FS|Bo~0_combout\ : std_logic;
SIGNAL \row23|div10|FS|Bo~0_combout\ : std_logic;
SIGNAL \row21|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div10|FS|Bo~1_combout\ : std_logic;
SIGNAL \row22|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div6|FS|Bo~0_combout\ : std_logic;
SIGNAL \row22|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div3|FS|Bo~0_combout\ : std_logic;
SIGNAL \row23|div5|FS|Bo~0_combout\ : std_logic;
SIGNAL \row22|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \Ain[9]~input_o\ : std_logic;
SIGNAL \row23|div2|FS|Bo~0_combout\ : std_logic;
SIGNAL \row23|div5|FS|Bo~1_combout\ : std_logic;
SIGNAL \row22|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div5|FS|Bo~2_combout\ : std_logic;
SIGNAL \row21|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div7|FS|Bo~0_combout\ : std_logic;
SIGNAL \row23|div10|FS|Bo~2_combout\ : std_logic;
SIGNAL \row23|div12|FS|Bo~0_combout\ : std_logic;
SIGNAL \row23|div15|FS|Bo~2_combout\ : std_logic;
SIGNAL \row23|div17|FS|Bo~0_combout\ : std_logic;
SIGNAL \row22|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div18|FS|Bo~0_combout\ : std_logic;
SIGNAL \row22|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div28|FS|Bo~0_combout\ : std_logic;
SIGNAL \row23|div30|FS|Bo~0_combout\ : std_logic;
SIGNAL \row21|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div32|FS|Bo~0_combout\ : std_logic;
SIGNAL \row22|div25|FS|Bo~3_combout\ : std_logic;
SIGNAL \row22|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div30|FS|Bo~1_combout\ : std_logic;
SIGNAL \row22|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div23|FS|Bo~0_combout\ : std_logic;
SIGNAL \row22|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div25|FS|Bo~0_combout\ : std_logic;
SIGNAL \row22|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div25|FS|Bo~1_combout\ : std_logic;
SIGNAL \row22|div21|FS|Bo~0_combout\ : std_logic;
SIGNAL \row22|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div18|FS|Bo~0_combout\ : std_logic;
SIGNAL \row21|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div20|FS|Bo~0_combout\ : std_logic;
SIGNAL \row23|div20|FS|Bo~1_combout\ : std_logic;
SIGNAL \row23|div20|FS|Bo~2_combout\ : std_logic;
SIGNAL \row23|div22|FS|Bo~0_combout\ : std_logic;
SIGNAL \row23|div25|FS|Bo~2_combout\ : std_logic;
SIGNAL \row23|div27|FS|Bo~0_combout\ : std_logic;
SIGNAL \row23|div30|FS|Bo~2_combout\ : std_logic;
SIGNAL \row23|div32|FS|Bo~1_combout\ : std_logic;
SIGNAL \row23|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div15|FS|Bo~3_combout\ : std_logic;
SIGNAL \row23|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div13|FS|Bo~0_combout\ : std_logic;
SIGNAL \row23|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div15|FS|Bo~0_combout\ : std_logic;
SIGNAL \row23|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div10|FS|Bo~3_combout\ : std_logic;
SIGNAL \row23|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div15|FS|Bo~1_combout\ : std_logic;
SIGNAL \row23|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div8|FS|Bo~0_combout\ : std_logic;
SIGNAL \row24|div10|FS|Bo~0_combout\ : std_logic;
SIGNAL \row22|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div10|FS|Bo~1_combout\ : std_logic;
SIGNAL \row23|div6|FS|Bo~0_combout\ : std_logic;
SIGNAL \row23|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div3|FS|Bo~0_combout\ : std_logic;
SIGNAL \row23|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div5|FS|Bo~0_combout\ : std_logic;
SIGNAL \row24|div5|FS|Bo~1_combout\ : std_logic;
SIGNAL \row23|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \Ain[8]~input_o\ : std_logic;
SIGNAL \REG_A|q[8]~feeder_combout\ : std_logic;
SIGNAL \row24|div2|FS|Bo~0_combout\ : std_logic;
SIGNAL \row24|div5|FS|Bo~2_combout\ : std_logic;
SIGNAL \row24|div7|FS|Bo~0_combout\ : std_logic;
SIGNAL \row24|div10|FS|Bo~2_combout\ : std_logic;
SIGNAL \row24|div12|FS|Bo~0_combout\ : std_logic;
SIGNAL \row24|div15|FS|Bo~2_combout\ : std_logic;
SIGNAL \row24|div17|FS|Bo~0_combout\ : std_logic;
SIGNAL \row24|div18|FS|Bo~0_combout\ : std_logic;
SIGNAL \row24|div32|FS|Bo~0_combout\ : std_logic;
SIGNAL \row23|div28|FS|Bo~0_combout\ : std_logic;
SIGNAL \row24|div30|FS|Bo~0_combout\ : std_logic;
SIGNAL \row22|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div30|FS|Bo~1_combout\ : std_logic;
SIGNAL \row23|div25|FS|Bo~3_combout\ : std_logic;
SIGNAL \row23|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div23|FS|Bo~0_combout\ : std_logic;
SIGNAL \row24|div25|FS|Bo~0_combout\ : std_logic;
SIGNAL \row22|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div25|FS|Bo~1_combout\ : std_logic;
SIGNAL \row23|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div20|FS|Bo~3_combout\ : std_logic;
SIGNAL \row23|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div20|FS|Bo~0_combout\ : std_logic;
SIGNAL \row22|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div20|FS|Bo~1_combout\ : std_logic;
SIGNAL \row23|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div20|FS|Bo~2_combout\ : std_logic;
SIGNAL \row24|div22|FS|Bo~0_combout\ : std_logic;
SIGNAL \row24|div25|FS|Bo~2_combout\ : std_logic;
SIGNAL \row24|div27|FS|Bo~0_combout\ : std_logic;
SIGNAL \row24|div30|FS|Bo~2_combout\ : std_logic;
SIGNAL \row24|div32|FS|Bo~1_combout\ : std_logic;
SIGNAL \row24|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div20|FS|Bo~0_combout\ : std_logic;
SIGNAL \row25|div20|FS|Bo~1_combout\ : std_logic;
SIGNAL \row24|div15|FS|Bo~3_combout\ : std_logic;
SIGNAL \row24|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div13|FS|Bo~0_combout\ : std_logic;
SIGNAL \row24|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div15|FS|Bo~0_combout\ : std_logic;
SIGNAL \row24|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div15|FS|Bo~1_combout\ : std_logic;
SIGNAL \row24|div10|FS|Bo~3_combout\ : std_logic;
SIGNAL \row24|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div8|FS|Bo~0_combout\ : std_logic;
SIGNAL \row25|div10|FS|Bo~0_combout\ : std_logic;
SIGNAL \row23|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div10|FS|Bo~1_combout\ : std_logic;
SIGNAL \row24|div6|FS|Bo~0_combout\ : std_logic;
SIGNAL \row24|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div3|FS|Bo~0_combout\ : std_logic;
SIGNAL \row25|div5|FS|Bo~0_combout\ : std_logic;
SIGNAL \row23|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div5|FS|Bo~1_combout\ : std_logic;
SIGNAL \Ain[7]~input_o\ : std_logic;
SIGNAL \row25|div2|FS|Bo~0_combout\ : std_logic;
SIGNAL \row25|div5|FS|Bo~2_combout\ : std_logic;
SIGNAL \row25|div7|FS|Bo~0_combout\ : std_logic;
SIGNAL \row25|div10|FS|Bo~2_combout\ : std_logic;
SIGNAL \row25|div12|FS|Bo~0_combout\ : std_logic;
SIGNAL \row25|div15|FS|Bo~2_combout\ : std_logic;
SIGNAL \row25|div17|FS|Bo~0_combout\ : std_logic;
SIGNAL \row25|div20|FS|Bo~2_combout\ : std_logic;
SIGNAL \row25|div20|FS|Bo~3_combout\ : std_logic;
SIGNAL \row23|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div28|FS|Bo~0_combout\ : std_logic;
SIGNAL \row24|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div30|FS|Bo~0_combout\ : std_logic;
SIGNAL \row25|div32|FS|Bo~0_combout\ : std_logic;
SIGNAL \row25|div30|FS|Bo~1_combout\ : std_logic;
SIGNAL \row24|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div25|FS|Bo~3_combout\ : std_logic;
SIGNAL \row24|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div23|FS|Bo~0_combout\ : std_logic;
SIGNAL \row24|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div25|FS|Bo~0_combout\ : std_logic;
SIGNAL \row24|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div25|FS|Bo~1_combout\ : std_logic;
SIGNAL \row24|div20|FS|Bo~3_combout\ : std_logic;
SIGNAL \row24|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div22|FS|Bo~0_combout\ : std_logic;
SIGNAL \row25|div25|FS|Bo~2_combout\ : std_logic;
SIGNAL \row25|div27|FS|Bo~0_combout\ : std_logic;
SIGNAL \row25|div30|FS|Bo~2_combout\ : std_logic;
SIGNAL \row25|div32|FS|Bo~1_combout\ : std_logic;
SIGNAL \row25|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div18|FS|Bo~0_combout\ : std_logic;
SIGNAL \row25|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div20|FS|Bo~0_combout\ : std_logic;
SIGNAL \row25|div15|FS|Bo~3_combout\ : std_logic;
SIGNAL \row25|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div20|FS|Bo~1_combout\ : std_logic;
SIGNAL \row25|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div13|FS|Bo~0_combout\ : std_logic;
SIGNAL \row26|div15|FS|Bo~0_combout\ : std_logic;
SIGNAL \row24|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div10|FS|Bo~3_combout\ : std_logic;
SIGNAL \row25|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div15|FS|Bo~1_combout\ : std_logic;
SIGNAL \row25|div8|FS|Bo~0_combout\ : std_logic;
SIGNAL \row26|div10|FS|Bo~0_combout\ : std_logic;
SIGNAL \row25|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div6|FS|Bo~0_combout\ : std_logic;
SIGNAL \row25|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div10|FS|Bo~1_combout\ : std_logic;
SIGNAL \row25|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div3|FS|Bo~0_combout\ : std_logic;
SIGNAL \row25|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div5|FS|Bo~0_combout\ : std_logic;
SIGNAL \row25|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \Ain[6]~input_o\ : std_logic;
SIGNAL \row26|div2|FS|Bo~0_combout\ : std_logic;
SIGNAL \row26|div5|FS|Bo~1_combout\ : std_logic;
SIGNAL \row25|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div5|FS|Bo~2_combout\ : std_logic;
SIGNAL \row26|div7|FS|Bo~0_combout\ : std_logic;
SIGNAL \row26|div10|FS|Bo~2_combout\ : std_logic;
SIGNAL \row26|div12|FS|Bo~0_combout\ : std_logic;
SIGNAL \row26|div15|FS|Bo~2_combout\ : std_logic;
SIGNAL \row26|div17|FS|Bo~0_combout\ : std_logic;
SIGNAL \row26|div20|FS|Bo~2_combout\ : std_logic;
SIGNAL \row26|div22|FS|Bo~0_combout\ : std_logic;
SIGNAL \row25|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div28|FS|Bo~0_combout\ : std_logic;
SIGNAL \row25|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div32|FS|Bo~0_combout\ : std_logic;
SIGNAL \row26|div30|FS|Bo~0_combout\ : std_logic;
SIGNAL \row25|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div25|FS|Bo~3_combout\ : std_logic;
SIGNAL \row25|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div30|FS|Bo~1_combout\ : std_logic;
SIGNAL \row24|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div23|FS|Bo~0_combout\ : std_logic;
SIGNAL \row25|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div25|FS|Bo~0_combout\ : std_logic;
SIGNAL \row26|div25|FS|Bo~1_combout\ : std_logic;
SIGNAL \row25|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div25|FS|Bo~2_combout\ : std_logic;
SIGNAL \row26|div27|FS|Bo~0_combout\ : std_logic;
SIGNAL \row26|div30|FS|Bo~2_combout\ : std_logic;
SIGNAL \row26|div32|FS|Bo~1_combout\ : std_logic;
SIGNAL \row26|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div20|FS|Bo~3_combout\ : std_logic;
SIGNAL \row26|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div18|FS|Bo~0_combout\ : std_logic;
SIGNAL \row27|div20|FS|Bo~0_combout\ : std_logic;
SIGNAL \row25|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div15|FS|Bo~3_combout\ : std_logic;
SIGNAL \row26|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div20|FS|Bo~1_combout\ : std_logic;
SIGNAL \row26|div13|FS|Bo~0_combout\ : std_logic;
SIGNAL \row27|div15|FS|Bo~0_combout\ : std_logic;
SIGNAL \row26|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div15|FS|Bo~1_combout\ : std_logic;
SIGNAL \row26|div10|FS|Bo~3_combout\ : std_logic;
SIGNAL \row26|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div8|FS|Bo~0_combout\ : std_logic;
SIGNAL \row27|div10|FS|Bo~0_combout\ : std_logic;
SIGNAL \row25|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div6|FS|Bo~0_combout\ : std_logic;
SIGNAL \row26|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div10|FS|Bo~1_combout\ : std_logic;
SIGNAL \row26|div3|FS|Bo~0_combout\ : std_logic;
SIGNAL \row27|div5|FS|Bo~0_combout\ : std_logic;
SIGNAL \row26|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div5|FS|Bo~1_combout\ : std_logic;
SIGNAL \Ain[5]~input_o\ : std_logic;
SIGNAL \row27|div2|FS|Bo~0_combout\ : std_logic;
SIGNAL \row27|div5|FS|Bo~2_combout\ : std_logic;
SIGNAL \row27|div7|FS|Bo~0_combout\ : std_logic;
SIGNAL \row27|div10|FS|Bo~2_combout\ : std_logic;
SIGNAL \row27|div12|FS|Bo~0_combout\ : std_logic;
SIGNAL \row27|div15|FS|Bo~2_combout\ : std_logic;
SIGNAL \row27|div17|FS|Bo~0_combout\ : std_logic;
SIGNAL \row27|div20|FS|Bo~2_combout\ : std_logic;
SIGNAL \row27|div22|FS|Bo~0_combout\ : std_logic;
SIGNAL \row27|div23|FS|Bo~0_combout\ : std_logic;
SIGNAL \row26|div23|FS|Bo~0_combout\ : std_logic;
SIGNAL \row26|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div28|FS|Bo~0_combout\ : std_logic;
SIGNAL \row26|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div30|FS|Bo~0_combout\ : std_logic;
SIGNAL \row27|div32|FS|Bo~0_combout\ : std_logic;
SIGNAL \row27|div30|FS|Bo~1_combout\ : std_logic;
SIGNAL \row26|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div26|FS|Bo~0_combout\ : std_logic;
SIGNAL \row26|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div25|FS|Bo~0_combout\ : std_logic;
SIGNAL \row27|div25|FS|Bo~1_combout\ : std_logic;
SIGNAL \row27|div25|FS|Bo~2_combout\ : std_logic;
SIGNAL \row27|div27|FS|Bo~0_combout\ : std_logic;
SIGNAL \row27|div30|FS|Bo~2_combout\ : std_logic;
SIGNAL \row27|div32|FS|Bo~1_combout\ : std_logic;
SIGNAL \row27|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div28|FS|Bo~0_combout\ : std_logic;
SIGNAL \row28|div30|FS|Bo~0_combout\ : std_logic;
SIGNAL \row26|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div32|FS|Bo~0_combout\ : std_logic;
SIGNAL \row28|div30|FS|Bo~1_combout\ : std_logic;
SIGNAL \row27|div26|FS|Bo~0_combout\ : std_logic;
SIGNAL \row27|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div25|FS|Bo~0_combout\ : std_logic;
SIGNAL \row28|div25|FS|Bo~1_combout\ : std_logic;
SIGNAL \row27|div20|FS|Bo~3_combout\ : std_logic;
SIGNAL \row27|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div18|FS|Bo~0_combout\ : std_logic;
SIGNAL \row27|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div20|FS|Bo~0_combout\ : std_logic;
SIGNAL \row27|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div15|FS|Bo~3_combout\ : std_logic;
SIGNAL \row27|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div20|FS|Bo~1_combout\ : std_logic;
SIGNAL \row27|div13|FS|Bo~0_combout\ : std_logic;
SIGNAL \row28|div15|FS|Bo~0_combout\ : std_logic;
SIGNAL \row27|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div15|FS|Bo~1_combout\ : std_logic;
SIGNAL \row27|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div10|FS|Bo~3_combout\ : std_logic;
SIGNAL \row27|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div8|FS|Bo~0_combout\ : std_logic;
SIGNAL \row26|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div10|FS|Bo~0_combout\ : std_logic;
SIGNAL \row27|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div10|FS|Bo~1_combout\ : std_logic;
SIGNAL \row27|div6|FS|Bo~0_combout\ : std_logic;
SIGNAL \row27|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div3|FS|Bo~0_combout\ : std_logic;
SIGNAL \row28|div5|FS|Bo~0_combout\ : std_logic;
SIGNAL \row26|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div5|FS|Bo~1_combout\ : std_logic;
SIGNAL \row27|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \Ain[4]~input_o\ : std_logic;
SIGNAL \row28|div2|FS|Bo~0_combout\ : std_logic;
SIGNAL \row28|div5|FS|Bo~2_combout\ : std_logic;
SIGNAL \row28|div7|FS|Bo~0_combout\ : std_logic;
SIGNAL \row28|div10|FS|Bo~2_combout\ : std_logic;
SIGNAL \row28|div12|FS|Bo~0_combout\ : std_logic;
SIGNAL \row28|div15|FS|Bo~2_combout\ : std_logic;
SIGNAL \row28|div17|FS|Bo~0_combout\ : std_logic;
SIGNAL \row28|div20|FS|Bo~2_combout\ : std_logic;
SIGNAL \row28|div22|FS|Bo~0_combout\ : std_logic;
SIGNAL \row28|div25|FS|Bo~2_combout\ : std_logic;
SIGNAL \row28|div27|FS|Bo~0_combout\ : std_logic;
SIGNAL \row28|div30|FS|Bo~2_combout\ : std_logic;
SIGNAL \row28|div32|FS|Bo~1_combout\ : std_logic;
SIGNAL \row28|div25|FS|Bo~3_combout\ : std_logic;
SIGNAL \row28|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div32|FS|Bo~0_combout\ : std_logic;
SIGNAL \row28|div28|FS|Bo~0_combout\ : std_logic;
SIGNAL \row29|div30|FS|Bo~0_combout\ : std_logic;
SIGNAL \row27|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div30|FS|Bo~1_combout\ : std_logic;
SIGNAL \row28|div23|FS|Bo~0_combout\ : std_logic;
SIGNAL \row29|div25|FS|Bo~0_combout\ : std_logic;
SIGNAL \row28|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div25|FS|Bo~1_combout\ : std_logic;
SIGNAL \row28|div20|FS|Bo~3_combout\ : std_logic;
SIGNAL \row28|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div18|FS|Bo~0_combout\ : std_logic;
SIGNAL \row27|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div20|FS|Bo~0_combout\ : std_logic;
SIGNAL \row29|div20|FS|Bo~1_combout\ : std_logic;
SIGNAL \row28|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div15|FS|Bo~3_combout\ : std_logic;
SIGNAL \row28|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div13|FS|Bo~0_combout\ : std_logic;
SIGNAL \row29|div15|FS|Bo~0_combout\ : std_logic;
SIGNAL \row27|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div10|FS|Bo~3_combout\ : std_logic;
SIGNAL \row28|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div15|FS|Bo~1_combout\ : std_logic;
SIGNAL \row28|div8|FS|Bo~0_combout\ : std_logic;
SIGNAL \row27|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div10|FS|Bo~0_combout\ : std_logic;
SIGNAL \row28|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div6|FS|Bo~0_combout\ : std_logic;
SIGNAL \row28|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div10|FS|Bo~1_combout\ : std_logic;
SIGNAL \row28|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div3|FS|Bo~0_combout\ : std_logic;
SIGNAL \row29|div5|FS|Bo~0_combout\ : std_logic;
SIGNAL \row28|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div5|FS|Bo~1_combout\ : std_logic;
SIGNAL \Ain[3]~input_o\ : std_logic;
SIGNAL \row29|div2|FS|Bo~0_combout\ : std_logic;
SIGNAL \row28|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div5|FS|Bo~2_combout\ : std_logic;
SIGNAL \row29|div7|FS|Bo~0_combout\ : std_logic;
SIGNAL \row29|div10|FS|Bo~2_combout\ : std_logic;
SIGNAL \row29|div12|FS|Bo~0_combout\ : std_logic;
SIGNAL \row29|div15|FS|Bo~2_combout\ : std_logic;
SIGNAL \row29|div17|FS|Bo~0_combout\ : std_logic;
SIGNAL \row29|div20|FS|Bo~2_combout\ : std_logic;
SIGNAL \row29|div22|FS|Bo~0_combout\ : std_logic;
SIGNAL \row29|div25|FS|Bo~2_combout\ : std_logic;
SIGNAL \row29|div27|FS|Bo~0_combout\ : std_logic;
SIGNAL \row29|div30|FS|Bo~2_combout\ : std_logic;
SIGNAL \row29|div32|FS|Bo~1_combout\ : std_logic;
SIGNAL \row29|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div28|FS|Bo~0_combout\ : std_logic;
SIGNAL \row29|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div32|FS|Bo~0_combout\ : std_logic;
SIGNAL \row28|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div30|FS|Bo~0_combout\ : std_logic;
SIGNAL \row30|div30|FS|Bo~1_combout\ : std_logic;
SIGNAL \row29|div25|FS|Bo~3_combout\ : std_logic;
SIGNAL \row29|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div23|FS|Bo~0_combout\ : std_logic;
SIGNAL \row29|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div25|FS|Bo~0_combout\ : std_logic;
SIGNAL \row30|div25|FS|Bo~1_combout\ : std_logic;
SIGNAL \row29|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div20|FS|Bo~3_combout\ : std_logic;
SIGNAL \row29|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div18|FS|Bo~0_combout\ : std_logic;
SIGNAL \row30|div20|FS|Bo~0_combout\ : std_logic;
SIGNAL \row29|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div20|FS|Bo~1_combout\ : std_logic;
SIGNAL \row29|div15|FS|Bo~3_combout\ : std_logic;
SIGNAL \row29|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div13|FS|Bo~0_combout\ : std_logic;
SIGNAL \row30|div15|FS|Bo~0_combout\ : std_logic;
SIGNAL \row28|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div15|FS|Bo~1_combout\ : std_logic;
SIGNAL \row29|div10|FS|Bo~3_combout\ : std_logic;
SIGNAL \row29|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div8|FS|Bo~0_combout\ : std_logic;
SIGNAL \row30|div10|FS|Bo~0_combout\ : std_logic;
SIGNAL \row28|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div6|FS|Bo~0_combout\ : std_logic;
SIGNAL \row29|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div10|FS|Bo~1_combout\ : std_logic;
SIGNAL \row29|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div3|FS|Bo~0_combout\ : std_logic;
SIGNAL \row29|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div5|FS|Bo~0_combout\ : std_logic;
SIGNAL \row30|div5|FS|Bo~1_combout\ : std_logic;
SIGNAL \row29|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \Ain[2]~input_o\ : std_logic;
SIGNAL \row30|div2|FS|Bo~0_combout\ : std_logic;
SIGNAL \row29|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div5|FS|Bo~2_combout\ : std_logic;
SIGNAL \row30|div7|FS|Bo~0_combout\ : std_logic;
SIGNAL \row30|div10|FS|Bo~2_combout\ : std_logic;
SIGNAL \row30|div12|FS|Bo~0_combout\ : std_logic;
SIGNAL \row30|div15|FS|Bo~2_combout\ : std_logic;
SIGNAL \row30|div17|FS|Bo~0_combout\ : std_logic;
SIGNAL \row30|div20|FS|Bo~2_combout\ : std_logic;
SIGNAL \row30|div22|FS|Bo~0_combout\ : std_logic;
SIGNAL \row30|div25|FS|Bo~2_combout\ : std_logic;
SIGNAL \row30|div27|FS|Bo~0_combout\ : std_logic;
SIGNAL \row30|div30|FS|Bo~2_combout\ : std_logic;
SIGNAL \row30|div32|FS|Bo~1_combout\ : std_logic;
SIGNAL \row30|div28|FS|Bo~0_combout\ : std_logic;
SIGNAL \row30|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div32|FS|Bo~0_combout\ : std_logic;
SIGNAL \row31|div30|FS|Bo~0_combout\ : std_logic;
SIGNAL \row30|div25|FS|Bo~3_combout\ : std_logic;
SIGNAL \row30|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div30|FS|Bo~1_combout\ : std_logic;
SIGNAL \row30|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div23|FS|Bo~0_combout\ : std_logic;
SIGNAL \row31|div25|FS|Bo~0_combout\ : std_logic;
SIGNAL \row30|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div25|FS|Bo~1_combout\ : std_logic;
SIGNAL \row30|div20|FS|Bo~3_combout\ : std_logic;
SIGNAL \row30|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div18|FS|Bo~0_combout\ : std_logic;
SIGNAL \row29|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div20|FS|Bo~0_combout\ : std_logic;
SIGNAL \row30|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div15|FS|Bo~3_combout\ : std_logic;
SIGNAL \row30|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div20|FS|Bo~1_combout\ : std_logic;
SIGNAL \row30|div13|FS|Bo~0_combout\ : std_logic;
SIGNAL \row31|div15|FS|Bo~0_combout\ : std_logic;
SIGNAL \row29|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div10|FS|Bo~3_combout\ : std_logic;
SIGNAL \row30|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div15|FS|Bo~1_combout\ : std_logic;
SIGNAL \row30|div8|FS|Bo~0_combout\ : std_logic;
SIGNAL \row31|div10|FS|Bo~0_combout\ : std_logic;
SIGNAL \row29|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div6|FS|Bo~0_combout\ : std_logic;
SIGNAL \row30|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div10|FS|Bo~1_combout\ : std_logic;
SIGNAL \row30|div3|FS|Bo~0_combout\ : std_logic;
SIGNAL \row29|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div5|FS|Bo~0_combout\ : std_logic;
SIGNAL \row30|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \Ain[1]~input_o\ : std_logic;
SIGNAL \row31|div2|FS|Bo~0_combout\ : std_logic;
SIGNAL \row31|div5|FS|Bo~1_combout\ : std_logic;
SIGNAL \row30|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div5|FS|Bo~2_combout\ : std_logic;
SIGNAL \row31|div7|FS|Bo~0_combout\ : std_logic;
SIGNAL \row31|div10|FS|Bo~2_combout\ : std_logic;
SIGNAL \row31|div12|FS|Bo~0_combout\ : std_logic;
SIGNAL \row31|div15|FS|Bo~2_combout\ : std_logic;
SIGNAL \row31|div17|FS|Bo~0_combout\ : std_logic;
SIGNAL \row31|div20|FS|Bo~2_combout\ : std_logic;
SIGNAL \row31|div22|FS|Bo~0_combout\ : std_logic;
SIGNAL \row31|div25|FS|Bo~2_combout\ : std_logic;
SIGNAL \row31|div27|FS|Bo~0_combout\ : std_logic;
SIGNAL \row31|div30|FS|Bo~2_combout\ : std_logic;
SIGNAL \row31|div32|FS|Bo~1_combout\ : std_logic;
SIGNAL \row31|div28|FS|Bo~0_combout\ : std_logic;
SIGNAL \row32|div30|FS|Bo~0_combout\ : std_logic;
SIGNAL \row31|div31|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div25|FS|Bo~3_combout\ : std_logic;
SIGNAL \row31|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row32|div30|FS|Bo~1_combout\ : std_logic;
SIGNAL \row31|div23|FS|Bo~0_combout\ : std_logic;
SIGNAL \row32|div25|FS|Bo~0_combout\ : std_logic;
SIGNAL \row31|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row32|div25|FS|Bo~1_combout\ : std_logic;
SIGNAL \row31|div20|FS|Bo~3_combout\ : std_logic;
SIGNAL \row31|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div18|FS|Bo~0_combout\ : std_logic;
SIGNAL \row31|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row32|div20|FS|Bo~0_combout\ : std_logic;
SIGNAL \row32|div20|FS|Bo~1_combout\ : std_logic;
SIGNAL \row31|div15|FS|Bo~3_combout\ : std_logic;
SIGNAL \row31|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div13|FS|Bo~0_combout\ : std_logic;
SIGNAL \row31|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row32|div15|FS|Bo~0_combout\ : std_logic;
SIGNAL \row32|div15|FS|Bo~1_combout\ : std_logic;
SIGNAL \row31|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div10|FS|Bo~3_combout\ : std_logic;
SIGNAL \row31|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div8|FS|Bo~0_combout\ : std_logic;
SIGNAL \row30|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row32|div10|FS|Bo~0_combout\ : std_logic;
SIGNAL \row32|div10|FS|Bo~1_combout\ : std_logic;
SIGNAL \row31|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div5|FS|Bo~3_combout\ : std_logic;
SIGNAL \row31|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div3|FS|Bo~0_combout\ : std_logic;
SIGNAL \row31|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row32|div5|FS|Bo~0_combout\ : std_logic;
SIGNAL \row31|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \Ain[0]~input_o\ : std_logic;
SIGNAL \row32|div2|FS|Bo~0_combout\ : std_logic;
SIGNAL \row32|div5|FS|Bo~1_combout\ : std_logic;
SIGNAL \row31|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row32|div5|FS|Bo~2_combout\ : std_logic;
SIGNAL \row32|div7|FS|Bo~0_combout\ : std_logic;
SIGNAL \row32|div10|FS|Bo~2_combout\ : std_logic;
SIGNAL \row32|div12|FS|Bo~0_combout\ : std_logic;
SIGNAL \row32|div15|FS|Bo~2_combout\ : std_logic;
SIGNAL \row32|div17|FS|Bo~0_combout\ : std_logic;
SIGNAL \row32|div20|FS|Bo~2_combout\ : std_logic;
SIGNAL \row32|div22|FS|Bo~0_combout\ : std_logic;
SIGNAL \row32|div25|FS|Bo~2_combout\ : std_logic;
SIGNAL \row32|div27|FS|Bo~0_combout\ : std_logic;
SIGNAL \row32|div30|FS|Bo~2_combout\ : std_logic;
SIGNAL \row32|div32|FS|Bo~0_combout\ : std_logic;
SIGNAL \REG_Z|q[21]~feeder_combout\ : std_logic;
SIGNAL \REG_Z|q[26]~feeder_combout\ : std_logic;
SIGNAL \row32|div1|FS|D~0_combout\ : std_logic;
SIGNAL \row32|div2|FS|D~combout\ : std_logic;
SIGNAL \row31|div1|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row32|div3|FS|D~combout\ : std_logic;
SIGNAL \row32|div4|FS|D~combout\ : std_logic;
SIGNAL \row32|div5|FS|D~0_combout\ : std_logic;
SIGNAL \row32|div5|FS|D~combout\ : std_logic;
SIGNAL \row31|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row32|div6|FS|D~combout\ : std_logic;
SIGNAL \row32|div7|FS|D~combout\ : std_logic;
SIGNAL \row32|div8|FS|D~combout\ : std_logic;
SIGNAL \row32|div9|FS|D~combout\ : std_logic;
SIGNAL \row32|div10|FS|D~0_combout\ : std_logic;
SIGNAL \row32|div10|FS|D~combout\ : std_logic;
SIGNAL \row31|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row32|div11|FS|D~combout\ : std_logic;
SIGNAL \row32|div12|FS|D~combout\ : std_logic;
SIGNAL \row32|div13|FS|D~combout\ : std_logic;
SIGNAL \row32|div14|FS|D~combout\ : std_logic;
SIGNAL \row32|div15|FS|D~0_combout\ : std_logic;
SIGNAL \row32|div15|FS|D~combout\ : std_logic;
SIGNAL \row31|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row32|div16|FS|D~combout\ : std_logic;
SIGNAL \row32|div17|FS|D~combout\ : std_logic;
SIGNAL \row32|div18|FS|D~combout\ : std_logic;
SIGNAL \row32|div19|FS|D~combout\ : std_logic;
SIGNAL \row32|div20|FS|D~0_combout\ : std_logic;
SIGNAL \row32|div20|FS|D~combout\ : std_logic;
SIGNAL \row31|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row32|div21|FS|D~combout\ : std_logic;
SIGNAL \row32|div22|FS|D~combout\ : std_logic;
SIGNAL \row32|div23|FS|D~combout\ : std_logic;
SIGNAL \row32|div24|FS|D~combout\ : std_logic;
SIGNAL \row32|div25|FS|D~0_combout\ : std_logic;
SIGNAL \row32|div25|FS|D~combout\ : std_logic;
SIGNAL \row31|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row32|div26|FS|D~combout\ : std_logic;
SIGNAL \row32|div27|FS|D~combout\ : std_logic;
SIGNAL \row32|div28|FS|D~combout\ : std_logic;
SIGNAL \row32|div29|FS|D~combout\ : std_logic;
SIGNAL \row32|div30|FS|D~0_combout\ : std_logic;
SIGNAL \row32|div30|FS|D~combout\ : std_logic;
SIGNAL \row31|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row32|div31|FS|D~combout\ : std_logic;
SIGNAL \row32|div32|FS|D~combout\ : std_logic;
SIGNAL \REG_B|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \REG_X|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \REG_Z|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \REG_A|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \row28|div25|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row28|div25|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row28|div22|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row28|div20|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row28|div20|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row28|div17|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row28|div15|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row28|div15|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row28|div12|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row28|div10|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row28|div10|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row28|div7|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row28|div5|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row28|div5|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row28|div2|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row27|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \REG_A|ALT_INV_q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \row27|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div5|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row26|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div3|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row27|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div6|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row28|div10|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row27|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div8|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row27|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div10|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row27|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div15|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row27|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div13|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row26|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div15|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row27|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div20|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row27|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div18|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row26|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div20|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row27|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div25|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row27|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div23|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row26|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div32|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row27|div32|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row27|div30|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row27|div30|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row27|div27|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row26|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div26|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row26|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div30|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row26|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div28|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row25|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div26|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row27|div25|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row27|div25|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row27|div22|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row27|div20|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row27|div20|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row27|div17|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row27|div15|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row27|div15|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row27|div12|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row27|div10|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row27|div10|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row27|div7|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row27|div5|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row27|div5|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row27|div2|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row26|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div5|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row25|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div3|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row26|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div6|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row27|div10|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row26|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div8|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row26|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div10|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row26|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div15|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row26|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div13|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row25|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div15|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row26|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div20|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row26|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div18|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row25|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div20|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row26|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div25|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row26|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div23|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row25|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div32|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row26|div32|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row26|div30|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row2|div22|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row1|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row1|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row1|div21|FS|ALT_INV_D~combout\ : std_logic;
SIGNAL \row1|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row1|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row1|div23|FS|ALT_INV_D~combout\ : std_logic;
SIGNAL \row1|div23|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row2|div27|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row1|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row1|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row1|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row1|div26|FS|ALT_INV_D~combout\ : std_logic;
SIGNAL \row1|div29|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row1|div32|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row1|div30|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row1|div25|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row1|div20|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row1|div15|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row1|div10|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row1|div5|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \REG_B|ALT_INV_q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \row2|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div23|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row3|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div25|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row3|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div30|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row2|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div28|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row4|div3|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row4|div2|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row3|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div32|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row3|div32|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row3|div30|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row3|div30|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row3|div27|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row3|div25|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row3|div25|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row3|div22|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row3|div20|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row3|div20|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row3|div17|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row3|div15|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row3|div15|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row3|div12|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row3|div10|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row3|div10|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row3|div7|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row3|div5|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row3|div5|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row2|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div5|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row2|div3|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row2|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div6|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row2|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div10|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row2|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div8|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row2|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div11|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row3|div15|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row2|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div13|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row2|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div16|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row3|div20|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row2|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div18|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row2|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div21|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row3|div25|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row2|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div23|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row2|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div26|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row3|div30|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row2|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div28|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row3|div2|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row2|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div32|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row2|div29|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row2|div27|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row2|div27|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row2|div24|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row2|div22|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row2|div22|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row2|div19|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row2|div17|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row2|div17|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row2|div14|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row2|div12|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row2|div12|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row2|div9|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row2|div7|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row2|div7|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row2|div4|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row2|div2|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row2|div2|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row2|div2|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row1|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row1|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row1|div3|FS|ALT_INV_D~combout\ : std_logic;
SIGNAL \row1|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row1|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row1|div3|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row2|div7|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row1|div6|FS|ALT_INV_D~combout\ : std_logic;
SIGNAL \row1|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row1|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row1|div8|FS|ALT_INV_D~combout\ : std_logic;
SIGNAL \row1|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row1|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row1|div8|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row2|div12|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row1|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row1|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row1|div11|FS|ALT_INV_D~combout\ : std_logic;
SIGNAL \row1|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row1|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row1|div13|FS|ALT_INV_D~combout\ : std_logic;
SIGNAL \row1|div13|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row2|div17|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row1|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row1|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row1|div16|FS|ALT_INV_D~combout\ : std_logic;
SIGNAL \row1|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row1|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row1|div16|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row1|div18|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row6|div2|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row5|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div5|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row5|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div32|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row5|div32|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row5|div30|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row5|div30|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row5|div27|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row5|div25|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row5|div25|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row5|div22|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row5|div20|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row5|div20|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row5|div17|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row5|div15|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row5|div15|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row5|div12|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row5|div10|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row5|div10|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row5|div7|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row5|div5|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row5|div5|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row5|div5|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row4|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div6|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row4|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div10|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row4|div8|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row4|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div10|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row4|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div15|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row3|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div13|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row4|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div15|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row4|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div20|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row3|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div18|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row4|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div20|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row4|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div25|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row3|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div23|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row4|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div25|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row4|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div30|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row3|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div28|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row5|div3|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row5|div2|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row4|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div32|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row4|div32|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row4|div30|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row4|div30|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row4|div27|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row4|div25|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row4|div25|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row4|div22|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row4|div20|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row4|div20|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row4|div17|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row4|div15|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row4|div15|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row4|div12|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row4|div10|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row4|div10|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row4|div7|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row4|div5|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row4|div5|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row4|div5|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row3|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div3|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row2|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div6|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row3|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div10|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row3|div8|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row3|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row2|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div10|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row3|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div15|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row2|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div13|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row3|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div15|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row3|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div20|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row2|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div18|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row3|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row3|div20|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row4|div25|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row3|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div32|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row7|div32|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row7|div30|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row7|div30|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row7|div27|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row7|div25|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row7|div25|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row7|div22|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row7|div20|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row7|div20|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row7|div17|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row7|div15|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row7|div15|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row7|div12|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row7|div10|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row7|div10|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row7|div7|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row6|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div6|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row6|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div10|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row6|div8|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row6|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div10|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row6|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div15|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row5|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div13|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row6|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div15|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row6|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div20|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row5|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div18|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row6|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div20|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row6|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div25|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row5|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div23|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row6|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div25|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row6|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div30|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row5|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div28|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row7|div6|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row7|div5|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row7|div5|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row7|div2|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row6|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div5|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row6|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div3|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row5|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div32|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row6|div32|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row6|div30|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row6|div30|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row6|div27|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row6|div25|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row6|div25|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row6|div22|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row6|div20|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row6|div20|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row6|div17|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row6|div15|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row6|div15|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row6|div12|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row6|div10|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row6|div10|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row6|div7|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row5|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div6|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row5|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div10|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row5|div8|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row5|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row4|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div10|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row5|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div15|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row4|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div13|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row5|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div15|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row5|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div20|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row4|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div18|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row5|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div20|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row5|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div25|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row4|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div23|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row5|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div25|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row5|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div30|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row4|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row5|div28|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row6|div5|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row6|div5|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row9|div22|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row9|div20|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row9|div20|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row9|div17|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row9|div15|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row9|div15|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row9|div12|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row9|div10|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row9|div10|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row8|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div10|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row8|div8|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row8|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div10|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row8|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div15|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row7|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div13|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row8|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div15|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row8|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div20|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row7|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div18|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row8|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div20|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row8|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div25|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row7|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div23|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row8|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div25|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row8|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div30|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row7|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div28|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row9|div8|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row9|div7|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row9|div5|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row9|div5|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row9|div2|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row8|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div5|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row8|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div3|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row7|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div6|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row8|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div32|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row8|div32|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row8|div30|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row8|div30|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row8|div27|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row8|div25|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row8|div25|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row8|div22|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row8|div20|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row8|div20|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row8|div17|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row8|div15|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row8|div15|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row8|div12|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row8|div10|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row8|div10|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row7|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div10|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row7|div8|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row7|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row6|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div10|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row7|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div15|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row6|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div13|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row7|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div15|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row7|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div20|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row6|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div18|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row7|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div20|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row7|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div25|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row6|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div23|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row7|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div25|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row7|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div30|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row6|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div28|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row8|div7|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row8|div5|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row8|div5|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row8|div2|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row7|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div5|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row7|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div3|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row6|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row7|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div12|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row10|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div10|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row10|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div15|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row10|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div13|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row10|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div15|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row10|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div20|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row10|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div18|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row10|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div20|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row10|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div25|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row10|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div23|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row10|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div25|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row10|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div30|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row10|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div28|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row11|div10|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row11|div10|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row11|div7|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row11|div5|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row11|div5|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row11|div2|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row10|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div5|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row10|div3|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row10|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div6|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row11|div10|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row10|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div32|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row10|div32|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row10|div30|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row10|div30|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row10|div27|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row10|div25|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row10|div25|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row10|div22|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row10|div20|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row10|div20|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row10|div17|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row10|div15|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row10|div15|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row10|div12|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row10|div10|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row10|div10|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row9|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div10|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row9|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row8|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div10|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row9|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div15|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row8|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div13|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row9|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div15|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row9|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div20|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row8|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div18|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row9|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div20|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row9|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div25|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row8|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div23|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row9|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div25|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row9|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div30|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row8|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div28|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row10|div8|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row10|div7|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row10|div5|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row10|div5|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row10|div2|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row9|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div5|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row9|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div3|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row8|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div6|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row9|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row9|div32|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row9|div32|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row9|div30|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row9|div30|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row9|div27|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row9|div25|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row9|div25|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row12|div15|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row12|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div20|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row12|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div18|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row11|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div20|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row12|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div25|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row12|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div23|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row11|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div25|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row12|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div30|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row12|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div28|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row11|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div12|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row13|div10|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row13|div10|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row13|div7|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row13|div5|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row13|div5|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row13|div2|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row12|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div5|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row11|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div3|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row12|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div6|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row13|div10|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row12|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div8|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row12|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div32|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row12|div32|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row12|div30|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row12|div30|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row12|div27|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row12|div25|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row12|div25|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row12|div22|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row12|div20|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row12|div20|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row12|div17|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row12|div15|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row12|div15|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row12|div12|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row11|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div11|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row11|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div15|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row11|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div13|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row10|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div15|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row11|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div20|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row11|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div18|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row10|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div20|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row11|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div25|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row11|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div23|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row10|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div25|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row11|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div30|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row11|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div28|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row10|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div11|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row12|div10|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row12|div10|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row12|div7|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row12|div5|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row12|div5|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row12|div2|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row11|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div5|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row10|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div3|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row11|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div6|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row12|div10|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row11|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row10|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div8|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row11|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row11|div32|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row11|div32|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row11|div30|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row11|div30|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row11|div27|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row11|div25|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row11|div25|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row11|div22|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row11|div20|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row11|div20|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row11|div17|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row11|div15|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row11|div15|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row14|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div23|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row13|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div25|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row14|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div30|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row14|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div28|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row13|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div13|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row15|div12|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row15|div10|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row15|div10|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row15|div7|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row15|div5|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row15|div5|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row15|div2|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row14|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div5|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row13|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div3|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row14|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div6|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row15|div10|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row14|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div8|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row14|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div10|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row14|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div32|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row14|div32|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row14|div30|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row14|div30|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row14|div27|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row14|div25|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row14|div25|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row14|div22|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row14|div20|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row14|div20|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row14|div17|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row14|div15|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row14|div15|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row14|div15|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row13|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div13|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row12|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div15|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row13|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div20|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row13|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div18|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row12|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div20|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row13|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div25|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row13|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div23|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row12|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div25|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row13|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div30|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row13|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div28|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row12|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div13|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row14|div12|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row14|div10|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row14|div10|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row14|div7|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row14|div5|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row14|div5|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row14|div2|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row13|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div5|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row12|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div3|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row13|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div6|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row14|div10|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row13|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div8|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row13|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div10|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row13|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div32|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row13|div32|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row13|div30|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row13|div30|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row13|div27|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row13|div25|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row13|div25|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row13|div22|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row13|div20|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row13|div20|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row13|div17|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row13|div15|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row13|div15|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row12|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div15|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row12|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div13|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row11|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row12|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div15|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row17|div15|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row17|div12|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row17|div10|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row17|div10|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row17|div7|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row17|div5|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row17|div5|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row17|div2|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row16|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div5|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row15|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div3|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row16|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div6|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row17|div10|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row16|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div8|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row16|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div10|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row16|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div15|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row16|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div13|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row15|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div32|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row16|div32|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row16|div30|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row16|div30|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row16|div27|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row16|div25|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row16|div25|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row16|div22|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row16|div20|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row16|div20|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row16|div17|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row15|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div15|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row15|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div20|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row15|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div18|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row14|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div20|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row15|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div25|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row15|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div23|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row14|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div25|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row15|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div30|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row15|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div28|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row14|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div15|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row16|div15|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row16|div12|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row16|div10|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row16|div10|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row16|div7|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row16|div5|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row16|div5|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row16|div2|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row15|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div5|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row14|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div3|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row15|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div6|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row16|div10|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row15|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div8|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row15|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div10|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row15|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div15|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row15|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div32|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row15|div32|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row15|div30|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row15|div30|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row15|div27|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row15|div25|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row15|div25|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row15|div22|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row15|div20|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row15|div20|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row15|div17|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row15|div15|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row15|div15|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row15|div15|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row14|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row13|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div15|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row14|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div20|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row14|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div18|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row13|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row14|div20|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row14|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row15|div25|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \ALT_INV_clr~inputCLKENA0_outclk\ : std_logic;
SIGNAL \ALT_INV_Ain[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_Ain[24]~input_o\ : std_logic;
SIGNAL \ALT_INV_Bin[24]~input_o\ : std_logic;
SIGNAL \row32|div30|FS|ALT_INV_D~0_combout\ : std_logic;
SIGNAL \row32|div25|FS|ALT_INV_D~0_combout\ : std_logic;
SIGNAL \row32|div20|FS|ALT_INV_D~0_combout\ : std_logic;
SIGNAL \row32|div15|FS|ALT_INV_D~0_combout\ : std_logic;
SIGNAL \row32|div10|FS|ALT_INV_D~0_combout\ : std_logic;
SIGNAL \row32|div5|FS|ALT_INV_D~0_combout\ : std_logic;
SIGNAL \row32|div30|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row32|div30|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row32|div27|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row32|div25|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row32|div25|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row32|div22|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row32|div20|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row32|div20|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row32|div17|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row32|div15|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row32|div15|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row32|div12|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row32|div10|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row32|div10|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row32|div7|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row32|div5|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row32|div5|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row32|div2|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row31|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row32|div5|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row30|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div3|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row31|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div5|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row32|div10|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row31|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div8|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row31|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div10|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row31|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row32|div15|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row31|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div13|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row30|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div15|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row31|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row32|div20|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row31|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div18|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row30|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div20|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row31|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row32|div25|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row31|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div23|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row30|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div25|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row31|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row32|div30|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row31|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div32|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row31|div28|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row30|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div31|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div32|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row31|div30|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row31|div30|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row31|div27|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row31|div25|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row31|div25|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row31|div22|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row31|div20|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row31|div20|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row31|div17|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row31|div15|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row31|div15|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row31|div12|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row31|div10|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row31|div10|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row31|div7|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row31|div5|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row31|div5|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row31|div2|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row30|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div5|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row29|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div3|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row30|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div6|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row31|div10|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row30|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div8|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row30|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div10|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row30|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div15|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row30|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div13|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row29|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div15|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row30|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div20|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row30|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div18|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row29|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div20|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row30|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div25|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row30|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div23|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row29|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div25|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row30|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row31|div30|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row30|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div32|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row30|div32|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row30|div30|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row30|div30|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row30|div30|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row29|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div28|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row30|div27|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row30|div25|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row30|div25|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row30|div22|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row30|div20|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row30|div20|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row30|div17|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row30|div15|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row30|div15|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row30|div12|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row30|div10|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row30|div10|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row30|div7|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row30|div5|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row30|div5|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row30|div2|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row29|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div5|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row28|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div3|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row29|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div6|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row30|div10|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row29|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div8|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row29|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div10|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row29|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div15|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row29|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div13|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row28|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div15|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row29|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div20|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row29|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div18|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row28|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div20|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row29|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row30|div25|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row29|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div23|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row28|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div25|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row29|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div32|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row29|div32|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row29|div30|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row29|div30|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row29|div30|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row28|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div28|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row27|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div28|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row29|div27|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row29|div25|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row29|div25|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row29|div22|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row29|div20|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row29|div20|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row29|div17|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row29|div15|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row29|div15|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row29|div12|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row29|div10|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row29|div10|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row29|div7|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row29|div5|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row29|div5|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row29|div2|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row28|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div5|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row27|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div3|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row28|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div6|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row29|div10|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row28|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div8|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row28|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div10|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row28|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div15|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row28|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div13|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row27|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div15|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row28|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div20|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row28|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div18|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row27|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div20|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row28|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row29|div25|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row28|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div23|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row27|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div25|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row28|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div32|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row28|div32|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row28|div30|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row28|div30|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row27|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div30|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row27|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row27|div28|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row26|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row28|div27|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row26|div30|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row26|div27|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row25|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div25|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row25|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div30|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row25|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div28|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row24|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div25|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row26|div25|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row26|div22|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row26|div20|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row26|div20|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row26|div17|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row26|div15|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row26|div15|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row26|div12|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row26|div10|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row26|div10|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row26|div7|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row26|div5|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row26|div5|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row26|div2|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row25|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div5|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row24|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div3|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row25|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div6|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row26|div10|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row25|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div8|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row25|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div10|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row25|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div15|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row25|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div13|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row24|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div15|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row25|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div20|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row25|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div18|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row24|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div20|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row25|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row26|div25|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row25|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div32|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row25|div32|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row25|div30|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row25|div30|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row25|div27|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row25|div25|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row25|div25|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row25|div25|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row24|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div25|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row24|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div30|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row24|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div28|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row23|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div23|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row25|div22|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row25|div20|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row25|div20|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row25|div17|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row25|div15|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row25|div15|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row25|div12|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row25|div10|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row25|div10|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row25|div7|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row25|div5|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row25|div5|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row25|div2|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row24|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div5|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row23|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div3|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row24|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div6|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row25|div10|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row24|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div8|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row24|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div10|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row24|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div15|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row24|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div13|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row23|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div15|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row24|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row25|div20|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row24|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div18|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row23|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div20|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row24|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div32|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row24|div32|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row24|div30|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row24|div30|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row24|div27|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row24|div25|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row24|div25|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row24|div25|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row23|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div23|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row22|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div25|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row23|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div30|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row23|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div28|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row22|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div23|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row24|div22|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row24|div20|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row24|div20|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row24|div17|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row24|div15|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row24|div15|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row24|div12|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row24|div10|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row24|div10|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row24|div7|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row24|div5|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row24|div5|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row24|div2|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row23|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div5|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row22|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div3|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row23|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div6|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row24|div10|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row23|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div8|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row23|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div10|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row23|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div15|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row23|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div13|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row22|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div15|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row23|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row24|div20|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row23|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div18|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row22|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div20|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row23|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div32|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row23|div32|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row23|div30|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row23|div30|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row23|div27|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row23|div25|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row23|div25|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row22|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div25|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row22|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div23|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row21|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div25|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row22|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div30|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row22|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div28|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row21|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div22|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row23|div20|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row23|div20|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row23|div17|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row23|div15|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row23|div15|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row23|div12|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row23|div10|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row23|div10|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row23|div7|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row23|div5|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row23|div5|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row23|div2|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row22|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div5|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row21|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div3|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row22|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div6|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row23|div10|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row22|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div8|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row22|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div10|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row22|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div15|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row22|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div13|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row21|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div15|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row22|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row23|div20|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row22|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div18|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row21|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div32|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row22|div32|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row22|div30|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row22|div30|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row22|div27|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row22|div25|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row22|div25|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row22|div22|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row21|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div21|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row21|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div25|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row21|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div23|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row20|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div25|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row21|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div30|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row21|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div28|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row20|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div21|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row22|div20|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row22|div20|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row22|div17|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row22|div15|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row22|div15|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row22|div12|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row22|div10|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row22|div10|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row22|div7|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row22|div5|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row22|div5|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row22|div2|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row21|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div5|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row20|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div3|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row21|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div6|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row22|div10|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row21|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div8|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row21|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div10|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row21|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div15|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row21|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div13|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row20|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div15|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row21|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row22|div20|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row21|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div18|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row20|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div32|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row21|div32|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row21|div30|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row21|div30|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row21|div27|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row21|div25|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row21|div25|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row21|div22|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row20|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div20|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row20|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div25|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row20|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div23|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row19|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div25|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row20|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div30|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row20|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div28|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row19|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div20|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row21|div20|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row21|div17|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row21|div15|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row21|div15|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row21|div12|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row21|div10|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row21|div10|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row21|div7|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row21|div5|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row21|div5|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row21|div2|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row20|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div5|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row19|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div3|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row20|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div6|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row21|div10|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row20|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div8|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row20|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div10|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row20|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div15|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row20|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div13|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row19|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div15|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row20|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row21|div20|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row20|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div32|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row20|div32|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row20|div30|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row20|div30|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row20|div27|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row20|div25|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row20|div25|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row20|div22|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row20|div20|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row20|div20|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row20|div20|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row19|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div20|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row19|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div25|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row19|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div23|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row18|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div25|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row19|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div30|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row19|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div28|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row18|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div18|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row20|div17|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row20|div15|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row20|div15|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row20|div12|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row20|div10|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row20|div10|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row20|div7|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row20|div5|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row20|div5|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row20|div2|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row19|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div5|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row18|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div3|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row19|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div6|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row20|div10|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row19|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div8|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row19|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div10|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row19|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row20|div15|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row19|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div13|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row18|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div15|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row19|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div32|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row19|div32|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row19|div30|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row19|div30|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row19|div27|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row19|div25|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row19|div25|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row19|div22|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row19|div20|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row19|div20|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row19|div20|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row18|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div18|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row17|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div20|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row18|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div25|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row18|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div23|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row17|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div25|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row18|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div30|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row18|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div28|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row17|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div18|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row19|div17|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row19|div15|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row19|div15|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row19|div12|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row19|div10|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row19|div10|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row19|div7|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row19|div5|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row19|div5|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row19|div2|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row18|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div5|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row17|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div3|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row18|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div6|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row19|div10|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row18|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div8|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row18|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div10|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row18|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row19|div15|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row18|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div13|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row17|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div15|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row18|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div32|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row18|div32|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row18|div30|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row18|div30|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row18|div27|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row18|div25|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row18|div25|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row18|div22|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row18|div20|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row18|div20|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row17|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div20|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row17|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div18|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row16|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div20|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row17|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div25|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row17|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div23|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row16|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div25|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row17|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div30|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row17|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div28|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row16|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div17|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row18|div15|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row18|div15|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row18|div12|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row18|div10|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row18|div10|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row18|div7|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row18|div5|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row18|div5|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row18|div2|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row17|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div5|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row16|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div3|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row17|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div6|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row18|div10|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row17|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div8|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row17|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div10|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row17|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row18|div15|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row17|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div13|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row16|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div32|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row17|div32|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row17|div30|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row17|div30|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row17|div27|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row17|div25|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row17|div25|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row17|div22|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row17|div20|FS|ALT_INV_Bo~2_combout\ : std_logic;
SIGNAL \row17|div20|FS|ALT_INV_Bo~1_combout\ : std_logic;
SIGNAL \row17|div17|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row16|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div16|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row16|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div20|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row16|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div18|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row15|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div20|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row16|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div25|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row16|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div23|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row15|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div25|FS|ALT_INV_Bo~3_combout\ : std_logic;
SIGNAL \row16|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div30|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row16|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row16|div28|FS|ALT_INV_Bo~0_combout\ : std_logic;
SIGNAL \row15|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \row17|div16|FS|ALT_INV_Bo~0_combout\ : std_logic;

BEGIN

ww_clk <= clk;
ww_ld <= ld;
ww_clr <= clr;
ww_Ain <= Ain;
ww_Bin <= Bin;
Qout <= ww_Qout;
Rout <= ww_Rout;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
\row28|div25|FS|ALT_INV_Bo~2_combout\ <= NOT \row28|div25|FS|Bo~2_combout\;
\row28|div25|FS|ALT_INV_Bo~1_combout\ <= NOT \row28|div25|FS|Bo~1_combout\;
\row28|div22|FS|ALT_INV_Bo~0_combout\ <= NOT \row28|div22|FS|Bo~0_combout\;
\row28|div20|FS|ALT_INV_Bo~2_combout\ <= NOT \row28|div20|FS|Bo~2_combout\;
\row28|div20|FS|ALT_INV_Bo~1_combout\ <= NOT \row28|div20|FS|Bo~1_combout\;
\row28|div17|FS|ALT_INV_Bo~0_combout\ <= NOT \row28|div17|FS|Bo~0_combout\;
\row28|div15|FS|ALT_INV_Bo~2_combout\ <= NOT \row28|div15|FS|Bo~2_combout\;
\row28|div15|FS|ALT_INV_Bo~1_combout\ <= NOT \row28|div15|FS|Bo~1_combout\;
\row28|div12|FS|ALT_INV_Bo~0_combout\ <= NOT \row28|div12|FS|Bo~0_combout\;
\row28|div10|FS|ALT_INV_Bo~2_combout\ <= NOT \row28|div10|FS|Bo~2_combout\;
\row28|div10|FS|ALT_INV_Bo~1_combout\ <= NOT \row28|div10|FS|Bo~1_combout\;
\row28|div7|FS|ALT_INV_Bo~0_combout\ <= NOT \row28|div7|FS|Bo~0_combout\;
\row28|div5|FS|ALT_INV_Bo~2_combout\ <= NOT \row28|div5|FS|Bo~2_combout\;
\row28|div5|FS|ALT_INV_Bo~1_combout\ <= NOT \row28|div5|FS|Bo~1_combout\;
\row28|div2|FS|ALT_INV_Bo~0_combout\ <= NOT \row28|div2|FS|Bo~0_combout\;
\row27|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row27|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row27|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row27|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\REG_A|ALT_INV_q\(4) <= NOT \REG_A|q\(4);
\row27|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row27|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row28|div5|FS|ALT_INV_Bo~0_combout\ <= NOT \row28|div5|FS|Bo~0_combout\;
\row26|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row26|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row27|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row27|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row27|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row27|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row27|div3|FS|ALT_INV_Bo~0_combout\ <= NOT \row27|div3|FS|Bo~0_combout\;
\row27|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row27|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row27|div6|FS|ALT_INV_Bo~0_combout\ <= NOT \row27|div6|FS|Bo~0_combout\;
\row28|div10|FS|ALT_INV_Bo~0_combout\ <= NOT \row28|div10|FS|Bo~0_combout\;
\row27|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row27|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row26|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row26|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row27|div8|FS|ALT_INV_Bo~0_combout\ <= NOT \row27|div8|FS|Bo~0_combout\;
\row27|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row27|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row27|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row27|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row27|div10|FS|ALT_INV_Bo~3_combout\ <= NOT \row27|div10|FS|Bo~3_combout\;
\row27|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row27|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row28|div15|FS|ALT_INV_Bo~0_combout\ <= NOT \row28|div15|FS|Bo~0_combout\;
\row27|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row27|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row27|div13|FS|ALT_INV_Bo~0_combout\ <= NOT \row27|div13|FS|Bo~0_combout\;
\row26|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row26|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row27|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row27|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row27|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row27|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row27|div15|FS|ALT_INV_Bo~3_combout\ <= NOT \row27|div15|FS|Bo~3_combout\;
\row27|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row27|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row28|div20|FS|ALT_INV_Bo~0_combout\ <= NOT \row28|div20|FS|Bo~0_combout\;
\row27|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row27|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row27|div18|FS|ALT_INV_Bo~0_combout\ <= NOT \row27|div18|FS|Bo~0_combout\;
\row26|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row26|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row27|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row27|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row27|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row27|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row27|div20|FS|ALT_INV_Bo~3_combout\ <= NOT \row27|div20|FS|Bo~3_combout\;
\row27|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row27|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row28|div25|FS|ALT_INV_Bo~0_combout\ <= NOT \row28|div25|FS|Bo~0_combout\;
\row27|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row27|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row27|div23|FS|ALT_INV_Bo~0_combout\ <= NOT \row27|div23|FS|Bo~0_combout\;
\row26|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row26|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row27|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row27|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row27|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row27|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row27|div32|FS|ALT_INV_Bo~1_combout\ <= NOT \row27|div32|FS|Bo~1_combout\;
\row27|div32|FS|ALT_INV_Bo~0_combout\ <= NOT \row27|div32|FS|Bo~0_combout\;
\row27|div30|FS|ALT_INV_Bo~2_combout\ <= NOT \row27|div30|FS|Bo~2_combout\;
\row27|div30|FS|ALT_INV_Bo~1_combout\ <= NOT \row27|div30|FS|Bo~1_combout\;
\row27|div27|FS|ALT_INV_Bo~0_combout\ <= NOT \row27|div27|FS|Bo~0_combout\;
\row26|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row26|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row26|div26|FS|ALT_INV_Bo~0_combout\ <= NOT \row26|div26|FS|Bo~0_combout\;
\row26|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row26|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row27|div30|FS|ALT_INV_Bo~0_combout\ <= NOT \row27|div30|FS|Bo~0_combout\;
\row26|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row26|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row26|div28|FS|ALT_INV_Bo~0_combout\ <= NOT \row26|div28|FS|Bo~0_combout\;
\row25|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row25|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row27|div26|FS|ALT_INV_Bo~0_combout\ <= NOT \row27|div26|FS|Bo~0_combout\;
\row27|div25|FS|ALT_INV_Bo~2_combout\ <= NOT \row27|div25|FS|Bo~2_combout\;
\row27|div25|FS|ALT_INV_Bo~1_combout\ <= NOT \row27|div25|FS|Bo~1_combout\;
\row27|div22|FS|ALT_INV_Bo~0_combout\ <= NOT \row27|div22|FS|Bo~0_combout\;
\row27|div20|FS|ALT_INV_Bo~2_combout\ <= NOT \row27|div20|FS|Bo~2_combout\;
\row27|div20|FS|ALT_INV_Bo~1_combout\ <= NOT \row27|div20|FS|Bo~1_combout\;
\row27|div17|FS|ALT_INV_Bo~0_combout\ <= NOT \row27|div17|FS|Bo~0_combout\;
\row27|div15|FS|ALT_INV_Bo~2_combout\ <= NOT \row27|div15|FS|Bo~2_combout\;
\row27|div15|FS|ALT_INV_Bo~1_combout\ <= NOT \row27|div15|FS|Bo~1_combout\;
\row27|div12|FS|ALT_INV_Bo~0_combout\ <= NOT \row27|div12|FS|Bo~0_combout\;
\row27|div10|FS|ALT_INV_Bo~2_combout\ <= NOT \row27|div10|FS|Bo~2_combout\;
\row27|div10|FS|ALT_INV_Bo~1_combout\ <= NOT \row27|div10|FS|Bo~1_combout\;
\row27|div7|FS|ALT_INV_Bo~0_combout\ <= NOT \row27|div7|FS|Bo~0_combout\;
\row27|div5|FS|ALT_INV_Bo~2_combout\ <= NOT \row27|div5|FS|Bo~2_combout\;
\row27|div5|FS|ALT_INV_Bo~1_combout\ <= NOT \row27|div5|FS|Bo~1_combout\;
\row27|div2|FS|ALT_INV_Bo~0_combout\ <= NOT \row27|div2|FS|Bo~0_combout\;
\row26|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row26|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row26|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row26|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\REG_A|ALT_INV_q\(5) <= NOT \REG_A|q\(5);
\row26|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row26|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row27|div5|FS|ALT_INV_Bo~0_combout\ <= NOT \row27|div5|FS|Bo~0_combout\;
\row25|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row25|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row26|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row26|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row26|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row26|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row26|div3|FS|ALT_INV_Bo~0_combout\ <= NOT \row26|div3|FS|Bo~0_combout\;
\row26|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row26|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row26|div6|FS|ALT_INV_Bo~0_combout\ <= NOT \row26|div6|FS|Bo~0_combout\;
\row27|div10|FS|ALT_INV_Bo~0_combout\ <= NOT \row27|div10|FS|Bo~0_combout\;
\row26|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row26|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row25|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row25|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row26|div8|FS|ALT_INV_Bo~0_combout\ <= NOT \row26|div8|FS|Bo~0_combout\;
\row26|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row26|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row26|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row26|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row26|div10|FS|ALT_INV_Bo~3_combout\ <= NOT \row26|div10|FS|Bo~3_combout\;
\row26|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row26|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row27|div15|FS|ALT_INV_Bo~0_combout\ <= NOT \row27|div15|FS|Bo~0_combout\;
\row26|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row26|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row26|div13|FS|ALT_INV_Bo~0_combout\ <= NOT \row26|div13|FS|Bo~0_combout\;
\row25|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row25|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row26|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row26|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row26|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row26|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row26|div15|FS|ALT_INV_Bo~3_combout\ <= NOT \row26|div15|FS|Bo~3_combout\;
\row26|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row26|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row27|div20|FS|ALT_INV_Bo~0_combout\ <= NOT \row27|div20|FS|Bo~0_combout\;
\row26|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row26|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row26|div18|FS|ALT_INV_Bo~0_combout\ <= NOT \row26|div18|FS|Bo~0_combout\;
\row25|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row25|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row26|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row26|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row26|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row26|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row26|div20|FS|ALT_INV_Bo~3_combout\ <= NOT \row26|div20|FS|Bo~3_combout\;
\row26|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row26|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row27|div25|FS|ALT_INV_Bo~0_combout\ <= NOT \row27|div25|FS|Bo~0_combout\;
\row26|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row26|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row26|div23|FS|ALT_INV_Bo~0_combout\ <= NOT \row26|div23|FS|Bo~0_combout\;
\row25|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row25|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row26|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row26|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row26|div32|FS|ALT_INV_Bo~1_combout\ <= NOT \row26|div32|FS|Bo~1_combout\;
\row26|div32|FS|ALT_INV_Bo~0_combout\ <= NOT \row26|div32|FS|Bo~0_combout\;
\row26|div30|FS|ALT_INV_Bo~2_combout\ <= NOT \row26|div30|FS|Bo~2_combout\;
\row2|div22|FS|ALT_INV_Bo~0_combout\ <= NOT \row2|div22|FS|Bo~0_combout\;
\row1|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row1|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row1|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row1|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row1|div21|FS|ALT_INV_D~combout\ <= NOT \row1|div21|FS|D~combout\;
\row1|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row1|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row1|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row1|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row1|div23|FS|ALT_INV_D~combout\ <= NOT \row1|div23|FS|D~combout\;
\row1|div23|FS|ALT_INV_Bo~0_combout\ <= NOT \row1|div23|FS|Bo~0_combout\;
\row2|div27|FS|ALT_INV_Bo~0_combout\ <= NOT \row2|div27|FS|Bo~0_combout\;
\row1|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row1|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row1|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row1|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row1|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row1|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row1|div26|FS|ALT_INV_D~combout\ <= NOT \row1|div26|FS|D~combout\;
\row1|div29|FS|ALT_INV_Bo~0_combout\ <= NOT \row1|div29|FS|Bo~0_combout\;
\row1|div32|FS|ALT_INV_Bo~0_combout\ <= NOT \row1|div32|FS|Bo~0_combout\;
\row1|div30|FS|ALT_INV_Bo~0_combout\ <= NOT \row1|div30|FS|Bo~0_combout\;
\row1|div25|FS|ALT_INV_Bo~0_combout\ <= NOT \row1|div25|FS|Bo~0_combout\;
\row1|div20|FS|ALT_INV_Bo~0_combout\ <= NOT \row1|div20|FS|Bo~0_combout\;
\row1|div15|FS|ALT_INV_Bo~0_combout\ <= NOT \row1|div15|FS|Bo~0_combout\;
\row1|div10|FS|ALT_INV_Bo~0_combout\ <= NOT \row1|div10|FS|Bo~0_combout\;
\row1|div5|FS|ALT_INV_Bo~0_combout\ <= NOT \row1|div5|FS|Bo~0_combout\;
\REG_A|ALT_INV_q\(31) <= NOT \REG_A|q\(31);
\REG_B|ALT_INV_q\(0) <= NOT \REG_B|q\(0);
\REG_A|ALT_INV_q\(30) <= NOT \REG_A|q\(30);
\REG_B|ALT_INV_q\(1) <= NOT \REG_B|q\(1);
\REG_B|ALT_INV_q\(2) <= NOT \REG_B|q\(2);
\REG_B|ALT_INV_q\(3) <= NOT \REG_B|q\(3);
\REG_B|ALT_INV_q\(4) <= NOT \REG_B|q\(4);
\REG_B|ALT_INV_q\(5) <= NOT \REG_B|q\(5);
\REG_B|ALT_INV_q\(6) <= NOT \REG_B|q\(6);
\REG_B|ALT_INV_q\(7) <= NOT \REG_B|q\(7);
\REG_B|ALT_INV_q\(8) <= NOT \REG_B|q\(8);
\REG_B|ALT_INV_q\(9) <= NOT \REG_B|q\(9);
\REG_B|ALT_INV_q\(10) <= NOT \REG_B|q\(10);
\REG_B|ALT_INV_q\(11) <= NOT \REG_B|q\(11);
\REG_B|ALT_INV_q\(12) <= NOT \REG_B|q\(12);
\REG_B|ALT_INV_q\(13) <= NOT \REG_B|q\(13);
\REG_B|ALT_INV_q\(14) <= NOT \REG_B|q\(14);
\REG_B|ALT_INV_q\(15) <= NOT \REG_B|q\(15);
\REG_B|ALT_INV_q\(16) <= NOT \REG_B|q\(16);
\REG_B|ALT_INV_q\(17) <= NOT \REG_B|q\(17);
\REG_B|ALT_INV_q\(18) <= NOT \REG_B|q\(18);
\REG_B|ALT_INV_q\(19) <= NOT \REG_B|q\(19);
\REG_B|ALT_INV_q\(20) <= NOT \REG_B|q\(20);
\REG_B|ALT_INV_q\(21) <= NOT \REG_B|q\(21);
\REG_B|ALT_INV_q\(22) <= NOT \REG_B|q\(22);
\REG_B|ALT_INV_q\(23) <= NOT \REG_B|q\(23);
\REG_B|ALT_INV_q\(24) <= NOT \REG_B|q\(24);
\REG_B|ALT_INV_q\(25) <= NOT \REG_B|q\(25);
\REG_B|ALT_INV_q\(26) <= NOT \REG_B|q\(26);
\REG_B|ALT_INV_q\(27) <= NOT \REG_B|q\(27);
\REG_B|ALT_INV_q\(28) <= NOT \REG_B|q\(28);
\REG_B|ALT_INV_q\(29) <= NOT \REG_B|q\(29);
\REG_B|ALT_INV_q\(30) <= NOT \REG_B|q\(30);
\REG_B|ALT_INV_q\(31) <= NOT \REG_B|q\(31);
\row2|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row2|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row3|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row3|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row3|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row3|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row3|div23|FS|ALT_INV_Bo~0_combout\ <= NOT \row3|div23|FS|Bo~0_combout\;
\row3|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row3|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row3|div25|FS|ALT_INV_Bo~3_combout\ <= NOT \row3|div25|FS|Bo~3_combout\;
\row3|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row3|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row4|div30|FS|ALT_INV_Bo~0_combout\ <= NOT \row4|div30|FS|Bo~0_combout\;
\row2|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row2|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row3|div28|FS|ALT_INV_Bo~0_combout\ <= NOT \row3|div28|FS|Bo~0_combout\;
\row4|div3|FS|ALT_INV_Bo~0_combout\ <= NOT \row4|div3|FS|Bo~0_combout\;
\row4|div2|FS|ALT_INV_Bo~0_combout\ <= NOT \row4|div2|FS|Bo~0_combout\;
\REG_A|ALT_INV_q\(28) <= NOT \REG_A|q\(28);
\row3|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row3|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row3|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row3|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row3|div32|FS|ALT_INV_Bo~1_combout\ <= NOT \row3|div32|FS|Bo~1_combout\;
\row3|div32|FS|ALT_INV_Bo~0_combout\ <= NOT \row3|div32|FS|Bo~0_combout\;
\row3|div30|FS|ALT_INV_Bo~2_combout\ <= NOT \row3|div30|FS|Bo~2_combout\;
\row3|div30|FS|ALT_INV_Bo~1_combout\ <= NOT \row3|div30|FS|Bo~1_combout\;
\row3|div27|FS|ALT_INV_Bo~0_combout\ <= NOT \row3|div27|FS|Bo~0_combout\;
\row3|div25|FS|ALT_INV_Bo~2_combout\ <= NOT \row3|div25|FS|Bo~2_combout\;
\row3|div25|FS|ALT_INV_Bo~1_combout\ <= NOT \row3|div25|FS|Bo~1_combout\;
\row3|div22|FS|ALT_INV_Bo~0_combout\ <= NOT \row3|div22|FS|Bo~0_combout\;
\row3|div20|FS|ALT_INV_Bo~2_combout\ <= NOT \row3|div20|FS|Bo~2_combout\;
\row3|div20|FS|ALT_INV_Bo~1_combout\ <= NOT \row3|div20|FS|Bo~1_combout\;
\row3|div17|FS|ALT_INV_Bo~0_combout\ <= NOT \row3|div17|FS|Bo~0_combout\;
\row3|div15|FS|ALT_INV_Bo~2_combout\ <= NOT \row3|div15|FS|Bo~2_combout\;
\row3|div15|FS|ALT_INV_Bo~1_combout\ <= NOT \row3|div15|FS|Bo~1_combout\;
\row3|div12|FS|ALT_INV_Bo~0_combout\ <= NOT \row3|div12|FS|Bo~0_combout\;
\row3|div10|FS|ALT_INV_Bo~2_combout\ <= NOT \row3|div10|FS|Bo~2_combout\;
\row3|div10|FS|ALT_INV_Bo~1_combout\ <= NOT \row3|div10|FS|Bo~1_combout\;
\row3|div7|FS|ALT_INV_Bo~0_combout\ <= NOT \row3|div7|FS|Bo~0_combout\;
\row3|div5|FS|ALT_INV_Bo~2_combout\ <= NOT \row3|div5|FS|Bo~2_combout\;
\row3|div5|FS|ALT_INV_Bo~1_combout\ <= NOT \row3|div5|FS|Bo~1_combout\;
\row2|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row2|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row3|div5|FS|ALT_INV_Bo~0_combout\ <= NOT \row3|div5|FS|Bo~0_combout\;
\row2|div3|FS|ALT_INV_Bo~0_combout\ <= NOT \row2|div3|FS|Bo~0_combout\;
\row2|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row2|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row2|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row2|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row2|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row2|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row2|div6|FS|ALT_INV_Bo~0_combout\ <= NOT \row2|div6|FS|Bo~0_combout\;
\row2|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row2|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row3|div10|FS|ALT_INV_Bo~0_combout\ <= NOT \row3|div10|FS|Bo~0_combout\;
\row2|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row2|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row2|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row2|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row2|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row2|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row2|div8|FS|ALT_INV_Bo~0_combout\ <= NOT \row2|div8|FS|Bo~0_combout\;
\row2|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row2|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row2|div11|FS|ALT_INV_Bo~0_combout\ <= NOT \row2|div11|FS|Bo~0_combout\;
\row3|div15|FS|ALT_INV_Bo~0_combout\ <= NOT \row3|div15|FS|Bo~0_combout\;
\row2|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row2|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row2|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row2|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row2|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row2|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row2|div13|FS|ALT_INV_Bo~0_combout\ <= NOT \row2|div13|FS|Bo~0_combout\;
\row2|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row2|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row2|div16|FS|ALT_INV_Bo~0_combout\ <= NOT \row2|div16|FS|Bo~0_combout\;
\row3|div20|FS|ALT_INV_Bo~0_combout\ <= NOT \row3|div20|FS|Bo~0_combout\;
\row2|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row2|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row2|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row2|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row2|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row2|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row2|div18|FS|ALT_INV_Bo~0_combout\ <= NOT \row2|div18|FS|Bo~0_combout\;
\row2|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row2|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row2|div21|FS|ALT_INV_Bo~0_combout\ <= NOT \row2|div21|FS|Bo~0_combout\;
\row3|div25|FS|ALT_INV_Bo~0_combout\ <= NOT \row3|div25|FS|Bo~0_combout\;
\row2|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row2|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row2|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row2|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row2|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row2|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row2|div23|FS|ALT_INV_Bo~0_combout\ <= NOT \row2|div23|FS|Bo~0_combout\;
\row2|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row2|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row2|div26|FS|ALT_INV_Bo~0_combout\ <= NOT \row2|div26|FS|Bo~0_combout\;
\row3|div30|FS|ALT_INV_Bo~0_combout\ <= NOT \row3|div30|FS|Bo~0_combout\;
\row2|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row2|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row2|div28|FS|ALT_INV_Bo~0_combout\ <= NOT \row2|div28|FS|Bo~0_combout\;
\row3|div2|FS|ALT_INV_Bo~0_combout\ <= NOT \row3|div2|FS|Bo~0_combout\;
\REG_A|ALT_INV_q\(29) <= NOT \REG_A|q\(29);
\row2|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row2|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row2|div32|FS|ALT_INV_Bo~0_combout\ <= NOT \row2|div32|FS|Bo~0_combout\;
\row2|div29|FS|ALT_INV_Bo~0_combout\ <= NOT \row2|div29|FS|Bo~0_combout\;
\row2|div27|FS|ALT_INV_Bo~2_combout\ <= NOT \row2|div27|FS|Bo~2_combout\;
\row2|div27|FS|ALT_INV_Bo~1_combout\ <= NOT \row2|div27|FS|Bo~1_combout\;
\row2|div24|FS|ALT_INV_Bo~0_combout\ <= NOT \row2|div24|FS|Bo~0_combout\;
\row2|div22|FS|ALT_INV_Bo~2_combout\ <= NOT \row2|div22|FS|Bo~2_combout\;
\row2|div22|FS|ALT_INV_Bo~1_combout\ <= NOT \row2|div22|FS|Bo~1_combout\;
\row2|div19|FS|ALT_INV_Bo~0_combout\ <= NOT \row2|div19|FS|Bo~0_combout\;
\row2|div17|FS|ALT_INV_Bo~2_combout\ <= NOT \row2|div17|FS|Bo~2_combout\;
\row2|div17|FS|ALT_INV_Bo~1_combout\ <= NOT \row2|div17|FS|Bo~1_combout\;
\row2|div14|FS|ALT_INV_Bo~0_combout\ <= NOT \row2|div14|FS|Bo~0_combout\;
\row2|div12|FS|ALT_INV_Bo~2_combout\ <= NOT \row2|div12|FS|Bo~2_combout\;
\row2|div12|FS|ALT_INV_Bo~1_combout\ <= NOT \row2|div12|FS|Bo~1_combout\;
\row2|div9|FS|ALT_INV_Bo~0_combout\ <= NOT \row2|div9|FS|Bo~0_combout\;
\row2|div7|FS|ALT_INV_Bo~2_combout\ <= NOT \row2|div7|FS|Bo~2_combout\;
\row2|div7|FS|ALT_INV_Bo~1_combout\ <= NOT \row2|div7|FS|Bo~1_combout\;
\row2|div4|FS|ALT_INV_Bo~0_combout\ <= NOT \row2|div4|FS|Bo~0_combout\;
\row2|div2|FS|ALT_INV_Bo~2_combout\ <= NOT \row2|div2|FS|Bo~2_combout\;
\row2|div2|FS|ALT_INV_Bo~1_combout\ <= NOT \row2|div2|FS|Bo~1_combout\;
\row2|div2|FS|ALT_INV_Bo~0_combout\ <= NOT \row2|div2|FS|Bo~0_combout\;
\row1|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row1|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row1|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row1|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row1|div3|FS|ALT_INV_D~combout\ <= NOT \row1|div3|FS|D~combout\;
\row1|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row1|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row1|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row1|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row1|div3|FS|ALT_INV_Bo~0_combout\ <= NOT \row1|div3|FS|Bo~0_combout\;
\row2|div7|FS|ALT_INV_Bo~0_combout\ <= NOT \row2|div7|FS|Bo~0_combout\;
\row1|div6|FS|ALT_INV_D~combout\ <= NOT \row1|div6|FS|D~combout\;
\row1|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row1|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row1|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row1|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row1|div8|FS|ALT_INV_D~combout\ <= NOT \row1|div8|FS|D~combout\;
\row1|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row1|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row1|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row1|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row1|div8|FS|ALT_INV_Bo~0_combout\ <= NOT \row1|div8|FS|Bo~0_combout\;
\row2|div12|FS|ALT_INV_Bo~0_combout\ <= NOT \row2|div12|FS|Bo~0_combout\;
\row1|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row1|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row1|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row1|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row1|div11|FS|ALT_INV_D~combout\ <= NOT \row1|div11|FS|D~combout\;
\row1|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row1|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row1|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row1|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row1|div13|FS|ALT_INV_D~combout\ <= NOT \row1|div13|FS|D~combout\;
\row1|div13|FS|ALT_INV_Bo~0_combout\ <= NOT \row1|div13|FS|Bo~0_combout\;
\row2|div17|FS|ALT_INV_Bo~0_combout\ <= NOT \row2|div17|FS|Bo~0_combout\;
\row1|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row1|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row1|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row1|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row1|div16|FS|ALT_INV_D~combout\ <= NOT \row1|div16|FS|D~combout\;
\row1|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row1|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row1|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row1|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row1|div16|FS|ALT_INV_Bo~0_combout\ <= NOT \row1|div16|FS|Bo~0_combout\;
\row1|div18|FS|ALT_INV_Bo~0_combout\ <= NOT \row1|div18|FS|Bo~0_combout\;
\row6|div2|FS|ALT_INV_Bo~0_combout\ <= NOT \row6|div2|FS|Bo~0_combout\;
\REG_A|ALT_INV_q\(26) <= NOT \REG_A|q\(26);
\row5|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row5|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row5|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row5|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row6|div5|FS|ALT_INV_Bo~0_combout\ <= NOT \row6|div5|FS|Bo~0_combout\;
\row5|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row5|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row5|div32|FS|ALT_INV_Bo~1_combout\ <= NOT \row5|div32|FS|Bo~1_combout\;
\row5|div32|FS|ALT_INV_Bo~0_combout\ <= NOT \row5|div32|FS|Bo~0_combout\;
\row5|div30|FS|ALT_INV_Bo~2_combout\ <= NOT \row5|div30|FS|Bo~2_combout\;
\row5|div30|FS|ALT_INV_Bo~1_combout\ <= NOT \row5|div30|FS|Bo~1_combout\;
\row5|div27|FS|ALT_INV_Bo~0_combout\ <= NOT \row5|div27|FS|Bo~0_combout\;
\row5|div25|FS|ALT_INV_Bo~2_combout\ <= NOT \row5|div25|FS|Bo~2_combout\;
\row5|div25|FS|ALT_INV_Bo~1_combout\ <= NOT \row5|div25|FS|Bo~1_combout\;
\row5|div22|FS|ALT_INV_Bo~0_combout\ <= NOT \row5|div22|FS|Bo~0_combout\;
\row5|div20|FS|ALT_INV_Bo~2_combout\ <= NOT \row5|div20|FS|Bo~2_combout\;
\row5|div20|FS|ALT_INV_Bo~1_combout\ <= NOT \row5|div20|FS|Bo~1_combout\;
\row5|div17|FS|ALT_INV_Bo~0_combout\ <= NOT \row5|div17|FS|Bo~0_combout\;
\row5|div15|FS|ALT_INV_Bo~2_combout\ <= NOT \row5|div15|FS|Bo~2_combout\;
\row5|div15|FS|ALT_INV_Bo~1_combout\ <= NOT \row5|div15|FS|Bo~1_combout\;
\row5|div12|FS|ALT_INV_Bo~0_combout\ <= NOT \row5|div12|FS|Bo~0_combout\;
\row5|div10|FS|ALT_INV_Bo~2_combout\ <= NOT \row5|div10|FS|Bo~2_combout\;
\row5|div10|FS|ALT_INV_Bo~1_combout\ <= NOT \row5|div10|FS|Bo~1_combout\;
\row5|div7|FS|ALT_INV_Bo~0_combout\ <= NOT \row5|div7|FS|Bo~0_combout\;
\row5|div5|FS|ALT_INV_Bo~2_combout\ <= NOT \row5|div5|FS|Bo~2_combout\;
\row5|div5|FS|ALT_INV_Bo~1_combout\ <= NOT \row5|div5|FS|Bo~1_combout\;
\row5|div5|FS|ALT_INV_Bo~0_combout\ <= NOT \row5|div5|FS|Bo~0_combout\;
\row4|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row4|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row3|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row3|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row4|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row4|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row4|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row4|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row4|div6|FS|ALT_INV_Bo~0_combout\ <= NOT \row4|div6|FS|Bo~0_combout\;
\row4|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row4|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row4|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row4|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row5|div10|FS|ALT_INV_Bo~0_combout\ <= NOT \row5|div10|FS|Bo~0_combout\;
\row4|div8|FS|ALT_INV_Bo~0_combout\ <= NOT \row4|div8|FS|Bo~0_combout\;
\row4|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row4|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row4|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row4|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row3|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row3|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row4|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row4|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row4|div10|FS|ALT_INV_Bo~3_combout\ <= NOT \row4|div10|FS|Bo~3_combout\;
\row4|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row4|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row5|div15|FS|ALT_INV_Bo~0_combout\ <= NOT \row5|div15|FS|Bo~0_combout\;
\row3|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row3|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row4|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row4|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row4|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row4|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row4|div13|FS|ALT_INV_Bo~0_combout\ <= NOT \row4|div13|FS|Bo~0_combout\;
\row4|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row4|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row4|div15|FS|ALT_INV_Bo~3_combout\ <= NOT \row4|div15|FS|Bo~3_combout\;
\row4|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row4|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row5|div20|FS|ALT_INV_Bo~0_combout\ <= NOT \row5|div20|FS|Bo~0_combout\;
\row3|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row3|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row4|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row4|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row4|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row4|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row4|div18|FS|ALT_INV_Bo~0_combout\ <= NOT \row4|div18|FS|Bo~0_combout\;
\row4|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row4|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row4|div20|FS|ALT_INV_Bo~3_combout\ <= NOT \row4|div20|FS|Bo~3_combout\;
\row4|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row4|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row5|div25|FS|ALT_INV_Bo~0_combout\ <= NOT \row5|div25|FS|Bo~0_combout\;
\row3|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row3|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row4|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row4|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row4|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row4|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row4|div23|FS|ALT_INV_Bo~0_combout\ <= NOT \row4|div23|FS|Bo~0_combout\;
\row4|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row4|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row4|div25|FS|ALT_INV_Bo~3_combout\ <= NOT \row4|div25|FS|Bo~3_combout\;
\row4|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row4|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row5|div30|FS|ALT_INV_Bo~0_combout\ <= NOT \row5|div30|FS|Bo~0_combout\;
\row3|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row3|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row4|div28|FS|ALT_INV_Bo~0_combout\ <= NOT \row4|div28|FS|Bo~0_combout\;
\row5|div3|FS|ALT_INV_Bo~0_combout\ <= NOT \row5|div3|FS|Bo~0_combout\;
\row5|div2|FS|ALT_INV_Bo~0_combout\ <= NOT \row5|div2|FS|Bo~0_combout\;
\REG_A|ALT_INV_q\(27) <= NOT \REG_A|q\(27);
\row4|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row4|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row4|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row4|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row4|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row4|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row4|div32|FS|ALT_INV_Bo~1_combout\ <= NOT \row4|div32|FS|Bo~1_combout\;
\row4|div32|FS|ALT_INV_Bo~0_combout\ <= NOT \row4|div32|FS|Bo~0_combout\;
\row4|div30|FS|ALT_INV_Bo~2_combout\ <= NOT \row4|div30|FS|Bo~2_combout\;
\row4|div30|FS|ALT_INV_Bo~1_combout\ <= NOT \row4|div30|FS|Bo~1_combout\;
\row4|div27|FS|ALT_INV_Bo~0_combout\ <= NOT \row4|div27|FS|Bo~0_combout\;
\row4|div25|FS|ALT_INV_Bo~2_combout\ <= NOT \row4|div25|FS|Bo~2_combout\;
\row4|div25|FS|ALT_INV_Bo~1_combout\ <= NOT \row4|div25|FS|Bo~1_combout\;
\row4|div22|FS|ALT_INV_Bo~0_combout\ <= NOT \row4|div22|FS|Bo~0_combout\;
\row4|div20|FS|ALT_INV_Bo~2_combout\ <= NOT \row4|div20|FS|Bo~2_combout\;
\row4|div20|FS|ALT_INV_Bo~1_combout\ <= NOT \row4|div20|FS|Bo~1_combout\;
\row4|div17|FS|ALT_INV_Bo~0_combout\ <= NOT \row4|div17|FS|Bo~0_combout\;
\row4|div15|FS|ALT_INV_Bo~2_combout\ <= NOT \row4|div15|FS|Bo~2_combout\;
\row4|div15|FS|ALT_INV_Bo~1_combout\ <= NOT \row4|div15|FS|Bo~1_combout\;
\row4|div12|FS|ALT_INV_Bo~0_combout\ <= NOT \row4|div12|FS|Bo~0_combout\;
\row4|div10|FS|ALT_INV_Bo~2_combout\ <= NOT \row4|div10|FS|Bo~2_combout\;
\row4|div10|FS|ALT_INV_Bo~1_combout\ <= NOT \row4|div10|FS|Bo~1_combout\;
\row4|div7|FS|ALT_INV_Bo~0_combout\ <= NOT \row4|div7|FS|Bo~0_combout\;
\row4|div5|FS|ALT_INV_Bo~2_combout\ <= NOT \row4|div5|FS|Bo~2_combout\;
\row4|div5|FS|ALT_INV_Bo~1_combout\ <= NOT \row4|div5|FS|Bo~1_combout\;
\row4|div5|FS|ALT_INV_Bo~0_combout\ <= NOT \row4|div5|FS|Bo~0_combout\;
\row3|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row3|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row3|div3|FS|ALT_INV_Bo~0_combout\ <= NOT \row3|div3|FS|Bo~0_combout\;
\row2|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row2|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row3|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row3|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row3|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row3|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row3|div6|FS|ALT_INV_Bo~0_combout\ <= NOT \row3|div6|FS|Bo~0_combout\;
\row3|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row3|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row3|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row3|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row4|div10|FS|ALT_INV_Bo~0_combout\ <= NOT \row4|div10|FS|Bo~0_combout\;
\row3|div8|FS|ALT_INV_Bo~0_combout\ <= NOT \row3|div8|FS|Bo~0_combout\;
\row3|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row3|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row3|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row3|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row2|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row2|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row3|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row3|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row3|div10|FS|ALT_INV_Bo~3_combout\ <= NOT \row3|div10|FS|Bo~3_combout\;
\row3|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row3|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row4|div15|FS|ALT_INV_Bo~0_combout\ <= NOT \row4|div15|FS|Bo~0_combout\;
\row2|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row2|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row3|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row3|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row3|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row3|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row3|div13|FS|ALT_INV_Bo~0_combout\ <= NOT \row3|div13|FS|Bo~0_combout\;
\row3|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row3|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row3|div15|FS|ALT_INV_Bo~3_combout\ <= NOT \row3|div15|FS|Bo~3_combout\;
\row3|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row3|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row4|div20|FS|ALT_INV_Bo~0_combout\ <= NOT \row4|div20|FS|Bo~0_combout\;
\row2|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row2|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row3|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row3|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row3|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row3|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row3|div18|FS|ALT_INV_Bo~0_combout\ <= NOT \row3|div18|FS|Bo~0_combout\;
\row3|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row3|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row3|div20|FS|ALT_INV_Bo~3_combout\ <= NOT \row3|div20|FS|Bo~3_combout\;
\row4|div25|FS|ALT_INV_Bo~0_combout\ <= NOT \row4|div25|FS|Bo~0_combout\;
\row3|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row3|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row7|div32|FS|ALT_INV_Bo~1_combout\ <= NOT \row7|div32|FS|Bo~1_combout\;
\row7|div32|FS|ALT_INV_Bo~0_combout\ <= NOT \row7|div32|FS|Bo~0_combout\;
\row7|div30|FS|ALT_INV_Bo~2_combout\ <= NOT \row7|div30|FS|Bo~2_combout\;
\row7|div30|FS|ALT_INV_Bo~1_combout\ <= NOT \row7|div30|FS|Bo~1_combout\;
\row7|div27|FS|ALT_INV_Bo~0_combout\ <= NOT \row7|div27|FS|Bo~0_combout\;
\row7|div25|FS|ALT_INV_Bo~2_combout\ <= NOT \row7|div25|FS|Bo~2_combout\;
\row7|div25|FS|ALT_INV_Bo~1_combout\ <= NOT \row7|div25|FS|Bo~1_combout\;
\row7|div22|FS|ALT_INV_Bo~0_combout\ <= NOT \row7|div22|FS|Bo~0_combout\;
\row7|div20|FS|ALT_INV_Bo~2_combout\ <= NOT \row7|div20|FS|Bo~2_combout\;
\row7|div20|FS|ALT_INV_Bo~1_combout\ <= NOT \row7|div20|FS|Bo~1_combout\;
\row7|div17|FS|ALT_INV_Bo~0_combout\ <= NOT \row7|div17|FS|Bo~0_combout\;
\row7|div15|FS|ALT_INV_Bo~2_combout\ <= NOT \row7|div15|FS|Bo~2_combout\;
\row7|div15|FS|ALT_INV_Bo~1_combout\ <= NOT \row7|div15|FS|Bo~1_combout\;
\row7|div12|FS|ALT_INV_Bo~0_combout\ <= NOT \row7|div12|FS|Bo~0_combout\;
\row7|div10|FS|ALT_INV_Bo~2_combout\ <= NOT \row7|div10|FS|Bo~2_combout\;
\row7|div10|FS|ALT_INV_Bo~1_combout\ <= NOT \row7|div10|FS|Bo~1_combout\;
\row7|div7|FS|ALT_INV_Bo~0_combout\ <= NOT \row7|div7|FS|Bo~0_combout\;
\row6|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row6|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row6|div6|FS|ALT_INV_Bo~0_combout\ <= NOT \row6|div6|FS|Bo~0_combout\;
\row6|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row6|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row6|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row6|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row7|div10|FS|ALT_INV_Bo~0_combout\ <= NOT \row7|div10|FS|Bo~0_combout\;
\row6|div8|FS|ALT_INV_Bo~0_combout\ <= NOT \row6|div8|FS|Bo~0_combout\;
\row6|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row6|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row6|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row6|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row5|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row5|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row6|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row6|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row6|div10|FS|ALT_INV_Bo~3_combout\ <= NOT \row6|div10|FS|Bo~3_combout\;
\row6|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row6|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row7|div15|FS|ALT_INV_Bo~0_combout\ <= NOT \row7|div15|FS|Bo~0_combout\;
\row5|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row5|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row6|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row6|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row6|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row6|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row6|div13|FS|ALT_INV_Bo~0_combout\ <= NOT \row6|div13|FS|Bo~0_combout\;
\row6|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row6|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row6|div15|FS|ALT_INV_Bo~3_combout\ <= NOT \row6|div15|FS|Bo~3_combout\;
\row6|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row6|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row7|div20|FS|ALT_INV_Bo~0_combout\ <= NOT \row7|div20|FS|Bo~0_combout\;
\row5|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row5|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row6|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row6|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row6|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row6|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row6|div18|FS|ALT_INV_Bo~0_combout\ <= NOT \row6|div18|FS|Bo~0_combout\;
\row6|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row6|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row6|div20|FS|ALT_INV_Bo~3_combout\ <= NOT \row6|div20|FS|Bo~3_combout\;
\row6|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row6|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row7|div25|FS|ALT_INV_Bo~0_combout\ <= NOT \row7|div25|FS|Bo~0_combout\;
\row5|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row5|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row6|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row6|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row6|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row6|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row6|div23|FS|ALT_INV_Bo~0_combout\ <= NOT \row6|div23|FS|Bo~0_combout\;
\row6|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row6|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row6|div25|FS|ALT_INV_Bo~3_combout\ <= NOT \row6|div25|FS|Bo~3_combout\;
\row6|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row6|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row7|div30|FS|ALT_INV_Bo~0_combout\ <= NOT \row7|div30|FS|Bo~0_combout\;
\row5|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row5|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row6|div28|FS|ALT_INV_Bo~0_combout\ <= NOT \row6|div28|FS|Bo~0_combout\;
\row7|div6|FS|ALT_INV_Bo~0_combout\ <= NOT \row7|div6|FS|Bo~0_combout\;
\row7|div5|FS|ALT_INV_Bo~2_combout\ <= NOT \row7|div5|FS|Bo~2_combout\;
\row7|div5|FS|ALT_INV_Bo~1_combout\ <= NOT \row7|div5|FS|Bo~1_combout\;
\row7|div2|FS|ALT_INV_Bo~0_combout\ <= NOT \row7|div2|FS|Bo~0_combout\;
\REG_A|ALT_INV_q\(25) <= NOT \REG_A|q\(25);
\row6|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row6|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row6|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row6|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row7|div5|FS|ALT_INV_Bo~0_combout\ <= NOT \row7|div5|FS|Bo~0_combout\;
\row6|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row6|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row6|div3|FS|ALT_INV_Bo~0_combout\ <= NOT \row6|div3|FS|Bo~0_combout\;
\row5|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row5|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row6|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row6|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row6|div32|FS|ALT_INV_Bo~1_combout\ <= NOT \row6|div32|FS|Bo~1_combout\;
\row6|div32|FS|ALT_INV_Bo~0_combout\ <= NOT \row6|div32|FS|Bo~0_combout\;
\row6|div30|FS|ALT_INV_Bo~2_combout\ <= NOT \row6|div30|FS|Bo~2_combout\;
\row6|div30|FS|ALT_INV_Bo~1_combout\ <= NOT \row6|div30|FS|Bo~1_combout\;
\row6|div27|FS|ALT_INV_Bo~0_combout\ <= NOT \row6|div27|FS|Bo~0_combout\;
\row6|div25|FS|ALT_INV_Bo~2_combout\ <= NOT \row6|div25|FS|Bo~2_combout\;
\row6|div25|FS|ALT_INV_Bo~1_combout\ <= NOT \row6|div25|FS|Bo~1_combout\;
\row6|div22|FS|ALT_INV_Bo~0_combout\ <= NOT \row6|div22|FS|Bo~0_combout\;
\row6|div20|FS|ALT_INV_Bo~2_combout\ <= NOT \row6|div20|FS|Bo~2_combout\;
\row6|div20|FS|ALT_INV_Bo~1_combout\ <= NOT \row6|div20|FS|Bo~1_combout\;
\row6|div17|FS|ALT_INV_Bo~0_combout\ <= NOT \row6|div17|FS|Bo~0_combout\;
\row6|div15|FS|ALT_INV_Bo~2_combout\ <= NOT \row6|div15|FS|Bo~2_combout\;
\row6|div15|FS|ALT_INV_Bo~1_combout\ <= NOT \row6|div15|FS|Bo~1_combout\;
\row6|div12|FS|ALT_INV_Bo~0_combout\ <= NOT \row6|div12|FS|Bo~0_combout\;
\row6|div10|FS|ALT_INV_Bo~2_combout\ <= NOT \row6|div10|FS|Bo~2_combout\;
\row6|div10|FS|ALT_INV_Bo~1_combout\ <= NOT \row6|div10|FS|Bo~1_combout\;
\row6|div7|FS|ALT_INV_Bo~0_combout\ <= NOT \row6|div7|FS|Bo~0_combout\;
\row5|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row5|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row5|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row5|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row5|div6|FS|ALT_INV_Bo~0_combout\ <= NOT \row5|div6|FS|Bo~0_combout\;
\row5|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row5|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row5|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row5|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row6|div10|FS|ALT_INV_Bo~0_combout\ <= NOT \row6|div10|FS|Bo~0_combout\;
\row5|div8|FS|ALT_INV_Bo~0_combout\ <= NOT \row5|div8|FS|Bo~0_combout\;
\row5|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row5|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row5|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row5|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row4|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row4|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row5|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row5|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row5|div10|FS|ALT_INV_Bo~3_combout\ <= NOT \row5|div10|FS|Bo~3_combout\;
\row5|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row5|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row6|div15|FS|ALT_INV_Bo~0_combout\ <= NOT \row6|div15|FS|Bo~0_combout\;
\row4|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row4|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row5|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row5|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row5|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row5|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row5|div13|FS|ALT_INV_Bo~0_combout\ <= NOT \row5|div13|FS|Bo~0_combout\;
\row5|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row5|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row5|div15|FS|ALT_INV_Bo~3_combout\ <= NOT \row5|div15|FS|Bo~3_combout\;
\row5|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row5|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row6|div20|FS|ALT_INV_Bo~0_combout\ <= NOT \row6|div20|FS|Bo~0_combout\;
\row4|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row4|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row5|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row5|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row5|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row5|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row5|div18|FS|ALT_INV_Bo~0_combout\ <= NOT \row5|div18|FS|Bo~0_combout\;
\row5|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row5|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row5|div20|FS|ALT_INV_Bo~3_combout\ <= NOT \row5|div20|FS|Bo~3_combout\;
\row5|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row5|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row6|div25|FS|ALT_INV_Bo~0_combout\ <= NOT \row6|div25|FS|Bo~0_combout\;
\row4|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row4|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row5|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row5|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row5|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row5|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row5|div23|FS|ALT_INV_Bo~0_combout\ <= NOT \row5|div23|FS|Bo~0_combout\;
\row5|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row5|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row5|div25|FS|ALT_INV_Bo~3_combout\ <= NOT \row5|div25|FS|Bo~3_combout\;
\row5|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row5|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row6|div30|FS|ALT_INV_Bo~0_combout\ <= NOT \row6|div30|FS|Bo~0_combout\;
\row4|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row4|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row5|div28|FS|ALT_INV_Bo~0_combout\ <= NOT \row5|div28|FS|Bo~0_combout\;
\row6|div5|FS|ALT_INV_Bo~2_combout\ <= NOT \row6|div5|FS|Bo~2_combout\;
\row6|div5|FS|ALT_INV_Bo~1_combout\ <= NOT \row6|div5|FS|Bo~1_combout\;
\row9|div22|FS|ALT_INV_Bo~0_combout\ <= NOT \row9|div22|FS|Bo~0_combout\;
\row9|div20|FS|ALT_INV_Bo~2_combout\ <= NOT \row9|div20|FS|Bo~2_combout\;
\row9|div20|FS|ALT_INV_Bo~1_combout\ <= NOT \row9|div20|FS|Bo~1_combout\;
\row9|div17|FS|ALT_INV_Bo~0_combout\ <= NOT \row9|div17|FS|Bo~0_combout\;
\row9|div15|FS|ALT_INV_Bo~2_combout\ <= NOT \row9|div15|FS|Bo~2_combout\;
\row9|div15|FS|ALT_INV_Bo~1_combout\ <= NOT \row9|div15|FS|Bo~1_combout\;
\row9|div12|FS|ALT_INV_Bo~0_combout\ <= NOT \row9|div12|FS|Bo~0_combout\;
\row9|div10|FS|ALT_INV_Bo~2_combout\ <= NOT \row9|div10|FS|Bo~2_combout\;
\row9|div10|FS|ALT_INV_Bo~1_combout\ <= NOT \row9|div10|FS|Bo~1_combout\;
\row8|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row8|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row9|div10|FS|ALT_INV_Bo~0_combout\ <= NOT \row9|div10|FS|Bo~0_combout\;
\row8|div8|FS|ALT_INV_Bo~0_combout\ <= NOT \row8|div8|FS|Bo~0_combout\;
\row8|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row8|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row8|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row8|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row7|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row7|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row8|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row8|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row8|div10|FS|ALT_INV_Bo~3_combout\ <= NOT \row8|div10|FS|Bo~3_combout\;
\row8|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row8|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row9|div15|FS|ALT_INV_Bo~0_combout\ <= NOT \row9|div15|FS|Bo~0_combout\;
\row7|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row7|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row8|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row8|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row8|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row8|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row8|div13|FS|ALT_INV_Bo~0_combout\ <= NOT \row8|div13|FS|Bo~0_combout\;
\row8|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row8|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row8|div15|FS|ALT_INV_Bo~3_combout\ <= NOT \row8|div15|FS|Bo~3_combout\;
\row8|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row8|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row9|div20|FS|ALT_INV_Bo~0_combout\ <= NOT \row9|div20|FS|Bo~0_combout\;
\row7|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row7|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row8|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row8|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row8|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row8|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row8|div18|FS|ALT_INV_Bo~0_combout\ <= NOT \row8|div18|FS|Bo~0_combout\;
\row8|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row8|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row8|div20|FS|ALT_INV_Bo~3_combout\ <= NOT \row8|div20|FS|Bo~3_combout\;
\row8|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row8|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row9|div25|FS|ALT_INV_Bo~0_combout\ <= NOT \row9|div25|FS|Bo~0_combout\;
\row7|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row7|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row8|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row8|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row8|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row8|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row8|div23|FS|ALT_INV_Bo~0_combout\ <= NOT \row8|div23|FS|Bo~0_combout\;
\row8|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row8|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row8|div25|FS|ALT_INV_Bo~3_combout\ <= NOT \row8|div25|FS|Bo~3_combout\;
\row8|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row8|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row9|div30|FS|ALT_INV_Bo~0_combout\ <= NOT \row9|div30|FS|Bo~0_combout\;
\row7|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row7|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row8|div28|FS|ALT_INV_Bo~0_combout\ <= NOT \row8|div28|FS|Bo~0_combout\;
\row9|div8|FS|ALT_INV_Bo~0_combout\ <= NOT \row9|div8|FS|Bo~0_combout\;
\row9|div7|FS|ALT_INV_Bo~0_combout\ <= NOT \row9|div7|FS|Bo~0_combout\;
\row9|div5|FS|ALT_INV_Bo~2_combout\ <= NOT \row9|div5|FS|Bo~2_combout\;
\row9|div5|FS|ALT_INV_Bo~1_combout\ <= NOT \row9|div5|FS|Bo~1_combout\;
\row9|div2|FS|ALT_INV_Bo~0_combout\ <= NOT \row9|div2|FS|Bo~0_combout\;
\REG_A|ALT_INV_q\(23) <= NOT \REG_A|q\(23);
\row8|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row8|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row8|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row8|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row9|div5|FS|ALT_INV_Bo~0_combout\ <= NOT \row9|div5|FS|Bo~0_combout\;
\row8|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row8|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row8|div3|FS|ALT_INV_Bo~0_combout\ <= NOT \row8|div3|FS|Bo~0_combout\;
\row7|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row7|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row8|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row8|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row8|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row8|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row8|div6|FS|ALT_INV_Bo~0_combout\ <= NOT \row8|div6|FS|Bo~0_combout\;
\row8|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row8|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row8|div32|FS|ALT_INV_Bo~1_combout\ <= NOT \row8|div32|FS|Bo~1_combout\;
\row8|div32|FS|ALT_INV_Bo~0_combout\ <= NOT \row8|div32|FS|Bo~0_combout\;
\row8|div30|FS|ALT_INV_Bo~2_combout\ <= NOT \row8|div30|FS|Bo~2_combout\;
\row8|div30|FS|ALT_INV_Bo~1_combout\ <= NOT \row8|div30|FS|Bo~1_combout\;
\row8|div27|FS|ALT_INV_Bo~0_combout\ <= NOT \row8|div27|FS|Bo~0_combout\;
\row8|div25|FS|ALT_INV_Bo~2_combout\ <= NOT \row8|div25|FS|Bo~2_combout\;
\row8|div25|FS|ALT_INV_Bo~1_combout\ <= NOT \row8|div25|FS|Bo~1_combout\;
\row8|div22|FS|ALT_INV_Bo~0_combout\ <= NOT \row8|div22|FS|Bo~0_combout\;
\row8|div20|FS|ALT_INV_Bo~2_combout\ <= NOT \row8|div20|FS|Bo~2_combout\;
\row8|div20|FS|ALT_INV_Bo~1_combout\ <= NOT \row8|div20|FS|Bo~1_combout\;
\row8|div17|FS|ALT_INV_Bo~0_combout\ <= NOT \row8|div17|FS|Bo~0_combout\;
\row8|div15|FS|ALT_INV_Bo~2_combout\ <= NOT \row8|div15|FS|Bo~2_combout\;
\row8|div15|FS|ALT_INV_Bo~1_combout\ <= NOT \row8|div15|FS|Bo~1_combout\;
\row8|div12|FS|ALT_INV_Bo~0_combout\ <= NOT \row8|div12|FS|Bo~0_combout\;
\row8|div10|FS|ALT_INV_Bo~2_combout\ <= NOT \row8|div10|FS|Bo~2_combout\;
\row8|div10|FS|ALT_INV_Bo~1_combout\ <= NOT \row8|div10|FS|Bo~1_combout\;
\row7|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row7|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row7|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row7|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row8|div10|FS|ALT_INV_Bo~0_combout\ <= NOT \row8|div10|FS|Bo~0_combout\;
\row7|div8|FS|ALT_INV_Bo~0_combout\ <= NOT \row7|div8|FS|Bo~0_combout\;
\row7|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row7|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row7|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row7|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row6|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row6|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row7|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row7|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row7|div10|FS|ALT_INV_Bo~3_combout\ <= NOT \row7|div10|FS|Bo~3_combout\;
\row7|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row7|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row8|div15|FS|ALT_INV_Bo~0_combout\ <= NOT \row8|div15|FS|Bo~0_combout\;
\row6|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row6|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row7|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row7|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row7|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row7|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row7|div13|FS|ALT_INV_Bo~0_combout\ <= NOT \row7|div13|FS|Bo~0_combout\;
\row7|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row7|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row7|div15|FS|ALT_INV_Bo~3_combout\ <= NOT \row7|div15|FS|Bo~3_combout\;
\row7|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row7|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row8|div20|FS|ALT_INV_Bo~0_combout\ <= NOT \row8|div20|FS|Bo~0_combout\;
\row6|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row6|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row7|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row7|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row7|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row7|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row7|div18|FS|ALT_INV_Bo~0_combout\ <= NOT \row7|div18|FS|Bo~0_combout\;
\row7|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row7|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row7|div20|FS|ALT_INV_Bo~3_combout\ <= NOT \row7|div20|FS|Bo~3_combout\;
\row7|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row7|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row8|div25|FS|ALT_INV_Bo~0_combout\ <= NOT \row8|div25|FS|Bo~0_combout\;
\row6|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row6|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row7|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row7|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row7|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row7|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row7|div23|FS|ALT_INV_Bo~0_combout\ <= NOT \row7|div23|FS|Bo~0_combout\;
\row7|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row7|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row7|div25|FS|ALT_INV_Bo~3_combout\ <= NOT \row7|div25|FS|Bo~3_combout\;
\row7|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row7|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row8|div30|FS|ALT_INV_Bo~0_combout\ <= NOT \row8|div30|FS|Bo~0_combout\;
\row6|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row6|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row7|div28|FS|ALT_INV_Bo~0_combout\ <= NOT \row7|div28|FS|Bo~0_combout\;
\row8|div7|FS|ALT_INV_Bo~0_combout\ <= NOT \row8|div7|FS|Bo~0_combout\;
\row8|div5|FS|ALT_INV_Bo~2_combout\ <= NOT \row8|div5|FS|Bo~2_combout\;
\row8|div5|FS|ALT_INV_Bo~1_combout\ <= NOT \row8|div5|FS|Bo~1_combout\;
\row8|div2|FS|ALT_INV_Bo~0_combout\ <= NOT \row8|div2|FS|Bo~0_combout\;
\REG_A|ALT_INV_q\(24) <= NOT \REG_A|q\(24);
\row7|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row7|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row7|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row7|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row8|div5|FS|ALT_INV_Bo~0_combout\ <= NOT \row8|div5|FS|Bo~0_combout\;
\row7|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row7|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row7|div3|FS|ALT_INV_Bo~0_combout\ <= NOT \row7|div3|FS|Bo~0_combout\;
\row6|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row6|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row7|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row7|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row7|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row7|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row11|div12|FS|ALT_INV_Bo~0_combout\ <= NOT \row11|div12|FS|Bo~0_combout\;
\row10|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row10|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row10|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row10|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row10|div10|FS|ALT_INV_Bo~3_combout\ <= NOT \row10|div10|FS|Bo~3_combout\;
\row10|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row10|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row11|div15|FS|ALT_INV_Bo~0_combout\ <= NOT \row11|div15|FS|Bo~0_combout\;
\row10|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row10|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row9|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row9|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row10|div13|FS|ALT_INV_Bo~0_combout\ <= NOT \row10|div13|FS|Bo~0_combout\;
\row10|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row10|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row10|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row10|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row10|div15|FS|ALT_INV_Bo~3_combout\ <= NOT \row10|div15|FS|Bo~3_combout\;
\row10|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row10|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row11|div20|FS|ALT_INV_Bo~0_combout\ <= NOT \row11|div20|FS|Bo~0_combout\;
\row10|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row10|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row9|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row9|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row10|div18|FS|ALT_INV_Bo~0_combout\ <= NOT \row10|div18|FS|Bo~0_combout\;
\row10|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row10|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row10|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row10|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row10|div20|FS|ALT_INV_Bo~3_combout\ <= NOT \row10|div20|FS|Bo~3_combout\;
\row10|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row10|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row11|div25|FS|ALT_INV_Bo~0_combout\ <= NOT \row11|div25|FS|Bo~0_combout\;
\row10|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row10|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row9|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row9|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row10|div23|FS|ALT_INV_Bo~0_combout\ <= NOT \row10|div23|FS|Bo~0_combout\;
\row10|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row10|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row10|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row10|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row10|div25|FS|ALT_INV_Bo~3_combout\ <= NOT \row10|div25|FS|Bo~3_combout\;
\row10|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row10|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row11|div30|FS|ALT_INV_Bo~0_combout\ <= NOT \row11|div30|FS|Bo~0_combout\;
\row10|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row10|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row9|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row9|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row10|div28|FS|ALT_INV_Bo~0_combout\ <= NOT \row10|div28|FS|Bo~0_combout\;
\row11|div10|FS|ALT_INV_Bo~2_combout\ <= NOT \row11|div10|FS|Bo~2_combout\;
\row11|div10|FS|ALT_INV_Bo~1_combout\ <= NOT \row11|div10|FS|Bo~1_combout\;
\row11|div7|FS|ALT_INV_Bo~0_combout\ <= NOT \row11|div7|FS|Bo~0_combout\;
\row11|div5|FS|ALT_INV_Bo~2_combout\ <= NOT \row11|div5|FS|Bo~2_combout\;
\row11|div5|FS|ALT_INV_Bo~1_combout\ <= NOT \row11|div5|FS|Bo~1_combout\;
\row11|div2|FS|ALT_INV_Bo~0_combout\ <= NOT \row11|div2|FS|Bo~0_combout\;
\row10|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row10|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row10|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row10|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\REG_A|ALT_INV_q\(21) <= NOT \REG_A|q\(21);
\row10|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row10|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row11|div5|FS|ALT_INV_Bo~0_combout\ <= NOT \row11|div5|FS|Bo~0_combout\;
\row10|div3|FS|ALT_INV_Bo~0_combout\ <= NOT \row10|div3|FS|Bo~0_combout\;
\row10|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row10|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row10|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row10|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row9|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row9|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row10|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row10|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row10|div6|FS|ALT_INV_Bo~0_combout\ <= NOT \row10|div6|FS|Bo~0_combout\;
\row11|div10|FS|ALT_INV_Bo~0_combout\ <= NOT \row11|div10|FS|Bo~0_combout\;
\row10|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row10|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row10|div32|FS|ALT_INV_Bo~1_combout\ <= NOT \row10|div32|FS|Bo~1_combout\;
\row10|div32|FS|ALT_INV_Bo~0_combout\ <= NOT \row10|div32|FS|Bo~0_combout\;
\row10|div30|FS|ALT_INV_Bo~2_combout\ <= NOT \row10|div30|FS|Bo~2_combout\;
\row10|div30|FS|ALT_INV_Bo~1_combout\ <= NOT \row10|div30|FS|Bo~1_combout\;
\row10|div27|FS|ALT_INV_Bo~0_combout\ <= NOT \row10|div27|FS|Bo~0_combout\;
\row10|div25|FS|ALT_INV_Bo~2_combout\ <= NOT \row10|div25|FS|Bo~2_combout\;
\row10|div25|FS|ALT_INV_Bo~1_combout\ <= NOT \row10|div25|FS|Bo~1_combout\;
\row10|div22|FS|ALT_INV_Bo~0_combout\ <= NOT \row10|div22|FS|Bo~0_combout\;
\row10|div20|FS|ALT_INV_Bo~2_combout\ <= NOT \row10|div20|FS|Bo~2_combout\;
\row10|div20|FS|ALT_INV_Bo~1_combout\ <= NOT \row10|div20|FS|Bo~1_combout\;
\row10|div17|FS|ALT_INV_Bo~0_combout\ <= NOT \row10|div17|FS|Bo~0_combout\;
\row10|div15|FS|ALT_INV_Bo~2_combout\ <= NOT \row10|div15|FS|Bo~2_combout\;
\row10|div15|FS|ALT_INV_Bo~1_combout\ <= NOT \row10|div15|FS|Bo~1_combout\;
\row10|div12|FS|ALT_INV_Bo~0_combout\ <= NOT \row10|div12|FS|Bo~0_combout\;
\row10|div10|FS|ALT_INV_Bo~2_combout\ <= NOT \row10|div10|FS|Bo~2_combout\;
\row10|div10|FS|ALT_INV_Bo~1_combout\ <= NOT \row10|div10|FS|Bo~1_combout\;
\row9|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row9|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row10|div10|FS|ALT_INV_Bo~0_combout\ <= NOT \row10|div10|FS|Bo~0_combout\;
\row9|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row9|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row9|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row9|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row8|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row8|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row9|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row9|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row9|div10|FS|ALT_INV_Bo~3_combout\ <= NOT \row9|div10|FS|Bo~3_combout\;
\row9|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row9|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row10|div15|FS|ALT_INV_Bo~0_combout\ <= NOT \row10|div15|FS|Bo~0_combout\;
\row8|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row8|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row9|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row9|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row9|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row9|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row9|div13|FS|ALT_INV_Bo~0_combout\ <= NOT \row9|div13|FS|Bo~0_combout\;
\row9|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row9|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row9|div15|FS|ALT_INV_Bo~3_combout\ <= NOT \row9|div15|FS|Bo~3_combout\;
\row9|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row9|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row10|div20|FS|ALT_INV_Bo~0_combout\ <= NOT \row10|div20|FS|Bo~0_combout\;
\row8|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row8|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row9|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row9|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row9|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row9|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row9|div18|FS|ALT_INV_Bo~0_combout\ <= NOT \row9|div18|FS|Bo~0_combout\;
\row9|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row9|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row9|div20|FS|ALT_INV_Bo~3_combout\ <= NOT \row9|div20|FS|Bo~3_combout\;
\row9|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row9|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row10|div25|FS|ALT_INV_Bo~0_combout\ <= NOT \row10|div25|FS|Bo~0_combout\;
\row8|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row8|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row9|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row9|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row9|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row9|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row9|div23|FS|ALT_INV_Bo~0_combout\ <= NOT \row9|div23|FS|Bo~0_combout\;
\row9|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row9|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row9|div25|FS|ALT_INV_Bo~3_combout\ <= NOT \row9|div25|FS|Bo~3_combout\;
\row9|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row9|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row10|div30|FS|ALT_INV_Bo~0_combout\ <= NOT \row10|div30|FS|Bo~0_combout\;
\row8|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row8|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row9|div28|FS|ALT_INV_Bo~0_combout\ <= NOT \row9|div28|FS|Bo~0_combout\;
\row10|div8|FS|ALT_INV_Bo~0_combout\ <= NOT \row10|div8|FS|Bo~0_combout\;
\row10|div7|FS|ALT_INV_Bo~0_combout\ <= NOT \row10|div7|FS|Bo~0_combout\;
\row10|div5|FS|ALT_INV_Bo~2_combout\ <= NOT \row10|div5|FS|Bo~2_combout\;
\row10|div5|FS|ALT_INV_Bo~1_combout\ <= NOT \row10|div5|FS|Bo~1_combout\;
\row10|div2|FS|ALT_INV_Bo~0_combout\ <= NOT \row10|div2|FS|Bo~0_combout\;
\REG_A|ALT_INV_q\(22) <= NOT \REG_A|q\(22);
\row9|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row9|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row9|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row9|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row10|div5|FS|ALT_INV_Bo~0_combout\ <= NOT \row10|div5|FS|Bo~0_combout\;
\row9|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row9|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row9|div3|FS|ALT_INV_Bo~0_combout\ <= NOT \row9|div3|FS|Bo~0_combout\;
\row8|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row8|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row9|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row9|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row9|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row9|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row9|div6|FS|ALT_INV_Bo~0_combout\ <= NOT \row9|div6|FS|Bo~0_combout\;
\row9|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row9|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row9|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row9|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row9|div32|FS|ALT_INV_Bo~1_combout\ <= NOT \row9|div32|FS|Bo~1_combout\;
\row9|div32|FS|ALT_INV_Bo~0_combout\ <= NOT \row9|div32|FS|Bo~0_combout\;
\row9|div30|FS|ALT_INV_Bo~2_combout\ <= NOT \row9|div30|FS|Bo~2_combout\;
\row9|div30|FS|ALT_INV_Bo~1_combout\ <= NOT \row9|div30|FS|Bo~1_combout\;
\row9|div27|FS|ALT_INV_Bo~0_combout\ <= NOT \row9|div27|FS|Bo~0_combout\;
\row9|div25|FS|ALT_INV_Bo~2_combout\ <= NOT \row9|div25|FS|Bo~2_combout\;
\row9|div25|FS|ALT_INV_Bo~1_combout\ <= NOT \row9|div25|FS|Bo~1_combout\;
\row12|div15|FS|ALT_INV_Bo~3_combout\ <= NOT \row12|div15|FS|Bo~3_combout\;
\row12|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row12|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row13|div20|FS|ALT_INV_Bo~0_combout\ <= NOT \row13|div20|FS|Bo~0_combout\;
\row12|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row12|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row12|div18|FS|ALT_INV_Bo~0_combout\ <= NOT \row12|div18|FS|Bo~0_combout\;
\row11|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row11|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row12|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row12|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row12|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row12|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row12|div20|FS|ALT_INV_Bo~3_combout\ <= NOT \row12|div20|FS|Bo~3_combout\;
\row12|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row12|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row13|div25|FS|ALT_INV_Bo~0_combout\ <= NOT \row13|div25|FS|Bo~0_combout\;
\row12|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row12|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row12|div23|FS|ALT_INV_Bo~0_combout\ <= NOT \row12|div23|FS|Bo~0_combout\;
\row11|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row11|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row12|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row12|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row12|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row12|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row12|div25|FS|ALT_INV_Bo~3_combout\ <= NOT \row12|div25|FS|Bo~3_combout\;
\row12|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row12|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row13|div30|FS|ALT_INV_Bo~0_combout\ <= NOT \row13|div30|FS|Bo~0_combout\;
\row12|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row12|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row12|div28|FS|ALT_INV_Bo~0_combout\ <= NOT \row12|div28|FS|Bo~0_combout\;
\row11|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row11|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row13|div12|FS|ALT_INV_Bo~0_combout\ <= NOT \row13|div12|FS|Bo~0_combout\;
\row13|div10|FS|ALT_INV_Bo~2_combout\ <= NOT \row13|div10|FS|Bo~2_combout\;
\row13|div10|FS|ALT_INV_Bo~1_combout\ <= NOT \row13|div10|FS|Bo~1_combout\;
\row13|div7|FS|ALT_INV_Bo~0_combout\ <= NOT \row13|div7|FS|Bo~0_combout\;
\row13|div5|FS|ALT_INV_Bo~2_combout\ <= NOT \row13|div5|FS|Bo~2_combout\;
\row13|div5|FS|ALT_INV_Bo~1_combout\ <= NOT \row13|div5|FS|Bo~1_combout\;
\row13|div2|FS|ALT_INV_Bo~0_combout\ <= NOT \row13|div2|FS|Bo~0_combout\;
\row12|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row12|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row12|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row12|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\REG_A|ALT_INV_q\(19) <= NOT \REG_A|q\(19);
\row12|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row12|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row13|div5|FS|ALT_INV_Bo~0_combout\ <= NOT \row13|div5|FS|Bo~0_combout\;
\row11|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row11|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row12|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row12|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row12|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row12|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row12|div3|FS|ALT_INV_Bo~0_combout\ <= NOT \row12|div3|FS|Bo~0_combout\;
\row12|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row12|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row12|div6|FS|ALT_INV_Bo~0_combout\ <= NOT \row12|div6|FS|Bo~0_combout\;
\row13|div10|FS|ALT_INV_Bo~0_combout\ <= NOT \row13|div10|FS|Bo~0_combout\;
\row12|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row12|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row11|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row11|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row12|div8|FS|ALT_INV_Bo~0_combout\ <= NOT \row12|div8|FS|Bo~0_combout\;
\row12|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row12|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row12|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row12|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row12|div32|FS|ALT_INV_Bo~1_combout\ <= NOT \row12|div32|FS|Bo~1_combout\;
\row12|div32|FS|ALT_INV_Bo~0_combout\ <= NOT \row12|div32|FS|Bo~0_combout\;
\row12|div30|FS|ALT_INV_Bo~2_combout\ <= NOT \row12|div30|FS|Bo~2_combout\;
\row12|div30|FS|ALT_INV_Bo~1_combout\ <= NOT \row12|div30|FS|Bo~1_combout\;
\row12|div27|FS|ALT_INV_Bo~0_combout\ <= NOT \row12|div27|FS|Bo~0_combout\;
\row12|div25|FS|ALT_INV_Bo~2_combout\ <= NOT \row12|div25|FS|Bo~2_combout\;
\row12|div25|FS|ALT_INV_Bo~1_combout\ <= NOT \row12|div25|FS|Bo~1_combout\;
\row12|div22|FS|ALT_INV_Bo~0_combout\ <= NOT \row12|div22|FS|Bo~0_combout\;
\row12|div20|FS|ALT_INV_Bo~2_combout\ <= NOT \row12|div20|FS|Bo~2_combout\;
\row12|div20|FS|ALT_INV_Bo~1_combout\ <= NOT \row12|div20|FS|Bo~1_combout\;
\row12|div17|FS|ALT_INV_Bo~0_combout\ <= NOT \row12|div17|FS|Bo~0_combout\;
\row12|div15|FS|ALT_INV_Bo~2_combout\ <= NOT \row12|div15|FS|Bo~2_combout\;
\row12|div15|FS|ALT_INV_Bo~1_combout\ <= NOT \row12|div15|FS|Bo~1_combout\;
\row12|div12|FS|ALT_INV_Bo~0_combout\ <= NOT \row12|div12|FS|Bo~0_combout\;
\row11|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row11|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row11|div11|FS|ALT_INV_Bo~0_combout\ <= NOT \row11|div11|FS|Bo~0_combout\;
\row11|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row11|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row12|div15|FS|ALT_INV_Bo~0_combout\ <= NOT \row12|div15|FS|Bo~0_combout\;
\row11|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row11|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row11|div13|FS|ALT_INV_Bo~0_combout\ <= NOT \row11|div13|FS|Bo~0_combout\;
\row10|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row10|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row11|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row11|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row11|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row11|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row11|div15|FS|ALT_INV_Bo~3_combout\ <= NOT \row11|div15|FS|Bo~3_combout\;
\row11|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row11|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row12|div20|FS|ALT_INV_Bo~0_combout\ <= NOT \row12|div20|FS|Bo~0_combout\;
\row11|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row11|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row11|div18|FS|ALT_INV_Bo~0_combout\ <= NOT \row11|div18|FS|Bo~0_combout\;
\row10|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row10|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row11|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row11|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row11|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row11|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row11|div20|FS|ALT_INV_Bo~3_combout\ <= NOT \row11|div20|FS|Bo~3_combout\;
\row11|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row11|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row12|div25|FS|ALT_INV_Bo~0_combout\ <= NOT \row12|div25|FS|Bo~0_combout\;
\row11|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row11|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row11|div23|FS|ALT_INV_Bo~0_combout\ <= NOT \row11|div23|FS|Bo~0_combout\;
\row10|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row10|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row11|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row11|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row11|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row11|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row11|div25|FS|ALT_INV_Bo~3_combout\ <= NOT \row11|div25|FS|Bo~3_combout\;
\row11|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row11|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row12|div30|FS|ALT_INV_Bo~0_combout\ <= NOT \row12|div30|FS|Bo~0_combout\;
\row11|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row11|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row11|div28|FS|ALT_INV_Bo~0_combout\ <= NOT \row11|div28|FS|Bo~0_combout\;
\row10|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row10|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row12|div11|FS|ALT_INV_Bo~0_combout\ <= NOT \row12|div11|FS|Bo~0_combout\;
\row12|div10|FS|ALT_INV_Bo~2_combout\ <= NOT \row12|div10|FS|Bo~2_combout\;
\row12|div10|FS|ALT_INV_Bo~1_combout\ <= NOT \row12|div10|FS|Bo~1_combout\;
\row12|div7|FS|ALT_INV_Bo~0_combout\ <= NOT \row12|div7|FS|Bo~0_combout\;
\row12|div5|FS|ALT_INV_Bo~2_combout\ <= NOT \row12|div5|FS|Bo~2_combout\;
\row12|div5|FS|ALT_INV_Bo~1_combout\ <= NOT \row12|div5|FS|Bo~1_combout\;
\row12|div2|FS|ALT_INV_Bo~0_combout\ <= NOT \row12|div2|FS|Bo~0_combout\;
\row11|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row11|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row11|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row11|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\REG_A|ALT_INV_q\(20) <= NOT \REG_A|q\(20);
\row11|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row11|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row12|div5|FS|ALT_INV_Bo~0_combout\ <= NOT \row12|div5|FS|Bo~0_combout\;
\row10|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row10|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row11|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row11|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row11|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row11|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row11|div3|FS|ALT_INV_Bo~0_combout\ <= NOT \row11|div3|FS|Bo~0_combout\;
\row11|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row11|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row11|div6|FS|ALT_INV_Bo~0_combout\ <= NOT \row11|div6|FS|Bo~0_combout\;
\row12|div10|FS|ALT_INV_Bo~0_combout\ <= NOT \row12|div10|FS|Bo~0_combout\;
\row11|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row11|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row10|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row10|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row11|div8|FS|ALT_INV_Bo~0_combout\ <= NOT \row11|div8|FS|Bo~0_combout\;
\row11|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row11|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row11|div32|FS|ALT_INV_Bo~1_combout\ <= NOT \row11|div32|FS|Bo~1_combout\;
\row11|div32|FS|ALT_INV_Bo~0_combout\ <= NOT \row11|div32|FS|Bo~0_combout\;
\row11|div30|FS|ALT_INV_Bo~2_combout\ <= NOT \row11|div30|FS|Bo~2_combout\;
\row11|div30|FS|ALT_INV_Bo~1_combout\ <= NOT \row11|div30|FS|Bo~1_combout\;
\row11|div27|FS|ALT_INV_Bo~0_combout\ <= NOT \row11|div27|FS|Bo~0_combout\;
\row11|div25|FS|ALT_INV_Bo~2_combout\ <= NOT \row11|div25|FS|Bo~2_combout\;
\row11|div25|FS|ALT_INV_Bo~1_combout\ <= NOT \row11|div25|FS|Bo~1_combout\;
\row11|div22|FS|ALT_INV_Bo~0_combout\ <= NOT \row11|div22|FS|Bo~0_combout\;
\row11|div20|FS|ALT_INV_Bo~2_combout\ <= NOT \row11|div20|FS|Bo~2_combout\;
\row11|div20|FS|ALT_INV_Bo~1_combout\ <= NOT \row11|div20|FS|Bo~1_combout\;
\row11|div17|FS|ALT_INV_Bo~0_combout\ <= NOT \row11|div17|FS|Bo~0_combout\;
\row11|div15|FS|ALT_INV_Bo~2_combout\ <= NOT \row11|div15|FS|Bo~2_combout\;
\row11|div15|FS|ALT_INV_Bo~1_combout\ <= NOT \row11|div15|FS|Bo~1_combout\;
\row14|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row14|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row14|div23|FS|ALT_INV_Bo~0_combout\ <= NOT \row14|div23|FS|Bo~0_combout\;
\row13|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row13|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row14|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row14|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row14|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row14|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row14|div25|FS|ALT_INV_Bo~3_combout\ <= NOT \row14|div25|FS|Bo~3_combout\;
\row14|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row14|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row15|div30|FS|ALT_INV_Bo~0_combout\ <= NOT \row15|div30|FS|Bo~0_combout\;
\row14|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row14|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row14|div28|FS|ALT_INV_Bo~0_combout\ <= NOT \row14|div28|FS|Bo~0_combout\;
\row13|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row13|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row15|div13|FS|ALT_INV_Bo~0_combout\ <= NOT \row15|div13|FS|Bo~0_combout\;
\row15|div12|FS|ALT_INV_Bo~0_combout\ <= NOT \row15|div12|FS|Bo~0_combout\;
\row15|div10|FS|ALT_INV_Bo~2_combout\ <= NOT \row15|div10|FS|Bo~2_combout\;
\row15|div10|FS|ALT_INV_Bo~1_combout\ <= NOT \row15|div10|FS|Bo~1_combout\;
\row15|div7|FS|ALT_INV_Bo~0_combout\ <= NOT \row15|div7|FS|Bo~0_combout\;
\row15|div5|FS|ALT_INV_Bo~2_combout\ <= NOT \row15|div5|FS|Bo~2_combout\;
\row15|div5|FS|ALT_INV_Bo~1_combout\ <= NOT \row15|div5|FS|Bo~1_combout\;
\row15|div2|FS|ALT_INV_Bo~0_combout\ <= NOT \row15|div2|FS|Bo~0_combout\;
\row14|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row14|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row14|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row14|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\REG_A|ALT_INV_q\(17) <= NOT \REG_A|q\(17);
\row14|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row14|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row15|div5|FS|ALT_INV_Bo~0_combout\ <= NOT \row15|div5|FS|Bo~0_combout\;
\row13|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row13|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row14|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row14|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row14|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row14|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row14|div3|FS|ALT_INV_Bo~0_combout\ <= NOT \row14|div3|FS|Bo~0_combout\;
\row14|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row14|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row14|div6|FS|ALT_INV_Bo~0_combout\ <= NOT \row14|div6|FS|Bo~0_combout\;
\row15|div10|FS|ALT_INV_Bo~0_combout\ <= NOT \row15|div10|FS|Bo~0_combout\;
\row14|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row14|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row13|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row13|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row14|div8|FS|ALT_INV_Bo~0_combout\ <= NOT \row14|div8|FS|Bo~0_combout\;
\row14|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row14|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row14|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row14|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row14|div10|FS|ALT_INV_Bo~3_combout\ <= NOT \row14|div10|FS|Bo~3_combout\;
\row14|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row14|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row14|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row14|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row14|div32|FS|ALT_INV_Bo~1_combout\ <= NOT \row14|div32|FS|Bo~1_combout\;
\row14|div32|FS|ALT_INV_Bo~0_combout\ <= NOT \row14|div32|FS|Bo~0_combout\;
\row14|div30|FS|ALT_INV_Bo~2_combout\ <= NOT \row14|div30|FS|Bo~2_combout\;
\row14|div30|FS|ALT_INV_Bo~1_combout\ <= NOT \row14|div30|FS|Bo~1_combout\;
\row14|div27|FS|ALT_INV_Bo~0_combout\ <= NOT \row14|div27|FS|Bo~0_combout\;
\row14|div25|FS|ALT_INV_Bo~2_combout\ <= NOT \row14|div25|FS|Bo~2_combout\;
\row14|div25|FS|ALT_INV_Bo~1_combout\ <= NOT \row14|div25|FS|Bo~1_combout\;
\row14|div22|FS|ALT_INV_Bo~0_combout\ <= NOT \row14|div22|FS|Bo~0_combout\;
\row14|div20|FS|ALT_INV_Bo~2_combout\ <= NOT \row14|div20|FS|Bo~2_combout\;
\row14|div20|FS|ALT_INV_Bo~1_combout\ <= NOT \row14|div20|FS|Bo~1_combout\;
\row14|div17|FS|ALT_INV_Bo~0_combout\ <= NOT \row14|div17|FS|Bo~0_combout\;
\row14|div15|FS|ALT_INV_Bo~2_combout\ <= NOT \row14|div15|FS|Bo~2_combout\;
\row14|div15|FS|ALT_INV_Bo~1_combout\ <= NOT \row14|div15|FS|Bo~1_combout\;
\row14|div15|FS|ALT_INV_Bo~0_combout\ <= NOT \row14|div15|FS|Bo~0_combout\;
\row13|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row13|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row13|div13|FS|ALT_INV_Bo~0_combout\ <= NOT \row13|div13|FS|Bo~0_combout\;
\row12|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row12|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row13|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row13|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row13|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row13|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row13|div15|FS|ALT_INV_Bo~3_combout\ <= NOT \row13|div15|FS|Bo~3_combout\;
\row13|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row13|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row14|div20|FS|ALT_INV_Bo~0_combout\ <= NOT \row14|div20|FS|Bo~0_combout\;
\row13|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row13|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row13|div18|FS|ALT_INV_Bo~0_combout\ <= NOT \row13|div18|FS|Bo~0_combout\;
\row12|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row12|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row13|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row13|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row13|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row13|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row13|div20|FS|ALT_INV_Bo~3_combout\ <= NOT \row13|div20|FS|Bo~3_combout\;
\row13|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row13|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row14|div25|FS|ALT_INV_Bo~0_combout\ <= NOT \row14|div25|FS|Bo~0_combout\;
\row13|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row13|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row13|div23|FS|ALT_INV_Bo~0_combout\ <= NOT \row13|div23|FS|Bo~0_combout\;
\row12|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row12|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row13|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row13|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row13|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row13|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row13|div25|FS|ALT_INV_Bo~3_combout\ <= NOT \row13|div25|FS|Bo~3_combout\;
\row13|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row13|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row14|div30|FS|ALT_INV_Bo~0_combout\ <= NOT \row14|div30|FS|Bo~0_combout\;
\row13|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row13|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row13|div28|FS|ALT_INV_Bo~0_combout\ <= NOT \row13|div28|FS|Bo~0_combout\;
\row12|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row12|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row14|div13|FS|ALT_INV_Bo~0_combout\ <= NOT \row14|div13|FS|Bo~0_combout\;
\row14|div12|FS|ALT_INV_Bo~0_combout\ <= NOT \row14|div12|FS|Bo~0_combout\;
\row14|div10|FS|ALT_INV_Bo~2_combout\ <= NOT \row14|div10|FS|Bo~2_combout\;
\row14|div10|FS|ALT_INV_Bo~1_combout\ <= NOT \row14|div10|FS|Bo~1_combout\;
\row14|div7|FS|ALT_INV_Bo~0_combout\ <= NOT \row14|div7|FS|Bo~0_combout\;
\row14|div5|FS|ALT_INV_Bo~2_combout\ <= NOT \row14|div5|FS|Bo~2_combout\;
\row14|div5|FS|ALT_INV_Bo~1_combout\ <= NOT \row14|div5|FS|Bo~1_combout\;
\row14|div2|FS|ALT_INV_Bo~0_combout\ <= NOT \row14|div2|FS|Bo~0_combout\;
\row13|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row13|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row13|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row13|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\REG_A|ALT_INV_q\(18) <= NOT \REG_A|q\(18);
\row13|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row13|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row14|div5|FS|ALT_INV_Bo~0_combout\ <= NOT \row14|div5|FS|Bo~0_combout\;
\row12|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row12|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row13|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row13|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row13|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row13|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row13|div3|FS|ALT_INV_Bo~0_combout\ <= NOT \row13|div3|FS|Bo~0_combout\;
\row13|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row13|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row13|div6|FS|ALT_INV_Bo~0_combout\ <= NOT \row13|div6|FS|Bo~0_combout\;
\row14|div10|FS|ALT_INV_Bo~0_combout\ <= NOT \row14|div10|FS|Bo~0_combout\;
\row13|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row13|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row12|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row12|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row13|div8|FS|ALT_INV_Bo~0_combout\ <= NOT \row13|div8|FS|Bo~0_combout\;
\row13|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row13|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row13|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row13|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row13|div10|FS|ALT_INV_Bo~3_combout\ <= NOT \row13|div10|FS|Bo~3_combout\;
\row13|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row13|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row13|div32|FS|ALT_INV_Bo~1_combout\ <= NOT \row13|div32|FS|Bo~1_combout\;
\row13|div32|FS|ALT_INV_Bo~0_combout\ <= NOT \row13|div32|FS|Bo~0_combout\;
\row13|div30|FS|ALT_INV_Bo~2_combout\ <= NOT \row13|div30|FS|Bo~2_combout\;
\row13|div30|FS|ALT_INV_Bo~1_combout\ <= NOT \row13|div30|FS|Bo~1_combout\;
\row13|div27|FS|ALT_INV_Bo~0_combout\ <= NOT \row13|div27|FS|Bo~0_combout\;
\row13|div25|FS|ALT_INV_Bo~2_combout\ <= NOT \row13|div25|FS|Bo~2_combout\;
\row13|div25|FS|ALT_INV_Bo~1_combout\ <= NOT \row13|div25|FS|Bo~1_combout\;
\row13|div22|FS|ALT_INV_Bo~0_combout\ <= NOT \row13|div22|FS|Bo~0_combout\;
\row13|div20|FS|ALT_INV_Bo~2_combout\ <= NOT \row13|div20|FS|Bo~2_combout\;
\row13|div20|FS|ALT_INV_Bo~1_combout\ <= NOT \row13|div20|FS|Bo~1_combout\;
\row13|div17|FS|ALT_INV_Bo~0_combout\ <= NOT \row13|div17|FS|Bo~0_combout\;
\row13|div15|FS|ALT_INV_Bo~2_combout\ <= NOT \row13|div15|FS|Bo~2_combout\;
\row13|div15|FS|ALT_INV_Bo~1_combout\ <= NOT \row13|div15|FS|Bo~1_combout\;
\row12|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row12|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row13|div15|FS|ALT_INV_Bo~0_combout\ <= NOT \row13|div15|FS|Bo~0_combout\;
\row12|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row12|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row12|div13|FS|ALT_INV_Bo~0_combout\ <= NOT \row12|div13|FS|Bo~0_combout\;
\row11|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row11|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row12|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row12|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row12|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row12|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row17|div15|FS|ALT_INV_Bo~2_combout\ <= NOT \row17|div15|FS|Bo~2_combout\;
\row17|div15|FS|ALT_INV_Bo~1_combout\ <= NOT \row17|div15|FS|Bo~1_combout\;
\row17|div12|FS|ALT_INV_Bo~0_combout\ <= NOT \row17|div12|FS|Bo~0_combout\;
\row17|div10|FS|ALT_INV_Bo~2_combout\ <= NOT \row17|div10|FS|Bo~2_combout\;
\row17|div10|FS|ALT_INV_Bo~1_combout\ <= NOT \row17|div10|FS|Bo~1_combout\;
\row17|div7|FS|ALT_INV_Bo~0_combout\ <= NOT \row17|div7|FS|Bo~0_combout\;
\row17|div5|FS|ALT_INV_Bo~2_combout\ <= NOT \row17|div5|FS|Bo~2_combout\;
\row17|div5|FS|ALT_INV_Bo~1_combout\ <= NOT \row17|div5|FS|Bo~1_combout\;
\row17|div2|FS|ALT_INV_Bo~0_combout\ <= NOT \row17|div2|FS|Bo~0_combout\;
\row16|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row16|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row16|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row16|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\REG_A|ALT_INV_q\(15) <= NOT \REG_A|q\(15);
\row16|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row16|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row17|div5|FS|ALT_INV_Bo~0_combout\ <= NOT \row17|div5|FS|Bo~0_combout\;
\row15|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row15|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row16|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row16|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row16|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row16|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row16|div3|FS|ALT_INV_Bo~0_combout\ <= NOT \row16|div3|FS|Bo~0_combout\;
\row16|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row16|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row16|div6|FS|ALT_INV_Bo~0_combout\ <= NOT \row16|div6|FS|Bo~0_combout\;
\row17|div10|FS|ALT_INV_Bo~0_combout\ <= NOT \row17|div10|FS|Bo~0_combout\;
\row16|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row16|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row15|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row15|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row16|div8|FS|ALT_INV_Bo~0_combout\ <= NOT \row16|div8|FS|Bo~0_combout\;
\row16|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row16|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row16|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row16|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row16|div10|FS|ALT_INV_Bo~3_combout\ <= NOT \row16|div10|FS|Bo~3_combout\;
\row16|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row16|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row17|div15|FS|ALT_INV_Bo~0_combout\ <= NOT \row17|div15|FS|Bo~0_combout\;
\row16|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row16|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row16|div13|FS|ALT_INV_Bo~0_combout\ <= NOT \row16|div13|FS|Bo~0_combout\;
\row15|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row15|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row16|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row16|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row16|div32|FS|ALT_INV_Bo~1_combout\ <= NOT \row16|div32|FS|Bo~1_combout\;
\row16|div32|FS|ALT_INV_Bo~0_combout\ <= NOT \row16|div32|FS|Bo~0_combout\;
\row16|div30|FS|ALT_INV_Bo~2_combout\ <= NOT \row16|div30|FS|Bo~2_combout\;
\row16|div30|FS|ALT_INV_Bo~1_combout\ <= NOT \row16|div30|FS|Bo~1_combout\;
\row16|div27|FS|ALT_INV_Bo~0_combout\ <= NOT \row16|div27|FS|Bo~0_combout\;
\row16|div25|FS|ALT_INV_Bo~2_combout\ <= NOT \row16|div25|FS|Bo~2_combout\;
\row16|div25|FS|ALT_INV_Bo~1_combout\ <= NOT \row16|div25|FS|Bo~1_combout\;
\row16|div22|FS|ALT_INV_Bo~0_combout\ <= NOT \row16|div22|FS|Bo~0_combout\;
\row16|div20|FS|ALT_INV_Bo~2_combout\ <= NOT \row16|div20|FS|Bo~2_combout\;
\row16|div20|FS|ALT_INV_Bo~1_combout\ <= NOT \row16|div20|FS|Bo~1_combout\;
\row16|div17|FS|ALT_INV_Bo~0_combout\ <= NOT \row16|div17|FS|Bo~0_combout\;
\row15|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row15|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row15|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row15|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row15|div15|FS|ALT_INV_Bo~3_combout\ <= NOT \row15|div15|FS|Bo~3_combout\;
\row15|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row15|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row16|div20|FS|ALT_INV_Bo~0_combout\ <= NOT \row16|div20|FS|Bo~0_combout\;
\row15|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row15|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row15|div18|FS|ALT_INV_Bo~0_combout\ <= NOT \row15|div18|FS|Bo~0_combout\;
\row14|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row14|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row15|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row15|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row15|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row15|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row15|div20|FS|ALT_INV_Bo~3_combout\ <= NOT \row15|div20|FS|Bo~3_combout\;
\row15|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row15|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row16|div25|FS|ALT_INV_Bo~0_combout\ <= NOT \row16|div25|FS|Bo~0_combout\;
\row15|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row15|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row15|div23|FS|ALT_INV_Bo~0_combout\ <= NOT \row15|div23|FS|Bo~0_combout\;
\row14|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row14|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row15|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row15|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row15|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row15|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row15|div25|FS|ALT_INV_Bo~3_combout\ <= NOT \row15|div25|FS|Bo~3_combout\;
\row15|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row15|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row16|div30|FS|ALT_INV_Bo~0_combout\ <= NOT \row16|div30|FS|Bo~0_combout\;
\row15|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row15|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row15|div28|FS|ALT_INV_Bo~0_combout\ <= NOT \row15|div28|FS|Bo~0_combout\;
\row14|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row14|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row16|div15|FS|ALT_INV_Bo~2_combout\ <= NOT \row16|div15|FS|Bo~2_combout\;
\row16|div15|FS|ALT_INV_Bo~1_combout\ <= NOT \row16|div15|FS|Bo~1_combout\;
\row16|div12|FS|ALT_INV_Bo~0_combout\ <= NOT \row16|div12|FS|Bo~0_combout\;
\row16|div10|FS|ALT_INV_Bo~2_combout\ <= NOT \row16|div10|FS|Bo~2_combout\;
\row16|div10|FS|ALT_INV_Bo~1_combout\ <= NOT \row16|div10|FS|Bo~1_combout\;
\row16|div7|FS|ALT_INV_Bo~0_combout\ <= NOT \row16|div7|FS|Bo~0_combout\;
\row16|div5|FS|ALT_INV_Bo~2_combout\ <= NOT \row16|div5|FS|Bo~2_combout\;
\row16|div5|FS|ALT_INV_Bo~1_combout\ <= NOT \row16|div5|FS|Bo~1_combout\;
\row16|div2|FS|ALT_INV_Bo~0_combout\ <= NOT \row16|div2|FS|Bo~0_combout\;
\row15|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row15|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row15|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row15|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\REG_A|ALT_INV_q\(16) <= NOT \REG_A|q\(16);
\row15|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row15|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row16|div5|FS|ALT_INV_Bo~0_combout\ <= NOT \row16|div5|FS|Bo~0_combout\;
\row14|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row14|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row15|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row15|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row15|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row15|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row15|div3|FS|ALT_INV_Bo~0_combout\ <= NOT \row15|div3|FS|Bo~0_combout\;
\row15|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row15|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row15|div6|FS|ALT_INV_Bo~0_combout\ <= NOT \row15|div6|FS|Bo~0_combout\;
\row16|div10|FS|ALT_INV_Bo~0_combout\ <= NOT \row16|div10|FS|Bo~0_combout\;
\row15|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row15|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row14|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row14|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row15|div8|FS|ALT_INV_Bo~0_combout\ <= NOT \row15|div8|FS|Bo~0_combout\;
\row15|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row15|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row15|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row15|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row15|div10|FS|ALT_INV_Bo~3_combout\ <= NOT \row15|div10|FS|Bo~3_combout\;
\row15|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row15|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row16|div15|FS|ALT_INV_Bo~0_combout\ <= NOT \row16|div15|FS|Bo~0_combout\;
\row15|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row15|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row15|div32|FS|ALT_INV_Bo~1_combout\ <= NOT \row15|div32|FS|Bo~1_combout\;
\row15|div32|FS|ALT_INV_Bo~0_combout\ <= NOT \row15|div32|FS|Bo~0_combout\;
\row15|div30|FS|ALT_INV_Bo~2_combout\ <= NOT \row15|div30|FS|Bo~2_combout\;
\row15|div30|FS|ALT_INV_Bo~1_combout\ <= NOT \row15|div30|FS|Bo~1_combout\;
\row15|div27|FS|ALT_INV_Bo~0_combout\ <= NOT \row15|div27|FS|Bo~0_combout\;
\row15|div25|FS|ALT_INV_Bo~2_combout\ <= NOT \row15|div25|FS|Bo~2_combout\;
\row15|div25|FS|ALT_INV_Bo~1_combout\ <= NOT \row15|div25|FS|Bo~1_combout\;
\row15|div22|FS|ALT_INV_Bo~0_combout\ <= NOT \row15|div22|FS|Bo~0_combout\;
\row15|div20|FS|ALT_INV_Bo~2_combout\ <= NOT \row15|div20|FS|Bo~2_combout\;
\row15|div20|FS|ALT_INV_Bo~1_combout\ <= NOT \row15|div20|FS|Bo~1_combout\;
\row15|div17|FS|ALT_INV_Bo~0_combout\ <= NOT \row15|div17|FS|Bo~0_combout\;
\row15|div15|FS|ALT_INV_Bo~2_combout\ <= NOT \row15|div15|FS|Bo~2_combout\;
\row15|div15|FS|ALT_INV_Bo~1_combout\ <= NOT \row15|div15|FS|Bo~1_combout\;
\row15|div15|FS|ALT_INV_Bo~0_combout\ <= NOT \row15|div15|FS|Bo~0_combout\;
\row14|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row14|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row13|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row13|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row14|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row14|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row14|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row14|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row14|div15|FS|ALT_INV_Bo~3_combout\ <= NOT \row14|div15|FS|Bo~3_combout\;
\row14|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row14|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row15|div20|FS|ALT_INV_Bo~0_combout\ <= NOT \row15|div20|FS|Bo~0_combout\;
\row14|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row14|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row14|div18|FS|ALT_INV_Bo~0_combout\ <= NOT \row14|div18|FS|Bo~0_combout\;
\row13|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row13|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row14|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row14|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row14|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row14|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row14|div20|FS|ALT_INV_Bo~3_combout\ <= NOT \row14|div20|FS|Bo~3_combout\;
\row14|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row14|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row15|div25|FS|ALT_INV_Bo~0_combout\ <= NOT \row15|div25|FS|Bo~0_combout\;
\ALT_INV_clr~inputCLKENA0_outclk\ <= NOT \clr~inputCLKENA0_outclk\;
\ALT_INV_Ain[8]~input_o\ <= NOT \Ain[8]~input_o\;
\ALT_INV_Ain[24]~input_o\ <= NOT \Ain[24]~input_o\;
\ALT_INV_Bin[24]~input_o\ <= NOT \Bin[24]~input_o\;
\row32|div30|FS|ALT_INV_D~0_combout\ <= NOT \row32|div30|FS|D~0_combout\;
\row32|div25|FS|ALT_INV_D~0_combout\ <= NOT \row32|div25|FS|D~0_combout\;
\row32|div20|FS|ALT_INV_D~0_combout\ <= NOT \row32|div20|FS|D~0_combout\;
\row32|div15|FS|ALT_INV_D~0_combout\ <= NOT \row32|div15|FS|D~0_combout\;
\row32|div10|FS|ALT_INV_D~0_combout\ <= NOT \row32|div10|FS|D~0_combout\;
\row32|div5|FS|ALT_INV_D~0_combout\ <= NOT \row32|div5|FS|D~0_combout\;
\row32|div30|FS|ALT_INV_Bo~2_combout\ <= NOT \row32|div30|FS|Bo~2_combout\;
\row32|div30|FS|ALT_INV_Bo~1_combout\ <= NOT \row32|div30|FS|Bo~1_combout\;
\row32|div27|FS|ALT_INV_Bo~0_combout\ <= NOT \row32|div27|FS|Bo~0_combout\;
\row32|div25|FS|ALT_INV_Bo~2_combout\ <= NOT \row32|div25|FS|Bo~2_combout\;
\row32|div25|FS|ALT_INV_Bo~1_combout\ <= NOT \row32|div25|FS|Bo~1_combout\;
\row32|div22|FS|ALT_INV_Bo~0_combout\ <= NOT \row32|div22|FS|Bo~0_combout\;
\row32|div20|FS|ALT_INV_Bo~2_combout\ <= NOT \row32|div20|FS|Bo~2_combout\;
\row32|div20|FS|ALT_INV_Bo~1_combout\ <= NOT \row32|div20|FS|Bo~1_combout\;
\row32|div17|FS|ALT_INV_Bo~0_combout\ <= NOT \row32|div17|FS|Bo~0_combout\;
\row32|div15|FS|ALT_INV_Bo~2_combout\ <= NOT \row32|div15|FS|Bo~2_combout\;
\row32|div15|FS|ALT_INV_Bo~1_combout\ <= NOT \row32|div15|FS|Bo~1_combout\;
\row32|div12|FS|ALT_INV_Bo~0_combout\ <= NOT \row32|div12|FS|Bo~0_combout\;
\row32|div10|FS|ALT_INV_Bo~2_combout\ <= NOT \row32|div10|FS|Bo~2_combout\;
\row32|div10|FS|ALT_INV_Bo~1_combout\ <= NOT \row32|div10|FS|Bo~1_combout\;
\row32|div7|FS|ALT_INV_Bo~0_combout\ <= NOT \row32|div7|FS|Bo~0_combout\;
\row32|div5|FS|ALT_INV_Bo~2_combout\ <= NOT \row32|div5|FS|Bo~2_combout\;
\row32|div5|FS|ALT_INV_Bo~1_combout\ <= NOT \row32|div5|FS|Bo~1_combout\;
\row32|div2|FS|ALT_INV_Bo~0_combout\ <= NOT \row32|div2|FS|Bo~0_combout\;
\row31|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row31|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row31|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row31|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\REG_A|ALT_INV_q\(0) <= NOT \REG_A|q\(0);
\row31|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row31|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row32|div5|FS|ALT_INV_Bo~0_combout\ <= NOT \row32|div5|FS|Bo~0_combout\;
\row30|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row30|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row31|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row31|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row31|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row31|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row31|div3|FS|ALT_INV_Bo~0_combout\ <= NOT \row31|div3|FS|Bo~0_combout\;
\row31|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row31|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row31|div5|FS|ALT_INV_Bo~3_combout\ <= NOT \row31|div5|FS|Bo~3_combout\;
\row32|div10|FS|ALT_INV_Bo~0_combout\ <= NOT \row32|div10|FS|Bo~0_combout\;
\row31|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row31|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row30|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row30|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row31|div8|FS|ALT_INV_Bo~0_combout\ <= NOT \row31|div8|FS|Bo~0_combout\;
\row31|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row31|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row31|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row31|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row31|div10|FS|ALT_INV_Bo~3_combout\ <= NOT \row31|div10|FS|Bo~3_combout\;
\row31|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row31|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row32|div15|FS|ALT_INV_Bo~0_combout\ <= NOT \row32|div15|FS|Bo~0_combout\;
\row31|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row31|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row31|div13|FS|ALT_INV_Bo~0_combout\ <= NOT \row31|div13|FS|Bo~0_combout\;
\row30|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row30|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row31|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row31|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row31|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row31|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row31|div15|FS|ALT_INV_Bo~3_combout\ <= NOT \row31|div15|FS|Bo~3_combout\;
\row31|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row31|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row32|div20|FS|ALT_INV_Bo~0_combout\ <= NOT \row32|div20|FS|Bo~0_combout\;
\row31|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row31|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row31|div18|FS|ALT_INV_Bo~0_combout\ <= NOT \row31|div18|FS|Bo~0_combout\;
\row30|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row30|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row31|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row31|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row31|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row31|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row31|div20|FS|ALT_INV_Bo~3_combout\ <= NOT \row31|div20|FS|Bo~3_combout\;
\row31|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row31|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row32|div25|FS|ALT_INV_Bo~0_combout\ <= NOT \row32|div25|FS|Bo~0_combout\;
\row31|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row31|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row31|div23|FS|ALT_INV_Bo~0_combout\ <= NOT \row31|div23|FS|Bo~0_combout\;
\row30|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row30|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row31|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row31|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row31|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row31|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row31|div25|FS|ALT_INV_Bo~3_combout\ <= NOT \row31|div25|FS|Bo~3_combout\;
\row31|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row31|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row32|div30|FS|ALT_INV_Bo~0_combout\ <= NOT \row32|div30|FS|Bo~0_combout\;
\row31|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row31|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row31|div32|FS|ALT_INV_Bo~1_combout\ <= NOT \row31|div32|FS|Bo~1_combout\;
\row31|div28|FS|ALT_INV_Bo~0_combout\ <= NOT \row31|div28|FS|Bo~0_combout\;
\row30|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row30|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row31|div31|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row31|div31|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row31|div32|FS|ALT_INV_Bo~0_combout\ <= NOT \row31|div32|FS|Bo~0_combout\;
\row31|div30|FS|ALT_INV_Bo~2_combout\ <= NOT \row31|div30|FS|Bo~2_combout\;
\row31|div30|FS|ALT_INV_Bo~1_combout\ <= NOT \row31|div30|FS|Bo~1_combout\;
\row31|div27|FS|ALT_INV_Bo~0_combout\ <= NOT \row31|div27|FS|Bo~0_combout\;
\row31|div25|FS|ALT_INV_Bo~2_combout\ <= NOT \row31|div25|FS|Bo~2_combout\;
\row31|div25|FS|ALT_INV_Bo~1_combout\ <= NOT \row31|div25|FS|Bo~1_combout\;
\row31|div22|FS|ALT_INV_Bo~0_combout\ <= NOT \row31|div22|FS|Bo~0_combout\;
\row31|div20|FS|ALT_INV_Bo~2_combout\ <= NOT \row31|div20|FS|Bo~2_combout\;
\row31|div20|FS|ALT_INV_Bo~1_combout\ <= NOT \row31|div20|FS|Bo~1_combout\;
\row31|div17|FS|ALT_INV_Bo~0_combout\ <= NOT \row31|div17|FS|Bo~0_combout\;
\row31|div15|FS|ALT_INV_Bo~2_combout\ <= NOT \row31|div15|FS|Bo~2_combout\;
\row31|div15|FS|ALT_INV_Bo~1_combout\ <= NOT \row31|div15|FS|Bo~1_combout\;
\row31|div12|FS|ALT_INV_Bo~0_combout\ <= NOT \row31|div12|FS|Bo~0_combout\;
\row31|div10|FS|ALT_INV_Bo~2_combout\ <= NOT \row31|div10|FS|Bo~2_combout\;
\row31|div10|FS|ALT_INV_Bo~1_combout\ <= NOT \row31|div10|FS|Bo~1_combout\;
\row31|div7|FS|ALT_INV_Bo~0_combout\ <= NOT \row31|div7|FS|Bo~0_combout\;
\row31|div5|FS|ALT_INV_Bo~2_combout\ <= NOT \row31|div5|FS|Bo~2_combout\;
\row31|div5|FS|ALT_INV_Bo~1_combout\ <= NOT \row31|div5|FS|Bo~1_combout\;
\row31|div2|FS|ALT_INV_Bo~0_combout\ <= NOT \row31|div2|FS|Bo~0_combout\;
\row30|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row30|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row30|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row30|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\REG_A|ALT_INV_q\(1) <= NOT \REG_A|q\(1);
\row30|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row30|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row31|div5|FS|ALT_INV_Bo~0_combout\ <= NOT \row31|div5|FS|Bo~0_combout\;
\row29|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row29|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row30|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row30|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row30|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row30|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row30|div3|FS|ALT_INV_Bo~0_combout\ <= NOT \row30|div3|FS|Bo~0_combout\;
\row30|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row30|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row30|div6|FS|ALT_INV_Bo~0_combout\ <= NOT \row30|div6|FS|Bo~0_combout\;
\row31|div10|FS|ALT_INV_Bo~0_combout\ <= NOT \row31|div10|FS|Bo~0_combout\;
\row30|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row30|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row29|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row29|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row30|div8|FS|ALT_INV_Bo~0_combout\ <= NOT \row30|div8|FS|Bo~0_combout\;
\row30|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row30|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row30|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row30|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row30|div10|FS|ALT_INV_Bo~3_combout\ <= NOT \row30|div10|FS|Bo~3_combout\;
\row30|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row30|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row31|div15|FS|ALT_INV_Bo~0_combout\ <= NOT \row31|div15|FS|Bo~0_combout\;
\row30|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row30|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row30|div13|FS|ALT_INV_Bo~0_combout\ <= NOT \row30|div13|FS|Bo~0_combout\;
\row29|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row29|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row30|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row30|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row30|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row30|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row30|div15|FS|ALT_INV_Bo~3_combout\ <= NOT \row30|div15|FS|Bo~3_combout\;
\row30|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row30|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row31|div20|FS|ALT_INV_Bo~0_combout\ <= NOT \row31|div20|FS|Bo~0_combout\;
\row30|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row30|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row30|div18|FS|ALT_INV_Bo~0_combout\ <= NOT \row30|div18|FS|Bo~0_combout\;
\row29|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row29|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row30|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row30|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row30|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row30|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row30|div20|FS|ALT_INV_Bo~3_combout\ <= NOT \row30|div20|FS|Bo~3_combout\;
\row30|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row30|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row31|div25|FS|ALT_INV_Bo~0_combout\ <= NOT \row31|div25|FS|Bo~0_combout\;
\row30|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row30|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row30|div23|FS|ALT_INV_Bo~0_combout\ <= NOT \row30|div23|FS|Bo~0_combout\;
\row29|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row29|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row30|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row30|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row30|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row30|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row30|div25|FS|ALT_INV_Bo~3_combout\ <= NOT \row30|div25|FS|Bo~3_combout\;
\row30|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row30|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row31|div30|FS|ALT_INV_Bo~0_combout\ <= NOT \row31|div30|FS|Bo~0_combout\;
\row30|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row30|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row30|div32|FS|ALT_INV_Bo~1_combout\ <= NOT \row30|div32|FS|Bo~1_combout\;
\row30|div32|FS|ALT_INV_Bo~0_combout\ <= NOT \row30|div32|FS|Bo~0_combout\;
\row30|div30|FS|ALT_INV_Bo~2_combout\ <= NOT \row30|div30|FS|Bo~2_combout\;
\row30|div30|FS|ALT_INV_Bo~1_combout\ <= NOT \row30|div30|FS|Bo~1_combout\;
\row30|div30|FS|ALT_INV_Bo~0_combout\ <= NOT \row30|div30|FS|Bo~0_combout\;
\row29|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row29|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row28|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row28|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row30|div28|FS|ALT_INV_Bo~0_combout\ <= NOT \row30|div28|FS|Bo~0_combout\;
\row30|div27|FS|ALT_INV_Bo~0_combout\ <= NOT \row30|div27|FS|Bo~0_combout\;
\row30|div25|FS|ALT_INV_Bo~2_combout\ <= NOT \row30|div25|FS|Bo~2_combout\;
\row30|div25|FS|ALT_INV_Bo~1_combout\ <= NOT \row30|div25|FS|Bo~1_combout\;
\row30|div22|FS|ALT_INV_Bo~0_combout\ <= NOT \row30|div22|FS|Bo~0_combout\;
\row30|div20|FS|ALT_INV_Bo~2_combout\ <= NOT \row30|div20|FS|Bo~2_combout\;
\row30|div20|FS|ALT_INV_Bo~1_combout\ <= NOT \row30|div20|FS|Bo~1_combout\;
\row30|div17|FS|ALT_INV_Bo~0_combout\ <= NOT \row30|div17|FS|Bo~0_combout\;
\row30|div15|FS|ALT_INV_Bo~2_combout\ <= NOT \row30|div15|FS|Bo~2_combout\;
\row30|div15|FS|ALT_INV_Bo~1_combout\ <= NOT \row30|div15|FS|Bo~1_combout\;
\row30|div12|FS|ALT_INV_Bo~0_combout\ <= NOT \row30|div12|FS|Bo~0_combout\;
\row30|div10|FS|ALT_INV_Bo~2_combout\ <= NOT \row30|div10|FS|Bo~2_combout\;
\row30|div10|FS|ALT_INV_Bo~1_combout\ <= NOT \row30|div10|FS|Bo~1_combout\;
\row30|div7|FS|ALT_INV_Bo~0_combout\ <= NOT \row30|div7|FS|Bo~0_combout\;
\row30|div5|FS|ALT_INV_Bo~2_combout\ <= NOT \row30|div5|FS|Bo~2_combout\;
\row30|div5|FS|ALT_INV_Bo~1_combout\ <= NOT \row30|div5|FS|Bo~1_combout\;
\row30|div2|FS|ALT_INV_Bo~0_combout\ <= NOT \row30|div2|FS|Bo~0_combout\;
\row29|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row29|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row29|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row29|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\REG_A|ALT_INV_q\(2) <= NOT \REG_A|q\(2);
\row29|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row29|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row30|div5|FS|ALT_INV_Bo~0_combout\ <= NOT \row30|div5|FS|Bo~0_combout\;
\row28|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row28|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row29|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row29|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row29|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row29|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row29|div3|FS|ALT_INV_Bo~0_combout\ <= NOT \row29|div3|FS|Bo~0_combout\;
\row29|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row29|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row29|div6|FS|ALT_INV_Bo~0_combout\ <= NOT \row29|div6|FS|Bo~0_combout\;
\row30|div10|FS|ALT_INV_Bo~0_combout\ <= NOT \row30|div10|FS|Bo~0_combout\;
\row29|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row29|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row28|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row28|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row29|div8|FS|ALT_INV_Bo~0_combout\ <= NOT \row29|div8|FS|Bo~0_combout\;
\row29|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row29|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row29|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row29|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row29|div10|FS|ALT_INV_Bo~3_combout\ <= NOT \row29|div10|FS|Bo~3_combout\;
\row29|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row29|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row30|div15|FS|ALT_INV_Bo~0_combout\ <= NOT \row30|div15|FS|Bo~0_combout\;
\row29|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row29|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row29|div13|FS|ALT_INV_Bo~0_combout\ <= NOT \row29|div13|FS|Bo~0_combout\;
\row28|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row28|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row29|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row29|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row29|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row29|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row29|div15|FS|ALT_INV_Bo~3_combout\ <= NOT \row29|div15|FS|Bo~3_combout\;
\row29|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row29|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row30|div20|FS|ALT_INV_Bo~0_combout\ <= NOT \row30|div20|FS|Bo~0_combout\;
\row29|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row29|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row29|div18|FS|ALT_INV_Bo~0_combout\ <= NOT \row29|div18|FS|Bo~0_combout\;
\row28|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row28|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row29|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row29|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row29|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row29|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row29|div20|FS|ALT_INV_Bo~3_combout\ <= NOT \row29|div20|FS|Bo~3_combout\;
\row29|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row29|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row30|div25|FS|ALT_INV_Bo~0_combout\ <= NOT \row30|div25|FS|Bo~0_combout\;
\row29|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row29|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row29|div23|FS|ALT_INV_Bo~0_combout\ <= NOT \row29|div23|FS|Bo~0_combout\;
\row28|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row28|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row29|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row29|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row29|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row29|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row29|div25|FS|ALT_INV_Bo~3_combout\ <= NOT \row29|div25|FS|Bo~3_combout\;
\row29|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row29|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row29|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row29|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row29|div32|FS|ALT_INV_Bo~1_combout\ <= NOT \row29|div32|FS|Bo~1_combout\;
\row29|div32|FS|ALT_INV_Bo~0_combout\ <= NOT \row29|div32|FS|Bo~0_combout\;
\row29|div30|FS|ALT_INV_Bo~2_combout\ <= NOT \row29|div30|FS|Bo~2_combout\;
\row29|div30|FS|ALT_INV_Bo~1_combout\ <= NOT \row29|div30|FS|Bo~1_combout\;
\row29|div30|FS|ALT_INV_Bo~0_combout\ <= NOT \row29|div30|FS|Bo~0_combout\;
\row28|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row28|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row28|div28|FS|ALT_INV_Bo~0_combout\ <= NOT \row28|div28|FS|Bo~0_combout\;
\row27|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row27|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row29|div28|FS|ALT_INV_Bo~0_combout\ <= NOT \row29|div28|FS|Bo~0_combout\;
\row29|div27|FS|ALT_INV_Bo~0_combout\ <= NOT \row29|div27|FS|Bo~0_combout\;
\row29|div25|FS|ALT_INV_Bo~2_combout\ <= NOT \row29|div25|FS|Bo~2_combout\;
\row29|div25|FS|ALT_INV_Bo~1_combout\ <= NOT \row29|div25|FS|Bo~1_combout\;
\row29|div22|FS|ALT_INV_Bo~0_combout\ <= NOT \row29|div22|FS|Bo~0_combout\;
\row29|div20|FS|ALT_INV_Bo~2_combout\ <= NOT \row29|div20|FS|Bo~2_combout\;
\row29|div20|FS|ALT_INV_Bo~1_combout\ <= NOT \row29|div20|FS|Bo~1_combout\;
\row29|div17|FS|ALT_INV_Bo~0_combout\ <= NOT \row29|div17|FS|Bo~0_combout\;
\row29|div15|FS|ALT_INV_Bo~2_combout\ <= NOT \row29|div15|FS|Bo~2_combout\;
\row29|div15|FS|ALT_INV_Bo~1_combout\ <= NOT \row29|div15|FS|Bo~1_combout\;
\row29|div12|FS|ALT_INV_Bo~0_combout\ <= NOT \row29|div12|FS|Bo~0_combout\;
\row29|div10|FS|ALT_INV_Bo~2_combout\ <= NOT \row29|div10|FS|Bo~2_combout\;
\row29|div10|FS|ALT_INV_Bo~1_combout\ <= NOT \row29|div10|FS|Bo~1_combout\;
\row29|div7|FS|ALT_INV_Bo~0_combout\ <= NOT \row29|div7|FS|Bo~0_combout\;
\row29|div5|FS|ALT_INV_Bo~2_combout\ <= NOT \row29|div5|FS|Bo~2_combout\;
\row29|div5|FS|ALT_INV_Bo~1_combout\ <= NOT \row29|div5|FS|Bo~1_combout\;
\row29|div2|FS|ALT_INV_Bo~0_combout\ <= NOT \row29|div2|FS|Bo~0_combout\;
\row28|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row28|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row28|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row28|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\REG_A|ALT_INV_q\(3) <= NOT \REG_A|q\(3);
\row28|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row28|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row29|div5|FS|ALT_INV_Bo~0_combout\ <= NOT \row29|div5|FS|Bo~0_combout\;
\row27|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row27|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row28|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row28|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row28|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row28|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row28|div3|FS|ALT_INV_Bo~0_combout\ <= NOT \row28|div3|FS|Bo~0_combout\;
\row28|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row28|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row28|div6|FS|ALT_INV_Bo~0_combout\ <= NOT \row28|div6|FS|Bo~0_combout\;
\row29|div10|FS|ALT_INV_Bo~0_combout\ <= NOT \row29|div10|FS|Bo~0_combout\;
\row28|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row28|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row27|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row27|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row28|div8|FS|ALT_INV_Bo~0_combout\ <= NOT \row28|div8|FS|Bo~0_combout\;
\row28|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row28|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row28|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row28|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row28|div10|FS|ALT_INV_Bo~3_combout\ <= NOT \row28|div10|FS|Bo~3_combout\;
\row28|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row28|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row29|div15|FS|ALT_INV_Bo~0_combout\ <= NOT \row29|div15|FS|Bo~0_combout\;
\row28|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row28|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row28|div13|FS|ALT_INV_Bo~0_combout\ <= NOT \row28|div13|FS|Bo~0_combout\;
\row27|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row27|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row28|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row28|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row28|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row28|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row28|div15|FS|ALT_INV_Bo~3_combout\ <= NOT \row28|div15|FS|Bo~3_combout\;
\row28|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row28|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row29|div20|FS|ALT_INV_Bo~0_combout\ <= NOT \row29|div20|FS|Bo~0_combout\;
\row28|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row28|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row28|div18|FS|ALT_INV_Bo~0_combout\ <= NOT \row28|div18|FS|Bo~0_combout\;
\row27|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row27|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row28|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row28|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row28|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row28|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row28|div20|FS|ALT_INV_Bo~3_combout\ <= NOT \row28|div20|FS|Bo~3_combout\;
\row28|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row28|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row29|div25|FS|ALT_INV_Bo~0_combout\ <= NOT \row29|div25|FS|Bo~0_combout\;
\row28|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row28|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row28|div23|FS|ALT_INV_Bo~0_combout\ <= NOT \row28|div23|FS|Bo~0_combout\;
\row27|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row27|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row28|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row28|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row28|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row28|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row28|div25|FS|ALT_INV_Bo~3_combout\ <= NOT \row28|div25|FS|Bo~3_combout\;
\row28|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row28|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row28|div32|FS|ALT_INV_Bo~1_combout\ <= NOT \row28|div32|FS|Bo~1_combout\;
\row28|div32|FS|ALT_INV_Bo~0_combout\ <= NOT \row28|div32|FS|Bo~0_combout\;
\row28|div30|FS|ALT_INV_Bo~2_combout\ <= NOT \row28|div30|FS|Bo~2_combout\;
\row28|div30|FS|ALT_INV_Bo~1_combout\ <= NOT \row28|div30|FS|Bo~1_combout\;
\row27|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row27|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row28|div30|FS|ALT_INV_Bo~0_combout\ <= NOT \row28|div30|FS|Bo~0_combout\;
\row27|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row27|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row27|div28|FS|ALT_INV_Bo~0_combout\ <= NOT \row27|div28|FS|Bo~0_combout\;
\row26|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row26|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row28|div27|FS|ALT_INV_Bo~0_combout\ <= NOT \row28|div27|FS|Bo~0_combout\;
\row26|div30|FS|ALT_INV_Bo~1_combout\ <= NOT \row26|div30|FS|Bo~1_combout\;
\row26|div27|FS|ALT_INV_Bo~0_combout\ <= NOT \row26|div27|FS|Bo~0_combout\;
\row25|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row25|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row25|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row25|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row25|div25|FS|ALT_INV_Bo~3_combout\ <= NOT \row25|div25|FS|Bo~3_combout\;
\row25|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row25|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row26|div30|FS|ALT_INV_Bo~0_combout\ <= NOT \row26|div30|FS|Bo~0_combout\;
\row25|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row25|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row25|div28|FS|ALT_INV_Bo~0_combout\ <= NOT \row25|div28|FS|Bo~0_combout\;
\row24|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row24|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row26|div25|FS|ALT_INV_Bo~2_combout\ <= NOT \row26|div25|FS|Bo~2_combout\;
\row26|div25|FS|ALT_INV_Bo~1_combout\ <= NOT \row26|div25|FS|Bo~1_combout\;
\row26|div22|FS|ALT_INV_Bo~0_combout\ <= NOT \row26|div22|FS|Bo~0_combout\;
\row26|div20|FS|ALT_INV_Bo~2_combout\ <= NOT \row26|div20|FS|Bo~2_combout\;
\row26|div20|FS|ALT_INV_Bo~1_combout\ <= NOT \row26|div20|FS|Bo~1_combout\;
\row26|div17|FS|ALT_INV_Bo~0_combout\ <= NOT \row26|div17|FS|Bo~0_combout\;
\row26|div15|FS|ALT_INV_Bo~2_combout\ <= NOT \row26|div15|FS|Bo~2_combout\;
\row26|div15|FS|ALT_INV_Bo~1_combout\ <= NOT \row26|div15|FS|Bo~1_combout\;
\row26|div12|FS|ALT_INV_Bo~0_combout\ <= NOT \row26|div12|FS|Bo~0_combout\;
\row26|div10|FS|ALT_INV_Bo~2_combout\ <= NOT \row26|div10|FS|Bo~2_combout\;
\row26|div10|FS|ALT_INV_Bo~1_combout\ <= NOT \row26|div10|FS|Bo~1_combout\;
\row26|div7|FS|ALT_INV_Bo~0_combout\ <= NOT \row26|div7|FS|Bo~0_combout\;
\row26|div5|FS|ALT_INV_Bo~2_combout\ <= NOT \row26|div5|FS|Bo~2_combout\;
\row26|div5|FS|ALT_INV_Bo~1_combout\ <= NOT \row26|div5|FS|Bo~1_combout\;
\row26|div2|FS|ALT_INV_Bo~0_combout\ <= NOT \row26|div2|FS|Bo~0_combout\;
\row25|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row25|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row25|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row25|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\REG_A|ALT_INV_q\(6) <= NOT \REG_A|q\(6);
\row25|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row25|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row26|div5|FS|ALT_INV_Bo~0_combout\ <= NOT \row26|div5|FS|Bo~0_combout\;
\row24|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row24|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row25|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row25|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row25|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row25|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row25|div3|FS|ALT_INV_Bo~0_combout\ <= NOT \row25|div3|FS|Bo~0_combout\;
\row25|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row25|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row25|div6|FS|ALT_INV_Bo~0_combout\ <= NOT \row25|div6|FS|Bo~0_combout\;
\row26|div10|FS|ALT_INV_Bo~0_combout\ <= NOT \row26|div10|FS|Bo~0_combout\;
\row25|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row25|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row24|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row24|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row25|div8|FS|ALT_INV_Bo~0_combout\ <= NOT \row25|div8|FS|Bo~0_combout\;
\row25|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row25|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row25|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row25|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row25|div10|FS|ALT_INV_Bo~3_combout\ <= NOT \row25|div10|FS|Bo~3_combout\;
\row25|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row25|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row26|div15|FS|ALT_INV_Bo~0_combout\ <= NOT \row26|div15|FS|Bo~0_combout\;
\row25|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row25|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row25|div13|FS|ALT_INV_Bo~0_combout\ <= NOT \row25|div13|FS|Bo~0_combout\;
\row24|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row24|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row25|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row25|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row25|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row25|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row25|div15|FS|ALT_INV_Bo~3_combout\ <= NOT \row25|div15|FS|Bo~3_combout\;
\row25|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row25|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row26|div20|FS|ALT_INV_Bo~0_combout\ <= NOT \row26|div20|FS|Bo~0_combout\;
\row25|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row25|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row25|div18|FS|ALT_INV_Bo~0_combout\ <= NOT \row25|div18|FS|Bo~0_combout\;
\row24|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row24|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row25|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row25|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row25|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row25|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row25|div20|FS|ALT_INV_Bo~3_combout\ <= NOT \row25|div20|FS|Bo~3_combout\;
\row25|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row25|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row26|div25|FS|ALT_INV_Bo~0_combout\ <= NOT \row26|div25|FS|Bo~0_combout\;
\row25|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row25|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row25|div32|FS|ALT_INV_Bo~1_combout\ <= NOT \row25|div32|FS|Bo~1_combout\;
\row25|div32|FS|ALT_INV_Bo~0_combout\ <= NOT \row25|div32|FS|Bo~0_combout\;
\row25|div30|FS|ALT_INV_Bo~2_combout\ <= NOT \row25|div30|FS|Bo~2_combout\;
\row25|div30|FS|ALT_INV_Bo~1_combout\ <= NOT \row25|div30|FS|Bo~1_combout\;
\row25|div27|FS|ALT_INV_Bo~0_combout\ <= NOT \row25|div27|FS|Bo~0_combout\;
\row25|div25|FS|ALT_INV_Bo~2_combout\ <= NOT \row25|div25|FS|Bo~2_combout\;
\row25|div25|FS|ALT_INV_Bo~1_combout\ <= NOT \row25|div25|FS|Bo~1_combout\;
\row25|div25|FS|ALT_INV_Bo~0_combout\ <= NOT \row25|div25|FS|Bo~0_combout\;
\row24|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row24|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row23|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row23|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row24|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row24|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row24|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row24|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row24|div25|FS|ALT_INV_Bo~3_combout\ <= NOT \row24|div25|FS|Bo~3_combout\;
\row24|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row24|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row25|div30|FS|ALT_INV_Bo~0_combout\ <= NOT \row25|div30|FS|Bo~0_combout\;
\row24|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row24|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row24|div28|FS|ALT_INV_Bo~0_combout\ <= NOT \row24|div28|FS|Bo~0_combout\;
\row23|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row23|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row25|div23|FS|ALT_INV_Bo~0_combout\ <= NOT \row25|div23|FS|Bo~0_combout\;
\row25|div22|FS|ALT_INV_Bo~0_combout\ <= NOT \row25|div22|FS|Bo~0_combout\;
\row25|div20|FS|ALT_INV_Bo~2_combout\ <= NOT \row25|div20|FS|Bo~2_combout\;
\row25|div20|FS|ALT_INV_Bo~1_combout\ <= NOT \row25|div20|FS|Bo~1_combout\;
\row25|div17|FS|ALT_INV_Bo~0_combout\ <= NOT \row25|div17|FS|Bo~0_combout\;
\row25|div15|FS|ALT_INV_Bo~2_combout\ <= NOT \row25|div15|FS|Bo~2_combout\;
\row25|div15|FS|ALT_INV_Bo~1_combout\ <= NOT \row25|div15|FS|Bo~1_combout\;
\row25|div12|FS|ALT_INV_Bo~0_combout\ <= NOT \row25|div12|FS|Bo~0_combout\;
\row25|div10|FS|ALT_INV_Bo~2_combout\ <= NOT \row25|div10|FS|Bo~2_combout\;
\row25|div10|FS|ALT_INV_Bo~1_combout\ <= NOT \row25|div10|FS|Bo~1_combout\;
\row25|div7|FS|ALT_INV_Bo~0_combout\ <= NOT \row25|div7|FS|Bo~0_combout\;
\row25|div5|FS|ALT_INV_Bo~2_combout\ <= NOT \row25|div5|FS|Bo~2_combout\;
\row25|div5|FS|ALT_INV_Bo~1_combout\ <= NOT \row25|div5|FS|Bo~1_combout\;
\row25|div2|FS|ALT_INV_Bo~0_combout\ <= NOT \row25|div2|FS|Bo~0_combout\;
\row24|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row24|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row24|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row24|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\REG_A|ALT_INV_q\(7) <= NOT \REG_A|q\(7);
\row24|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row24|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row25|div5|FS|ALT_INV_Bo~0_combout\ <= NOT \row25|div5|FS|Bo~0_combout\;
\row23|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row23|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row24|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row24|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row24|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row24|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row24|div3|FS|ALT_INV_Bo~0_combout\ <= NOT \row24|div3|FS|Bo~0_combout\;
\row24|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row24|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row24|div6|FS|ALT_INV_Bo~0_combout\ <= NOT \row24|div6|FS|Bo~0_combout\;
\row25|div10|FS|ALT_INV_Bo~0_combout\ <= NOT \row25|div10|FS|Bo~0_combout\;
\row24|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row24|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row23|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row23|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row24|div8|FS|ALT_INV_Bo~0_combout\ <= NOT \row24|div8|FS|Bo~0_combout\;
\row24|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row24|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row24|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row24|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row24|div10|FS|ALT_INV_Bo~3_combout\ <= NOT \row24|div10|FS|Bo~3_combout\;
\row24|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row24|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row25|div15|FS|ALT_INV_Bo~0_combout\ <= NOT \row25|div15|FS|Bo~0_combout\;
\row24|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row24|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row24|div13|FS|ALT_INV_Bo~0_combout\ <= NOT \row24|div13|FS|Bo~0_combout\;
\row23|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row23|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row24|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row24|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row24|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row24|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row24|div15|FS|ALT_INV_Bo~3_combout\ <= NOT \row24|div15|FS|Bo~3_combout\;
\row24|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row24|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row25|div20|FS|ALT_INV_Bo~0_combout\ <= NOT \row25|div20|FS|Bo~0_combout\;
\row24|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row24|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row24|div18|FS|ALT_INV_Bo~0_combout\ <= NOT \row24|div18|FS|Bo~0_combout\;
\row23|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row23|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row24|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row24|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row24|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row24|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row24|div20|FS|ALT_INV_Bo~3_combout\ <= NOT \row24|div20|FS|Bo~3_combout\;
\row24|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row24|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row24|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row24|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row24|div32|FS|ALT_INV_Bo~1_combout\ <= NOT \row24|div32|FS|Bo~1_combout\;
\row24|div32|FS|ALT_INV_Bo~0_combout\ <= NOT \row24|div32|FS|Bo~0_combout\;
\row24|div30|FS|ALT_INV_Bo~2_combout\ <= NOT \row24|div30|FS|Bo~2_combout\;
\row24|div30|FS|ALT_INV_Bo~1_combout\ <= NOT \row24|div30|FS|Bo~1_combout\;
\row24|div27|FS|ALT_INV_Bo~0_combout\ <= NOT \row24|div27|FS|Bo~0_combout\;
\row24|div25|FS|ALT_INV_Bo~2_combout\ <= NOT \row24|div25|FS|Bo~2_combout\;
\row24|div25|FS|ALT_INV_Bo~1_combout\ <= NOT \row24|div25|FS|Bo~1_combout\;
\row24|div25|FS|ALT_INV_Bo~0_combout\ <= NOT \row24|div25|FS|Bo~0_combout\;
\row23|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row23|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row23|div23|FS|ALT_INV_Bo~0_combout\ <= NOT \row23|div23|FS|Bo~0_combout\;
\row22|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row22|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row23|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row23|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row23|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row23|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row23|div25|FS|ALT_INV_Bo~3_combout\ <= NOT \row23|div25|FS|Bo~3_combout\;
\row23|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row23|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row24|div30|FS|ALT_INV_Bo~0_combout\ <= NOT \row24|div30|FS|Bo~0_combout\;
\row23|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row23|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row23|div28|FS|ALT_INV_Bo~0_combout\ <= NOT \row23|div28|FS|Bo~0_combout\;
\row22|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row22|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row24|div23|FS|ALT_INV_Bo~0_combout\ <= NOT \row24|div23|FS|Bo~0_combout\;
\row24|div22|FS|ALT_INV_Bo~0_combout\ <= NOT \row24|div22|FS|Bo~0_combout\;
\row24|div20|FS|ALT_INV_Bo~2_combout\ <= NOT \row24|div20|FS|Bo~2_combout\;
\row24|div20|FS|ALT_INV_Bo~1_combout\ <= NOT \row24|div20|FS|Bo~1_combout\;
\row24|div17|FS|ALT_INV_Bo~0_combout\ <= NOT \row24|div17|FS|Bo~0_combout\;
\row24|div15|FS|ALT_INV_Bo~2_combout\ <= NOT \row24|div15|FS|Bo~2_combout\;
\row24|div15|FS|ALT_INV_Bo~1_combout\ <= NOT \row24|div15|FS|Bo~1_combout\;
\row24|div12|FS|ALT_INV_Bo~0_combout\ <= NOT \row24|div12|FS|Bo~0_combout\;
\row24|div10|FS|ALT_INV_Bo~2_combout\ <= NOT \row24|div10|FS|Bo~2_combout\;
\row24|div10|FS|ALT_INV_Bo~1_combout\ <= NOT \row24|div10|FS|Bo~1_combout\;
\row24|div7|FS|ALT_INV_Bo~0_combout\ <= NOT \row24|div7|FS|Bo~0_combout\;
\row24|div5|FS|ALT_INV_Bo~2_combout\ <= NOT \row24|div5|FS|Bo~2_combout\;
\row24|div5|FS|ALT_INV_Bo~1_combout\ <= NOT \row24|div5|FS|Bo~1_combout\;
\row24|div2|FS|ALT_INV_Bo~0_combout\ <= NOT \row24|div2|FS|Bo~0_combout\;
\row23|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row23|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row23|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row23|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\REG_A|ALT_INV_q\(8) <= NOT \REG_A|q\(8);
\row23|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row23|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row24|div5|FS|ALT_INV_Bo~0_combout\ <= NOT \row24|div5|FS|Bo~0_combout\;
\row22|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row22|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row23|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row23|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row23|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row23|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row23|div3|FS|ALT_INV_Bo~0_combout\ <= NOT \row23|div3|FS|Bo~0_combout\;
\row23|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row23|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row23|div6|FS|ALT_INV_Bo~0_combout\ <= NOT \row23|div6|FS|Bo~0_combout\;
\row24|div10|FS|ALT_INV_Bo~0_combout\ <= NOT \row24|div10|FS|Bo~0_combout\;
\row23|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row23|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row22|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row22|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row23|div8|FS|ALT_INV_Bo~0_combout\ <= NOT \row23|div8|FS|Bo~0_combout\;
\row23|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row23|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row23|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row23|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row23|div10|FS|ALT_INV_Bo~3_combout\ <= NOT \row23|div10|FS|Bo~3_combout\;
\row23|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row23|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row24|div15|FS|ALT_INV_Bo~0_combout\ <= NOT \row24|div15|FS|Bo~0_combout\;
\row23|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row23|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row23|div13|FS|ALT_INV_Bo~0_combout\ <= NOT \row23|div13|FS|Bo~0_combout\;
\row22|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row22|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row23|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row23|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row23|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row23|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row23|div15|FS|ALT_INV_Bo~3_combout\ <= NOT \row23|div15|FS|Bo~3_combout\;
\row23|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row23|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row24|div20|FS|ALT_INV_Bo~0_combout\ <= NOT \row24|div20|FS|Bo~0_combout\;
\row23|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row23|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row23|div18|FS|ALT_INV_Bo~0_combout\ <= NOT \row23|div18|FS|Bo~0_combout\;
\row22|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row22|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row23|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row23|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row23|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row23|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row23|div20|FS|ALT_INV_Bo~3_combout\ <= NOT \row23|div20|FS|Bo~3_combout\;
\row23|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row23|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row23|div32|FS|ALT_INV_Bo~1_combout\ <= NOT \row23|div32|FS|Bo~1_combout\;
\row23|div32|FS|ALT_INV_Bo~0_combout\ <= NOT \row23|div32|FS|Bo~0_combout\;
\row23|div30|FS|ALT_INV_Bo~2_combout\ <= NOT \row23|div30|FS|Bo~2_combout\;
\row23|div30|FS|ALT_INV_Bo~1_combout\ <= NOT \row23|div30|FS|Bo~1_combout\;
\row23|div27|FS|ALT_INV_Bo~0_combout\ <= NOT \row23|div27|FS|Bo~0_combout\;
\row23|div25|FS|ALT_INV_Bo~2_combout\ <= NOT \row23|div25|FS|Bo~2_combout\;
\row23|div25|FS|ALT_INV_Bo~1_combout\ <= NOT \row23|div25|FS|Bo~1_combout\;
\row22|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row22|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row23|div25|FS|ALT_INV_Bo~0_combout\ <= NOT \row23|div25|FS|Bo~0_combout\;
\row22|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row22|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row22|div23|FS|ALT_INV_Bo~0_combout\ <= NOT \row22|div23|FS|Bo~0_combout\;
\row21|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row21|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row22|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row22|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row22|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row22|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row22|div25|FS|ALT_INV_Bo~3_combout\ <= NOT \row22|div25|FS|Bo~3_combout\;
\row22|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row22|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row23|div30|FS|ALT_INV_Bo~0_combout\ <= NOT \row23|div30|FS|Bo~0_combout\;
\row22|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row22|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row22|div28|FS|ALT_INV_Bo~0_combout\ <= NOT \row22|div28|FS|Bo~0_combout\;
\row21|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row21|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row23|div22|FS|ALT_INV_Bo~0_combout\ <= NOT \row23|div22|FS|Bo~0_combout\;
\row23|div20|FS|ALT_INV_Bo~2_combout\ <= NOT \row23|div20|FS|Bo~2_combout\;
\row23|div20|FS|ALT_INV_Bo~1_combout\ <= NOT \row23|div20|FS|Bo~1_combout\;
\row23|div17|FS|ALT_INV_Bo~0_combout\ <= NOT \row23|div17|FS|Bo~0_combout\;
\row23|div15|FS|ALT_INV_Bo~2_combout\ <= NOT \row23|div15|FS|Bo~2_combout\;
\row23|div15|FS|ALT_INV_Bo~1_combout\ <= NOT \row23|div15|FS|Bo~1_combout\;
\row23|div12|FS|ALT_INV_Bo~0_combout\ <= NOT \row23|div12|FS|Bo~0_combout\;
\row23|div10|FS|ALT_INV_Bo~2_combout\ <= NOT \row23|div10|FS|Bo~2_combout\;
\row23|div10|FS|ALT_INV_Bo~1_combout\ <= NOT \row23|div10|FS|Bo~1_combout\;
\row23|div7|FS|ALT_INV_Bo~0_combout\ <= NOT \row23|div7|FS|Bo~0_combout\;
\row23|div5|FS|ALT_INV_Bo~2_combout\ <= NOT \row23|div5|FS|Bo~2_combout\;
\row23|div5|FS|ALT_INV_Bo~1_combout\ <= NOT \row23|div5|FS|Bo~1_combout\;
\row23|div2|FS|ALT_INV_Bo~0_combout\ <= NOT \row23|div2|FS|Bo~0_combout\;
\row22|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row22|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row22|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row22|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\REG_A|ALT_INV_q\(9) <= NOT \REG_A|q\(9);
\row22|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row22|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row23|div5|FS|ALT_INV_Bo~0_combout\ <= NOT \row23|div5|FS|Bo~0_combout\;
\row21|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row21|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row22|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row22|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row22|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row22|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row22|div3|FS|ALT_INV_Bo~0_combout\ <= NOT \row22|div3|FS|Bo~0_combout\;
\row22|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row22|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row22|div6|FS|ALT_INV_Bo~0_combout\ <= NOT \row22|div6|FS|Bo~0_combout\;
\row23|div10|FS|ALT_INV_Bo~0_combout\ <= NOT \row23|div10|FS|Bo~0_combout\;
\row22|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row22|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row21|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row21|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row22|div8|FS|ALT_INV_Bo~0_combout\ <= NOT \row22|div8|FS|Bo~0_combout\;
\row22|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row22|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row22|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row22|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row22|div10|FS|ALT_INV_Bo~3_combout\ <= NOT \row22|div10|FS|Bo~3_combout\;
\row22|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row22|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row23|div15|FS|ALT_INV_Bo~0_combout\ <= NOT \row23|div15|FS|Bo~0_combout\;
\row22|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row22|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row22|div13|FS|ALT_INV_Bo~0_combout\ <= NOT \row22|div13|FS|Bo~0_combout\;
\row21|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row21|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row22|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row22|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row22|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row22|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row22|div15|FS|ALT_INV_Bo~3_combout\ <= NOT \row22|div15|FS|Bo~3_combout\;
\row22|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row22|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row23|div20|FS|ALT_INV_Bo~0_combout\ <= NOT \row23|div20|FS|Bo~0_combout\;
\row22|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row22|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row22|div18|FS|ALT_INV_Bo~0_combout\ <= NOT \row22|div18|FS|Bo~0_combout\;
\row21|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row21|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row22|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row22|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row22|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row22|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row22|div32|FS|ALT_INV_Bo~1_combout\ <= NOT \row22|div32|FS|Bo~1_combout\;
\row22|div32|FS|ALT_INV_Bo~0_combout\ <= NOT \row22|div32|FS|Bo~0_combout\;
\row22|div30|FS|ALT_INV_Bo~2_combout\ <= NOT \row22|div30|FS|Bo~2_combout\;
\row22|div30|FS|ALT_INV_Bo~1_combout\ <= NOT \row22|div30|FS|Bo~1_combout\;
\row22|div27|FS|ALT_INV_Bo~0_combout\ <= NOT \row22|div27|FS|Bo~0_combout\;
\row22|div25|FS|ALT_INV_Bo~2_combout\ <= NOT \row22|div25|FS|Bo~2_combout\;
\row22|div25|FS|ALT_INV_Bo~1_combout\ <= NOT \row22|div25|FS|Bo~1_combout\;
\row22|div22|FS|ALT_INV_Bo~0_combout\ <= NOT \row22|div22|FS|Bo~0_combout\;
\row21|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row21|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row21|div21|FS|ALT_INV_Bo~0_combout\ <= NOT \row21|div21|FS|Bo~0_combout\;
\row21|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row21|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row22|div25|FS|ALT_INV_Bo~0_combout\ <= NOT \row22|div25|FS|Bo~0_combout\;
\row21|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row21|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row21|div23|FS|ALT_INV_Bo~0_combout\ <= NOT \row21|div23|FS|Bo~0_combout\;
\row20|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row20|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row21|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row21|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row21|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row21|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row21|div25|FS|ALT_INV_Bo~3_combout\ <= NOT \row21|div25|FS|Bo~3_combout\;
\row21|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row21|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row22|div30|FS|ALT_INV_Bo~0_combout\ <= NOT \row22|div30|FS|Bo~0_combout\;
\row21|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row21|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row21|div28|FS|ALT_INV_Bo~0_combout\ <= NOT \row21|div28|FS|Bo~0_combout\;
\row20|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row20|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row22|div21|FS|ALT_INV_Bo~0_combout\ <= NOT \row22|div21|FS|Bo~0_combout\;
\row22|div20|FS|ALT_INV_Bo~2_combout\ <= NOT \row22|div20|FS|Bo~2_combout\;
\row22|div20|FS|ALT_INV_Bo~1_combout\ <= NOT \row22|div20|FS|Bo~1_combout\;
\row22|div17|FS|ALT_INV_Bo~0_combout\ <= NOT \row22|div17|FS|Bo~0_combout\;
\row22|div15|FS|ALT_INV_Bo~2_combout\ <= NOT \row22|div15|FS|Bo~2_combout\;
\row22|div15|FS|ALT_INV_Bo~1_combout\ <= NOT \row22|div15|FS|Bo~1_combout\;
\row22|div12|FS|ALT_INV_Bo~0_combout\ <= NOT \row22|div12|FS|Bo~0_combout\;
\row22|div10|FS|ALT_INV_Bo~2_combout\ <= NOT \row22|div10|FS|Bo~2_combout\;
\row22|div10|FS|ALT_INV_Bo~1_combout\ <= NOT \row22|div10|FS|Bo~1_combout\;
\row22|div7|FS|ALT_INV_Bo~0_combout\ <= NOT \row22|div7|FS|Bo~0_combout\;
\row22|div5|FS|ALT_INV_Bo~2_combout\ <= NOT \row22|div5|FS|Bo~2_combout\;
\row22|div5|FS|ALT_INV_Bo~1_combout\ <= NOT \row22|div5|FS|Bo~1_combout\;
\row22|div2|FS|ALT_INV_Bo~0_combout\ <= NOT \row22|div2|FS|Bo~0_combout\;
\row21|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row21|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row21|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row21|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\REG_A|ALT_INV_q\(10) <= NOT \REG_A|q\(10);
\row21|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row21|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row22|div5|FS|ALT_INV_Bo~0_combout\ <= NOT \row22|div5|FS|Bo~0_combout\;
\row20|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row20|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row21|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row21|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row21|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row21|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row21|div3|FS|ALT_INV_Bo~0_combout\ <= NOT \row21|div3|FS|Bo~0_combout\;
\row21|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row21|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row21|div6|FS|ALT_INV_Bo~0_combout\ <= NOT \row21|div6|FS|Bo~0_combout\;
\row22|div10|FS|ALT_INV_Bo~0_combout\ <= NOT \row22|div10|FS|Bo~0_combout\;
\row21|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row21|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row20|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row20|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row21|div8|FS|ALT_INV_Bo~0_combout\ <= NOT \row21|div8|FS|Bo~0_combout\;
\row21|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row21|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row21|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row21|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row21|div10|FS|ALT_INV_Bo~3_combout\ <= NOT \row21|div10|FS|Bo~3_combout\;
\row21|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row21|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row22|div15|FS|ALT_INV_Bo~0_combout\ <= NOT \row22|div15|FS|Bo~0_combout\;
\row21|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row21|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row21|div13|FS|ALT_INV_Bo~0_combout\ <= NOT \row21|div13|FS|Bo~0_combout\;
\row20|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row20|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row21|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row21|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row21|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row21|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row21|div15|FS|ALT_INV_Bo~3_combout\ <= NOT \row21|div15|FS|Bo~3_combout\;
\row21|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row21|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row22|div20|FS|ALT_INV_Bo~0_combout\ <= NOT \row22|div20|FS|Bo~0_combout\;
\row21|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row21|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row21|div18|FS|ALT_INV_Bo~0_combout\ <= NOT \row21|div18|FS|Bo~0_combout\;
\row20|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row20|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row21|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row21|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row21|div32|FS|ALT_INV_Bo~1_combout\ <= NOT \row21|div32|FS|Bo~1_combout\;
\row21|div32|FS|ALT_INV_Bo~0_combout\ <= NOT \row21|div32|FS|Bo~0_combout\;
\row21|div30|FS|ALT_INV_Bo~2_combout\ <= NOT \row21|div30|FS|Bo~2_combout\;
\row21|div30|FS|ALT_INV_Bo~1_combout\ <= NOT \row21|div30|FS|Bo~1_combout\;
\row21|div27|FS|ALT_INV_Bo~0_combout\ <= NOT \row21|div27|FS|Bo~0_combout\;
\row21|div25|FS|ALT_INV_Bo~2_combout\ <= NOT \row21|div25|FS|Bo~2_combout\;
\row21|div25|FS|ALT_INV_Bo~1_combout\ <= NOT \row21|div25|FS|Bo~1_combout\;
\row21|div22|FS|ALT_INV_Bo~0_combout\ <= NOT \row21|div22|FS|Bo~0_combout\;
\row20|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row20|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row20|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row20|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row20|div20|FS|ALT_INV_Bo~3_combout\ <= NOT \row20|div20|FS|Bo~3_combout\;
\row20|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row20|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row21|div25|FS|ALT_INV_Bo~0_combout\ <= NOT \row21|div25|FS|Bo~0_combout\;
\row20|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row20|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row20|div23|FS|ALT_INV_Bo~0_combout\ <= NOT \row20|div23|FS|Bo~0_combout\;
\row19|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row19|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row20|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row20|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row20|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row20|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row20|div25|FS|ALT_INV_Bo~3_combout\ <= NOT \row20|div25|FS|Bo~3_combout\;
\row20|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row20|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row21|div30|FS|ALT_INV_Bo~0_combout\ <= NOT \row21|div30|FS|Bo~0_combout\;
\row20|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row20|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row20|div28|FS|ALT_INV_Bo~0_combout\ <= NOT \row20|div28|FS|Bo~0_combout\;
\row19|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row19|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row21|div20|FS|ALT_INV_Bo~2_combout\ <= NOT \row21|div20|FS|Bo~2_combout\;
\row21|div20|FS|ALT_INV_Bo~1_combout\ <= NOT \row21|div20|FS|Bo~1_combout\;
\row21|div17|FS|ALT_INV_Bo~0_combout\ <= NOT \row21|div17|FS|Bo~0_combout\;
\row21|div15|FS|ALT_INV_Bo~2_combout\ <= NOT \row21|div15|FS|Bo~2_combout\;
\row21|div15|FS|ALT_INV_Bo~1_combout\ <= NOT \row21|div15|FS|Bo~1_combout\;
\row21|div12|FS|ALT_INV_Bo~0_combout\ <= NOT \row21|div12|FS|Bo~0_combout\;
\row21|div10|FS|ALT_INV_Bo~2_combout\ <= NOT \row21|div10|FS|Bo~2_combout\;
\row21|div10|FS|ALT_INV_Bo~1_combout\ <= NOT \row21|div10|FS|Bo~1_combout\;
\row21|div7|FS|ALT_INV_Bo~0_combout\ <= NOT \row21|div7|FS|Bo~0_combout\;
\row21|div5|FS|ALT_INV_Bo~2_combout\ <= NOT \row21|div5|FS|Bo~2_combout\;
\row21|div5|FS|ALT_INV_Bo~1_combout\ <= NOT \row21|div5|FS|Bo~1_combout\;
\row21|div2|FS|ALT_INV_Bo~0_combout\ <= NOT \row21|div2|FS|Bo~0_combout\;
\row20|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row20|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row20|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row20|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\REG_A|ALT_INV_q\(11) <= NOT \REG_A|q\(11);
\row20|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row20|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row21|div5|FS|ALT_INV_Bo~0_combout\ <= NOT \row21|div5|FS|Bo~0_combout\;
\row19|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row19|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row20|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row20|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row20|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row20|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row20|div3|FS|ALT_INV_Bo~0_combout\ <= NOT \row20|div3|FS|Bo~0_combout\;
\row20|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row20|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row20|div6|FS|ALT_INV_Bo~0_combout\ <= NOT \row20|div6|FS|Bo~0_combout\;
\row21|div10|FS|ALT_INV_Bo~0_combout\ <= NOT \row21|div10|FS|Bo~0_combout\;
\row20|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row20|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row19|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row19|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row20|div8|FS|ALT_INV_Bo~0_combout\ <= NOT \row20|div8|FS|Bo~0_combout\;
\row20|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row20|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row20|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row20|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row20|div10|FS|ALT_INV_Bo~3_combout\ <= NOT \row20|div10|FS|Bo~3_combout\;
\row20|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row20|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row21|div15|FS|ALT_INV_Bo~0_combout\ <= NOT \row21|div15|FS|Bo~0_combout\;
\row20|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row20|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row20|div13|FS|ALT_INV_Bo~0_combout\ <= NOT \row20|div13|FS|Bo~0_combout\;
\row19|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row19|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row20|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row20|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row20|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row20|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row20|div15|FS|ALT_INV_Bo~3_combout\ <= NOT \row20|div15|FS|Bo~3_combout\;
\row20|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row20|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row21|div20|FS|ALT_INV_Bo~0_combout\ <= NOT \row21|div20|FS|Bo~0_combout\;
\row20|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row20|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row20|div32|FS|ALT_INV_Bo~1_combout\ <= NOT \row20|div32|FS|Bo~1_combout\;
\row20|div32|FS|ALT_INV_Bo~0_combout\ <= NOT \row20|div32|FS|Bo~0_combout\;
\row20|div30|FS|ALT_INV_Bo~2_combout\ <= NOT \row20|div30|FS|Bo~2_combout\;
\row20|div30|FS|ALT_INV_Bo~1_combout\ <= NOT \row20|div30|FS|Bo~1_combout\;
\row20|div27|FS|ALT_INV_Bo~0_combout\ <= NOT \row20|div27|FS|Bo~0_combout\;
\row20|div25|FS|ALT_INV_Bo~2_combout\ <= NOT \row20|div25|FS|Bo~2_combout\;
\row20|div25|FS|ALT_INV_Bo~1_combout\ <= NOT \row20|div25|FS|Bo~1_combout\;
\row20|div22|FS|ALT_INV_Bo~0_combout\ <= NOT \row20|div22|FS|Bo~0_combout\;
\row20|div20|FS|ALT_INV_Bo~2_combout\ <= NOT \row20|div20|FS|Bo~2_combout\;
\row20|div20|FS|ALT_INV_Bo~1_combout\ <= NOT \row20|div20|FS|Bo~1_combout\;
\row20|div20|FS|ALT_INV_Bo~0_combout\ <= NOT \row20|div20|FS|Bo~0_combout\;
\row19|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row19|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row18|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row18|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row19|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row19|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row19|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row19|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row19|div20|FS|ALT_INV_Bo~3_combout\ <= NOT \row19|div20|FS|Bo~3_combout\;
\row19|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row19|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row20|div25|FS|ALT_INV_Bo~0_combout\ <= NOT \row20|div25|FS|Bo~0_combout\;
\row19|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row19|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row19|div23|FS|ALT_INV_Bo~0_combout\ <= NOT \row19|div23|FS|Bo~0_combout\;
\row18|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row18|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row19|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row19|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row19|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row19|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row19|div25|FS|ALT_INV_Bo~3_combout\ <= NOT \row19|div25|FS|Bo~3_combout\;
\row19|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row19|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row20|div30|FS|ALT_INV_Bo~0_combout\ <= NOT \row20|div30|FS|Bo~0_combout\;
\row19|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row19|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row19|div28|FS|ALT_INV_Bo~0_combout\ <= NOT \row19|div28|FS|Bo~0_combout\;
\row18|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row18|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row20|div18|FS|ALT_INV_Bo~0_combout\ <= NOT \row20|div18|FS|Bo~0_combout\;
\row20|div17|FS|ALT_INV_Bo~0_combout\ <= NOT \row20|div17|FS|Bo~0_combout\;
\row20|div15|FS|ALT_INV_Bo~2_combout\ <= NOT \row20|div15|FS|Bo~2_combout\;
\row20|div15|FS|ALT_INV_Bo~1_combout\ <= NOT \row20|div15|FS|Bo~1_combout\;
\row20|div12|FS|ALT_INV_Bo~0_combout\ <= NOT \row20|div12|FS|Bo~0_combout\;
\row20|div10|FS|ALT_INV_Bo~2_combout\ <= NOT \row20|div10|FS|Bo~2_combout\;
\row20|div10|FS|ALT_INV_Bo~1_combout\ <= NOT \row20|div10|FS|Bo~1_combout\;
\row20|div7|FS|ALT_INV_Bo~0_combout\ <= NOT \row20|div7|FS|Bo~0_combout\;
\row20|div5|FS|ALT_INV_Bo~2_combout\ <= NOT \row20|div5|FS|Bo~2_combout\;
\row20|div5|FS|ALT_INV_Bo~1_combout\ <= NOT \row20|div5|FS|Bo~1_combout\;
\row20|div2|FS|ALT_INV_Bo~0_combout\ <= NOT \row20|div2|FS|Bo~0_combout\;
\row19|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row19|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row19|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row19|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\REG_A|ALT_INV_q\(12) <= NOT \REG_A|q\(12);
\row19|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row19|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row20|div5|FS|ALT_INV_Bo~0_combout\ <= NOT \row20|div5|FS|Bo~0_combout\;
\row18|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row18|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row19|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row19|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row19|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row19|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row19|div3|FS|ALT_INV_Bo~0_combout\ <= NOT \row19|div3|FS|Bo~0_combout\;
\row19|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row19|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row19|div6|FS|ALT_INV_Bo~0_combout\ <= NOT \row19|div6|FS|Bo~0_combout\;
\row20|div10|FS|ALT_INV_Bo~0_combout\ <= NOT \row20|div10|FS|Bo~0_combout\;
\row19|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row19|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row18|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row18|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row19|div8|FS|ALT_INV_Bo~0_combout\ <= NOT \row19|div8|FS|Bo~0_combout\;
\row19|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row19|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row19|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row19|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row19|div10|FS|ALT_INV_Bo~3_combout\ <= NOT \row19|div10|FS|Bo~3_combout\;
\row19|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row19|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row20|div15|FS|ALT_INV_Bo~0_combout\ <= NOT \row20|div15|FS|Bo~0_combout\;
\row19|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row19|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row19|div13|FS|ALT_INV_Bo~0_combout\ <= NOT \row19|div13|FS|Bo~0_combout\;
\row18|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row18|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row19|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row19|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row19|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row19|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row19|div15|FS|ALT_INV_Bo~3_combout\ <= NOT \row19|div15|FS|Bo~3_combout\;
\row19|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row19|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row19|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row19|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row19|div32|FS|ALT_INV_Bo~1_combout\ <= NOT \row19|div32|FS|Bo~1_combout\;
\row19|div32|FS|ALT_INV_Bo~0_combout\ <= NOT \row19|div32|FS|Bo~0_combout\;
\row19|div30|FS|ALT_INV_Bo~2_combout\ <= NOT \row19|div30|FS|Bo~2_combout\;
\row19|div30|FS|ALT_INV_Bo~1_combout\ <= NOT \row19|div30|FS|Bo~1_combout\;
\row19|div27|FS|ALT_INV_Bo~0_combout\ <= NOT \row19|div27|FS|Bo~0_combout\;
\row19|div25|FS|ALT_INV_Bo~2_combout\ <= NOT \row19|div25|FS|Bo~2_combout\;
\row19|div25|FS|ALT_INV_Bo~1_combout\ <= NOT \row19|div25|FS|Bo~1_combout\;
\row19|div22|FS|ALT_INV_Bo~0_combout\ <= NOT \row19|div22|FS|Bo~0_combout\;
\row19|div20|FS|ALT_INV_Bo~2_combout\ <= NOT \row19|div20|FS|Bo~2_combout\;
\row19|div20|FS|ALT_INV_Bo~1_combout\ <= NOT \row19|div20|FS|Bo~1_combout\;
\row19|div20|FS|ALT_INV_Bo~0_combout\ <= NOT \row19|div20|FS|Bo~0_combout\;
\row18|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row18|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row18|div18|FS|ALT_INV_Bo~0_combout\ <= NOT \row18|div18|FS|Bo~0_combout\;
\row17|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row17|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row18|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row18|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row18|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row18|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row18|div20|FS|ALT_INV_Bo~3_combout\ <= NOT \row18|div20|FS|Bo~3_combout\;
\row18|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row18|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row19|div25|FS|ALT_INV_Bo~0_combout\ <= NOT \row19|div25|FS|Bo~0_combout\;
\row18|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row18|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row18|div23|FS|ALT_INV_Bo~0_combout\ <= NOT \row18|div23|FS|Bo~0_combout\;
\row17|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row17|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row18|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row18|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row18|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row18|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row18|div25|FS|ALT_INV_Bo~3_combout\ <= NOT \row18|div25|FS|Bo~3_combout\;
\row18|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row18|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row19|div30|FS|ALT_INV_Bo~0_combout\ <= NOT \row19|div30|FS|Bo~0_combout\;
\row18|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row18|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row18|div28|FS|ALT_INV_Bo~0_combout\ <= NOT \row18|div28|FS|Bo~0_combout\;
\row17|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row17|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row19|div18|FS|ALT_INV_Bo~0_combout\ <= NOT \row19|div18|FS|Bo~0_combout\;
\row19|div17|FS|ALT_INV_Bo~0_combout\ <= NOT \row19|div17|FS|Bo~0_combout\;
\row19|div15|FS|ALT_INV_Bo~2_combout\ <= NOT \row19|div15|FS|Bo~2_combout\;
\row19|div15|FS|ALT_INV_Bo~1_combout\ <= NOT \row19|div15|FS|Bo~1_combout\;
\row19|div12|FS|ALT_INV_Bo~0_combout\ <= NOT \row19|div12|FS|Bo~0_combout\;
\row19|div10|FS|ALT_INV_Bo~2_combout\ <= NOT \row19|div10|FS|Bo~2_combout\;
\row19|div10|FS|ALT_INV_Bo~1_combout\ <= NOT \row19|div10|FS|Bo~1_combout\;
\row19|div7|FS|ALT_INV_Bo~0_combout\ <= NOT \row19|div7|FS|Bo~0_combout\;
\row19|div5|FS|ALT_INV_Bo~2_combout\ <= NOT \row19|div5|FS|Bo~2_combout\;
\row19|div5|FS|ALT_INV_Bo~1_combout\ <= NOT \row19|div5|FS|Bo~1_combout\;
\row19|div2|FS|ALT_INV_Bo~0_combout\ <= NOT \row19|div2|FS|Bo~0_combout\;
\REG_A|ALT_INV_q\(13) <= NOT \REG_A|q\(13);
\row18|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row18|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row18|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row18|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row18|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row18|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row19|div5|FS|ALT_INV_Bo~0_combout\ <= NOT \row19|div5|FS|Bo~0_combout\;
\row17|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row17|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row18|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row18|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row18|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row18|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row18|div3|FS|ALT_INV_Bo~0_combout\ <= NOT \row18|div3|FS|Bo~0_combout\;
\row18|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row18|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row18|div6|FS|ALT_INV_Bo~0_combout\ <= NOT \row18|div6|FS|Bo~0_combout\;
\row19|div10|FS|ALT_INV_Bo~0_combout\ <= NOT \row19|div10|FS|Bo~0_combout\;
\row18|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row18|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row17|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row17|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row18|div8|FS|ALT_INV_Bo~0_combout\ <= NOT \row18|div8|FS|Bo~0_combout\;
\row18|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row18|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row18|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row18|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row18|div10|FS|ALT_INV_Bo~3_combout\ <= NOT \row18|div10|FS|Bo~3_combout\;
\row18|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row18|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row19|div15|FS|ALT_INV_Bo~0_combout\ <= NOT \row19|div15|FS|Bo~0_combout\;
\row18|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row18|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row18|div13|FS|ALT_INV_Bo~0_combout\ <= NOT \row18|div13|FS|Bo~0_combout\;
\row17|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row17|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row18|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row18|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row18|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row18|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row18|div15|FS|ALT_INV_Bo~3_combout\ <= NOT \row18|div15|FS|Bo~3_combout\;
\row18|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row18|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row18|div32|FS|ALT_INV_Bo~1_combout\ <= NOT \row18|div32|FS|Bo~1_combout\;
\row18|div32|FS|ALT_INV_Bo~0_combout\ <= NOT \row18|div32|FS|Bo~0_combout\;
\row18|div30|FS|ALT_INV_Bo~2_combout\ <= NOT \row18|div30|FS|Bo~2_combout\;
\row18|div30|FS|ALT_INV_Bo~1_combout\ <= NOT \row18|div30|FS|Bo~1_combout\;
\row18|div27|FS|ALT_INV_Bo~0_combout\ <= NOT \row18|div27|FS|Bo~0_combout\;
\row18|div25|FS|ALT_INV_Bo~2_combout\ <= NOT \row18|div25|FS|Bo~2_combout\;
\row18|div25|FS|ALT_INV_Bo~1_combout\ <= NOT \row18|div25|FS|Bo~1_combout\;
\row18|div22|FS|ALT_INV_Bo~0_combout\ <= NOT \row18|div22|FS|Bo~0_combout\;
\row18|div20|FS|ALT_INV_Bo~2_combout\ <= NOT \row18|div20|FS|Bo~2_combout\;
\row18|div20|FS|ALT_INV_Bo~1_combout\ <= NOT \row18|div20|FS|Bo~1_combout\;
\row17|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row17|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row18|div20|FS|ALT_INV_Bo~0_combout\ <= NOT \row18|div20|FS|Bo~0_combout\;
\row17|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row17|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row17|div18|FS|ALT_INV_Bo~0_combout\ <= NOT \row17|div18|FS|Bo~0_combout\;
\row16|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row16|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row17|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row17|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row17|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row17|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row17|div20|FS|ALT_INV_Bo~3_combout\ <= NOT \row17|div20|FS|Bo~3_combout\;
\row17|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row17|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row18|div25|FS|ALT_INV_Bo~0_combout\ <= NOT \row18|div25|FS|Bo~0_combout\;
\row17|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row17|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row17|div23|FS|ALT_INV_Bo~0_combout\ <= NOT \row17|div23|FS|Bo~0_combout\;
\row16|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row16|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row17|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row17|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row17|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row17|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row17|div25|FS|ALT_INV_Bo~3_combout\ <= NOT \row17|div25|FS|Bo~3_combout\;
\row17|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row17|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row18|div30|FS|ALT_INV_Bo~0_combout\ <= NOT \row18|div30|FS|Bo~0_combout\;
\row17|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row17|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row17|div28|FS|ALT_INV_Bo~0_combout\ <= NOT \row17|div28|FS|Bo~0_combout\;
\row16|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row16|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row18|div17|FS|ALT_INV_Bo~0_combout\ <= NOT \row18|div17|FS|Bo~0_combout\;
\row18|div15|FS|ALT_INV_Bo~2_combout\ <= NOT \row18|div15|FS|Bo~2_combout\;
\row18|div15|FS|ALT_INV_Bo~1_combout\ <= NOT \row18|div15|FS|Bo~1_combout\;
\row18|div12|FS|ALT_INV_Bo~0_combout\ <= NOT \row18|div12|FS|Bo~0_combout\;
\row18|div10|FS|ALT_INV_Bo~2_combout\ <= NOT \row18|div10|FS|Bo~2_combout\;
\row18|div10|FS|ALT_INV_Bo~1_combout\ <= NOT \row18|div10|FS|Bo~1_combout\;
\row18|div7|FS|ALT_INV_Bo~0_combout\ <= NOT \row18|div7|FS|Bo~0_combout\;
\row18|div5|FS|ALT_INV_Bo~2_combout\ <= NOT \row18|div5|FS|Bo~2_combout\;
\row18|div5|FS|ALT_INV_Bo~1_combout\ <= NOT \row18|div5|FS|Bo~1_combout\;
\row18|div2|FS|ALT_INV_Bo~0_combout\ <= NOT \row18|div2|FS|Bo~0_combout\;
\row17|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row17|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row17|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row17|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\REG_A|ALT_INV_q\(14) <= NOT \REG_A|q\(14);
\row17|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row17|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row18|div5|FS|ALT_INV_Bo~0_combout\ <= NOT \row18|div5|FS|Bo~0_combout\;
\row16|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row16|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row17|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row17|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row17|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row17|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row17|div3|FS|ALT_INV_Bo~0_combout\ <= NOT \row17|div3|FS|Bo~0_combout\;
\row17|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row17|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row17|div6|FS|ALT_INV_Bo~0_combout\ <= NOT \row17|div6|FS|Bo~0_combout\;
\row18|div10|FS|ALT_INV_Bo~0_combout\ <= NOT \row18|div10|FS|Bo~0_combout\;
\row17|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row17|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row16|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row16|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row17|div8|FS|ALT_INV_Bo~0_combout\ <= NOT \row17|div8|FS|Bo~0_combout\;
\row17|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row17|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row17|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row17|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row17|div10|FS|ALT_INV_Bo~3_combout\ <= NOT \row17|div10|FS|Bo~3_combout\;
\row17|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row17|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row18|div15|FS|ALT_INV_Bo~0_combout\ <= NOT \row18|div15|FS|Bo~0_combout\;
\row17|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row17|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row17|div13|FS|ALT_INV_Bo~0_combout\ <= NOT \row17|div13|FS|Bo~0_combout\;
\row16|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row16|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row17|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row17|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row17|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row17|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row17|div32|FS|ALT_INV_Bo~1_combout\ <= NOT \row17|div32|FS|Bo~1_combout\;
\row17|div32|FS|ALT_INV_Bo~0_combout\ <= NOT \row17|div32|FS|Bo~0_combout\;
\row17|div30|FS|ALT_INV_Bo~2_combout\ <= NOT \row17|div30|FS|Bo~2_combout\;
\row17|div30|FS|ALT_INV_Bo~1_combout\ <= NOT \row17|div30|FS|Bo~1_combout\;
\row17|div27|FS|ALT_INV_Bo~0_combout\ <= NOT \row17|div27|FS|Bo~0_combout\;
\row17|div25|FS|ALT_INV_Bo~2_combout\ <= NOT \row17|div25|FS|Bo~2_combout\;
\row17|div25|FS|ALT_INV_Bo~1_combout\ <= NOT \row17|div25|FS|Bo~1_combout\;
\row17|div22|FS|ALT_INV_Bo~0_combout\ <= NOT \row17|div22|FS|Bo~0_combout\;
\row17|div20|FS|ALT_INV_Bo~2_combout\ <= NOT \row17|div20|FS|Bo~2_combout\;
\row17|div20|FS|ALT_INV_Bo~1_combout\ <= NOT \row17|div20|FS|Bo~1_combout\;
\row17|div17|FS|ALT_INV_Bo~0_combout\ <= NOT \row17|div17|FS|Bo~0_combout\;
\row16|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row16|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row16|div16|FS|ALT_INV_Bo~0_combout\ <= NOT \row16|div16|FS|Bo~0_combout\;
\row16|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row16|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row17|div20|FS|ALT_INV_Bo~0_combout\ <= NOT \row17|div20|FS|Bo~0_combout\;
\row16|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row16|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row16|div18|FS|ALT_INV_Bo~0_combout\ <= NOT \row16|div18|FS|Bo~0_combout\;
\row15|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row15|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row16|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row16|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row16|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row16|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row16|div20|FS|ALT_INV_Bo~3_combout\ <= NOT \row16|div20|FS|Bo~3_combout\;
\row16|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row16|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row17|div25|FS|ALT_INV_Bo~0_combout\ <= NOT \row17|div25|FS|Bo~0_combout\;
\row16|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row16|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row16|div23|FS|ALT_INV_Bo~0_combout\ <= NOT \row16|div23|FS|Bo~0_combout\;
\row15|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row15|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row16|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row16|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row16|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row16|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row16|div25|FS|ALT_INV_Bo~3_combout\ <= NOT \row16|div25|FS|Bo~3_combout\;
\row16|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row16|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row17|div30|FS|ALT_INV_Bo~0_combout\ <= NOT \row17|div30|FS|Bo~0_combout\;
\row16|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row16|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row16|div28|FS|ALT_INV_Bo~0_combout\ <= NOT \row16|div28|FS|Bo~0_combout\;
\row15|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \row15|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\;
\row17|div16|FS|ALT_INV_Bo~0_combout\ <= NOT \row17|div16|FS|Bo~0_combout\;

-- Location: IOOBUF_X82_Y81_N42
\Qout[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(0),
	devoe => ww_devoe,
	o => ww_Qout(0));

-- Location: IOOBUF_X86_Y81_N2
\Qout[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(1),
	devoe => ww_devoe,
	o => ww_Qout(1));

-- Location: IOOBUF_X66_Y0_N76
\Qout[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(2),
	devoe => ww_devoe,
	o => ww_Qout(2));

-- Location: IOOBUF_X68_Y81_N36
\Qout[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(3),
	devoe => ww_devoe,
	o => ww_Qout(3));

-- Location: IOOBUF_X89_Y4_N79
\Qout[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(4),
	devoe => ww_devoe,
	o => ww_Qout(4));

-- Location: IOOBUF_X76_Y81_N19
\Qout[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(5),
	devoe => ww_devoe,
	o => ww_Qout(5));

-- Location: IOOBUF_X74_Y81_N76
\Qout[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(6),
	devoe => ww_devoe,
	o => ww_Qout(6));

-- Location: IOOBUF_X72_Y81_N36
\Qout[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(7),
	devoe => ww_devoe,
	o => ww_Qout(7));

-- Location: IOOBUF_X36_Y0_N2
\Qout[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(8),
	devoe => ww_devoe,
	o => ww_Qout(8));

-- Location: IOOBUF_X89_Y35_N96
\Qout[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(9),
	devoe => ww_devoe,
	o => ww_Qout(9));

-- Location: IOOBUF_X58_Y81_N76
\Qout[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(10),
	devoe => ww_devoe,
	o => ww_Qout(10));

-- Location: IOOBUF_X66_Y81_N42
\Qout[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(11),
	devoe => ww_devoe,
	o => ww_Qout(11));

-- Location: IOOBUF_X68_Y81_N2
\Qout[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(12),
	devoe => ww_devoe,
	o => ww_Qout(12));

-- Location: IOOBUF_X64_Y0_N53
\Qout[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(13),
	devoe => ww_devoe,
	o => ww_Qout(13));

-- Location: IOOBUF_X36_Y0_N36
\Qout[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(14),
	devoe => ww_devoe,
	o => ww_Qout(14));

-- Location: IOOBUF_X60_Y0_N53
\Qout[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(15),
	devoe => ww_devoe,
	o => ww_Qout(15));

-- Location: IOOBUF_X62_Y0_N36
\Qout[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(16),
	devoe => ww_devoe,
	o => ww_Qout(16));

-- Location: IOOBUF_X66_Y81_N93
\Qout[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(17),
	devoe => ww_devoe,
	o => ww_Qout(17));

-- Location: IOOBUF_X62_Y0_N53
\Qout[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(18),
	devoe => ww_devoe,
	o => ww_Qout(18));

-- Location: IOOBUF_X64_Y0_N2
\Qout[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(19),
	devoe => ww_devoe,
	o => ww_Qout(19));

-- Location: IOOBUF_X60_Y0_N19
\Qout[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(20),
	devoe => ww_devoe,
	o => ww_Qout(20));

-- Location: IOOBUF_X56_Y0_N53
\Qout[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(21),
	devoe => ww_devoe,
	o => ww_Qout(21));

-- Location: IOOBUF_X62_Y0_N19
\Qout[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(22),
	devoe => ww_devoe,
	o => ww_Qout(22));

-- Location: IOOBUF_X52_Y81_N36
\Qout[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(23),
	devoe => ww_devoe,
	o => ww_Qout(23));

-- Location: IOOBUF_X40_Y0_N53
\Qout[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(24),
	devoe => ww_devoe,
	o => ww_Qout(24));

-- Location: IOOBUF_X40_Y0_N19
\Qout[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(25),
	devoe => ww_devoe,
	o => ww_Qout(25));

-- Location: IOOBUF_X54_Y0_N36
\Qout[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(26),
	devoe => ww_devoe,
	o => ww_Qout(26));

-- Location: IOOBUF_X32_Y0_N36
\Qout[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(27),
	devoe => ww_devoe,
	o => ww_Qout(27));

-- Location: IOOBUF_X60_Y0_N36
\Qout[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(28),
	devoe => ww_devoe,
	o => ww_Qout(28));

-- Location: IOOBUF_X70_Y81_N53
\Qout[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(29),
	devoe => ww_devoe,
	o => ww_Qout(29));

-- Location: IOOBUF_X60_Y0_N2
\Qout[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(30),
	devoe => ww_devoe,
	o => ww_Qout(30));

-- Location: IOOBUF_X66_Y0_N93
\Qout[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(31),
	devoe => ww_devoe,
	o => ww_Qout(31));

-- Location: IOOBUF_X80_Y81_N19
\Rout[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_X|q\(0),
	devoe => ww_devoe,
	o => ww_Rout(0));

-- Location: IOOBUF_X89_Y8_N22
\Rout[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_X|q\(1),
	devoe => ww_devoe,
	o => ww_Rout(1));

-- Location: IOOBUF_X72_Y0_N19
\Rout[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_X|q\(2),
	devoe => ww_devoe,
	o => ww_Rout(2));

-- Location: IOOBUF_X82_Y81_N93
\Rout[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_X|q\(3),
	devoe => ww_devoe,
	o => ww_Rout(3));

-- Location: IOOBUF_X89_Y36_N39
\Rout[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_X|q\(4),
	devoe => ww_devoe,
	o => ww_Rout(4));

-- Location: IOOBUF_X72_Y0_N36
\Rout[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_X|q\(5),
	devoe => ww_devoe,
	o => ww_Rout(5));

-- Location: IOOBUF_X68_Y0_N36
\Rout[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_X|q\(6),
	devoe => ww_devoe,
	o => ww_Rout(6));

-- Location: IOOBUF_X89_Y6_N56
\Rout[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_X|q\(7),
	devoe => ww_devoe,
	o => ww_Rout(7));

-- Location: IOOBUF_X89_Y9_N5
\Rout[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_X|q\(8),
	devoe => ww_devoe,
	o => ww_Rout(8));

-- Location: IOOBUF_X89_Y8_N39
\Rout[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_X|q\(9),
	devoe => ww_devoe,
	o => ww_Rout(9));

-- Location: IOOBUF_X68_Y0_N53
\Rout[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_X|q\(10),
	devoe => ww_devoe,
	o => ww_Rout(10));

-- Location: IOOBUF_X89_Y6_N5
\Rout[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_X|q\(11),
	devoe => ww_devoe,
	o => ww_Rout(11));

-- Location: IOOBUF_X89_Y4_N96
\Rout[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_X|q\(12),
	devoe => ww_devoe,
	o => ww_Rout(12));

-- Location: IOOBUF_X89_Y8_N5
\Rout[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_X|q\(13),
	devoe => ww_devoe,
	o => ww_Rout(13));

-- Location: IOOBUF_X89_Y6_N39
\Rout[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_X|q\(14),
	devoe => ww_devoe,
	o => ww_Rout(14));

-- Location: IOOBUF_X82_Y81_N59
\Rout[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_X|q\(15),
	devoe => ww_devoe,
	o => ww_Rout(15));

-- Location: IOOBUF_X76_Y81_N36
\Rout[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_X|q\(16),
	devoe => ww_devoe,
	o => ww_Rout(16));

-- Location: IOOBUF_X66_Y81_N76
\Rout[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_X|q\(17),
	devoe => ww_devoe,
	o => ww_Rout(17));

-- Location: IOOBUF_X80_Y81_N53
\Rout[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_X|q\(18),
	devoe => ww_devoe,
	o => ww_Rout(18));

-- Location: IOOBUF_X89_Y6_N22
\Rout[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_X|q\(19),
	devoe => ww_devoe,
	o => ww_Rout(19));

-- Location: IOOBUF_X82_Y81_N76
\Rout[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_X|q\(20),
	devoe => ww_devoe,
	o => ww_Rout(20));

-- Location: IOOBUF_X50_Y81_N76
\Rout[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_X|q\(21),
	devoe => ww_devoe,
	o => ww_Rout(21));

-- Location: IOOBUF_X89_Y9_N39
\Rout[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_X|q\(22),
	devoe => ww_devoe,
	o => ww_Rout(22));

-- Location: IOOBUF_X76_Y81_N2
\Rout[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_X|q\(23),
	devoe => ww_devoe,
	o => ww_Rout(23));

-- Location: IOOBUF_X89_Y9_N56
\Rout[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_X|q\(24),
	devoe => ww_devoe,
	o => ww_Rout(24));

-- Location: IOOBUF_X72_Y0_N53
\Rout[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_X|q\(25),
	devoe => ww_devoe,
	o => ww_Rout(25));

-- Location: IOOBUF_X76_Y81_N53
\Rout[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_X|q\(26),
	devoe => ww_devoe,
	o => ww_Rout(26));

-- Location: IOOBUF_X89_Y37_N39
\Rout[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_X|q\(27),
	devoe => ww_devoe,
	o => ww_Rout(27));

-- Location: IOOBUF_X89_Y9_N22
\Rout[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_X|q\(28),
	devoe => ww_devoe,
	o => ww_Rout(28));

-- Location: IOOBUF_X89_Y4_N45
\Rout[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_X|q\(29),
	devoe => ww_devoe,
	o => ww_Rout(29));

-- Location: IOOBUF_X89_Y35_N79
\Rout[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_X|q\(30),
	devoe => ww_devoe,
	o => ww_Rout(30));

-- Location: IOOBUF_X74_Y81_N93
\Rout[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_X|q\(31),
	devoe => ww_devoe,
	o => ww_Rout(31));

-- Location: IOIBUF_X89_Y35_N61
\clk~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G10
\clk~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \clk~input_o\,
	outclk => \clk~inputCLKENA0_outclk\);

-- Location: IOIBUF_X64_Y81_N1
\Bin[28]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(28),
	o => \Bin[28]~input_o\);

-- Location: IOIBUF_X89_Y35_N44
\clr~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clr,
	o => \clr~input_o\);

-- Location: CLKCTRL_G8
\clr~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \clr~input_o\,
	outclk => \clr~inputCLKENA0_outclk\);

-- Location: IOIBUF_X70_Y0_N1
\ld~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ld,
	o => \ld~input_o\);

-- Location: FF_X63_Y13_N20
\REG_B|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[28]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(28));

-- Location: IOIBUF_X38_Y0_N18
\Bin[29]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(29),
	o => \Bin[29]~input_o\);

-- Location: FF_X63_Y13_N14
\REG_B|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[29]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(29));

-- Location: IOIBUF_X64_Y0_N18
\Bin[31]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(31),
	o => \Bin[31]~input_o\);

-- Location: FF_X63_Y13_N50
\REG_B|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[31]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(31));

-- Location: IOIBUF_X40_Y0_N1
\Bin[30]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(30),
	o => \Bin[30]~input_o\);

-- Location: FF_X62_Y13_N47
\REG_B|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[30]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(30));

-- Location: IOIBUF_X66_Y0_N41
\Bin[27]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(27),
	o => \Bin[27]~input_o\);

-- Location: FF_X64_Y13_N14
\REG_B|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[27]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(27));

-- Location: IOIBUF_X34_Y0_N58
\Bin[26]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(26),
	o => \Bin[26]~input_o\);

-- Location: FF_X64_Y13_N8
\REG_B|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[26]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(26));

-- Location: IOIBUF_X68_Y0_N1
\Bin[22]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(22),
	o => \Bin[22]~input_o\);

-- Location: FF_X64_Y13_N17
\REG_B|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[22]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(22));

-- Location: IOIBUF_X64_Y81_N18
\Bin[20]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(20),
	o => \Bin[20]~input_o\);

-- Location: FF_X64_Y13_N38
\REG_B|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[20]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(20));

-- Location: IOIBUF_X36_Y0_N18
\Bin[18]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(18),
	o => \Bin[18]~input_o\);

-- Location: FF_X63_Y14_N32
\REG_B|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[18]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(18));

-- Location: IOIBUF_X56_Y0_N35
\Bin[19]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(19),
	o => \Bin[19]~input_o\);

-- Location: FF_X62_Y14_N32
\REG_B|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[19]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(19));

-- Location: IOIBUF_X52_Y0_N35
\Bin[17]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(17),
	o => \Bin[17]~input_o\);

-- Location: FF_X63_Y14_N29
\REG_B|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[17]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(17));

-- Location: IOIBUF_X62_Y81_N52
\Bin[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(15),
	o => \Bin[15]~input_o\);

-- Location: FF_X63_Y14_N14
\REG_B|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[15]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(15));

-- Location: IOIBUF_X38_Y0_N52
\Bin[16]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(16),
	o => \Bin[16]~input_o\);

-- Location: FF_X63_Y14_N20
\REG_B|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[16]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(16));

-- Location: IOIBUF_X58_Y0_N41
\Bin[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(14),
	o => \Bin[14]~input_o\);

-- Location: FF_X63_Y14_N50
\REG_B|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[14]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(14));

-- Location: IOIBUF_X62_Y81_N18
\Bin[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(13),
	o => \Bin[13]~input_o\);

-- Location: FF_X62_Y16_N23
\REG_B|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[13]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(13));

-- Location: IOIBUF_X89_Y36_N55
\Bin[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(12),
	o => \Bin[12]~input_o\);

-- Location: FF_X62_Y16_N5
\REG_B|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[12]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(12));

-- Location: IOIBUF_X60_Y81_N18
\Bin[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(9),
	o => \Bin[9]~input_o\);

-- Location: FF_X62_Y13_N32
\REG_B|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[9]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(9));

-- Location: IOIBUF_X32_Y0_N52
\Bin[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(8),
	o => \Bin[8]~input_o\);

-- Location: FF_X61_Y16_N20
\REG_B|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[8]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(8));

-- Location: IOIBUF_X28_Y0_N1
\Bin[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(7),
	o => \Bin[7]~input_o\);

-- Location: FF_X62_Y13_N23
\REG_B|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[7]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(7));

-- Location: IOIBUF_X8_Y0_N18
\Bin[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(4),
	o => \Bin[4]~input_o\);

-- Location: FF_X62_Y15_N35
\REG_B|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[4]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(4));

-- Location: IOIBUF_X80_Y81_N35
\Bin[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(3),
	o => \Bin[3]~input_o\);

-- Location: FF_X62_Y15_N41
\REG_B|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[3]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(3));

-- Location: IOIBUF_X62_Y81_N1
\Bin[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(2),
	o => \Bin[2]~input_o\);

-- Location: FF_X62_Y15_N23
\REG_B|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[2]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(2));

-- Location: IOIBUF_X54_Y0_N18
\Ain[20]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(20),
	o => \Ain[20]~input_o\);

-- Location: FF_X60_Y6_N59
\REG_A|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[20]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(20));

-- Location: IOIBUF_X38_Y0_N35
\Bin[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(1),
	o => \Bin[1]~input_o\);

-- Location: FF_X62_Y13_N2
\REG_B|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[1]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(1));

-- Location: IOIBUF_X50_Y0_N58
\Bin[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(0),
	o => \Bin[0]~input_o\);

-- Location: FF_X62_Y13_N29
\REG_B|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[0]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(0));

-- Location: IOIBUF_X62_Y0_N1
\Ain[19]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(19),
	o => \Ain[19]~input_o\);

-- Location: FF_X63_Y6_N5
\REG_A|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[19]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(19));

-- Location: IOIBUF_X32_Y0_N18
\Bin[25]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(25),
	o => \Bin[25]~input_o\);

-- Location: FF_X64_Y13_N2
\REG_B|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[25]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(25));

-- Location: IOIBUF_X58_Y0_N92
\Bin[21]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(21),
	o => \Bin[21]~input_o\);

-- Location: FF_X64_Y13_N59
\REG_B|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[21]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(21));

-- Location: IOIBUF_X64_Y81_N35
\Bin[24]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(24),
	o => \Bin[24]~input_o\);

-- Location: LABCELL_X64_Y14_N54
\REG_B|q[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG_B|q[24]~feeder_combout\ = ( \Bin[24]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Bin[24]~input_o\,
	combout => \REG_B|q[24]~feeder_combout\);

-- Location: FF_X64_Y14_N56
\REG_B|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \REG_B|q[24]~feeder_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(24));

-- Location: IOIBUF_X50_Y0_N92
\Bin[23]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(23),
	o => \Bin[23]~input_o\);

-- Location: FF_X64_Y13_N29
\REG_B|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[23]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(23));

-- Location: IOIBUF_X50_Y0_N75
\Bin[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(10),
	o => \Bin[10]~input_o\);

-- Location: FF_X61_Y16_N26
\REG_B|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[10]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(10));

-- Location: IOIBUF_X34_Y0_N92
\Bin[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(11),
	o => \Bin[11]~input_o\);

-- Location: FF_X62_Y16_N53
\REG_B|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[11]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(11));

-- Location: IOIBUF_X36_Y0_N52
\Bin[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(5),
	o => \Bin[5]~input_o\);

-- Location: FF_X62_Y13_N8
\REG_B|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[5]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(5));

-- Location: IOIBUF_X66_Y81_N58
\Ain[31]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(31),
	o => \Ain[31]~input_o\);

-- Location: FF_X62_Y13_N38
\REG_A|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[31]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(31));

-- Location: LABCELL_X62_Y13_N39
\row1|div5|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div5|FS|Bo~0_combout\ = ( \REG_B|q\(0) & ( !\REG_B|q\(4) & ( (\REG_A|q\(31) & (!\REG_B|q\(1) & (!\REG_B|q\(2) & !\REG_B|q\(3)))) ) ) ) # ( !\REG_B|q\(0) & ( !\REG_B|q\(4) & ( (!\REG_B|q\(1) & (!\REG_B|q\(2) & !\REG_B|q\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(31),
	datab => \REG_B|ALT_INV_q\(1),
	datac => \REG_B|ALT_INV_q\(2),
	datad => \REG_B|ALT_INV_q\(3),
	datae => \REG_B|ALT_INV_q\(0),
	dataf => \REG_B|ALT_INV_q\(4),
	combout => \row1|div5|FS|Bo~0_combout\);

-- Location: IOIBUF_X58_Y0_N75
\Bin[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(6),
	o => \Bin[6]~input_o\);

-- Location: FF_X62_Y13_N59
\REG_B|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[6]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(6));

-- Location: LABCELL_X62_Y13_N9
\row1|div10|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div10|FS|Bo~0_combout\ = ( !\REG_B|q\(6) & ( !\REG_B|q\(8) & ( (!\REG_B|q\(7) & (!\REG_B|q\(5) & (\row1|div5|FS|Bo~0_combout\ & !\REG_B|q\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(7),
	datab => \REG_B|ALT_INV_q\(5),
	datac => \row1|div5|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(9),
	datae => \REG_B|ALT_INV_q\(6),
	dataf => \REG_B|ALT_INV_q\(8),
	combout => \row1|div10|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y16_N27
\row1|div15|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div15|FS|Bo~0_combout\ = ( !\REG_B|q\(13) & ( \row1|div10|FS|Bo~0_combout\ & ( (!\REG_B|q\(10) & (!\REG_B|q\(14) & (!\REG_B|q\(11) & !\REG_B|q\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datab => \REG_B|ALT_INV_q\(14),
	datac => \REG_B|ALT_INV_q\(11),
	datad => \REG_B|ALT_INV_q\(12),
	datae => \REG_B|ALT_INV_q\(13),
	dataf => \row1|div10|FS|ALT_INV_Bo~0_combout\,
	combout => \row1|div15|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y14_N15
\row1|div20|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div20|FS|Bo~0_combout\ = ( !\REG_B|q\(19) & ( \row1|div15|FS|Bo~0_combout\ & ( (!\REG_B|q\(16) & (!\REG_B|q\(15) & (!\REG_B|q\(18) & !\REG_B|q\(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(16),
	datab => \REG_B|ALT_INV_q\(15),
	datac => \REG_B|ALT_INV_q\(18),
	datad => \REG_B|ALT_INV_q\(17),
	datae => \REG_B|ALT_INV_q\(19),
	dataf => \row1|div15|FS|ALT_INV_Bo~0_combout\,
	combout => \row1|div20|FS|Bo~0_combout\);

-- Location: LABCELL_X64_Y13_N39
\row1|div25|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div25|FS|Bo~0_combout\ = ( !\REG_B|q\(23) & ( \row1|div20|FS|Bo~0_combout\ & ( (!\REG_B|q\(21) & (!\REG_B|q\(22) & (!\REG_B|q\(24) & !\REG_B|q\(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(21),
	datab => \REG_B|ALT_INV_q\(22),
	datac => \REG_B|ALT_INV_q\(24),
	datad => \REG_B|ALT_INV_q\(20),
	datae => \REG_B|ALT_INV_q\(23),
	dataf => \row1|div20|FS|ALT_INV_Bo~0_combout\,
	combout => \row1|div25|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y13_N57
\row1|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row1|div25|FS|Bo~0_combout\ & ( !\REG_B|q\(28) $ (((!\REG_B|q\(25) & (!\REG_B|q\(27) & !\REG_B|q\(26))))) ) ) # ( !\row1|div25|FS|Bo~0_combout\ & ( !\REG_B|q\(28) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101001101010101010100110101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datab => \REG_B|ALT_INV_q\(25),
	datac => \REG_B|ALT_INV_q\(27),
	datad => \REG_B|ALT_INV_q\(26),
	dataf => \row1|div25|FS|ALT_INV_Bo~0_combout\,
	combout => \row1|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y13_N54
\row1|div29|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div29|FS|Bo~0_combout\ = ( \row1|div25|FS|Bo~0_combout\ & ( (!\REG_B|q\(28) & (!\REG_B|q\(25) & (!\REG_B|q\(26) & !\REG_B|q\(27)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datab => \REG_B|ALT_INV_q\(25),
	datac => \REG_B|ALT_INV_q\(26),
	datad => \REG_B|ALT_INV_q\(27),
	dataf => \row1|div25|FS|ALT_INV_Bo~0_combout\,
	combout => \row1|div29|FS|Bo~0_combout\);

-- Location: LABCELL_X64_Y13_N12
\row1|div30|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div30|FS|Bo~0_combout\ = ( !\REG_B|q\(27) & ( \row1|div25|FS|Bo~0_combout\ & ( (!\REG_B|q\(25) & (!\REG_B|q\(26) & (!\REG_B|q\(28) & !\REG_B|q\(29)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(25),
	datab => \REG_B|ALT_INV_q\(26),
	datac => \REG_B|ALT_INV_q\(28),
	datad => \REG_B|ALT_INV_q\(29),
	datae => \REG_B|ALT_INV_q\(27),
	dataf => \row1|div25|FS|ALT_INV_Bo~0_combout\,
	combout => \row1|div30|FS|Bo~0_combout\);

-- Location: LABCELL_X64_Y13_N48
\row1|div26|FS|D\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div26|FS|D~combout\ = ( \row1|div25|FS|Bo~0_combout\ & ( \REG_B|q\(25) ) ) # ( !\row1|div25|FS|Bo~0_combout\ & ( !\REG_B|q\(25) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_B|ALT_INV_q\(25),
	dataf => \row1|div25|FS|ALT_INV_Bo~0_combout\,
	combout => \row1|div26|FS|D~combout\);

-- Location: LABCELL_X64_Y13_N18
\row2|div27|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div27|FS|Bo~0_combout\ = ( \REG_B|q\(26) & ( (!\row1|div26|FS|D~combout\) # ((!\REG_B|q\(31) & (\row1|div30|FS|Bo~0_combout\ & !\REG_B|q\(30)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110010111100001111001011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datab => \row1|div30|FS|ALT_INV_Bo~0_combout\,
	datac => \row1|div26|FS|ALT_INV_D~combout\,
	datad => \REG_B|ALT_INV_q\(30),
	dataf => \REG_B|ALT_INV_q\(26),
	combout => \row2|div27|FS|Bo~0_combout\);

-- Location: LABCELL_X64_Y13_N54
\row1|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \REG_B|q\(31) & ( \row1|div30|FS|Bo~0_combout\ & ( !\REG_B|q\(26) $ (((!\REG_B|q\(25) & \row1|div25|FS|Bo~0_combout\))) ) ) ) # ( !\REG_B|q\(31) & ( 
-- \row1|div30|FS|Bo~0_combout\ & ( (\REG_B|q\(30) & (!\REG_B|q\(26) $ (((!\REG_B|q\(25) & \row1|div25|FS|Bo~0_combout\))))) ) ) ) # ( \REG_B|q\(31) & ( !\row1|div30|FS|Bo~0_combout\ & ( !\REG_B|q\(26) $ (((!\REG_B|q\(25) & \row1|div25|FS|Bo~0_combout\))) ) 
-- ) ) # ( !\REG_B|q\(31) & ( !\row1|div30|FS|Bo~0_combout\ & ( !\REG_B|q\(26) $ (((!\REG_B|q\(25) & \row1|div25|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110001100110110011000110011000001100000001101100110001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(25),
	datab => \REG_B|ALT_INV_q\(26),
	datac => \REG_B|ALT_INV_q\(30),
	datad => \row1|div25|FS|ALT_INV_Bo~0_combout\,
	datae => \REG_B|ALT_INV_q\(31),
	dataf => \row1|div30|FS|ALT_INV_Bo~0_combout\,
	combout => \row1|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y13_N42
\row1|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row1|div25|FS|Bo~0_combout\ & ( !\REG_B|q\(27) $ (((!\REG_B|q\(26) & !\REG_B|q\(25)))) ) ) # ( !\row1|div25|FS|Bo~0_combout\ & ( !\REG_B|q\(27) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000111100110011000011110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(27),
	datac => \REG_B|ALT_INV_q\(26),
	datad => \REG_B|ALT_INV_q\(25),
	dataf => \row1|div25|FS|ALT_INV_Bo~0_combout\,
	combout => \row1|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y14_N21
\row1|div23|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div23|FS|Bo~0_combout\ = ( !\REG_B|q\(21) & ( \row1|div20|FS|Bo~0_combout\ & ( (!\REG_B|q\(20) & !\REG_B|q\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000101000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datac => \REG_B|ALT_INV_q\(22),
	datae => \REG_B|ALT_INV_q\(21),
	dataf => \row1|div20|FS|ALT_INV_Bo~0_combout\,
	combout => \row1|div23|FS|Bo~0_combout\);

-- Location: LABCELL_X64_Y13_N21
\row1|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row1|div23|FS|Bo~0_combout\ & ( (\REG_B|q\(23) & (((!\row1|div30|FS|Bo~0_combout\) # (\REG_B|q\(30))) # (\REG_B|q\(31)))) ) ) # ( !\row1|div23|FS|Bo~0_combout\ & ( 
-- (!\REG_B|q\(23) & (((!\row1|div30|FS|Bo~0_combout\) # (\REG_B|q\(30))) # (\REG_B|q\(31)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111100000000110111110000000000000000110111110000000011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datab => \row1|div30|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(30),
	datad => \REG_B|ALT_INV_q\(23),
	dataf => \row1|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row1|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y13_N3
\row2|div27|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div27|FS|Bo~1_combout\ = ( \row1|div26|FS|D~combout\ & ( (!\REG_B|q\(26) & (((!\row1|div30|FS|Bo~0_combout\) # (\REG_B|q\(30))) # (\REG_B|q\(31)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011010000111100001101000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datab => \row1|div30|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(26),
	datad => \REG_B|ALT_INV_q\(30),
	dataf => \row1|div26|FS|ALT_INV_D~combout\,
	combout => \row2|div27|FS|Bo~1_combout\);

-- Location: LABCELL_X64_Y14_N45
\row1|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row1|div23|FS|Bo~0_combout\ & ( \row1|div30|FS|Bo~0_combout\ & ( (!\REG_B|q\(31) & (\REG_B|q\(30) & (!\REG_B|q\(24) $ (!\REG_B|q\(23))))) # (\REG_B|q\(31) & 
-- (!\REG_B|q\(24) $ ((!\REG_B|q\(23))))) ) ) ) # ( !\row1|div23|FS|Bo~0_combout\ & ( \row1|div30|FS|Bo~0_combout\ & ( (!\REG_B|q\(24) & ((\REG_B|q\(30)) # (\REG_B|q\(31)))) ) ) ) # ( \row1|div23|FS|Bo~0_combout\ & ( !\row1|div30|FS|Bo~0_combout\ & ( 
-- !\REG_B|q\(24) $ (!\REG_B|q\(23)) ) ) ) # ( !\row1|div23|FS|Bo~0_combout\ & ( !\row1|div30|FS|Bo~0_combout\ & ( !\REG_B|q\(24) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010011001100110011000001010101010100000011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \REG_B|ALT_INV_q\(31),
	datad => \REG_B|ALT_INV_q\(30),
	datae => \row1|div23|FS|ALT_INV_Bo~0_combout\,
	dataf => \row1|div30|FS|ALT_INV_Bo~0_combout\,
	combout => \row1|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y14_N39
\row1|div21|FS|D\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div21|FS|D~combout\ = ( \row1|div20|FS|Bo~0_combout\ & ( \REG_B|q\(20) ) ) # ( !\row1|div20|FS|Bo~0_combout\ & ( !\REG_B|q\(20) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_B|ALT_INV_q\(20),
	dataf => \row1|div20|FS|ALT_INV_Bo~0_combout\,
	combout => \row1|div21|FS|D~combout\);

-- Location: LABCELL_X62_Y13_N12
\row2|div22|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div22|FS|Bo~0_combout\ = ( \row1|div21|FS|D~combout\ & ( (!\REG_B|q\(30) & (!\REG_B|q\(31) & (\row1|div30|FS|Bo~0_combout\ & \REG_B|q\(21)))) ) ) # ( !\row1|div21|FS|D~combout\ & ( \REG_B|q\(21) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datab => \REG_B|ALT_INV_q\(31),
	datac => \row1|div30|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(21),
	dataf => \row1|div21|FS|ALT_INV_D~combout\,
	combout => \row2|div22|FS|Bo~0_combout\);

-- Location: LABCELL_X64_Y13_N33
\row1|div23|FS|D\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div23|FS|D~combout\ = ( \row1|div20|FS|Bo~0_combout\ & ( !\REG_B|q\(22) $ (((!\REG_B|q\(21) & !\REG_B|q\(20)))) ) ) # ( !\row1|div20|FS|Bo~0_combout\ & ( !\REG_B|q\(22) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000111100111100000011110011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(21),
	datac => \REG_B|ALT_INV_q\(22),
	datad => \REG_B|ALT_INV_q\(20),
	dataf => \row1|div20|FS|ALT_INV_Bo~0_combout\,
	combout => \row1|div23|FS|D~combout\);

-- Location: LABCELL_X64_Y13_N0
\row1|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row1|div23|FS|D~combout\ & ( ((!\row1|div30|FS|Bo~0_combout\) # (\REG_B|q\(30))) # (\REG_B|q\(31)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011011111110111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datab => \row1|div30|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(30),
	dataf => \row1|div23|FS|ALT_INV_D~combout\,
	combout => \row1|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y14_N30
\row1|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \REG_B|q\(21) & ( \row1|div30|FS|Bo~0_combout\ & ( (!\REG_B|q\(20) & (\row1|div20|FS|Bo~0_combout\ & ((\REG_B|q\(31)) # (\REG_B|q\(30))))) ) ) ) # ( !\REG_B|q\(21) & ( 
-- \row1|div30|FS|Bo~0_combout\ & ( (!\REG_B|q\(20) & (!\row1|div20|FS|Bo~0_combout\ & ((\REG_B|q\(31)) # (\REG_B|q\(30))))) # (\REG_B|q\(20) & (((\REG_B|q\(31)) # (\REG_B|q\(30))))) ) ) ) # ( \REG_B|q\(21) & ( !\row1|div30|FS|Bo~0_combout\ & ( 
-- (!\REG_B|q\(20) & \row1|div20|FS|Bo~0_combout\) ) ) ) # ( !\REG_B|q\(21) & ( !\row1|div30|FS|Bo~0_combout\ & ( (!\row1|div20|FS|Bo~0_combout\) # (\REG_B|q\(20)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011101001000100010001000001101110111010000001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datab => \row1|div20|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(30),
	datad => \REG_B|ALT_INV_q\(31),
	datae => \REG_B|ALT_INV_q\(21),
	dataf => \row1|div30|FS|ALT_INV_Bo~0_combout\,
	combout => \row1|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y14_N45
\row1|div18|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div18|FS|Bo~0_combout\ = ( \row1|div15|FS|Bo~0_combout\ & ( (!\REG_B|q\(16) & (!\REG_B|q\(15) & !\REG_B|q\(17))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(16),
	datac => \REG_B|ALT_INV_q\(15),
	datad => \REG_B|ALT_INV_q\(17),
	dataf => \row1|div15|FS|ALT_INV_Bo~0_combout\,
	combout => \row1|div18|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y14_N9
\row1|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \REG_B|q\(18) & ( (\row1|div18|FS|Bo~0_combout\ & (((!\row1|div30|FS|Bo~0_combout\) # (\REG_B|q\(30))) # (\REG_B|q\(31)))) ) ) # ( !\REG_B|q\(18) & ( 
-- (!\row1|div18|FS|Bo~0_combout\ & (((!\row1|div30|FS|Bo~0_combout\) # (\REG_B|q\(30))) # (\REG_B|q\(31)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001110000111100000111000000001111000001110000111100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datab => \REG_B|ALT_INV_q\(30),
	datac => \row1|div18|FS|ALT_INV_Bo~0_combout\,
	datad => \row1|div30|FS|ALT_INV_Bo~0_combout\,
	dataf => \REG_B|ALT_INV_q\(18),
	combout => \row1|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y13_N30
\row2|div22|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div22|FS|Bo~1_combout\ = ( \row1|div30|FS|Bo~0_combout\ & ( (!\REG_B|q\(21) & (\row1|div21|FS|D~combout\ & ((\REG_B|q\(31)) # (\REG_B|q\(30))))) ) ) # ( !\row1|div30|FS|Bo~0_combout\ & ( (!\REG_B|q\(21) & \row1|div21|FS|D~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000010011000000000001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datab => \REG_B|ALT_INV_q\(21),
	datac => \REG_B|ALT_INV_q\(31),
	datad => \row1|div21|FS|ALT_INV_D~combout\,
	dataf => \row1|div30|FS|ALT_INV_Bo~0_combout\,
	combout => \row2|div22|FS|Bo~1_combout\);

-- Location: LABCELL_X62_Y14_N33
\row1|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row1|div30|FS|Bo~0_combout\ & ( \row1|div18|FS|Bo~0_combout\ & ( (!\REG_B|q\(30) & (\REG_B|q\(31) & (!\REG_B|q\(18) $ (!\REG_B|q\(19))))) # (\REG_B|q\(30) & 
-- (!\REG_B|q\(18) $ ((!\REG_B|q\(19))))) ) ) ) # ( !\row1|div30|FS|Bo~0_combout\ & ( \row1|div18|FS|Bo~0_combout\ & ( !\REG_B|q\(18) $ (!\REG_B|q\(19)) ) ) ) # ( \row1|div30|FS|Bo~0_combout\ & ( !\row1|div18|FS|Bo~0_combout\ & ( (!\REG_B|q\(19) & 
-- ((\REG_B|q\(31)) # (\REG_B|q\(30)))) ) ) ) # ( !\row1|div30|FS|Bo~0_combout\ & ( !\row1|div18|FS|Bo~0_combout\ & ( !\REG_B|q\(19) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100000011001100110001100110011001100000011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(19),
	datac => \REG_B|ALT_INV_q\(30),
	datad => \REG_B|ALT_INV_q\(31),
	datae => \row1|div30|FS|ALT_INV_Bo~0_combout\,
	dataf => \row1|div18|FS|ALT_INV_Bo~0_combout\,
	combout => \row1|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y16_N3
\row1|div16|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div16|FS|Bo~0_combout\ = ( \row1|div15|FS|Bo~0_combout\ & ( !\REG_B|q\(15) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \row1|div15|FS|ALT_INV_Bo~0_combout\,
	dataf => \REG_B|ALT_INV_q\(15),
	combout => \row1|div16|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y14_N6
\row1|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \REG_B|q\(16) & ( (\row1|div16|FS|Bo~0_combout\ & (((!\row1|div30|FS|Bo~0_combout\) # (\REG_B|q\(30))) # (\REG_B|q\(31)))) ) ) # ( !\REG_B|q\(16) & ( 
-- (!\row1|div16|FS|Bo~0_combout\ & (((!\row1|div30|FS|Bo~0_combout\) # (\REG_B|q\(30))) # (\REG_B|q\(31)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001110000111100000111000000001111000001110000111100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datab => \REG_B|ALT_INV_q\(30),
	datac => \row1|div16|FS|ALT_INV_Bo~0_combout\,
	datad => \row1|div30|FS|ALT_INV_Bo~0_combout\,
	dataf => \REG_B|ALT_INV_q\(16),
	combout => \row1|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y14_N21
\row1|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row1|div16|FS|Bo~0_combout\ & ( \row1|div30|FS|Bo~0_combout\ & ( (!\REG_B|q\(31) & (\REG_B|q\(30) & (!\REG_B|q\(16) $ (!\REG_B|q\(17))))) # (\REG_B|q\(31) & 
-- (!\REG_B|q\(16) $ (((!\REG_B|q\(17)))))) ) ) ) # ( !\row1|div16|FS|Bo~0_combout\ & ( \row1|div30|FS|Bo~0_combout\ & ( (!\REG_B|q\(17) & ((\REG_B|q\(30)) # (\REG_B|q\(31)))) ) ) ) # ( \row1|div16|FS|Bo~0_combout\ & ( !\row1|div30|FS|Bo~0_combout\ & ( 
-- !\REG_B|q\(16) $ (!\REG_B|q\(17)) ) ) ) # ( !\row1|div16|FS|Bo~0_combout\ & ( !\row1|div30|FS|Bo~0_combout\ & ( !\REG_B|q\(17) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000010101011010101000111111000000000001010100101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(16),
	datab => \REG_B|ALT_INV_q\(31),
	datac => \REG_B|ALT_INV_q\(30),
	datad => \REG_B|ALT_INV_q\(17),
	datae => \row1|div16|FS|ALT_INV_Bo~0_combout\,
	dataf => \row1|div30|FS|ALT_INV_Bo~0_combout\,
	combout => \row1|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y16_N39
\row1|div16|FS|D\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div16|FS|D~combout\ = ( \row1|div15|FS|Bo~0_combout\ & ( \REG_B|q\(15) ) ) # ( !\row1|div15|FS|Bo~0_combout\ & ( !\REG_B|q\(15) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \row1|div15|FS|ALT_INV_Bo~0_combout\,
	dataf => \REG_B|ALT_INV_q\(15),
	combout => \row1|div16|FS|D~combout\);

-- Location: LABCELL_X63_Y14_N36
\row2|div17|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div17|FS|Bo~0_combout\ = ( \row1|div30|FS|Bo~0_combout\ & ( (\REG_B|q\(16) & ((!\row1|div16|FS|D~combout\) # ((!\REG_B|q\(30) & !\REG_B|q\(31))))) ) ) # ( !\row1|div30|FS|Bo~0_combout\ & ( (\REG_B|q\(16) & !\row1|div16|FS|D~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101010000000101010101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(16),
	datab => \REG_B|ALT_INV_q\(30),
	datac => \REG_B|ALT_INV_q\(31),
	datad => \row1|div16|FS|ALT_INV_D~combout\,
	dataf => \row1|div30|FS|ALT_INV_Bo~0_combout\,
	combout => \row2|div17|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y14_N3
\row2|div17|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div17|FS|Bo~1_combout\ = ( \row1|div16|FS|D~combout\ & ( \row1|div30|FS|Bo~0_combout\ & ( (!\REG_B|q\(16) & ((\REG_B|q\(31)) # (\REG_B|q\(30)))) ) ) ) # ( \row1|div16|FS|D~combout\ & ( !\row1|div30|FS|Bo~0_combout\ & ( !\REG_B|q\(16) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datac => \REG_B|ALT_INV_q\(31),
	datad => \REG_B|ALT_INV_q\(16),
	datae => \row1|div16|FS|ALT_INV_D~combout\,
	dataf => \row1|div30|FS|ALT_INV_Bo~0_combout\,
	combout => \row2|div17|FS|Bo~1_combout\);

-- Location: LABCELL_X62_Y13_N42
\row1|div13|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div13|FS|Bo~0_combout\ = ( \row1|div10|FS|Bo~0_combout\ & ( (!\REG_B|q\(11) & (!\REG_B|q\(10) & !\REG_B|q\(12))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(11),
	datac => \REG_B|ALT_INV_q\(10),
	datad => \REG_B|ALT_INV_q\(12),
	dataf => \row1|div10|FS|ALT_INV_Bo~0_combout\,
	combout => \row1|div13|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y14_N51
\row1|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row1|div30|FS|Bo~0_combout\ & ( \row1|div13|FS|Bo~0_combout\ & ( (!\REG_B|q\(30) & (\REG_B|q\(31) & (!\REG_B|q\(14) $ (!\REG_B|q\(13))))) # (\REG_B|q\(30) & 
-- (!\REG_B|q\(14) $ ((!\REG_B|q\(13))))) ) ) ) # ( !\row1|div30|FS|Bo~0_combout\ & ( \row1|div13|FS|Bo~0_combout\ & ( !\REG_B|q\(14) $ (!\REG_B|q\(13)) ) ) ) # ( \row1|div30|FS|Bo~0_combout\ & ( !\row1|div13|FS|Bo~0_combout\ & ( (!\REG_B|q\(14) & 
-- ((\REG_B|q\(31)) # (\REG_B|q\(30)))) ) ) ) # ( !\row1|div30|FS|Bo~0_combout\ & ( !\row1|div13|FS|Bo~0_combout\ & ( !\REG_B|q\(14) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010000010101010101001100110011001100000011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \REG_B|ALT_INV_q\(30),
	datad => \REG_B|ALT_INV_q\(31),
	datae => \row1|div30|FS|ALT_INV_Bo~0_combout\,
	dataf => \row1|div13|FS|ALT_INV_Bo~0_combout\,
	combout => \row1|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y16_N24
\row1|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row1|div30|FS|Bo~0_combout\ & ( (!\REG_B|q\(30) & (\REG_B|q\(31) & (!\row1|div13|FS|Bo~0_combout\ $ (\REG_B|q\(13))))) # (\REG_B|q\(30) & ((!\row1|div13|FS|Bo~0_combout\ 
-- $ (\REG_B|q\(13))))) ) ) # ( !\row1|div30|FS|Bo~0_combout\ & ( !\row1|div13|FS|Bo~0_combout\ $ (\REG_B|q\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111101110000000001110111000000000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datab => \REG_B|ALT_INV_q\(31),
	datac => \row1|div13|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(13),
	dataf => \row1|div30|FS|ALT_INV_Bo~0_combout\,
	combout => \row1|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y16_N48
\row1|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row1|div10|FS|Bo~0_combout\ & ( \row1|div30|FS|Bo~0_combout\ & ( (!\REG_B|q\(30) & (\REG_B|q\(31) & (!\REG_B|q\(11) $ (!\REG_B|q\(10))))) # (\REG_B|q\(30) & 
-- (!\REG_B|q\(11) $ ((!\REG_B|q\(10))))) ) ) ) # ( !\row1|div10|FS|Bo~0_combout\ & ( \row1|div30|FS|Bo~0_combout\ & ( (!\REG_B|q\(11) & ((\REG_B|q\(31)) # (\REG_B|q\(30)))) ) ) ) # ( \row1|div10|FS|Bo~0_combout\ & ( !\row1|div30|FS|Bo~0_combout\ & ( 
-- !\REG_B|q\(11) $ (!\REG_B|q\(10)) ) ) ) # ( !\row1|div10|FS|Bo~0_combout\ & ( !\row1|div30|FS|Bo~0_combout\ & ( !\REG_B|q\(11) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010011001100110011000001010101010100000011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(11),
	datab => \REG_B|ALT_INV_q\(10),
	datac => \REG_B|ALT_INV_q\(30),
	datad => \REG_B|ALT_INV_q\(31),
	datae => \row1|div10|FS|ALT_INV_Bo~0_combout\,
	dataf => \row1|div30|FS|ALT_INV_Bo~0_combout\,
	combout => \row1|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y13_N21
\row1|div11|FS|D\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div11|FS|D~combout\ = ( \REG_B|q\(10) & ( \row1|div10|FS|Bo~0_combout\ ) ) # ( !\REG_B|q\(10) & ( !\row1|div10|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row1|div10|FS|ALT_INV_Bo~0_combout\,
	dataf => \REG_B|ALT_INV_q\(10),
	combout => \row1|div11|FS|D~combout\);

-- Location: LABCELL_X62_Y16_N15
\row2|div12|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div12|FS|Bo~0_combout\ = ( \row1|div30|FS|Bo~0_combout\ & ( (\REG_B|q\(11) & ((!\row1|div11|FS|D~combout\) # ((!\REG_B|q\(31) & !\REG_B|q\(30))))) ) ) # ( !\row1|div30|FS|Bo~0_combout\ & ( (\REG_B|q\(11) & !\row1|div11|FS|D~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001010100010001000101010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(11),
	datab => \row1|div11|FS|ALT_INV_D~combout\,
	datac => \REG_B|ALT_INV_q\(31),
	datad => \REG_B|ALT_INV_q\(30),
	dataf => \row1|div30|FS|ALT_INV_Bo~0_combout\,
	combout => \row2|div12|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y16_N57
\row1|div13|FS|D\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div13|FS|D~combout\ = ( \REG_B|q\(11) & ( !\REG_B|q\(12) ) ) # ( !\REG_B|q\(11) & ( !\REG_B|q\(12) $ (((!\REG_B|q\(10) & \row1|div10|FS|Bo~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100001010111101010000101011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datac => \row1|div10|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(12),
	dataf => \REG_B|ALT_INV_q\(11),
	combout => \row1|div13|FS|D~combout\);

-- Location: LABCELL_X62_Y16_N45
\row1|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row1|div30|FS|Bo~0_combout\ & ( (\row1|div13|FS|D~combout\ & ((\REG_B|q\(30)) # (\REG_B|q\(31)))) ) ) # ( !\row1|div30|FS|Bo~0_combout\ & ( \row1|div13|FS|D~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000101000011110000010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datac => \row1|div13|FS|ALT_INV_D~combout\,
	datad => \REG_B|ALT_INV_q\(30),
	dataf => \row1|div30|FS|ALT_INV_Bo~0_combout\,
	combout => \row1|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y16_N27
\row2|div12|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div12|FS|Bo~1_combout\ = ( \row1|div30|FS|Bo~0_combout\ & ( (!\REG_B|q\(11) & (\row1|div11|FS|D~combout\ & ((\REG_B|q\(31)) # (\REG_B|q\(30))))) ) ) # ( !\row1|div30|FS|Bo~0_combout\ & ( (!\REG_B|q\(11) & \row1|div11|FS|D~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000011100000000000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datab => \REG_B|ALT_INV_q\(31),
	datac => \REG_B|ALT_INV_q\(11),
	datad => \row1|div11|FS|ALT_INV_D~combout\,
	dataf => \row1|div30|FS|ALT_INV_Bo~0_combout\,
	combout => \row2|div12|FS|Bo~1_combout\);

-- Location: LABCELL_X62_Y13_N51
\row1|div8|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div8|FS|Bo~0_combout\ = ( \row1|div5|FS|Bo~0_combout\ & ( (!\REG_B|q\(6) & (!\REG_B|q\(5) & !\REG_B|q\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(6),
	datac => \REG_B|ALT_INV_q\(5),
	datad => \REG_B|ALT_INV_q\(7),
	dataf => \row1|div5|FS|ALT_INV_Bo~0_combout\,
	combout => \row1|div8|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y13_N33
\row1|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \REG_B|q\(8) & ( \row1|div30|FS|Bo~0_combout\ & ( (!\REG_B|q\(9) & ((\REG_B|q\(30)) # (\REG_B|q\(31)))) ) ) ) # ( !\REG_B|q\(8) & ( \row1|div30|FS|Bo~0_combout\ & ( 
-- (!\REG_B|q\(31) & (\REG_B|q\(30) & (!\REG_B|q\(9) $ (\row1|div8|FS|Bo~0_combout\)))) # (\REG_B|q\(31) & ((!\REG_B|q\(9) $ (\row1|div8|FS|Bo~0_combout\)))) ) ) ) # ( \REG_B|q\(8) & ( !\row1|div30|FS|Bo~0_combout\ & ( !\REG_B|q\(9) ) ) ) # ( !\REG_B|q\(8) & 
-- ( !\row1|div30|FS|Bo~0_combout\ & ( !\REG_B|q\(9) $ (\row1|div8|FS|Bo~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100001111000001110000000001110111000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datab => \REG_B|ALT_INV_q\(30),
	datac => \REG_B|ALT_INV_q\(9),
	datad => \row1|div8|FS|ALT_INV_Bo~0_combout\,
	datae => \REG_B|ALT_INV_q\(8),
	dataf => \row1|div30|FS|ALT_INV_Bo~0_combout\,
	combout => \row1|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y13_N15
\row1|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row1|div30|FS|Bo~0_combout\ & ( (!\REG_B|q\(30) & (\REG_B|q\(31) & (!\REG_B|q\(8) $ (\row1|div8|FS|Bo~0_combout\)))) # (\REG_B|q\(30) & ((!\REG_B|q\(8) $ 
-- (\row1|div8|FS|Bo~0_combout\)))) ) ) # ( !\row1|div30|FS|Bo~0_combout\ & ( !\REG_B|q\(8) $ (\row1|div8|FS|Bo~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111101110000000001110111000000000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datab => \REG_B|ALT_INV_q\(31),
	datac => \REG_B|ALT_INV_q\(8),
	datad => \row1|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row1|div30|FS|ALT_INV_Bo~0_combout\,
	combout => \row1|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y13_N57
\row1|div6|FS|D\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div6|FS|D~combout\ = ( \row1|div5|FS|Bo~0_combout\ & ( \REG_B|q\(5) ) ) # ( !\row1|div5|FS|Bo~0_combout\ & ( !\REG_B|q\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(5),
	dataf => \row1|div5|FS|ALT_INV_Bo~0_combout\,
	combout => \row1|div6|FS|D~combout\);

-- Location: LABCELL_X62_Y15_N3
\row2|div7|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div7|FS|Bo~0_combout\ = ( \row1|div30|FS|Bo~0_combout\ & ( (\REG_B|q\(6) & ((!\row1|div6|FS|D~combout\) # ((!\REG_B|q\(30) & !\REG_B|q\(31))))) ) ) # ( !\row1|div30|FS|Bo~0_combout\ & ( (\REG_B|q\(6) & !\row1|div6|FS|D~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000010000000111100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datab => \REG_B|ALT_INV_q\(31),
	datac => \REG_B|ALT_INV_q\(6),
	datad => \row1|div6|FS|ALT_INV_D~combout\,
	dataf => \row1|div30|FS|ALT_INV_Bo~0_combout\,
	combout => \row2|div7|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y16_N54
\row1|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \REG_B|q\(30) & ( \row1|div30|FS|Bo~0_combout\ & ( !\REG_B|q\(6) $ (((!\REG_B|q\(5) & \row1|div5|FS|Bo~0_combout\))) ) ) ) # ( !\REG_B|q\(30) & ( 
-- \row1|div30|FS|Bo~0_combout\ & ( (\REG_B|q\(31) & (!\REG_B|q\(6) $ (((!\REG_B|q\(5) & \row1|div5|FS|Bo~0_combout\))))) ) ) ) # ( \REG_B|q\(30) & ( !\row1|div30|FS|Bo~0_combout\ & ( !\REG_B|q\(6) $ (((!\REG_B|q\(5) & \row1|div5|FS|Bo~0_combout\))) ) ) ) # 
-- ( !\REG_B|q\(30) & ( !\row1|div30|FS|Bo~0_combout\ & ( !\REG_B|q\(6) $ (((!\REG_B|q\(5) & \row1|div5|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000111100110011000011110001000100000101001100110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datab => \REG_B|ALT_INV_q\(6),
	datac => \REG_B|ALT_INV_q\(5),
	datad => \row1|div5|FS|ALT_INV_Bo~0_combout\,
	datae => \REG_B|ALT_INV_q\(30),
	dataf => \row1|div30|FS|ALT_INV_Bo~0_combout\,
	combout => \row1|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y15_N42
\row1|div3|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div3|FS|Bo~0_combout\ = ( !\REG_B|q\(1) & ( (!\REG_B|q\(2) & ((!\REG_B|q\(0)) # (\REG_A|q\(31)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000001010101010100000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(2),
	datac => \REG_A|ALT_INV_q\(31),
	datad => \REG_B|ALT_INV_q\(0),
	dataf => \REG_B|ALT_INV_q\(1),
	combout => \row1|div3|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y15_N18
\row1|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row1|div3|FS|Bo~0_combout\ & ( \row1|div30|FS|Bo~0_combout\ & ( (!\REG_B|q\(30) & (\REG_B|q\(31) & (!\REG_B|q\(4) $ (!\REG_B|q\(3))))) # (\REG_B|q\(30) & (!\REG_B|q\(4) $ 
-- ((!\REG_B|q\(3))))) ) ) ) # ( !\row1|div3|FS|Bo~0_combout\ & ( \row1|div30|FS|Bo~0_combout\ & ( (!\REG_B|q\(4) & ((\REG_B|q\(31)) # (\REG_B|q\(30)))) ) ) ) # ( \row1|div3|FS|Bo~0_combout\ & ( !\row1|div30|FS|Bo~0_combout\ & ( !\REG_B|q\(4) $ 
-- (!\REG_B|q\(3)) ) ) ) # ( !\row1|div3|FS|Bo~0_combout\ & ( !\row1|div30|FS|Bo~0_combout\ & ( !\REG_B|q\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010011001100110011000001010101010100000011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \REG_B|ALT_INV_q\(30),
	datad => \REG_B|ALT_INV_q\(31),
	datae => \row1|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row1|div30|FS|ALT_INV_Bo~0_combout\,
	combout => \row1|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y13_N54
\row2|div7|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div7|FS|Bo~1_combout\ = ( \row1|div30|FS|Bo~0_combout\ & ( (!\REG_B|q\(6) & (\row1|div6|FS|D~combout\ & ((\REG_B|q\(30)) # (\REG_B|q\(31))))) ) ) # ( !\row1|div30|FS|Bo~0_combout\ & ( (!\REG_B|q\(6) & \row1|div6|FS|D~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000000100000011000000010000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datab => \REG_B|ALT_INV_q\(6),
	datac => \row1|div6|FS|ALT_INV_D~combout\,
	datad => \REG_B|ALT_INV_q\(30),
	dataf => \row1|div30|FS|ALT_INV_Bo~0_combout\,
	combout => \row2|div7|FS|Bo~1_combout\);

-- Location: LABCELL_X62_Y15_N0
\row1|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row1|div30|FS|Bo~0_combout\ & ( (!\REG_B|q\(30) & (\REG_B|q\(31) & (!\REG_B|q\(3) $ (\row1|div3|FS|Bo~0_combout\)))) # (\REG_B|q\(30) & ((!\REG_B|q\(3) $ 
-- (\row1|div3|FS|Bo~0_combout\)))) ) ) # ( !\row1|div30|FS|Bo~0_combout\ & ( !\REG_B|q\(3) $ (\row1|div3|FS|Bo~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111101110000000001110111000000000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datab => \REG_B|ALT_INV_q\(31),
	datac => \REG_B|ALT_INV_q\(3),
	datad => \row1|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row1|div30|FS|ALT_INV_Bo~0_combout\,
	combout => \row1|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: IOIBUF_X52_Y0_N52
\Ain[30]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(30),
	o => \Ain[30]~input_o\);

-- Location: FF_X64_Y15_N5
\REG_A|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[30]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(30));

-- Location: LABCELL_X64_Y15_N24
\row2|div2|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div2|FS|Bo~0_combout\ = ( \REG_B|q\(1) & ( \REG_B|q\(0) & ( !\REG_A|q\(30) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_A|ALT_INV_q\(30),
	datae => \REG_B|ALT_INV_q\(1),
	dataf => \REG_B|ALT_INV_q\(0),
	combout => \row2|div2|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y13_N51
\row1|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \REG_A|q\(31) & ( \row1|div30|FS|Bo~0_combout\ & ( (\REG_B|q\(1) & ((\REG_B|q\(30)) # (\REG_B|q\(31)))) ) ) ) # ( !\REG_A|q\(31) & ( \row1|div30|FS|Bo~0_combout\ & ( 
-- (!\REG_B|q\(31) & (\REG_B|q\(30) & (!\REG_B|q\(0) $ (!\REG_B|q\(1))))) # (\REG_B|q\(31) & (!\REG_B|q\(0) $ (((!\REG_B|q\(1)))))) ) ) ) # ( \REG_A|q\(31) & ( !\row1|div30|FS|Bo~0_combout\ & ( \REG_B|q\(1) ) ) ) # ( !\REG_A|q\(31) & ( 
-- !\row1|div30|FS|Bo~0_combout\ & ( !\REG_B|q\(0) $ (!\REG_B|q\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100000000001111111100010011010011000000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datab => \REG_B|ALT_INV_q\(0),
	datac => \REG_B|ALT_INV_q\(30),
	datad => \REG_B|ALT_INV_q\(1),
	datae => \REG_A|ALT_INV_q\(31),
	dataf => \row1|div30|FS|ALT_INV_Bo~0_combout\,
	combout => \row1|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y13_N45
\row2|div2|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div2|FS|Bo~1_combout\ = ( \REG_A|q\(30) & ( !\REG_B|q\(1) ) ) # ( !\REG_A|q\(30) & ( (!\REG_B|q\(0) & !\REG_B|q\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(0),
	datac => \REG_B|ALT_INV_q\(1),
	dataf => \REG_A|ALT_INV_q\(30),
	combout => \row2|div2|FS|Bo~1_combout\);

-- Location: LABCELL_X62_Y13_N3
\row2|div2|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div2|FS|Bo~2_combout\ = ( !\row2|div2|FS|Bo~1_combout\ & ( \row1|div30|FS|Bo~0_combout\ & ( !\REG_A|q\(31) $ (((\REG_B|q\(0) & ((\REG_B|q\(31)) # (\REG_B|q\(30)))))) ) ) ) # ( !\row2|div2|FS|Bo~1_combout\ & ( !\row1|div30|FS|Bo~0_combout\ & ( 
-- !\REG_A|q\(31) $ (\REG_B|q\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101001010101000000000000000010101010100101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(31),
	datab => \REG_B|ALT_INV_q\(30),
	datac => \REG_B|ALT_INV_q\(31),
	datad => \REG_B|ALT_INV_q\(0),
	datae => \row2|div2|FS|ALT_INV_Bo~1_combout\,
	dataf => \row1|div30|FS|ALT_INV_Bo~0_combout\,
	combout => \row2|div2|FS|Bo~2_combout\);

-- Location: LABCELL_X62_Y13_N27
\row1|div3|FS|D\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div3|FS|D~combout\ = ( \REG_B|q\(1) & ( !\REG_B|q\(2) ) ) # ( !\REG_B|q\(1) & ( !\REG_B|q\(2) $ (((!\REG_B|q\(0)) # (\REG_A|q\(31)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110100101000011111010010111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(31),
	datac => \REG_B|ALT_INV_q\(2),
	datad => \REG_B|ALT_INV_q\(0),
	dataf => \REG_B|ALT_INV_q\(1),
	combout => \row1|div3|FS|D~combout\);

-- Location: LABCELL_X62_Y13_N48
\row1|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row1|div30|FS|Bo~0_combout\ & ( (\row1|div3|FS|D~combout\ & ((\REG_B|q\(30)) # (\REG_B|q\(31)))) ) ) # ( !\row1|div30|FS|Bo~0_combout\ & ( \row1|div3|FS|D~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000011001100110000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row1|div3|FS|ALT_INV_D~combout\,
	datac => \REG_B|ALT_INV_q\(31),
	datad => \REG_B|ALT_INV_q\(30),
	dataf => \row1|div30|FS|ALT_INV_Bo~0_combout\,
	combout => \row1|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y15_N30
\row2|div4|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div4|FS|Bo~0_combout\ = ( \row2|div2|FS|Bo~2_combout\ & ( \row1|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\REG_B|q\(3)) # ((!\REG_B|q\(2) & 
-- \row1|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row2|div2|FS|Bo~2_combout\ & ( \row1|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\REG_B|q\(3)) # ((!\REG_B|q\(2) & 
-- ((!\row2|div2|FS|Bo~0_combout\) # (\row1|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(2) & (!\row2|div2|FS|Bo~0_combout\ & \row1|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) 
-- ) # ( \row2|div2|FS|Bo~2_combout\ & ( !\row1|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\REG_B|q\(2) & (\row1|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(3))) ) ) ) # ( 
-- !\row2|div2|FS|Bo~2_combout\ & ( !\row1|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\REG_B|q\(3) & ((!\REG_B|q\(2) & ((!\row2|div2|FS|Bo~0_combout\) # 
-- (\row1|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(2) & (!\row2|div2|FS|Bo~0_combout\ & \row1|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111000000000000010100000000011111111100011101111111100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(2),
	datab => \row2|div2|FS|ALT_INV_Bo~0_combout\,
	datac => \row1|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(3),
	datae => \row2|div2|FS|ALT_INV_Bo~2_combout\,
	dataf => \row1|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row2|div4|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y15_N36
\row2|div7|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div7|FS|Bo~2_combout\ = ( \row1|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row2|div4|FS|Bo~0_combout\ & ( (\REG_B|q\(5) & (!\row1|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row2|div7|FS|Bo~1_combout\)) ) ) ) # ( !\row1|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row2|div4|FS|Bo~0_combout\ & ( (!\row2|div7|FS|Bo~1_combout\ & ((!\REG_B|q\(4) & (\REG_B|q\(5) & 
-- !\row1|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(4) & ((!\row1|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(5)))))) ) ) ) # ( 
-- \row1|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row2|div4|FS|Bo~0_combout\ & ( (!\row2|div7|FS|Bo~1_combout\ & ((!\REG_B|q\(4) & (\REG_B|q\(5) & 
-- !\row1|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(4) & ((!\row1|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(5)))))) ) ) ) # ( 
-- !\row1|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row2|div4|FS|Bo~0_combout\ & ( (!\row2|div7|FS|Bo~1_combout\ & ((!\row1|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(5)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001100000000011100010000000001110001000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(5),
	datac => \row1|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row2|div7|FS|ALT_INV_Bo~1_combout\,
	datae => \row1|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row2|div4|FS|ALT_INV_Bo~0_combout\,
	combout => \row2|div7|FS|Bo~2_combout\);

-- Location: LABCELL_X62_Y13_N18
\row1|div8|FS|D\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div8|FS|D~combout\ = ( \row1|div5|FS|Bo~0_combout\ & ( !\REG_B|q\(7) $ (((!\REG_B|q\(5) & !\REG_B|q\(6)))) ) ) # ( !\row1|div5|FS|Bo~0_combout\ & ( !\REG_B|q\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000111100111100000011110011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(5),
	datac => \REG_B|ALT_INV_q\(7),
	datad => \REG_B|ALT_INV_q\(6),
	dataf => \row1|div5|FS|ALT_INV_Bo~0_combout\,
	combout => \row1|div8|FS|D~combout\);

-- Location: LABCELL_X62_Y13_N24
\row1|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row1|div30|FS|Bo~0_combout\ & ( (\row1|div8|FS|D~combout\ & ((\REG_B|q\(31)) # (\REG_B|q\(30)))) ) ) # ( !\row1|div30|FS|Bo~0_combout\ & ( \row1|div8|FS|D~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000011000011110000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(30),
	datac => \row1|div8|FS|ALT_INV_D~combout\,
	datad => \REG_B|ALT_INV_q\(31),
	dataf => \row1|div30|FS|ALT_INV_Bo~0_combout\,
	combout => \row1|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y16_N21
\row2|div9|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div9|FS|Bo~0_combout\ = ( \row2|div7|FS|Bo~2_combout\ & ( \row1|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\REG_B|q\(8)) # ((!\REG_B|q\(7) & 
-- \row1|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row2|div7|FS|Bo~2_combout\ & ( \row1|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\REG_B|q\(8)) # ((!\REG_B|q\(7) & 
-- ((!\row2|div7|FS|Bo~0_combout\) # (\row1|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(7) & (!\row2|div7|FS|Bo~0_combout\ & \row1|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) 
-- ) # ( \row2|div7|FS|Bo~2_combout\ & ( !\row1|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\REG_B|q\(8) & (!\REG_B|q\(7) & \row1|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row2|div7|FS|Bo~2_combout\ & ( !\row1|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\REG_B|q\(8) & ((!\REG_B|q\(7) & ((!\row2|div7|FS|Bo~0_combout\) # 
-- (\row1|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(7) & (!\row2|div7|FS|Bo~0_combout\ & \row1|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010101000000000001000100011101010111111101010101011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(7),
	datac => \row2|div7|FS|ALT_INV_Bo~0_combout\,
	datad => \row1|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row2|div7|FS|ALT_INV_Bo~2_combout\,
	dataf => \row1|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row2|div9|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y16_N18
\row2|div12|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div12|FS|Bo~2_combout\ = ( \row1|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row2|div9|FS|Bo~0_combout\ & ( (!\row2|div12|FS|Bo~1_combout\ & (\REG_B|q\(10) & 
-- !\row1|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row1|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row2|div9|FS|Bo~0_combout\ & ( (!\row2|div12|FS|Bo~1_combout\ & 
-- ((!\REG_B|q\(10) & (!\row1|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(9))) # (\REG_B|q\(10) & ((!\row1|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(9)))))) ) ) ) # ( 
-- \row1|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row2|div9|FS|Bo~0_combout\ & ( (!\row2|div12|FS|Bo~1_combout\ & ((!\REG_B|q\(10) & (!\row1|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \REG_B|q\(9))) # (\REG_B|q\(10) & ((!\row1|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(9)))))) ) ) ) # ( !\row1|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row2|div9|FS|Bo~0_combout\ & ( (!\row2|div12|FS|Bo~1_combout\ & ((!\row1|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(10)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001010100010001000001010001000100000101000100010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row2|div12|FS|ALT_INV_Bo~1_combout\,
	datab => \REG_B|ALT_INV_q\(10),
	datac => \row1|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(9),
	datae => \row1|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row2|div9|FS|ALT_INV_Bo~0_combout\,
	combout => \row2|div12|FS|Bo~2_combout\);

-- Location: LABCELL_X62_Y16_N0
\row2|div14|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div14|FS|Bo~0_combout\ = ( \row1|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row2|div12|FS|Bo~2_combout\ & ( (!\REG_B|q\(13)) # ((!\REG_B|q\(12) & 
-- \row1|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row1|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row2|div12|FS|Bo~2_combout\ & ( (!\REG_B|q\(13) & (!\REG_B|q\(12) & 
-- \row1|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \row1|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row2|div12|FS|Bo~2_combout\ & ( (!\REG_B|q\(13)) # ((!\REG_B|q\(12) & 
-- ((!\row2|div12|FS|Bo~0_combout\) # (\row1|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(12) & (\row1|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row2|div12|FS|Bo~0_combout\))) 
-- ) ) ) # ( !\row1|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row2|div12|FS|Bo~2_combout\ & ( (!\REG_B|q\(13) & ((!\REG_B|q\(12) & ((!\row2|div12|FS|Bo~0_combout\) # 
-- (\row1|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(12) & (\row1|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row2|div12|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101000001000111011111010111000001000000010001010111010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(12),
	datac => \row1|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row2|div12|FS|ALT_INV_Bo~0_combout\,
	datae => \row1|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row2|div12|FS|ALT_INV_Bo~2_combout\,
	combout => \row2|div14|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y14_N24
\row2|div17|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div17|FS|Bo~2_combout\ = ( \row1|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row2|div14|FS|Bo~0_combout\ & ( (!\row2|div17|FS|Bo~1_combout\ & 
-- (!\row1|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(15))) ) ) ) # ( !\row1|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row2|div14|FS|Bo~0_combout\ & ( 
-- (!\row2|div17|FS|Bo~1_combout\ & ((!\REG_B|q\(14) & (!\row1|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(15))) # (\REG_B|q\(14) & 
-- ((!\row1|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(15)))))) ) ) ) # ( \row1|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row2|div14|FS|Bo~0_combout\ & ( 
-- (!\row2|div17|FS|Bo~1_combout\ & ((!\REG_B|q\(14) & (!\row1|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(15))) # (\REG_B|q\(14) & 
-- ((!\row1|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(15)))))) ) ) ) # ( !\row1|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row2|div14|FS|Bo~0_combout\ & ( 
-- (!\row2|div17|FS|Bo~1_combout\ & ((!\row1|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010101010001000001010001000100000101000100000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row2|div17|FS|ALT_INV_Bo~1_combout\,
	datab => \REG_B|ALT_INV_q\(14),
	datac => \row1|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(15),
	datae => \row1|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row2|div14|FS|ALT_INV_Bo~0_combout\,
	combout => \row2|div17|FS|Bo~2_combout\);

-- Location: LABCELL_X63_Y14_N33
\row2|div19|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div19|FS|Bo~0_combout\ = ( \row2|div17|FS|Bo~0_combout\ & ( \row2|div17|FS|Bo~2_combout\ & ( (!\REG_B|q\(18) & (((!\REG_B|q\(17) & \row1|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\row1|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(18) & (!\REG_B|q\(17) & (\row1|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row1|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row2|div17|FS|Bo~0_combout\ & ( \row2|div17|FS|Bo~2_combout\ & ( (!\REG_B|q\(18) & (((!\REG_B|q\(17) & 
-- \row1|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row1|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(18) & (!\REG_B|q\(17) & 
-- (\row1|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row1|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row2|div17|FS|Bo~0_combout\ & ( !\row2|div17|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(18) & (((!\REG_B|q\(17) & \row1|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row1|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(18) & (!\REG_B|q\(17) & 
-- (\row1|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row1|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row2|div17|FS|Bo~0_combout\ & ( !\row2|div17|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(18) & ((!\REG_B|q\(17)) # ((\row1|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row1|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(18) & 
-- (\row1|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(17)) # (\row1|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110011101111000010001100111000001000110011100000100011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(17),
	datab => \REG_B|ALT_INV_q\(18),
	datac => \row1|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row1|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row2|div17|FS|ALT_INV_Bo~0_combout\,
	dataf => \row2|div17|FS|ALT_INV_Bo~2_combout\,
	combout => \row2|div19|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y12_N36
\row2|div22|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div22|FS|Bo~2_combout\ = ( \row1|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row2|div19|FS|Bo~0_combout\ & ( (\REG_B|q\(19) & (\REG_B|q\(20) & 
-- (!\row1|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row2|div22|FS|Bo~1_combout\))) ) ) ) # ( !\row1|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row2|div19|FS|Bo~0_combout\ & ( 
-- (!\row2|div22|FS|Bo~1_combout\ & (((\REG_B|q\(19) & !\row1|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(20)))) ) ) ) # ( \row1|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row2|div19|FS|Bo~0_combout\ & ( (\REG_B|q\(20) & (!\row2|div22|FS|Bo~1_combout\ & ((!\row1|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(19))))) ) ) ) # ( 
-- !\row1|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row2|div19|FS|Bo~0_combout\ & ( (!\row2|div22|FS|Bo~1_combout\ & (((!\row1|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(20))) # (\REG_B|q\(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011100000000001100010000000001110011000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(19),
	datab => \REG_B|ALT_INV_q\(20),
	datac => \row1|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row2|div22|FS|ALT_INV_Bo~1_combout\,
	datae => \row1|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row2|div19|FS|ALT_INV_Bo~0_combout\,
	combout => \row2|div22|FS|Bo~2_combout\);

-- Location: LABCELL_X64_Y13_N9
\row2|div24|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div24|FS|Bo~0_combout\ = ( \row1|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row2|div22|FS|Bo~2_combout\ & ( (!\REG_B|q\(23) & ((!\REG_B|q\(22)) # 
-- (\row1|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(23) & (!\REG_B|q\(22) & \row1|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row1|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row2|div22|FS|Bo~2_combout\ & ( (!\REG_B|q\(23) & \row1|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row1|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row2|div22|FS|Bo~2_combout\ & ( (!\REG_B|q\(23) & ((!\REG_B|q\(22)) # ((!\row2|div22|FS|Bo~0_combout\) # 
-- (\row1|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(23) & (\row1|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(22)) # (!\row2|div22|FS|Bo~0_combout\)))) ) ) ) # ( 
-- !\row1|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row2|div22|FS|Bo~2_combout\ & ( (!\REG_B|q\(23) & (((!\REG_B|q\(22) & !\row2|div22|FS|Bo~0_combout\)) # 
-- (\row1|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(23) & (!\REG_B|q\(22) & (!\row2|div22|FS|Bo~0_combout\ & \row1|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011101010101010001111111000000000101010101000100011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \REG_B|ALT_INV_q\(22),
	datac => \row2|div22|FS|ALT_INV_Bo~0_combout\,
	datad => \row1|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row1|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row2|div22|FS|ALT_INV_Bo~2_combout\,
	combout => \row2|div24|FS|Bo~0_combout\);

-- Location: LABCELL_X64_Y13_N24
\row2|div27|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div27|FS|Bo~2_combout\ = ( \row1|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row2|div24|FS|Bo~0_combout\ & ( (\REG_B|q\(25) & (!\row1|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (!\row2|div27|FS|Bo~1_combout\ & \REG_B|q\(24)))) ) ) ) # ( !\row1|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row2|div24|FS|Bo~0_combout\ & ( (!\row2|div27|FS|Bo~1_combout\ & 
-- (((!\row1|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(24))) # (\REG_B|q\(25)))) ) ) ) # ( \row1|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row2|div24|FS|Bo~0_combout\ & ( 
-- (\REG_B|q\(25) & (!\row2|div27|FS|Bo~1_combout\ & ((!\row1|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(24))))) ) ) ) # ( !\row1|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row2|div24|FS|Bo~0_combout\ & ( (!\row2|div27|FS|Bo~1_combout\ & (((!\row1|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(24))) # (\REG_B|q\(25)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000011110000010000000101000001010000110100000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(25),
	datab => \row1|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row2|div27|FS|ALT_INV_Bo~1_combout\,
	datad => \REG_B|ALT_INV_q\(24),
	datae => \row1|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row2|div24|FS|ALT_INV_Bo~0_combout\,
	combout => \row2|div27|FS|Bo~2_combout\);

-- Location: LABCELL_X63_Y13_N39
\row2|div29|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div29|FS|Bo~0_combout\ = ( \row1|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row2|div27|FS|Bo~2_combout\ & ( (!\REG_B|q\(28)) # ((!\REG_B|q\(27) & 
-- \row1|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row1|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row2|div27|FS|Bo~2_combout\ & ( (!\REG_B|q\(28) & (!\REG_B|q\(27) & 
-- \row1|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \row1|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row2|div27|FS|Bo~2_combout\ & ( (!\REG_B|q\(28)) # ((!\REG_B|q\(27) & 
-- ((!\row2|div27|FS|Bo~0_combout\) # (\row1|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(27) & (!\row2|div27|FS|Bo~0_combout\ & \row1|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) 
-- ) ) ) # ( !\row1|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row2|div27|FS|Bo~2_combout\ & ( (!\REG_B|q\(28) & ((!\REG_B|q\(27) & ((!\row2|div27|FS|Bo~0_combout\) # 
-- (\row1|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(27) & (!\row2|div27|FS|Bo~0_combout\ & \row1|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010101000111010101111111000000000100010001010101011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datab => \REG_B|ALT_INV_q\(27),
	datac => \row2|div27|FS|ALT_INV_Bo~0_combout\,
	datad => \row1|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row1|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row2|div27|FS|ALT_INV_Bo~2_combout\,
	combout => \row2|div29|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y13_N0
\row3|div32|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div32|FS|Bo~0_combout\ = ( \row1|div29|FS|Bo~0_combout\ & ( \row2|div29|FS|Bo~0_combout\ & ( (!\REG_B|q\(30) & (!\REG_B|q\(29))) # (\REG_B|q\(30) & ((!\REG_B|q\(29) & (!\REG_B|q\(31))) # (\REG_B|q\(29) & (\REG_B|q\(31) & 
-- \row1|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row1|div29|FS|Bo~0_combout\ & ( \row2|div29|FS|Bo~0_combout\ & ( (!\REG_B|q\(30) & (\REG_B|q\(29) & ((!\REG_B|q\(31)) # 
-- (\row1|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(30) & ((!\REG_B|q\(29) & (\REG_B|q\(31))) # (\REG_B|q\(29) & ((!\row1|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))))) ) ) ) 
-- # ( \row1|div29|FS|Bo~0_combout\ & ( !\row2|div29|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & ((!\REG_B|q\(30) & ((\row1|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(30) & ((!\REG_B|q\(31)) # 
-- (!\row1|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))))) ) ) ) # ( !\row1|div29|FS|Bo~0_combout\ & ( !\row2|div29|FS|Bo~0_combout\ & ( (!\REG_B|q\(31) & (((\REG_B|q\(29))))) # (\REG_B|q\(31) & (\REG_B|q\(30) & 
-- ((\row1|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(29))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000100110101010001001100100000110101001001101100100011001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datab => \REG_B|ALT_INV_q\(29),
	datac => \REG_B|ALT_INV_q\(31),
	datad => \row1|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row1|div29|FS|ALT_INV_Bo~0_combout\,
	dataf => \row2|div29|FS|ALT_INV_Bo~0_combout\,
	combout => \row3|div32|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y13_N30
\row2|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row1|div29|FS|Bo~0_combout\ & ( \row2|div29|FS|Bo~0_combout\ & ( (!\REG_B|q\(30) & 
-- (((!\row1|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(30) & ((!\REG_B|q\(29) & ((!\row1|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(29) & (\REG_B|q\(31) & 
-- \row1|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row1|div29|FS|Bo~0_combout\ & ( \row2|div29|FS|Bo~0_combout\ & ( (!\REG_B|q\(30) & 
-- (!\row1|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(29)) # (!\REG_B|q\(31))))) # (\REG_B|q\(30) & (!\REG_B|q\(29) $ (((\row1|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))))) ) ) 
-- ) # ( \row1|div29|FS|Bo~0_combout\ & ( !\row2|div29|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & ((!\REG_B|q\(31) & (\REG_B|q\(30) & !\row1|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(31) & 
-- ((\row1|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))))) # (\REG_B|q\(29) & (((!\row1|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row1|div29|FS|Bo~0_combout\ & ( 
-- !\row2|div29|FS|Bo~0_combout\ & ( (!\REG_B|q\(30) & (((!\row1|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(30) & ((!\REG_B|q\(29) & (\REG_B|q\(31) & 
-- \row1|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(29) & ((!\row1|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101100000100011100110000110011101100000100011110111000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datab => \REG_B|ALT_INV_q\(29),
	datac => \REG_B|ALT_INV_q\(31),
	datad => \row1|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row1|div29|FS|ALT_INV_Bo~0_combout\,
	dataf => \row2|div29|FS|ALT_INV_Bo~0_combout\,
	combout => \row2|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y13_N45
\row2|div28|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div28|FS|Bo~0_combout\ = ( \row2|div27|FS|Bo~2_combout\ & ( (!\REG_B|q\(27) & \row1|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row2|div27|FS|Bo~2_combout\ & ( (!\row2|div27|FS|Bo~0_combout\ & 
-- ((!\REG_B|q\(27)) # (\row1|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\row2|div27|FS|Bo~0_combout\ & (!\REG_B|q\(27) & \row1|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100011101110100010001110111000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row2|div27|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(27),
	datad => \row1|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row2|div27|FS|ALT_INV_Bo~2_combout\,
	combout => \row2|div28|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y13_N15
\row2|div32|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div32|FS|Bo~0_combout\ = ( \row1|div29|FS|Bo~0_combout\ & ( \row2|div29|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & (((!\REG_B|q\(31))))) # (\REG_B|q\(29) & ((!\REG_B|q\(30)) # 
-- ((\row1|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(31))))) ) ) ) # ( !\row1|div29|FS|Bo~0_combout\ & ( \row2|div29|FS|Bo~0_combout\ & ( (!\REG_B|q\(30) & ((!\REG_B|q\(29)) # ((!\REG_B|q\(31)) # 
-- (\row1|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(30) & (!\REG_B|q\(29) & ((!\REG_B|q\(31))))) ) ) ) # ( \row1|div29|FS|Bo~0_combout\ & ( !\row2|div29|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & (!\REG_B|q\(31) 
-- & ((\row1|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(30))))) # (\REG_B|q\(29) & (!\REG_B|q\(30))) ) ) ) # ( !\row1|div29|FS|Bo~0_combout\ & ( !\row2|div29|FS|Bo~0_combout\ & ( (!\REG_B|q\(30) & 
-- ((!\REG_B|q\(29)) # ((!\REG_B|q\(31))))) # (\REG_B|q\(30) & (!\REG_B|q\(29) & (\row1|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(31)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111010001000011011100010001011101110100010101110111100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datab => \REG_B|ALT_INV_q\(29),
	datac => \row1|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(31),
	datae => \row1|div29|FS|ALT_INV_Bo~0_combout\,
	dataf => \row2|div29|FS|ALT_INV_Bo~0_combout\,
	combout => \row2|div32|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y13_N24
\row3|div30|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div30|FS|Bo~0_combout\ = ( \row2|div32|FS|Bo~0_combout\ & ( (\REG_B|q\(29) & !\row1|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row2|div32|FS|Bo~0_combout\ & ( (\REG_B|q\(29) & (!\REG_B|q\(28) $ 
-- (!\row2|div28|FS|Bo~0_combout\ $ (\row1|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000100001000100100010000100110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datab => \REG_B|ALT_INV_q\(29),
	datac => \row2|div28|FS|ALT_INV_Bo~0_combout\,
	datad => \row1|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row2|div32|FS|ALT_INV_Bo~0_combout\,
	combout => \row3|div30|FS|Bo~0_combout\);

-- Location: LABCELL_X64_Y13_N51
\row2|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row2|div27|FS|Bo~2_combout\ & ( !\row1|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row2|div32|FS|Bo~0_combout\) # (\REG_B|q\(27)))) 
-- ) ) # ( !\row2|div27|FS|Bo~2_combout\ & ( !\row1|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row2|div27|FS|Bo~0_combout\ $ (\REG_B|q\(27))) # (\row2|div32|FS|Bo~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110000010011111011000001001111111000000001111111100000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row2|div27|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(27),
	datac => \row2|div32|FS|ALT_INV_Bo~0_combout\,
	datad => \row1|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row2|div27|FS|ALT_INV_Bo~2_combout\,
	combout => \row2|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y12_N0
\row2|div26|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div26|FS|Bo~0_combout\ = ( \row1|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row2|div24|FS|Bo~0_combout\ & ( (\REG_B|q\(24) & (\REG_B|q\(25) & 
-- !\row1|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row1|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row2|div24|FS|Bo~0_combout\ & ( ((\REG_B|q\(24) & 
-- !\row1|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(25)) ) ) ) # ( \row1|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row2|div24|FS|Bo~0_combout\ & ( (\REG_B|q\(25) & 
-- ((!\row1|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(24)))) ) ) ) # ( !\row1|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row2|div24|FS|Bo~0_combout\ & ( 
-- ((!\row1|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(25))) # (\REG_B|q\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100111111000011110000001100111111000011110000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(24),
	datac => \REG_B|ALT_INV_q\(25),
	datad => \row1|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row1|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row2|div24|FS|ALT_INV_Bo~0_combout\,
	combout => \row2|div26|FS|Bo~0_combout\);

-- Location: LABCELL_X64_Y12_N33
\row1|div32|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row1|div32|FS|Bo~0_combout\ = ( \row1|div30|FS|Bo~0_combout\ & ( (!\REG_B|q\(30) & !\REG_B|q\(31)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(30),
	datad => \REG_B|ALT_INV_q\(31),
	dataf => \row1|div30|FS|ALT_INV_Bo~0_combout\,
	combout => \row1|div32|FS|Bo~0_combout\);

-- Location: LABCELL_X64_Y12_N51
\row2|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row2|div26|FS|Bo~0_combout\ & ( \row1|div32|FS|Bo~0_combout\ & ( (!\REG_B|q\(26) & !\row2|div32|FS|Bo~0_combout\) ) ) ) # ( !\row2|div26|FS|Bo~0_combout\ & ( 
-- \row1|div32|FS|Bo~0_combout\ & ( (\REG_B|q\(26) & !\row2|div32|FS|Bo~0_combout\) ) ) ) # ( \row2|div26|FS|Bo~0_combout\ & ( !\row1|div32|FS|Bo~0_combout\ & ( !\row1|div26|FS|D~combout\ $ (((\row2|div32|FS|Bo~0_combout\) # (\REG_B|q\(26)))) ) ) ) # ( 
-- !\row2|div26|FS|Bo~0_combout\ & ( !\row1|div32|FS|Bo~0_combout\ & ( !\row1|div26|FS|D~combout\ $ (((!\REG_B|q\(26)) # (\row2|div32|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001010101101001010101010100001111000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row1|div26|FS|ALT_INV_D~combout\,
	datac => \REG_B|ALT_INV_q\(26),
	datad => \row2|div32|FS|ALT_INV_Bo~0_combout\,
	datae => \row2|div26|FS|ALT_INV_Bo~0_combout\,
	dataf => \row1|div32|FS|ALT_INV_Bo~0_combout\,
	combout => \row2|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y12_N39
\row3|div30|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div30|FS|Bo~1_combout\ = ( \row2|div28|FS|Bo~0_combout\ & ( \row2|div32|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & \row1|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row2|div28|FS|Bo~0_combout\ & ( 
-- \row2|div32|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & \row1|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row2|div28|FS|Bo~0_combout\ & ( !\row2|div32|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & (!\REG_B|q\(28) $ 
-- (!\row1|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row2|div28|FS|Bo~0_combout\ & ( !\row2|div32|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & (!\REG_B|q\(28) $ 
-- (\row1|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000001010000010101010000000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datac => \REG_B|ALT_INV_q\(28),
	datad => \row1|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row2|div28|FS|ALT_INV_Bo~0_combout\,
	dataf => \row2|div32|FS|ALT_INV_Bo~0_combout\,
	combout => \row3|div30|FS|Bo~1_combout\);

-- Location: LABCELL_X63_Y12_N51
\row2|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row2|div24|FS|Bo~0_combout\ & ( !\row1|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(24)) # (\row2|div32|FS|Bo~0_combout\))) 
-- ) ) # ( !\row2|div24|FS|Bo~0_combout\ & ( !\row1|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(24)) # (\row2|div32|FS|Bo~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100001111110000110000111100001111110000110000111111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row2|div32|FS|ALT_INV_Bo~0_combout\,
	datac => \row1|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(24),
	dataf => \row2|div24|FS|ALT_INV_Bo~0_combout\,
	combout => \row2|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y12_N15
\row2|div23|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div23|FS|Bo~0_combout\ = ( \row1|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\REG_B|q\(22)) # ((!\row2|div22|FS|Bo~0_combout\ & !\row2|div22|FS|Bo~2_combout\)) ) ) # ( 
-- !\row1|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row2|div22|FS|Bo~0_combout\ & (!\REG_B|q\(22) & !\row2|div22|FS|Bo~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000011111010111100001111101011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row2|div22|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(22),
	datad => \row2|div22|FS|ALT_INV_Bo~2_combout\,
	dataf => \row1|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row2|div23|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y12_N33
\row3|div25|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div25|FS|Bo~0_combout\ = ( \row2|div32|FS|Bo~0_combout\ & ( (\REG_B|q\(24) & !\row1|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row2|div32|FS|Bo~0_combout\ & ( (\REG_B|q\(24) & (!\REG_B|q\(23) $ 
-- (!\row2|div23|FS|Bo~0_combout\ $ (\row1|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010001000001000101000100000101010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row2|div23|FS|ALT_INV_Bo~0_combout\,
	datad => \row1|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row2|div32|FS|ALT_INV_Bo~0_combout\,
	combout => \row3|div25|FS|Bo~0_combout\);

-- Location: LABCELL_X64_Y12_N54
\row2|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row2|div24|FS|Bo~0_combout\ & ( \row2|div32|FS|Bo~0_combout\ & ( \row1|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row2|div24|FS|Bo~0_combout\ & ( \row2|div32|FS|Bo~0_combout\ & ( \row1|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row2|div24|FS|Bo~0_combout\ & ( !\row2|div32|FS|Bo~0_combout\ & ( !\REG_B|q\(25) $ 
-- (!\row1|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(24) & !\row1|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row2|div24|FS|Bo~0_combout\ & ( 
-- !\row2|div32|FS|Bo~0_combout\ & ( !\REG_B|q\(25) $ (!\row1|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row1|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(24))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101101001011010010101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(25),
	datab => \REG_B|ALT_INV_q\(24),
	datac => \row1|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row1|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row2|div24|FS|ALT_INV_Bo~0_combout\,
	dataf => \row2|div32|FS|ALT_INV_Bo~0_combout\,
	combout => \row2|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y12_N54
\row3|div25|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div25|FS|Bo~1_combout\ = ( \row2|div23|FS|Bo~0_combout\ & ( (!\REG_B|q\(24) & (!\row1|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(23)) # (\row2|div32|FS|Bo~0_combout\))))) ) ) # ( 
-- !\row2|div23|FS|Bo~0_combout\ & ( (!\REG_B|q\(24) & (!\row1|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row2|div32|FS|Bo~0_combout\) # (\REG_B|q\(23)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001000001010100000100000101000101000000010100010100000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row1|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row2|div32|FS|ALT_INV_Bo~0_combout\,
	dataf => \row2|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row3|div25|FS|Bo~1_combout\);

-- Location: LABCELL_X63_Y12_N48
\row2|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row2|div22|FS|Bo~0_combout\ & ( !\row1|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row2|div32|FS|Bo~0_combout\) # (\REG_B|q\(22)))) 
-- ) ) # ( !\row2|div22|FS|Bo~0_combout\ & ( !\row1|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(22) $ (\row2|div22|FS|Bo~2_combout\)) # (\row2|div32|FS|Bo~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100101110000111010010111000011110000111100001111000011110000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datab => \row2|div32|FS|ALT_INV_Bo~0_combout\,
	datac => \row1|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row2|div22|FS|ALT_INV_Bo~2_combout\,
	dataf => \row2|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row2|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y14_N9
\row2|div21|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div21|FS|Bo~0_combout\ = ( \row1|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row2|div19|FS|Bo~0_combout\ & ( (\REG_B|q\(20) & !\row1|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) 
-- ) # ( !\row1|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row2|div19|FS|Bo~0_combout\ & ( (!\REG_B|q\(19) & (\REG_B|q\(20) & !\row1|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\REG_B|q\(19) & ((!\row1|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(20)))) ) ) ) # ( \row1|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row2|div19|FS|Bo~0_combout\ & ( 
-- (!\REG_B|q\(19) & (\REG_B|q\(20) & !\row1|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(19) & ((!\row1|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(20)))) ) ) ) # ( 
-- !\row1|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row2|div19|FS|Bo~0_combout\ & ( (!\row1|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(20)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111001111110000001100111111000000110000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(19),
	datac => \REG_B|ALT_INV_q\(20),
	datad => \row1|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row1|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row2|div19|FS|ALT_INV_Bo~0_combout\,
	combout => \row2|div21|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y14_N12
\row2|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row2|div21|FS|Bo~0_combout\ & ( (!\row2|div32|FS|Bo~0_combout\ & (!\REG_B|q\(21) $ (((\row1|div21|FS|D~combout\ & !\row1|div32|FS|Bo~0_combout\))))) # 
-- (\row2|div32|FS|Bo~0_combout\ & (((\row1|div21|FS|D~combout\ & !\row1|div32|FS|Bo~0_combout\)))) ) ) # ( !\row2|div21|FS|Bo~0_combout\ & ( (!\row2|div32|FS|Bo~0_combout\ & (!\REG_B|q\(21) $ (((!\row1|div21|FS|D~combout\) # 
-- (\row1|div32|FS|Bo~0_combout\))))) # (\row2|div32|FS|Bo~0_combout\ & (((\row1|div21|FS|D~combout\ & !\row1|div32|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010110100100010001011010010001010000111100010001000011110001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row2|div32|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(21),
	datac => \row1|div21|FS|ALT_INV_D~combout\,
	datad => \row1|div32|FS|ALT_INV_Bo~0_combout\,
	dataf => \row2|div21|FS|ALT_INV_Bo~0_combout\,
	combout => \row2|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y14_N42
\row2|div18|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div18|FS|Bo~0_combout\ = ( \row2|div17|FS|Bo~2_combout\ & ( (\row1|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(17)) ) ) # ( !\row2|div17|FS|Bo~2_combout\ & ( 
-- (!\row1|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(17) & !\row2|div17|FS|Bo~0_combout\)) # (\row1|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(17)) # 
-- (!\row2|div17|FS|Bo~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001100110000111100110011000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row1|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(17),
	datad => \row2|div17|FS|ALT_INV_Bo~0_combout\,
	dataf => \row2|div17|FS|ALT_INV_Bo~2_combout\,
	combout => \row2|div18|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y14_N24
\row3|div20|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div20|FS|Bo~0_combout\ = ( \row2|div32|FS|Bo~0_combout\ & ( (\REG_B|q\(19) & !\row1|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row2|div32|FS|Bo~0_combout\ & ( (\REG_B|q\(19) & (!\REG_B|q\(18) $ 
-- (!\row1|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row2|div18|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000100001000100100010000100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(19),
	datac => \row1|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row2|div18|FS|ALT_INV_Bo~0_combout\,
	dataf => \row2|div32|FS|ALT_INV_Bo~0_combout\,
	combout => \row3|div20|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y14_N36
\row2|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row1|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row2|div32|FS|Bo~0_combout\ & ( 
-- \row1|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row1|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row2|div32|FS|Bo~0_combout\ & ( 
-- \row1|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row1|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row2|div32|FS|Bo~0_combout\ & ( 
-- !\row1|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(20) $ (((!\row2|div19|FS|Bo~0_combout\ & \REG_B|q\(19))))) ) ) ) # ( !\row1|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row2|div32|FS|Bo~0_combout\ & ( !\row1|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(20) $ (((!\row2|div19|FS|Bo~0_combout\) # (\REG_B|q\(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010011001011001101001011001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row1|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(20),
	datac => \row2|div19|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(19),
	datae => \row1|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row2|div32|FS|ALT_INV_Bo~0_combout\,
	combout => \row2|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y12_N15
\row2|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row2|div32|FS|Bo~0_combout\ & ( \row1|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row2|div32|FS|Bo~0_combout\ & ( !\REG_B|q\(19) 
-- $ (!\row1|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row2|div19|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(19),
	datac => \row1|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row2|div19|FS|ALT_INV_Bo~0_combout\,
	dataf => \row2|div32|FS|ALT_INV_Bo~0_combout\,
	combout => \row2|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y14_N48
\row2|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row2|div32|FS|Bo~0_combout\ & ( \row1|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row2|div32|FS|Bo~0_combout\ & ( !\REG_B|q\(17) 
-- $ (!\row1|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row2|div17|FS|Bo~0_combout\) # (\row2|div17|FS|Bo~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110100101011010011010010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(17),
	datab => \row2|div17|FS|ALT_INV_Bo~2_combout\,
	datac => \row1|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row2|div17|FS|ALT_INV_Bo~0_combout\,
	dataf => \row2|div32|FS|ALT_INV_Bo~0_combout\,
	combout => \row2|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y16_N30
\row2|div16|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div16|FS|Bo~0_combout\ = ( \row1|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(15) & ((!\row1|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row2|div14|FS|Bo~0_combout\) # 
-- (\REG_B|q\(14)))) # (\row1|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\REG_B|q\(14) & !\row2|div14|FS|Bo~0_combout\)))) ) ) # ( !\row1|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- ((!\row1|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row2|div14|FS|Bo~0_combout\) # (\REG_B|q\(14)))) # (\row1|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\REG_B|q\(14) & 
-- !\row2|div14|FS|Bo~0_combout\))) # (\REG_B|q\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011001011111111101100101111111100000000101100100000000010110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row1|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(14),
	datac => \row2|div14|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(15),
	dataf => \row1|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row2|div16|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y14_N57
\row2|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( !\row1|div32|FS|Bo~0_combout\ & ( \row2|div32|FS|Bo~0_combout\ & ( \row1|div16|FS|D~combout\ ) ) ) # ( \row1|div32|FS|Bo~0_combout\ & ( !\row2|div32|FS|Bo~0_combout\ & ( 
-- !\REG_B|q\(16) $ (!\row2|div16|FS|Bo~0_combout\) ) ) ) # ( !\row1|div32|FS|Bo~0_combout\ & ( !\row2|div32|FS|Bo~0_combout\ & ( !\REG_B|q\(16) $ (!\row1|div16|FS|D~combout\ $ (\row2|div16|FS|Bo~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001100111100110000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(16),
	datac => \row1|div16|FS|ALT_INV_D~combout\,
	datad => \row2|div16|FS|ALT_INV_Bo~0_combout\,
	datae => \row1|div32|FS|ALT_INV_Bo~0_combout\,
	dataf => \row2|div32|FS|ALT_INV_Bo~0_combout\,
	combout => \row2|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y14_N21
\row3|div20|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div20|FS|Bo~1_combout\ = ( \row2|div32|FS|Bo~0_combout\ & ( (!\REG_B|q\(19) & \row1|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row2|div32|FS|Bo~0_combout\ & ( (!\REG_B|q\(19) & (!\REG_B|q\(18) $ 
-- (!\row2|div18|FS|Bo~0_combout\ $ (!\row1|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010001001000100001000100100000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(19),
	datac => \row2|div18|FS|ALT_INV_Bo~0_combout\,
	datad => \row1|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row2|div32|FS|ALT_INV_Bo~0_combout\,
	combout => \row3|div20|FS|Bo~1_combout\);

-- Location: LABCELL_X63_Y14_N54
\row2|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row1|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row2|div32|FS|Bo~0_combout\ & ( 
-- \row1|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row1|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row2|div32|FS|Bo~0_combout\ & ( 
-- \row1|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row1|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row2|div32|FS|Bo~0_combout\ & ( !\REG_B|q\(15) $ 
-- (!\row1|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(14) & !\row2|div14|FS|Bo~0_combout\)))) ) ) ) # ( !\row1|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row2|div32|FS|Bo~0_combout\ & ( !\REG_B|q\(15) $ (!\row1|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row2|div14|FS|Bo~0_combout\) # (\REG_B|q\(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001101101001011010010011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(15),
	datac => \row1|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row2|div14|FS|ALT_INV_Bo~0_combout\,
	datae => \row1|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row2|div32|FS|ALT_INV_Bo~0_combout\,
	combout => \row2|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y16_N33
\row2|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row2|div32|FS|Bo~0_combout\ & ( \row1|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row2|div32|FS|Bo~0_combout\ & ( 
-- !\row1|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(14) $ (!\row2|div14|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row1|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(14),
	datad => \row2|div14|FS|ALT_INV_Bo~0_combout\,
	dataf => \row2|div32|FS|ALT_INV_Bo~0_combout\,
	combout => \row2|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y16_N42
\row2|div13|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div13|FS|Bo~0_combout\ = ( \row2|div12|FS|Bo~2_combout\ & ( (\row1|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(12)) ) ) # ( !\row2|div12|FS|Bo~2_combout\ & ( (!\row2|div12|FS|Bo~0_combout\ & 
-- ((!\REG_B|q\(12)) # (\row1|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\row2|div12|FS|Bo~0_combout\ & (\row1|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(12))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111100001100110011110000110000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row2|div12|FS|ALT_INV_Bo~0_combout\,
	datac => \row1|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(12),
	dataf => \row2|div12|FS|ALT_INV_Bo~2_combout\,
	combout => \row2|div13|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y16_N9
\row3|div15|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div15|FS|Bo~0_combout\ = ( \row2|div32|FS|Bo~0_combout\ & ( (!\row1|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(14)) ) ) # ( !\row2|div32|FS|Bo~0_combout\ & ( (\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (!\row2|div13|FS|Bo~0_combout\ $ (\row1|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001101001000000000110100100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \row2|div13|FS|ALT_INV_Bo~0_combout\,
	datac => \row1|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(14),
	dataf => \row2|div32|FS|ALT_INV_Bo~0_combout\,
	combout => \row3|div15|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y16_N54
\row2|div11|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div11|FS|Bo~0_combout\ = ( \row2|div9|FS|Bo~0_combout\ & ( (!\REG_B|q\(10) & (\REG_B|q\(9) & (!\row1|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row1|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(10) & ((!\row1|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(9) & 
-- !\row1|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) # ( !\row2|div9|FS|Bo~0_combout\ & ( (!\REG_B|q\(10) & (!\row1|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ((!\row1|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(9))))) # (\REG_B|q\(10) & (((!\row1|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (!\row1|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011101010001111101110101000101110101000100000111010100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datab => \REG_B|ALT_INV_q\(9),
	datac => \row1|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row1|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row2|div9|FS|ALT_INV_Bo~0_combout\,
	combout => \row2|div11|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y16_N12
\row2|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row2|div32|FS|Bo~0_combout\ & ( (\row1|div11|FS|D~combout\ & !\row1|div32|FS|Bo~0_combout\) ) ) # ( !\row2|div32|FS|Bo~0_combout\ & ( !\REG_B|q\(11) $ 
-- (!\row2|div11|FS|Bo~0_combout\ $ (((\row1|div11|FS|D~combout\ & !\row1|div32|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010110011010011001011001101000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(11),
	datab => \row1|div11|FS|ALT_INV_D~combout\,
	datac => \row1|div32|FS|ALT_INV_Bo~0_combout\,
	datad => \row2|div11|FS|ALT_INV_Bo~0_combout\,
	dataf => \row2|div32|FS|ALT_INV_Bo~0_combout\,
	combout => \row2|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y16_N6
\row3|div15|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div15|FS|Bo~1_combout\ = ( \row2|div32|FS|Bo~0_combout\ & ( (!\REG_B|q\(14) & \row1|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row2|div32|FS|Bo~0_combout\ & ( (!\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (!\row2|div13|FS|Bo~0_combout\ $ (!\row1|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000001100000100100000110000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \row2|div13|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(14),
	datad => \row1|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row2|div32|FS|ALT_INV_Bo~0_combout\,
	combout => \row3|div15|FS|Bo~1_combout\);

-- Location: LABCELL_X62_Y16_N39
\row2|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row2|div12|FS|Bo~2_combout\ & ( !\row1|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(12)) # (\row2|div32|FS|Bo~0_combout\))) 
-- ) ) # ( !\row2|div12|FS|Bo~2_combout\ & ( !\row1|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(12) $ (\row2|div12|FS|Bo~0_combout\)) # (\row2|div32|FS|Bo~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100011010111001010001101011110001000011101111000100001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row2|div32|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(12),
	datac => \row2|div12|FS|ALT_INV_Bo~0_combout\,
	datad => \row1|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row2|div12|FS|ALT_INV_Bo~2_combout\,
	combout => \row2|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y16_N0
\row2|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row2|div32|FS|Bo~0_combout\ & ( \row1|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row2|div32|FS|Bo~0_combout\ & ( !\REG_B|q\(9) $ 
-- (!\row2|div9|FS|Bo~0_combout\ $ (!\row1|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(9),
	datac => \row2|div9|FS|ALT_INV_Bo~0_combout\,
	datad => \row1|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row2|div32|FS|ALT_INV_Bo~0_combout\,
	combout => \row2|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y16_N12
\row2|div8|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div8|FS|Bo~0_combout\ = ( \row2|div7|FS|Bo~2_combout\ & ( (!\REG_B|q\(7) & \row1|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row2|div7|FS|Bo~2_combout\ & ( (!\REG_B|q\(7) & ((!\row2|div7|FS|Bo~0_combout\) # 
-- (\row1|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(7) & (\row1|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row2|div7|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111100001100110011110000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(7),
	datac => \row1|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row2|div7|FS|ALT_INV_Bo~0_combout\,
	dataf => \row2|div7|FS|ALT_INV_Bo~2_combout\,
	combout => \row2|div8|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y16_N33
\row3|div10|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div10|FS|Bo~0_combout\ = ( \row2|div32|FS|Bo~0_combout\ & ( (\REG_B|q\(9) & !\row1|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row2|div32|FS|Bo~0_combout\ & ( (\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (!\row2|div8|FS|Bo~0_combout\ $ (\row1|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000001001000001100000100100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \row2|div8|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(9),
	datad => \row1|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row2|div32|FS|ALT_INV_Bo~0_combout\,
	combout => \row3|div10|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y16_N42
\row2|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row1|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row2|div32|FS|Bo~0_combout\ ) ) # ( 
-- \row1|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row2|div32|FS|Bo~0_combout\ & ( !\REG_B|q\(10) $ (((!\row2|div9|FS|Bo~0_combout\ & ((!\row1|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(9)))) # (\row2|div9|FS|Bo~0_combout\ & (\REG_B|q\(9) & !\row1|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row1|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row2|div32|FS|Bo~0_combout\ & ( !\REG_B|q\(10) $ (((!\row2|div9|FS|Bo~0_combout\ & (!\REG_B|q\(9) & \row1|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row2|div9|FS|Bo~0_combout\ & ((!\REG_B|q\(9)) # 
-- (\row1|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011001001001101010011011011001000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row2|div9|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(9),
	datac => \row1|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(10),
	datae => \row1|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row2|div32|FS|ALT_INV_Bo~0_combout\,
	combout => \row2|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y16_N30
\row3|div10|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div10|FS|Bo~1_combout\ = ( \row2|div32|FS|Bo~0_combout\ & ( (\row1|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(9)) ) ) # ( !\row2|div32|FS|Bo~0_combout\ & ( (!\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (!\row2|div8|FS|Bo~0_combout\ $ (!\row1|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011000000000100101100000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \row2|div8|FS|ALT_INV_Bo~0_combout\,
	datac => \row1|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(9),
	dataf => \row2|div32|FS|ALT_INV_Bo~0_combout\,
	combout => \row3|div10|FS|Bo~1_combout\);

-- Location: LABCELL_X62_Y15_N48
\row2|div6|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div6|FS|Bo~0_combout\ = ( \row2|div4|FS|Bo~0_combout\ & ( (!\REG_B|q\(5) & (\REG_B|q\(4) & (!\row1|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row1|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(5) & ((!\row1|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(4) & 
-- !\row1|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) # ( !\row2|div4|FS|Bo~0_combout\ & ( (!\REG_B|q\(5) & (!\row1|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ((!\row1|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(4))))) # (\REG_B|q\(5) & (((!\row1|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (!\row1|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001101110001111100110111000101110001001100000111000100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(5),
	datac => \row1|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row1|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row2|div4|FS|ALT_INV_Bo~0_combout\,
	combout => \row2|div6|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y15_N6
\row2|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row1|div32|FS|Bo~0_combout\ & ( (!\row2|div32|FS|Bo~0_combout\ & (!\row2|div6|FS|Bo~0_combout\ $ (!\REG_B|q\(6)))) ) ) # ( !\row1|div32|FS|Bo~0_combout\ & ( 
-- !\row1|div6|FS|D~combout\ $ (((!\row2|div6|FS|Bo~0_combout\ $ (\REG_B|q\(6))) # (\row2|div32|FS|Bo~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011100110010011001110011001001100001010101000000000101010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row2|div32|FS|ALT_INV_Bo~0_combout\,
	datab => \row1|div6|FS|ALT_INV_D~combout\,
	datac => \row2|div6|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(6),
	dataf => \row1|div32|FS|ALT_INV_Bo~0_combout\,
	combout => \row2|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y16_N9
\row2|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row2|div7|FS|Bo~2_combout\ & ( !\row1|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(7)) # (\row2|div32|FS|Bo~0_combout\))) ) ) 
-- # ( !\row2|div7|FS|Bo~2_combout\ & ( !\row1|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row2|div7|FS|Bo~0_combout\ $ (\REG_B|q\(7))) # (\row2|div32|FS|Bo~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010110111010010001011011111000000001111111100000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row2|div7|FS|ALT_INV_Bo~0_combout\,
	datab => \row2|div32|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(7),
	datad => \row1|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row2|div7|FS|ALT_INV_Bo~2_combout\,
	combout => \row2|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y15_N54
\row2|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row1|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row2|div32|FS|Bo~0_combout\ & ( 
-- \row1|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row1|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row2|div32|FS|Bo~0_combout\ & ( 
-- \row1|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row1|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row2|div32|FS|Bo~0_combout\ & ( !\REG_B|q\(5) $ 
-- (!\row1|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(4) & !\row2|div4|FS|Bo~0_combout\)))) ) ) ) # ( !\row1|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row2|div32|FS|Bo~0_combout\ & ( !\REG_B|q\(5) $ (!\row1|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row2|div4|FS|Bo~0_combout\) # (\REG_B|q\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001101101001011010010011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(5),
	datac => \row1|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row2|div4|FS|ALT_INV_Bo~0_combout\,
	datae => \row1|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row2|div32|FS|ALT_INV_Bo~0_combout\,
	combout => \row2|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y15_N9
\row2|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \REG_B|q\(4) & ( !\row1|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row2|div4|FS|Bo~0_combout\) # (\row2|div32|FS|Bo~0_combout\))) ) ) 
-- # ( !\REG_B|q\(4) & ( !\row1|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row2|div4|FS|Bo~0_combout\) # (\row2|div32|FS|Bo~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001011111101000000101111100001010111101010000101011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row2|div32|FS|ALT_INV_Bo~0_combout\,
	datac => \row2|div4|FS|ALT_INV_Bo~0_combout\,
	datad => \row1|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \REG_B|ALT_INV_q\(4),
	combout => \row2|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y15_N51
\row2|div3|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div3|FS|Bo~0_combout\ = ( \row2|div2|FS|Bo~2_combout\ & ( (!\REG_B|q\(2) & \row1|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row2|div2|FS|Bo~2_combout\ & ( (!\row2|div2|FS|Bo~0_combout\ & ((!\REG_B|q\(2)) # 
-- (\row1|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\row2|div2|FS|Bo~0_combout\ & (!\REG_B|q\(2) & \row1|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011111100110000001111110000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row2|div2|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(2),
	datad => \row1|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row2|div2|FS|ALT_INV_Bo~2_combout\,
	combout => \row2|div3|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y15_N57
\row3|div5|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div5|FS|Bo~0_combout\ = ( \row2|div32|FS|Bo~0_combout\ & ( (\REG_B|q\(4) & !\row1|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row2|div32|FS|Bo~0_combout\ & ( (\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row1|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row2|div3|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000100001000100100010000100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datac => \row1|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row2|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row2|div32|FS|ALT_INV_Bo~0_combout\,
	combout => \row3|div5|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y15_N24
\row2|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row1|div32|FS|Bo~0_combout\ & ( \row2|div32|FS|Bo~0_combout\ & ( \REG_A|q\(31) ) ) ) # ( !\row1|div32|FS|Bo~0_combout\ & ( \row2|div32|FS|Bo~0_combout\ & ( !\REG_B|q\(0) 
-- $ (!\REG_A|q\(31)) ) ) ) # ( \row1|div32|FS|Bo~0_combout\ & ( !\row2|div32|FS|Bo~0_combout\ & ( !\REG_A|q\(31) $ (!\REG_B|q\(1) $ (((\REG_B|q\(0) & !\REG_A|q\(30))))) ) ) ) # ( !\row1|div32|FS|Bo~0_combout\ & ( !\row2|div32|FS|Bo~0_combout\ & ( 
-- !\REG_A|q\(31) $ (!\REG_B|q\(1) $ (((\REG_B|q\(0) & \REG_A|q\(30))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110001101001011010010011110001100110011001100011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(0),
	datab => \REG_A|ALT_INV_q\(31),
	datac => \REG_B|ALT_INV_q\(1),
	datad => \REG_A|ALT_INV_q\(30),
	datae => \row1|div32|FS|ALT_INV_Bo~0_combout\,
	dataf => \row2|div32|FS|ALT_INV_Bo~0_combout\,
	combout => \row2|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: IOIBUF_X89_Y36_N4
\Ain[29]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(29),
	o => \Ain[29]~input_o\);

-- Location: FF_X61_Y15_N59
\REG_A|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[29]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(29));

-- Location: LABCELL_X61_Y15_N30
\row3|div2|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div2|FS|Bo~0_combout\ = ( \row2|div32|FS|Bo~0_combout\ & ( (!\REG_A|q\(30) & (((\REG_B|q\(0) & !\REG_A|q\(29))) # (\REG_B|q\(1)))) # (\REG_A|q\(30) & (\REG_B|q\(1) & (\REG_B|q\(0) & !\REG_A|q\(29)))) ) ) # ( !\row2|div32|FS|Bo~0_combout\ & ( 
-- (!\REG_A|q\(30) & (\REG_B|q\(1) & ((!\REG_B|q\(0)) # (!\REG_A|q\(29))))) # (\REG_A|q\(30) & (\REG_B|q\(0) & ((!\REG_A|q\(29)) # (\REG_B|q\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100001001001110010000100101011001000100010101100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(30),
	datab => \REG_B|ALT_INV_q\(1),
	datac => \REG_B|ALT_INV_q\(0),
	datad => \REG_A|ALT_INV_q\(29),
	dataf => \row2|div32|FS|ALT_INV_Bo~0_combout\,
	combout => \row3|div2|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y15_N45
\row3|div5|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div5|FS|Bo~1_combout\ = ( \row2|div32|FS|Bo~0_combout\ & ( (!\REG_B|q\(4) & \row1|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row2|div32|FS|Bo~0_combout\ & ( (!\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row2|div3|FS|Bo~0_combout\ $ (!\row1|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010001001000100001000100100000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datac => \row2|div3|FS|ALT_INV_Bo~0_combout\,
	datad => \row1|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row2|div32|FS|ALT_INV_Bo~0_combout\,
	combout => \row3|div5|FS|Bo~1_combout\);

-- Location: LABCELL_X63_Y15_N15
\row2|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row2|div2|FS|Bo~2_combout\ & ( !\row1|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(2)) # (\row2|div32|FS|Bo~0_combout\))) ) ) 
-- # ( !\row2|div2|FS|Bo~2_combout\ & ( !\row1|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(2) $ (\row2|div2|FS|Bo~0_combout\)) # (\row2|div32|FS|Bo~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100011010111001010001101011110001000011101111000100001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row2|div32|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(2),
	datac => \row2|div2|FS|ALT_INV_Bo~0_combout\,
	datad => \row1|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row2|div2|FS|ALT_INV_Bo~2_combout\,
	combout => \row2|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y15_N54
\row3|div5|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div5|FS|Bo~2_combout\ = ( !\row3|div5|FS|Bo~1_combout\ & ( \row2|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(3) & ((!\REG_B|q\(2) & 
-- (!\row2|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row3|div2|FS|Bo~0_combout\)) # (\REG_B|q\(2) & ((!\row2|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row3|div2|FS|Bo~0_combout\))))) ) ) 
-- ) # ( !\row3|div5|FS|Bo~1_combout\ & ( !\row2|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( ((!\REG_B|q\(2) & (!\row2|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row3|div2|FS|Bo~0_combout\)) 
-- # (\REG_B|q\(2) & ((!\row2|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row3|div2|FS|Bo~0_combout\)))) # (\REG_B|q\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001111110111000000000000000000010000001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(2),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row2|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row3|div2|FS|ALT_INV_Bo~0_combout\,
	datae => \row3|div5|FS|ALT_INV_Bo~1_combout\,
	dataf => \row2|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row3|div5|FS|Bo~2_combout\);

-- Location: LABCELL_X62_Y15_N24
\row3|div7|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div7|FS|Bo~0_combout\ = ( \row3|div5|FS|Bo~0_combout\ & ( \row3|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & (((!\REG_B|q\(5) & \row2|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\row2|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(6) & (!\REG_B|q\(5) & (\row2|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row2|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row3|div5|FS|Bo~0_combout\ & ( \row3|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & (((!\REG_B|q\(5) & 
-- \row2|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row2|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(6) & (!\REG_B|q\(5) & 
-- (\row2|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row2|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row3|div5|FS|Bo~0_combout\ & ( !\row3|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) 
-- & (((!\REG_B|q\(5) & \row2|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row2|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(6) & (!\REG_B|q\(5) & 
-- (\row2|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row2|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row3|div5|FS|Bo~0_combout\ & ( !\row3|div5|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(6) & ((!\REG_B|q\(5)) # ((\row2|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row2|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(6) & 
-- (\row2|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(5)) # (\row2|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111010101111000010101000111000001010100011100000101010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(6),
	datab => \REG_B|ALT_INV_q\(5),
	datac => \row2|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row2|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row3|div5|FS|ALT_INV_Bo~0_combout\,
	dataf => \row3|div5|FS|ALT_INV_Bo~2_combout\,
	combout => \row3|div7|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y15_N24
\row3|div10|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div10|FS|Bo~2_combout\ = ( \row2|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row3|div7|FS|Bo~0_combout\ & ( (!\row3|div10|FS|Bo~1_combout\ & (\REG_B|q\(8) & 
-- (!\row2|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(7)))) ) ) ) # ( !\row2|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row3|div7|FS|Bo~0_combout\ & ( 
-- (!\row3|div10|FS|Bo~1_combout\ & (((!\row2|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(7))) # (\REG_B|q\(8)))) ) ) ) # ( \row2|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row3|div7|FS|Bo~0_combout\ & ( (!\row3|div10|FS|Bo~1_combout\ & (\REG_B|q\(8) & ((!\row2|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7))))) ) ) ) # ( 
-- !\row2|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row3|div7|FS|Bo~0_combout\ & ( (!\row3|div10|FS|Bo~1_combout\ & (((!\row2|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7))) # 
-- (\REG_B|q\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001010101010001000000010001000100010101000100000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row3|div10|FS|ALT_INV_Bo~1_combout\,
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row2|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(7),
	datae => \row2|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row3|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row3|div10|FS|Bo~2_combout\);

-- Location: LABCELL_X61_Y15_N12
\row3|div12|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div12|FS|Bo~0_combout\ = ( \row2|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row3|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11)) # ((!\REG_B|q\(10) & 
-- \row2|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row2|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row3|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(10) & (!\REG_B|q\(11) & 
-- \row2|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \row2|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row3|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11)) # ((!\REG_B|q\(10) & 
-- ((!\row3|div10|FS|Bo~0_combout\) # (\row2|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(10) & (\row2|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row3|div10|FS|Bo~0_combout\))) 
-- ) ) ) # ( !\row2|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row3|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & ((!\REG_B|q\(10) & ((!\row3|div10|FS|Bo~0_combout\) # 
-- (\row2|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(10) & (\row2|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row3|div10|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110000001000111011111100111000001000000010001100111011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datab => \REG_B|ALT_INV_q\(11),
	datac => \row2|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row3|div10|FS|ALT_INV_Bo~0_combout\,
	datae => \row2|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row3|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row3|div12|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y15_N18
\row3|div15|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div15|FS|Bo~2_combout\ = ( \row2|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row3|div12|FS|Bo~0_combout\ & ( (!\row2|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\REG_B|q\(13) & 
-- (!\row3|div15|FS|Bo~1_combout\ & \REG_B|q\(12)))) ) ) ) # ( !\row2|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row3|div12|FS|Bo~0_combout\ & ( (!\row3|div15|FS|Bo~1_combout\ & 
-- (((!\row2|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(12))) # (\REG_B|q\(13)))) ) ) ) # ( \row2|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row3|div12|FS|Bo~0_combout\ & ( 
-- (\REG_B|q\(13) & (!\row3|div15|FS|Bo~1_combout\ & ((!\row2|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12))))) ) ) ) # ( !\row2|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row3|div12|FS|Bo~0_combout\ & ( (!\row3|div15|FS|Bo~1_combout\ & ((!\row2|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(12)) # (\REG_B|q\(13))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000011110000001000000011000000110000101100000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row2|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row3|div15|FS|ALT_INV_Bo~1_combout\,
	datad => \REG_B|ALT_INV_q\(12),
	datae => \row2|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row3|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row3|div15|FS|Bo~2_combout\);

-- Location: LABCELL_X61_Y15_N0
\row3|div17|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div17|FS|Bo~0_combout\ = ( \row3|div15|FS|Bo~0_combout\ & ( \row3|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & (((!\REG_B|q\(15) & \row2|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\row2|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(16) & (!\REG_B|q\(15) & (\row2|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row2|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row3|div15|FS|Bo~0_combout\ & ( \row3|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & (((!\REG_B|q\(15) & 
-- \row2|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row2|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(16) & (!\REG_B|q\(15) & 
-- (\row2|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row2|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row3|div15|FS|Bo~0_combout\ & ( !\row3|div15|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(16) & (((!\REG_B|q\(15) & \row2|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row2|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(16) & (!\REG_B|q\(15) & 
-- (\row2|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row2|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row3|div15|FS|Bo~0_combout\ & ( !\row3|div15|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(16) & ((!\REG_B|q\(15)) # ((\row2|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row2|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(16) & 
-- (\row2|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(15)) # (\row2|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111011001111000011001000111000001100100011100000110010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(15),
	datab => \REG_B|ALT_INV_q\(16),
	datac => \row2|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row2|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row3|div15|FS|ALT_INV_Bo~0_combout\,
	dataf => \row3|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row3|div17|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y14_N42
\row3|div20|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div20|FS|Bo~2_combout\ = ( !\row3|div20|FS|Bo~1_combout\ & ( \row3|div17|FS|Bo~0_combout\ & ( (!\REG_B|q\(18) & (\REG_B|q\(17) & (!\row2|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row2|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(18) & ((!\row2|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(17) & 
-- !\row2|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row3|div20|FS|Bo~1_combout\ & ( !\row3|div17|FS|Bo~0_combout\ & ( (!\REG_B|q\(18) & 
-- (!\row2|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row2|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17))))) # (\REG_B|q\(18) & 
-- (((!\row2|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row2|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010101110001000000000000000001110001010100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(17),
	datac => \row2|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row2|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row3|div20|FS|ALT_INV_Bo~1_combout\,
	dataf => \row3|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row3|div20|FS|Bo~2_combout\);

-- Location: LABCELL_X62_Y14_N0
\row3|div22|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div22|FS|Bo~0_combout\ = ( \row2|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row3|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & ((!\REG_B|q\(20)) # 
-- (\row2|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(21) & (\row2|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(20))) ) ) ) # ( 
-- !\row2|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row3|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & \row2|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row2|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row3|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & ((!\row3|div20|FS|Bo~0_combout\) # ((!\REG_B|q\(20)) # 
-- (\row2|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(21) & (\row2|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row3|div20|FS|Bo~0_combout\) # (!\REG_B|q\(20))))) ) ) ) # ( 
-- !\row2|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row3|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & (((!\row3|div20|FS|Bo~0_combout\ & !\REG_B|q\(20))) # 
-- (\row2|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(21) & (!\row3|div20|FS|Bo~0_combout\ & (\row2|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111000001100110011111000111000001100000011001100111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row3|div20|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(21),
	datac => \row2|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(20),
	datae => \row2|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row3|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row3|div22|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y12_N24
\row3|div25|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div25|FS|Bo~2_combout\ = ( \row2|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row3|div22|FS|Bo~0_combout\ & ( (!\row3|div25|FS|Bo~1_combout\ & (\REG_B|q\(23) & 
-- !\row2|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row2|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row3|div22|FS|Bo~0_combout\ & ( (!\row3|div25|FS|Bo~1_combout\ & 
-- ((!\REG_B|q\(23) & (!\row2|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(22))) # (\REG_B|q\(23) & ((!\row2|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22)))))) ) ) ) # ( 
-- \row2|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row3|div22|FS|Bo~0_combout\ & ( (!\row3|div25|FS|Bo~1_combout\ & ((!\REG_B|q\(23) & (!\row2|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \REG_B|q\(22))) # (\REG_B|q\(23) & ((!\row2|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22)))))) ) ) ) # ( !\row2|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row3|div22|FS|Bo~0_combout\ & ( (!\row3|div25|FS|Bo~1_combout\ & ((!\row2|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001010100010001000001010001000100000101000100010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row3|div25|FS|ALT_INV_Bo~1_combout\,
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row2|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(22),
	datae => \row2|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row3|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row3|div25|FS|Bo~2_combout\);

-- Location: LABCELL_X64_Y12_N42
\row3|div27|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div27|FS|Bo~0_combout\ = ( \row2|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row3|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26)) # ((!\REG_B|q\(25) & 
-- \row2|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row2|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row3|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(25) & (!\REG_B|q\(26) & 
-- \row2|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \row2|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row3|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26)) # ((!\REG_B|q\(25) & 
-- ((!\row3|div25|FS|Bo~0_combout\) # (\row2|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(25) & (\row2|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row3|div25|FS|Bo~0_combout\))) 
-- ) ) ) # ( !\row2|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row3|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & ((!\REG_B|q\(25) & ((!\row3|div25|FS|Bo~0_combout\) # 
-- (\row2|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(25) & (\row2|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row3|div25|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110000001000111011111100111000001000000010001100111011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(25),
	datab => \REG_B|ALT_INV_q\(26),
	datac => \row2|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row3|div25|FS|ALT_INV_Bo~0_combout\,
	datae => \row2|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row3|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row3|div27|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y13_N6
\row3|div30|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div30|FS|Bo~2_combout\ = ( !\row3|div30|FS|Bo~1_combout\ & ( \row3|div27|FS|Bo~0_combout\ & ( (!\REG_B|q\(28) & (\REG_B|q\(27) & (!\row2|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row2|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(28) & ((!\row2|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(27) & 
-- !\row2|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row3|div30|FS|Bo~1_combout\ & ( !\row3|div27|FS|Bo~0_combout\ & ( (!\REG_B|q\(28) & 
-- (!\row2|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row2|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27))))) # (\REG_B|q\(28) & 
-- (((!\row2|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row2|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(27)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010101110001000000000000000001110001010100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datab => \REG_B|ALT_INV_q\(27),
	datac => \row2|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row2|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row3|div30|FS|ALT_INV_Bo~1_combout\,
	dataf => \row3|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row3|div30|FS|Bo~2_combout\);

-- Location: LABCELL_X63_Y13_N42
\row4|div32|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div32|FS|Bo~0_combout\ = ( \row3|div30|FS|Bo~0_combout\ & ( \row3|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & ((!\REG_B|q\(31) & (!\row3|div32|FS|Bo~0_combout\ & \row2|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\REG_B|q\(31) & (\row3|div32|FS|Bo~0_combout\ & !\row2|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(30) & (((\row2|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( 
-- !\row3|div30|FS|Bo~0_combout\ & ( \row3|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & ((!\REG_B|q\(31) & (!\row3|div32|FS|Bo~0_combout\ & \row2|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(31) & 
-- (\row3|div32|FS|Bo~0_combout\ & !\row2|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(30) & (((\row2|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( 
-- \row3|div30|FS|Bo~0_combout\ & ( !\row3|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & ((!\REG_B|q\(31) & (!\row3|div32|FS|Bo~0_combout\ & \row2|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(31) & 
-- (\row3|div32|FS|Bo~0_combout\ & !\row2|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(30) & (((\row2|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( 
-- !\row3|div30|FS|Bo~0_combout\ & ( !\row3|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & (((\row2|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(30) & ((!\REG_B|q\(31) & (!\row3|div32|FS|Bo~0_combout\ & 
-- \row2|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(31) & (\row3|div32|FS|Bo~0_combout\ & !\row2|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101100000001001011001100000100101100110000010010110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datab => \REG_B|ALT_INV_q\(30),
	datac => \row3|div32|FS|ALT_INV_Bo~0_combout\,
	datad => \row2|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row3|div30|FS|ALT_INV_Bo~0_combout\,
	dataf => \row3|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row4|div32|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y13_N21
\row3|div32|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div32|FS|Bo~1_combout\ = ( \row3|div32|FS|Bo~0_combout\ & ( \row3|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & (!\REG_B|q\(30) & !\row2|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row3|div32|FS|Bo~0_combout\ & ( \row3|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31)) # ((!\REG_B|q\(30) & !\row2|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \row3|div32|FS|Bo~0_combout\ & ( 
-- !\row3|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\REG_B|q\(30) & ((!\row2|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row3|div30|FS|Bo~0_combout\))) # (\REG_B|q\(30) & 
-- (!\row2|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row3|div30|FS|Bo~0_combout\)))) ) ) ) # ( !\row3|div32|FS|Bo~0_combout\ & ( !\row3|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31)) # ((!\REG_B|q\(30) & 
-- ((!\row2|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row3|div30|FS|Bo~0_combout\))) # (\REG_B|q\(30) & (!\row2|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row3|div30|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011101010101010001000000011101010111010101000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datab => \REG_B|ALT_INV_q\(30),
	datac => \row2|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row3|div30|FS|ALT_INV_Bo~0_combout\,
	datae => \row3|div32|FS|ALT_INV_Bo~0_combout\,
	dataf => \row3|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row3|div32|FS|Bo~1_combout\);

-- Location: LABCELL_X64_Y12_N12
\row3|div28|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div28|FS|Bo~0_combout\ = ( \row3|div27|FS|Bo~0_combout\ & ( (!\row2|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(27)) ) ) # ( !\row3|div27|FS|Bo~0_combout\ & ( 
-- (!\row2|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row2|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(27),
	dataf => \row3|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row3|div28|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y13_N27
\row4|div30|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div30|FS|Bo~0_combout\ = ( \row3|div28|FS|Bo~0_combout\ & ( (\REG_B|q\(29) & (!\row2|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(28) & !\row3|div32|FS|Bo~1_combout\))))) ) ) # ( 
-- !\row3|div28|FS|Bo~0_combout\ & ( (\REG_B|q\(29) & (!\row2|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(28) & !\row3|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100110000001000010011000000010010001100000001001000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datab => \REG_B|ALT_INV_q\(29),
	datac => \row2|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row3|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row3|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row4|div30|FS|Bo~0_combout\);

-- Location: LABCELL_X64_Y12_N30
\row2|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row1|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\REG_B|q\(28) $ (!\row2|div28|FS|Bo~0_combout\)) # (\row2|div32|FS|Bo~0_combout\) ) 
-- ) # ( !\row1|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row2|div32|FS|Bo~0_combout\ & (!\REG_B|q\(28) $ (\row2|div28|FS|Bo~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000110000110000000011000000111111110011110011111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row2|div32|FS|ALT_INV_Bo~0_combout\,
	datad => \row2|div28|FS|ALT_INV_Bo~0_combout\,
	dataf => \row1|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row2|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y12_N24
\row3|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row3|div32|FS|Bo~1_combout\ & ( \row3|div28|FS|Bo~0_combout\ & ( \row2|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row3|div32|FS|Bo~1_combout\ & ( \row3|div28|FS|Bo~0_combout\ & ( !\REG_B|q\(29) $ (!\row2|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row2|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) 
-- # (\REG_B|q\(28))))) ) ) ) # ( \row3|div32|FS|Bo~1_combout\ & ( !\row3|div28|FS|Bo~0_combout\ & ( \row2|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row3|div32|FS|Bo~1_combout\ & ( !\row3|div28|FS|Bo~0_combout\ & 
-- ( !\REG_B|q\(29) $ (!\row2|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(28) & !\row2|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010110011010000000001111111110100110010110010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row2|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row2|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row3|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row3|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row3|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y12_N6
\row3|div25|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div25|FS|Bo~3_combout\ = ( !\row3|div25|FS|Bo~2_combout\ & ( !\row3|div25|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row3|div25|FS|ALT_INV_Bo~0_combout\,
	dataf => \row3|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row3|div25|FS|Bo~3_combout\);

-- Location: LABCELL_X62_Y12_N54
\row3|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row3|div25|FS|Bo~3_combout\ & ( \row3|div32|FS|Bo~1_combout\ & ( \row2|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row3|div25|FS|Bo~3_combout\ & ( \row3|div32|FS|Bo~1_combout\ & ( \row2|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row3|div25|FS|Bo~3_combout\ & ( !\row3|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(26) $ 
-- (!\row2|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(25) & !\row2|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row3|div25|FS|Bo~3_combout\ & ( 
-- !\row3|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(26) $ (!\row2|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row2|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010011001011001011001011001101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(26),
	datab => \REG_B|ALT_INV_q\(25),
	datac => \row2|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row2|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row3|div25|FS|ALT_INV_Bo~3_combout\,
	dataf => \row3|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row3|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y12_N12
\row3|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row3|div32|FS|Bo~1_combout\ & ( \row2|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row3|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(27) 
-- $ (!\row2|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row3|div27|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(27),
	datac => \row2|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row3|div27|FS|ALT_INV_Bo~0_combout\,
	dataf => \row3|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row3|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y12_N21
\row4|div30|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div30|FS|Bo~1_combout\ = ( \row3|div32|FS|Bo~1_combout\ & ( \row3|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & \row2|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row3|div32|FS|Bo~1_combout\ & ( 
-- \row3|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & (!\REG_B|q\(28) $ (\row2|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row3|div32|FS|Bo~1_combout\ & ( !\row3|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & 
-- \row2|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row3|div32|FS|Bo~1_combout\ & ( !\row3|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & (!\REG_B|q\(28) $ 
-- (!\row2|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010100000000000001010101010100000000010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datac => \REG_B|ALT_INV_q\(28),
	datad => \row2|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row3|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row3|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row4|div30|FS|Bo~1_combout\);

-- Location: LABCELL_X64_Y12_N9
\row2|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row2|div23|FS|Bo~0_combout\ & ( !\row1|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(23)) # (\row2|div32|FS|Bo~0_combout\))) 
-- ) ) # ( !\row2|div23|FS|Bo~0_combout\ & ( !\row1|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(23)) # (\row2|div32|FS|Bo~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100001111101001010000111100001111101001010000111110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row2|div32|FS|ALT_INV_Bo~0_combout\,
	datac => \row1|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(23),
	dataf => \row2|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row2|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y14_N51
\row3|div23|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div23|FS|Bo~0_combout\ = ( \row2|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(22) & !\row3|div22|FS|Bo~0_combout\) ) ) # ( !\row2|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ 
-- & ( (!\row3|div22|FS|Bo~0_combout\) # (\REG_B|q\(22)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(22),
	datad => \row3|div22|FS|ALT_INV_Bo~0_combout\,
	dataf => \row2|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row3|div23|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y12_N0
\row3|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row3|div23|FS|Bo~0_combout\ & ( \row3|div32|FS|Bo~1_combout\ & ( \row2|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row3|div23|FS|Bo~0_combout\ & ( \row3|div32|FS|Bo~1_combout\ & ( \row2|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row3|div23|FS|Bo~0_combout\ & ( !\row3|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(24) $ 
-- (!\row2|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row2|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(23))))) ) ) ) # ( !\row3|div23|FS|Bo~0_combout\ & ( 
-- !\row3|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(24) $ (!\row2|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row2|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110010010110100101101100001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row2|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(24),
	datac => \row2|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(23),
	datae => \row3|div23|FS|ALT_INV_Bo~0_combout\,
	dataf => \row3|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row3|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y12_N18
\row3|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row3|div25|FS|Bo~3_combout\ & ( !\row2|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(25)) # (\row3|div32|FS|Bo~1_combout\))) 
-- ) ) # ( !\row3|div25|FS|Bo~3_combout\ & ( !\row2|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row3|div32|FS|Bo~1_combout\) # (\REG_B|q\(25)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100001111101001010000111101011010000011110101101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(25),
	datac => \row2|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row3|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row3|div25|FS|ALT_INV_Bo~3_combout\,
	combout => \row3|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y12_N57
\row4|div25|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div25|FS|Bo~0_combout\ = ( \row3|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(24) & !\row2|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row3|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(24) & (!\REG_B|q\(23) $ 
-- (!\row3|div23|FS|Bo~0_combout\ $ (!\row2|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row3|div23|FS|ALT_INV_Bo~0_combout\,
	datad => \row2|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row3|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row4|div25|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y14_N6
\row3|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row3|div32|FS|Bo~1_combout\ & ( \row2|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row3|div32|FS|Bo~1_combout\ & ( 
-- !\row2|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(22) $ (!\row3|div22|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row2|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(22),
	datad => \row3|div22|FS|ALT_INV_Bo~0_combout\,
	dataf => \row3|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row3|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y14_N27
\row3|div20|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div20|FS|Bo~3_combout\ = ( !\row3|div20|FS|Bo~2_combout\ & ( !\row3|div20|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row3|div20|FS|ALT_INV_Bo~0_combout\,
	dataf => \row3|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row3|div20|FS|Bo~3_combout\);

-- Location: LABCELL_X61_Y13_N54
\row3|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row3|div20|FS|Bo~3_combout\ & ( \row3|div32|FS|Bo~1_combout\ & ( \row2|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row3|div20|FS|Bo~3_combout\ & ( \row3|div32|FS|Bo~1_combout\ & ( \row2|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row3|div20|FS|Bo~3_combout\ & ( !\row3|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(21) $ 
-- (!\row2|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(20) & !\row2|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row3|div20|FS|Bo~3_combout\ & ( 
-- !\row3|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(21) $ (!\row2|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row2|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100011000111001011000111001110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datab => \REG_B|ALT_INV_q\(21),
	datac => \row2|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row2|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row3|div20|FS|ALT_INV_Bo~3_combout\,
	dataf => \row3|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row3|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y14_N51
\row4|div25|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div25|FS|Bo~1_combout\ = ( \row3|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & \row2|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row3|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & 
-- (!\row3|div23|FS|Bo~0_combout\ $ (!\REG_B|q\(23) $ (\row2|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100010010001000010000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row3|div23|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(24),
	datac => \REG_B|ALT_INV_q\(23),
	datad => \row2|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row3|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row4|div25|FS|Bo~1_combout\);

-- Location: LABCELL_X60_Y13_N51
\row3|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row3|div20|FS|Bo~3_combout\ & ( \row3|div32|FS|Bo~1_combout\ & ( \row2|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row3|div20|FS|Bo~3_combout\ & ( \row3|div32|FS|Bo~1_combout\ & ( \row2|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row3|div20|FS|Bo~3_combout\ & ( !\row3|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(20) $ 
-- (!\row2|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row3|div20|FS|Bo~3_combout\ & ( !\row3|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(20) $ 
-- (\row2|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101001010101010101011010101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datad => \row2|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row3|div20|FS|ALT_INV_Bo~3_combout\,
	dataf => \row3|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row3|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y13_N33
\row3|div18|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div18|FS|Bo~0_combout\ = ( \row3|div17|FS|Bo~0_combout\ & ( (\REG_B|q\(17) & !\row2|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row3|div17|FS|Bo~0_combout\ & ( 
-- (!\row2|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(17),
	datad => \row2|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row3|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row3|div18|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y13_N12
\row4|div20|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div20|FS|Bo~0_combout\ = ( \row3|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & !\row2|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row3|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & (!\REG_B|q\(18) $ 
-- (!\row3|div18|FS|Bo~0_combout\ $ (!\row2|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(19),
	datab => \REG_B|ALT_INV_q\(18),
	datac => \row3|div18|FS|ALT_INV_Bo~0_combout\,
	datad => \row2|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row3|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row4|div20|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y14_N15
\row2|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \REG_B|q\(18) & ( !\row1|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row2|div18|FS|Bo~0_combout\) # (\row2|div32|FS|Bo~0_combout\))) 
-- ) ) # ( !\REG_B|q\(18) & ( !\row1|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row2|div18|FS|Bo~0_combout\) # (\row2|div32|FS|Bo~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001011111101000000101111100001010111101010000101011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row2|div32|FS|ALT_INV_Bo~0_combout\,
	datac => \row2|div18|FS|ALT_INV_Bo~0_combout\,
	datad => \row1|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \REG_B|ALT_INV_q\(18),
	combout => \row2|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y13_N48
\row3|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row2|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row3|div32|FS|Bo~1_combout\ & ( 
-- \row2|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row2|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row3|div32|FS|Bo~1_combout\ & ( 
-- \row2|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row2|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row3|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(19) $ 
-- (!\row2|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(18) & \row3|div18|FS|Bo~0_combout\)))) ) ) ) # ( !\row2|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row3|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(19) $ (!\row2|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row3|div18|FS|Bo~0_combout\) # (\REG_B|q\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110101010010101010101101010100100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(19),
	datab => \REG_B|ALT_INV_q\(18),
	datac => \row3|div18|FS|ALT_INV_Bo~0_combout\,
	datad => \row2|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row2|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row3|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row3|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y15_N33
\row3|div15|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div15|FS|Bo~3_combout\ = ( !\row3|div15|FS|Bo~2_combout\ & ( !\row3|div15|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row3|div15|FS|ALT_INV_Bo~0_combout\,
	dataf => \row3|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row3|div15|FS|Bo~3_combout\);

-- Location: LABCELL_X61_Y15_N48
\row3|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row2|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row3|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row2|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row3|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(16) $ (((!\REG_B|q\(15) & (!\row3|div15|FS|Bo~3_combout\ & 
-- !\row2|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(15) & ((!\row3|div15|FS|Bo~3_combout\) # (!\row2|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))))) ) ) ) # ( 
-- !\row2|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row3|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(16) $ (((!\REG_B|q\(15) & ((\row2|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\row3|div15|FS|Bo~3_combout\))) # (\REG_B|q\(15) & (\row3|div15|FS|Bo~3_combout\ & \row2|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100011001100011001110011001110000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(15),
	datab => \REG_B|ALT_INV_q\(16),
	datac => \row3|div15|FS|ALT_INV_Bo~3_combout\,
	datad => \row2|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row2|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row3|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row3|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y12_N45
\row3|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row3|div32|FS|Bo~1_combout\ & ( \row2|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row3|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(17) 
-- $ (!\row3|div17|FS|Bo~0_combout\ $ (!\row2|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(17),
	datac => \row3|div17|FS|ALT_INV_Bo~0_combout\,
	datad => \row2|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row3|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row3|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y13_N6
\row4|div20|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div20|FS|Bo~1_combout\ = ( \row3|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & \row2|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row3|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & (!\REG_B|q\(18) $ 
-- (!\row3|div18|FS|Bo~0_combout\ $ (\row2|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(19),
	datab => \REG_B|ALT_INV_q\(18),
	datac => \row3|div18|FS|ALT_INV_Bo~0_combout\,
	datad => \row2|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row3|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row4|div20|FS|Bo~1_combout\);

-- Location: LABCELL_X61_Y15_N6
\row3|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row3|div32|FS|Bo~1_combout\ & ( \row2|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row3|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(15) 
-- $ (!\row3|div15|FS|Bo~3_combout\ $ (!\row2|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(15),
	datac => \row3|div15|FS|ALT_INV_Bo~3_combout\,
	datad => \row2|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row3|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row3|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y16_N36
\row2|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row2|div13|FS|Bo~0_combout\ & ( !\row1|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(13)) # (\row2|div32|FS|Bo~0_combout\))) 
-- ) ) # ( !\row2|div13|FS|Bo~0_combout\ & ( !\row1|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(13)) # (\row2|div32|FS|Bo~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001011111101000000101111100001010111101010000101011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row2|div32|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(13),
	datad => \row1|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row2|div13|FS|ALT_INV_Bo~0_combout\,
	combout => \row2|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y15_N42
\row3|div13|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div13|FS|Bo~0_combout\ = ( \row3|div12|FS|Bo~0_combout\ & ( (!\row2|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(12)) ) ) # ( !\row3|div12|FS|Bo~0_combout\ & ( 
-- (!\row2|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row2|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(12),
	dataf => \row3|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row3|div13|FS|Bo~0_combout\);

-- Location: LABCELL_X60_Y16_N45
\row3|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row3|div13|FS|Bo~0_combout\ & ( \row3|div32|FS|Bo~1_combout\ & ( \row2|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row3|div13|FS|Bo~0_combout\ & ( \row3|div32|FS|Bo~1_combout\ & ( \row2|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row3|div13|FS|Bo~0_combout\ & ( !\row3|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ 
-- (!\row2|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row2|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(13))))) ) ) ) # ( !\row3|div13|FS|Bo~0_combout\ & ( 
-- !\row3|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ (!\row2|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(13) & !\row2|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001110011100110001100011100100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(14),
	datac => \row2|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row2|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row3|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row3|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row3|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y16_N6
\row4|div15|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div15|FS|Bo~0_combout\ = ( \row3|div13|FS|Bo~0_combout\ & ( \row3|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & !\row2|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row3|div13|FS|Bo~0_combout\ & ( 
-- \row3|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & !\row2|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row3|div13|FS|Bo~0_combout\ & ( !\row3|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (!\row2|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row3|div13|FS|Bo~0_combout\ & ( !\row3|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (\row2|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000011000000110011000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(14),
	datac => \REG_B|ALT_INV_q\(13),
	datad => \row2|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row3|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row3|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row4|div15|FS|Bo~0_combout\);

-- Location: MLABCELL_X59_Y15_N36
\row4|div15|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div15|FS|Bo~1_combout\ = ( \row3|div13|FS|Bo~0_combout\ & ( \row3|div32|FS|Bo~1_combout\ & ( (\row2|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(14)) ) ) ) # ( !\row3|div13|FS|Bo~0_combout\ & ( 
-- \row3|div32|FS|Bo~1_combout\ & ( (\row2|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(14)) ) ) ) # ( \row3|div13|FS|Bo~0_combout\ & ( !\row3|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (\row2|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row3|div13|FS|Bo~0_combout\ & ( !\row3|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (!\row2|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101000000000101001010000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datac => \row2|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(14),
	datae => \row3|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row3|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row4|div15|FS|Bo~1_combout\);

-- Location: LABCELL_X61_Y15_N39
\row3|div10|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div10|FS|Bo~3_combout\ = ( !\row3|div10|FS|Bo~2_combout\ & ( !\row3|div10|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row3|div10|FS|ALT_INV_Bo~0_combout\,
	dataf => \row3|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row3|div10|FS|Bo~3_combout\);

-- Location: LABCELL_X61_Y16_N48
\row3|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row2|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row3|div32|FS|Bo~1_combout\ & ( 
-- \row2|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row2|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row3|div32|FS|Bo~1_combout\ & ( 
-- \row2|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row2|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row3|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(11) $ 
-- (!\row2|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(10) & !\row3|div10|FS|Bo~3_combout\)))) ) ) ) # ( !\row2|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row3|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(11) $ (!\row2|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row3|div10|FS|Bo~3_combout\) # (\REG_B|q\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101001000101101010010111011010000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datab => \row3|div10|FS|ALT_INV_Bo~3_combout\,
	datac => \REG_B|ALT_INV_q\(11),
	datad => \row2|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row2|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row3|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row3|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y15_N36
\row3|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row3|div32|FS|Bo~1_combout\ & ( \row2|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row3|div32|FS|Bo~1_combout\ & ( 
-- !\row3|div12|FS|Bo~0_combout\ $ (!\row2|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(12))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row3|div12|FS|ALT_INV_Bo~0_combout\,
	datac => \row2|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(12),
	dataf => \row3|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row3|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y15_N51
\row3|div8|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div8|FS|Bo~0_combout\ = ( \row3|div7|FS|Bo~0_combout\ & ( (!\row2|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(7)) ) ) # ( !\row3|div7|FS|Bo~0_combout\ & ( 
-- (!\row2|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row2|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(7),
	dataf => \row3|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row3|div8|FS|Bo~0_combout\);

-- Location: MLABCELL_X59_Y15_N6
\row4|div10|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div10|FS|Bo~0_combout\ = ( \row3|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & !\row2|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row3|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & (!\row3|div8|FS|Bo~0_combout\ $ 
-- (!\REG_B|q\(8) $ (!\row2|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010010001000010001001000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row3|div8|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(9),
	datac => \REG_B|ALT_INV_q\(8),
	datad => \row2|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row3|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row4|div10|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y16_N6
\row2|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row2|div8|FS|Bo~0_combout\ & ( !\row1|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(8)) # (\row2|div32|FS|Bo~0_combout\))) ) ) 
-- # ( !\row2|div8|FS|Bo~0_combout\ & ( !\row1|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(8)) # (\row2|div32|FS|Bo~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000111111110000000011111100001100111100110000110011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row2|div32|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(8),
	datad => \row1|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row2|div8|FS|ALT_INV_Bo~0_combout\,
	combout => \row2|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y16_N36
\row3|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row3|div8|FS|Bo~0_combout\ & ( \row3|div32|FS|Bo~1_combout\ & ( \row2|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row3|div8|FS|Bo~0_combout\ & ( \row3|div32|FS|Bo~1_combout\ & ( \row2|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row3|div8|FS|Bo~0_combout\ & ( !\row3|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ 
-- (!\row2|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row2|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(8))))) ) ) ) # ( !\row3|div8|FS|Bo~0_combout\ & ( 
-- !\row3|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ (!\row2|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(8) & !\row2|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100101110110100110100100010110100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \row2|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(9),
	datad => \row2|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row3|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row3|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row3|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y15_N9
\row3|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row3|div32|FS|Bo~1_combout\ & ( \row2|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row3|div32|FS|Bo~1_combout\ & ( 
-- !\row3|div10|FS|Bo~3_combout\ $ (!\row2|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(10))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row3|div10|FS|ALT_INV_Bo~3_combout\,
	datac => \row2|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(10),
	dataf => \row3|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row3|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y15_N12
\row3|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \REG_B|q\(7) & ( !\row2|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row3|div7|FS|Bo~0_combout\) # (\row3|div32|FS|Bo~1_combout\))) ) ) 
-- # ( !\REG_B|q\(7) & ( !\row2|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row3|div7|FS|Bo~0_combout\) # (\row3|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000111111110000000011111100001100111100110000110011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row3|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \row3|div7|FS|ALT_INV_Bo~0_combout\,
	datad => \row2|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \REG_B|ALT_INV_q\(7),
	combout => \row3|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y15_N15
\row4|div10|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div10|FS|Bo~1_combout\ = ( \row2|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\REG_B|q\(9) & ((!\row3|div8|FS|Bo~0_combout\ $ (\REG_B|q\(8))) # (\row3|div32|FS|Bo~1_combout\))) ) ) # ( 
-- !\row2|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row3|div32|FS|Bo~1_combout\ & (!\REG_B|q\(9) & (!\row3|div8|FS|Bo~0_combout\ $ (!\REG_B|q\(8))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100000000000010010000000000010110111000000001011011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row3|div8|FS|ALT_INV_Bo~0_combout\,
	datab => \row3|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \REG_B|ALT_INV_q\(8),
	datad => \REG_B|ALT_INV_q\(9),
	dataf => \row2|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row4|div10|FS|Bo~1_combout\);

-- Location: LABCELL_X63_Y15_N48
\row3|div6|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div6|FS|Bo~0_combout\ = ( \row2|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\REG_B|q\(5)) # ((!\row3|div5|FS|Bo~2_combout\ & !\row3|div5|FS|Bo~0_combout\)) ) ) # ( 
-- !\row2|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\REG_B|q\(5) & (!\row3|div5|FS|Bo~2_combout\ & !\row3|div5|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000011111010101010101111101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datac => \row3|div5|FS|ALT_INV_Bo~2_combout\,
	datad => \row3|div5|FS|ALT_INV_Bo~0_combout\,
	dataf => \row2|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row3|div6|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y15_N45
\row3|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row3|div32|FS|Bo~1_combout\ & ( \row2|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row3|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(6) $ 
-- (!\row3|div6|FS|Bo~0_combout\ $ (!\row2|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(6),
	datac => \row3|div6|FS|ALT_INV_Bo~0_combout\,
	datad => \row2|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row3|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row3|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y15_N18
\row3|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row2|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\REG_B|q\(5) $ (((\row3|div5|FS|Bo~0_combout\) # (\row3|div5|FS|Bo~2_combout\)))) # 
-- (\row3|div32|FS|Bo~1_combout\) ) ) # ( !\row2|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row3|div32|FS|Bo~1_combout\ & (!\REG_B|q\(5) $ (((!\row3|div5|FS|Bo~2_combout\ & !\row3|div5|FS|Bo~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010001000010010001000100010110111011101111011011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datab => \row3|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \row3|div5|FS|ALT_INV_Bo~2_combout\,
	datad => \row3|div5|FS|ALT_INV_Bo~0_combout\,
	dataf => \row2|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row3|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y15_N12
\row2|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row2|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row1|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\REG_B|q\(3) $ (!\row2|div3|FS|Bo~0_combout\)) # (\row2|div32|FS|Bo~0_combout\) ) ) # 
-- ( !\row1|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row2|div32|FS|Bo~0_combout\ & (!\REG_B|q\(3) $ (\row2|div3|FS|Bo~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000001010101000000000101001011111111101010101111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row2|div32|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(3),
	datad => \row2|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row1|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row2|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y15_N42
\row3|div3|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div3|FS|Bo~0_combout\ = ( \row2|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(2) & \row3|div2|FS|Bo~0_combout\) ) ) # ( !\row2|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- (\row3|div2|FS|Bo~0_combout\) # (\REG_B|q\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(2),
	datad => \row3|div2|FS|ALT_INV_Bo~0_combout\,
	dataf => \row2|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row3|div3|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y15_N30
\row3|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row3|div3|FS|Bo~0_combout\ & ( \row3|div32|FS|Bo~1_combout\ & ( \row2|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row3|div3|FS|Bo~0_combout\ & ( \row3|div32|FS|Bo~1_combout\ & ( \row2|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row3|div3|FS|Bo~0_combout\ & ( !\row3|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ 
-- (!\row2|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row2|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(3))))) ) ) ) # ( !\row3|div3|FS|Bo~0_combout\ & ( 
-- !\row3|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ (!\row2|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row2|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101100110100110100110100110010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \row2|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(3),
	datad => \row2|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row3|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row3|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row3|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y15_N54
\row4|div5|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div5|FS|Bo~0_combout\ = ( \row3|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & !\row2|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row3|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row2|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row3|div3|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010010001000010001001000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datac => \row2|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row3|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row3|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row4|div5|FS|Bo~0_combout\);

-- Location: LABCELL_X60_Y15_N36
\row4|div5|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div5|FS|Bo~1_combout\ = ( \row3|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & \row2|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row3|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row3|div3|FS|Bo~0_combout\ $ (\row2|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row3|div3|FS|ALT_INV_Bo~0_combout\,
	datad => \row2|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row3|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row4|div5|FS|Bo~1_combout\);

-- Location: IOIBUF_X54_Y0_N52
\Ain[28]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(28),
	o => \Ain[28]~input_o\);

-- Location: FF_X57_Y13_N35
\REG_A|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[28]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(28));

-- Location: LABCELL_X57_Y13_N9
\row4|div2|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div2|FS|Bo~0_combout\ = ( \row3|div32|FS|Bo~1_combout\ & ( (!\REG_A|q\(29) & (((!\REG_A|q\(28) & \REG_B|q\(0))) # (\REG_B|q\(1)))) # (\REG_A|q\(29) & (!\REG_A|q\(28) & (\REG_B|q\(1) & \REG_B|q\(0)))) ) ) # ( !\row3|div32|FS|Bo~1_combout\ & ( 
-- (!\REG_A|q\(28) & ((!\REG_A|q\(29) & (\REG_B|q\(1))) # (\REG_A|q\(29) & ((\REG_B|q\(0)))))) # (\REG_A|q\(28) & (\REG_B|q\(1) & (!\REG_A|q\(29) $ (\REG_B|q\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000101011000011000010101100001100100011100000110010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(28),
	datab => \REG_A|ALT_INV_q\(29),
	datac => \REG_B|ALT_INV_q\(1),
	datad => \REG_B|ALT_INV_q\(0),
	dataf => \row3|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row4|div2|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y15_N21
\row3|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row3|div2|FS|Bo~0_combout\ & ( !\row2|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(2)) # (\row3|div32|FS|Bo~1_combout\))) ) ) 
-- # ( !\row3|div2|FS|Bo~0_combout\ & ( !\row2|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(2)) # (\row3|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011110011000011001111001111000000001111111100000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row3|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \REG_B|ALT_INV_q\(2),
	datad => \row2|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row3|div2|FS|ALT_INV_Bo~0_combout\,
	combout => \row3|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X57_Y13_N30
\row3|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row2|div32|FS|Bo~0_combout\ & ( \row3|div32|FS|Bo~1_combout\ & ( \REG_A|q\(30) ) ) ) # ( !\row2|div32|FS|Bo~0_combout\ & ( \row3|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(0) 
-- $ (!\REG_A|q\(30)) ) ) ) # ( \row2|div32|FS|Bo~0_combout\ & ( !\row3|div32|FS|Bo~1_combout\ & ( !\REG_A|q\(30) $ (!\REG_B|q\(1) $ (((\REG_B|q\(0) & !\REG_A|q\(29))))) ) ) ) # ( !\row2|div32|FS|Bo~0_combout\ & ( !\row3|div32|FS|Bo~1_combout\ & ( 
-- !\REG_A|q\(30) $ (!\REG_B|q\(1) $ (((\REG_B|q\(0) & \REG_A|q\(29))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110001101001011010010011110001100110011001100011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(0),
	datab => \REG_A|ALT_INV_q\(30),
	datac => \REG_B|ALT_INV_q\(1),
	datad => \REG_A|ALT_INV_q\(29),
	datae => \row2|div32|FS|ALT_INV_Bo~0_combout\,
	dataf => \row3|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row3|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y15_N30
\row4|div5|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div5|FS|Bo~2_combout\ = ( \row3|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row3|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(3) & (\REG_B|q\(2) & 
-- (!\row4|div5|FS|Bo~1_combout\ & \row4|div2|FS|Bo~0_combout\))) ) ) ) # ( !\row3|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row3|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- (!\row4|div5|FS|Bo~1_combout\ & (((\REG_B|q\(2) & \row4|div2|FS|Bo~0_combout\)) # (\REG_B|q\(3)))) ) ) ) # ( \row3|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row3|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(3) & (!\row4|div5|FS|Bo~1_combout\ & ((\row4|div2|FS|Bo~0_combout\) # (\REG_B|q\(2))))) ) ) ) # ( 
-- !\row3|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row3|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row4|div5|FS|Bo~1_combout\ & (((\row4|div2|FS|Bo~0_combout\) # (\REG_B|q\(2))) # 
-- (\REG_B|q\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000011110000000100000101000001010000011100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(2),
	datac => \row4|div5|FS|ALT_INV_Bo~1_combout\,
	datad => \row4|div2|FS|ALT_INV_Bo~0_combout\,
	datae => \row3|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row3|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row4|div5|FS|Bo~2_combout\);

-- Location: LABCELL_X60_Y15_N48
\row4|div7|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div7|FS|Bo~0_combout\ = ( \row4|div5|FS|Bo~0_combout\ & ( \row4|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & (((!\REG_B|q\(5) & \row3|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\row3|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(6) & (!\REG_B|q\(5) & (\row3|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row3|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row4|div5|FS|Bo~0_combout\ & ( \row4|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & (((!\REG_B|q\(5) & 
-- \row3|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row3|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(6) & (!\REG_B|q\(5) & 
-- (\row3|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row3|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row4|div5|FS|Bo~0_combout\ & ( !\row4|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) 
-- & (((!\REG_B|q\(5) & \row3|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row3|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(6) & (!\REG_B|q\(5) & 
-- (\row3|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row3|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row4|div5|FS|Bo~0_combout\ & ( !\row4|div5|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(6) & ((!\REG_B|q\(5)) # ((\row3|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row3|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(6) & 
-- (\row3|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(5)) # (\row3|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111010101111000010101000111000001010100011100000101010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(6),
	datab => \REG_B|ALT_INV_q\(5),
	datac => \row3|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row3|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row4|div5|FS|ALT_INV_Bo~0_combout\,
	dataf => \row4|div5|FS|ALT_INV_Bo~2_combout\,
	combout => \row4|div7|FS|Bo~0_combout\);

-- Location: LABCELL_X60_Y15_N42
\row4|div10|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div10|FS|Bo~2_combout\ = ( \row3|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row4|div7|FS|Bo~0_combout\ & ( (\REG_B|q\(8) & (!\row3|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row4|div10|FS|Bo~1_combout\)) ) ) ) # ( !\row3|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row4|div7|FS|Bo~0_combout\ & ( (!\row4|div10|FS|Bo~1_combout\ & ((!\REG_B|q\(8) & (\REG_B|q\(7) & 
-- !\row3|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(8) & ((!\row3|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7)))))) ) ) ) # ( 
-- \row3|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row4|div7|FS|Bo~0_combout\ & ( (!\row4|div10|FS|Bo~1_combout\ & ((!\REG_B|q\(8) & (\REG_B|q\(7) & 
-- !\row3|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(8) & ((!\row3|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7)))))) ) ) ) # ( 
-- !\row3|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row4|div7|FS|Bo~0_combout\ & ( (!\row4|div10|FS|Bo~1_combout\ & ((!\row3|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(8)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000011100010000000001110001000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(7),
	datac => \row3|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row4|div10|FS|ALT_INV_Bo~1_combout\,
	datae => \row3|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row4|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row4|div10|FS|Bo~2_combout\);

-- Location: LABCELL_X60_Y15_N6
\row4|div12|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div12|FS|Bo~0_combout\ = ( \row3|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row4|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11)) # ((!\REG_B|q\(10) & 
-- \row3|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row3|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row4|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & (!\REG_B|q\(10) & 
-- \row3|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \row3|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row4|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11)) # ((!\REG_B|q\(10) & 
-- ((!\row4|div10|FS|Bo~0_combout\) # (\row3|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(10) & (!\row4|div10|FS|Bo~0_combout\ & \row3|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) 
-- ) ) ) # ( !\row3|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row4|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & ((!\REG_B|q\(10) & ((!\row4|div10|FS|Bo~0_combout\) # 
-- (\row3|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(10) & (!\row4|div10|FS|Bo~0_combout\ & \row3|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010101000111010101111111000000000100010001010101011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(11),
	datab => \REG_B|ALT_INV_q\(10),
	datac => \row4|div10|FS|ALT_INV_Bo~0_combout\,
	datad => \row3|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row3|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row4|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row4|div12|FS|Bo~0_combout\);

-- Location: LABCELL_X60_Y15_N18
\row4|div15|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div15|FS|Bo~2_combout\ = ( \row3|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row4|div12|FS|Bo~0_combout\ & ( (\REG_B|q\(13) & (\REG_B|q\(12) & (!\row4|div15|FS|Bo~1_combout\ & 
-- !\row3|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row3|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row4|div12|FS|Bo~0_combout\ & ( (!\row4|div15|FS|Bo~1_combout\ & 
-- (((\REG_B|q\(12) & !\row3|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(13)))) ) ) ) # ( \row3|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row4|div12|FS|Bo~0_combout\ & ( 
-- (\REG_B|q\(13) & (!\row4|div15|FS|Bo~1_combout\ & ((!\row3|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12))))) ) ) ) # ( !\row3|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row4|div12|FS|Bo~0_combout\ & ( (!\row4|div15|FS|Bo~1_combout\ & (((!\row3|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12))) # (\REG_B|q\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001110000010100000001000001110000010100000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(12),
	datac => \row4|div15|FS|ALT_INV_Bo~1_combout\,
	datad => \row3|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row3|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row4|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row4|div15|FS|Bo~2_combout\);

-- Location: LABCELL_X60_Y15_N12
\row4|div17|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div17|FS|Bo~0_combout\ = ( \row4|div15|FS|Bo~0_combout\ & ( \row4|div15|FS|Bo~2_combout\ & ( (!\row3|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(16) & 
-- (\row3|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(15)))) # (\row3|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(16)) # 
-- ((\row3|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(15))))) ) ) ) # ( !\row4|div15|FS|Bo~0_combout\ & ( \row4|div15|FS|Bo~2_combout\ & ( 
-- (!\row3|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(16) & (\row3|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(15)))) # 
-- (\row3|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(16)) # ((\row3|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(15))))) ) ) ) # ( \row4|div15|FS|Bo~0_combout\ & ( 
-- !\row4|div15|FS|Bo~2_combout\ & ( (!\row3|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(16) & (\row3|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(15)))) # 
-- (\row3|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(16)) # ((\row3|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(15))))) ) ) ) # ( !\row4|div15|FS|Bo~0_combout\ & ( 
-- !\row4|div15|FS|Bo~2_combout\ & ( (!\row3|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(16) & ((!\REG_B|q\(15)) # (\row3|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # 
-- (\row3|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(16)) # ((!\REG_B|q\(15)) # (\row3|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110101001101010011010100010001001101010001000100110101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row3|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(16),
	datac => \row3|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(15),
	datae => \row4|div15|FS|ALT_INV_Bo~0_combout\,
	dataf => \row4|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row4|div17|FS|Bo~0_combout\);

-- Location: LABCELL_X60_Y15_N0
\row4|div20|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div20|FS|Bo~2_combout\ = ( !\row4|div20|FS|Bo~1_combout\ & ( \row4|div17|FS|Bo~0_combout\ & ( (!\REG_B|q\(18) & (!\row3|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\REG_B|q\(17) & 
-- !\row3|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(18) & ((!\row3|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- ((!\row3|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(17))))) ) ) ) # ( !\row4|div20|FS|Bo~1_combout\ & ( !\row4|div17|FS|Bo~0_combout\ & ( (!\REG_B|q\(18) & 
-- (!\row3|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row3|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17))))) # (\REG_B|q\(18) & 
-- ((!\row3|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((!\row3|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111101000101000000000000000001011101000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \row3|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(17),
	datad => \row3|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row4|div20|FS|ALT_INV_Bo~1_combout\,
	dataf => \row4|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row4|div20|FS|Bo~2_combout\);

-- Location: LABCELL_X60_Y13_N30
\row4|div22|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div22|FS|Bo~0_combout\ = ( \row3|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row4|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & ((!\REG_B|q\(20)) # 
-- (\row3|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(21) & (!\REG_B|q\(20) & \row3|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row3|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row4|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & \row3|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row3|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row4|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & ((!\REG_B|q\(20)) # ((!\row4|div20|FS|Bo~0_combout\) # 
-- (\row3|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(21) & (\row3|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(20)) # (!\row4|div20|FS|Bo~0_combout\)))) ) ) ) # ( 
-- !\row3|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row4|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & (((!\REG_B|q\(20) & !\row4|div20|FS|Bo~0_combout\)) # 
-- (\row3|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(21) & (!\REG_B|q\(20) & (\row3|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row4|div20|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111000001010101011111000111000001010000010101000111010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(21),
	datab => \REG_B|ALT_INV_q\(20),
	datac => \row3|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row4|div20|FS|ALT_INV_Bo~0_combout\,
	datae => \row3|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row4|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row4|div22|FS|Bo~0_combout\);

-- Location: LABCELL_X60_Y13_N18
\row4|div25|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div25|FS|Bo~2_combout\ = ( !\row4|div25|FS|Bo~1_combout\ & ( \row4|div22|FS|Bo~0_combout\ & ( (!\REG_B|q\(23) & (\REG_B|q\(22) & (!\row3|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row3|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(23) & ((!\row3|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(22) & 
-- !\row3|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row4|div25|FS|Bo~1_combout\ & ( !\row4|div22|FS|Bo~0_combout\ & ( (!\REG_B|q\(23) & 
-- (!\row3|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row3|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22))))) # (\REG_B|q\(23) & 
-- (((!\row3|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row3|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010101110001000000000000000001110001010100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \REG_B|ALT_INV_q\(22),
	datac => \row3|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row3|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row4|div25|FS|ALT_INV_Bo~1_combout\,
	dataf => \row4|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row4|div25|FS|Bo~2_combout\);

-- Location: LABCELL_X62_Y12_N18
\row4|div27|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div27|FS|Bo~0_combout\ = ( \row4|div25|FS|Bo~0_combout\ & ( \row4|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & (((!\REG_B|q\(25) & \row3|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\row3|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & (!\REG_B|q\(25) & (\row3|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row3|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row4|div25|FS|Bo~0_combout\ & ( \row4|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & (((!\REG_B|q\(25) & 
-- \row3|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row3|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & (!\REG_B|q\(25) & 
-- (\row3|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row3|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row4|div25|FS|Bo~0_combout\ & ( !\row4|div25|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(26) & (((!\REG_B|q\(25) & \row3|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row3|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & (!\REG_B|q\(25) & 
-- (\row3|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row3|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row4|div25|FS|Bo~0_combout\ & ( !\row4|div25|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(26) & ((!\REG_B|q\(25)) # ((\row3|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row3|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(26) & 
-- (\row3|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(25)) # (\row3|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101011101111000010001010111000001000101011100000100010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(26),
	datab => \REG_B|ALT_INV_q\(25),
	datac => \row3|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row3|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row4|div25|FS|ALT_INV_Bo~0_combout\,
	dataf => \row4|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row4|div27|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y12_N48
\row4|div30|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div30|FS|Bo~2_combout\ = ( !\row4|div30|FS|Bo~1_combout\ & ( \row4|div27|FS|Bo~0_combout\ & ( (!\REG_B|q\(28) & (\REG_B|q\(27) & (!\row3|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row3|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(28) & ((!\row3|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(27) & 
-- !\row3|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row4|div30|FS|Bo~1_combout\ & ( !\row4|div27|FS|Bo~0_combout\ & ( (!\REG_B|q\(28) & 
-- (!\row3|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row3|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27))))) # (\REG_B|q\(28) & 
-- (((!\row3|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row3|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(27)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011100110001000000000000000001110011000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(27),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row3|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row3|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row4|div30|FS|ALT_INV_Bo~1_combout\,
	dataf => \row4|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row4|div30|FS|Bo~2_combout\);

-- Location: LABCELL_X62_Y12_N15
\row4|div32|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div32|FS|Bo~1_combout\ = ( \row3|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row4|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\REG_B|q\(30)) # (!\row4|div32|FS|Bo~0_combout\))) # (\REG_B|q\(31) & 
-- (!\REG_B|q\(30) & !\row4|div32|FS|Bo~0_combout\)) ) ) ) # ( !\row3|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row4|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & !\row4|div32|FS|Bo~0_combout\) ) ) ) # ( 
-- \row3|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row4|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\REG_B|q\(30)) # ((!\row4|div32|FS|Bo~0_combout\) # (!\row4|div30|FS|Bo~0_combout\)))) # (\REG_B|q\(31) & 
-- (!\row4|div32|FS|Bo~0_combout\ & ((!\REG_B|q\(30)) # (!\row4|div30|FS|Bo~0_combout\)))) ) ) ) # ( !\row3|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row4|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & 
-- ((!\row4|div32|FS|Bo~0_combout\) # ((!\REG_B|q\(30) & !\row4|div30|FS|Bo~0_combout\)))) # (\REG_B|q\(31) & (!\REG_B|q\(30) & (!\row4|div32|FS|Bo~0_combout\ & !\row4|div30|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110100010100000111110101110100010100000101000001110100011101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datab => \REG_B|ALT_INV_q\(30),
	datac => \row4|div32|FS|ALT_INV_Bo~0_combout\,
	datad => \row4|div30|FS|ALT_INV_Bo~0_combout\,
	datae => \row3|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row4|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row4|div32|FS|Bo~1_combout\);

-- Location: LABCELL_X62_Y12_N24
\row4|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row4|div27|FS|Bo~0_combout\ & ( !\row3|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(27)) # (\row4|div32|FS|Bo~1_combout\))) 
-- ) ) # ( !\row4|div27|FS|Bo~0_combout\ & ( !\row3|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(27)) # (\row4|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000111111110000000011111100001100111100110000110011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row4|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \REG_B|ALT_INV_q\(27),
	datad => \row3|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row4|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row4|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y12_N9
\row4|div28|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div28|FS|Bo~0_combout\ = ( \row4|div27|FS|Bo~0_combout\ & ( (\REG_B|q\(27) & !\row3|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row4|div27|FS|Bo~0_combout\ & ( 
-- (!\row3|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101111111110101010101010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(27),
	datad => \row3|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row4|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row4|div28|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y12_N6
\row4|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row4|div32|FS|Bo~1_combout\ & ( \row3|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row4|div32|FS|Bo~1_combout\ & ( 
-- !\row4|div28|FS|Bo~0_combout\ $ (!\REG_B|q\(28) $ (\row3|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row4|div28|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(28),
	datad => \row3|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row4|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row4|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y12_N21
\row3|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row3|div28|FS|Bo~0_combout\ & ( !\row2|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row3|div32|FS|Bo~1_combout\) # (\REG_B|q\(28)))) 
-- ) ) # ( !\row3|div28|FS|Bo~0_combout\ & ( !\row2|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(28)) # (\row3|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011001111001100001100111111000000001111111100000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row3|div32|FS|ALT_INV_Bo~1_combout\,
	datad => \row2|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row3|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row3|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y12_N0
\row4|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row3|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row4|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row3|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row4|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(29) $ (((!\REG_B|q\(28) & (!\row3|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row4|div28|FS|Bo~0_combout\)) # (\REG_B|q\(28) & ((!\row3|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row4|div28|FS|Bo~0_combout\))))) ) ) ) # ( 
-- !\row3|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row4|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(29) $ (((!\REG_B|q\(28) & ((!\row4|div28|FS|Bo~0_combout\) # 
-- (\row3|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(28) & (\row3|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row4|div28|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010110100110100110100101100100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row3|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row4|div28|FS|ALT_INV_Bo~0_combout\,
	datae => \row3|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row4|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row4|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y12_N36
\row5|div32|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div32|FS|Bo~0_combout\ = ( \row3|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row4|div30|FS|Bo~2_combout\ & ( (\REG_B|q\(31) & (!\REG_B|q\(30) & \row4|div32|FS|Bo~0_combout\)) ) ) ) # ( 
-- !\row3|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row4|div30|FS|Bo~2_combout\ & ( ((!\REG_B|q\(31) & !\row4|div32|FS|Bo~0_combout\)) # (\REG_B|q\(30)) ) ) ) # ( 
-- \row3|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row4|div30|FS|Bo~2_combout\ & ( (\REG_B|q\(31) & (\row4|div32|FS|Bo~0_combout\ & (!\REG_B|q\(30) $ (!\row4|div30|FS|Bo~0_combout\)))) ) ) ) # ( 
-- !\row3|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row4|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\row4|div32|FS|Bo~0_combout\) # (!\REG_B|q\(30) $ (\row4|div30|FS|Bo~0_combout\)))) # (\REG_B|q\(31) & 
-- (!\REG_B|q\(30) $ ((\row4|div30|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101111000011000000000001010010111011001100110000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datab => \REG_B|ALT_INV_q\(30),
	datac => \row4|div30|FS|ALT_INV_Bo~0_combout\,
	datad => \row4|div32|FS|ALT_INV_Bo~0_combout\,
	datae => \row3|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row4|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row5|div32|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y12_N27
\row5|div30|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div30|FS|Bo~0_combout\ = ( \row4|div28|FS|Bo~0_combout\ & ( (\REG_B|q\(29) & (!\row3|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row4|div32|FS|Bo~1_combout\ & !\REG_B|q\(28)))))) ) ) # ( 
-- !\row4|div28|FS|Bo~0_combout\ & ( (\REG_B|q\(29) & (!\row3|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row4|div32|FS|Bo~1_combout\ & \REG_B|q\(28)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000100000100010100010000010000010101010000000001010101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datab => \row4|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \REG_B|ALT_INV_q\(28),
	datad => \row3|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row4|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row5|div30|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y12_N30
\row4|div25|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div25|FS|Bo~3_combout\ = ( !\row4|div25|FS|Bo~2_combout\ & ( !\row4|div25|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row4|div25|FS|ALT_INV_Bo~0_combout\,
	dataf => \row4|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row4|div25|FS|Bo~3_combout\);

-- Location: LABCELL_X63_Y12_N42
\row4|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row3|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row4|div32|FS|Bo~1_combout\ & ( 
-- \row3|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row3|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row4|div32|FS|Bo~1_combout\ & ( 
-- \row3|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row3|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row4|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(26) $ 
-- (!\row3|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(25) & !\row4|div25|FS|Bo~3_combout\)))) ) ) ) # ( !\row3|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row4|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(26) $ (!\row3|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row4|div25|FS|Bo~3_combout\) # (\REG_B|q\(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001101101001011010010011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(25),
	datab => \REG_B|ALT_INV_q\(26),
	datac => \row3|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row4|div25|FS|ALT_INV_Bo~3_combout\,
	datae => \row3|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row4|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row4|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y12_N9
\row5|div30|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div30|FS|Bo~1_combout\ = ( \row4|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & (!\row3|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(28)) # (\row4|div32|FS|Bo~1_combout\))))) ) ) # ( 
-- !\row4|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & (!\row3|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(28)) # (\row4|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001010000010001000101000001010000010001000101000001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datab => \row3|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row4|div32|FS|ALT_INV_Bo~1_combout\,
	datad => \REG_B|ALT_INV_q\(28),
	dataf => \row4|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row5|div30|FS|Bo~1_combout\);

-- Location: LABCELL_X61_Y14_N3
\row3|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row3|div32|FS|Bo~1_combout\ & ( \row2|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row3|div32|FS|Bo~1_combout\ & ( 
-- !\row3|div23|FS|Bo~0_combout\ $ (!\REG_B|q\(23) $ (\row2|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row3|div23|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(23),
	datad => \row2|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row3|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row3|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y14_N12
\row4|div23|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div23|FS|Bo~0_combout\ = ( \row4|div22|FS|Bo~0_combout\ & ( (!\row3|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(22)) ) ) # ( !\row4|div22|FS|Bo~0_combout\ & ( 
-- (!\row3|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row3|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(22),
	dataf => \row4|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row4|div23|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y14_N36
\row4|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row4|div32|FS|Bo~1_combout\ & ( \row4|div23|FS|Bo~0_combout\ & ( \row3|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row4|div32|FS|Bo~1_combout\ & ( \row4|div23|FS|Bo~0_combout\ & ( !\REG_B|q\(24) $ (!\row3|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row3|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) 
-- # (\REG_B|q\(23))))) ) ) ) # ( \row4|div32|FS|Bo~1_combout\ & ( !\row4|div23|FS|Bo~0_combout\ & ( \row3|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row4|div32|FS|Bo~1_combout\ & ( !\row4|div23|FS|Bo~0_combout\ & 
-- ( !\REG_B|q\(24) $ (!\row3|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(23) & !\row3|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101011010000011110000111110100101011010010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row3|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row3|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row4|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row4|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row4|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y14_N57
\row5|div25|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div25|FS|Bo~0_combout\ = ( \row4|div32|FS|Bo~1_combout\ & ( \row4|div23|FS|Bo~0_combout\ & ( (!\row3|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(24)) ) ) ) # ( !\row4|div32|FS|Bo~1_combout\ & ( 
-- \row4|div23|FS|Bo~0_combout\ & ( (\REG_B|q\(24) & (!\REG_B|q\(23) $ (!\row3|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row4|div32|FS|Bo~1_combout\ & ( !\row4|div23|FS|Bo~0_combout\ & ( 
-- (!\row3|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(24)) ) ) ) # ( !\row4|div32|FS|Bo~1_combout\ & ( !\row4|div23|FS|Bo~0_combout\ & ( (\REG_B|q\(24) & (!\REG_B|q\(23) $ 
-- (\row3|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100101000000001111000000000000010110100000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datac => \row3|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(24),
	datae => \row4|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row4|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row5|div25|FS|Bo~0_combout\);

-- Location: LABCELL_X64_Y12_N6
\row4|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row4|div32|FS|Bo~1_combout\ & ( \row3|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row4|div32|FS|Bo~1_combout\ & ( 
-- !\row3|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row4|div25|FS|Bo~3_combout\ $ (!\REG_B|q\(25))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row3|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row4|div25|FS|ALT_INV_Bo~3_combout\,
	datad => \REG_B|ALT_INV_q\(25),
	dataf => \row4|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row4|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y14_N15
\row5|div25|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div25|FS|Bo~1_combout\ = ( \row4|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & \row3|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row4|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & 
-- (!\row3|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row4|div23|FS|Bo~0_combout\ $ (\REG_B|q\(23))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	datab => \row3|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row4|div23|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(23),
	dataf => \row4|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row5|div25|FS|Bo~1_combout\);

-- Location: LABCELL_X61_Y13_N9
\row4|div20|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div20|FS|Bo~3_combout\ = ( !\row4|div20|FS|Bo~2_combout\ & ( !\row4|div20|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row4|div20|FS|ALT_INV_Bo~0_combout\,
	dataf => \row4|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row4|div20|FS|Bo~3_combout\);

-- Location: LABCELL_X61_Y13_N36
\row4|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row3|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row4|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row3|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row4|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(21) $ (((!\REG_B|q\(20) & (!\row3|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row4|div20|FS|Bo~3_combout\)) # (\REG_B|q\(20) & ((!\row3|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row4|div20|FS|Bo~3_combout\))))) ) ) ) # ( 
-- !\row3|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row4|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(21) $ (((!\REG_B|q\(20) & ((\row4|div20|FS|Bo~3_combout\) # 
-- (\row3|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(20) & (\row3|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row4|div20|FS|Bo~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100011001100011001110011001110000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datab => \REG_B|ALT_INV_q\(21),
	datac => \row3|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row4|div20|FS|ALT_INV_Bo~3_combout\,
	datae => \row3|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row4|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row4|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y13_N0
\row4|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row4|div32|FS|Bo~1_combout\ & ( \row3|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row4|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(22) 
-- $ (!\row4|div22|FS|Bo~0_combout\ $ (!\row3|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(22),
	datac => \row4|div22|FS|ALT_INV_Bo~0_combout\,
	datad => \row3|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row4|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row4|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y12_N0
\row3|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row3|div32|FS|Bo~1_combout\ & ( \row2|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row3|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(18) 
-- $ (!\row3|div18|FS|Bo~0_combout\ $ (\row2|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datac => \row3|div18|FS|ALT_INV_Bo~0_combout\,
	datad => \row2|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row3|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row3|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y15_N54
\row4|div18|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div18|FS|Bo~0_combout\ = ( \row4|div17|FS|Bo~0_combout\ & ( (\REG_B|q\(17) & !\row3|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row4|div17|FS|Bo~0_combout\ & ( 
-- (!\row3|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(17),
	datad => \row3|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row4|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row4|div18|FS|Bo~0_combout\);

-- Location: MLABCELL_X59_Y12_N54
\row4|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row4|div18|FS|Bo~0_combout\ & ( \row4|div32|FS|Bo~1_combout\ & ( \row3|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row4|div18|FS|Bo~0_combout\ & ( \row4|div32|FS|Bo~1_combout\ & ( \row3|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row4|div18|FS|Bo~0_combout\ & ( !\row4|div32|FS|Bo~1_combout\ & ( 
-- !\row3|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(19) $ (((!\row3|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(18))))) ) ) ) # ( !\row4|div18|FS|Bo~0_combout\ & ( 
-- !\row4|div32|FS|Bo~1_combout\ & ( !\row3|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(19) $ (((\REG_B|q\(18) & !\row3|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100100111100110000110110100100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \row3|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(19),
	datad => \row3|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row4|div18|FS|ALT_INV_Bo~0_combout\,
	dataf => \row4|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row4|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y14_N18
\row5|div20|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div20|FS|Bo~0_combout\ = ( \row4|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & !\row3|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row4|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & (!\REG_B|q\(18) $ 
-- (!\row3|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row4|div18|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010010001000010001001000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(19),
	datac => \row3|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row4|div18|FS|ALT_INV_Bo~0_combout\,
	dataf => \row4|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row5|div20|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y13_N24
\row4|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row4|div32|FS|Bo~1_combout\ & ( \row3|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row4|div32|FS|Bo~1_combout\ & ( 
-- !\row4|div20|FS|Bo~3_combout\ $ (!\row3|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(20))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row4|div20|FS|ALT_INV_Bo~3_combout\,
	datac => \row3|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(20),
	dataf => \row4|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row4|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y16_N15
\row5|div20|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div20|FS|Bo~1_combout\ = ( \row4|div18|FS|Bo~0_combout\ & ( \row4|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & \row3|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row4|div18|FS|Bo~0_combout\ & ( 
-- \row4|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & \row3|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row4|div18|FS|Bo~0_combout\ & ( !\row4|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & 
-- (!\row3|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\REG_B|q\(18)))) ) ) ) # ( !\row4|div18|FS|Bo~0_combout\ & ( !\row4|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & 
-- (!\row3|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011000000110000000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(19),
	datac => \row3|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(18),
	datae => \row4|div18|FS|ALT_INV_Bo~0_combout\,
	dataf => \row4|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row5|div20|FS|Bo~1_combout\);

-- Location: MLABCELL_X59_Y12_N6
\row4|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row4|div32|FS|Bo~1_combout\ & ( \row3|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row4|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(17) 
-- $ (!\row4|div17|FS|Bo~0_combout\ $ (!\row3|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(17),
	datac => \row4|div17|FS|ALT_INV_Bo~0_combout\,
	datad => \row3|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row4|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row4|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y15_N27
\row4|div15|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div15|FS|Bo~3_combout\ = ( !\row4|div15|FS|Bo~0_combout\ & ( !\row4|div15|FS|Bo~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \row4|div15|FS|ALT_INV_Bo~0_combout\,
	dataf => \row4|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row4|div15|FS|Bo~3_combout\);

-- Location: MLABCELL_X59_Y15_N48
\row4|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row4|div15|FS|Bo~3_combout\ & ( \row4|div32|FS|Bo~1_combout\ & ( \row3|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row4|div15|FS|Bo~3_combout\ & ( \row4|div32|FS|Bo~1_combout\ & ( \row3|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row4|div15|FS|Bo~3_combout\ & ( !\row4|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(16) $ 
-- (!\row3|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(15) & !\row3|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row4|div15|FS|Bo~3_combout\ & ( 
-- !\row4|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(16) $ (!\row3|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row3|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001101101001011010010011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(15),
	datab => \REG_B|ALT_INV_q\(16),
	datac => \row3|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row3|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row4|div15|FS|ALT_INV_Bo~3_combout\,
	dataf => \row4|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row4|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y16_N33
\row3|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row3|div13|FS|Bo~0_combout\ & ( \row3|div32|FS|Bo~1_combout\ & ( \row2|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row3|div13|FS|Bo~0_combout\ & ( \row3|div32|FS|Bo~1_combout\ & ( \row2|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row3|div13|FS|Bo~0_combout\ & ( !\row3|div32|FS|Bo~1_combout\ & ( 
-- !\row2|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\REG_B|q\(13)) ) ) ) # ( !\row3|div13|FS|Bo~0_combout\ & ( !\row3|div32|FS|Bo~1_combout\ & ( 
-- !\row2|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(13)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000111100000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row2|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(13),
	datae => \row3|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row3|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row3|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y16_N24
\row4|div13|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div13|FS|Bo~0_combout\ = ( \REG_B|q\(12) & ( \row4|div12|FS|Bo~0_combout\ & ( !\row3|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \REG_B|q\(12) & ( !\row4|div12|FS|Bo~0_combout\ ) ) # ( !\REG_B|q\(12) & ( 
-- !\row4|div12|FS|Bo~0_combout\ & ( !\row3|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row3|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \REG_B|ALT_INV_q\(12),
	dataf => \row4|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row4|div13|FS|Bo~0_combout\);

-- Location: LABCELL_X60_Y16_N0
\row4|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \REG_B|q\(13) & ( \row4|div32|FS|Bo~1_combout\ & ( \row3|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\REG_B|q\(13) & ( 
-- \row4|div32|FS|Bo~1_combout\ & ( \row3|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \REG_B|q\(13) & ( !\row4|div32|FS|Bo~1_combout\ & ( 
-- !\row3|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(14) $ (((!\row3|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row4|div13|FS|Bo~0_combout\)))) ) ) ) # ( !\REG_B|q\(13) & ( 
-- !\row4|div32|FS|Bo~1_combout\ & ( !\row3|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(14) $ (((\row4|div13|FS|Bo~0_combout\ & !\row3|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101100110100110010110100101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row3|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(14),
	datac => \row4|div13|FS|ALT_INV_Bo~0_combout\,
	datad => \row3|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \REG_B|ALT_INV_q\(13),
	dataf => \row4|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row4|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y16_N18
\row5|div15|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div15|FS|Bo~0_combout\ = ( \REG_B|q\(13) & ( \row4|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & !\row3|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\REG_B|q\(13) & ( \row4|div32|FS|Bo~1_combout\ & ( 
-- (\REG_B|q\(14) & !\row3|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \REG_B|q\(13) & ( !\row4|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & (!\row4|div13|FS|Bo~0_combout\ $ 
-- (!\row3|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\REG_B|q\(13) & ( !\row4|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & (!\row4|div13|FS|Bo~0_combout\ $ 
-- (\row3|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000011000000110011000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(14),
	datac => \row4|div13|FS|ALT_INV_Bo~0_combout\,
	datad => \row3|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \REG_B|ALT_INV_q\(13),
	dataf => \row4|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row5|div15|FS|Bo~0_combout\);

-- Location: LABCELL_X60_Y11_N42
\row4|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row4|div32|FS|Bo~1_combout\ & ( \row3|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row4|div32|FS|Bo~1_combout\ & ( 
-- !\row4|div15|FS|Bo~3_combout\ $ (!\row3|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row4|div15|FS|ALT_INV_Bo~3_combout\,
	datac => \row3|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(15),
	dataf => \row4|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row4|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y16_N3
\row4|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row4|div32|FS|Bo~1_combout\ & ( \row3|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row4|div32|FS|Bo~1_combout\ & ( 
-- !\row4|div12|FS|Bo~0_combout\ $ (!\row3|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(12))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row4|div12|FS|ALT_INV_Bo~0_combout\,
	datac => \row3|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(12),
	dataf => \row4|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row4|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y15_N57
\row4|div10|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div10|FS|Bo~3_combout\ = ( !\row4|div10|FS|Bo~2_combout\ & ( !\row4|div10|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row4|div10|FS|ALT_INV_Bo~0_combout\,
	dataf => \row4|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row4|div10|FS|Bo~3_combout\);

-- Location: MLABCELL_X59_Y11_N30
\row4|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row4|div10|FS|Bo~3_combout\ & ( \row4|div32|FS|Bo~1_combout\ & ( \row3|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row4|div10|FS|Bo~3_combout\ & ( \row4|div32|FS|Bo~1_combout\ & ( \row3|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row4|div10|FS|Bo~3_combout\ & ( !\row4|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(11) $ 
-- (!\row3|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(10) & !\row3|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row4|div10|FS|Bo~3_combout\ & ( 
-- !\row4|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(11) $ (!\row3|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row3|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001101101001011010010011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datab => \REG_B|ALT_INV_q\(11),
	datac => \row3|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row3|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row4|div10|FS|ALT_INV_Bo~3_combout\,
	dataf => \row4|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row4|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y16_N48
\row5|div15|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div15|FS|Bo~1_combout\ = ( \row3|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row4|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) ) ) ) # ( 
-- \row3|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row4|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & (!\REG_B|q\(13) $ (\row4|div13|FS|Bo~0_combout\))) ) ) ) # ( 
-- !\row3|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row4|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & (!\REG_B|q\(13) $ (!\row4|div13|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101000000000101001010000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datac => \row4|div13|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(14),
	datae => \row3|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row4|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row5|div15|FS|Bo~1_combout\);

-- Location: MLABCELL_X59_Y14_N51
\row3|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row3|div32|FS|Bo~1_combout\ & ( \row2|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row3|div32|FS|Bo~1_combout\ & ( 
-- !\row2|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(8) $ (\row3|div8|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row2|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(8),
	datad => \row3|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row3|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row3|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y15_N39
\row4|div8|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div8|FS|Bo~0_combout\ = ( \row4|div7|FS|Bo~0_combout\ & ( (\REG_B|q\(7) & !\row3|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row4|div7|FS|Bo~0_combout\ & ( 
-- (!\row3|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(7),
	datad => \row3|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row4|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row4|div8|FS|Bo~0_combout\);

-- Location: MLABCELL_X59_Y14_N6
\row4|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row4|div8|FS|Bo~0_combout\ & ( \row4|div32|FS|Bo~1_combout\ & ( \row3|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row4|div8|FS|Bo~0_combout\ & ( \row4|div32|FS|Bo~1_combout\ & ( \row3|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row4|div8|FS|Bo~0_combout\ & ( !\row4|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ 
-- (!\row3|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row3|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(8))))) ) ) ) # ( !\row4|div8|FS|Bo~0_combout\ & ( 
-- !\row4|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ (!\row3|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row3|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110010010110100101101100001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row3|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(9),
	datac => \row3|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(8),
	datae => \row4|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row4|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row4|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y16_N15
\row4|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row4|div32|FS|Bo~1_combout\ & ( \row3|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row4|div32|FS|Bo~1_combout\ & ( 
-- !\row3|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(10) $ (!\row4|div10|FS|Bo~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row3|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(10),
	datad => \row4|div10|FS|ALT_INV_Bo~3_combout\,
	dataf => \row4|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row4|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y15_N21
\row5|div10|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div10|FS|Bo~0_combout\ = ( !\row3|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row4|div32|FS|Bo~1_combout\ & ( \REG_B|q\(9) ) ) ) # ( \row3|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ( !\row4|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & (!\REG_B|q\(8) $ (!\row4|div8|FS|Bo~0_combout\))) ) ) ) # ( !\row3|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row4|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & 
-- (!\REG_B|q\(8) $ (\row4|div8|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000101000001010000101000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datac => \REG_B|ALT_INV_q\(9),
	datad => \row4|div8|FS|ALT_INV_Bo~0_combout\,
	datae => \row3|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row4|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row5|div10|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y15_N9
\row4|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row4|div32|FS|Bo~1_combout\ & ( \row3|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row4|div32|FS|Bo~1_combout\ & ( 
-- !\row3|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row4|div7|FS|Bo~0_combout\ $ (!\REG_B|q\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row3|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row4|div7|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(7),
	dataf => \row4|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row4|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y14_N42
\row5|div10|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div10|FS|Bo~1_combout\ = ( \row4|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & \row3|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row4|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (!\row3|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row4|div8|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(9),
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row3|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row4|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row4|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row5|div10|FS|Bo~1_combout\);

-- Location: LABCELL_X63_Y15_N39
\row4|div6|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div6|FS|Bo~0_combout\ = ( \row4|div5|FS|Bo~0_combout\ & ( (!\REG_B|q\(5) & \row3|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row4|div5|FS|Bo~0_combout\ & ( (!\REG_B|q\(5) & ((!\row4|div5|FS|Bo~2_combout\) # 
-- (\row3|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(5) & (\row3|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row4|div5|FS|Bo~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111100001010101011110000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datac => \row3|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row4|div5|FS|ALT_INV_Bo~2_combout\,
	dataf => \row4|div5|FS|ALT_INV_Bo~0_combout\,
	combout => \row4|div6|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y15_N6
\row4|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row4|div32|FS|Bo~1_combout\ & ( \row3|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row4|div32|FS|Bo~1_combout\ & ( 
-- !\row4|div6|FS|Bo~0_combout\ $ (!\row3|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row4|div6|FS|ALT_INV_Bo~0_combout\,
	datac => \row3|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(6),
	dataf => \row4|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row4|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y15_N0
\row4|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row4|div32|FS|Bo~1_combout\ & ( \row3|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row4|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(5) $ 
-- (!\row3|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row4|div5|FS|Bo~2_combout\) # (\row4|div5|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110011001011010011001100100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datab => \row3|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row4|div5|FS|ALT_INV_Bo~0_combout\,
	datad => \row4|div5|FS|ALT_INV_Bo~2_combout\,
	dataf => \row4|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row4|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X57_Y13_N36
\row4|div3|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div3|FS|Bo~0_combout\ = ( \row4|div2|FS|Bo~0_combout\ & ( (!\row3|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(2)) ) ) # ( !\row4|div2|FS|Bo~0_combout\ & ( 
-- (!\row3|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row3|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(2),
	dataf => \row4|div2|FS|ALT_INV_Bo~0_combout\,
	combout => \row4|div3|FS|Bo~0_combout\);

-- Location: LABCELL_X57_Y13_N48
\row5|div5|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div5|FS|Bo~0_combout\ = ( \row4|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & !\row3|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row4|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row4|div3|FS|Bo~0_combout\ $ (!\row3|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010010001000010001001000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datac => \row4|div3|FS|ALT_INV_Bo~0_combout\,
	datad => \row3|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row4|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row5|div5|FS|Bo~0_combout\);

-- Location: LABCELL_X57_Y13_N51
\row3|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row3|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row3|div32|FS|Bo~1_combout\ & ( \row2|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row3|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(3) $ 
-- (!\row2|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row3|div3|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datac => \row2|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row3|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row3|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row3|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X57_Y13_N54
\row4|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row3|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row4|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row3|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row4|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ (((!\REG_B|q\(3) & (\row4|div3|FS|Bo~0_combout\ & 
-- !\row3|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(3) & ((!\row3|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row4|div3|FS|Bo~0_combout\))))) ) ) ) # ( 
-- !\row3|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row4|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ (((!\REG_B|q\(3) & ((!\row4|div3|FS|Bo~0_combout\) # 
-- (\row3|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(3) & (!\row4|div3|FS|Bo~0_combout\ & \row3|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110110000110110100100111100100100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datac => \row4|div3|FS|ALT_INV_Bo~0_combout\,
	datad => \row3|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row3|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row4|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row4|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y14_N48
\row4|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row3|div32|FS|Bo~1_combout\ & ( \row4|div32|FS|Bo~1_combout\ & ( \REG_A|q\(29) ) ) ) # ( !\row3|div32|FS|Bo~1_combout\ & ( \row4|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(0) 
-- $ (!\REG_A|q\(29)) ) ) ) # ( \row3|div32|FS|Bo~1_combout\ & ( !\row4|div32|FS|Bo~1_combout\ & ( !\REG_A|q\(29) $ (!\REG_B|q\(1) $ (((\REG_B|q\(0) & !\REG_A|q\(28))))) ) ) ) # ( !\row3|div32|FS|Bo~1_combout\ & ( !\row4|div32|FS|Bo~1_combout\ & ( 
-- !\REG_A|q\(29) $ (!\REG_B|q\(1) $ (((\REG_B|q\(0) & \REG_A|q\(28))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111011100001010010111011010001011010010110100000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(0),
	datab => \REG_A|ALT_INV_q\(28),
	datac => \REG_A|ALT_INV_q\(29),
	datad => \REG_B|ALT_INV_q\(1),
	datae => \row3|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row4|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row4|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: IOIBUF_X54_Y0_N1
\Ain[27]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(27),
	o => \Ain[27]~input_o\);

-- Location: FF_X60_Y14_N53
\REG_A|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[27]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(27));

-- Location: LABCELL_X60_Y14_N57
\row5|div2|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div2|FS|Bo~0_combout\ = ( \row4|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(1) & (!\REG_A|q\(27) & (!\REG_A|q\(28) & \REG_B|q\(0)))) # (\REG_B|q\(1) & ((!\REG_A|q\(28)) # ((!\REG_A|q\(27) & \REG_B|q\(0))))) ) ) # ( !\row4|div32|FS|Bo~1_combout\ & ( 
-- (!\REG_A|q\(27) & ((!\REG_A|q\(28) & (\REG_B|q\(1))) # (\REG_A|q\(28) & ((\REG_B|q\(0)))))) # (\REG_A|q\(27) & (\REG_B|q\(1) & (!\REG_A|q\(28) $ (\REG_B|q\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000101011001100000010101100110000101100100011000010110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(27),
	datab => \REG_B|ALT_INV_q\(1),
	datac => \REG_A|ALT_INV_q\(28),
	datad => \REG_B|ALT_INV_q\(0),
	dataf => \row4|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row5|div2|FS|Bo~0_combout\);

-- Location: LABCELL_X60_Y14_N0
\row5|div5|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div5|FS|Bo~1_combout\ = ( \row4|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & \row3|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row4|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row4|div3|FS|Bo~0_combout\ $ (\row3|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100010010001000010000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datac => \row4|div3|FS|ALT_INV_Bo~0_combout\,
	datad => \row3|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row4|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row5|div5|FS|Bo~1_combout\);

-- Location: LABCELL_X57_Y13_N18
\row4|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row4|div32|FS|Bo~1_combout\ & ( \row3|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row4|div32|FS|Bo~1_combout\ & ( 
-- !\row4|div2|FS|Bo~0_combout\ $ (!\row3|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\REG_B|q\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row4|div2|FS|ALT_INV_Bo~0_combout\,
	datac => \row3|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(2),
	dataf => \row4|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row4|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y14_N42
\row5|div5|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div5|FS|Bo~2_combout\ = ( !\row5|div5|FS|Bo~1_combout\ & ( \row4|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(3) & ((!\REG_B|q\(2) & 
-- (!\row4|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row5|div2|FS|Bo~0_combout\)) # (\REG_B|q\(2) & ((!\row4|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row5|div2|FS|Bo~0_combout\))))) ) ) 
-- ) # ( !\row5|div5|FS|Bo~1_combout\ & ( !\row4|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( ((!\REG_B|q\(2) & (!\row4|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row5|div2|FS|Bo~0_combout\)) 
-- # (\REG_B|q\(2) & ((!\row4|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row5|div2|FS|Bo~0_combout\)))) # (\REG_B|q\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010111110111000000000000000000010000010100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(2),
	datac => \row4|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row5|div2|FS|ALT_INV_Bo~0_combout\,
	datae => \row5|div5|FS|ALT_INV_Bo~1_combout\,
	dataf => \row4|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row5|div5|FS|Bo~2_combout\);

-- Location: LABCELL_X60_Y14_N24
\row5|div7|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div7|FS|Bo~0_combout\ = ( \row4|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row5|div5|FS|Bo~2_combout\ & ( (!\row4|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(5) & 
-- !\REG_B|q\(6))) # (\row4|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(5)) # (!\REG_B|q\(6)))) ) ) ) # ( !\row4|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- \row5|div5|FS|Bo~2_combout\ & ( (\row4|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(6)) ) ) ) # ( \row4|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row5|div5|FS|Bo~2_combout\ & 
-- ( (!\row4|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(6) & ((!\REG_B|q\(5)) # (!\row5|div5|FS|Bo~0_combout\)))) # (\row4|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ((!\REG_B|q\(5)) # ((!\row5|div5|FS|Bo~0_combout\) # (!\REG_B|q\(6))))) ) ) ) # ( !\row4|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row5|div5|FS|Bo~2_combout\ & ( 
-- (!\row4|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(5) & (!\row5|div5|FS|Bo~0_combout\ & !\REG_B|q\(6)))) # (\row4|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(6)) # 
-- ((!\REG_B|q\(5) & !\row5|div5|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101010101000000111111010101010001010101000000001101110101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row4|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(5),
	datac => \row5|div5|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(6),
	datae => \row4|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row5|div5|FS|ALT_INV_Bo~2_combout\,
	combout => \row5|div7|FS|Bo~0_combout\);

-- Location: LABCELL_X60_Y14_N18
\row5|div10|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div10|FS|Bo~2_combout\ = ( \row4|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row5|div7|FS|Bo~0_combout\ & ( (\REG_B|q\(8) & (!\row4|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row5|div10|FS|Bo~1_combout\)) ) ) ) # ( !\row4|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row5|div7|FS|Bo~0_combout\ & ( (!\row5|div10|FS|Bo~1_combout\ & ((!\REG_B|q\(8) & (\REG_B|q\(7) & 
-- !\row4|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(8) & ((!\row4|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7)))))) ) ) ) # ( 
-- \row4|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row5|div7|FS|Bo~0_combout\ & ( (!\row5|div10|FS|Bo~1_combout\ & ((!\REG_B|q\(8) & (\REG_B|q\(7) & 
-- !\row4|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(8) & ((!\row4|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7)))))) ) ) ) # ( 
-- !\row4|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row5|div7|FS|Bo~0_combout\ & ( (!\row5|div10|FS|Bo~1_combout\ & ((!\row4|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(8)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000011100010000000001110001000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(7),
	datac => \row4|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row5|div10|FS|ALT_INV_Bo~1_combout\,
	datae => \row4|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row5|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row5|div10|FS|Bo~2_combout\);

-- Location: LABCELL_X60_Y14_N12
\row5|div12|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div12|FS|Bo~0_combout\ = ( \row5|div10|FS|Bo~0_combout\ & ( \row5|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & (((!\REG_B|q\(10) & \row4|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\row4|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(11) & (!\REG_B|q\(10) & (\row4|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row4|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row5|div10|FS|Bo~0_combout\ & ( \row5|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & (((!\REG_B|q\(10) & 
-- \row4|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row4|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(11) & (!\REG_B|q\(10) & 
-- (\row4|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row4|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row5|div10|FS|Bo~0_combout\ & ( !\row5|div10|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(11) & (((!\REG_B|q\(10) & \row4|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row4|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(11) & (!\REG_B|q\(10) & 
-- (\row4|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row4|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row5|div10|FS|Bo~0_combout\ & ( !\row5|div10|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(11) & ((!\REG_B|q\(10)) # ((\row4|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row4|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(11) & 
-- (\row4|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(10)) # (\row4|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101011101111000010001010111000001000101011100000100010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(11),
	datab => \REG_B|ALT_INV_q\(10),
	datac => \row4|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row4|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row5|div10|FS|ALT_INV_Bo~0_combout\,
	dataf => \row5|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row5|div12|FS|Bo~0_combout\);

-- Location: LABCELL_X60_Y14_N6
\row5|div15|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div15|FS|Bo~2_combout\ = ( !\row5|div15|FS|Bo~1_combout\ & ( \row5|div12|FS|Bo~0_combout\ & ( (!\REG_B|q\(13) & (\REG_B|q\(12) & (!\row4|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row4|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(13) & ((!\row4|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(12) & 
-- !\row4|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row5|div15|FS|Bo~1_combout\ & ( !\row5|div12|FS|Bo~0_combout\ & ( (!\REG_B|q\(13) & 
-- (!\row4|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row4|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12))))) # (\REG_B|q\(13) & 
-- (((!\row4|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row4|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001101110001000000000000000001110001001100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row4|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row4|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row5|div15|FS|ALT_INV_Bo~1_combout\,
	dataf => \row5|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row5|div15|FS|Bo~2_combout\);

-- Location: LABCELL_X60_Y14_N30
\row5|div17|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div17|FS|Bo~0_combout\ = ( \row4|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row5|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16)) # ((!\REG_B|q\(15) & 
-- \row4|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row4|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row5|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(15) & 
-- (\row4|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(16))) ) ) ) # ( \row4|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row5|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16)) # 
-- ((!\REG_B|q\(15) & ((!\row5|div15|FS|Bo~0_combout\) # (\row4|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(15) & (\row4|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row5|div15|FS|Bo~0_combout\))) ) ) ) # ( !\row4|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row5|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & ((!\REG_B|q\(15) & ((!\row5|div15|FS|Bo~0_combout\) # 
-- (\row4|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(15) & (\row4|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row5|div15|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000100000111110111111001000100000001000001111001011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(15),
	datab => \row4|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(16),
	datad => \row5|div15|FS|ALT_INV_Bo~0_combout\,
	datae => \row4|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row5|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row5|div17|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y14_N42
\row5|div20|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div20|FS|Bo~2_combout\ = ( \row4|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row5|div17|FS|Bo~0_combout\ & ( (\REG_B|q\(18) & (!\row5|div20|FS|Bo~1_combout\ & 
-- !\row4|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row4|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row5|div17|FS|Bo~0_combout\ & ( (!\row5|div20|FS|Bo~1_combout\ & 
-- ((!\REG_B|q\(18) & (\REG_B|q\(17) & !\row4|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(18) & ((!\row4|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17)))))) ) ) ) # ( 
-- \row4|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row5|div17|FS|Bo~0_combout\ & ( (!\row5|div20|FS|Bo~1_combout\ & ((!\REG_B|q\(18) & (\REG_B|q\(17) & 
-- !\row4|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(18) & ((!\row4|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17)))))) ) ) ) # ( 
-- !\row4|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row5|div17|FS|Bo~0_combout\ & ( (!\row5|div20|FS|Bo~1_combout\ & ((!\row4|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001010000011100000001000001110000000100000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(17),
	datac => \row5|div20|FS|ALT_INV_Bo~1_combout\,
	datad => \row4|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row4|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row5|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row5|div20|FS|Bo~2_combout\);

-- Location: LABCELL_X61_Y14_N30
\row5|div22|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div22|FS|Bo~0_combout\ = ( \row4|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row5|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21)) # ((!\REG_B|q\(20) & 
-- \row4|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row4|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row5|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & (!\REG_B|q\(20) & 
-- \row4|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \row4|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row5|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21)) # ((!\REG_B|q\(20) & 
-- ((!\row5|div20|FS|Bo~0_combout\) # (\row4|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(20) & (\row4|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row5|div20|FS|Bo~0_combout\))) 
-- ) ) ) # ( !\row4|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row5|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & ((!\REG_B|q\(20) & ((!\row5|div20|FS|Bo~0_combout\) # 
-- (\row4|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(20) & (\row4|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row5|div20|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101000001000111011111010111000001000000010001010111010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(21),
	datab => \REG_B|ALT_INV_q\(20),
	datac => \row4|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row5|div20|FS|ALT_INV_Bo~0_combout\,
	datae => \row4|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row5|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row5|div22|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y14_N24
\row5|div25|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div25|FS|Bo~2_combout\ = ( \row4|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row5|div22|FS|Bo~0_combout\ & ( (\REG_B|q\(23) & (!\row5|div25|FS|Bo~1_combout\ & (\REG_B|q\(22) & 
-- !\row4|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row4|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row5|div22|FS|Bo~0_combout\ & ( (!\row5|div25|FS|Bo~1_combout\ & 
-- (((\REG_B|q\(22) & !\row4|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(23)))) ) ) ) # ( \row4|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row5|div22|FS|Bo~0_combout\ & ( 
-- (\REG_B|q\(23) & (!\row5|div25|FS|Bo~1_combout\ & ((!\row4|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22))))) ) ) ) # ( !\row4|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row5|div22|FS|Bo~0_combout\ & ( (!\row5|div25|FS|Bo~1_combout\ & (((!\row4|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22))) # (\REG_B|q\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110001001100010001000000010001001100010001000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \row5|div25|FS|ALT_INV_Bo~1_combout\,
	datac => \REG_B|ALT_INV_q\(22),
	datad => \row4|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row4|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row5|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row5|div25|FS|Bo~2_combout\);

-- Location: LABCELL_X61_Y14_N18
\row5|div27|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div27|FS|Bo~0_combout\ = ( \row4|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row5|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26)) # ((!\REG_B|q\(25) & 
-- \row4|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row4|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row5|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(25) & (!\REG_B|q\(26) & 
-- \row4|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \row4|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row5|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26)) # ((!\REG_B|q\(25) & 
-- ((!\row5|div25|FS|Bo~0_combout\) # (\row4|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(25) & (\row4|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row5|div25|FS|Bo~0_combout\))) 
-- ) ) ) # ( !\row4|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row5|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & ((!\REG_B|q\(25) & ((!\row5|div25|FS|Bo~0_combout\) # 
-- (\row4|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(25) & (\row4|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row5|div25|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110000001000111011111100111000001000000010001100111011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(25),
	datab => \REG_B|ALT_INV_q\(26),
	datac => \row4|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row5|div25|FS|ALT_INV_Bo~0_combout\,
	datae => \row4|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row5|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row5|div27|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y12_N30
\row5|div30|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div30|FS|Bo~2_combout\ = ( !\row5|div30|FS|Bo~1_combout\ & ( \row5|div27|FS|Bo~0_combout\ & ( (!\REG_B|q\(28) & (\REG_B|q\(27) & (!\row4|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row4|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(28) & ((!\row4|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(27) & 
-- !\row4|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row5|div30|FS|Bo~1_combout\ & ( !\row5|div27|FS|Bo~0_combout\ & ( (!\REG_B|q\(28) & 
-- (!\row4|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row4|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27))))) # (\REG_B|q\(28) & 
-- (((!\row4|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row4|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(27)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001101110001000000000000000001110001001100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(27),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row4|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row4|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row5|div30|FS|ALT_INV_Bo~1_combout\,
	dataf => \row5|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row5|div30|FS|Bo~2_combout\);

-- Location: LABCELL_X62_Y12_N42
\row5|div32|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div32|FS|Bo~1_combout\ = ( \row5|div30|FS|Bo~0_combout\ & ( \row5|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\row5|div32|FS|Bo~0_combout\) # ((\row4|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(30))))) 
-- # (\REG_B|q\(31) & (\row4|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\row5|div32|FS|Bo~0_combout\ & !\REG_B|q\(30)))) ) ) ) # ( !\row5|div30|FS|Bo~0_combout\ & ( \row5|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & 
-- ((!\row5|div32|FS|Bo~0_combout\) # ((\row4|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(30))))) # (\REG_B|q\(31) & (\row4|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (!\row5|div32|FS|Bo~0_combout\ & !\REG_B|q\(30)))) ) ) ) # ( \row5|div30|FS|Bo~0_combout\ & ( !\row5|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\row5|div32|FS|Bo~0_combout\) # 
-- ((\row4|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(30))))) # (\REG_B|q\(31) & (\row4|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\row5|div32|FS|Bo~0_combout\ & 
-- !\REG_B|q\(30)))) ) ) ) # ( !\row5|div30|FS|Bo~0_combout\ & ( !\row5|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & (((!\row5|div32|FS|Bo~0_combout\) # (!\REG_B|q\(30))) # (\row4|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) 
-- # (\REG_B|q\(31) & (!\row5|div32|FS|Bo~0_combout\ & ((!\REG_B|q\(30)) # (\row4|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011010100110101001100000011010100110000001101010011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row4|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(31),
	datac => \row5|div32|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(30),
	datae => \row5|div30|FS|ALT_INV_Bo~0_combout\,
	dataf => \row5|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row5|div32|FS|Bo~1_combout\);

-- Location: LABCELL_X61_Y12_N24
\row5|div28|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div28|FS|Bo~0_combout\ = ( !\row5|div27|FS|Bo~0_combout\ & ( \row4|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \REG_B|q\(27) ) ) ) # ( \row5|div27|FS|Bo~0_combout\ & ( 
-- !\row4|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \REG_B|q\(27) ) ) ) # ( !\row5|div27|FS|Bo~0_combout\ & ( !\row4|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000011110000111100001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(27),
	datae => \row5|div27|FS|ALT_INV_Bo~0_combout\,
	dataf => \row4|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row5|div28|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y12_N48
\row5|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row5|div32|FS|Bo~1_combout\ & ( \row5|div28|FS|Bo~0_combout\ & ( \row4|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row5|div32|FS|Bo~1_combout\ & ( \row5|div28|FS|Bo~0_combout\ & ( !\REG_B|q\(29) $ (!\row4|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row4|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) 
-- # (\REG_B|q\(28))))) ) ) ) # ( \row5|div32|FS|Bo~1_combout\ & ( !\row5|div28|FS|Bo~0_combout\ & ( \row4|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row5|div32|FS|Bo~1_combout\ & ( !\row5|div28|FS|Bo~0_combout\ & 
-- ( !\REG_B|q\(29) $ (!\row4|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row4|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(28))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010010110000011110000111110010110101001010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datab => \row4|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row4|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(28),
	datae => \row5|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row5|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row5|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y12_N9
\row6|div30|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div30|FS|Bo~0_combout\ = ( \row5|div32|FS|Bo~1_combout\ & ( \row5|div28|FS|Bo~0_combout\ & ( (\REG_B|q\(29) & !\row4|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row5|div32|FS|Bo~1_combout\ & ( 
-- \row5|div28|FS|Bo~0_combout\ & ( (\REG_B|q\(29) & (!\row4|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(28)))) ) ) ) # ( \row5|div32|FS|Bo~1_combout\ & ( !\row5|div28|FS|Bo~0_combout\ & ( (\REG_B|q\(29) & 
-- !\row4|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row5|div32|FS|Bo~1_combout\ & ( !\row5|div28|FS|Bo~0_combout\ & ( (\REG_B|q\(29) & 
-- (!\row4|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\REG_B|q\(28)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000101010100000101000000000101010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datac => \row4|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(28),
	datae => \row5|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row5|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row6|div30|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y12_N54
\row6|div32|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div32|FS|Bo~0_combout\ = ( \REG_B|q\(31) & ( \row5|div30|FS|Bo~0_combout\ & ( (!\row4|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\REG_B|q\(30))) # 
-- (\row4|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(30) & \row5|div32|FS|Bo~0_combout\)) ) ) ) # ( !\REG_B|q\(31) & ( \row5|div30|FS|Bo~0_combout\ & ( 
-- (!\row4|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row5|div32|FS|Bo~0_combout\) # (\REG_B|q\(30)))) ) ) ) # ( \REG_B|q\(31) & ( !\row5|div30|FS|Bo~0_combout\ & ( 
-- (!\row4|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(30) $ ((\row5|div30|FS|Bo~2_combout\)))) # (\row4|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\row5|div32|FS|Bo~0_combout\ & 
-- (!\REG_B|q\(30) $ (!\row5|div30|FS|Bo~2_combout\)))) ) ) ) # ( !\REG_B|q\(31) & ( !\row5|div30|FS|Bo~0_combout\ & ( (!\row4|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row5|div32|FS|Bo~0_combout\) # (!\REG_B|q\(30) $ 
-- (\row5|div30|FS|Bo~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010000010100000101001011010101010001000100010001001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row4|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(30),
	datac => \row5|div30|FS|ALT_INV_Bo~2_combout\,
	datad => \row5|div32|FS|ALT_INV_Bo~0_combout\,
	datae => \REG_B|ALT_INV_q\(31),
	dataf => \row5|div30|FS|ALT_INV_Bo~0_combout\,
	combout => \row6|div32|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y12_N33
\row6|div30|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div30|FS|Bo~1_combout\ = ( \row5|div32|FS|Bo~1_combout\ & ( \row5|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & \row4|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row5|div32|FS|Bo~1_combout\ & ( 
-- \row5|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & (!\row4|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\REG_B|q\(28)))) ) ) ) # ( \row5|div32|FS|Bo~1_combout\ & ( !\row5|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & 
-- \row4|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row5|div32|FS|Bo~1_combout\ & ( !\row5|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & 
-- (!\row4|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(28)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010100000000010100000101010100000000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datac => \row4|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(28),
	datae => \row5|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row5|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row6|div30|FS|Bo~1_combout\);

-- Location: LABCELL_X61_Y14_N9
\row5|div25|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div25|FS|Bo~3_combout\ = ( !\row5|div25|FS|Bo~2_combout\ & ( !\row5|div25|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row5|div25|FS|ALT_INV_Bo~0_combout\,
	dataf => \row5|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row5|div25|FS|Bo~3_combout\);

-- Location: LABCELL_X60_Y12_N42
\row5|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row5|div32|FS|Bo~1_combout\ & ( \row5|div25|FS|Bo~3_combout\ & ( \row4|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row5|div32|FS|Bo~1_combout\ & ( \row5|div25|FS|Bo~3_combout\ & ( !\REG_B|q\(26) $ (!\row4|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(25) & 
-- !\row4|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( \row5|div32|FS|Bo~1_combout\ & ( !\row5|div25|FS|Bo~3_combout\ & ( \row4|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row5|div32|FS|Bo~1_combout\ & ( !\row5|div25|FS|Bo~3_combout\ & ( !\REG_B|q\(26) $ (!\row4|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row4|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) 
-- # (\REG_B|q\(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100101101001001100110011001101101001011001100011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(26),
	datab => \row4|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(25),
	datad => \row4|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row5|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row5|div25|FS|ALT_INV_Bo~3_combout\,
	combout => \row5|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y12_N48
\row5|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row4|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\REG_B|q\(27) $ (!\row5|div27|FS|Bo~0_combout\)) # (\row5|div32|FS|Bo~1_combout\) ) 
-- ) # ( !\row4|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row5|div32|FS|Bo~1_combout\ & (!\REG_B|q\(27) $ (\row5|div27|FS|Bo~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100000000101001010000000001011010111111110101101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(27),
	datac => \row5|div27|FS|ALT_INV_Bo~0_combout\,
	datad => \row5|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row4|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row5|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y14_N0
\row5|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row5|div32|FS|Bo~1_combout\ & ( \row4|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row5|div32|FS|Bo~1_combout\ & ( 
-- !\row5|div25|FS|Bo~3_combout\ $ (!\REG_B|q\(25) $ (!\row4|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row5|div25|FS|ALT_INV_Bo~3_combout\,
	datac => \REG_B|ALT_INV_q\(25),
	datad => \row4|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row5|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row5|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y13_N15
\row5|div23|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div23|FS|Bo~0_combout\ = ( \row5|div22|FS|Bo~0_combout\ & ( (\REG_B|q\(22) & !\row4|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row5|div22|FS|Bo~0_combout\ & ( 
-- (!\row4|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(22),
	datad => \row4|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row5|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row5|div23|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y13_N21
\row6|div25|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div25|FS|Bo~0_combout\ = ( \row5|div32|FS|Bo~1_combout\ & ( \row5|div23|FS|Bo~0_combout\ & ( (\REG_B|q\(24) & !\row4|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row5|div32|FS|Bo~1_combout\ & ( 
-- \row5|div23|FS|Bo~0_combout\ & ( (\REG_B|q\(24) & (!\REG_B|q\(23) $ (!\row4|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row5|div32|FS|Bo~1_combout\ & ( !\row5|div23|FS|Bo~0_combout\ & ( (\REG_B|q\(24) & 
-- !\row4|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row5|div32|FS|Bo~1_combout\ & ( !\row5|div23|FS|Bo~0_combout\ & ( (\REG_B|q\(24) & (!\REG_B|q\(23) $ 
-- (\row4|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000101000011110000000000000101000010100000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datac => \REG_B|ALT_INV_q\(24),
	datad => \row4|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row5|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row5|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row6|div25|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y13_N27
\row4|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row4|div23|FS|Bo~0_combout\ & ( !\row3|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(23)) # (\row4|div32|FS|Bo~1_combout\))) 
-- ) ) # ( !\row4|div23|FS|Bo~0_combout\ & ( !\row3|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(23)) # (\row4|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011110101000010101111010110100000010111111010000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row4|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \REG_B|ALT_INV_q\(23),
	datad => \row3|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row4|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row4|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y13_N42
\row5|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row4|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row5|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row4|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row5|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(24) $ (((!\REG_B|q\(23) & (!\row4|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row5|div23|FS|Bo~0_combout\)) # (\REG_B|q\(23) & ((!\row4|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row5|div23|FS|Bo~0_combout\))))) ) ) ) # ( 
-- !\row4|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row5|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(24) $ (((!\REG_B|q\(23) & ((!\row5|div23|FS|Bo~0_combout\) # 
-- (\row4|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(23) & (\row4|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row5|div23|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001111000110100111000011100100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \REG_B|ALT_INV_q\(24),
	datac => \row4|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row5|div23|FS|ALT_INV_Bo~0_combout\,
	datae => \row4|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row5|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row5|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y14_N48
\row5|div20|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div20|FS|Bo~3_combout\ = ( !\row5|div20|FS|Bo~2_combout\ & ( !\row5|div20|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row5|div20|FS|ALT_INV_Bo~0_combout\,
	dataf => \row5|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row5|div20|FS|Bo~3_combout\);

-- Location: MLABCELL_X59_Y12_N12
\row5|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row5|div20|FS|Bo~3_combout\ & ( \row5|div32|FS|Bo~1_combout\ & ( \row4|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row5|div20|FS|Bo~3_combout\ & ( \row5|div32|FS|Bo~1_combout\ & ( \row4|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row5|div20|FS|Bo~3_combout\ & ( !\row5|div32|FS|Bo~1_combout\ & ( 
-- !\row4|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(21) $ (((!\row4|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(20))))) ) ) ) # ( !\row5|div20|FS|Bo~3_combout\ & ( 
-- !\row5|div32|FS|Bo~1_combout\ & ( !\row4|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(21) $ (((!\row4|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011010001001011001011011101001000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row4|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(20),
	datac => \row4|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(21),
	datae => \row5|div20|FS|ALT_INV_Bo~3_combout\,
	dataf => \row5|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row5|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y13_N3
\row5|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row5|div22|FS|Bo~0_combout\ & ( !\row4|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(22)) # (\row5|div32|FS|Bo~1_combout\))) 
-- ) ) # ( !\row5|div22|FS|Bo~0_combout\ & ( !\row4|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row5|div32|FS|Bo~1_combout\) # (\REG_B|q\(22)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100101010101100110010101010101100110010101010110011001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row4|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(22),
	datad => \row5|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row5|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row5|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y13_N30
\row6|div25|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div25|FS|Bo~1_combout\ = ( \row5|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & \row4|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row5|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & (!\REG_B|q\(23) $ 
-- (!\row5|div23|FS|Bo~0_combout\ $ (\row4|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110000010010000011000001001000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \row5|div23|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(24),
	datad => \row4|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row5|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row6|div25|FS|Bo~1_combout\);

-- Location: MLABCELL_X59_Y12_N30
\row5|div18|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div18|FS|Bo~0_combout\ = ( \row4|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row5|div17|FS|Bo~0_combout\ & \REG_B|q\(17)) ) ) # ( !\row4|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ 
-- & ( (!\row5|div17|FS|Bo~0_combout\) # (\REG_B|q\(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row5|div17|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(17),
	dataf => \row4|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row5|div18|FS|Bo~0_combout\);

-- Location: MLABCELL_X59_Y12_N0
\row6|div20|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div20|FS|Bo~0_combout\ = ( \row5|div18|FS|Bo~0_combout\ & ( (\REG_B|q\(19) & (!\row4|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(18) & !\row5|div32|FS|Bo~1_combout\))))) ) ) # ( 
-- !\row5|div18|FS|Bo~0_combout\ & ( (\REG_B|q\(19) & (!\row4|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(18) & !\row5|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100110000001000010011000000010010001100000001001000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(19),
	datac => \row4|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row5|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row5|div18|FS|ALT_INV_Bo~0_combout\,
	combout => \row6|div20|FS|Bo~0_combout\);

-- Location: MLABCELL_X59_Y12_N42
\row5|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row5|div32|FS|Bo~1_combout\ & ( \row4|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row5|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(20) 
-- $ (!\row4|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row5|div20|FS|Bo~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(20),
	datac => \row4|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row5|div20|FS|ALT_INV_Bo~3_combout\,
	dataf => \row5|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row5|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y12_N3
\row4|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row4|div32|FS|Bo~1_combout\ & ( \row3|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row4|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(18) 
-- $ (!\row4|div18|FS|Bo~0_combout\ $ (\row3|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datac => \row4|div18|FS|ALT_INV_Bo~0_combout\,
	datad => \row3|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row4|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row4|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y12_N36
\row5|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row5|div32|FS|Bo~1_combout\ & ( \row5|div18|FS|Bo~0_combout\ & ( \row4|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row5|div32|FS|Bo~1_combout\ & ( \row5|div18|FS|Bo~0_combout\ & ( !\REG_B|q\(19) $ (!\row4|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row4|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) 
-- # (\REG_B|q\(18))))) ) ) ) # ( \row5|div32|FS|Bo~1_combout\ & ( !\row5|div18|FS|Bo~0_combout\ & ( \row4|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row5|div32|FS|Bo~1_combout\ & ( !\row5|div18|FS|Bo~0_combout\ & 
-- ( !\REG_B|q\(19) $ (!\row4|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(18) & !\row4|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100100111100000011110000111111000011011010010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(19),
	datac => \row4|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row4|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row5|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row5|div18|FS|ALT_INV_Bo~0_combout\,
	combout => \row5|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y12_N33
\row6|div20|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div20|FS|Bo~1_combout\ = ( \row5|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & \row4|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row5|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & 
-- (!\row4|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row5|div18|FS|Bo~0_combout\ $ (\REG_B|q\(18))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(19),
	datab => \row4|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row5|div18|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(18),
	dataf => \row5|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row6|div20|FS|Bo~1_combout\);

-- Location: LABCELL_X60_Y11_N57
\row5|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row5|div32|FS|Bo~1_combout\ & ( \row4|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row5|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(17) 
-- $ (!\row4|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row5|div17|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(17),
	datac => \row4|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row5|div17|FS|ALT_INV_Bo~0_combout\,
	dataf => \row5|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row5|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y14_N54
\row5|div15|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div15|FS|Bo~3_combout\ = ( !\row5|div15|FS|Bo~2_combout\ & ( !\row5|div15|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row5|div15|FS|ALT_INV_Bo~0_combout\,
	dataf => \row5|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row5|div15|FS|Bo~3_combout\);

-- Location: LABCELL_X60_Y11_N36
\row5|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row5|div15|FS|Bo~3_combout\ & ( \row5|div32|FS|Bo~1_combout\ & ( \row4|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row5|div15|FS|Bo~3_combout\ & ( \row5|div32|FS|Bo~1_combout\ & ( \row4|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row5|div15|FS|Bo~3_combout\ & ( !\row5|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(16) $ 
-- (!\row4|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(15) & !\row4|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row5|div15|FS|Bo~3_combout\ & ( 
-- !\row5|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(16) $ (!\row4|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row4|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100011000111001011000111001110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(15),
	datab => \REG_B|ALT_INV_q\(16),
	datac => \row4|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row4|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row5|div15|FS|ALT_INV_Bo~3_combout\,
	dataf => \row5|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row5|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y14_N39
\row5|div13|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div13|FS|Bo~0_combout\ = ( \row5|div12|FS|Bo~0_combout\ & ( (!\row4|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(12)) ) ) # ( !\row5|div12|FS|Bo~0_combout\ & ( 
-- (!\row4|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row4|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(12),
	dataf => \row5|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row5|div13|FS|Bo~0_combout\);

-- Location: LABCELL_X60_Y13_N39
\row6|div15|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div15|FS|Bo~0_combout\ = ( \row5|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & !\row4|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row5|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (!\row4|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row5|div13|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row4|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row5|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row5|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row6|div15|FS|Bo~0_combout\);

-- Location: LABCELL_X60_Y13_N57
\row4|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row4|div32|FS|Bo~1_combout\ & ( \row4|div13|FS|Bo~0_combout\ & ( \row3|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row4|div32|FS|Bo~1_combout\ & ( \row4|div13|FS|Bo~0_combout\ & ( !\REG_B|q\(13) $ (\row3|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row4|div32|FS|Bo~1_combout\ & ( !\row4|div13|FS|Bo~0_combout\ & ( 
-- \row3|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row4|div32|FS|Bo~1_combout\ & ( !\row4|div13|FS|Bo~0_combout\ & ( !\REG_B|q\(13) $ 
-- (!\row3|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100000011110000111111000011110000110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row3|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row4|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row4|div13|FS|ALT_INV_Bo~0_combout\,
	combout => \row4|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y13_N12
\row5|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row5|div13|FS|Bo~0_combout\ & ( \row5|div32|FS|Bo~1_combout\ & ( \row4|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row5|div13|FS|Bo~0_combout\ & ( \row5|div32|FS|Bo~1_combout\ & ( \row4|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row5|div13|FS|Bo~0_combout\ & ( !\row5|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ 
-- (!\row4|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row4|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(13))))) ) ) ) # ( !\row5|div13|FS|Bo~0_combout\ & ( 
-- !\row5|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ (!\row4|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(13) & !\row4|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010110011010101001100101100100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row4|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row4|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row5|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row5|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row5|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y13_N42
\row5|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row5|div15|FS|Bo~3_combout\ & ( \row5|div32|FS|Bo~1_combout\ & ( \row4|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row5|div15|FS|Bo~3_combout\ & ( \row5|div32|FS|Bo~1_combout\ & ( \row4|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row5|div15|FS|Bo~3_combout\ & ( !\row5|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(15) $ 
-- (!\row4|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row5|div15|FS|Bo~3_combout\ & ( !\row5|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(15) $ 
-- (\row4|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111000011111111000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(15),
	datad => \row4|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row5|div15|FS|ALT_INV_Bo~3_combout\,
	dataf => \row5|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row5|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y13_N27
\row6|div15|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div15|FS|Bo~1_combout\ = ( \row5|div13|FS|Bo~0_combout\ & ( \row5|div32|FS|Bo~1_combout\ & ( (\row4|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(14)) ) ) ) # ( !\row5|div13|FS|Bo~0_combout\ & ( 
-- \row5|div32|FS|Bo~1_combout\ & ( (\row4|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(14)) ) ) ) # ( \row5|div13|FS|Bo~0_combout\ & ( !\row5|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (\row4|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row5|div13|FS|Bo~0_combout\ & ( !\row5|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (!\row4|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000000000110000110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row4|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(14),
	datae => \row5|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row5|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row6|div15|FS|Bo~1_combout\);

-- Location: MLABCELL_X59_Y11_N36
\row5|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row5|div32|FS|Bo~1_combout\ & ( \row4|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row5|div32|FS|Bo~1_combout\ & ( 
-- !\row4|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row5|div12|FS|Bo~0_combout\ $ (!\REG_B|q\(12))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row4|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row5|div12|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(12),
	dataf => \row5|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row5|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y14_N36
\row5|div10|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div10|FS|Bo~3_combout\ = ( !\row5|div10|FS|Bo~2_combout\ & ( !\row5|div10|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row5|div10|FS|ALT_INV_Bo~0_combout\,
	dataf => \row5|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row5|div10|FS|Bo~3_combout\);

-- Location: MLABCELL_X59_Y14_N30
\row5|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row5|div10|FS|Bo~3_combout\ & ( \row5|div32|FS|Bo~1_combout\ & ( \row4|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row5|div10|FS|Bo~3_combout\ & ( \row5|div32|FS|Bo~1_combout\ & ( \row4|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row5|div10|FS|Bo~3_combout\ & ( !\row5|div32|FS|Bo~1_combout\ & ( 
-- !\row4|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(11) $ (((\REG_B|q\(10) & !\row4|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row5|div10|FS|Bo~3_combout\ & ( 
-- !\row5|div32|FS|Bo~1_combout\ & ( !\row4|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(11) $ (((!\row4|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001101101001011010010011110000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datab => \row4|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(11),
	datad => \row4|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row5|div10|FS|ALT_INV_Bo~3_combout\,
	dataf => \row5|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row5|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y15_N3
\row5|div8|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div8|FS|Bo~0_combout\ = ( \row5|div7|FS|Bo~0_combout\ & ( (!\row4|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(7)) ) ) # ( !\row5|div7|FS|Bo~0_combout\ & ( 
-- (!\row4|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row4|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(7),
	dataf => \row5|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row5|div8|FS|Bo~0_combout\);

-- Location: MLABCELL_X59_Y12_N21
\row6|div10|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div10|FS|Bo~0_combout\ = ( \row5|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & !\row4|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row5|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (!\row5|div8|FS|Bo~0_combout\ $ (!\row4|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(9),
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row5|div8|FS|ALT_INV_Bo~0_combout\,
	datad => \row4|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row5|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row6|div10|FS|Bo~0_combout\);

-- Location: MLABCELL_X59_Y14_N0
\row5|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row5|div32|FS|Bo~1_combout\ & ( \row4|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row5|div32|FS|Bo~1_combout\ & ( 
-- !\row4|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(10) $ (!\row5|div10|FS|Bo~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row4|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(10),
	datad => \row5|div10|FS|ALT_INV_Bo~3_combout\,
	dataf => \row5|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row5|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y14_N21
\row4|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row4|div32|FS|Bo~1_combout\ & ( \row3|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row4|div32|FS|Bo~1_combout\ & ( 
-- !\row3|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(8) $ (\row4|div8|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row3|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(8),
	datad => \row4|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row4|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row4|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y14_N12
\row5|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row5|div8|FS|Bo~0_combout\ & ( \row5|div32|FS|Bo~1_combout\ & ( \row4|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row5|div8|FS|Bo~0_combout\ & ( \row5|div32|FS|Bo~1_combout\ & ( \row4|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row5|div8|FS|Bo~0_combout\ & ( !\row5|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ 
-- (!\row4|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row4|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(8))))) ) ) ) # ( !\row5|div8|FS|Bo~0_combout\ & ( 
-- !\row5|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ (!\row4|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(8) & !\row4|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100100111100110000110110100100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(9),
	datac => \row4|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row4|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row5|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row5|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row5|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y15_N36
\row5|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row5|div32|FS|Bo~1_combout\ & ( \row4|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row5|div32|FS|Bo~1_combout\ & ( 
-- !\row4|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row5|div7|FS|Bo~0_combout\ $ (!\REG_B|q\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row4|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row5|div7|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(7),
	dataf => \row5|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row5|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y15_N45
\row6|div10|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div10|FS|Bo~1_combout\ = ( \row5|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & \row4|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row5|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (!\row4|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row5|div8|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(9),
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row4|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row5|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row5|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row6|div10|FS|Bo~1_combout\);

-- Location: LABCELL_X57_Y13_N42
\row5|div6|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div6|FS|Bo~0_combout\ = ( \row5|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(5) & \row4|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row5|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(5) & ((!\row5|div5|FS|Bo~0_combout\) # 
-- (\row4|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(5) & (!\row5|div5|FS|Bo~0_combout\ & \row4|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011111100110000001111110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(5),
	datac => \row5|div5|FS|ALT_INV_Bo~0_combout\,
	datad => \row4|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row5|div5|FS|ALT_INV_Bo~2_combout\,
	combout => \row5|div6|FS|Bo~0_combout\);

-- Location: LABCELL_X57_Y13_N21
\row5|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row5|div32|FS|Bo~1_combout\ & ( \row4|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row5|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(6) $ 
-- (!\row5|div6|FS|Bo~0_combout\ $ (!\row4|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(6),
	datac => \row5|div6|FS|ALT_INV_Bo~0_combout\,
	datad => \row4|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row5|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row5|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X57_Y13_N39
\row5|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row5|div32|FS|Bo~1_combout\ & ( \row4|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row5|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(5) $ 
-- (!\row4|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row5|div5|FS|Bo~2_combout\) # (\row5|div5|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110110010010011011011001001001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row5|div5|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(5),
	datac => \row5|div5|FS|ALT_INV_Bo~2_combout\,
	datad => \row4|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row5|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row5|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y14_N3
\row5|div3|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div3|FS|Bo~0_combout\ = ( \row4|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(2) & \row5|div2|FS|Bo~0_combout\) ) ) # ( !\row4|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- (\row5|div2|FS|Bo~0_combout\) # (\REG_B|q\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(2),
	datad => \row5|div2|FS|ALT_INV_Bo~0_combout\,
	dataf => \row4|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row5|div3|FS|Bo~0_combout\);

-- Location: LABCELL_X57_Y13_N3
\row4|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row4|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row4|div32|FS|Bo~1_combout\ & ( \row3|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row4|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(3) $ 
-- (!\row3|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row4|div3|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datac => \row3|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row4|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row4|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row4|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X57_Y13_N24
\row5|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row4|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row5|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row4|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row5|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ (((!\REG_B|q\(3) & (!\row4|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row5|div3|FS|Bo~0_combout\)) # (\REG_B|q\(3) & ((!\row4|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row5|div3|FS|Bo~0_combout\))))) ) ) ) # ( 
-- !\row4|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row5|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ (((!\REG_B|q\(3) & ((!\row5|div3|FS|Bo~0_combout\) # 
-- (\row4|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(3) & (\row4|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row5|div3|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001111000110100111000011100100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datac => \row4|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row5|div3|FS|ALT_INV_Bo~0_combout\,
	datae => \row4|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row5|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row5|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X57_Y10_N39
\row6|div5|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div5|FS|Bo~0_combout\ = ( \row5|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & !\row4|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row5|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row4|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row5|div3|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row4|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row5|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row5|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row6|div5|FS|Bo~0_combout\);

-- Location: MLABCELL_X59_Y13_N54
\row6|div5|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div5|FS|Bo~1_combout\ = ( \row5|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & \row4|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row5|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row4|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row5|div3|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100010010001000010000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datac => \row4|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row5|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row5|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row6|div5|FS|Bo~1_combout\);

-- Location: IOIBUF_X54_Y81_N1
\Ain[26]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(26),
	o => \Ain[26]~input_o\);

-- Location: FF_X59_Y13_N41
\REG_A|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[26]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(26));

-- Location: MLABCELL_X59_Y13_N27
\row6|div2|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div2|FS|Bo~0_combout\ = ( \row5|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(1) & (!\REG_A|q\(26) & (\REG_B|q\(0) & !\REG_A|q\(27)))) # (\REG_B|q\(1) & ((!\REG_A|q\(27)) # ((!\REG_A|q\(26) & \REG_B|q\(0))))) ) ) # ( !\row5|div32|FS|Bo~1_combout\ & ( 
-- (!\REG_A|q\(26) & ((!\REG_A|q\(27) & (\REG_B|q\(1))) # (\REG_A|q\(27) & ((\REG_B|q\(0)))))) # (\REG_A|q\(26) & (\REG_B|q\(1) & (!\REG_B|q\(0) $ (\REG_A|q\(27))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010000001101010101000000110101011101000001000101110100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(1),
	datab => \REG_A|ALT_INV_q\(26),
	datac => \REG_B|ALT_INV_q\(0),
	datad => \REG_A|ALT_INV_q\(27),
	dataf => \row5|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row6|div2|FS|Bo~0_combout\);

-- Location: MLABCELL_X59_Y13_N36
\row5|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \REG_B|q\(1) & ( \row5|div32|FS|Bo~1_combout\ & ( !\REG_A|q\(28) $ (((!\REG_B|q\(0)) # (\row4|div32|FS|Bo~1_combout\))) ) ) ) # ( !\REG_B|q\(1) & ( 
-- \row5|div32|FS|Bo~1_combout\ & ( !\REG_A|q\(28) $ (((!\REG_B|q\(0)) # (\row4|div32|FS|Bo~1_combout\))) ) ) ) # ( \REG_B|q\(1) & ( !\row5|div32|FS|Bo~1_combout\ & ( !\REG_A|q\(28) $ (((\REG_B|q\(0) & (!\row4|div32|FS|Bo~1_combout\ $ (!\REG_A|q\(27)))))) ) 
-- ) ) # ( !\REG_B|q\(1) & ( !\row5|div32|FS|Bo~1_combout\ & ( !\REG_A|q\(28) $ (((!\REG_B|q\(0)) # (!\row4|div32|FS|Bo~1_combout\ $ (\REG_A|q\(27))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001011101101111011010001001000100010110111010010001011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row4|div32|FS|ALT_INV_Bo~1_combout\,
	datab => \REG_B|ALT_INV_q\(0),
	datac => \REG_A|ALT_INV_q\(27),
	datad => \REG_A|ALT_INV_q\(28),
	datae => \REG_B|ALT_INV_q\(1),
	dataf => \row5|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row5|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X57_Y10_N12
\row5|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row5|div32|FS|Bo~1_combout\ & ( \row4|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row5|div32|FS|Bo~1_combout\ & ( 
-- !\row5|div2|FS|Bo~0_combout\ $ (!\row4|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\REG_B|q\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row5|div2|FS|ALT_INV_Bo~0_combout\,
	datac => \row4|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(2),
	dataf => \row5|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row5|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y13_N18
\row6|div5|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div5|FS|Bo~2_combout\ = ( \row5|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row5|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row6|div5|FS|Bo~1_combout\ & (\REG_B|q\(2) & 
-- (\row6|div2|FS|Bo~0_combout\ & \REG_B|q\(3)))) ) ) ) # ( !\row5|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row5|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row6|div5|FS|Bo~1_combout\ 
-- & (\REG_B|q\(3) & ((\row6|div2|FS|Bo~0_combout\) # (\REG_B|q\(2))))) ) ) ) # ( \row5|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row5|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- (!\row6|div5|FS|Bo~1_combout\ & (((\REG_B|q\(2) & \row6|div2|FS|Bo~0_combout\)) # (\REG_B|q\(3)))) ) ) ) # ( !\row5|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row5|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row6|div5|FS|Bo~1_combout\ & (((\REG_B|q\(3)) # (\row6|div2|FS|Bo~0_combout\)) # (\REG_B|q\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101010101010000000101010101000000000001010100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row6|div5|FS|ALT_INV_Bo~1_combout\,
	datab => \REG_B|ALT_INV_q\(2),
	datac => \row6|div2|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(3),
	datae => \row5|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row5|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row6|div5|FS|Bo~2_combout\);

-- Location: MLABCELL_X59_Y13_N42
\row6|div7|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div7|FS|Bo~0_combout\ = ( \row6|div5|FS|Bo~0_combout\ & ( \row6|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & (((!\REG_B|q\(5) & \row5|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\row5|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(6) & (!\REG_B|q\(5) & (\row5|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row5|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row6|div5|FS|Bo~0_combout\ & ( \row6|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & (((!\REG_B|q\(5) & 
-- \row5|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row5|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(6) & (!\REG_B|q\(5) & 
-- (\row5|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row5|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row6|div5|FS|Bo~0_combout\ & ( !\row6|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) 
-- & (((!\REG_B|q\(5) & \row5|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row5|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(6) & (!\REG_B|q\(5) & 
-- (\row5|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row5|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row6|div5|FS|Bo~0_combout\ & ( !\row6|div5|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(6) & ((!\REG_B|q\(5)) # ((\row5|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row5|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(6) & 
-- (\row5|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(5)) # (\row5|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111010101111000010101000111000001010100011100000101010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(6),
	datab => \REG_B|ALT_INV_q\(5),
	datac => \row5|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row5|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row6|div5|FS|ALT_INV_Bo~0_combout\,
	dataf => \row6|div5|FS|ALT_INV_Bo~2_combout\,
	combout => \row6|div7|FS|Bo~0_combout\);

-- Location: MLABCELL_X59_Y13_N6
\row6|div10|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div10|FS|Bo~2_combout\ = ( \row5|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row6|div7|FS|Bo~0_combout\ & ( (\REG_B|q\(8) & (!\row5|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row6|div10|FS|Bo~1_combout\)) ) ) ) # ( !\row5|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row6|div7|FS|Bo~0_combout\ & ( (!\row6|div10|FS|Bo~1_combout\ & ((!\REG_B|q\(7) & (\REG_B|q\(8) & 
-- !\row5|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(7) & ((!\row5|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(8)))))) ) ) ) # ( 
-- \row5|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row6|div7|FS|Bo~0_combout\ & ( (!\row6|div10|FS|Bo~1_combout\ & ((!\REG_B|q\(7) & (\REG_B|q\(8) & 
-- !\row5|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(7) & ((!\row5|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(8)))))) ) ) ) # ( 
-- !\row5|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row6|div7|FS|Bo~0_combout\ & ( (!\row6|div10|FS|Bo~1_combout\ & ((!\row5|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(8)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001100000000011100010000000001110001000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(7),
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row5|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row6|div10|FS|ALT_INV_Bo~1_combout\,
	datae => \row5|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row6|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row6|div10|FS|Bo~2_combout\);

-- Location: MLABCELL_X59_Y13_N30
\row6|div12|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div12|FS|Bo~0_combout\ = ( \row5|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row6|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & ((!\REG_B|q\(10)) # 
-- (\row5|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(11) & (!\REG_B|q\(10) & \row5|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row5|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row6|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & \row5|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row5|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row6|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & ((!\REG_B|q\(10)) # ((!\row6|div10|FS|Bo~0_combout\) # 
-- (\row5|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(11) & (\row5|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(10)) # (!\row6|div10|FS|Bo~0_combout\)))) ) ) ) # ( 
-- !\row5|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row6|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & (((!\REG_B|q\(10) & !\row6|div10|FS|Bo~0_combout\)) # 
-- (\row5|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(11) & (!\REG_B|q\(10) & (!\row6|div10|FS|Bo~0_combout\ & \row5|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011101010101010001111111000000000101010101000100011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(11),
	datab => \REG_B|ALT_INV_q\(10),
	datac => \row6|div10|FS|ALT_INV_Bo~0_combout\,
	datad => \row5|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row5|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row6|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row6|div12|FS|Bo~0_combout\);

-- Location: MLABCELL_X59_Y13_N48
\row6|div15|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div15|FS|Bo~2_combout\ = ( \row5|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row6|div12|FS|Bo~0_combout\ & ( (!\row6|div15|FS|Bo~1_combout\ & 
-- (!\row5|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(13))) ) ) ) # ( !\row5|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row6|div12|FS|Bo~0_combout\ & ( 
-- (!\row6|div15|FS|Bo~1_combout\ & ((!\REG_B|q\(12) & (!\row5|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(13))) # (\REG_B|q\(12) & 
-- ((!\row5|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(13)))))) ) ) ) # ( \row5|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row6|div12|FS|Bo~0_combout\ & ( 
-- (!\row6|div15|FS|Bo~1_combout\ & ((!\REG_B|q\(12) & (!\row5|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(13))) # (\REG_B|q\(12) & 
-- ((!\row5|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(13)))))) ) ) ) # ( !\row5|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row6|div12|FS|Bo~0_combout\ & ( 
-- (!\row6|div15|FS|Bo~1_combout\ & ((!\row5|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010101010001000001010001000100000101000100000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row6|div15|FS|ALT_INV_Bo~1_combout\,
	datab => \REG_B|ALT_INV_q\(12),
	datac => \row5|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(13),
	datae => \row5|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row6|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row6|div15|FS|Bo~2_combout\);

-- Location: MLABCELL_X59_Y13_N12
\row6|div17|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div17|FS|Bo~0_combout\ = ( \row5|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row6|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16)) # ((!\REG_B|q\(15) & 
-- \row5|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row5|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row6|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & (!\REG_B|q\(15) & 
-- \row5|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \row5|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row6|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16)) # ((!\REG_B|q\(15) & 
-- ((!\row6|div15|FS|Bo~0_combout\) # (\row5|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(15) & (!\row6|div15|FS|Bo~0_combout\ & \row5|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) 
-- ) ) ) # ( !\row5|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row6|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & ((!\REG_B|q\(15) & ((!\row6|div15|FS|Bo~0_combout\) # 
-- (\row5|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(15) & (!\row6|div15|FS|Bo~0_combout\ & \row5|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010101000111010101111111000000000100010001010101011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(16),
	datab => \REG_B|ALT_INV_q\(15),
	datac => \row6|div15|FS|ALT_INV_Bo~0_combout\,
	datad => \row5|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row5|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row6|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row6|div17|FS|Bo~0_combout\);

-- Location: MLABCELL_X59_Y12_N48
\row6|div20|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div20|FS|Bo~2_combout\ = ( \row5|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row6|div17|FS|Bo~0_combout\ & ( (\REG_B|q\(18) & (!\row6|div20|FS|Bo~1_combout\ & 
-- !\row5|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row5|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row6|div17|FS|Bo~0_combout\ & ( (!\row6|div20|FS|Bo~1_combout\ & 
-- ((!\REG_B|q\(17) & (\REG_B|q\(18) & !\row5|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(17) & ((!\row5|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(18)))))) ) ) ) # ( 
-- \row5|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row6|div17|FS|Bo~0_combout\ & ( (!\row6|div20|FS|Bo~1_combout\ & ((!\REG_B|q\(17) & (\REG_B|q\(18) & 
-- !\row5|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(17) & ((!\row5|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(18)))))) ) ) ) # ( 
-- !\row5|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row6|div17|FS|Bo~0_combout\ & ( (!\row6|div20|FS|Bo~1_combout\ & ((!\row5|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000110000011100000001000001110000000100000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(17),
	datab => \REG_B|ALT_INV_q\(18),
	datac => \row6|div20|FS|ALT_INV_Bo~1_combout\,
	datad => \row5|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row5|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row6|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row6|div20|FS|Bo~2_combout\);

-- Location: MLABCELL_X59_Y12_N24
\row6|div22|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div22|FS|Bo~0_combout\ = ( \row5|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row6|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(20) & ((!\REG_B|q\(21)) # 
-- (\row5|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(20) & (!\REG_B|q\(21) & \row5|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row5|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row6|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & \row5|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row5|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row6|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & ((!\REG_B|q\(20)) # ((!\row6|div20|FS|Bo~0_combout\) # 
-- (\row5|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(21) & (\row5|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(20)) # (!\row6|div20|FS|Bo~0_combout\)))) ) ) ) # ( 
-- !\row5|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row6|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & (((!\REG_B|q\(20) & !\row6|div20|FS|Bo~0_combout\)) # 
-- (\row5|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(21) & (!\REG_B|q\(20) & (!\row6|div20|FS|Bo~0_combout\ & \row5|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011101100110010001111111000000000110011001000100011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datab => \REG_B|ALT_INV_q\(21),
	datac => \row6|div20|FS|ALT_INV_Bo~0_combout\,
	datad => \row5|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row5|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row6|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row6|div22|FS|Bo~0_combout\);

-- Location: LABCELL_X60_Y12_N6
\row6|div25|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div25|FS|Bo~2_combout\ = ( !\row6|div25|FS|Bo~1_combout\ & ( \row6|div22|FS|Bo~0_combout\ & ( (!\REG_B|q\(23) & (\REG_B|q\(22) & (!\row5|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row5|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(23) & ((!\row5|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(22) & 
-- !\row5|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row6|div25|FS|Bo~1_combout\ & ( !\row6|div22|FS|Bo~0_combout\ & ( (!\REG_B|q\(23) & 
-- (!\row5|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row5|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22))))) # (\REG_B|q\(23) & 
-- (((!\row5|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row5|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011100110001000000000000000001110011000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row5|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row5|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row6|div25|FS|ALT_INV_Bo~1_combout\,
	dataf => \row6|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row6|div25|FS|Bo~2_combout\);

-- Location: LABCELL_X60_Y12_N0
\row6|div27|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div27|FS|Bo~0_combout\ = ( \row5|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row6|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & ((!\REG_B|q\(25)) # 
-- (\row5|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & (!\REG_B|q\(25) & \row5|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row5|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row6|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & \row5|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row5|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row6|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & ((!\REG_B|q\(25)) # ((!\row6|div25|FS|Bo~0_combout\) # 
-- (\row5|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(26) & (\row5|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(25)) # (!\row6|div25|FS|Bo~0_combout\)))) ) ) ) # ( 
-- !\row5|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row6|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & (((!\REG_B|q\(25) & !\row6|div25|FS|Bo~0_combout\)) # 
-- (\row5|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & (!\REG_B|q\(25) & (\row5|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row6|div25|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111000001010101011111000111000001010000010101000111010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(26),
	datab => \REG_B|ALT_INV_q\(25),
	datac => \row5|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row6|div25|FS|ALT_INV_Bo~0_combout\,
	datae => \row5|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row6|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row6|div27|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y12_N18
\row6|div30|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div30|FS|Bo~2_combout\ = ( \row5|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row6|div27|FS|Bo~0_combout\ & ( (\REG_B|q\(27) & (\REG_B|q\(28) & (!\row6|div30|FS|Bo~1_combout\ & 
-- !\row5|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row5|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row6|div27|FS|Bo~0_combout\ & ( (!\row6|div30|FS|Bo~1_combout\ & 
-- (((\REG_B|q\(27) & !\row5|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(28)))) ) ) ) # ( \row5|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row6|div27|FS|Bo~0_combout\ & ( 
-- (\REG_B|q\(28) & (!\row6|div30|FS|Bo~1_combout\ & ((!\row5|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27))))) ) ) ) # ( !\row5|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row6|div27|FS|Bo~0_combout\ & ( (!\row6|div30|FS|Bo~1_combout\ & (((!\row5|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(28))) # (\REG_B|q\(27)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001110000001100000001000001110000001100000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(27),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row6|div30|FS|ALT_INV_Bo~1_combout\,
	datad => \row5|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row5|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row6|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row6|div30|FS|Bo~2_combout\);

-- Location: LABCELL_X61_Y12_N42
\row7|div32|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div32|FS|Bo~0_combout\ = ( \row6|div32|FS|Bo~0_combout\ & ( \row6|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & (\REG_B|q\(31) & \row5|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(30) & 
-- ((!\row5|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row6|div32|FS|Bo~0_combout\ & ( \row6|div30|FS|Bo~2_combout\ & ( (!\row5|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ((!\REG_B|q\(31)) # (\REG_B|q\(30)))) ) ) ) # ( \row6|div32|FS|Bo~0_combout\ & ( !\row6|div30|FS|Bo~2_combout\ & ( (!\row5|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(30) $ (\row6|div30|FS|Bo~0_combout\)))) # 
-- (\row5|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\REG_B|q\(31) & (!\REG_B|q\(30) $ (!\row6|div30|FS|Bo~0_combout\)))) ) ) ) # ( !\row6|div32|FS|Bo~0_combout\ & ( !\row6|div30|FS|Bo~2_combout\ & ( 
-- (!\row5|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(31)) # (!\REG_B|q\(30) $ (\row6|div30|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000010110000110000010011010010110000101100000011010000110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datab => \REG_B|ALT_INV_q\(30),
	datac => \row5|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row6|div30|FS|ALT_INV_Bo~0_combout\,
	datae => \row6|div32|FS|ALT_INV_Bo~0_combout\,
	dataf => \row6|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row7|div32|FS|Bo~0_combout\);

-- Location: LABCELL_X60_Y12_N51
\row6|div28|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div28|FS|Bo~0_combout\ = ( \row5|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(27) & !\row6|div27|FS|Bo~0_combout\) ) ) # ( !\row5|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ 
-- & ( (!\row6|div27|FS|Bo~0_combout\) # (\REG_B|q\(27)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101111111110101010101010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(27),
	datad => \row6|div27|FS|ALT_INV_Bo~0_combout\,
	dataf => \row5|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row6|div28|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y12_N39
\row6|div32|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div32|FS|Bo~1_combout\ = ( \row6|div32|FS|Bo~0_combout\ & ( \row6|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & (!\REG_B|q\(31) & \row5|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row6|div32|FS|Bo~0_combout\ & ( \row6|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31)) # ((!\REG_B|q\(30) & \row5|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \row6|div32|FS|Bo~0_combout\ & ( 
-- !\row6|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\REG_B|q\(30) & ((!\row6|div30|FS|Bo~0_combout\) # (\row5|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(30) & (!\row6|div30|FS|Bo~0_combout\ & 
-- \row5|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row6|div32|FS|Bo~0_combout\ & ( !\row6|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31)) # ((!\REG_B|q\(30) & ((!\row6|div30|FS|Bo~0_combout\) # 
-- (\row5|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(30) & (!\row6|div30|FS|Bo~0_combout\ & \row5|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110011111110100000001100100011001100111011100000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datab => \REG_B|ALT_INV_q\(31),
	datac => \row6|div30|FS|ALT_INV_Bo~0_combout\,
	datad => \row5|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row6|div32|FS|ALT_INV_Bo~0_combout\,
	dataf => \row6|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row6|div32|FS|Bo~1_combout\);

-- Location: LABCELL_X60_Y12_N33
\row7|div30|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div30|FS|Bo~0_combout\ = ( \row6|div28|FS|Bo~0_combout\ & ( \row6|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(29) & !\row5|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row6|div28|FS|Bo~0_combout\ & ( 
-- \row6|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(29) & !\row5|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row6|div28|FS|Bo~0_combout\ & ( !\row6|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(29) & (!\REG_B|q\(28) $ 
-- (!\row5|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row6|div28|FS|Bo~0_combout\ & ( !\row6|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(29) & (!\REG_B|q\(28) $ 
-- (\row5|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000011000000110011000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(29),
	datac => \REG_B|ALT_INV_q\(28),
	datad => \row5|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row6|div28|FS|ALT_INV_Bo~0_combout\,
	dataf => \row6|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row7|div30|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y12_N3
\row5|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row5|div28|FS|Bo~0_combout\ & ( !\row4|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row5|div32|FS|Bo~1_combout\) # (\REG_B|q\(28)))) 
-- ) ) # ( !\row5|div28|FS|Bo~0_combout\ & ( !\row4|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(28)) # (\row5|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000001111001111000000111111000011000011111100001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row4|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row5|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row5|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row5|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y12_N54
\row6|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row5|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row6|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row5|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row6|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(29) $ (((!\row5|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((\REG_B|q\(28)) # 
-- (\row6|div28|FS|Bo~0_combout\))) # (\row5|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\row6|div28|FS|Bo~0_combout\ & \REG_B|q\(28))))) ) ) ) # ( 
-- !\row5|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row6|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(29) $ (((!\row5|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\row6|div28|FS|Bo~0_combout\ 
-- & !\REG_B|q\(28))) # (\row5|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row6|div28|FS|Bo~0_combout\) # (!\REG_B|q\(28)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011100110011100110001100110001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row5|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(29),
	datac => \row6|div28|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(28),
	datae => \row5|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row6|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row6|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y12_N21
\row7|div30|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div30|FS|Bo~1_combout\ = ( \row6|div28|FS|Bo~0_combout\ & ( \row6|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(29) & \row5|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row6|div28|FS|Bo~0_combout\ & ( 
-- \row6|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(29) & \row5|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row6|div28|FS|Bo~0_combout\ & ( !\row6|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(29) & (!\REG_B|q\(28) $ 
-- (\row5|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row6|div28|FS|Bo~0_combout\ & ( !\row6|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(29) & (!\REG_B|q\(28) $ 
-- (!\row5|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011000000110000000000110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(29),
	datac => \REG_B|ALT_INV_q\(28),
	datad => \row5|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row6|div28|FS|ALT_INV_Bo~0_combout\,
	dataf => \row6|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row7|div30|FS|Bo~1_combout\);

-- Location: LABCELL_X60_Y12_N12
\row6|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row6|div32|FS|Bo~1_combout\ & ( \row5|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row6|div32|FS|Bo~1_combout\ & ( 
-- !\row5|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(27) $ (!\row6|div27|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row5|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(27),
	datad => \row6|div27|FS|ALT_INV_Bo~0_combout\,
	dataf => \row6|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row6|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y11_N39
\row6|div25|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div25|FS|Bo~3_combout\ = ( !\row6|div25|FS|Bo~2_combout\ & ( !\row6|div25|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row6|div25|FS|ALT_INV_Bo~0_combout\,
	dataf => \row6|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row6|div25|FS|Bo~3_combout\);

-- Location: LABCELL_X61_Y11_N54
\row6|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row5|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row6|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row5|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row6|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(26) $ (((!\REG_B|q\(25) & (!\row5|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row6|div25|FS|Bo~3_combout\)) # (\REG_B|q\(25) & ((!\row5|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row6|div25|FS|Bo~3_combout\))))) ) ) ) # ( 
-- !\row5|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row6|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(26) $ (((!\REG_B|q\(25) & ((\row6|div25|FS|Bo~3_combout\) # 
-- (\row5|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(25) & (\row5|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row6|div25|FS|Bo~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010011001100101010110011001101000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(26),
	datab => \REG_B|ALT_INV_q\(25),
	datac => \row5|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row6|div25|FS|ALT_INV_Bo~3_combout\,
	datae => \row5|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row6|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row6|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y12_N9
\row6|div23|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div23|FS|Bo~0_combout\ = ( \row6|div22|FS|Bo~0_combout\ & ( (!\row5|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(22)) ) ) # ( !\row6|div22|FS|Bo~0_combout\ & ( 
-- (!\row5|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row5|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(22),
	dataf => \row6|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row6|div23|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y11_N21
\row7|div25|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div25|FS|Bo~0_combout\ = ( \row6|div23|FS|Bo~0_combout\ & ( \row6|div32|FS|Bo~1_combout\ & ( (!\row5|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(24)) ) ) ) # ( !\row6|div23|FS|Bo~0_combout\ & ( 
-- \row6|div32|FS|Bo~1_combout\ & ( (!\row5|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(24)) ) ) ) # ( \row6|div23|FS|Bo~0_combout\ & ( !\row6|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(24) & (!\REG_B|q\(23) $ 
-- (!\row5|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row6|div23|FS|Bo~0_combout\ & ( !\row6|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(24) & (!\REG_B|q\(23) $ 
-- (\row5|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100101000000000101101000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datac => \row5|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(24),
	datae => \row6|div23|FS|ALT_INV_Bo~0_combout\,
	dataf => \row6|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row7|div25|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y11_N24
\row6|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row6|div25|FS|Bo~3_combout\ & ( !\row5|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(25)) # (\row6|div32|FS|Bo~1_combout\))) 
-- ) ) # ( !\row6|div25|FS|Bo~3_combout\ & ( !\row5|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row6|div32|FS|Bo~1_combout\) # (\REG_B|q\(25)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100001111110000110000111100111100000011110011110000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(25),
	datac => \row5|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row6|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row6|div25|FS|ALT_INV_Bo~3_combout\,
	combout => \row6|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y11_N27
\row5|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row5|div32|FS|Bo~1_combout\ & ( \row4|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row5|div32|FS|Bo~1_combout\ & ( 
-- !\row4|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(23) $ (\row5|div23|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row4|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(23),
	datad => \row5|div23|FS|ALT_INV_Bo~0_combout\,
	dataf => \row5|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row5|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y11_N0
\row6|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row6|div23|FS|Bo~0_combout\ & ( \row6|div32|FS|Bo~1_combout\ & ( \row5|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row6|div23|FS|Bo~0_combout\ & ( \row6|div32|FS|Bo~1_combout\ & ( \row5|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row6|div23|FS|Bo~0_combout\ & ( !\row6|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(24) $ 
-- (!\row5|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row5|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(23))))) ) ) ) # ( !\row6|div23|FS|Bo~0_combout\ & ( 
-- !\row6|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(24) $ (!\row5|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(23) & !\row5|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101011010101001010110100100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row5|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row5|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row6|div23|FS|ALT_INV_Bo~0_combout\,
	dataf => \row6|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row6|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y11_N51
\row7|div25|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div25|FS|Bo~1_combout\ = ( \row6|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & \row5|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row6|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & (!\REG_B|q\(23) $ 
-- (!\row5|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row6|div23|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100010010001000010000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \REG_B|ALT_INV_q\(24),
	datac => \row5|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row6|div23|FS|ALT_INV_Bo~0_combout\,
	dataf => \row6|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row7|div25|FS|Bo~1_combout\);

-- Location: LABCELL_X60_Y10_N30
\row6|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row6|div22|FS|Bo~0_combout\ & ( \row6|div32|FS|Bo~1_combout\ & ( \row5|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row6|div22|FS|Bo~0_combout\ & ( \row6|div32|FS|Bo~1_combout\ & ( \row5|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row6|div22|FS|Bo~0_combout\ & ( !\row6|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(22) $ 
-- (!\row5|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row6|div22|FS|Bo~0_combout\ & ( !\row6|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(22) $ 
-- (\row5|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111000011111111000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(22),
	datad => \row5|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row6|div22|FS|ALT_INV_Bo~0_combout\,
	dataf => \row6|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row6|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y12_N18
\row6|div20|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div20|FS|Bo~3_combout\ = ( !\row6|div20|FS|Bo~2_combout\ & ( !\row6|div20|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row6|div20|FS|ALT_INV_Bo~0_combout\,
	dataf => \row6|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row6|div20|FS|Bo~3_combout\);

-- Location: LABCELL_X60_Y10_N18
\row6|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row5|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row6|div32|FS|Bo~1_combout\ & ( 
-- \row5|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row5|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row6|div32|FS|Bo~1_combout\ & ( 
-- \row5|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row5|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row6|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(21) $ 
-- (!\row5|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(20) & !\row6|div20|FS|Bo~3_combout\)))) ) ) ) # ( !\row5|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row6|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(21) $ (!\row5|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row6|div20|FS|Bo~3_combout\) # (\REG_B|q\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001101101001011010010011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datab => \REG_B|ALT_INV_q\(21),
	datac => \row5|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row6|div20|FS|ALT_INV_Bo~3_combout\,
	datae => \row5|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row6|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row6|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y11_N48
\row6|div18|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div18|FS|Bo~0_combout\ = ( \row6|div17|FS|Bo~0_combout\ & ( (\REG_B|q\(17) & !\row5|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row6|div17|FS|Bo~0_combout\ & ( 
-- (!\row5|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(17),
	datad => \row5|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row6|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row6|div18|FS|Bo~0_combout\);

-- Location: LABCELL_X60_Y11_N27
\row7|div20|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div20|FS|Bo~0_combout\ = ( \row6|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & !\row5|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row6|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & (!\row6|div18|FS|Bo~0_combout\ 
-- $ (!\REG_B|q\(18) $ (!\row5|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100000110000010010000011000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row6|div18|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(18),
	datac => \REG_B|ALT_INV_q\(19),
	datad => \row5|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row6|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row7|div20|FS|Bo~0_combout\);

-- Location: LABCELL_X60_Y11_N21
\row5|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row5|div32|FS|Bo~1_combout\ & ( \row4|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row5|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(18) 
-- $ (!\row4|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row5|div18|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datac => \row4|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row5|div18|FS|ALT_INV_Bo~0_combout\,
	dataf => \row5|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row5|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y11_N30
\row6|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row5|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row6|div32|FS|Bo~1_combout\ & ( 
-- \row5|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row5|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row6|div32|FS|Bo~1_combout\ & ( 
-- \row5|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row5|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row6|div32|FS|Bo~1_combout\ & ( 
-- !\row5|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(19) $ (((\REG_B|q\(18) & \row6|div18|FS|Bo~0_combout\)))) ) ) ) # ( !\row5|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row6|div32|FS|Bo~1_combout\ & ( !\row5|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(19) $ (((\row6|div18|FS|Bo~0_combout\) # (\REG_B|q\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110101010010101010101101010100101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row5|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(18),
	datac => \row6|div18|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(19),
	datae => \row5|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row6|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row6|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y11_N45
\row6|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row6|div32|FS|Bo~1_combout\ & ( \row5|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row6|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(20) 
-- $ (!\row5|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row6|div20|FS|Bo~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datac => \row5|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row6|div20|FS|ALT_INV_Bo~3_combout\,
	dataf => \row6|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row6|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y13_N24
\row6|div15|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div15|FS|Bo~3_combout\ = ( !\row6|div15|FS|Bo~2_combout\ & ( !\row6|div15|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row6|div15|FS|ALT_INV_Bo~0_combout\,
	dataf => \row6|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row6|div15|FS|Bo~3_combout\);

-- Location: LABCELL_X60_Y13_N0
\row6|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \REG_B|q\(15) & ( \row6|div32|FS|Bo~1_combout\ & ( \row5|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\REG_B|q\(15) & ( 
-- \row6|div32|FS|Bo~1_combout\ & ( \row5|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \REG_B|q\(15) & ( !\row6|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(16) $ 
-- (!\row5|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row6|div15|FS|Bo~3_combout\) # (!\row5|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\REG_B|q\(15) & ( 
-- !\row6|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(16) $ (!\row5|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row6|div15|FS|Bo~3_combout\ & 
-- !\row5|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011001011010101001011001011000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(16),
	datab => \row6|div15|FS|ALT_INV_Bo~3_combout\,
	datac => \row5|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row5|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \REG_B|ALT_INV_q\(15),
	dataf => \row6|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row6|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y11_N18
\row7|div20|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div20|FS|Bo~1_combout\ = ( \row6|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & \row5|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row6|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & (!\REG_B|q\(18) $ 
-- (!\row6|div18|FS|Bo~0_combout\ $ (\row5|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100010010001000010000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(19),
	datac => \row6|div18|FS|ALT_INV_Bo~0_combout\,
	datad => \row5|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row6|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row7|div20|FS|Bo~1_combout\);

-- Location: LABCELL_X63_Y11_N54
\row6|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row6|div32|FS|Bo~1_combout\ & ( \row5|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row6|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(17) 
-- $ (!\row6|div17|FS|Bo~0_combout\ $ (!\row5|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(17),
	datac => \row6|div17|FS|ALT_INV_Bo~0_combout\,
	datad => \row5|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row6|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row6|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y11_N57
\row6|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row6|div15|FS|Bo~3_combout\ & ( \row6|div32|FS|Bo~1_combout\ & ( \row5|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row6|div15|FS|Bo~3_combout\ & ( \row6|div32|FS|Bo~1_combout\ & ( \row5|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row6|div15|FS|Bo~3_combout\ & ( !\row6|div32|FS|Bo~1_combout\ & ( 
-- !\row5|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(15)) ) ) ) # ( !\row6|div15|FS|Bo~3_combout\ & ( !\row6|div32|FS|Bo~1_combout\ & ( 
-- !\row5|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\REG_B|q\(15)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111000011111111000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row5|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(15),
	datae => \row6|div15|FS|ALT_INV_Bo~3_combout\,
	dataf => \row6|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row6|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y13_N3
\row6|div13|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div13|FS|Bo~0_combout\ = ( \row6|div12|FS|Bo~0_combout\ & ( (\REG_B|q\(12) & !\row5|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row6|div12|FS|Bo~0_combout\ & ( 
-- (!\row5|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(12),
	datad => \row5|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row6|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row6|div13|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y12_N15
\row7|div15|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div15|FS|Bo~0_combout\ = ( \row6|div13|FS|Bo~0_combout\ & ( \row6|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & !\row5|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row6|div13|FS|Bo~0_combout\ & ( 
-- \row6|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & !\row5|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row6|div13|FS|Bo~0_combout\ & ( !\row6|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (!\row5|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row6|div13|FS|Bo~0_combout\ & ( !\row6|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (\row5|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000011000000110000110000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(13),
	datac => \REG_B|ALT_INV_q\(14),
	datad => \row5|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row6|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row6|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row7|div15|FS|Bo~0_combout\);

-- Location: MLABCELL_X59_Y11_N39
\row5|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row5|div13|FS|Bo~0_combout\ & ( !\row4|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row5|div32|FS|Bo~1_combout\) # (\REG_B|q\(13)))) 
-- ) ) # ( !\row5|div13|FS|Bo~0_combout\ & ( !\row4|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(13)) # (\row5|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000010101111010100001010111110100000010111111010000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datac => \row5|div32|FS|ALT_INV_Bo~1_combout\,
	datad => \row4|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row5|div13|FS|ALT_INV_Bo~0_combout\,
	combout => \row5|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y11_N24
\row6|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row6|div13|FS|Bo~0_combout\ & ( \row6|div32|FS|Bo~1_combout\ & ( \row5|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row6|div13|FS|Bo~0_combout\ & ( \row6|div32|FS|Bo~1_combout\ & ( \row5|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row6|div13|FS|Bo~0_combout\ & ( !\row6|div32|FS|Bo~1_combout\ & ( 
-- !\row5|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(14) $ (((!\row5|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(13))))) ) ) ) # ( !\row6|div13|FS|Bo~0_combout\ & ( 
-- !\row6|div32|FS|Bo~1_combout\ & ( !\row5|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(14) $ (((\REG_B|q\(13) & !\row5|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001110011100110001100011100100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \row5|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row5|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(14),
	datae => \row6|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row6|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row6|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y13_N0
\row6|div10|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div10|FS|Bo~3_combout\ = ( !\row6|div10|FS|Bo~2_combout\ & ( !\row6|div10|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row6|div10|FS|ALT_INV_Bo~0_combout\,
	dataf => \row6|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row6|div10|FS|Bo~3_combout\);

-- Location: MLABCELL_X59_Y14_N36
\row6|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row6|div10|FS|Bo~3_combout\ & ( \row6|div32|FS|Bo~1_combout\ & ( \row5|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row6|div10|FS|Bo~3_combout\ & ( \row6|div32|FS|Bo~1_combout\ & ( \row5|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row6|div10|FS|Bo~3_combout\ & ( !\row6|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(11) $ 
-- (!\row5|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(10) & !\row5|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row6|div10|FS|Bo~3_combout\ & ( 
-- !\row6|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(11) $ (!\row5|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row5|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001101101001011010010011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datab => \REG_B|ALT_INV_q\(11),
	datac => \row5|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row5|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row6|div10|FS|ALT_INV_Bo~3_combout\,
	dataf => \row6|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row6|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y11_N12
\row7|div15|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div15|FS|Bo~1_combout\ = ( \row6|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & \row5|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row6|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (!\row5|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row6|div13|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100010010001000010000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(14),
	datac => \row5|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row6|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row6|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row7|div15|FS|Bo~1_combout\);

-- Location: MLABCELL_X59_Y14_N18
\row6|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row6|div32|FS|Bo~1_combout\ & ( \row5|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row6|div32|FS|Bo~1_combout\ & ( 
-- !\row5|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(12) $ (!\row6|div12|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row5|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(12),
	datad => \row6|div12|FS|ALT_INV_Bo~0_combout\,
	dataf => \row6|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row6|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y9_N9
\row5|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row5|div32|FS|Bo~1_combout\ & ( \row4|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row5|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(8) $ 
-- (!\row5|div8|FS|Bo~0_combout\ $ (\row4|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datac => \row5|div8|FS|ALT_INV_Bo~0_combout\,
	datad => \row4|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row5|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row5|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X57_Y13_N6
\row6|div8|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div8|FS|Bo~0_combout\ = ( \row6|div7|FS|Bo~0_combout\ & ( (\REG_B|q\(7) & !\row5|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row6|div7|FS|Bo~0_combout\ & ( 
-- (!\row5|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(7),
	datad => \row5|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row6|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row6|div8|FS|Bo~0_combout\);

-- Location: MLABCELL_X59_Y9_N18
\row6|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row6|div8|FS|Bo~0_combout\ & ( \row6|div32|FS|Bo~1_combout\ & ( \row5|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row6|div8|FS|Bo~0_combout\ & ( \row6|div32|FS|Bo~1_combout\ & ( \row5|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row6|div8|FS|Bo~0_combout\ & ( !\row6|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ 
-- (!\row5|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row5|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(8))))) ) ) ) # ( !\row6|div8|FS|Bo~0_combout\ & ( 
-- !\row6|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ (!\row5|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(8) & !\row5|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010110011010101001100101100100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(9),
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row5|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row5|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row6|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row6|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row6|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y14_N48
\row6|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row6|div32|FS|Bo~1_combout\ & ( \row5|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row6|div32|FS|Bo~1_combout\ & ( 
-- !\row5|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(10) $ (!\row6|div10|FS|Bo~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row5|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(10),
	datad => \row6|div10|FS|ALT_INV_Bo~3_combout\,
	dataf => \row6|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row6|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X57_Y12_N36
\row7|div10|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div10|FS|Bo~0_combout\ = ( !\row5|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row6|div32|FS|Bo~1_combout\ & ( \REG_B|q\(9) ) ) ) # ( \row5|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ( !\row6|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & (!\REG_B|q\(8) $ (!\row6|div8|FS|Bo~0_combout\))) ) ) ) # ( !\row5|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row6|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & 
-- (!\REG_B|q\(8) $ (\row6|div8|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000011000000000011110000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row6|div8|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(9),
	datae => \row5|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row6|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row7|div10|FS|Bo~0_combout\);

-- Location: LABCELL_X57_Y12_N45
\row7|div10|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div10|FS|Bo~1_combout\ = ( \row5|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row6|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) ) ) ) # ( \row5|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ( !\row6|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & (!\REG_B|q\(8) $ (\row6|div8|FS|Bo~0_combout\))) ) ) ) # ( !\row5|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row6|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & 
-- (!\REG_B|q\(8) $ (!\row6|div8|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011000000110000000011000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(8),
	datac => \REG_B|ALT_INV_q\(9),
	datad => \row6|div8|FS|ALT_INV_Bo~0_combout\,
	datae => \row5|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row6|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row7|div10|FS|Bo~1_combout\);

-- Location: LABCELL_X57_Y13_N15
\row6|div6|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div6|FS|Bo~0_combout\ = ( \row6|div5|FS|Bo~0_combout\ & ( (\row5|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(5)) ) ) # ( !\row6|div5|FS|Bo~0_combout\ & ( 
-- (!\row5|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(5) & !\row6|div5|FS|Bo~2_combout\)) # (\row5|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(5)) # 
-- (!\row6|div5|FS|Bo~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010101010000111101010101000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row5|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(5),
	datad => \row6|div5|FS|ALT_INV_Bo~2_combout\,
	dataf => \row6|div5|FS|ALT_INV_Bo~0_combout\,
	combout => \row6|div6|FS|Bo~0_combout\);

-- Location: LABCELL_X57_Y13_N0
\row6|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row6|div32|FS|Bo~1_combout\ & ( \row5|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row6|div32|FS|Bo~1_combout\ & ( 
-- !\row6|div6|FS|Bo~0_combout\ $ (!\REG_B|q\(6) $ (!\row5|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row6|div6|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(6),
	datad => \row5|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row6|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row6|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X57_Y10_N6
\row6|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row6|div32|FS|Bo~1_combout\ & ( \row5|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row6|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(7) $ 
-- (!\row5|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row6|div7|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(7),
	datac => \row5|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row6|div7|FS|ALT_INV_Bo~0_combout\,
	dataf => \row6|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row6|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y13_N57
\row6|div3|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div3|FS|Bo~0_combout\ = ( \row6|div2|FS|Bo~0_combout\ & ( (!\row5|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(2)) ) ) # ( !\row6|div2|FS|Bo~0_combout\ & ( (\REG_B|q\(2) & 
-- !\row5|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(2),
	datad => \row5|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row6|div2|FS|ALT_INV_Bo~0_combout\,
	combout => \row6|div3|FS|Bo~0_combout\);

-- Location: LABCELL_X57_Y10_N57
\row5|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row5|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row5|div32|FS|Bo~1_combout\ & ( \row4|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row5|div32|FS|Bo~1_combout\ & ( 
-- !\row5|div3|FS|Bo~0_combout\ $ (!\REG_B|q\(3) $ (\row4|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row5|div3|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(3),
	datad => \row4|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row5|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row5|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X57_Y10_N18
\row6|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row5|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row6|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row5|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row6|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ (((!\row5|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((\REG_B|q\(3)) # 
-- (\row6|div3|FS|Bo~0_combout\))) # (\row5|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\row6|div3|FS|Bo~0_combout\ & \REG_B|q\(3))))) ) ) ) # ( !\row5|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ 
-- & ( !\row6|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ (((!\row5|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\row6|div3|FS|Bo~0_combout\ & !\REG_B|q\(3))) # 
-- (\row5|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row6|div3|FS|Bo~0_combout\) # (!\REG_B|q\(3)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101100110011010101001100110010100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \row5|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row6|div3|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(3),
	datae => \row5|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row6|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row6|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X57_Y10_N27
\row6|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row6|div32|FS|Bo~1_combout\ & ( \row5|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row6|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(5) $ 
-- (!\row5|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row6|div5|FS|Bo~2_combout\) # (\row6|div5|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110101010010101011010101001010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datab => \row6|div5|FS|ALT_INV_Bo~0_combout\,
	datac => \row6|div5|FS|ALT_INV_Bo~2_combout\,
	datad => \row5|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row6|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row6|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X57_Y10_N36
\row7|div5|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div5|FS|Bo~0_combout\ = ( \row6|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & !\row5|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row6|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row6|div3|FS|Bo~0_combout\ $ (!\row5|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row6|div3|FS|ALT_INV_Bo~0_combout\,
	datad => \row5|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row6|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row7|div5|FS|Bo~0_combout\);

-- Location: LABCELL_X57_Y11_N54
\row6|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \REG_B|q\(0) & ( \row6|div32|FS|Bo~1_combout\ & ( !\REG_A|q\(27) $ (\row5|div32|FS|Bo~1_combout\) ) ) ) # ( !\REG_B|q\(0) & ( \row6|div32|FS|Bo~1_combout\ & ( 
-- \REG_A|q\(27) ) ) ) # ( \REG_B|q\(0) & ( !\row6|div32|FS|Bo~1_combout\ & ( !\REG_A|q\(27) $ (!\REG_A|q\(26) $ (!\REG_B|q\(1) $ (!\row5|div32|FS|Bo~1_combout\))) ) ) ) # ( !\REG_B|q\(0) & ( !\row6|div32|FS|Bo~1_combout\ & ( !\REG_A|q\(27) $ (!\REG_B|q\(1)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010011010011001011001010101010101011010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(27),
	datab => \REG_A|ALT_INV_q\(26),
	datac => \REG_B|ALT_INV_q\(1),
	datad => \row5|div32|FS|ALT_INV_Bo~1_combout\,
	datae => \REG_B|ALT_INV_q\(0),
	dataf => \row6|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row6|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: IOIBUF_X50_Y0_N41
\Ain[25]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(25),
	o => \Ain[25]~input_o\);

-- Location: FF_X57_Y11_N59
\REG_A|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[25]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(25));

-- Location: LABCELL_X57_Y11_N30
\row7|div2|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div2|FS|Bo~0_combout\ = ( \row6|div32|FS|Bo~1_combout\ & ( (!\REG_A|q\(26) & (((!\REG_A|q\(25) & \REG_B|q\(0))) # (\REG_B|q\(1)))) # (\REG_A|q\(26) & (!\REG_A|q\(25) & (\REG_B|q\(1) & \REG_B|q\(0)))) ) ) # ( !\row6|div32|FS|Bo~1_combout\ & ( 
-- (!\REG_A|q\(26) & (\REG_B|q\(1) & ((!\REG_A|q\(25)) # (!\REG_B|q\(0))))) # (\REG_A|q\(26) & (\REG_B|q\(0) & ((!\REG_A|q\(25)) # (\REG_B|q\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001001101000010100100110100001010100011100000101010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(26),
	datab => \REG_A|ALT_INV_q\(25),
	datac => \REG_B|ALT_INV_q\(1),
	datad => \REG_B|ALT_INV_q\(0),
	dataf => \row6|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row7|div2|FS|Bo~0_combout\);

-- Location: LABCELL_X57_Y11_N36
\row7|div5|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div5|FS|Bo~1_combout\ = ( \row6|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & \row5|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row6|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row5|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row6|div3|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row5|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row6|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row6|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row7|div5|FS|Bo~1_combout\);

-- Location: LABCELL_X56_Y10_N18
\row6|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row5|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row6|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row5|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row6|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(2) $ (\row6|div2|FS|Bo~0_combout\) ) ) ) # ( !\row5|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ 
-- & ( !\row6|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(2) $ (!\row6|div2|FS|Bo~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000111100000000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(2),
	datad => \row6|div2|FS|ALT_INV_Bo~0_combout\,
	datae => \row5|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row6|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row6|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X57_Y11_N6
\row7|div5|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div5|FS|Bo~2_combout\ = ( !\row7|div5|FS|Bo~1_combout\ & ( \row6|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(3) & ((!\REG_B|q\(2) & 
-- (!\row6|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row7|div2|FS|Bo~0_combout\)) # (\REG_B|q\(2) & ((!\row6|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row7|div2|FS|Bo~0_combout\))))) ) ) 
-- ) # ( !\row7|div5|FS|Bo~1_combout\ & ( !\row6|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( ((!\REG_B|q\(2) & (!\row6|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row7|div2|FS|Bo~0_combout\)) 
-- # (\REG_B|q\(2) & ((!\row6|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row7|div2|FS|Bo~0_combout\)))) # (\REG_B|q\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001111110111000000000000000000010000001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(2),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row6|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row7|div2|FS|ALT_INV_Bo~0_combout\,
	datae => \row7|div5|FS|ALT_INV_Bo~1_combout\,
	dataf => \row6|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row7|div5|FS|Bo~2_combout\);

-- Location: LABCELL_X57_Y11_N18
\row7|div7|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div7|FS|Bo~0_combout\ = ( \row7|div5|FS|Bo~0_combout\ & ( \row7|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & (((!\REG_B|q\(5) & \row6|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\row6|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(6) & (!\REG_B|q\(5) & (\row6|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row6|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row7|div5|FS|Bo~0_combout\ & ( \row7|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & (((!\REG_B|q\(5) & 
-- \row6|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row6|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(6) & (!\REG_B|q\(5) & 
-- (\row6|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row6|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row7|div5|FS|Bo~0_combout\ & ( !\row7|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) 
-- & (((!\REG_B|q\(5) & \row6|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row6|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(6) & (!\REG_B|q\(5) & 
-- (\row6|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row6|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row7|div5|FS|Bo~0_combout\ & ( !\row7|div5|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(6) & ((!\REG_B|q\(5)) # ((\row6|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row6|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(6) & 
-- (\row6|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(5)) # (\row6|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110011101111000010001100111000001000110011100000100011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datab => \REG_B|ALT_INV_q\(6),
	datac => \row6|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row6|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row7|div5|FS|ALT_INV_Bo~0_combout\,
	dataf => \row7|div5|FS|ALT_INV_Bo~2_combout\,
	combout => \row7|div7|FS|Bo~0_combout\);

-- Location: LABCELL_X57_Y11_N12
\row7|div10|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div10|FS|Bo~2_combout\ = ( \row6|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row7|div7|FS|Bo~0_combout\ & ( (\REG_B|q\(7) & (\REG_B|q\(8) & (!\row7|div10|FS|Bo~1_combout\ & 
-- !\row6|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row6|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row7|div7|FS|Bo~0_combout\ & ( (!\row7|div10|FS|Bo~1_combout\ & 
-- (((\REG_B|q\(7) & !\row6|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(8)))) ) ) ) # ( \row6|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row7|div7|FS|Bo~0_combout\ & ( 
-- (\REG_B|q\(8) & (!\row7|div10|FS|Bo~1_combout\ & ((!\row6|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7))))) ) ) ) # ( !\row6|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row7|div7|FS|Bo~0_combout\ & ( (!\row7|div10|FS|Bo~1_combout\ & (((!\row6|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(8))) # (\REG_B|q\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001110000001100000001000001110000001100000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(7),
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row7|div10|FS|ALT_INV_Bo~1_combout\,
	datad => \row6|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row6|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row7|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row7|div10|FS|Bo~2_combout\);

-- Location: LABCELL_X57_Y11_N48
\row7|div12|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div12|FS|Bo~0_combout\ = ( \row7|div10|FS|Bo~0_combout\ & ( \row7|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & (((!\REG_B|q\(10) & \row6|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\row6|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(11) & (!\REG_B|q\(10) & (\row6|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row6|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row7|div10|FS|Bo~0_combout\ & ( \row7|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & (((!\REG_B|q\(10) & 
-- \row6|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row6|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(11) & (!\REG_B|q\(10) & 
-- (\row6|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row6|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row7|div10|FS|Bo~0_combout\ & ( !\row7|div10|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(11) & (((!\REG_B|q\(10) & \row6|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row6|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(11) & (!\REG_B|q\(10) & 
-- (\row6|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row6|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row7|div10|FS|Bo~0_combout\ & ( !\row7|div10|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(11) & ((!\REG_B|q\(10)) # ((\row6|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row6|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(11) & 
-- (\row6|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(10)) # (\row6|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110011101111000010001100111000001000110011100000100011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datab => \REG_B|ALT_INV_q\(11),
	datac => \row6|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row6|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row7|div10|FS|ALT_INV_Bo~0_combout\,
	dataf => \row7|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row7|div12|FS|Bo~0_combout\);

-- Location: LABCELL_X57_Y11_N42
\row7|div15|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div15|FS|Bo~2_combout\ = ( \row6|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row7|div12|FS|Bo~0_combout\ & ( (\REG_B|q\(13) & (\REG_B|q\(12) & 
-- (!\row6|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row7|div15|FS|Bo~1_combout\))) ) ) ) # ( !\row6|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row7|div12|FS|Bo~0_combout\ & ( 
-- (!\row7|div15|FS|Bo~1_combout\ & (((\REG_B|q\(12) & !\row6|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(13)))) ) ) ) # ( \row6|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row7|div12|FS|Bo~0_combout\ & ( (\REG_B|q\(13) & (!\row7|div15|FS|Bo~1_combout\ & ((!\row6|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12))))) ) ) ) # ( 
-- !\row6|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row7|div12|FS|Bo~0_combout\ & ( (!\row7|div15|FS|Bo~1_combout\ & (((!\row6|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(12))) # (\REG_B|q\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011100000000010100010000000001110101000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(12),
	datac => \row6|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row7|div15|FS|ALT_INV_Bo~1_combout\,
	datae => \row6|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row7|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row7|div15|FS|Bo~2_combout\);

-- Location: LABCELL_X57_Y11_N24
\row7|div17|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div17|FS|Bo~0_combout\ = ( \row6|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row7|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(15) & ((!\REG_B|q\(16)) # 
-- (\row6|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(15) & (!\REG_B|q\(16) & \row6|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row6|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row7|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & \row6|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row6|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row7|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & ((!\REG_B|q\(15)) # ((!\row7|div15|FS|Bo~0_combout\) # 
-- (\row6|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(16) & (\row6|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(15)) # (!\row7|div15|FS|Bo~0_combout\)))) ) ) ) # ( 
-- !\row6|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row7|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & (((!\REG_B|q\(15) & !\row7|div15|FS|Bo~0_combout\)) # 
-- (\row6|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(16) & (!\REG_B|q\(15) & (\row6|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row7|div15|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111000001100110011111000111000001100000011001000111010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(15),
	datab => \REG_B|ALT_INV_q\(16),
	datac => \row6|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row7|div15|FS|ALT_INV_Bo~0_combout\,
	datae => \row6|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row7|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row7|div17|FS|Bo~0_combout\);

-- Location: LABCELL_X60_Y11_N15
\row7|div20|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div20|FS|Bo~2_combout\ = ( \row6|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row7|div17|FS|Bo~0_combout\ & ( (\REG_B|q\(17) & (\REG_B|q\(18) & 
-- (!\row6|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row7|div20|FS|Bo~1_combout\))) ) ) ) # ( !\row6|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row7|div17|FS|Bo~0_combout\ & ( 
-- (!\row7|div20|FS|Bo~1_combout\ & (((\REG_B|q\(17) & !\row6|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(18)))) ) ) ) # ( \row6|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row7|div17|FS|Bo~0_combout\ & ( (\REG_B|q\(18) & (!\row7|div20|FS|Bo~1_combout\ & ((!\row6|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17))))) ) ) ) # ( 
-- !\row6|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row7|div17|FS|Bo~0_combout\ & ( (!\row7|div20|FS|Bo~1_combout\ & (((!\row6|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(18))) # (\REG_B|q\(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011100000000001100010000000001110011000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(17),
	datab => \REG_B|ALT_INV_q\(18),
	datac => \row6|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row7|div20|FS|ALT_INV_Bo~1_combout\,
	datae => \row6|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row7|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row7|div20|FS|Bo~2_combout\);

-- Location: LABCELL_X60_Y11_N0
\row7|div22|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div22|FS|Bo~0_combout\ = ( \row6|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row7|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21)) # ((!\REG_B|q\(20) & 
-- \row6|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row6|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row7|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(20) & (!\REG_B|q\(21) & 
-- \row6|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \row6|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row7|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21)) # ((!\REG_B|q\(20) & 
-- ((!\row7|div20|FS|Bo~0_combout\) # (\row6|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(20) & (!\row7|div20|FS|Bo~0_combout\ & \row6|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) 
-- ) ) ) # ( !\row6|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row7|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & ((!\REG_B|q\(20) & ((!\row7|div20|FS|Bo~0_combout\) # 
-- (\row6|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(20) & (!\row7|div20|FS|Bo~0_combout\ & \row6|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011001000111011001111111000000000100010001100110011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datab => \REG_B|ALT_INV_q\(21),
	datac => \row7|div20|FS|ALT_INV_Bo~0_combout\,
	datad => \row6|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row6|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row7|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row7|div22|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y11_N42
\row7|div25|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div25|FS|Bo~2_combout\ = ( \row6|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row7|div22|FS|Bo~0_combout\ & ( (\REG_B|q\(23) & (!\row7|div25|FS|Bo~1_combout\ & 
-- !\row6|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row6|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row7|div22|FS|Bo~0_combout\ & ( (!\row7|div25|FS|Bo~1_combout\ & 
-- ((!\REG_B|q\(22) & (\REG_B|q\(23) & !\row6|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(22) & ((!\row6|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(23)))))) ) ) ) # ( 
-- \row6|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row7|div22|FS|Bo~0_combout\ & ( (!\row7|div25|FS|Bo~1_combout\ & ((!\REG_B|q\(22) & (\REG_B|q\(23) & 
-- !\row6|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(22) & ((!\row6|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(23)))))) ) ) ) # ( 
-- !\row6|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row7|div22|FS|Bo~0_combout\ & ( (!\row7|div25|FS|Bo~1_combout\ & ((!\row6|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000110000011100000001000001110000000100000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row7|div25|FS|ALT_INV_Bo~1_combout\,
	datad => \row6|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row6|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row7|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row7|div25|FS|Bo~2_combout\);

-- Location: LABCELL_X61_Y11_N6
\row7|div27|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div27|FS|Bo~0_combout\ = ( \row6|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row7|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & ((!\REG_B|q\(25)) # 
-- (\row6|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & (\row6|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(25))) ) ) ) # ( 
-- !\row6|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row7|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & \row6|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row6|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row7|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & ((!\row7|div25|FS|Bo~0_combout\) # ((!\REG_B|q\(25)) # 
-- (\row6|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(26) & (\row6|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row7|div25|FS|Bo~0_combout\) # (!\REG_B|q\(25))))) ) ) ) # ( 
-- !\row6|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row7|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & (((!\row7|div25|FS|Bo~0_combout\ & !\REG_B|q\(25))) # 
-- (\row6|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & (!\row7|div25|FS|Bo~0_combout\ & (\row6|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(25)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111000001100110011111000111000001100000011001100111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row7|div25|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(26),
	datac => \row6|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(25),
	datae => \row6|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row7|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row7|div27|FS|Bo~0_combout\);

-- Location: LABCELL_X60_Y12_N24
\row7|div30|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div30|FS|Bo~2_combout\ = ( \row6|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row7|div27|FS|Bo~0_combout\ & ( (\REG_B|q\(28) & (!\row7|div30|FS|Bo~1_combout\ & 
-- !\row6|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row6|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row7|div27|FS|Bo~0_combout\ & ( (!\row7|div30|FS|Bo~1_combout\ & 
-- ((!\REG_B|q\(27) & (\REG_B|q\(28) & !\row6|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(27) & ((!\row6|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(28)))))) ) ) ) # ( 
-- \row6|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row7|div27|FS|Bo~0_combout\ & ( (!\row7|div30|FS|Bo~1_combout\ & ((!\REG_B|q\(27) & (\REG_B|q\(28) & 
-- !\row6|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(27) & ((!\row6|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(28)))))) ) ) ) # ( 
-- !\row6|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row7|div27|FS|Bo~0_combout\ & ( (!\row7|div30|FS|Bo~1_combout\ & ((!\row6|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(28)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000110000011100000001000001110000000100000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(27),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row7|div30|FS|ALT_INV_Bo~1_combout\,
	datad => \row6|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row6|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row7|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row7|div30|FS|Bo~2_combout\);

-- Location: LABCELL_X61_Y10_N0
\row8|div32|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div32|FS|Bo~0_combout\ = ( \row6|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row7|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & (\REG_B|q\(31) & \row7|div32|FS|Bo~0_combout\)) ) ) ) # ( 
-- !\row6|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row7|div30|FS|Bo~2_combout\ & ( ((!\REG_B|q\(31) & !\row7|div32|FS|Bo~0_combout\)) # (\REG_B|q\(30)) ) ) ) # ( 
-- \row6|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row7|div30|FS|Bo~2_combout\ & ( (\REG_B|q\(31) & (\row7|div32|FS|Bo~0_combout\ & (!\REG_B|q\(30) $ (!\row7|div30|FS|Bo~0_combout\)))) ) ) ) # ( 
-- !\row6|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row7|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\row7|div32|FS|Bo~0_combout\) # (!\REG_B|q\(30) $ (\row7|div30|FS|Bo~0_combout\)))) # (\REG_B|q\(31) & 
-- (!\REG_B|q\(30) $ (((\row7|div30|FS|Bo~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101011010101000000010000001011010101110101010000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datab => \REG_B|ALT_INV_q\(31),
	datac => \row7|div32|FS|ALT_INV_Bo~0_combout\,
	datad => \row7|div30|FS|ALT_INV_Bo~0_combout\,
	datae => \row6|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row7|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row8|div32|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y11_N36
\row7|div28|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div28|FS|Bo~0_combout\ = ( \row7|div27|FS|Bo~0_combout\ & ( (\REG_B|q\(27) & !\row6|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row7|div27|FS|Bo~0_combout\ & ( 
-- (!\row6|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100110011111111110011001100110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(27),
	datad => \row6|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row7|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row7|div28|FS|Bo~0_combout\);

-- Location: LABCELL_X60_Y12_N15
\row6|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row6|div28|FS|Bo~0_combout\ & ( !\row5|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(28)) # (\row6|div32|FS|Bo~1_combout\))) 
-- ) ) # ( !\row6|div28|FS|Bo~0_combout\ & ( !\row5|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(28)) # (\row6|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011110101000010101111010110100000010111111010000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row6|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \REG_B|ALT_INV_q\(28),
	datad => \row5|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row6|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row6|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y12_N39
\row7|div32|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div32|FS|Bo~1_combout\ = ( \row6|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row7|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\REG_B|q\(30)) # (!\row7|div32|FS|Bo~0_combout\))) # (\REG_B|q\(31) & 
-- (!\REG_B|q\(30) & !\row7|div32|FS|Bo~0_combout\)) ) ) ) # ( !\row6|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row7|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & !\row7|div32|FS|Bo~0_combout\) ) ) ) # ( 
-- \row6|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row7|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\REG_B|q\(30)) # ((!\row7|div32|FS|Bo~0_combout\) # (!\row7|div30|FS|Bo~0_combout\)))) # (\REG_B|q\(31) & 
-- (!\row7|div32|FS|Bo~0_combout\ & ((!\REG_B|q\(30)) # (!\row7|div30|FS|Bo~0_combout\)))) ) ) ) # ( !\row6|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row7|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & 
-- ((!\row7|div32|FS|Bo~0_combout\) # ((!\REG_B|q\(30) & !\row7|div30|FS|Bo~0_combout\)))) # (\REG_B|q\(31) & (!\REG_B|q\(30) & (!\row7|div32|FS|Bo~0_combout\ & !\row7|div30|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110100010100000111110101110100010100000101000001110100011101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datab => \REG_B|ALT_INV_q\(30),
	datac => \row7|div32|FS|ALT_INV_Bo~0_combout\,
	datad => \row7|div30|FS|ALT_INV_Bo~0_combout\,
	datae => \row6|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row7|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row7|div32|FS|Bo~1_combout\);

-- Location: LABCELL_X61_Y10_N12
\row7|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row6|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row7|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row6|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row7|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(29) $ (((!\REG_B|q\(28) & (!\row6|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row7|div28|FS|Bo~0_combout\)) # (\REG_B|q\(28) & ((!\row6|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row7|div28|FS|Bo~0_combout\))))) ) ) ) # ( 
-- !\row6|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row7|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(29) $ (((!\REG_B|q\(28) & ((!\row7|div28|FS|Bo~0_combout\) # 
-- (\row6|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(28) & (\row6|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row7|div28|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010110100110100110100101100100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row6|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row7|div28|FS|ALT_INV_Bo~0_combout\,
	datae => \row6|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row7|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row7|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y10_N45
\row8|div30|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div30|FS|Bo~0_combout\ = ( \row7|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(29) & !\row6|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row7|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(29) & (!\REG_B|q\(28) $ 
-- (!\row7|div28|FS|Bo~0_combout\ $ (!\row6|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row7|div28|FS|ALT_INV_Bo~0_combout\,
	datad => \row6|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row7|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row8|div30|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y11_N30
\row7|div25|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div25|FS|Bo~3_combout\ = ( !\row7|div25|FS|Bo~2_combout\ & ( !\row7|div25|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row7|div25|FS|ALT_INV_Bo~0_combout\,
	dataf => \row7|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row7|div25|FS|Bo~3_combout\);

-- Location: LABCELL_X61_Y11_N12
\row7|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row7|div32|FS|Bo~1_combout\ & ( \row7|div25|FS|Bo~3_combout\ & ( \row6|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row7|div32|FS|Bo~1_combout\ & ( \row7|div25|FS|Bo~3_combout\ & ( !\REG_B|q\(26) $ (!\row6|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row6|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \REG_B|q\(25))))) ) ) ) # ( \row7|div32|FS|Bo~1_combout\ & ( !\row7|div25|FS|Bo~3_combout\ & ( \row6|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row7|div32|FS|Bo~1_combout\ & ( !\row7|div25|FS|Bo~3_combout\ & ( 
-- !\REG_B|q\(26) $ (!\row6|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row6|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011011000011000011110000111100111100100101100000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row6|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(26),
	datac => \row6|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(25),
	datae => \row7|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row7|div25|FS|ALT_INV_Bo~3_combout\,
	combout => \row7|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y11_N33
\row7|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row7|div27|FS|Bo~0_combout\ & ( !\row6|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(27)) # (\row7|div32|FS|Bo~1_combout\))) 
-- ) ) # ( !\row7|div27|FS|Bo~0_combout\ & ( !\row6|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row7|div32|FS|Bo~1_combout\) # (\REG_B|q\(27)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101010101101001010101010101011010010101010101101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row6|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(27),
	datad => \row7|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row7|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row7|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y10_N48
\row8|div30|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div30|FS|Bo~1_combout\ = ( \row7|div32|FS|Bo~1_combout\ & ( \row7|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & \row6|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row7|div32|FS|Bo~1_combout\ & ( 
-- \row7|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & (!\row6|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\REG_B|q\(28)))) ) ) ) # ( \row7|div32|FS|Bo~1_combout\ & ( !\row7|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & 
-- \row6|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row7|div32|FS|Bo~1_combout\ & ( !\row7|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & 
-- (!\row6|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(28)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010100000000010100000101010100000000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datac => \row6|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(28),
	datae => \row7|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row7|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row8|div30|FS|Bo~1_combout\);

-- Location: LABCELL_X60_Y10_N12
\row6|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row6|div32|FS|Bo~1_combout\ & ( \row5|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row6|div32|FS|Bo~1_combout\ & ( 
-- !\row6|div23|FS|Bo~0_combout\ $ (!\REG_B|q\(23) $ (\row5|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row6|div23|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(23),
	datad => \row5|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row6|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row6|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y10_N15
\row7|div23|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div23|FS|Bo~0_combout\ = ( \row7|div22|FS|Bo~0_combout\ & ( (!\row6|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(22)) ) ) # ( !\row7|div22|FS|Bo~0_combout\ & ( 
-- (!\row6|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111111101010101111111100000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row6|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(22),
	dataf => \row7|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row7|div23|FS|Bo~0_combout\);

-- Location: LABCELL_X60_Y10_N54
\row7|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row7|div32|FS|Bo~1_combout\ & ( \row7|div23|FS|Bo~0_combout\ & ( \row6|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row7|div32|FS|Bo~1_combout\ & ( \row7|div23|FS|Bo~0_combout\ & ( !\REG_B|q\(24) $ (!\row6|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row6|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) 
-- # (\REG_B|q\(23))))) ) ) ) # ( \row7|div32|FS|Bo~1_combout\ & ( !\row7|div23|FS|Bo~0_combout\ & ( \row6|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row7|div32|FS|Bo~1_combout\ & ( !\row7|div23|FS|Bo~0_combout\ & 
-- ( !\REG_B|q\(24) $ (!\row6|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(23) & !\row6|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101100110001100110011001110011001011010010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	datab => \row6|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(23),
	datad => \row6|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row7|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row7|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row7|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y11_N48
\row7|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row7|div32|FS|Bo~1_combout\ & ( \row7|div25|FS|Bo~3_combout\ & ( \row6|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row7|div32|FS|Bo~1_combout\ & ( \row7|div25|FS|Bo~3_combout\ & ( !\row6|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(25)) ) ) ) # ( \row7|div32|FS|Bo~1_combout\ & ( !\row7|div25|FS|Bo~3_combout\ & ( 
-- \row6|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row7|div32|FS|Bo~1_combout\ & ( !\row7|div25|FS|Bo~3_combout\ & ( !\row6|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (\REG_B|q\(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111000011110000111100001111111100000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row6|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(25),
	datae => \row7|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row7|div25|FS|ALT_INV_Bo~3_combout\,
	combout => \row7|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y10_N27
\row8|div25|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div25|FS|Bo~0_combout\ = ( \row7|div32|FS|Bo~1_combout\ & ( \row7|div23|FS|Bo~0_combout\ & ( (\REG_B|q\(24) & !\row6|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row7|div32|FS|Bo~1_combout\ & ( 
-- \row7|div23|FS|Bo~0_combout\ & ( (\REG_B|q\(24) & (!\REG_B|q\(23) $ (!\row6|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row7|div32|FS|Bo~1_combout\ & ( !\row7|div23|FS|Bo~0_combout\ & ( (\REG_B|q\(24) & 
-- !\row6|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row7|div32|FS|Bo~1_combout\ & ( !\row7|div23|FS|Bo~0_combout\ & ( (\REG_B|q\(24) & (!\REG_B|q\(23) $ 
-- (\row6|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100100001001100000011000000010010000100100011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \REG_B|ALT_INV_q\(24),
	datac => \row6|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row7|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row7|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row8|div25|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y10_N57
\row7|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row7|div32|FS|Bo~1_combout\ & ( \row6|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row7|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(22) 
-- $ (!\row6|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row7|div22|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datac => \row6|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row7|div22|FS|ALT_INV_Bo~0_combout\,
	dataf => \row7|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row7|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y11_N24
\row7|div20|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div20|FS|Bo~3_combout\ = ( !\row7|div20|FS|Bo~2_combout\ & ( !\row7|div20|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row7|div20|FS|ALT_INV_Bo~0_combout\,
	dataf => \row7|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row7|div20|FS|Bo~3_combout\);

-- Location: LABCELL_X60_Y11_N6
\row7|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row6|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row7|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row6|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row7|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(21) $ (((!\REG_B|q\(20) & (!\row7|div20|FS|Bo~3_combout\ & 
-- !\row6|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(20) & ((!\row7|div20|FS|Bo~3_combout\) # (!\row6|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))))) ) ) ) # ( 
-- !\row6|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row7|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(21) $ (((!\REG_B|q\(20) & ((\row6|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\row7|div20|FS|Bo~3_combout\))) # (\REG_B|q\(20) & (\row7|div20|FS|Bo~3_combout\ & \row6|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100011001100011001110011001110000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datab => \REG_B|ALT_INV_q\(21),
	datac => \row7|div20|FS|ALT_INV_Bo~3_combout\,
	datad => \row6|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row6|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row7|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row7|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y10_N6
\row8|div25|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div25|FS|Bo~1_combout\ = ( \row7|div32|FS|Bo~1_combout\ & ( \row7|div23|FS|Bo~0_combout\ & ( (!\REG_B|q\(24) & \row6|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row7|div32|FS|Bo~1_combout\ & ( 
-- \row7|div23|FS|Bo~0_combout\ & ( (!\REG_B|q\(24) & (!\REG_B|q\(23) $ (\row6|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row7|div32|FS|Bo~1_combout\ & ( !\row7|div23|FS|Bo~0_combout\ & ( (!\REG_B|q\(24) & 
-- \row6|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row7|div32|FS|Bo~1_combout\ & ( !\row7|div23|FS|Bo~0_combout\ & ( (!\REG_B|q\(24) & (!\REG_B|q\(23) $ 
-- (!\row6|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010010001000000000001100110010001000010001000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \REG_B|ALT_INV_q\(24),
	datad => \row6|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row7|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row7|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row8|div25|FS|Bo~1_combout\);

-- Location: LABCELL_X60_Y13_N36
\row7|div18|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div18|FS|Bo~0_combout\ = ( \row7|div17|FS|Bo~0_combout\ & ( (!\row6|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(17)) ) ) # ( !\row7|div17|FS|Bo~0_combout\ & ( 
-- (!\row6|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row6|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(17),
	dataf => \row7|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row7|div18|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y11_N27
\row8|div20|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div20|FS|Bo~0_combout\ = ( \row7|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & !\row6|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row7|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & (!\REG_B|q\(18) $ 
-- (!\row7|div18|FS|Bo~0_combout\ $ (!\row6|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010010001000010001001000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(19),
	datac => \row7|div18|FS|ALT_INV_Bo~0_combout\,
	datad => \row6|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row7|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row8|div20|FS|Bo~0_combout\);

-- Location: LABCELL_X60_Y11_N54
\row7|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row7|div32|FS|Bo~1_combout\ & ( \row6|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row7|div32|FS|Bo~1_combout\ & ( 
-- !\row6|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row7|div20|FS|Bo~3_combout\ $ (!\REG_B|q\(20))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row6|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row7|div20|FS|ALT_INV_Bo~3_combout\,
	datad => \REG_B|ALT_INV_q\(20),
	dataf => \row7|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row7|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y15_N57
\row6|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row6|div18|FS|Bo~0_combout\ & ( \row6|div32|FS|Bo~1_combout\ & ( \row5|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row6|div18|FS|Bo~0_combout\ & ( \row6|div32|FS|Bo~1_combout\ & ( \row5|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row6|div18|FS|Bo~0_combout\ & ( !\row6|div32|FS|Bo~1_combout\ & ( 
-- !\row5|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\REG_B|q\(18)) ) ) ) # ( !\row6|div18|FS|Bo~0_combout\ & ( !\row6|div32|FS|Bo~1_combout\ & ( 
-- !\row5|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000111100000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row5|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(18),
	datae => \row6|div18|FS|ALT_INV_Bo~0_combout\,
	dataf => \row6|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row6|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y15_N3
\row7|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row6|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row7|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row6|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row7|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(19) $ (((!\REG_B|q\(18) & (!\row6|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row7|div18|FS|Bo~0_combout\)) # (\REG_B|q\(18) & ((!\row6|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row7|div18|FS|Bo~0_combout\))))) ) ) ) # ( 
-- !\row6|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row7|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(19) $ (((!\REG_B|q\(18) & ((!\row7|div18|FS|Bo~0_combout\) # 
-- (\row6|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(18) & (\row6|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row7|div18|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001111000110100111000011100100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(19),
	datac => \row6|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row7|div18|FS|ALT_INV_Bo~0_combout\,
	datae => \row6|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row7|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row7|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X57_Y11_N33
\row7|div15|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div15|FS|Bo~3_combout\ = ( !\row7|div15|FS|Bo~2_combout\ & ( !\row7|div15|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row7|div15|FS|ALT_INV_Bo~0_combout\,
	dataf => \row7|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row7|div15|FS|Bo~3_combout\);

-- Location: LABCELL_X62_Y11_N0
\row7|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row7|div15|FS|Bo~3_combout\ & ( \row7|div32|FS|Bo~1_combout\ & ( \row6|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row7|div15|FS|Bo~3_combout\ & ( \row7|div32|FS|Bo~1_combout\ & ( \row6|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row7|div15|FS|Bo~3_combout\ & ( !\row7|div32|FS|Bo~1_combout\ & ( 
-- !\row6|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(16) $ (((!\row6|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(15))))) ) ) ) # ( !\row7|div15|FS|Bo~3_combout\ & ( 
-- !\row7|div32|FS|Bo~1_combout\ & ( !\row6|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(16) $ (((!\row6|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010011001011001101001011001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row6|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(16),
	datac => \row6|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(15),
	datae => \row7|div15|FS|ALT_INV_Bo~3_combout\,
	dataf => \row7|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row7|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y11_N45
\row8|div20|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div20|FS|Bo~1_combout\ = ( \row7|div18|FS|Bo~0_combout\ & ( \row7|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & \row6|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row7|div18|FS|Bo~0_combout\ & ( 
-- \row7|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & \row6|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row7|div18|FS|Bo~0_combout\ & ( !\row7|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & (!\REG_B|q\(18) $ 
-- (\row6|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row7|div18|FS|Bo~0_combout\ & ( !\row7|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & (!\REG_B|q\(18) $ 
-- (!\row6|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000010100000101000000101000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datac => \REG_B|ALT_INV_q\(19),
	datad => \row6|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row7|div18|FS|ALT_INV_Bo~0_combout\,
	dataf => \row7|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row8|div20|FS|Bo~1_combout\);

-- Location: LABCELL_X60_Y13_N9
\row7|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row6|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row7|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row6|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row7|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(17) $ (!\row7|div17|FS|Bo~0_combout\) ) ) ) # ( 
-- !\row6|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row7|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(17) $ (\row7|div17|FS|Bo~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101001010101010101011010101000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(17),
	datad => \row7|div17|FS|ALT_INV_Bo~0_combout\,
	datae => \row6|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row7|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row7|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X57_Y11_N3
\row7|div13|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div13|FS|Bo~0_combout\ = ( \row7|div12|FS|Bo~0_combout\ & ( (\REG_B|q\(12) & !\row6|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row7|div12|FS|Bo~0_combout\ & ( 
-- (!\row6|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(12),
	datad => \row6|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row7|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row7|div13|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y11_N36
\row8|div15|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div15|FS|Bo~0_combout\ = ( \row7|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & !\row6|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row7|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (!\row6|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row7|div13|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row6|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row7|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row7|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row8|div15|FS|Bo~0_combout\);

-- Location: MLABCELL_X59_Y11_N42
\row7|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row7|div32|FS|Bo~1_combout\ & ( \row6|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row7|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(15) 
-- $ (!\row6|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row7|div15|FS|Bo~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(15),
	datac => \row6|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row7|div15|FS|ALT_INV_Bo~3_combout\,
	dataf => \row7|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row7|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y11_N0
\row6|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row6|div32|FS|Bo~1_combout\ & ( \row5|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row6|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(13) 
-- $ (!\row5|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row6|div13|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row5|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row6|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row6|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row6|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y11_N6
\row7|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row7|div13|FS|Bo~0_combout\ & ( \row7|div32|FS|Bo~1_combout\ & ( \row6|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row7|div13|FS|Bo~0_combout\ & ( \row7|div32|FS|Bo~1_combout\ & ( \row6|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row7|div13|FS|Bo~0_combout\ & ( !\row7|div32|FS|Bo~1_combout\ & ( 
-- !\row6|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(14) $ (((!\row6|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(13))))) ) ) ) # ( !\row7|div13|FS|Bo~0_combout\ & ( 
-- !\row7|div32|FS|Bo~1_combout\ & ( !\row6|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(14) $ (((\REG_B|q\(13) & !\row6|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101100110100110010110100101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row6|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(14),
	datac => \REG_B|ALT_INV_q\(13),
	datad => \row6|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row7|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row7|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row7|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y11_N54
\row8|div15|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div15|FS|Bo~1_combout\ = ( \row7|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & \row6|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row7|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (!\row6|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row7|div13|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row6|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row7|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row7|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row8|div15|FS|Bo~1_combout\);

-- Location: LABCELL_X57_Y11_N0
\row7|div10|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div10|FS|Bo~3_combout\ = ( !\row7|div10|FS|Bo~2_combout\ & ( !\row7|div10|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row7|div10|FS|ALT_INV_Bo~0_combout\,
	dataf => \row7|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row7|div10|FS|Bo~3_combout\);

-- Location: MLABCELL_X59_Y14_N54
\row7|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row7|div10|FS|Bo~3_combout\ & ( \row7|div32|FS|Bo~1_combout\ & ( \row6|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row7|div10|FS|Bo~3_combout\ & ( \row7|div32|FS|Bo~1_combout\ & ( \row6|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row7|div10|FS|Bo~3_combout\ & ( !\row7|div32|FS|Bo~1_combout\ & ( 
-- !\row6|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(11) $ (((\REG_B|q\(10) & !\row6|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row7|div10|FS|Bo~3_combout\ & ( 
-- !\row7|div32|FS|Bo~1_combout\ & ( !\row6|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(11) $ (((!\row6|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100101101001011010010110011001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row6|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(11),
	datac => \REG_B|ALT_INV_q\(10),
	datad => \row6|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row7|div10|FS|ALT_INV_Bo~3_combout\,
	dataf => \row7|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row7|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y14_N3
\row7|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row7|div32|FS|Bo~1_combout\ & ( \row6|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row7|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(12) 
-- $ (!\row7|div12|FS|Bo~0_combout\ $ (!\row6|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datac => \row7|div12|FS|ALT_INV_Bo~0_combout\,
	datad => \row6|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row7|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row7|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y9_N24
\row7|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row7|div32|FS|Bo~1_combout\ & ( \row6|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row7|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(10) 
-- $ (!\row6|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row7|div10|FS|Bo~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(10),
	datac => \row6|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row7|div10|FS|ALT_INV_Bo~3_combout\,
	dataf => \row7|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row7|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X57_Y13_N45
\row7|div8|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div8|FS|Bo~0_combout\ = ( \row7|div7|FS|Bo~0_combout\ & ( (\REG_B|q\(7) & !\row6|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row7|div7|FS|Bo~0_combout\ & ( 
-- (!\row6|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(7),
	datad => \row6|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row7|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row7|div8|FS|Bo~0_combout\);

-- Location: MLABCELL_X59_Y9_N39
\row6|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row6|div32|FS|Bo~1_combout\ & ( \row5|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row6|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(8) $ 
-- (!\row6|div8|FS|Bo~0_combout\ $ (\row5|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row6|div8|FS|ALT_INV_Bo~0_combout\,
	datad => \row5|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row6|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row6|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y9_N54
\row7|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row6|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row7|div32|FS|Bo~1_combout\ & ( 
-- \row6|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row6|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row7|div32|FS|Bo~1_combout\ & ( 
-- \row6|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row6|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row7|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ 
-- (!\row6|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(8) & \row7|div8|FS|Bo~0_combout\)))) ) ) ) # ( !\row6|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row7|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ (!\row6|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row7|div8|FS|Bo~0_combout\) # (\REG_B|q\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110101010010101010101101010100100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(9),
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row7|div8|FS|ALT_INV_Bo~0_combout\,
	datad => \row6|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row6|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row7|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row7|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X57_Y9_N54
\row8|div10|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div10|FS|Bo~0_combout\ = ( !\row6|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row7|div32|FS|Bo~1_combout\ & ( \REG_B|q\(9) ) ) ) # ( \row6|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ( !\row7|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & (!\REG_B|q\(8) $ (!\row7|div8|FS|Bo~0_combout\))) ) ) ) # ( !\row6|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row7|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & 
-- (!\REG_B|q\(8) $ (\row7|div8|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100101000000000101101000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datac => \row7|div8|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(9),
	datae => \row6|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row7|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row8|div10|FS|Bo~0_combout\);

-- Location: MLABCELL_X59_Y9_N36
\row8|div10|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div10|FS|Bo~1_combout\ = ( \row7|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & \row6|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row7|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (!\row7|div8|FS|Bo~0_combout\ $ (\row6|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(9),
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row7|div8|FS|ALT_INV_Bo~0_combout\,
	datad => \row6|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row7|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row8|div10|FS|Bo~1_combout\);

-- Location: LABCELL_X57_Y13_N12
\row7|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row7|div32|FS|Bo~1_combout\ & ( \row6|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row7|div32|FS|Bo~1_combout\ & ( 
-- !\row7|div7|FS|Bo~0_combout\ $ (!\REG_B|q\(7) $ (!\row6|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row7|div7|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(7),
	datad => \row6|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row7|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row7|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X57_Y10_N54
\row7|div6|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div6|FS|Bo~0_combout\ = ( \row7|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(5) & \row6|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row7|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(5) & ((!\row7|div5|FS|Bo~0_combout\) # 
-- (\row6|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(5) & (\row6|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row7|div5|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111100001100110011110000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(5),
	datac => \row6|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row7|div5|FS|ALT_INV_Bo~0_combout\,
	dataf => \row7|div5|FS|ALT_INV_Bo~2_combout\,
	combout => \row7|div6|FS|Bo~0_combout\);

-- Location: LABCELL_X57_Y10_N15
\row7|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row7|div32|FS|Bo~1_combout\ & ( \row6|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row7|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(6) $ 
-- (!\row6|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row7|div6|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(6),
	datac => \row6|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row7|div6|FS|ALT_INV_Bo~0_combout\,
	dataf => \row7|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row7|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X57_Y11_N39
\row7|div3|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div3|FS|Bo~0_combout\ = ( \row7|div2|FS|Bo~0_combout\ & ( (!\row6|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(2)) ) ) # ( !\row7|div2|FS|Bo~0_combout\ & ( (\REG_B|q\(2) & 
-- !\row6|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(2),
	datad => \row6|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row7|div2|FS|ALT_INV_Bo~0_combout\,
	combout => \row7|div3|FS|Bo~0_combout\);

-- Location: LABCELL_X56_Y10_N27
\row8|div5|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div5|FS|Bo~0_combout\ = ( \row7|div3|FS|Bo~0_combout\ & ( \row7|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & !\row6|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row7|div3|FS|Bo~0_combout\ & ( 
-- \row7|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & !\row6|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row7|div3|FS|Bo~0_combout\ & ( !\row7|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row6|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row7|div3|FS|Bo~0_combout\ & ( !\row7|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (\row6|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000010001000100010010001000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datad => \row6|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row7|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row7|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row8|div5|FS|Bo~0_combout\);

-- Location: LABCELL_X56_Y10_N33
\row6|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row6|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row6|div3|FS|Bo~0_combout\ & ( \row6|div32|FS|Bo~1_combout\ & ( \row5|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row6|div3|FS|Bo~0_combout\ & ( \row6|div32|FS|Bo~1_combout\ & ( \row5|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row6|div3|FS|Bo~0_combout\ & ( !\row6|div32|FS|Bo~1_combout\ & ( 
-- !\row5|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\REG_B|q\(3)) ) ) ) # ( !\row6|div3|FS|Bo~0_combout\ & ( !\row6|div32|FS|Bo~1_combout\ & ( !\row5|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ 
-- $ (!\REG_B|q\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000111100000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row5|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(3),
	datae => \row6|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row6|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row6|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y8_N54
\row7|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row6|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row7|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row6|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row7|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ (((!\REG_B|q\(3) & (!\row6|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row7|div3|FS|Bo~0_combout\)) # (\REG_B|q\(3) & ((!\row6|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row7|div3|FS|Bo~0_combout\))))) ) ) ) # ( 
-- !\row6|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row7|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ (((!\REG_B|q\(3) & ((!\row7|div3|FS|Bo~0_combout\) # 
-- (\row6|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(3) & (\row6|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row7|div3|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010110100110100110100101100100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row6|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row7|div3|FS|ALT_INV_Bo~0_combout\,
	datae => \row6|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row7|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row7|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y8_N18
\row7|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row7|div32|FS|Bo~1_combout\ & ( \row6|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row7|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(5) $ 
-- (!\row6|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row7|div5|FS|Bo~0_combout\) # (\row7|div5|FS|Bo~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110100101011010011010010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datab => \row7|div5|FS|ALT_INV_Bo~2_combout\,
	datac => \row6|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row7|div5|FS|ALT_INV_Bo~0_combout\,
	dataf => \row7|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row7|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y8_N0
\row8|div5|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div5|FS|Bo~1_combout\ = ( \row7|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & \row6|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row7|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row7|div3|FS|Bo~0_combout\ $ (\row6|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row7|div3|FS|ALT_INV_Bo~0_combout\,
	datad => \row6|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row7|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row8|div5|FS|Bo~1_combout\);

-- Location: IOIBUF_X56_Y0_N18
\Ain[24]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(24),
	o => \Ain[24]~input_o\);

-- Location: LABCELL_X56_Y8_N51
\REG_A|q[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG_A|q[24]~feeder_combout\ = ( \Ain[24]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Ain[24]~input_o\,
	combout => \REG_A|q[24]~feeder_combout\);

-- Location: FF_X56_Y8_N53
\REG_A|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \REG_A|q[24]~feeder_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(24));

-- Location: LABCELL_X56_Y8_N0
\row8|div2|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div2|FS|Bo~0_combout\ = ( \REG_B|q\(0) & ( \row7|div32|FS|Bo~1_combout\ & ( (!\REG_A|q\(24) & ((!\REG_A|q\(25)) # (\REG_B|q\(1)))) # (\REG_A|q\(24) & (!\REG_A|q\(25) & \REG_B|q\(1))) ) ) ) # ( !\REG_B|q\(0) & ( \row7|div32|FS|Bo~1_combout\ & ( 
-- (!\REG_A|q\(25) & \REG_B|q\(1)) ) ) ) # ( \REG_B|q\(0) & ( !\row7|div32|FS|Bo~1_combout\ & ( (!\REG_A|q\(24) & ((\REG_B|q\(1)) # (\REG_A|q\(25)))) # (\REG_A|q\(24) & (\REG_A|q\(25) & \REG_B|q\(1))) ) ) ) # ( !\REG_B|q\(0) & ( !\row7|div32|FS|Bo~1_combout\ 
-- & ( (!\REG_A|q\(25) & \REG_B|q\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001000101011101100000000110011001000100011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(24),
	datab => \REG_A|ALT_INV_q\(25),
	datad => \REG_B|ALT_INV_q\(1),
	datae => \REG_B|ALT_INV_q\(0),
	dataf => \row7|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row8|div2|FS|Bo~0_combout\);

-- Location: LABCELL_X57_Y8_N15
\row7|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row6|div32|FS|Bo~1_combout\ & ( \row7|div32|FS|Bo~1_combout\ & ( \REG_A|q\(26) ) ) ) # ( !\row6|div32|FS|Bo~1_combout\ & ( \row7|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(0) 
-- $ (!\REG_A|q\(26)) ) ) ) # ( \row6|div32|FS|Bo~1_combout\ & ( !\row7|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(1) $ (!\REG_A|q\(26) $ (((\REG_B|q\(0) & !\REG_A|q\(25))))) ) ) ) # ( !\row6|div32|FS|Bo~1_combout\ & ( !\row7|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(1) $ (!\REG_A|q\(26) $ (((\REG_B|q\(0) & \REG_A|q\(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001101001011010010101101000111100001111000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(1),
	datab => \REG_B|ALT_INV_q\(0),
	datac => \REG_A|ALT_INV_q\(26),
	datad => \REG_A|ALT_INV_q\(25),
	datae => \row6|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row7|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row7|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X56_Y10_N42
\row7|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row6|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row7|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row6|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row7|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(2) $ (\row7|div2|FS|Bo~0_combout\) ) ) ) # ( !\row6|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ 
-- & ( !\row7|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(2) $ (!\row7|div2|FS|Bo~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010101001011010010100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(2),
	datac => \row7|div2|FS|ALT_INV_Bo~0_combout\,
	datae => \row6|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row7|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row7|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y8_N6
\row8|div5|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div5|FS|Bo~2_combout\ = ( \row7|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row7|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(2) & (\REG_B|q\(3) & 
-- (!\row8|div5|FS|Bo~1_combout\ & \row8|div2|FS|Bo~0_combout\))) ) ) ) # ( !\row7|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row7|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(3) 
-- & (!\row8|div5|FS|Bo~1_combout\ & ((\row8|div2|FS|Bo~0_combout\) # (\REG_B|q\(2))))) ) ) ) # ( \row7|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row7|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row8|div5|FS|Bo~1_combout\ & (((\REG_B|q\(2) & \row8|div2|FS|Bo~0_combout\)) # (\REG_B|q\(3)))) ) ) ) # ( 
-- !\row7|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row7|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row8|div5|FS|Bo~1_combout\ & (((\row8|div2|FS|Bo~0_combout\) # (\REG_B|q\(3))) # 
-- (\REG_B|q\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000011110000001100000111000000010000001100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(2),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row8|div5|FS|ALT_INV_Bo~1_combout\,
	datad => \row8|div2|FS|ALT_INV_Bo~0_combout\,
	datae => \row7|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row7|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row8|div5|FS|Bo~2_combout\);

-- Location: LABCELL_X57_Y10_N3
\row8|div7|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div7|FS|Bo~0_combout\ = ( \row7|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row8|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6)) # ((!\REG_B|q\(5) & 
-- \row7|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row7|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row8|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & (!\REG_B|q\(5) & 
-- \row7|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \row7|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row8|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6)) # 
-- ((!\row8|div5|FS|Bo~0_combout\ & ((!\REG_B|q\(5)) # (\row7|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\row8|div5|FS|Bo~0_combout\ & (!\REG_B|q\(5) & 
-- \row7|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row7|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row8|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & 
-- ((!\row8|div5|FS|Bo~0_combout\ & ((!\REG_B|q\(5)) # (\row7|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\row8|div5|FS|Bo~0_combout\ & (!\REG_B|q\(5) & 
-- \row7|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011001000111011001111111000000000110000001100110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row8|div5|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(6),
	datac => \REG_B|ALT_INV_q\(5),
	datad => \row7|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row7|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row8|div5|FS|ALT_INV_Bo~2_combout\,
	combout => \row8|div7|FS|Bo~0_combout\);

-- Location: MLABCELL_X59_Y9_N30
\row8|div10|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div10|FS|Bo~2_combout\ = ( \row7|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row8|div7|FS|Bo~0_combout\ & ( (\REG_B|q\(8) & (!\row8|div10|FS|Bo~1_combout\ & 
-- !\row7|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row7|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row8|div7|FS|Bo~0_combout\ & ( (!\row8|div10|FS|Bo~1_combout\ & 
-- ((!\REG_B|q\(7) & (\REG_B|q\(8) & !\row7|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(7) & ((!\row7|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(8)))))) ) ) ) # ( 
-- \row7|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row8|div7|FS|Bo~0_combout\ & ( (!\row8|div10|FS|Bo~1_combout\ & ((!\REG_B|q\(7) & (\REG_B|q\(8) & 
-- !\row7|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(7) & ((!\row7|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(8)))))) ) ) ) # ( 
-- !\row7|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row8|div7|FS|Bo~0_combout\ & ( (!\row8|div10|FS|Bo~1_combout\ & ((!\row7|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(8)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000110000011100000001000001110000000100000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(7),
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row8|div10|FS|ALT_INV_Bo~1_combout\,
	datad => \row7|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row7|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row8|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row8|div10|FS|Bo~2_combout\);

-- Location: MLABCELL_X59_Y9_N42
\row8|div12|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div12|FS|Bo~0_combout\ = ( \row8|div10|FS|Bo~0_combout\ & ( \row8|div10|FS|Bo~2_combout\ & ( (!\row7|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(10) & 
-- (\row7|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(11)))) # (\row7|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(11)) # ((!\REG_B|q\(10) & 
-- \row7|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row8|div10|FS|Bo~0_combout\ & ( \row8|div10|FS|Bo~2_combout\ & ( (!\row7|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (!\REG_B|q\(10) & (\row7|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(11)))) # (\row7|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(11)) # ((!\REG_B|q\(10) & 
-- \row7|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( \row8|div10|FS|Bo~0_combout\ & ( !\row8|div10|FS|Bo~2_combout\ & ( (!\row7|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (!\REG_B|q\(10) & (\row7|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(11)))) # (\row7|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(11)) # ((!\REG_B|q\(10) & 
-- \row7|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row8|div10|FS|Bo~0_combout\ & ( !\row8|div10|FS|Bo~2_combout\ & ( (!\row7|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (!\REG_B|q\(11) & ((!\REG_B|q\(10)) # (\row7|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\row7|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(10)) # ((!\REG_B|q\(11)) # 
-- (\row7|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111101000101010111010000010001011101000001000101110100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row7|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(10),
	datac => \row7|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(11),
	datae => \row8|div10|FS|ALT_INV_Bo~0_combout\,
	dataf => \row8|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row8|div12|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y11_N42
\row8|div15|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div15|FS|Bo~2_combout\ = ( \row7|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row8|div12|FS|Bo~0_combout\ & ( (!\row8|div15|FS|Bo~1_combout\ & (\REG_B|q\(13) & 
-- (!\row7|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(12)))) ) ) ) # ( !\row7|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row8|div12|FS|Bo~0_combout\ & ( 
-- (!\row8|div15|FS|Bo~1_combout\ & (((!\row7|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(12))) # (\REG_B|q\(13)))) ) ) ) # ( \row7|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row8|div12|FS|Bo~0_combout\ & ( (!\row8|div15|FS|Bo~1_combout\ & (\REG_B|q\(13) & ((!\row7|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12))))) ) ) ) # ( 
-- !\row7|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row8|div12|FS|Bo~0_combout\ & ( (!\row8|div15|FS|Bo~1_combout\ & (((!\row7|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(12))) # (\REG_B|q\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001010101010001000000010001000100010101000100000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row8|div15|FS|ALT_INV_Bo~1_combout\,
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row7|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(12),
	datae => \row7|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row8|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row8|div15|FS|Bo~2_combout\);

-- Location: LABCELL_X62_Y11_N24
\row8|div17|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div17|FS|Bo~0_combout\ = ( \row7|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row8|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & ((!\REG_B|q\(15)) # 
-- (\row7|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(16) & (!\REG_B|q\(15) & \row7|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row7|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row8|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & \row7|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row7|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row8|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & ((!\REG_B|q\(15)) # ((!\row8|div15|FS|Bo~0_combout\) # 
-- (\row7|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(16) & (\row7|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(15)) # (!\row8|div15|FS|Bo~0_combout\)))) ) ) ) # ( 
-- !\row7|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row8|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & (((!\REG_B|q\(15) & !\row8|div15|FS|Bo~0_combout\)) # 
-- (\row7|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(16) & (!\REG_B|q\(15) & (!\row8|div15|FS|Bo~0_combout\ & \row7|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011101010101010001111111000000000101010101000100011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(16),
	datab => \REG_B|ALT_INV_q\(15),
	datac => \row8|div15|FS|ALT_INV_Bo~0_combout\,
	datad => \row7|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row7|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row8|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row8|div17|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y11_N12
\row8|div20|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div20|FS|Bo~2_combout\ = ( \row7|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row8|div17|FS|Bo~0_combout\ & ( (!\row7|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\REG_B|q\(17) & 
-- (!\row8|div20|FS|Bo~1_combout\ & \REG_B|q\(18)))) ) ) ) # ( !\row7|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row8|div17|FS|Bo~0_combout\ & ( (!\row8|div20|FS|Bo~1_combout\ & 
-- (((!\row7|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(17))) # (\REG_B|q\(18)))) ) ) ) # ( \row7|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row8|div17|FS|Bo~0_combout\ & ( 
-- (!\row8|div20|FS|Bo~1_combout\ & (\REG_B|q\(18) & ((!\row7|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17))))) ) ) ) # ( !\row7|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row8|div17|FS|Bo~0_combout\ & ( (!\row8|div20|FS|Bo~1_combout\ & ((!\row7|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(18)) # (\REG_B|q\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000011110000000000001011000000100000111100000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row7|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(17),
	datac => \row8|div20|FS|ALT_INV_Bo~1_combout\,
	datad => \REG_B|ALT_INV_q\(18),
	datae => \row7|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row8|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row8|div20|FS|Bo~2_combout\);

-- Location: LABCELL_X62_Y11_N6
\row8|div22|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div22|FS|Bo~0_combout\ = ( \row7|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row8|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & ((!\REG_B|q\(20)) # 
-- (\row7|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(21) & (!\REG_B|q\(20) & \row7|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row7|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row8|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & \row7|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row7|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row8|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & ((!\REG_B|q\(20)) # ((!\row8|div20|FS|Bo~0_combout\) # 
-- (\row7|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(21) & (\row7|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(20)) # (!\row8|div20|FS|Bo~0_combout\)))) ) ) ) # ( 
-- !\row7|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row8|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & (((!\REG_B|q\(20) & !\row8|div20|FS|Bo~0_combout\)) # 
-- (\row7|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(21) & (!\REG_B|q\(20) & (!\row8|div20|FS|Bo~0_combout\ & \row7|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011101010101010001111111000000000101010101000100011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(21),
	datab => \REG_B|ALT_INV_q\(20),
	datac => \row8|div20|FS|ALT_INV_Bo~0_combout\,
	datad => \row7|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row7|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row8|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row8|div22|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y10_N48
\row8|div25|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div25|FS|Bo~2_combout\ = ( !\row8|div25|FS|Bo~1_combout\ & ( \row8|div22|FS|Bo~0_combout\ & ( (!\REG_B|q\(23) & (\REG_B|q\(22) & (!\row7|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row7|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(23) & ((!\row7|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(22) & 
-- !\row7|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row8|div25|FS|Bo~1_combout\ & ( !\row8|div22|FS|Bo~0_combout\ & ( (!\REG_B|q\(23) & 
-- (!\row7|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row7|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22))))) # (\REG_B|q\(23) & 
-- (((!\row7|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row7|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010101110001000000000000000001110001010100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \REG_B|ALT_INV_q\(22),
	datac => \row7|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row7|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row8|div25|FS|ALT_INV_Bo~1_combout\,
	dataf => \row8|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row8|div25|FS|Bo~2_combout\);

-- Location: LABCELL_X61_Y10_N30
\row8|div27|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div27|FS|Bo~0_combout\ = ( \row8|div25|FS|Bo~0_combout\ & ( \row8|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & (((!\REG_B|q\(25) & \row7|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\row7|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & (!\REG_B|q\(25) & (\row7|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row7|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row8|div25|FS|Bo~0_combout\ & ( \row8|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & (((!\REG_B|q\(25) & 
-- \row7|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row7|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & (!\REG_B|q\(25) & 
-- (\row7|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row7|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row8|div25|FS|Bo~0_combout\ & ( !\row8|div25|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(26) & (((!\REG_B|q\(25) & \row7|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row7|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & (!\REG_B|q\(25) & 
-- (\row7|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row7|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row8|div25|FS|Bo~0_combout\ & ( !\row8|div25|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(26) & ((!\REG_B|q\(25)) # ((\row7|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row7|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(26) & 
-- (\row7|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(25)) # (\row7|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110011101111000010001100111000001000110011100000100011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(25),
	datab => \REG_B|ALT_INV_q\(26),
	datac => \row7|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row7|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row8|div25|FS|ALT_INV_Bo~0_combout\,
	dataf => \row8|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row8|div27|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y10_N18
\row8|div30|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div30|FS|Bo~2_combout\ = ( !\row8|div30|FS|Bo~1_combout\ & ( \row8|div27|FS|Bo~0_combout\ & ( (!\REG_B|q\(28) & (\REG_B|q\(27) & (!\row7|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row7|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(28) & ((!\row7|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(27) & 
-- !\row7|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row8|div30|FS|Bo~1_combout\ & ( !\row8|div27|FS|Bo~0_combout\ & ( (!\REG_B|q\(28) & 
-- (!\row7|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row7|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27))))) # (\REG_B|q\(28) & 
-- (((!\row7|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row7|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(27)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011100110001000000000000000001110011000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(27),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row7|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row7|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row8|div30|FS|ALT_INV_Bo~1_combout\,
	dataf => \row8|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row8|div30|FS|Bo~2_combout\);

-- Location: LABCELL_X61_Y10_N54
\row9|div32|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div32|FS|Bo~0_combout\ = ( \row8|div30|FS|Bo~0_combout\ & ( \row8|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & ((!\REG_B|q\(31) & (!\row8|div32|FS|Bo~0_combout\ & !\row7|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\REG_B|q\(31) & (\row8|div32|FS|Bo~0_combout\ & \row7|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(30) & (((!\row7|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( 
-- !\row8|div30|FS|Bo~0_combout\ & ( \row8|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & ((!\REG_B|q\(31) & (!\row8|div32|FS|Bo~0_combout\ & !\row7|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(31) & 
-- (\row8|div32|FS|Bo~0_combout\ & \row7|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(30) & (((!\row7|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( 
-- \row8|div30|FS|Bo~0_combout\ & ( !\row8|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & ((!\REG_B|q\(31) & (!\row8|div32|FS|Bo~0_combout\ & !\row7|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(31) & 
-- (\row8|div32|FS|Bo~0_combout\ & \row7|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(30) & (((!\row7|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( 
-- !\row8|div30|FS|Bo~0_combout\ & ( !\row8|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & (((!\row7|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(30) & ((!\REG_B|q\(31) & (!\row8|div32|FS|Bo~0_combout\ & 
-- !\row7|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(31) & (\row8|div32|FS|Bo~0_combout\ & \row7|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101000000001110101010000001011010101000000101101010100000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datab => \REG_B|ALT_INV_q\(31),
	datac => \row8|div32|FS|ALT_INV_Bo~0_combout\,
	datad => \row7|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row8|div30|FS|ALT_INV_Bo~0_combout\,
	dataf => \row8|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row9|div32|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y8_N42
\row7|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row6|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row7|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row6|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row7|div32|FS|Bo~1_combout\ & ( !\row7|div28|FS|Bo~0_combout\ $ (\REG_B|q\(28)) ) ) ) # ( 
-- !\row6|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row7|div32|FS|Bo~1_combout\ & ( !\row7|div28|FS|Bo~0_combout\ $ (!\REG_B|q\(28)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000111100000000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row7|div28|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(28),
	datae => \row6|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row7|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row7|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y10_N9
\row8|div32|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div32|FS|Bo~1_combout\ = ( \row8|div30|FS|Bo~0_combout\ & ( \row8|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\row8|div32|FS|Bo~0_combout\) # ((!\REG_B|q\(30) & \row7|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) 
-- # (\REG_B|q\(31) & (!\REG_B|q\(30) & (\row7|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row8|div32|FS|Bo~0_combout\))) ) ) ) # ( !\row8|div30|FS|Bo~0_combout\ & ( \row8|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & 
-- ((!\row8|div32|FS|Bo~0_combout\) # ((!\REG_B|q\(30) & \row7|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(31) & (!\REG_B|q\(30) & 
-- (\row7|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row8|div32|FS|Bo~0_combout\))) ) ) ) # ( \row8|div30|FS|Bo~0_combout\ & ( !\row8|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\row8|div32|FS|Bo~0_combout\) # 
-- ((!\REG_B|q\(30) & \row7|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(31) & (!\REG_B|q\(30) & (\row7|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row8|div32|FS|Bo~0_combout\))) ) ) ) # ( !\row8|div30|FS|Bo~0_combout\ & ( !\row8|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\REG_B|q\(30)) # ((!\row8|div32|FS|Bo~0_combout\) # 
-- (\row7|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(31) & (!\row8|div32|FS|Bo~0_combout\ & ((!\REG_B|q\(30)) # (\row7|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111110001100110011100000100011001110000010001100111000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datab => \REG_B|ALT_INV_q\(31),
	datac => \row7|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row8|div32|FS|ALT_INV_Bo~0_combout\,
	datae => \row8|div30|FS|ALT_INV_Bo~0_combout\,
	dataf => \row8|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row8|div32|FS|Bo~1_combout\);

-- Location: LABCELL_X61_Y10_N42
\row8|div28|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div28|FS|Bo~0_combout\ = ( \row8|div27|FS|Bo~0_combout\ & ( (\REG_B|q\(27) & !\row7|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row8|div27|FS|Bo~0_combout\ & ( 
-- (!\row7|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(27),
	datad => \row7|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row8|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row8|div28|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y8_N18
\row8|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row8|div32|FS|Bo~1_combout\ & ( \row8|div28|FS|Bo~0_combout\ & ( \row7|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row8|div32|FS|Bo~1_combout\ & ( \row8|div28|FS|Bo~0_combout\ & ( !\REG_B|q\(29) $ (!\row7|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row7|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) 
-- # (\REG_B|q\(28))))) ) ) ) # ( \row8|div32|FS|Bo~1_combout\ & ( !\row8|div28|FS|Bo~0_combout\ & ( \row7|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row8|div32|FS|Bo~1_combout\ & ( !\row8|div28|FS|Bo~0_combout\ & 
-- ( !\REG_B|q\(29) $ (!\row7|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(28) & !\row7|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001110011100000000001111111111000110001110010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datab => \REG_B|ALT_INV_q\(29),
	datac => \row7|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row7|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row8|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row8|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row8|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y10_N36
\row9|div30|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div30|FS|Bo~0_combout\ = ( \row8|div28|FS|Bo~0_combout\ & ( (\REG_B|q\(29) & (!\row7|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(28) & !\row8|div32|FS|Bo~1_combout\))))) ) ) # ( 
-- !\row8|div28|FS|Bo~0_combout\ & ( (\REG_B|q\(29) & (!\row7|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(28) & !\row8|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100000100000010110000010000000111000010000000011100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datab => \row8|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \REG_B|ALT_INV_q\(29),
	datad => \row7|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row8|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row9|div30|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y10_N39
\row8|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row8|div27|FS|Bo~0_combout\ & ( !\row7|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(27)) # (\row8|div32|FS|Bo~1_combout\))) 
-- ) ) # ( !\row8|div27|FS|Bo~0_combout\ & ( !\row7|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(27)) # (\row8|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100001111110000110000111100001111110000110000111111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row8|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \row7|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(27),
	dataf => \row8|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row8|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y9_N54
\row9|div30|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div30|FS|Bo~1_combout\ = ( \row7|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row8|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & ((\REG_B|q\(28)) # (\row8|div32|FS|Bo~1_combout\))) ) ) ) # ( 
-- !\row7|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row8|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & (!\row8|div32|FS|Bo~1_combout\ & !\REG_B|q\(28))) ) ) ) # ( 
-- \row7|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row8|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & ((!\REG_B|q\(28)) # (\row8|div32|FS|Bo~1_combout\))) ) ) ) # ( 
-- !\row7|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row8|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & (!\row8|div32|FS|Bo~1_combout\ & \REG_B|q\(28))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000101010100000101010100000000000000000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datac => \row8|div32|FS|ALT_INV_Bo~1_combout\,
	datad => \REG_B|ALT_INV_q\(28),
	datae => \row7|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row8|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row9|div30|FS|Bo~1_combout\);

-- Location: LABCELL_X60_Y10_N45
\row8|div25|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div25|FS|Bo~3_combout\ = ( !\row8|div25|FS|Bo~2_combout\ & ( !\row8|div25|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row8|div25|FS|ALT_INV_Bo~0_combout\,
	dataf => \row8|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row8|div25|FS|Bo~3_combout\);

-- Location: LABCELL_X62_Y10_N36
\row8|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row8|div25|FS|Bo~3_combout\ & ( \row8|div32|FS|Bo~1_combout\ & ( \row7|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row8|div25|FS|Bo~3_combout\ & ( \row8|div32|FS|Bo~1_combout\ & ( \row7|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row8|div25|FS|Bo~3_combout\ & ( !\row8|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(26) $ 
-- (!\row7|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(25) & !\row7|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row8|div25|FS|Bo~3_combout\ & ( 
-- !\row8|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(26) $ (!\row7|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row7|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001101101001011010010011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(25),
	datab => \REG_B|ALT_INV_q\(26),
	datac => \row7|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row7|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row8|div25|FS|ALT_INV_Bo~3_combout\,
	dataf => \row8|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row8|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y10_N36
\row8|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row8|div25|FS|Bo~3_combout\ & ( \row8|div32|FS|Bo~1_combout\ & ( \row7|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row8|div25|FS|Bo~3_combout\ & ( \row8|div32|FS|Bo~1_combout\ & ( \row7|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row8|div25|FS|Bo~3_combout\ & ( !\row8|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(25) $ 
-- (!\row7|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row8|div25|FS|Bo~3_combout\ & ( !\row8|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(25) $ 
-- (\row7|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010110100101010110100101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(25),
	datac => \row7|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row8|div25|FS|ALT_INV_Bo~3_combout\,
	dataf => \row8|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row8|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y11_N18
\row8|div23|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div23|FS|Bo~0_combout\ = ( \row8|div22|FS|Bo~0_combout\ & ( (\REG_B|q\(22) & !\row7|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row8|div22|FS|Bo~0_combout\ & ( 
-- (!\row7|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100110011111111110011001100110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(22),
	datad => \row7|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row8|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row8|div23|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y9_N39
\row9|div25|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div25|FS|Bo~0_combout\ = ( \row8|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(24) & !\row7|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row8|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(24) & (!\REG_B|q\(23) $ 
-- (!\row8|div23|FS|Bo~0_combout\ $ (!\row7|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010010001000010001001000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \REG_B|ALT_INV_q\(24),
	datac => \row8|div23|FS|ALT_INV_Bo~0_combout\,
	datad => \row7|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row8|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row9|div25|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y10_N24
\row7|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row7|div32|FS|Bo~1_combout\ & ( \row6|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row7|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(23) 
-- $ (!\row7|div23|FS|Bo~0_combout\ $ (\row6|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row7|div23|FS|ALT_INV_Bo~0_combout\,
	datad => \row6|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row7|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row7|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y10_N36
\row8|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row8|div23|FS|Bo~0_combout\ & ( \row8|div32|FS|Bo~1_combout\ & ( \row7|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row8|div23|FS|Bo~0_combout\ & ( \row8|div32|FS|Bo~1_combout\ & ( \row7|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row8|div23|FS|Bo~0_combout\ & ( !\row8|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(24) $ 
-- (!\row7|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row7|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(23))))) ) ) ) # ( !\row8|div23|FS|Bo~0_combout\ & ( 
-- !\row8|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(24) $ (!\row7|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(23) & !\row7|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100100111100110000110110100100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \REG_B|ALT_INV_q\(24),
	datac => \row7|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row7|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row8|div23|FS|ALT_INV_Bo~0_combout\,
	dataf => \row8|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row8|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y10_N0
\row8|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row8|div32|FS|Bo~1_combout\ & ( \row7|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row8|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(22) 
-- $ (!\row8|div22|FS|Bo~0_combout\ $ (!\row7|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datac => \row8|div22|FS|ALT_INV_Bo~0_combout\,
	datad => \row7|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row8|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row8|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y11_N39
\row8|div20|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div20|FS|Bo~3_combout\ = ( !\row8|div20|FS|Bo~2_combout\ & ( !\row8|div20|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row8|div20|FS|ALT_INV_Bo~0_combout\,
	dataf => \row8|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row8|div20|FS|Bo~3_combout\);

-- Location: LABCELL_X63_Y10_N42
\row8|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row8|div20|FS|Bo~3_combout\ & ( \row8|div32|FS|Bo~1_combout\ & ( \row7|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row8|div20|FS|Bo~3_combout\ & ( \row8|div32|FS|Bo~1_combout\ & ( \row7|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row8|div20|FS|Bo~3_combout\ & ( !\row8|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(21) $ 
-- (!\row7|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(20) & !\row7|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row8|div20|FS|Bo~3_combout\ & ( 
-- !\row8|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(21) $ (!\row7|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row7|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101101001011010010101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(21),
	datab => \REG_B|ALT_INV_q\(20),
	datac => \row7|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row7|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row8|div20|FS|ALT_INV_Bo~3_combout\,
	dataf => \row8|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row8|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y11_N30
\row9|div25|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div25|FS|Bo~1_combout\ = ( \row8|div23|FS|Bo~0_combout\ & ( (!\REG_B|q\(24) & (!\row7|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(23)) # (\row8|div32|FS|Bo~1_combout\))))) ) ) # ( 
-- !\row8|div23|FS|Bo~0_combout\ & ( (!\REG_B|q\(24) & (!\row7|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(23)) # (\row8|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011100100000000001110010000000010010011000000001001001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row8|div32|FS|ALT_INV_Bo~1_combout\,
	datab => \row7|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(23),
	datad => \REG_B|ALT_INV_q\(24),
	dataf => \row8|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row9|div25|FS|Bo~1_combout\);

-- Location: LABCELL_X62_Y11_N48
\row8|div18|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div18|FS|Bo~0_combout\ = ( \row8|div17|FS|Bo~0_combout\ & ( (\REG_B|q\(17) & !\row7|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row8|div17|FS|Bo~0_combout\ & ( 
-- (!\row7|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(17),
	datad => \row7|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row8|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row8|div18|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y11_N51
\row9|div20|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div20|FS|Bo~0_combout\ = ( \row8|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & !\row7|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row8|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & (!\row8|div18|FS|Bo~0_combout\ 
-- $ (!\REG_B|q\(18) $ (!\row7|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010010001000010001001000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row8|div18|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(19),
	datac => \REG_B|ALT_INV_q\(18),
	datad => \row7|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row8|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row9|div20|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y9_N51
\row7|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row7|div32|FS|Bo~1_combout\ & ( \row7|div18|FS|Bo~0_combout\ & ( \row6|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row7|div32|FS|Bo~1_combout\ & ( \row7|div18|FS|Bo~0_combout\ & ( !\row6|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\REG_B|q\(18)) ) ) ) # ( \row7|div32|FS|Bo~1_combout\ & ( !\row7|div18|FS|Bo~0_combout\ & ( 
-- \row6|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row7|div32|FS|Bo~1_combout\ & ( !\row7|div18|FS|Bo~0_combout\ & ( !\row6|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (!\REG_B|q\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101010101010110101010010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row6|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(18),
	datae => \row7|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row7|div18|FS|ALT_INV_Bo~0_combout\,
	combout => \row7|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y9_N18
\row8|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row8|div18|FS|Bo~0_combout\ & ( \row8|div32|FS|Bo~1_combout\ & ( \row7|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row8|div18|FS|Bo~0_combout\ & ( \row8|div32|FS|Bo~1_combout\ & ( \row7|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row8|div18|FS|Bo~0_combout\ & ( !\row8|div32|FS|Bo~1_combout\ & ( 
-- !\row7|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(19) $ (((!\row7|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(18))))) ) ) ) # ( !\row8|div18|FS|Bo~0_combout\ & ( 
-- !\row8|div32|FS|Bo~1_combout\ & ( !\row7|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(19) $ (((!\row7|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010110111010010101101000100101100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row7|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(18),
	datac => \row7|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(19),
	datae => \row8|div18|FS|ALT_INV_Bo~0_combout\,
	dataf => \row8|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row8|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y11_N33
\row8|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row8|div20|FS|Bo~3_combout\ & ( !\row7|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(20)) # (\row8|div32|FS|Bo~1_combout\))) 
-- ) ) # ( !\row8|div20|FS|Bo~3_combout\ & ( !\row7|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(20)) # (\row8|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001011111101000000101111100001010111101010000101011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row8|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \REG_B|ALT_INV_q\(20),
	datad => \row7|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row8|div20|FS|ALT_INV_Bo~3_combout\,
	combout => \row8|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y11_N57
\row8|div15|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div15|FS|Bo~3_combout\ = ( !\row8|div15|FS|Bo~2_combout\ & ( !\row8|div15|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row8|div15|FS|ALT_INV_Bo~0_combout\,
	dataf => \row8|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row8|div15|FS|Bo~3_combout\);

-- Location: MLABCELL_X59_Y11_N18
\row8|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row8|div32|FS|Bo~1_combout\ & ( \row8|div15|FS|Bo~3_combout\ & ( \row7|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row8|div32|FS|Bo~1_combout\ & ( \row8|div15|FS|Bo~3_combout\ & ( !\REG_B|q\(16) $ (!\row7|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row7|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \REG_B|q\(15))))) ) ) ) # ( \row8|div32|FS|Bo~1_combout\ & ( !\row8|div15|FS|Bo~3_combout\ & ( \row7|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row8|div32|FS|Bo~1_combout\ & ( !\row8|div15|FS|Bo~3_combout\ & ( 
-- !\REG_B|q\(16) $ (!\row7|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row7|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001101001100101000000001111111101011001101001100000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(16),
	datab => \row7|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(15),
	datad => \row7|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row8|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row8|div15|FS|ALT_INV_Bo~3_combout\,
	combout => \row8|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y11_N36
\row9|div20|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div20|FS|Bo~1_combout\ = ( \row8|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & \row7|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row8|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & (!\REG_B|q\(18) $ 
-- (!\row7|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row8|div18|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100010010001000010000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(19),
	datac => \row7|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row8|div18|FS|ALT_INV_Bo~0_combout\,
	dataf => \row8|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row9|div20|FS|Bo~1_combout\);

-- Location: LABCELL_X62_Y11_N21
\row8|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row8|div32|FS|Bo~1_combout\ & ( \row7|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row8|div32|FS|Bo~1_combout\ & ( 
-- !\row8|div17|FS|Bo~0_combout\ $ (!\REG_B|q\(17) $ (!\row7|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row8|div17|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(17),
	datad => \row7|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row8|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row8|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y10_N54
\row7|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row7|div13|FS|Bo~0_combout\ & ( \row7|div32|FS|Bo~1_combout\ & ( \row6|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row7|div13|FS|Bo~0_combout\ & ( \row7|div32|FS|Bo~1_combout\ & ( \row6|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row7|div13|FS|Bo~0_combout\ & ( !\row7|div32|FS|Bo~1_combout\ & ( 
-- !\row6|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\REG_B|q\(13)) ) ) ) # ( !\row7|div13|FS|Bo~0_combout\ & ( !\row7|div32|FS|Bo~1_combout\ & ( 
-- !\row6|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(13)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000111100000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row6|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(13),
	datae => \row7|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row7|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row7|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y14_N45
\row8|div13|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div13|FS|Bo~0_combout\ = ( \row8|div12|FS|Bo~0_combout\ & ( (\REG_B|q\(12) & !\row7|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row8|div12|FS|Bo~0_combout\ & ( 
-- (!\row7|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(12),
	datad => \row7|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row8|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row8|div13|FS|Bo~0_combout\);

-- Location: LABCELL_X60_Y10_N3
\row8|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row8|div32|FS|Bo~1_combout\ & ( \row8|div13|FS|Bo~0_combout\ & ( \row7|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row8|div32|FS|Bo~1_combout\ & ( \row8|div13|FS|Bo~0_combout\ & ( !\REG_B|q\(14) $ (!\row7|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row7|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) 
-- # (\REG_B|q\(13))))) ) ) ) # ( \row8|div32|FS|Bo~1_combout\ & ( !\row8|div13|FS|Bo~0_combout\ & ( \row7|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row8|div32|FS|Bo~1_combout\ & ( !\row8|div13|FS|Bo~0_combout\ & 
-- ( !\REG_B|q\(14) $ (!\row7|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(13) & !\row7|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001110011100000000001111111111000110001110010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(14),
	datac => \row7|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row7|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row8|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row8|div13|FS|ALT_INV_Bo~0_combout\,
	combout => \row8|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y11_N3
\row8|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row8|div32|FS|Bo~1_combout\ & ( \row7|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row8|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(15) 
-- $ (!\row7|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row8|div15|FS|Bo~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(15),
	datac => \row7|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row8|div15|FS|ALT_INV_Bo~3_combout\,
	dataf => \row8|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row8|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y14_N27
\row9|div15|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div15|FS|Bo~0_combout\ = ( \row8|div32|FS|Bo~1_combout\ & ( (!\row7|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(14)) ) ) # ( !\row8|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & 
-- (!\row7|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(13) $ (!\row8|div13|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010010001000010001001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row7|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(14),
	datac => \REG_B|ALT_INV_q\(13),
	datad => \row8|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row8|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row9|div15|FS|Bo~0_combout\);

-- Location: LABCELL_X60_Y7_N18
\row8|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row8|div32|FS|Bo~1_combout\ & ( \row7|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row8|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(12) 
-- $ (!\row8|div12|FS|Bo~0_combout\ $ (!\row7|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(12),
	datac => \row8|div12|FS|ALT_INV_Bo~0_combout\,
	datad => \row7|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row8|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row8|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y14_N24
\row9|div15|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div15|FS|Bo~1_combout\ = ( \row8|div32|FS|Bo~1_combout\ & ( (\row7|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(14)) ) ) # ( !\row8|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & 
-- (!\row7|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(13) $ (\row8|div13|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100010010001000010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row7|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(14),
	datac => \REG_B|ALT_INV_q\(13),
	datad => \row8|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row8|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row9|div15|FS|Bo~1_combout\);

-- Location: MLABCELL_X59_Y9_N15
\row8|div10|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div10|FS|Bo~3_combout\ = ( !\row8|div10|FS|Bo~2_combout\ & ( !\row8|div10|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row8|div10|FS|ALT_INV_Bo~0_combout\,
	dataf => \row8|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row8|div10|FS|Bo~3_combout\);

-- Location: MLABCELL_X59_Y9_N0
\row8|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row7|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row8|div32|FS|Bo~1_combout\ & ( 
-- \row7|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row7|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row8|div32|FS|Bo~1_combout\ & ( 
-- \row7|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row7|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row8|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(11) $ 
-- (!\row7|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(10) & !\row8|div10|FS|Bo~3_combout\)))) ) ) ) # ( !\row7|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row8|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(11) $ (!\row7|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row8|div10|FS|Bo~3_combout\) # (\REG_B|q\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101101001011010010101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(11),
	datab => \REG_B|ALT_INV_q\(10),
	datac => \row7|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row8|div10|FS|ALT_INV_Bo~3_combout\,
	datae => \row7|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row8|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row8|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y9_N6
\row8|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row8|div32|FS|Bo~1_combout\ & ( \row7|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row8|div32|FS|Bo~1_combout\ & ( 
-- !\row8|div10|FS|Bo~3_combout\ $ (!\REG_B|q\(10) $ (!\row7|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row8|div10|FS|ALT_INV_Bo~3_combout\,
	datac => \REG_B|ALT_INV_q\(10),
	datad => \row7|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row8|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row8|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X57_Y10_N9
\row7|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row7|div32|FS|Bo~1_combout\ & ( \row6|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row7|div32|FS|Bo~1_combout\ & ( 
-- !\row6|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row7|div8|FS|Bo~0_combout\ $ (\REG_B|q\(8))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row6|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row7|div8|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(8),
	dataf => \row7|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row7|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X57_Y10_N24
\row8|div8|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div8|FS|Bo~0_combout\ = ( \row7|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row8|div7|FS|Bo~0_combout\ & \REG_B|q\(7)) ) ) # ( !\row7|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- (!\row8|div7|FS|Bo~0_combout\) # (\REG_B|q\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row8|div7|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(7),
	dataf => \row7|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row8|div8|FS|Bo~0_combout\);

-- Location: LABCELL_X57_Y10_N48
\row8|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \REG_B|q\(9) & ( \row8|div32|FS|Bo~1_combout\ & ( \row7|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\REG_B|q\(9) & ( 
-- \row8|div32|FS|Bo~1_combout\ & ( \row7|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \REG_B|q\(9) & ( !\row8|div32|FS|Bo~1_combout\ & ( !\row7|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ 
-- $ (((!\REG_B|q\(8) & (\row8|div8|FS|Bo~0_combout\ & !\row7|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(8) & ((!\row7|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\row8|div8|FS|Bo~0_combout\))))) ) ) ) # ( !\REG_B|q\(9) & ( !\row8|div32|FS|Bo~1_combout\ & ( !\row7|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(8) & ((!\row8|div8|FS|Bo~0_combout\) # 
-- (\row7|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(8) & (!\row8|div8|FS|Bo~0_combout\ & \row7|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110110000110110100100111100100100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \row7|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row8|div8|FS|ALT_INV_Bo~0_combout\,
	datad => \row7|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \REG_B|ALT_INV_q\(9),
	dataf => \row8|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row8|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X57_Y10_N30
\row9|div10|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div10|FS|Bo~0_combout\ = ( !\row7|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row8|div32|FS|Bo~1_combout\ & ( \REG_B|q\(9) ) ) ) # ( \row7|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ( !\row8|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & (!\row8|div8|FS|Bo~0_combout\ $ (!\REG_B|q\(8)))) ) ) ) # ( !\row7|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row8|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & 
-- (!\row8|div8|FS|Bo~0_combout\ $ (\REG_B|q\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000011000000110011000000110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(9),
	datac => \row8|div8|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(8),
	datae => \row7|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row8|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row9|div10|FS|Bo~0_combout\);

-- Location: LABCELL_X57_Y10_N45
\row9|div10|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div10|FS|Bo~1_combout\ = ( \row8|div8|FS|Bo~0_combout\ & ( (!\REG_B|q\(9) & (!\row7|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(8)) # (\row8|div32|FS|Bo~1_combout\))))) ) ) # ( 
-- !\row8|div8|FS|Bo~0_combout\ & ( (!\REG_B|q\(9) & (!\row7|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(8)) # (\row8|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000011010000001000001101000010000000011100001000000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row8|div32|FS|ALT_INV_Bo~1_combout\,
	datab => \REG_B|ALT_INV_q\(8),
	datac => \REG_B|ALT_INV_q\(9),
	datad => \row7|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row8|div8|FS|ALT_INV_Bo~0_combout\,
	combout => \row9|div10|FS|Bo~1_combout\);

-- Location: MLABCELL_X59_Y8_N21
\row8|div6|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div6|FS|Bo~0_combout\ = ( \row8|div5|FS|Bo~0_combout\ & ( (!\REG_B|q\(5) & \row7|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row8|div5|FS|Bo~0_combout\ & ( (!\REG_B|q\(5) & ((!\row8|div5|FS|Bo~2_combout\) # 
-- (\row7|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(5) & (!\row8|div5|FS|Bo~2_combout\ & \row7|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000011111010101000001111101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datac => \row8|div5|FS|ALT_INV_Bo~2_combout\,
	datad => \row7|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row8|div5|FS|ALT_INV_Bo~0_combout\,
	combout => \row8|div6|FS|Bo~0_combout\);

-- Location: MLABCELL_X59_Y8_N12
\row8|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row8|div32|FS|Bo~1_combout\ & ( \row7|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row8|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(6) $ 
-- (!\row7|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row8|div6|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(6),
	datac => \row7|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row8|div6|FS|ALT_INV_Bo~0_combout\,
	dataf => \row8|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row8|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X57_Y10_N42
\row8|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row7|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row8|div7|FS|Bo~0_combout\ $ (!\REG_B|q\(7))) # (\row8|div32|FS|Bo~1_combout\) ) ) # 
-- ( !\row7|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row8|div32|FS|Bo~1_combout\ & (!\row8|div7|FS|Bo~0_combout\ $ (\REG_B|q\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000001010101000000000101001011111111101010101111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row8|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \row8|div7|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(7),
	dataf => \row7|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row8|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X57_Y8_N54
\row8|div3|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div3|FS|Bo~0_combout\ = ( \row8|div2|FS|Bo~0_combout\ & ( \row7|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \REG_B|q\(2) ) ) ) # ( \row8|div2|FS|Bo~0_combout\ & ( 
-- !\row7|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row8|div2|FS|Bo~0_combout\ & ( !\row7|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \REG_B|q\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(2),
	datae => \row8|div2|FS|ALT_INV_Bo~0_combout\,
	dataf => \row7|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row8|div3|FS|Bo~0_combout\);

-- Location: LABCELL_X56_Y10_N0
\row9|div5|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div5|FS|Bo~0_combout\ = ( \row8|div3|FS|Bo~0_combout\ & ( \row8|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & !\row7|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row8|div3|FS|Bo~0_combout\ & ( 
-- \row8|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & !\row7|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row8|div3|FS|Bo~0_combout\ & ( !\row8|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row7|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row8|div3|FS|Bo~0_combout\ & ( !\row8|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (\row7|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000101000001010000101000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datac => \REG_B|ALT_INV_q\(4),
	datad => \row7|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row8|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row8|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row9|div5|FS|Bo~0_combout\);

-- Location: LABCELL_X56_Y10_N15
\row7|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row7|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row7|div3|FS|Bo~0_combout\ & ( \row7|div32|FS|Bo~1_combout\ & ( \row6|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row7|div3|FS|Bo~0_combout\ & ( \row7|div32|FS|Bo~1_combout\ & ( \row6|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row7|div3|FS|Bo~0_combout\ & ( !\row7|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(3) $ 
-- (\row6|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row7|div3|FS|Bo~0_combout\ & ( !\row7|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(3) $ 
-- (!\row6|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010101010100101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datad => \row6|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row7|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row7|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row7|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X56_Y10_N54
\row8|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row8|div3|FS|Bo~0_combout\ & ( \row8|div32|FS|Bo~1_combout\ & ( \row7|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row8|div3|FS|Bo~0_combout\ & ( \row8|div32|FS|Bo~1_combout\ & ( \row7|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row8|div3|FS|Bo~0_combout\ & ( !\row8|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ 
-- (!\row7|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row7|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(3))))) ) ) ) # ( !\row8|div3|FS|Bo~0_combout\ & ( 
-- !\row8|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ (!\row7|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(3) & !\row7|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100101110110100110100100010110100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \row7|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(4),
	datad => \row7|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row8|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row8|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row8|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y8_N36
\row8|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row7|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row8|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row7|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row8|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(5) $ (((\row8|div5|FS|Bo~0_combout\) # (\row8|div5|FS|Bo~2_combout\))) ) ) ) # ( 
-- !\row7|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row8|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(5) $ (((!\row8|div5|FS|Bo~2_combout\ & !\row8|div5|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011110000110000110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row8|div5|FS|ALT_INV_Bo~2_combout\,
	datac => \REG_B|ALT_INV_q\(5),
	datad => \row8|div5|FS|ALT_INV_Bo~0_combout\,
	datae => \row7|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row8|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row8|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: IOIBUF_X56_Y0_N1
\Ain[23]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(23),
	o => \Ain[23]~input_o\);

-- Location: FF_X62_Y8_N23
\REG_A|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[23]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(23));

-- Location: LABCELL_X62_Y8_N57
\row9|div2|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div2|FS|Bo~0_combout\ = ( \row8|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(1) & (\REG_B|q\(0) & (!\REG_A|q\(24) & !\REG_A|q\(23)))) # (\REG_B|q\(1) & ((!\REG_A|q\(24)) # ((\REG_B|q\(0) & !\REG_A|q\(23))))) ) ) # ( !\row8|div32|FS|Bo~1_combout\ & ( 
-- (!\REG_A|q\(24) & (\REG_B|q\(1) & ((!\REG_B|q\(0)) # (!\REG_A|q\(23))))) # (\REG_A|q\(24) & (\REG_B|q\(0) & ((!\REG_A|q\(23)) # (\REG_B|q\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100100001001101010010000101110001001100000111000100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(0),
	datab => \REG_B|ALT_INV_q\(1),
	datac => \REG_A|ALT_INV_q\(24),
	datad => \REG_A|ALT_INV_q\(23),
	dataf => \row8|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row9|div2|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y9_N0
\row9|div5|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div5|FS|Bo~1_combout\ = ( \row8|div3|FS|Bo~0_combout\ & ( \row8|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & \row7|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row8|div3|FS|Bo~0_combout\ & ( 
-- \row8|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & \row7|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row8|div3|FS|Bo~0_combout\ & ( !\row8|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (\row7|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row8|div3|FS|Bo~0_combout\ & ( !\row8|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row7|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011000000110000000011000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(3),
	datac => \REG_B|ALT_INV_q\(4),
	datad => \row7|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row8|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row8|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row9|div5|FS|Bo~1_combout\);

-- Location: MLABCELL_X59_Y8_N24
\row8|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row8|div32|FS|Bo~1_combout\ & ( \row7|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row8|div32|FS|Bo~1_combout\ & ( 
-- !\row8|div2|FS|Bo~0_combout\ $ (!\REG_B|q\(2) $ (\row7|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row8|div2|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(2),
	datad => \row7|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row8|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row8|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X56_Y10_N48
\row8|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row7|div32|FS|Bo~1_combout\ & ( \row8|div32|FS|Bo~1_combout\ & ( \REG_A|q\(25) ) ) ) # ( !\row7|div32|FS|Bo~1_combout\ & ( \row8|div32|FS|Bo~1_combout\ & ( !\REG_A|q\(25) 
-- $ (!\REG_B|q\(0)) ) ) ) # ( \row7|div32|FS|Bo~1_combout\ & ( !\row8|div32|FS|Bo~1_combout\ & ( !\REG_A|q\(25) $ (!\REG_B|q\(1) $ (((\REG_B|q\(0) & !\REG_A|q\(24))))) ) ) ) # ( !\row7|div32|FS|Bo~1_combout\ & ( !\row8|div32|FS|Bo~1_combout\ & ( 
-- !\REG_A|q\(25) $ (!\REG_B|q\(1) $ (((\REG_B|q\(0) & \REG_A|q\(24))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011010101001011001011001101001100110011001100101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(25),
	datab => \REG_B|ALT_INV_q\(0),
	datac => \REG_A|ALT_INV_q\(24),
	datad => \REG_B|ALT_INV_q\(1),
	datae => \row7|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row8|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row8|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y8_N36
\row9|div5|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div5|FS|Bo~2_combout\ = ( \row8|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row8|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(3) & (\row9|div2|FS|Bo~0_combout\ & 
-- (\REG_B|q\(2) & !\row9|div5|FS|Bo~1_combout\))) ) ) ) # ( !\row8|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row8|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- (!\row9|div5|FS|Bo~1_combout\ & (((\row9|div2|FS|Bo~0_combout\ & \REG_B|q\(2))) # (\REG_B|q\(3)))) ) ) ) # ( \row8|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row8|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(3) & (!\row9|div5|FS|Bo~1_combout\ & ((\REG_B|q\(2)) # (\row9|div2|FS|Bo~0_combout\)))) ) ) ) # ( 
-- !\row8|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row8|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row9|div5|FS|Bo~1_combout\ & (((\REG_B|q\(2)) # (\row9|div2|FS|Bo~0_combout\)) # 
-- (\REG_B|q\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111100000000000101010000000001010111000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \row9|div2|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(2),
	datad => \row9|div5|FS|ALT_INV_Bo~1_combout\,
	datae => \row8|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row8|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row9|div5|FS|Bo~2_combout\);

-- Location: MLABCELL_X59_Y10_N18
\row9|div7|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div7|FS|Bo~0_combout\ = ( \row8|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row9|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6)) # ((!\REG_B|q\(5) & 
-- \row8|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row8|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row9|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & (!\REG_B|q\(5) & 
-- \row8|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \row8|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row9|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6)) # ((!\REG_B|q\(5) & 
-- ((!\row9|div5|FS|Bo~0_combout\) # (\row8|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(5) & (!\row9|div5|FS|Bo~0_combout\ & \row8|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) 
-- ) # ( !\row8|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row9|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & ((!\REG_B|q\(5) & ((!\row9|div5|FS|Bo~0_combout\) # 
-- (\row8|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(5) & (!\row9|div5|FS|Bo~0_combout\ & \row8|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010101000111010101111111000000000100010001010101011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(6),
	datab => \REG_B|ALT_INV_q\(5),
	datac => \row9|div5|FS|ALT_INV_Bo~0_combout\,
	datad => \row8|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row8|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row9|div5|FS|ALT_INV_Bo~2_combout\,
	combout => \row9|div7|FS|Bo~0_combout\);

-- Location: MLABCELL_X59_Y10_N12
\row9|div10|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div10|FS|Bo~2_combout\ = ( \row8|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row9|div7|FS|Bo~0_combout\ & ( (\REG_B|q\(8) & (\REG_B|q\(7) & (!\row9|div10|FS|Bo~1_combout\ & 
-- !\row8|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row8|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row9|div7|FS|Bo~0_combout\ & ( (!\row9|div10|FS|Bo~1_combout\ & 
-- (((\REG_B|q\(7) & !\row8|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(8)))) ) ) ) # ( \row8|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row9|div7|FS|Bo~0_combout\ & ( 
-- (\REG_B|q\(8) & (!\row9|div10|FS|Bo~1_combout\ & ((!\row8|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7))))) ) ) ) # ( !\row8|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row9|div7|FS|Bo~0_combout\ & ( (!\row9|div10|FS|Bo~1_combout\ & (((!\row8|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7))) # (\REG_B|q\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001110000010100000001000001110000010100000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(7),
	datac => \row9|div10|FS|ALT_INV_Bo~1_combout\,
	datad => \row8|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row8|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row9|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row9|div10|FS|Bo~2_combout\);

-- Location: MLABCELL_X59_Y10_N24
\row9|div12|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div12|FS|Bo~0_combout\ = ( \row9|div10|FS|Bo~0_combout\ & ( \row9|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & (((!\REG_B|q\(10) & \row8|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\row8|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(11) & (!\REG_B|q\(10) & (\row8|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row8|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row9|div10|FS|Bo~0_combout\ & ( \row9|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & (((!\REG_B|q\(10) & 
-- \row8|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row8|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(11) & (!\REG_B|q\(10) & 
-- (\row8|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row8|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row9|div10|FS|Bo~0_combout\ & ( !\row9|div10|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(11) & (((!\REG_B|q\(10) & \row8|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row8|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(11) & (!\REG_B|q\(10) & 
-- (\row8|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row8|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row9|div10|FS|Bo~0_combout\ & ( !\row9|div10|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(11) & ((!\REG_B|q\(10)) # ((\row8|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row8|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(11) & 
-- (\row8|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(10)) # (\row8|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111010101111000010101000111000001010100011100000101010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(11),
	datab => \REG_B|ALT_INV_q\(10),
	datac => \row8|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row8|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row9|div10|FS|ALT_INV_Bo~0_combout\,
	dataf => \row9|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row9|div12|FS|Bo~0_combout\);

-- Location: MLABCELL_X59_Y10_N30
\row9|div15|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div15|FS|Bo~2_combout\ = ( \row8|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row9|div12|FS|Bo~0_combout\ & ( (\REG_B|q\(13) & (!\row8|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row9|div15|FS|Bo~1_combout\)) ) ) ) # ( !\row8|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row9|div12|FS|Bo~0_combout\ & ( (!\row9|div15|FS|Bo~1_combout\ & ((!\REG_B|q\(12) & (\REG_B|q\(13) & 
-- !\row8|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(12) & ((!\row8|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(13)))))) ) ) ) # ( 
-- \row8|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row9|div12|FS|Bo~0_combout\ & ( (!\row9|div15|FS|Bo~1_combout\ & ((!\REG_B|q\(12) & (\REG_B|q\(13) & 
-- !\row8|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(12) & ((!\row8|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(13)))))) ) ) ) # ( 
-- !\row8|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row9|div12|FS|Bo~0_combout\ & ( (!\row9|div15|FS|Bo~1_combout\ & ((!\row8|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001100000000011100010000000001110001000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row8|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row9|div15|FS|ALT_INV_Bo~1_combout\,
	datae => \row8|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row9|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row9|div15|FS|Bo~2_combout\);

-- Location: MLABCELL_X59_Y10_N6
\row9|div17|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div17|FS|Bo~0_combout\ = ( \row9|div15|FS|Bo~0_combout\ & ( \row9|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & (((!\REG_B|q\(15) & \row8|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\row8|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(16) & (!\REG_B|q\(15) & (\row8|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row8|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row9|div15|FS|Bo~0_combout\ & ( \row9|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & (((!\REG_B|q\(15) & 
-- \row8|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row8|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(16) & (!\REG_B|q\(15) & 
-- (\row8|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row8|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row9|div15|FS|Bo~0_combout\ & ( !\row9|div15|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(16) & (((!\REG_B|q\(15) & \row8|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row8|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(16) & (!\REG_B|q\(15) & 
-- (\row8|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row8|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row9|div15|FS|Bo~0_combout\ & ( !\row9|div15|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(16) & ((!\REG_B|q\(15)) # ((\row8|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row8|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(16) & 
-- (\row8|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(15)) # (\row8|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110011101111000010001100111000001000110011100000100011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(15),
	datab => \REG_B|ALT_INV_q\(16),
	datac => \row8|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row8|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row9|div15|FS|ALT_INV_Bo~0_combout\,
	dataf => \row9|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row9|div17|FS|Bo~0_combout\);

-- Location: MLABCELL_X59_Y10_N36
\row9|div20|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div20|FS|Bo~2_combout\ = ( \row8|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row9|div17|FS|Bo~0_combout\ & ( (!\row8|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\REG_B|q\(18) & 
-- (!\row9|div20|FS|Bo~1_combout\ & \REG_B|q\(17)))) ) ) ) # ( !\row8|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row9|div17|FS|Bo~0_combout\ & ( (!\row9|div20|FS|Bo~1_combout\ & 
-- (((!\row8|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(17))) # (\REG_B|q\(18)))) ) ) ) # ( \row8|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row9|div17|FS|Bo~0_combout\ & ( 
-- (\REG_B|q\(18) & (!\row9|div20|FS|Bo~1_combout\ & ((!\row8|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17))))) ) ) ) # ( !\row8|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row9|div17|FS|Bo~0_combout\ & ( (!\row9|div20|FS|Bo~1_combout\ & ((!\row8|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(17)) # (\REG_B|q\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000011110000001000000011000000110000101100000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row8|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(18),
	datac => \row9|div20|FS|ALT_INV_Bo~1_combout\,
	datad => \REG_B|ALT_INV_q\(17),
	datae => \row8|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row9|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row9|div20|FS|Bo~2_combout\);

-- Location: LABCELL_X62_Y10_N18
\row9|div22|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div22|FS|Bo~0_combout\ = ( \row8|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row9|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21)) # ((!\REG_B|q\(20) & 
-- \row8|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row8|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row9|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(20) & (!\REG_B|q\(21) & 
-- \row8|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \row8|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row9|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21)) # ((!\REG_B|q\(20) & 
-- ((!\row9|div20|FS|Bo~0_combout\) # (\row8|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(20) & (!\row9|div20|FS|Bo~0_combout\ & \row8|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) 
-- ) ) ) # ( !\row8|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row9|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & ((!\REG_B|q\(20) & ((!\row9|div20|FS|Bo~0_combout\) # 
-- (\row8|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(20) & (!\row9|div20|FS|Bo~0_combout\ & \row8|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011001000111011001111111000000000100010001100110011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datab => \REG_B|ALT_INV_q\(21),
	datac => \row9|div20|FS|ALT_INV_Bo~0_combout\,
	datad => \row8|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row8|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row9|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row9|div22|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y10_N30
\row9|div25|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div25|FS|Bo~2_combout\ = ( !\row9|div25|FS|Bo~1_combout\ & ( \row9|div22|FS|Bo~0_combout\ & ( (!\REG_B|q\(23) & (\REG_B|q\(22) & (!\row8|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row8|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(23) & ((!\row8|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(22) & 
-- !\row8|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row9|div25|FS|Bo~1_combout\ & ( !\row9|div22|FS|Bo~0_combout\ & ( (!\REG_B|q\(23) & 
-- (!\row8|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row8|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22))))) # (\REG_B|q\(23) & 
-- (((!\row8|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row8|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010101110001000000000000000001110001010100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \REG_B|ALT_INV_q\(22),
	datac => \row8|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row8|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row9|div25|FS|ALT_INV_Bo~1_combout\,
	dataf => \row9|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row9|div25|FS|Bo~2_combout\);

-- Location: LABCELL_X62_Y10_N12
\row9|div27|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div27|FS|Bo~0_combout\ = ( \row8|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row9|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(25) & ((!\REG_B|q\(26)) # 
-- (\row8|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(25) & (!\REG_B|q\(26) & \row8|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row8|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row9|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & \row8|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row8|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row9|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & ((!\REG_B|q\(25)) # ((!\row9|div25|FS|Bo~0_combout\) # 
-- (\row8|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(26) & (\row8|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(25)) # (!\row9|div25|FS|Bo~0_combout\)))) ) ) ) # ( 
-- !\row8|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row9|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & (((!\REG_B|q\(25) & !\row9|div25|FS|Bo~0_combout\)) # 
-- (\row8|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & (!\REG_B|q\(25) & (\row8|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row9|div25|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111000001100110011111000111000001100000011001000111010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(25),
	datab => \REG_B|ALT_INV_q\(26),
	datac => \row8|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row9|div25|FS|ALT_INV_Bo~0_combout\,
	datae => \row8|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row9|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row9|div27|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y10_N24
\row9|div30|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div30|FS|Bo~2_combout\ = ( \row8|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row9|div27|FS|Bo~0_combout\ & ( (\REG_B|q\(28) & (!\row8|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row9|div30|FS|Bo~1_combout\)) ) ) ) # ( !\row8|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row9|div27|FS|Bo~0_combout\ & ( (!\row9|div30|FS|Bo~1_combout\ & ((!\REG_B|q\(28) & (\REG_B|q\(27) & 
-- !\row8|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(28) & ((!\row8|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27)))))) ) ) ) # ( 
-- \row8|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row9|div27|FS|Bo~0_combout\ & ( (!\row9|div30|FS|Bo~1_combout\ & ((!\REG_B|q\(28) & (\REG_B|q\(27) & 
-- !\row8|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(28) & ((!\row8|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27)))))) ) ) ) # ( 
-- !\row8|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row9|div27|FS|Bo~0_combout\ & ( (!\row9|div30|FS|Bo~1_combout\ & ((!\row8|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(28)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000011100010000000001110001000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datab => \REG_B|ALT_INV_q\(27),
	datac => \row8|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row9|div30|FS|ALT_INV_Bo~1_combout\,
	datae => \row8|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row9|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row9|div30|FS|Bo~2_combout\);

-- Location: LABCELL_X61_Y10_N24
\row9|div32|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div32|FS|Bo~1_combout\ = ( \row9|div30|FS|Bo~0_combout\ & ( \row9|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\row9|div32|FS|Bo~0_combout\) # ((!\REG_B|q\(30) & \row8|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) 
-- # (\REG_B|q\(31) & (!\REG_B|q\(30) & (!\row9|div32|FS|Bo~0_combout\ & \row8|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row9|div30|FS|Bo~0_combout\ & ( \row9|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & 
-- ((!\row9|div32|FS|Bo~0_combout\) # ((!\REG_B|q\(30) & \row8|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(31) & (!\REG_B|q\(30) & (!\row9|div32|FS|Bo~0_combout\ & 
-- \row8|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row9|div30|FS|Bo~0_combout\ & ( !\row9|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\row9|div32|FS|Bo~0_combout\) # ((!\REG_B|q\(30) & 
-- \row8|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(31) & (!\REG_B|q\(30) & (!\row9|div32|FS|Bo~0_combout\ & \row8|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( 
-- !\row9|div30|FS|Bo~0_combout\ & ( !\row9|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\REG_B|q\(30)) # ((!\row9|div32|FS|Bo~0_combout\) # (\row8|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(31) & 
-- (!\row9|div32|FS|Bo~0_combout\ & ((!\REG_B|q\(30)) # (\row8|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110100011111100110000001110100011000000111010001100000011101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datab => \REG_B|ALT_INV_q\(31),
	datac => \row9|div32|FS|ALT_INV_Bo~0_combout\,
	datad => \row8|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row9|div30|FS|ALT_INV_Bo~0_combout\,
	dataf => \row9|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row9|div32|FS|Bo~1_combout\);

-- Location: LABCELL_X62_Y10_N42
\row9|div28|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div28|FS|Bo~0_combout\ = ( \row9|div27|FS|Bo~0_combout\ & ( (\REG_B|q\(27) & !\row8|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row9|div27|FS|Bo~0_combout\ & ( 
-- (!\row8|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100110011111111110011001100110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(27),
	datad => \row8|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row9|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row9|div28|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y10_N48
\row10|div30|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div30|FS|Bo~0_combout\ = ( \row9|div28|FS|Bo~0_combout\ & ( (\REG_B|q\(29) & (!\row8|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row9|div32|FS|Bo~1_combout\ & !\REG_B|q\(28)))))) ) ) # ( 
-- !\row9|div28|FS|Bo~0_combout\ & ( (\REG_B|q\(29) & (!\row8|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row9|div32|FS|Bo~1_combout\ & \REG_B|q\(28)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000010100010100000001010000010100010100000001010001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datab => \row9|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \row8|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(28),
	dataf => \row9|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row10|div30|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y10_N54
\row10|div32|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div32|FS|Bo~0_combout\ = ( \row9|div30|FS|Bo~0_combout\ & ( \row9|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & ((!\REG_B|q\(31) & (!\row9|div32|FS|Bo~0_combout\ & !\row8|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\REG_B|q\(31) & (\row9|div32|FS|Bo~0_combout\ & \row8|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(30) & (((!\row8|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( 
-- !\row9|div30|FS|Bo~0_combout\ & ( \row9|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & ((!\REG_B|q\(31) & (!\row9|div32|FS|Bo~0_combout\ & !\row8|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(31) & 
-- (\row9|div32|FS|Bo~0_combout\ & \row8|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(30) & (((!\row8|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( 
-- \row9|div30|FS|Bo~0_combout\ & ( !\row9|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & ((!\REG_B|q\(31) & (!\row9|div32|FS|Bo~0_combout\ & !\row8|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(31) & 
-- (\row9|div32|FS|Bo~0_combout\ & \row8|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(30) & (((!\row8|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( 
-- !\row9|div30|FS|Bo~0_combout\ & ( !\row9|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & (((!\row8|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(30) & ((!\REG_B|q\(31) & (!\row9|div32|FS|Bo~0_combout\ & 
-- !\row8|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(31) & (\row9|div32|FS|Bo~0_combout\ & \row8|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110000000001101100110000010010110011000001001011001100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datab => \REG_B|ALT_INV_q\(30),
	datac => \row9|div32|FS|ALT_INV_Bo~0_combout\,
	datad => \row8|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row9|div30|FS|ALT_INV_Bo~0_combout\,
	dataf => \row9|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row10|div32|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y8_N54
\row8|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row8|div28|FS|Bo~0_combout\ & ( \row8|div32|FS|Bo~1_combout\ & ( \row7|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row8|div28|FS|Bo~0_combout\ & ( \row8|div32|FS|Bo~1_combout\ & ( \row7|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row8|div28|FS|Bo~0_combout\ & ( !\row8|div32|FS|Bo~1_combout\ & ( 
-- !\row7|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\REG_B|q\(28)) ) ) ) # ( !\row8|div28|FS|Bo~0_combout\ & ( !\row8|div32|FS|Bo~1_combout\ & ( 
-- !\row7|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(28)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000111100000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row7|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(28),
	datae => \row8|div28|FS|ALT_INV_Bo~0_combout\,
	dataf => \row8|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row8|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y8_N18
\row9|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row9|div28|FS|Bo~0_combout\ & ( \row9|div32|FS|Bo~1_combout\ & ( \row8|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row9|div28|FS|Bo~0_combout\ & ( \row9|div32|FS|Bo~1_combout\ & ( \row8|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row9|div28|FS|Bo~0_combout\ & ( !\row9|div32|FS|Bo~1_combout\ & ( 
-- !\row8|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(29) $ (((!\row8|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(28))))) ) ) ) # ( !\row9|div28|FS|Bo~0_combout\ & ( 
-- !\row9|div32|FS|Bo~1_combout\ & ( !\row8|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(29) $ (((!\row8|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(28))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010110111010010101101000100101100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row8|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row8|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(29),
	datae => \row9|div28|FS|ALT_INV_Bo~0_combout\,
	dataf => \row9|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row9|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y10_N51
\row9|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row9|div27|FS|Bo~0_combout\ & ( !\row8|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(27)) # (\row9|div32|FS|Bo~1_combout\))) 
-- ) ) # ( !\row9|div27|FS|Bo~0_combout\ & ( !\row8|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(27)) # (\row9|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000111111110000000011111100001100111100110000110011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row9|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \REG_B|ALT_INV_q\(27),
	datad => \row8|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row9|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row9|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y9_N18
\row9|div25|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div25|FS|Bo~3_combout\ = ( !\row9|div25|FS|Bo~2_combout\ & ( !\row9|div25|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row9|div25|FS|ALT_INV_Bo~0_combout\,
	dataf => \row9|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row9|div25|FS|Bo~3_combout\);

-- Location: LABCELL_X62_Y9_N0
\row9|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row9|div32|FS|Bo~1_combout\ & ( \row9|div25|FS|Bo~3_combout\ & ( \row8|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row9|div32|FS|Bo~1_combout\ & ( \row9|div25|FS|Bo~3_combout\ & ( !\REG_B|q\(26) $ (!\row8|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(25) & 
-- !\row8|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( \row9|div32|FS|Bo~1_combout\ & ( !\row9|div25|FS|Bo~3_combout\ & ( \row8|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row9|div32|FS|Bo~1_combout\ & ( !\row9|div25|FS|Bo~3_combout\ & ( !\REG_B|q\(26) $ (!\row8|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row8|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) 
-- # (\REG_B|q\(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100101101001001100110011001101101001011001100011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(26),
	datab => \row8|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(25),
	datad => \row8|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row9|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row9|div25|FS|ALT_INV_Bo~3_combout\,
	combout => \row9|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y8_N33
\row10|div30|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div30|FS|Bo~1_combout\ = ( \row9|div28|FS|Bo~0_combout\ & ( \row9|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(29) & \row8|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row9|div28|FS|Bo~0_combout\ & ( 
-- \row9|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(29) & \row8|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row9|div28|FS|Bo~0_combout\ & ( !\row9|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(29) & (!\REG_B|q\(28) $ 
-- (\row8|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row9|div28|FS|Bo~0_combout\ & ( !\row9|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(29) & (!\REG_B|q\(28) $ 
-- (!\row8|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010100000101000000000101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datac => \REG_B|ALT_INV_q\(28),
	datad => \row8|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row9|div28|FS|ALT_INV_Bo~0_combout\,
	dataf => \row9|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row10|div30|FS|Bo~1_combout\);

-- Location: LABCELL_X63_Y10_N15
\row8|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row8|div32|FS|Bo~1_combout\ & ( \row7|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row8|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(23) 
-- $ (!\row7|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row8|div23|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datac => \row7|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row8|div23|FS|ALT_INV_Bo~0_combout\,
	dataf => \row8|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row8|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y10_N33
\row9|div23|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div23|FS|Bo~0_combout\ = ( \row9|div22|FS|Bo~0_combout\ & ( (!\row8|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(22)) ) ) # ( !\row9|div22|FS|Bo~0_combout\ & ( 
-- (!\row8|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row8|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(22),
	dataf => \row9|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row9|div23|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y10_N48
\row9|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row9|div32|FS|Bo~1_combout\ & ( \row9|div23|FS|Bo~0_combout\ & ( \row8|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row9|div32|FS|Bo~1_combout\ & ( \row9|div23|FS|Bo~0_combout\ & ( !\REG_B|q\(24) $ (!\row8|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row8|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) 
-- # (\REG_B|q\(23))))) ) ) ) # ( \row9|div32|FS|Bo~1_combout\ & ( !\row9|div23|FS|Bo~0_combout\ & ( \row8|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row9|div32|FS|Bo~1_combout\ & ( !\row9|div23|FS|Bo~0_combout\ & 
-- ( !\REG_B|q\(24) $ (!\row8|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(23) & !\row8|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001110011100000000001111111111000110001110010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \REG_B|ALT_INV_q\(24),
	datac => \row8|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row8|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row9|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row9|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row9|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y10_N30
\row10|div25|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div25|FS|Bo~0_combout\ = ( \row9|div23|FS|Bo~0_combout\ & ( (\REG_B|q\(24) & (!\row8|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(23) & !\row9|div32|FS|Bo~1_combout\))))) ) ) # ( 
-- !\row9|div23|FS|Bo~0_combout\ & ( (\REG_B|q\(24) & (!\row8|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(23) & !\row9|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100110000001000010011000000010010001100000001001000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \REG_B|ALT_INV_q\(24),
	datac => \row8|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row9|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row9|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row10|div25|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y10_N27
\row9|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row9|div25|FS|Bo~3_combout\ & ( !\row8|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(25)) # (\row9|div32|FS|Bo~1_combout\))) 
-- ) ) # ( !\row9|div25|FS|Bo~3_combout\ & ( !\row8|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row9|div32|FS|Bo~1_combout\) # (\REG_B|q\(25)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101010101101001010101010101011010010101010101101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row8|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(25),
	datad => \row9|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row9|div25|FS|ALT_INV_Bo~3_combout\,
	combout => \row9|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y11_N33
\row10|div25|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div25|FS|Bo~1_combout\ = ( \row9|div32|FS|Bo~1_combout\ & ( \row9|div23|FS|Bo~0_combout\ & ( (!\REG_B|q\(24) & \row8|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row9|div32|FS|Bo~1_combout\ & ( 
-- \row9|div23|FS|Bo~0_combout\ & ( (!\REG_B|q\(24) & (!\REG_B|q\(23) $ (\row8|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row9|div32|FS|Bo~1_combout\ & ( !\row9|div23|FS|Bo~0_combout\ & ( (!\REG_B|q\(24) & 
-- \row8|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row9|div32|FS|Bo~1_combout\ & ( !\row9|div23|FS|Bo~0_combout\ & ( (!\REG_B|q\(24) & (!\REG_B|q\(23) $ 
-- (!\row8|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010100000000000001010101010100000000010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	datac => \REG_B|ALT_INV_q\(23),
	datad => \row8|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row9|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row9|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row10|div25|FS|Bo~1_combout\);

-- Location: LABCELL_X63_Y9_N12
\row9|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row9|div32|FS|Bo~1_combout\ & ( \row8|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row9|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(22) 
-- $ (!\row9|div22|FS|Bo~0_combout\ $ (!\row8|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(22),
	datac => \row9|div22|FS|ALT_INV_Bo~0_combout\,
	datad => \row8|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row9|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row9|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y9_N15
\row9|div20|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div20|FS|Bo~3_combout\ = ( !\row9|div20|FS|Bo~0_combout\ & ( !\row9|div20|FS|Bo~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \row9|div20|FS|ALT_INV_Bo~0_combout\,
	dataf => \row9|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row9|div20|FS|Bo~3_combout\);

-- Location: LABCELL_X61_Y9_N30
\row9|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row9|div32|FS|Bo~1_combout\ & ( \row9|div20|FS|Bo~3_combout\ & ( \row8|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row9|div32|FS|Bo~1_combout\ & ( \row9|div20|FS|Bo~3_combout\ & ( !\row8|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(21) $ (((!\row8|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \REG_B|q\(20))))) ) ) ) # ( \row9|div32|FS|Bo~1_combout\ & ( !\row9|div20|FS|Bo~3_combout\ & ( \row8|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row9|div32|FS|Bo~1_combout\ & ( !\row9|div20|FS|Bo~3_combout\ & ( 
-- !\row8|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(21) $ (((!\row8|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011010001001011000011110000111100101101110100100000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row8|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(20),
	datac => \row8|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(21),
	datae => \row9|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row9|div20|FS|ALT_INV_Bo~3_combout\,
	combout => \row9|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y11_N15
\row9|div18|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div18|FS|Bo~0_combout\ = ( \row9|div17|FS|Bo~0_combout\ & ( (!\row8|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(17)) ) ) # ( !\row9|div17|FS|Bo~0_combout\ & ( 
-- (!\row8|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row8|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(17),
	dataf => \row9|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row9|div18|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y11_N21
\row10|div20|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div20|FS|Bo~0_combout\ = ( \row9|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & !\row8|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row9|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & (!\REG_B|q\(18) $ 
-- (!\row9|div18|FS|Bo~0_combout\ $ (!\row8|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010010001000010001001000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(19),
	datac => \row9|div18|FS|ALT_INV_Bo~0_combout\,
	datad => \row8|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row9|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row10|div20|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y11_N18
\row8|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row8|div32|FS|Bo~1_combout\ & ( \row7|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row8|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(18) 
-- $ (!\row7|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row8|div18|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datac => \row7|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row8|div18|FS|ALT_INV_Bo~0_combout\,
	dataf => \row8|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row8|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y11_N0
\row9|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row9|div32|FS|Bo~1_combout\ & ( \row9|div18|FS|Bo~0_combout\ & ( \row8|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row9|div32|FS|Bo~1_combout\ & ( \row9|div18|FS|Bo~0_combout\ & ( !\row8|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(19) $ (((!\row8|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) 
-- # (\REG_B|q\(18))))) ) ) ) # ( \row9|div32|FS|Bo~1_combout\ & ( !\row9|div18|FS|Bo~0_combout\ & ( \row8|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row9|div32|FS|Bo~1_combout\ & ( !\row9|div18|FS|Bo~0_combout\ & 
-- ( !\row8|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(19) $ (((!\row8|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010110111010010000011110000111110110100010010110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row8|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(18),
	datac => \row8|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(19),
	datae => \row9|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row9|div18|FS|ALT_INV_Bo~0_combout\,
	combout => \row9|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y9_N24
\row9|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row9|div32|FS|Bo~1_combout\ & ( \row9|div20|FS|Bo~3_combout\ & ( \row8|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row9|div32|FS|Bo~1_combout\ & ( \row9|div20|FS|Bo~3_combout\ & ( !\row8|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(20)) ) ) ) # ( \row9|div32|FS|Bo~1_combout\ & ( !\row9|div20|FS|Bo~3_combout\ & ( 
-- \row8|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row9|div32|FS|Bo~1_combout\ & ( !\row9|div20|FS|Bo~3_combout\ & ( !\row8|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (\REG_B|q\(20)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111000011110000111100001111111100000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row8|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(20),
	datae => \row9|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row9|div20|FS|ALT_INV_Bo~3_combout\,
	combout => \row9|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y10_N3
\row9|div15|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div15|FS|Bo~3_combout\ = ( !\row9|div15|FS|Bo~2_combout\ & ( !\row9|div15|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row9|div15|FS|ALT_INV_Bo~0_combout\,
	dataf => \row9|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row9|div15|FS|Bo~3_combout\);

-- Location: MLABCELL_X59_Y11_N48
\row9|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row9|div15|FS|Bo~3_combout\ & ( \row9|div32|FS|Bo~1_combout\ & ( \row8|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row9|div15|FS|Bo~3_combout\ & ( \row9|div32|FS|Bo~1_combout\ & ( \row8|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row9|div15|FS|Bo~3_combout\ & ( !\row9|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(16) $ 
-- (!\row8|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(15) & !\row8|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row9|div15|FS|Bo~3_combout\ & ( 
-- !\row9|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(16) $ (!\row8|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row8|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101101001011010010101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(16),
	datab => \REG_B|ALT_INV_q\(15),
	datac => \row8|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row8|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row9|div15|FS|ALT_INV_Bo~3_combout\,
	dataf => \row9|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row9|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y11_N39
\row10|div20|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div20|FS|Bo~1_combout\ = ( \row9|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & \row8|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row9|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & (!\REG_B|q\(18) $ 
-- (!\row9|div18|FS|Bo~0_combout\ $ (\row8|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100010010001000010000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(19),
	datac => \row9|div18|FS|ALT_INV_Bo~0_combout\,
	datad => \row8|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row9|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row10|div20|FS|Bo~1_combout\);

-- Location: MLABCELL_X59_Y11_N45
\row9|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row9|div32|FS|Bo~1_combout\ & ( \row8|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row9|div32|FS|Bo~1_combout\ & ( 
-- !\row8|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row9|div17|FS|Bo~0_combout\ $ (!\REG_B|q\(17))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row8|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row9|div17|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(17),
	dataf => \row9|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row9|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y10_N0
\row9|div13|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div13|FS|Bo~0_combout\ = ( \row9|div12|FS|Bo~0_combout\ & ( (\REG_B|q\(12) & !\row8|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row9|div12|FS|Bo~0_combout\ & ( 
-- (!\row8|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(12),
	datad => \row8|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row9|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row9|div13|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y9_N42
\row10|div15|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div15|FS|Bo~0_combout\ = ( \row9|div13|FS|Bo~0_combout\ & ( \row9|div32|FS|Bo~1_combout\ & ( (!\row8|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(14)) ) ) ) # ( !\row9|div13|FS|Bo~0_combout\ & ( 
-- \row9|div32|FS|Bo~1_combout\ & ( (!\row8|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(14)) ) ) ) # ( \row9|div13|FS|Bo~0_combout\ & ( !\row9|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (!\row8|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row9|div13|FS|Bo~0_combout\ & ( !\row9|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (\row8|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000011000000000011110000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row8|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(14),
	datae => \row9|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row9|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row10|div15|FS|Bo~0_combout\);

-- Location: MLABCELL_X59_Y10_N48
\row9|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row9|div32|FS|Bo~1_combout\ & ( \row8|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row9|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(15) 
-- $ (!\row8|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row9|div15|FS|Bo~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(15),
	datac => \row8|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row9|div15|FS|ALT_INV_Bo~3_combout\,
	dataf => \row9|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row9|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y7_N57
\row8|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row8|div32|FS|Bo~1_combout\ & ( \row7|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row8|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(13) 
-- $ (!\row7|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row8|div13|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datac => \row7|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row8|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row8|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row8|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y7_N6
\row9|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row9|div13|FS|Bo~0_combout\ & ( \row9|div32|FS|Bo~1_combout\ & ( \row8|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row9|div13|FS|Bo~0_combout\ & ( \row9|div32|FS|Bo~1_combout\ & ( \row8|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row9|div13|FS|Bo~0_combout\ & ( !\row9|div32|FS|Bo~1_combout\ & ( 
-- !\row8|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(14) $ (((!\row8|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(13))))) ) ) ) # ( !\row9|div13|FS|Bo~0_combout\ & ( 
-- !\row9|div32|FS|Bo~1_combout\ & ( !\row8|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(14) $ (((\REG_B|q\(13) & !\row8|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001110011100110001100011100100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \row8|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row8|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(14),
	datae => \row9|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row9|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row9|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y7_N36
\row10|div15|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div15|FS|Bo~1_combout\ = ( \row9|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & \row8|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row9|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (!\row8|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row9|div13|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100010010001000010000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(14),
	datac => \row8|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row9|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row9|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row10|div15|FS|Bo~1_combout\);

-- Location: MLABCELL_X59_Y10_N45
\row9|div10|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div10|FS|Bo~3_combout\ = ( !\row9|div10|FS|Bo~2_combout\ & ( !\row9|div10|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row9|div10|FS|ALT_INV_Bo~0_combout\,
	dataf => \row9|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row9|div10|FS|Bo~3_combout\);

-- Location: MLABCELL_X59_Y9_N48
\row9|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row9|div10|FS|Bo~3_combout\ & ( \row9|div32|FS|Bo~1_combout\ & ( \row8|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row9|div10|FS|Bo~3_combout\ & ( \row9|div32|FS|Bo~1_combout\ & ( \row8|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row9|div10|FS|Bo~3_combout\ & ( !\row9|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(11) $ 
-- (!\row8|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row8|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(10))))) ) ) ) # ( !\row9|div10|FS|Bo~3_combout\ & ( 
-- !\row9|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(11) $ (!\row8|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row8|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010011001011001101001011000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(11),
	datab => \row8|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row8|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(10),
	datae => \row9|div10|FS|ALT_INV_Bo~3_combout\,
	dataf => \row9|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row9|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y9_N27
\row9|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row9|div32|FS|Bo~1_combout\ & ( \row8|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row9|div32|FS|Bo~1_combout\ & ( 
-- !\row8|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(12) $ (!\row9|div12|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row8|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(12),
	datad => \row9|div12|FS|ALT_INV_Bo~0_combout\,
	dataf => \row9|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row9|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y10_N51
\row9|div8|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div8|FS|Bo~0_combout\ = ( \row9|div7|FS|Bo~0_combout\ & ( (\REG_B|q\(7) & !\row8|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row9|div7|FS|Bo~0_combout\ & ( 
-- (!\row8|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011111100111111001100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(7),
	datac => \row8|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row9|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row9|div8|FS|Bo~0_combout\);

-- Location: MLABCELL_X59_Y10_N42
\row10|div10|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div10|FS|Bo~0_combout\ = ( \row9|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & !\row8|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row9|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (!\row9|div8|FS|Bo~0_combout\ $ (!\row8|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(9),
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row9|div8|FS|ALT_INV_Bo~0_combout\,
	datad => \row8|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row9|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row10|div10|FS|Bo~0_combout\);

-- Location: LABCELL_X60_Y8_N48
\row9|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row9|div32|FS|Bo~1_combout\ & ( \row8|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row9|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(10) 
-- $ (!\row8|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row9|div10|FS|Bo~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(10),
	datac => \row8|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row9|div10|FS|ALT_INV_Bo~3_combout\,
	dataf => \row9|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row9|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y8_N9
\row8|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row8|div8|FS|Bo~0_combout\ & ( \row8|div32|FS|Bo~1_combout\ & ( \row7|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row8|div8|FS|Bo~0_combout\ & ( \row8|div32|FS|Bo~1_combout\ & ( \row7|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row8|div8|FS|Bo~0_combout\ & ( !\row8|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(8) $ 
-- (\row7|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row8|div8|FS|Bo~0_combout\ & ( !\row8|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(8) $ 
-- (!\row7|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000111100000000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(8),
	datad => \row7|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row8|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row8|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row8|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y8_N48
\row9|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row9|div8|FS|Bo~0_combout\ & ( \row9|div32|FS|Bo~1_combout\ & ( \row8|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row9|div8|FS|Bo~0_combout\ & ( \row9|div32|FS|Bo~1_combout\ & ( \row8|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row9|div8|FS|Bo~0_combout\ & ( !\row9|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ 
-- (!\row8|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row8|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(8))))) ) ) ) # ( !\row9|div8|FS|Bo~0_combout\ & ( 
-- !\row9|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ (!\row8|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(8) & !\row8|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010110011010101001100101100100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(9),
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row8|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row8|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row9|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row9|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row9|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y8_N24
\row10|div10|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div10|FS|Bo~1_combout\ = ( \row9|div8|FS|Bo~0_combout\ & ( \row9|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & \row8|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row9|div8|FS|Bo~0_combout\ & ( 
-- \row9|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & \row8|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row9|div8|FS|Bo~0_combout\ & ( !\row9|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & 
-- (!\row8|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\REG_B|q\(8)))) ) ) ) # ( !\row9|div8|FS|Bo~0_combout\ & ( !\row9|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & 
-- (!\row8|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010100000101000000000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(9),
	datac => \row8|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(8),
	datae => \row9|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row9|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row10|div10|FS|Bo~1_combout\);

-- Location: MLABCELL_X59_Y8_N15
\row9|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row9|div32|FS|Bo~1_combout\ & ( \row8|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row9|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(7) $ 
-- (!\row8|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row9|div7|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(7),
	datac => \row8|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row9|div7|FS|ALT_INV_Bo~0_combout\,
	dataf => \row9|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row9|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y8_N27
\row9|div6|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div6|FS|Bo~0_combout\ = ( \row8|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\REG_B|q\(5)) # ((!\row9|div5|FS|Bo~2_combout\ & !\row9|div5|FS|Bo~0_combout\)) ) ) # ( 
-- !\row8|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\REG_B|q\(5) & (!\row9|div5|FS|Bo~2_combout\ & !\row9|div5|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000011111010101010101111101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datac => \row9|div5|FS|ALT_INV_Bo~2_combout\,
	datad => \row9|div5|FS|ALT_INV_Bo~0_combout\,
	dataf => \row8|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row9|div6|FS|Bo~0_combout\);

-- Location: MLABCELL_X59_Y8_N30
\row9|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row9|div32|FS|Bo~1_combout\ & ( \row8|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row9|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(6) $ 
-- (!\row9|div6|FS|Bo~0_combout\ $ (!\row8|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(6),
	datac => \row9|div6|FS|ALT_INV_Bo~0_combout\,
	datad => \row8|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row9|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row9|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y10_N42
\row9|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row9|div32|FS|Bo~1_combout\ & ( \row8|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row9|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(5) $ 
-- (!\row8|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row9|div5|FS|Bo~2_combout\) # (\row9|div5|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110110010010011011011001001001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row9|div5|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(5),
	datac => \row9|div5|FS|ALT_INV_Bo~2_combout\,
	datad => \row8|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row9|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row9|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y8_N30
\row9|div3|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div3|FS|Bo~0_combout\ = ( \row8|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(2) & \row9|div2|FS|Bo~0_combout\) ) ) # ( !\row8|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- (\row9|div2|FS|Bo~0_combout\) # (\REG_B|q\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(2),
	datad => \row9|div2|FS|ALT_INV_Bo~0_combout\,
	dataf => \row8|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row9|div3|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y6_N39
\row10|div5|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div5|FS|Bo~0_combout\ = ( \row9|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & !\row8|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row9|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row8|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row9|div3|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row8|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row9|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row9|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row10|div5|FS|Bo~0_combout\);

-- Location: LABCELL_X57_Y6_N9
\row8|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row8|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row8|div3|FS|Bo~0_combout\ & ( \row8|div32|FS|Bo~1_combout\ & ( \row7|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row8|div3|FS|Bo~0_combout\ & ( \row8|div32|FS|Bo~1_combout\ & ( \row7|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row8|div3|FS|Bo~0_combout\ & ( !\row8|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(3) $ 
-- (\row7|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row8|div3|FS|Bo~0_combout\ & ( !\row8|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(3) $ 
-- (!\row7|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000111100000000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(3),
	datad => \row7|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row8|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row8|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row8|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y6_N42
\row9|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row8|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row9|div32|FS|Bo~1_combout\ & ( 
-- \row8|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row8|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row9|div32|FS|Bo~1_combout\ & ( 
-- \row8|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row8|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row9|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ 
-- (!\row8|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(3) & \row9|div3|FS|Bo~0_combout\)))) ) ) ) # ( !\row8|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row9|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ (!\row8|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row9|div3|FS|Bo~0_combout\) # (\REG_B|q\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110101010010101010101101010100100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row9|div3|FS|ALT_INV_Bo~0_combout\,
	datad => \row8|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row8|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row9|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row9|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y9_N54
\row10|div5|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div5|FS|Bo~1_combout\ = ( \row9|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & \row8|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row9|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row9|div3|FS|Bo~0_combout\ $ (\row8|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row9|div3|FS|ALT_INV_Bo~0_combout\,
	datad => \row8|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row9|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row10|div5|FS|Bo~1_combout\);

-- Location: LABCELL_X60_Y9_N12
\row9|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row8|div32|FS|Bo~1_combout\ & ( \row9|div32|FS|Bo~1_combout\ & ( \REG_A|q\(24) ) ) ) # ( !\row8|div32|FS|Bo~1_combout\ & ( \row9|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(0) 
-- $ (!\REG_A|q\(24)) ) ) ) # ( \row8|div32|FS|Bo~1_combout\ & ( !\row9|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(1) $ (!\REG_A|q\(24) $ (((\REG_B|q\(0) & !\REG_A|q\(23))))) ) ) ) # ( !\row8|div32|FS|Bo~1_combout\ & ( !\row9|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(1) $ (!\REG_A|q\(24) $ (((\REG_B|q\(0) & \REG_A|q\(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011010101001011001011001101000110011110011000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(1),
	datab => \REG_B|ALT_INV_q\(0),
	datac => \REG_A|ALT_INV_q\(23),
	datad => \REG_A|ALT_INV_q\(24),
	datae => \row8|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row9|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row9|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: IOIBUF_X58_Y0_N58
\Ain[22]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(22),
	o => \Ain[22]~input_o\);

-- Location: FF_X60_Y9_N17
\REG_A|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[22]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(22));

-- Location: LABCELL_X60_Y9_N3
\row10|div2|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div2|FS|Bo~0_combout\ = ( \REG_B|q\(0) & ( (!\REG_B|q\(1) & (!\REG_A|q\(22) & (!\REG_A|q\(23) $ (!\row9|div32|FS|Bo~1_combout\)))) # (\REG_B|q\(1) & ((!\REG_A|q\(22)) # (!\REG_A|q\(23) $ (!\row9|div32|FS|Bo~1_combout\)))) ) ) # ( !\REG_B|q\(0) & ( 
-- (\REG_B|q\(1) & !\REG_A|q\(23)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001110001110101000111000111010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(1),
	datab => \REG_A|ALT_INV_q\(23),
	datac => \REG_A|ALT_INV_q\(22),
	datad => \row9|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \REG_B|ALT_INV_q\(0),
	combout => \row10|div2|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y6_N48
\row9|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row9|div32|FS|Bo~1_combout\ & ( \row8|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row9|div32|FS|Bo~1_combout\ & ( 
-- !\row9|div2|FS|Bo~0_combout\ $ (!\REG_B|q\(2) $ (\row8|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row9|div2|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(2),
	datad => \row8|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row9|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row9|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y9_N30
\row10|div5|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div5|FS|Bo~2_combout\ = ( \row10|div2|FS|Bo~0_combout\ & ( \row9|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(3) & (!\row10|div5|FS|Bo~1_combout\ & 
-- ((!\row9|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(2))))) ) ) ) # ( !\row10|div2|FS|Bo~0_combout\ & ( \row9|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(3) & 
-- (\REG_B|q\(2) & (!\row10|div5|FS|Bo~1_combout\ & !\row9|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row10|div2|FS|Bo~0_combout\ & ( 
-- !\row9|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row10|div5|FS|Bo~1_combout\ & (((!\row9|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(2))) # (\REG_B|q\(3)))) ) ) ) # ( 
-- !\row10|div2|FS|Bo~0_combout\ & ( !\row9|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row10|div5|FS|Bo~1_combout\ & (((\REG_B|q\(2) & !\row9|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\REG_B|q\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000001010000111100000111000000010000000000000101000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(2),
	datac => \row10|div5|FS|ALT_INV_Bo~1_combout\,
	datad => \row9|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row10|div2|FS|ALT_INV_Bo~0_combout\,
	dataf => \row9|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row10|div5|FS|Bo~2_combout\);

-- Location: LABCELL_X60_Y9_N24
\row10|div7|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div7|FS|Bo~0_combout\ = ( \row9|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row10|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(5) & ((!\REG_B|q\(6)) # 
-- (\row9|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(5) & (!\REG_B|q\(6) & \row9|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row9|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row10|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & \row9|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row9|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row10|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & ((!\REG_B|q\(5)) # ((!\row10|div5|FS|Bo~0_combout\) # 
-- (\row9|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(6) & (\row9|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(5)) # (!\row10|div5|FS|Bo~0_combout\)))) ) ) ) # ( 
-- !\row9|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row10|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & (((!\REG_B|q\(5) & !\row10|div5|FS|Bo~0_combout\)) # 
-- (\row9|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(6) & (!\REG_B|q\(5) & (\row9|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row10|div5|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111000001100110011111000111000001100000011001000111010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datab => \REG_B|ALT_INV_q\(6),
	datac => \row9|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row10|div5|FS|ALT_INV_Bo~0_combout\,
	datae => \row9|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row10|div5|FS|ALT_INV_Bo~2_combout\,
	combout => \row10|div7|FS|Bo~0_combout\);

-- Location: LABCELL_X60_Y9_N42
\row10|div10|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div10|FS|Bo~2_combout\ = ( \row9|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row10|div7|FS|Bo~0_combout\ & ( (\REG_B|q\(8) & (!\row10|div10|FS|Bo~1_combout\ & 
-- !\row9|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row9|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row10|div7|FS|Bo~0_combout\ & ( (!\row10|div10|FS|Bo~1_combout\ & 
-- ((!\REG_B|q\(8) & (\REG_B|q\(7) & !\row9|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(8) & ((!\row9|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7)))))) ) ) ) # ( 
-- \row9|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row10|div7|FS|Bo~0_combout\ & ( (!\row10|div10|FS|Bo~1_combout\ & ((!\REG_B|q\(8) & (\REG_B|q\(7) & 
-- !\row9|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(8) & ((!\row9|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7)))))) ) ) ) # ( 
-- !\row9|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row10|div7|FS|Bo~0_combout\ & ( (!\row10|div10|FS|Bo~1_combout\ & ((!\row9|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(8)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110001000100010011000000010001001100000001000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \row10|div10|FS|ALT_INV_Bo~1_combout\,
	datac => \REG_B|ALT_INV_q\(7),
	datad => \row9|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row9|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row10|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row10|div10|FS|Bo~2_combout\);

-- Location: LABCELL_X60_Y9_N18
\row10|div12|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div12|FS|Bo~0_combout\ = ( \row9|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row10|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & ((!\REG_B|q\(10)) # 
-- (\row9|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(11) & (!\REG_B|q\(10) & \row9|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row9|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row10|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & \row9|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row9|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row10|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & ((!\REG_B|q\(10)) # ((!\row10|div10|FS|Bo~0_combout\) # 
-- (\row9|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(11) & (\row9|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(10)) # (!\row10|div10|FS|Bo~0_combout\)))) ) ) ) # ( 
-- !\row9|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row10|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & (((!\REG_B|q\(10) & !\row10|div10|FS|Bo~0_combout\)) # 
-- (\row9|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(11) & (!\REG_B|q\(10) & (!\row10|div10|FS|Bo~0_combout\ & \row9|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011101010101010001111111000000000101010101000100011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(11),
	datab => \REG_B|ALT_INV_q\(10),
	datac => \row10|div10|FS|ALT_INV_Bo~0_combout\,
	datad => \row9|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row9|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row10|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row10|div12|FS|Bo~0_combout\);

-- Location: LABCELL_X60_Y9_N6
\row10|div15|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div15|FS|Bo~2_combout\ = ( \row9|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row10|div12|FS|Bo~0_combout\ & ( (\REG_B|q\(12) & (\REG_B|q\(13) & (!\row10|div15|FS|Bo~1_combout\ & 
-- !\row9|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row9|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row10|div12|FS|Bo~0_combout\ & ( (!\row10|div15|FS|Bo~1_combout\ & 
-- (((\REG_B|q\(12) & !\row9|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(13)))) ) ) ) # ( \row9|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row10|div12|FS|Bo~0_combout\ & ( 
-- (\REG_B|q\(13) & (!\row10|div15|FS|Bo~1_combout\ & ((!\row9|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12))))) ) ) ) # ( !\row9|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row10|div12|FS|Bo~0_combout\ & ( (!\row10|div15|FS|Bo~1_combout\ & (((!\row9|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(13))) # (\REG_B|q\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001110000001100000001000001110000001100000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row10|div15|FS|ALT_INV_Bo~1_combout\,
	datad => \row9|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row9|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row10|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row10|div15|FS|Bo~2_combout\);

-- Location: LABCELL_X60_Y9_N48
\row10|div17|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div17|FS|Bo~0_combout\ = ( \row9|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row10|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & ((!\REG_B|q\(15)) # 
-- (\row9|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(16) & (!\REG_B|q\(15) & \row9|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row9|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row10|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & \row9|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row9|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row10|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & ((!\row10|div15|FS|Bo~0_combout\) # ((!\REG_B|q\(15)) # 
-- (\row9|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(16) & (\row9|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row10|div15|FS|Bo~0_combout\) # (!\REG_B|q\(15))))) ) ) ) # ( 
-- !\row9|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row10|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & (((!\row10|div15|FS|Bo~0_combout\ & !\REG_B|q\(15))) # 
-- (\row9|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(16) & (!\row10|div15|FS|Bo~0_combout\ & (!\REG_B|q\(15) & \row9|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011101010101010001111111000000000101010101010000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(16),
	datab => \row10|div15|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(15),
	datad => \row9|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row9|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row10|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row10|div17|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y11_N6
\row10|div20|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div20|FS|Bo~2_combout\ = ( \row9|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row10|div17|FS|Bo~0_combout\ & ( (\REG_B|q\(18) & (\REG_B|q\(17) & 
-- (!\row9|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row10|div20|FS|Bo~1_combout\))) ) ) ) # ( !\row9|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row10|div17|FS|Bo~0_combout\ & ( 
-- (!\row10|div20|FS|Bo~1_combout\ & (((\REG_B|q\(17) & !\row9|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(18)))) ) ) ) # ( \row9|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row10|div17|FS|Bo~0_combout\ & ( (\REG_B|q\(18) & (!\row10|div20|FS|Bo~1_combout\ & ((!\row9|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17))))) ) ) ) # ( 
-- !\row9|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row10|div17|FS|Bo~0_combout\ & ( (!\row10|div20|FS|Bo~1_combout\ & (((!\row9|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(17))) # (\REG_B|q\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011100000000010100010000000001110101000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(17),
	datac => \row9|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row10|div20|FS|ALT_INV_Bo~1_combout\,
	datae => \row9|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row10|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row10|div20|FS|Bo~2_combout\);

-- Location: LABCELL_X63_Y11_N12
\row10|div22|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div22|FS|Bo~0_combout\ = ( \row9|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row10|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21)) # ((!\REG_B|q\(20) & 
-- \row9|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row9|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row10|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(20) & 
-- (\row9|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(21))) ) ) ) # ( \row9|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row10|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21)) # 
-- ((!\row10|div20|FS|Bo~0_combout\ & ((!\REG_B|q\(20)) # (\row9|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\row10|div20|FS|Bo~0_combout\ & (!\REG_B|q\(20) & 
-- \row9|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row9|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row10|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & 
-- ((!\row10|div20|FS|Bo~0_combout\ & ((!\REG_B|q\(20)) # (\row9|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\row10|div20|FS|Bo~0_combout\ & (!\REG_B|q\(20) & 
-- \row9|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111000000000111111111000111000001100000000001111111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row10|div20|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(20),
	datac => \row9|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(21),
	datae => \row9|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row10|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row10|div22|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y11_N48
\row10|div25|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div25|FS|Bo~2_combout\ = ( \row9|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row10|div22|FS|Bo~0_combout\ & ( (!\row10|div25|FS|Bo~1_combout\ & 
-- (!\row9|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(23))) ) ) ) # ( !\row9|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row10|div22|FS|Bo~0_combout\ & ( 
-- (!\row10|div25|FS|Bo~1_combout\ & ((!\REG_B|q\(22) & (!\row9|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(23))) # (\REG_B|q\(22) & 
-- ((!\row9|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(23)))))) ) ) ) # ( \row9|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row10|div22|FS|Bo~0_combout\ & ( 
-- (!\row10|div25|FS|Bo~1_combout\ & ((!\REG_B|q\(22) & (!\row9|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(23))) # (\REG_B|q\(22) & 
-- ((!\row9|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(23)))))) ) ) ) # ( !\row9|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row10|div22|FS|Bo~0_combout\ & ( 
-- (!\row10|div25|FS|Bo~1_combout\ & ((!\row9|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010101010001000001010001000100000101000100000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row10|div25|FS|ALT_INV_Bo~1_combout\,
	datab => \REG_B|ALT_INV_q\(22),
	datac => \row9|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(23),
	datae => \row9|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row10|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row10|div25|FS|Bo~2_combout\);

-- Location: LABCELL_X63_Y10_N18
\row10|div27|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div27|FS|Bo~0_combout\ = ( \row9|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row10|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26)) # ((!\REG_B|q\(25) & 
-- \row9|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row9|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row10|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & (!\REG_B|q\(25) & 
-- \row9|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \row9|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row10|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26)) # ((!\REG_B|q\(25) & 
-- ((!\row10|div25|FS|Bo~0_combout\) # (\row9|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(25) & (\row9|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row10|div25|FS|Bo~0_combout\))) ) ) ) # ( !\row9|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row10|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & ((!\REG_B|q\(25) & ((!\row10|div25|FS|Bo~0_combout\) # 
-- (\row9|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(25) & (\row9|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row10|div25|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101000001000111011111010111000001000000010001010111010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(26),
	datab => \REG_B|ALT_INV_q\(25),
	datac => \row9|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row10|div25|FS|ALT_INV_Bo~0_combout\,
	datae => \row9|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row10|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row10|div27|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y10_N6
\row10|div30|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div30|FS|Bo~2_combout\ = ( !\row10|div30|FS|Bo~1_combout\ & ( \row10|div27|FS|Bo~0_combout\ & ( (!\REG_B|q\(28) & (\REG_B|q\(27) & (!\row9|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row9|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(28) & ((!\row9|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(27) & 
-- !\row9|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row10|div30|FS|Bo~1_combout\ & ( !\row10|div27|FS|Bo~0_combout\ & ( (!\REG_B|q\(28) & 
-- (!\row9|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row9|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27))))) # (\REG_B|q\(28) & 
-- (((!\row9|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row9|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(27)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010101110001000000000000000001110001010100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datab => \REG_B|ALT_INV_q\(27),
	datac => \row9|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row9|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row10|div30|FS|ALT_INV_Bo~1_combout\,
	dataf => \row10|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row10|div30|FS|Bo~2_combout\);

-- Location: LABCELL_X62_Y10_N3
\row10|div32|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div32|FS|Bo~1_combout\ = ( \row9|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row10|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\REG_B|q\(30)) # (!\row10|div32|FS|Bo~0_combout\))) # (\REG_B|q\(31) & 
-- (!\REG_B|q\(30) & !\row10|div32|FS|Bo~0_combout\)) ) ) ) # ( !\row9|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row10|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & !\row10|div32|FS|Bo~0_combout\) ) ) ) # ( 
-- \row9|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row10|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\row10|div30|FS|Bo~0_combout\) # ((!\REG_B|q\(30)) # (!\row10|div32|FS|Bo~0_combout\)))) # (\REG_B|q\(31) & 
-- (!\row10|div32|FS|Bo~0_combout\ & ((!\row10|div30|FS|Bo~0_combout\) # (!\REG_B|q\(30))))) ) ) ) # ( !\row9|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row10|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & 
-- ((!\row10|div32|FS|Bo~0_combout\) # ((!\row10|div30|FS|Bo~0_combout\ & !\REG_B|q\(30))))) # (\REG_B|q\(31) & (!\row10|div30|FS|Bo~0_combout\ & (!\REG_B|q\(30) & !\row10|div32|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101010000000111111101010100010101010000000001111101010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datab => \row10|div30|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(30),
	datad => \row10|div32|FS|ALT_INV_Bo~0_combout\,
	datae => \row9|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row10|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row10|div32|FS|Bo~1_combout\);

-- Location: LABCELL_X62_Y9_N57
\row10|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row10|div27|FS|Bo~0_combout\ & ( !\row9|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(27)) # 
-- (\row10|div32|FS|Bo~1_combout\))) ) ) # ( !\row10|div27|FS|Bo~0_combout\ & ( !\row9|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(27)) # (\row10|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000111111110000000011111100001100111100110000110011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row10|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \REG_B|ALT_INV_q\(27),
	datad => \row9|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row10|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row10|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y10_N12
\row10|div25|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div25|FS|Bo~3_combout\ = ( !\row10|div25|FS|Bo~2_combout\ & ( !\row10|div25|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row10|div25|FS|ALT_INV_Bo~0_combout\,
	dataf => \row10|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row10|div25|FS|Bo~3_combout\);

-- Location: LABCELL_X63_Y10_N6
\row10|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row9|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row10|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row9|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row10|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(26) $ (((!\REG_B|q\(25) & (!\row9|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row10|div25|FS|Bo~3_combout\)) # (\REG_B|q\(25) & ((!\row9|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row10|div25|FS|Bo~3_combout\))))) ) ) ) # ( 
-- !\row9|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row10|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(26) $ (((!\REG_B|q\(25) & ((\row10|div25|FS|Bo~3_combout\) # 
-- (\row9|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(25) & (\row9|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row10|div25|FS|Bo~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010011001100101010110011001101000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(26),
	datab => \REG_B|ALT_INV_q\(25),
	datac => \row9|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row10|div25|FS|ALT_INV_Bo~3_combout\,
	datae => \row9|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row10|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row10|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y9_N51
\row10|div23|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div23|FS|Bo~0_combout\ = ( \row9|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(22) & !\row10|div22|FS|Bo~0_combout\) ) ) # ( 
-- !\row9|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row10|div22|FS|Bo~0_combout\) # (\REG_B|q\(22)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(22),
	datad => \row10|div22|FS|ALT_INV_Bo~0_combout\,
	dataf => \row9|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row10|div23|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y9_N39
\row11|div25|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div25|FS|Bo~0_combout\ = ( \row10|div23|FS|Bo~0_combout\ & ( (\REG_B|q\(24) & (!\row9|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(23) & !\row10|div32|FS|Bo~1_combout\))))) ) ) # ( 
-- !\row10|div23|FS|Bo~0_combout\ & ( (\REG_B|q\(24) & (!\row9|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(23) & !\row10|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100110000001000010011000000010010001100000001001000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \REG_B|ALT_INV_q\(24),
	datac => \row9|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row10|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row10|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row11|div25|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y10_N3
\row10|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row10|div32|FS|Bo~1_combout\ & ( \row9|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row10|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(25) $ (!\row10|div25|FS|Bo~3_combout\ $ (!\row9|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(25),
	datac => \row10|div25|FS|ALT_INV_Bo~3_combout\,
	datad => \row9|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row10|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row10|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y9_N36
\row9|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row9|div32|FS|Bo~1_combout\ & ( \row8|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row9|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(23) 
-- $ (!\row9|div23|FS|Bo~0_combout\ $ (\row8|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datac => \row9|div23|FS|ALT_INV_Bo~0_combout\,
	datad => \row8|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row9|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row9|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y9_N42
\row10|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row10|div32|FS|Bo~1_combout\ & ( \row10|div23|FS|Bo~0_combout\ & ( \row9|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row10|div32|FS|Bo~1_combout\ & ( \row10|div23|FS|Bo~0_combout\ & ( !\REG_B|q\(24) $ (!\row9|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((!\row9|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(23))))) ) ) ) # ( \row10|div32|FS|Bo~1_combout\ & ( !\row10|div23|FS|Bo~0_combout\ & ( 
-- \row9|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row10|div32|FS|Bo~1_combout\ & ( !\row10|div23|FS|Bo~0_combout\ & ( !\REG_B|q\(24) $ 
-- (!\row9|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(23) & !\row9|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100100111100000011110000111111000011011010010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \REG_B|ALT_INV_q\(24),
	datac => \row9|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row9|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row10|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row10|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row10|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y9_N3
\row10|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row10|div22|FS|Bo~0_combout\ & ( !\row9|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(22)) # 
-- (\row10|div32|FS|Bo~1_combout\))) ) ) # ( !\row10|div22|FS|Bo~0_combout\ & ( !\row9|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(22)) # (\row10|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101010101101001010101010101010101101001010101010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row9|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row10|div32|FS|ALT_INV_Bo~1_combout\,
	datad => \REG_B|ALT_INV_q\(22),
	dataf => \row10|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row10|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y9_N48
\row11|div25|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div25|FS|Bo~1_combout\ = ( \row10|div23|FS|Bo~0_combout\ & ( (!\REG_B|q\(24) & (!\row9|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row10|div32|FS|Bo~1_combout\) # (\REG_B|q\(23)))))) ) ) # ( 
-- !\row10|div23|FS|Bo~0_combout\ & ( (!\REG_B|q\(24) & (!\row9|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(23)) # (\row10|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000100010001010000010001010000010001000101000001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	datab => \row9|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(23),
	datad => \row10|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row10|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row11|div25|FS|Bo~1_combout\);

-- Location: LABCELL_X63_Y11_N57
\row10|div20|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div20|FS|Bo~3_combout\ = ( !\row10|div20|FS|Bo~2_combout\ & ( !\row10|div20|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row10|div20|FS|ALT_INV_Bo~0_combout\,
	dataf => \row10|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row10|div20|FS|Bo~3_combout\);

-- Location: LABCELL_X63_Y9_N54
\row10|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row10|div32|FS|Bo~1_combout\ & ( \row10|div20|FS|Bo~3_combout\ & ( \row9|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row10|div32|FS|Bo~1_combout\ & ( \row10|div20|FS|Bo~3_combout\ & ( !\REG_B|q\(21) $ (!\row9|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(20) & 
-- !\row9|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( \row10|div32|FS|Bo~1_combout\ & ( !\row10|div20|FS|Bo~3_combout\ & ( \row9|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row10|div32|FS|Bo~1_combout\ & ( !\row10|div20|FS|Bo~3_combout\ & ( !\REG_B|q\(21) $ (!\row9|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((!\row9|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010011001011001000000001111111101100101100110100000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(21),
	datab => \REG_B|ALT_INV_q\(20),
	datac => \row9|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row9|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row10|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row10|div20|FS|ALT_INV_Bo~3_combout\,
	combout => \row10|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y8_N36
\row10|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row10|div32|FS|Bo~1_combout\ & ( \row9|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row10|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(20) $ (!\row10|div20|FS|Bo~3_combout\ $ (!\row9|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(20),
	datac => \row10|div20|FS|ALT_INV_Bo~3_combout\,
	datad => \row9|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row10|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row10|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y11_N24
\row9|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row9|div32|FS|Bo~1_combout\ & ( \row8|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row9|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(18) 
-- $ (!\row8|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row9|div18|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datac => \row8|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row9|div18|FS|ALT_INV_Bo~0_combout\,
	dataf => \row9|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row9|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y7_N57
\row10|div18|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div18|FS|Bo~0_combout\ = ( \row10|div17|FS|Bo~0_combout\ & ( (!\row9|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(17)) ) ) # ( !\row10|div17|FS|Bo~0_combout\ & ( 
-- (!\row9|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row9|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(17),
	dataf => \row10|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row10|div18|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y7_N6
\row10|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row10|div18|FS|Bo~0_combout\ & ( \row10|div32|FS|Bo~1_combout\ & ( \row9|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row10|div18|FS|Bo~0_combout\ & ( \row10|div32|FS|Bo~1_combout\ & ( \row9|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row10|div18|FS|Bo~0_combout\ & ( !\row10|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(19) $ 
-- (!\row9|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row9|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(18))))) ) ) ) # ( !\row10|div18|FS|Bo~0_combout\ & ( 
-- !\row10|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(19) $ (!\row9|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(18) & !\row9|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001110011100110001100011100100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(19),
	datac => \row9|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row9|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row10|div18|FS|ALT_INV_Bo~0_combout\,
	dataf => \row10|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row10|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y7_N36
\row11|div20|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div20|FS|Bo~0_combout\ = ( \row10|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & !\row9|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row10|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & (!\REG_B|q\(18) $ 
-- (!\row9|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row10|div18|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010010001000010001001000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(19),
	datac => \row9|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row10|div18|FS|ALT_INV_Bo~0_combout\,
	dataf => \row10|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row11|div20|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y7_N36
\row11|div20|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div20|FS|Bo~1_combout\ = ( \row10|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & \row9|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row10|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & (!\REG_B|q\(18) $ 
-- (!\row10|div18|FS|Bo~0_combout\ $ (\row9|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(19),
	datab => \REG_B|ALT_INV_q\(18),
	datac => \row10|div18|FS|ALT_INV_Bo~0_combout\,
	datad => \row9|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row10|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row11|div20|FS|Bo~1_combout\);

-- Location: LABCELL_X61_Y7_N9
\row10|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row10|div32|FS|Bo~1_combout\ & ( \row9|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row10|div32|FS|Bo~1_combout\ & ( 
-- !\row9|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(17) $ (!\row10|div17|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row9|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(17),
	datad => \row10|div17|FS|ALT_INV_Bo~0_combout\,
	dataf => \row10|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row10|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y9_N0
\row10|div15|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div15|FS|Bo~3_combout\ = ( !\row10|div15|FS|Bo~2_combout\ & ( !\row10|div15|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row10|div15|FS|ALT_INV_Bo~0_combout\,
	dataf => \row10|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row10|div15|FS|Bo~3_combout\);

-- Location: LABCELL_X61_Y9_N9
\row10|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row9|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row10|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row9|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row10|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(16) $ (((!\REG_B|q\(15) & (!\row10|div15|FS|Bo~3_combout\ & 
-- !\row9|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(15) & ((!\row10|div15|FS|Bo~3_combout\) # (!\row9|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))))) ) ) ) # ( 
-- !\row9|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row10|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(16) $ (((!\REG_B|q\(15) & ((\row9|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\row10|div15|FS|Bo~3_combout\))) # (\REG_B|q\(15) & (\row10|div15|FS|Bo~3_combout\ & \row9|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010011001100101010110011001101000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(16),
	datab => \REG_B|ALT_INV_q\(15),
	datac => \row10|div15|FS|ALT_INV_Bo~3_combout\,
	datad => \row9|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row9|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row10|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row10|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y9_N39
\row10|div13|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div13|FS|Bo~0_combout\ = ( \row10|div12|FS|Bo~0_combout\ & ( (\REG_B|q\(12) & !\row9|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row10|div12|FS|Bo~0_combout\ & ( 
-- (!\row9|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101111111110101010101010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datad => \row9|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row10|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row10|div13|FS|Bo~0_combout\);

-- Location: LABCELL_X60_Y8_N18
\row11|div15|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div15|FS|Bo~0_combout\ = ( \row10|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & !\row9|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row10|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (!\row9|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row10|div13|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row9|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row10|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row10|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row11|div15|FS|Bo~0_combout\);

-- Location: LABCELL_X60_Y7_N24
\row10|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row10|div32|FS|Bo~1_combout\ & ( \row9|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row10|div32|FS|Bo~1_combout\ & ( 
-- !\row9|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(15) $ (!\row10|div15|FS|Bo~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row9|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(15),
	datad => \row10|div15|FS|ALT_INV_Bo~3_combout\,
	dataf => \row10|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row10|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y7_N3
\row9|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row9|div32|FS|Bo~1_combout\ & ( \row8|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row9|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(13) 
-- $ (!\row8|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row9|div13|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row8|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row9|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row9|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row9|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y7_N18
\row10|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row10|div13|FS|Bo~0_combout\ & ( \row10|div32|FS|Bo~1_combout\ & ( \row9|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row10|div13|FS|Bo~0_combout\ & ( \row10|div32|FS|Bo~1_combout\ & ( \row9|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row10|div13|FS|Bo~0_combout\ & ( !\row10|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ 
-- (!\row9|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row9|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(13))))) ) ) ) # ( !\row10|div13|FS|Bo~0_combout\ & ( 
-- !\row10|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ (!\row9|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(13) & !\row9|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101011010101001010110100100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row9|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row9|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row10|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row10|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row10|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y8_N3
\row11|div15|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div15|FS|Bo~1_combout\ = ( \row10|div13|FS|Bo~0_combout\ & ( \row10|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & \row9|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row10|div13|FS|Bo~0_combout\ & ( 
-- \row10|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & \row9|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row10|div13|FS|Bo~0_combout\ & ( !\row10|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (\row9|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row10|div13|FS|Bo~0_combout\ & ( !\row10|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (!\row9|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010100000101000000000101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datac => \REG_B|ALT_INV_q\(13),
	datad => \row9|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row10|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row10|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row11|div15|FS|Bo~1_combout\);

-- Location: LABCELL_X60_Y9_N36
\row10|div10|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div10|FS|Bo~3_combout\ = ( !\row10|div10|FS|Bo~2_combout\ & ( !\row10|div10|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row10|div10|FS|ALT_INV_Bo~0_combout\,
	dataf => \row10|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row10|div10|FS|Bo~3_combout\);

-- Location: LABCELL_X60_Y8_N36
\row10|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row10|div10|FS|Bo~3_combout\ & ( \row10|div32|FS|Bo~1_combout\ & ( \row9|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row10|div10|FS|Bo~3_combout\ & ( \row10|div32|FS|Bo~1_combout\ & ( \row9|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row10|div10|FS|Bo~3_combout\ & ( !\row10|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(11) $ 
-- (!\row9|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(10) & !\row9|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row10|div10|FS|Bo~3_combout\ & ( 
-- !\row10|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(11) $ (!\row9|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row9|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001101101001011010010011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datab => \REG_B|ALT_INV_q\(11),
	datac => \row9|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row9|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row10|div10|FS|ALT_INV_Bo~3_combout\,
	dataf => \row10|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row10|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y9_N12
\row10|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row10|div32|FS|Bo~1_combout\ & ( \row9|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row10|div32|FS|Bo~1_combout\ & ( 
-- !\row10|div12|FS|Bo~0_combout\ $ (!\row9|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(12))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row10|div12|FS|ALT_INV_Bo~0_combout\,
	datac => \row9|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(12),
	dataf => \row10|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row10|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y8_N3
\row10|div8|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div8|FS|Bo~0_combout\ = ( \row10|div7|FS|Bo~0_combout\ & ( (!\row9|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(7)) ) ) # ( !\row10|div7|FS|Bo~0_combout\ & ( 
-- (!\row9|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row9|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(7),
	dataf => \row10|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row10|div8|FS|Bo~0_combout\);

-- Location: MLABCELL_X59_Y8_N45
\row9|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row9|div8|FS|Bo~0_combout\ & ( !\row8|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row9|div32|FS|Bo~1_combout\) # (\REG_B|q\(8)))) ) ) 
-- # ( !\row9|div8|FS|Bo~0_combout\ & ( !\row8|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(8)) # (\row9|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101000001111010110100000111110100101000011111010010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datac => \row8|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row9|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row9|div8|FS|ALT_INV_Bo~0_combout\,
	combout => \row9|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y8_N48
\row10|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row9|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row10|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row9|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row10|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ (((!\REG_B|q\(8) & (!\row9|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row10|div8|FS|Bo~0_combout\)) # (\REG_B|q\(8) & ((!\row9|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row10|div8|FS|Bo~0_combout\))))) ) ) ) # ( 
-- !\row9|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row10|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ (((!\REG_B|q\(8) & ((!\row10|div8|FS|Bo~0_combout\) # 
-- (\row9|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(8) & (\row9|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row10|div8|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110110110010101100100100110100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \row9|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row10|div8|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(9),
	datae => \row9|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row10|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row10|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y8_N12
\row11|div10|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div10|FS|Bo~0_combout\ = ( \row10|div8|FS|Bo~0_combout\ & ( \row10|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & !\row9|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row10|div8|FS|Bo~0_combout\ & ( 
-- \row10|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & !\row9|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row10|div8|FS|Bo~0_combout\ & ( !\row10|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & 
-- (!\row9|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(8)))) ) ) ) # ( !\row10|div8|FS|Bo~0_combout\ & ( !\row10|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & 
-- (!\row9|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\REG_B|q\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000101000001010101000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(9),
	datac => \row9|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(8),
	datae => \row10|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row10|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row11|div10|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y8_N36
\row10|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row10|div10|FS|Bo~3_combout\ & ( \row10|div32|FS|Bo~1_combout\ & ( \row9|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row10|div10|FS|Bo~3_combout\ & ( \row10|div32|FS|Bo~1_combout\ & ( \row9|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row10|div10|FS|Bo~3_combout\ & ( !\row10|div32|FS|Bo~1_combout\ & ( 
-- !\row9|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(10)) ) ) ) # ( !\row10|div10|FS|Bo~3_combout\ & ( !\row10|div32|FS|Bo~1_combout\ & ( 
-- !\row9|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\REG_B|q\(10)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111000011111111000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row9|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(10),
	datae => \row10|div10|FS|ALT_INV_Bo~3_combout\,
	dataf => \row10|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row10|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y6_N12
\row10|div6|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div6|FS|Bo~0_combout\ = ( \row10|div5|FS|Bo~0_combout\ & ( (\row9|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(5)) ) ) # ( !\row10|div5|FS|Bo~0_combout\ & ( 
-- (!\row9|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(5) & !\row10|div5|FS|Bo~2_combout\)) # (\row9|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(5)) # 
-- (!\row10|div5|FS|Bo~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001100110000111100110011000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row9|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(5),
	datad => \row10|div5|FS|ALT_INV_Bo~2_combout\,
	dataf => \row10|div5|FS|ALT_INV_Bo~0_combout\,
	combout => \row10|div6|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y6_N51
\row10|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row10|div32|FS|Bo~1_combout\ & ( \row9|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row10|div32|FS|Bo~1_combout\ & ( 
-- !\row9|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row10|div6|FS|Bo~0_combout\ $ (!\REG_B|q\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row9|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row10|div6|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(6),
	dataf => \row10|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row10|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y8_N42
\row11|div10|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div10|FS|Bo~1_combout\ = ( \row10|div32|FS|Bo~1_combout\ & ( (\row9|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(9)) ) ) # ( !\row10|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (!\row9|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row10|div8|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110000010010000011000001001000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \row9|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(9),
	datad => \row10|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row10|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row11|div10|FS|Bo~1_combout\);

-- Location: MLABCELL_X59_Y8_N33
\row10|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row10|div32|FS|Bo~1_combout\ & ( \row9|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row10|div32|FS|Bo~1_combout\ & ( 
-- !\row10|div7|FS|Bo~0_combout\ $ (!\row9|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row10|div7|FS|ALT_INV_Bo~0_combout\,
	datac => \row9|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(7),
	dataf => \row10|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row10|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y9_N57
\row10|div3|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div3|FS|Bo~0_combout\ = ( \row9|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(2) & \row10|div2|FS|Bo~0_combout\) ) ) # ( !\row9|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- (\row10|div2|FS|Bo~0_combout\) # (\REG_B|q\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(2),
	datad => \row10|div2|FS|ALT_INV_Bo~0_combout\,
	dataf => \row9|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row10|div3|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y6_N54
\row9|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row9|div32|FS|Bo~1_combout\ & ( \row8|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row9|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(3) $ 
-- (!\row9|div3|FS|Bo~0_combout\ $ (\row8|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row9|div3|FS|ALT_INV_Bo~0_combout\,
	datad => \row8|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row9|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row9|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y6_N0
\row10|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row9|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row10|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row9|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row10|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ (((!\row9|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((\REG_B|q\(3)) # 
-- (\row10|div3|FS|Bo~0_combout\))) # (\row9|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\row10|div3|FS|Bo~0_combout\ & \REG_B|q\(3))))) ) ) ) # ( 
-- !\row9|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row10|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ (((!\row9|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\row10|div3|FS|Bo~0_combout\ & 
-- !\REG_B|q\(3))) # (\row9|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row10|div3|FS|Bo~0_combout\) # (!\REG_B|q\(3)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011100110011100110001100110001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row9|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(4),
	datac => \row10|div3|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(3),
	datae => \row9|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row10|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row10|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y6_N21
\row10|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row10|div32|FS|Bo~1_combout\ & ( \row9|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row10|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(5) 
-- $ (!\row9|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row10|div5|FS|Bo~2_combout\) # (\row10|div5|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110011001011010011001100100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datab => \row9|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row10|div5|FS|ALT_INV_Bo~0_combout\,
	datad => \row10|div5|FS|ALT_INV_Bo~2_combout\,
	dataf => \row10|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row10|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: IOIBUF_X62_Y81_N35
\Ain[21]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(21),
	o => \Ain[21]~input_o\);

-- Location: FF_X62_Y8_N41
\REG_A|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[21]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(21));

-- Location: LABCELL_X62_Y8_N54
\row11|div2|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div2|FS|Bo~0_combout\ = ( \row10|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(1) & (\REG_B|q\(0) & (!\REG_A|q\(21) & !\REG_A|q\(22)))) # (\REG_B|q\(1) & ((!\REG_A|q\(22)) # ((\REG_B|q\(0) & !\REG_A|q\(21))))) ) ) # ( !\row10|div32|FS|Bo~1_combout\ & ( 
-- (!\REG_A|q\(21) & ((!\REG_A|q\(22) & ((\REG_B|q\(1)))) # (\REG_A|q\(22) & (\REG_B|q\(0))))) # (\REG_A|q\(21) & (\REG_B|q\(1) & (!\REG_B|q\(0) $ (\REG_A|q\(22))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001001010001001100100101000101110011000100000111001100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(0),
	datab => \REG_B|ALT_INV_q\(1),
	datac => \REG_A|ALT_INV_q\(21),
	datad => \REG_A|ALT_INV_q\(22),
	dataf => \row10|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row11|div2|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y8_N24
\row10|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row9|div32|FS|Bo~1_combout\ & ( \row10|div32|FS|Bo~1_combout\ & ( \REG_A|q\(23) ) ) ) # ( !\row9|div32|FS|Bo~1_combout\ & ( \row10|div32|FS|Bo~1_combout\ & ( 
-- !\REG_A|q\(23) $ (!\REG_B|q\(0)) ) ) ) # ( \row9|div32|FS|Bo~1_combout\ & ( !\row10|div32|FS|Bo~1_combout\ & ( !\REG_A|q\(23) $ (!\REG_B|q\(1) $ (((\REG_B|q\(0) & !\REG_A|q\(22))))) ) ) ) # ( !\row9|div32|FS|Bo~1_combout\ & ( 
-- !\row10|div32|FS|Bo~1_combout\ & ( !\REG_A|q\(23) $ (!\REG_B|q\(1) $ (((\REG_B|q\(0) & \REG_A|q\(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011010101001011001011001101001100110011001100101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(23),
	datab => \REG_B|ALT_INV_q\(0),
	datac => \REG_A|ALT_INV_q\(22),
	datad => \REG_B|ALT_INV_q\(1),
	datae => \row9|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row10|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row10|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y8_N0
\row11|div5|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div5|FS|Bo~1_combout\ = ( \row10|div3|FS|Bo~0_combout\ & ( \row10|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & \row9|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row10|div3|FS|Bo~0_combout\ & ( 
-- \row10|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & \row9|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row10|div3|FS|Bo~0_combout\ & ( !\row10|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (\row9|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row10|div3|FS|Bo~0_combout\ & ( !\row10|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row9|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100001001000100001001000010000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datac => \row9|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row10|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row10|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row11|div5|FS|Bo~1_combout\);

-- Location: LABCELL_X63_Y8_N24
\row10|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row10|div32|FS|Bo~1_combout\ & ( \row9|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row10|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(2) 
-- $ (!\row9|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row10|div2|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(2),
	datac => \row9|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row10|div2|FS|ALT_INV_Bo~0_combout\,
	dataf => \row10|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row10|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y8_N6
\row11|div5|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div5|FS|Bo~2_combout\ = ( !\row11|div5|FS|Bo~1_combout\ & ( \row10|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(3) & ((!\row11|div2|FS|Bo~0_combout\ & (\REG_B|q\(2) & 
-- !\row10|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row11|div2|FS|Bo~0_combout\ & ((!\row10|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(2)))))) ) ) ) # ( 
-- !\row11|div5|FS|Bo~1_combout\ & ( !\row10|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( ((!\row11|div2|FS|Bo~0_combout\ & (\REG_B|q\(2) & !\row10|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\row11|div2|FS|Bo~0_combout\ & ((!\row10|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(2))))) # (\REG_B|q\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000111111111000000000000000000000000011100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row11|div2|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(2),
	datac => \row10|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(3),
	datae => \row11|div5|FS|ALT_INV_Bo~1_combout\,
	dataf => \row10|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row11|div5|FS|Bo~2_combout\);

-- Location: LABCELL_X64_Y8_N3
\row11|div5|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div5|FS|Bo~0_combout\ = ( \row10|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & !\row9|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row10|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row10|div3|FS|Bo~0_combout\ $ (!\row9|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row10|div3|FS|ALT_INV_Bo~0_combout\,
	datad => \row9|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row10|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row11|div5|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y6_N24
\row11|div7|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div7|FS|Bo~0_combout\ = ( \row11|div5|FS|Bo~2_combout\ & ( \row11|div5|FS|Bo~0_combout\ & ( (!\REG_B|q\(6) & (((\row10|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(5))) # 
-- (\row10|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(6) & (\row10|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (\row10|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(5)))) ) ) ) # ( !\row11|div5|FS|Bo~2_combout\ & ( \row11|div5|FS|Bo~0_combout\ & ( (!\REG_B|q\(6) & 
-- (((\row10|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(5))) # (\row10|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(6) & 
-- (\row10|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\row10|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(5)))) ) ) ) # ( \row11|div5|FS|Bo~2_combout\ & ( 
-- !\row11|div5|FS|Bo~0_combout\ & ( (!\REG_B|q\(6) & (((\row10|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(5))) # (\row10|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(6) 
-- & (\row10|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\row10|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(5)))) ) ) ) # ( !\row11|div5|FS|Bo~2_combout\ & ( 
-- !\row11|div5|FS|Bo~0_combout\ & ( (!\REG_B|q\(6) & (((!\REG_B|q\(5)) # (\row10|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row10|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # 
-- (\REG_B|q\(6) & (\row10|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(5)) # (\row10|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111101001101010011010000110001001101000011000100110100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row10|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(6),
	datac => \row10|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(5),
	datae => \row11|div5|FS|ALT_INV_Bo~2_combout\,
	dataf => \row11|div5|FS|ALT_INV_Bo~0_combout\,
	combout => \row11|div7|FS|Bo~0_combout\);

-- Location: LABCELL_X60_Y8_N6
\row11|div10|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div10|FS|Bo~2_combout\ = ( \row10|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row11|div7|FS|Bo~0_combout\ & ( (\REG_B|q\(8) & (\REG_B|q\(7) & 
-- (!\row10|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row11|div10|FS|Bo~1_combout\))) ) ) ) # ( !\row10|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row11|div7|FS|Bo~0_combout\ & ( 
-- (!\row11|div10|FS|Bo~1_combout\ & (((\REG_B|q\(7) & !\row10|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(8)))) ) ) ) # ( \row10|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row11|div7|FS|Bo~0_combout\ & ( (\REG_B|q\(8) & (!\row11|div10|FS|Bo~1_combout\ & ((!\row10|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7))))) ) ) ) # ( 
-- !\row10|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row11|div7|FS|Bo~0_combout\ & ( (!\row11|div10|FS|Bo~1_combout\ & (((!\row10|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(7))) # (\REG_B|q\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011100000000010100010000000001110101000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(7),
	datac => \row10|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row11|div10|FS|ALT_INV_Bo~1_combout\,
	datae => \row10|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row11|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row11|div10|FS|Bo~2_combout\);

-- Location: LABCELL_X60_Y8_N24
\row11|div12|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div12|FS|Bo~0_combout\ = ( \row10|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row11|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11)) # 
-- ((\row10|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(10))) ) ) ) # ( !\row10|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row11|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & 
-- (\row10|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(10))) ) ) ) # ( \row10|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row11|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11)) # 
-- ((!\row10|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(10) & !\row11|div10|FS|Bo~0_combout\)) # (\row10|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(10)) # 
-- (!\row11|div10|FS|Bo~0_combout\)))) ) ) ) # ( !\row10|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row11|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & 
-- ((!\row10|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(10) & !\row11|div10|FS|Bo~0_combout\)) # (\row10|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(10)) # 
-- (!\row11|div10|FS|Bo~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001000100000111110111011101000100000001000001011101010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(11),
	datab => \row10|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(10),
	datad => \row11|div10|FS|ALT_INV_Bo~0_combout\,
	datae => \row10|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row11|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row11|div12|FS|Bo~0_combout\);

-- Location: LABCELL_X60_Y8_N42
\row11|div15|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div15|FS|Bo~2_combout\ = ( \row10|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row11|div12|FS|Bo~0_combout\ & ( (!\row11|div15|FS|Bo~1_combout\ & (\REG_B|q\(13) & 
-- (!\row10|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(12)))) ) ) ) # ( !\row10|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row11|div12|FS|Bo~0_combout\ & ( 
-- (!\row11|div15|FS|Bo~1_combout\ & (((!\row10|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(12))) # (\REG_B|q\(13)))) ) ) ) # ( \row10|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row11|div12|FS|Bo~0_combout\ & ( (!\row11|div15|FS|Bo~1_combout\ & (\REG_B|q\(13) & ((!\row10|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12))))) ) ) ) # ( 
-- !\row10|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row11|div12|FS|Bo~0_combout\ & ( (!\row11|div15|FS|Bo~1_combout\ & (((!\row10|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(12))) # (\REG_B|q\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001010101010001000000010001000100010101000100000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row11|div15|FS|ALT_INV_Bo~1_combout\,
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row10|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(12),
	datae => \row10|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row11|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row11|div15|FS|Bo~2_combout\);

-- Location: LABCELL_X60_Y8_N54
\row11|div17|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div17|FS|Bo~0_combout\ = ( \row10|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row11|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & ((!\REG_B|q\(15)) # 
-- (\row10|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(16) & (!\REG_B|q\(15) & \row10|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row10|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row11|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & \row10|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row10|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row11|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & ((!\REG_B|q\(15)) # ((!\row11|div15|FS|Bo~0_combout\) # 
-- (\row10|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(16) & (\row10|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(15)) # (!\row11|div15|FS|Bo~0_combout\)))) ) ) ) # 
-- ( !\row10|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row11|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & (((!\REG_B|q\(15) & !\row11|div15|FS|Bo~0_combout\)) # 
-- (\row10|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(16) & (!\REG_B|q\(15) & (!\row11|div15|FS|Bo~0_combout\ & \row10|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011101010101010001111111000000000101010101000100011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(16),
	datab => \REG_B|ALT_INV_q\(15),
	datac => \row11|div15|FS|ALT_INV_Bo~0_combout\,
	datad => \row10|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row10|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row11|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row11|div17|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y7_N18
\row11|div20|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div20|FS|Bo~2_combout\ = ( \row10|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row11|div17|FS|Bo~0_combout\ & ( (\REG_B|q\(18) & (!\row11|div20|FS|Bo~1_combout\ & 
-- !\row10|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row10|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row11|div17|FS|Bo~0_combout\ & ( (!\row11|div20|FS|Bo~1_combout\ & 
-- ((!\REG_B|q\(17) & (\REG_B|q\(18) & !\row10|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(17) & ((!\row10|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(18)))))) ) ) ) # 
-- ( \row10|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row11|div17|FS|Bo~0_combout\ & ( (!\row11|div20|FS|Bo~1_combout\ & ((!\REG_B|q\(17) & (\REG_B|q\(18) & 
-- !\row10|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(17) & ((!\row10|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(18)))))) ) ) ) # ( 
-- !\row10|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row11|div17|FS|Bo~0_combout\ & ( (!\row11|div20|FS|Bo~1_combout\ & ((!\row10|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000110000011100000001000001110000000100000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(17),
	datab => \REG_B|ALT_INV_q\(18),
	datac => \row11|div20|FS|ALT_INV_Bo~1_combout\,
	datad => \row10|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row10|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row11|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row11|div20|FS|Bo~2_combout\);

-- Location: LABCELL_X62_Y7_N18
\row11|div22|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div22|FS|Bo~0_combout\ = ( \row11|div20|FS|Bo~0_combout\ & ( \row11|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & (((!\REG_B|q\(20) & \row10|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\row10|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(21) & (!\REG_B|q\(20) & (\row10|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row10|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row11|div20|FS|Bo~0_combout\ & ( \row11|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & (((!\REG_B|q\(20) & 
-- \row10|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row10|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(21) & (!\REG_B|q\(20) & 
-- (\row10|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row10|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row11|div20|FS|Bo~0_combout\ & ( !\row11|div20|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(21) & (((!\REG_B|q\(20) & \row10|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row10|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(21) & (!\REG_B|q\(20) & 
-- (\row10|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row10|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row11|div20|FS|Bo~0_combout\ & ( !\row11|div20|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(21) & ((!\REG_B|q\(20)) # ((\row10|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row10|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(21) & 
-- (\row10|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(20)) # (\row10|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111011001111000011001000111000001100100011100000110010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datab => \REG_B|ALT_INV_q\(21),
	datac => \row10|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row10|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row11|div20|FS|ALT_INV_Bo~0_combout\,
	dataf => \row11|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row11|div22|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y9_N24
\row11|div25|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div25|FS|Bo~2_combout\ = ( \row10|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row11|div22|FS|Bo~0_combout\ & ( (!\row10|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\REG_B|q\(23) 
-- & !\row11|div25|FS|Bo~1_combout\)) ) ) ) # ( !\row10|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row11|div22|FS|Bo~0_combout\ & ( (!\row11|div25|FS|Bo~1_combout\ & 
-- ((!\row10|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((\REG_B|q\(22)) # (\REG_B|q\(23)))) # (\row10|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\REG_B|q\(23) & \REG_B|q\(22))))) ) ) ) # ( 
-- \row10|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row11|div22|FS|Bo~0_combout\ & ( (!\row11|div25|FS|Bo~1_combout\ & ((!\row10|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ((\REG_B|q\(22)) # (\REG_B|q\(23)))) # (\row10|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\REG_B|q\(23) & \REG_B|q\(22))))) ) ) ) # ( !\row10|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row11|div22|FS|Bo~0_combout\ & ( (!\row11|div25|FS|Bo~1_combout\ & ((!\row10|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000010110000001000001011000000100000101100000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row10|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row11|div25|FS|ALT_INV_Bo~1_combout\,
	datad => \REG_B|ALT_INV_q\(22),
	datae => \row10|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row11|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row11|div25|FS|Bo~2_combout\);

-- Location: LABCELL_X63_Y9_N18
\row11|div27|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div27|FS|Bo~0_combout\ = ( \REG_B|q\(25) & ( \row11|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & \row10|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\REG_B|q\(25) & ( \row11|div25|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(26) & ((\row10|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row10|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & 
-- (\row10|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row10|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \REG_B|q\(25) & ( !\row11|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & 
-- (((!\row11|div25|FS|Bo~0_combout\ & \row10|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row10|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & 
-- (!\row11|div25|FS|Bo~0_combout\ & (\row10|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row10|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\REG_B|q\(25) & ( 
-- !\row11|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & ((!\row11|div25|FS|Bo~0_combout\) # ((\row10|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\row10|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(26) & (\row10|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row11|div25|FS|Bo~0_combout\) # 
-- (\row10|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111010101111000010101000111000001010101011110000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(26),
	datab => \row11|div25|FS|ALT_INV_Bo~0_combout\,
	datac => \row10|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row10|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \REG_B|ALT_INV_q\(25),
	dataf => \row11|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row11|div27|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y9_N36
\row11|div28|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div28|FS|Bo~0_combout\ = ( \row11|div27|FS|Bo~0_combout\ & ( (\REG_B|q\(27) & !\row10|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row11|div27|FS|Bo~0_combout\ & ( 
-- (!\row10|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(27),
	datad => \row10|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row11|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row11|div28|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y10_N45
\row9|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row9|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row9|div28|FS|Bo~0_combout\ & ( !\row8|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(28)) # (\row9|div32|FS|Bo~1_combout\))) 
-- ) ) # ( !\row9|div28|FS|Bo~0_combout\ & ( !\row8|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(28)) # (\row9|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110100101010101011010010110100101010101011010010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row8|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row9|div32|FS|ALT_INV_Bo~1_combout\,
	datad => \REG_B|ALT_INV_q\(28),
	dataf => \row9|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row9|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y9_N24
\row10|div28|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div28|FS|Bo~0_combout\ = ( \row10|div27|FS|Bo~0_combout\ & ( (\REG_B|q\(27) & !\row9|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row10|div27|FS|Bo~0_combout\ & ( 
-- (!\row9|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(27),
	datad => \row9|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row10|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row10|div28|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y9_N42
\row10|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row9|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row10|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) $ 
-- (((!\row9|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(28))))) # (\row10|div32|FS|Bo~1_combout\) ) ) ) # ( !\row9|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- \row10|div28|FS|Bo~0_combout\ & ( (!\row10|div32|FS|Bo~1_combout\ & (!\REG_B|q\(29) $ (((!\REG_B|q\(28) & \row9|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))))) ) ) ) # ( 
-- \row9|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row10|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) $ (((\REG_B|q\(28) & !\row9|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # 
-- (\row10|div32|FS|Bo~1_combout\) ) ) ) # ( !\row9|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row10|div28|FS|Bo~0_combout\ & ( (!\row10|div32|FS|Bo~1_combout\ & (!\REG_B|q\(29) $ (((!\REG_B|q\(28)) # 
-- (\row9|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100101100000000101101001111111111010010000000000010110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datab => \row9|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(29),
	datad => \row10|div32|FS|ALT_INV_Bo~1_combout\,
	datae => \row9|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row10|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row10|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y9_N30
\row11|div32|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div32|FS|Bo~0_combout\ = ( \row9|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row10|div30|FS|Bo~2_combout\ & ( (\REG_B|q\(31) & (\row10|div32|FS|Bo~0_combout\ & !\REG_B|q\(30))) ) ) ) # ( 
-- !\row9|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row10|div30|FS|Bo~2_combout\ & ( ((!\REG_B|q\(31) & !\row10|div32|FS|Bo~0_combout\)) # (\REG_B|q\(30)) ) ) ) # ( 
-- \row9|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row10|div30|FS|Bo~2_combout\ & ( (\REG_B|q\(31) & (\row10|div32|FS|Bo~0_combout\ & (!\row10|div30|FS|Bo~0_combout\ $ (!\REG_B|q\(30))))) ) ) ) # ( 
-- !\row9|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row10|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\row10|div32|FS|Bo~0_combout\) # (!\row10|div30|FS|Bo~0_combout\ $ (\REG_B|q\(30))))) # (\REG_B|q\(31) & 
-- (!\row10|div30|FS|Bo~0_combout\ $ (((\REG_B|q\(30)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101011010101000000010000001011000000111111110000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row10|div30|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(31),
	datac => \row10|div32|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(30),
	datae => \row9|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row10|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row11|div32|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y9_N54
\row11|div30|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div30|FS|Bo~0_combout\ = ( \row10|div28|FS|Bo~0_combout\ & ( (\REG_B|q\(29) & (!\row9|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(28) & !\row10|div32|FS|Bo~1_combout\))))) ) ) # ( 
-- !\row10|div28|FS|Bo~0_combout\ & ( (\REG_B|q\(29) & (!\row9|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(28) & !\row10|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100000100000010110000010000000111000010000000011100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datab => \row10|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \REG_B|ALT_INV_q\(29),
	datad => \row9|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row10|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row11|div30|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y9_N27
\row11|div30|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div30|FS|Bo~1_combout\ = ( \row10|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & (!\row9|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(28)) # (\row10|div32|FS|Bo~1_combout\))))) ) ) # ( 
-- !\row10|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & (!\row9|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(28)) # (\row10|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010000010000010101000001010000010000010101000001000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datab => \row10|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \row9|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(28),
	dataf => \row10|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row11|div30|FS|Bo~1_combout\);

-- Location: LABCELL_X62_Y9_N48
\row11|div30|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div30|FS|Bo~2_combout\ = ( !\row11|div30|FS|Bo~1_combout\ & ( \row11|div27|FS|Bo~0_combout\ & ( (!\REG_B|q\(28) & (!\row10|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\REG_B|q\(27) & 
-- !\row10|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(28) & ((!\row10|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(27) & 
-- !\row10|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row11|div30|FS|Bo~1_combout\ & ( !\row11|div27|FS|Bo~0_combout\ & ( (!\REG_B|q\(28) & 
-- (!\row10|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row10|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27))))) # (\REG_B|q\(28) & 
-- ((!\row10|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((!\row10|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110101001101000000000000000001001101010001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datab => \row10|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(27),
	datad => \row10|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row11|div30|FS|ALT_INV_Bo~1_combout\,
	dataf => \row11|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row11|div30|FS|Bo~2_combout\);

-- Location: LABCELL_X62_Y9_N9
\row11|div32|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div32|FS|Bo~1_combout\ = ( \row11|div30|FS|Bo~0_combout\ & ( \row11|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\row11|div32|FS|Bo~0_combout\) # ((\row10|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\REG_B|q\(30))))) # (\REG_B|q\(31) & (\row10|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\row11|div32|FS|Bo~0_combout\ & !\REG_B|q\(30)))) ) ) ) # ( !\row11|div30|FS|Bo~0_combout\ & ( \row11|div30|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(31) & ((!\row11|div32|FS|Bo~0_combout\) # ((\row10|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(30))))) # (\REG_B|q\(31) & 
-- (\row10|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\row11|div32|FS|Bo~0_combout\ & !\REG_B|q\(30)))) ) ) ) # ( \row11|div30|FS|Bo~0_combout\ & ( !\row11|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & 
-- ((!\row11|div32|FS|Bo~0_combout\) # ((\row10|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(30))))) # (\REG_B|q\(31) & (\row10|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (!\row11|div32|FS|Bo~0_combout\ & !\REG_B|q\(30)))) ) ) ) # ( !\row11|div30|FS|Bo~0_combout\ & ( !\row11|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & (((!\row11|div32|FS|Bo~0_combout\) # (!\REG_B|q\(30))) # 
-- (\row10|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(31) & (!\row11|div32|FS|Bo~0_combout\ & ((!\REG_B|q\(30)) # (\row10|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101010110010101100101010000010110010101000001011001010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datab => \row10|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row11|div32|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(30),
	datae => \row11|div30|FS|ALT_INV_Bo~0_combout\,
	dataf => \row11|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row11|div32|FS|Bo~1_combout\);

-- Location: LABCELL_X62_Y9_N21
\row12|div30|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div30|FS|Bo~0_combout\ = ( \row11|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(29) & !\row10|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row11|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(29) & (!\REG_B|q\(28) $ 
-- (!\row10|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row11|div28|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row10|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row11|div28|FS|ALT_INV_Bo~0_combout\,
	dataf => \row11|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row12|div30|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y8_N33
\row10|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row10|div32|FS|Bo~1_combout\ & ( \row9|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row10|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(28) $ (!\row10|div28|FS|Bo~0_combout\ $ (\row9|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datac => \row10|div28|FS|ALT_INV_Bo~0_combout\,
	datad => \row9|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row10|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row10|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y8_N48
\row11|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row11|div28|FS|Bo~0_combout\ & ( \row11|div32|FS|Bo~1_combout\ & ( \row10|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row11|div28|FS|Bo~0_combout\ & ( \row11|div32|FS|Bo~1_combout\ & ( \row10|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row11|div28|FS|Bo~0_combout\ & ( !\row11|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(29) $ 
-- (!\row10|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row10|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(28))))) ) ) ) # ( !\row11|div28|FS|Bo~0_combout\ & ( 
-- !\row11|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(29) $ (!\row10|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row10|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(28))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110010010110100101101100001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row10|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(29),
	datac => \row10|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(28),
	datae => \row11|div28|FS|ALT_INV_Bo~0_combout\,
	dataf => \row11|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row11|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y9_N12
\row12|div32|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div32|FS|Bo~0_combout\ = ( \row11|div30|FS|Bo~0_combout\ & ( \row11|div30|FS|Bo~2_combout\ & ( (!\row10|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (((!\REG_B|q\(31) & !\row11|div32|FS|Bo~0_combout\)) # 
-- (\REG_B|q\(30)))) # (\row10|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\REG_B|q\(31) & (!\REG_B|q\(30) & \row11|div32|FS|Bo~0_combout\))) ) ) ) # ( !\row11|div30|FS|Bo~0_combout\ & ( \row11|div30|FS|Bo~2_combout\ & ( 
-- (!\row10|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (((!\REG_B|q\(31) & !\row11|div32|FS|Bo~0_combout\)) # (\REG_B|q\(30)))) # (\row10|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (\REG_B|q\(31) & (!\REG_B|q\(30) & \row11|div32|FS|Bo~0_combout\))) ) ) ) # ( \row11|div30|FS|Bo~0_combout\ & ( !\row11|div30|FS|Bo~2_combout\ & ( (!\row10|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (((!\REG_B|q\(31) & 
-- !\row11|div32|FS|Bo~0_combout\)) # (\REG_B|q\(30)))) # (\row10|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\REG_B|q\(31) & (!\REG_B|q\(30) & \row11|div32|FS|Bo~0_combout\))) ) ) ) # ( !\row11|div30|FS|Bo~0_combout\ & ( 
-- !\row11|div30|FS|Bo~2_combout\ & ( (!\row10|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(30)) # ((!\REG_B|q\(31) & !\row11|div32|FS|Bo~0_combout\)))) # 
-- (\row10|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\REG_B|q\(31) & (\REG_B|q\(30) & \row11|div32|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100011000001100011000001110010001100000111001000110000011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datab => \row10|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(30),
	datad => \row11|div32|FS|ALT_INV_Bo~0_combout\,
	datae => \row11|div30|FS|ALT_INV_Bo~0_combout\,
	dataf => \row11|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row12|div32|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y9_N15
\row11|div25|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div25|FS|Bo~3_combout\ = ( !\row11|div25|FS|Bo~2_combout\ & ( !\row11|div25|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row11|div25|FS|ALT_INV_Bo~0_combout\,
	dataf => \row11|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row11|div25|FS|Bo~3_combout\);

-- Location: LABCELL_X63_Y9_N30
\row11|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \REG_B|q\(25) & ( \row11|div32|FS|Bo~1_combout\ & ( \row10|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\REG_B|q\(25) & ( 
-- \row11|div32|FS|Bo~1_combout\ & ( \row10|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \REG_B|q\(25) & ( !\row11|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(26) $ 
-- (!\row10|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row10|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row11|div25|FS|Bo~3_combout\)))) ) ) ) # ( !\REG_B|q\(25) & ( 
-- !\row11|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(26) $ (!\row10|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row10|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row11|div25|FS|Bo~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011001011010101001011001011000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(26),
	datab => \row10|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row10|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row11|div25|FS|ALT_INV_Bo~3_combout\,
	datae => \REG_B|ALT_INV_q\(25),
	dataf => \row11|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row11|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y10_N54
\row11|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row11|div32|FS|Bo~1_combout\ & ( \row10|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row11|div32|FS|Bo~1_combout\ & ( 
-- !\row10|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row11|div27|FS|Bo~0_combout\ $ (!\REG_B|q\(27))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row10|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row11|div27|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(27),
	dataf => \row11|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row11|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y9_N9
\row12|div30|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div30|FS|Bo~1_combout\ = ( \row11|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & (!\row10|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(28)) # (\row11|div32|FS|Bo~1_combout\))))) ) ) # ( 
-- !\row11|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & (!\row10|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(28)) # (\row11|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010100010000010001010001010000000001010101000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datab => \row11|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \REG_B|ALT_INV_q\(28),
	datad => \row10|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row11|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row12|div30|FS|Bo~1_combout\);

-- Location: LABCELL_X63_Y5_N42
\row10|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row10|div32|FS|Bo~1_combout\ & ( \row10|div23|FS|Bo~0_combout\ & ( \row9|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row10|div32|FS|Bo~1_combout\ & ( \row10|div23|FS|Bo~0_combout\ & ( !\REG_B|q\(23) $ (\row9|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row10|div32|FS|Bo~1_combout\ & ( !\row10|div23|FS|Bo~0_combout\ & ( 
-- \row9|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row10|div32|FS|Bo~1_combout\ & ( !\row10|div23|FS|Bo~0_combout\ & ( !\REG_B|q\(23) $ 
-- (!\row9|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010000011110000111110100101101001010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datac => \row9|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row10|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row10|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row10|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y7_N15
\row11|div23|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div23|FS|Bo~0_combout\ = ( \row11|div22|FS|Bo~0_combout\ & ( (\REG_B|q\(22) & !\row10|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row11|div22|FS|Bo~0_combout\ & ( 
-- (!\row10|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101111101011111010101010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datac => \row10|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row11|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row11|div23|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y5_N18
\row11|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row11|div23|FS|Bo~0_combout\ & ( \row11|div32|FS|Bo~1_combout\ & ( \row10|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row11|div23|FS|Bo~0_combout\ & ( \row11|div32|FS|Bo~1_combout\ & ( \row10|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row11|div23|FS|Bo~0_combout\ & ( !\row11|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(24) $ 
-- (!\row10|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row10|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(23))))) ) ) ) # ( !\row11|div23|FS|Bo~0_combout\ & ( 
-- !\row11|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(24) $ (!\row10|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(23) & !\row10|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001110011100110001100011100100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \REG_B|ALT_INV_q\(24),
	datac => \row10|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row10|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row11|div23|FS|ALT_INV_Bo~0_combout\,
	dataf => \row11|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row11|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y9_N0
\row11|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row11|div32|FS|Bo~1_combout\ & ( \row10|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row11|div32|FS|Bo~1_combout\ & ( 
-- !\row11|div25|FS|Bo~3_combout\ $ (!\REG_B|q\(25) $ (!\row10|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row11|div25|FS|ALT_INV_Bo~3_combout\,
	datac => \REG_B|ALT_INV_q\(25),
	datad => \row10|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row11|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row11|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y7_N48
\row12|div25|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div25|FS|Bo~0_combout\ = ( \row11|div23|FS|Bo~0_combout\ & ( (\REG_B|q\(24) & (!\row10|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(23) & !\row11|div32|FS|Bo~1_combout\))))) ) ) # ( 
-- !\row11|div23|FS|Bo~0_combout\ & ( (\REG_B|q\(24) & (!\row10|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(23) & !\row11|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100110000001000010011000000010010001100000001001000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \REG_B|ALT_INV_q\(24),
	datac => \row10|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row11|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row11|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row12|div25|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y7_N42
\row11|div20|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div20|FS|Bo~3_combout\ = ( !\row11|div20|FS|Bo~2_combout\ & ( !\row11|div20|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row11|div20|FS|ALT_INV_Bo~0_combout\,
	dataf => \row11|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row11|div20|FS|Bo~3_combout\);

-- Location: LABCELL_X62_Y7_N0
\row11|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row10|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row11|div32|FS|Bo~1_combout\ & ( 
-- \row10|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row10|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row11|div32|FS|Bo~1_combout\ & ( 
-- \row10|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row10|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row11|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(21) $ 
-- (!\row10|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(20) & !\row11|div20|FS|Bo~3_combout\)))) ) ) ) # ( !\row10|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row11|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(21) $ (!\row10|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row11|div20|FS|Bo~3_combout\) # (\REG_B|q\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001101101001011010010011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datab => \REG_B|ALT_INV_q\(21),
	datac => \row10|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row11|div20|FS|ALT_INV_Bo~3_combout\,
	datae => \row10|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row11|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row11|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y5_N39
\row12|div25|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div25|FS|Bo~1_combout\ = ( \row11|div23|FS|Bo~0_combout\ & ( \row11|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & \row10|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row11|div23|FS|Bo~0_combout\ & ( 
-- \row11|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & \row10|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row11|div23|FS|Bo~0_combout\ & ( !\row11|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & (!\REG_B|q\(23) $ 
-- (\row10|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row11|div23|FS|Bo~0_combout\ & ( !\row11|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & (!\REG_B|q\(23) $ 
-- (!\row10|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000010100000101000000101000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datac => \REG_B|ALT_INV_q\(24),
	datad => \row10|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row11|div23|FS|ALT_INV_Bo~0_combout\,
	dataf => \row11|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row12|div25|FS|Bo~1_combout\);

-- Location: LABCELL_X62_Y7_N54
\row11|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row11|div32|FS|Bo~1_combout\ & ( \row10|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row11|div32|FS|Bo~1_combout\ & ( 
-- !\row10|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row11|div22|FS|Bo~0_combout\ $ (!\REG_B|q\(22))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row10|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row11|div22|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(22),
	dataf => \row11|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row11|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y7_N30
\row11|div18|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div18|FS|Bo~0_combout\ = ( \row11|div17|FS|Bo~0_combout\ & ( (\REG_B|q\(17) & !\row10|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row11|div17|FS|Bo~0_combout\ & ( 
-- (!\row10|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(17),
	datad => \row10|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row11|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row11|div18|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y7_N54
\row12|div20|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div20|FS|Bo~0_combout\ = ( \row11|div18|FS|Bo~0_combout\ & ( (\REG_B|q\(19) & (!\row10|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(18) & !\row11|div32|FS|Bo~1_combout\))))) ) ) # ( 
-- !\row11|div18|FS|Bo~0_combout\ & ( (\REG_B|q\(19) & (!\row10|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(18) & !\row11|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000101000100010000010100010000010100010001000001010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(19),
	datab => \row10|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(18),
	datad => \row11|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row11|div18|FS|ALT_INV_Bo~0_combout\,
	combout => \row12|div20|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y7_N15
\row10|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row10|div32|FS|Bo~1_combout\ & ( \row9|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row10|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(18) $ (!\row9|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row10|div18|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datac => \row9|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row10|div18|FS|ALT_INV_Bo~0_combout\,
	dataf => \row10|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row10|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y7_N48
\row11|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row11|div32|FS|Bo~1_combout\ & ( \row11|div18|FS|Bo~0_combout\ & ( \row10|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row11|div32|FS|Bo~1_combout\ & ( \row11|div18|FS|Bo~0_combout\ & ( !\row10|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(19) $ 
-- (((!\row10|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(18))))) ) ) ) # ( \row11|div32|FS|Bo~1_combout\ & ( !\row11|div18|FS|Bo~0_combout\ & ( 
-- \row10|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row11|div32|FS|Bo~1_combout\ & ( !\row11|div18|FS|Bo~0_combout\ & ( !\row10|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (!\REG_B|q\(19) $ (((\REG_B|q\(18) & !\row10|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100100111100001100110011001111000011011010010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \row10|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(19),
	datad => \row10|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row11|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row11|div18|FS|ALT_INV_Bo~0_combout\,
	combout => \row11|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y7_N12
\row11|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row11|div32|FS|Bo~1_combout\ & ( \row10|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row11|div32|FS|Bo~1_combout\ & ( 
-- !\row11|div20|FS|Bo~3_combout\ $ (!\REG_B|q\(20) $ (!\row10|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row11|div20|FS|ALT_INV_Bo~3_combout\,
	datac => \REG_B|ALT_INV_q\(20),
	datad => \row10|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row11|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row11|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y8_N30
\row11|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row11|div32|FS|Bo~1_combout\ & ( \row10|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row11|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(17) $ (!\row10|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row11|div17|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(17),
	datac => \row10|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row11|div17|FS|ALT_INV_Bo~0_combout\,
	dataf => \row11|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row11|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y7_N39
\row12|div20|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div20|FS|Bo~1_combout\ = ( \row11|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & \row10|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row11|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & (!\REG_B|q\(18) $ 
-- (!\row11|div18|FS|Bo~0_combout\ $ (\row10|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(19),
	datab => \REG_B|ALT_INV_q\(18),
	datac => \row11|div18|FS|ALT_INV_Bo~0_combout\,
	datad => \row10|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row11|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row12|div20|FS|Bo~1_combout\);

-- Location: LABCELL_X60_Y8_N33
\row11|div15|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div15|FS|Bo~3_combout\ = ( !\row11|div15|FS|Bo~2_combout\ & ( !\row11|div15|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row11|div15|FS|ALT_INV_Bo~0_combout\,
	dataf => \row11|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row11|div15|FS|Bo~3_combout\);

-- Location: LABCELL_X60_Y7_N48
\row11|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \REG_B|q\(16) & ( \row11|div32|FS|Bo~1_combout\ & ( \row10|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\REG_B|q\(16) & ( 
-- \row11|div32|FS|Bo~1_combout\ & ( \row10|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \REG_B|q\(16) & ( !\row11|div32|FS|Bo~1_combout\ & ( 
-- !\row10|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(15) & (!\row10|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row11|div15|FS|Bo~3_combout\)) # (\REG_B|q\(15) & 
-- ((!\row10|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row11|div15|FS|Bo~3_combout\))))) ) ) ) # ( !\REG_B|q\(16) & ( !\row11|div32|FS|Bo~1_combout\ & ( 
-- !\row10|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(15) & ((\row11|div15|FS|Bo~3_combout\) # (\row10|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(15) & 
-- (\row10|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row11|div15|FS|Bo~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101001001001011001011011011010000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(15),
	datab => \row10|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row10|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row11|div15|FS|ALT_INV_Bo~3_combout\,
	datae => \REG_B|ALT_INV_q\(16),
	dataf => \row11|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row11|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y7_N12
\row11|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row11|div32|FS|Bo~1_combout\ & ( \row10|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row11|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(15) $ (!\row10|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row11|div15|FS|Bo~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(15),
	datac => \row10|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row11|div15|FS|ALT_INV_Bo~3_combout\,
	dataf => \row11|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row11|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y6_N54
\row10|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row10|div32|FS|Bo~1_combout\ & ( \row10|div13|FS|Bo~0_combout\ & ( \row9|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row10|div32|FS|Bo~1_combout\ & ( \row10|div13|FS|Bo~0_combout\ & ( !\REG_B|q\(13) $ (\row9|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row10|div32|FS|Bo~1_combout\ & ( !\row10|div13|FS|Bo~0_combout\ & ( 
-- \row9|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row10|div32|FS|Bo~1_combout\ & ( !\row10|div13|FS|Bo~0_combout\ & ( !\REG_B|q\(13) $ 
-- (!\row9|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010000011110000111110100101101001010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datac => \row9|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row10|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row10|div13|FS|ALT_INV_Bo~0_combout\,
	combout => \row10|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y8_N12
\row11|div13|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div13|FS|Bo~0_combout\ = ( \row11|div12|FS|Bo~0_combout\ & ( (\REG_B|q\(12) & !\row10|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row11|div12|FS|Bo~0_combout\ & ( 
-- (!\row10|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100110011111111110011001100110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(12),
	datad => \row10|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row11|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row11|div13|FS|Bo~0_combout\);

-- Location: MLABCELL_X59_Y6_N12
\row11|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row11|div13|FS|Bo~0_combout\ & ( \row11|div32|FS|Bo~1_combout\ & ( \row10|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row11|div13|FS|Bo~0_combout\ & ( \row11|div32|FS|Bo~1_combout\ & ( \row10|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row11|div13|FS|Bo~0_combout\ & ( !\row11|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ 
-- (!\row10|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row10|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(13))))) ) ) ) # ( !\row11|div13|FS|Bo~0_combout\ & ( 
-- !\row11|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ (!\row10|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(13) & !\row10|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101011010101001010110100100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row10|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row10|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row11|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row11|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row11|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y7_N0
\row12|div15|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div15|FS|Bo~0_combout\ = ( \row11|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & !\row10|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row11|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (!\row11|div13|FS|Bo~0_combout\ $ (!\row10|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row11|div13|FS|ALT_INV_Bo~0_combout\,
	datad => \row10|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row11|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row12|div15|FS|Bo~0_combout\);

-- Location: LABCELL_X60_Y8_N15
\row11|div11|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div11|FS|Bo~0_combout\ = ( \row11|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(10) & \row10|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row11|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(10) & 
-- ((!\row11|div10|FS|Bo~0_combout\) # (\row10|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(10) & (!\row11|div10|FS|Bo~0_combout\ & 
-- \row10|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000011111010101000001111101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datac => \row11|div10|FS|ALT_INV_Bo~0_combout\,
	datad => \row10|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row11|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row11|div11|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y8_N3
\row11|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row10|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row11|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row10|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row11|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(11) $ (!\row11|div11|FS|Bo~0_combout\) ) ) ) # ( 
-- !\row10|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row11|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(11) $ (\row11|div11|FS|Bo~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001111000011001111000011110000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(11),
	datac => \row11|div11|FS|ALT_INV_Bo~0_combout\,
	datae => \row10|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row11|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row11|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y8_N21
\row12|div15|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div15|FS|Bo~1_combout\ = ( \row11|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & \row10|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row11|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (!\row11|div13|FS|Bo~0_combout\ $ (\row10|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row11|div13|FS|ALT_INV_Bo~0_combout\,
	datad => \row10|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row11|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row12|div15|FS|Bo~1_combout\);

-- Location: LABCELL_X60_Y8_N51
\row11|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row11|div32|FS|Bo~1_combout\ & ( \row10|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row11|div32|FS|Bo~1_combout\ & ( 
-- !\row11|div12|FS|Bo~0_combout\ $ (!\REG_B|q\(12) $ (!\row10|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row11|div12|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(12),
	datad => \row10|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row11|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row11|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y6_N18
\row11|div8|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div8|FS|Bo~0_combout\ = ( \row11|div7|FS|Bo~0_combout\ & ( (!\row10|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(7)) ) ) # ( !\row11|div7|FS|Bo~0_combout\ & ( 
-- (!\row10|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row10|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(7),
	dataf => \row11|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row11|div8|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y6_N54
\row12|div10|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div10|FS|Bo~0_combout\ = ( \row11|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & !\row10|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row11|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (!\row10|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row11|div8|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010010001000010001001000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(9),
	datac => \row10|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row11|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row11|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row12|div10|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y6_N9
\row10|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row10|div32|FS|Bo~1_combout\ & ( \row9|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row10|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(8) 
-- $ (!\row10|div8|FS|Bo~0_combout\ $ (\row9|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datac => \row10|div8|FS|ALT_INV_Bo~0_combout\,
	datad => \row9|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row10|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row10|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y6_N0
\row11|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row11|div8|FS|Bo~0_combout\ & ( \row11|div32|FS|Bo~1_combout\ & ( \row10|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row11|div8|FS|Bo~0_combout\ & ( \row11|div32|FS|Bo~1_combout\ & ( \row10|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row11|div8|FS|Bo~0_combout\ & ( !\row11|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ 
-- (!\row10|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row10|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(8))))) ) ) ) # ( !\row11|div8|FS|Bo~0_combout\ & ( 
-- !\row11|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ (!\row10|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(8) & !\row10|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001110011100110001100011100100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(9),
	datac => \row10|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row10|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row11|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row11|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row11|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y6_N30
\row11|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row11|div32|FS|Bo~1_combout\ & ( \row10|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row11|div32|FS|Bo~1_combout\ & ( 
-- !\row10|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(10) $ (((\row11|div10|FS|Bo~0_combout\) # (\row11|div10|FS|Bo~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110011001011010011001100101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row10|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(10),
	datac => \row11|div10|FS|ALT_INV_Bo~2_combout\,
	datad => \row11|div10|FS|ALT_INV_Bo~0_combout\,
	dataf => \row11|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row11|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y6_N51
\row12|div10|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div10|FS|Bo~1_combout\ = ( \row11|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & \row10|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row11|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (!\row11|div8|FS|Bo~0_combout\ $ (\row10|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100010010001000010000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(9),
	datac => \row11|div8|FS|ALT_INV_Bo~0_combout\,
	datad => \row10|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row11|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row12|div10|FS|Bo~1_combout\);

-- Location: LABCELL_X61_Y6_N9
\row11|div6|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div6|FS|Bo~0_combout\ = ( \row11|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(5) & \row10|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row11|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(5) & 
-- ((!\row11|div5|FS|Bo~0_combout\) # (\row10|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(5) & (!\row11|div5|FS|Bo~0_combout\ & \row10|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011111100110000001111110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(5),
	datac => \row11|div5|FS|ALT_INV_Bo~0_combout\,
	datad => \row10|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row11|div5|FS|ALT_INV_Bo~2_combout\,
	combout => \row11|div6|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y6_N57
\row11|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row11|div32|FS|Bo~1_combout\ & ( \row10|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row11|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(6) $ (!\row11|div6|FS|Bo~0_combout\ $ (!\row10|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(6),
	datac => \row11|div6|FS|ALT_INV_Bo~0_combout\,
	datad => \row10|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row11|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row11|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y6_N6
\row11|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row11|div32|FS|Bo~1_combout\ & ( \row10|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row11|div32|FS|Bo~1_combout\ & ( 
-- !\row10|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row11|div7|FS|Bo~0_combout\ $ (!\REG_B|q\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row10|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row11|div7|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(7),
	dataf => \row11|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row11|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y8_N42
\row11|div3|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div3|FS|Bo~0_combout\ = ( \row11|div2|FS|Bo~0_combout\ & ( (!\row10|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(2)) ) ) # ( !\row11|div2|FS|Bo~0_combout\ & ( 
-- (!\row10|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row10|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(2),
	dataf => \row11|div2|FS|ALT_INV_Bo~0_combout\,
	combout => \row11|div3|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y8_N6
\row12|div5|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div5|FS|Bo~0_combout\ = ( \row11|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & !\row10|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row11|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row10|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row11|div3|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row10|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row11|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row11|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row12|div5|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y8_N9
\row10|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row10|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row10|div32|FS|Bo~1_combout\ & ( \row9|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row10|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(3) 
-- $ (!\row10|div3|FS|Bo~0_combout\ $ (\row9|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row10|div3|FS|ALT_INV_Bo~0_combout\,
	datad => \row9|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row10|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row10|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y8_N48
\row11|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row11|div3|FS|Bo~0_combout\ & ( \row11|div32|FS|Bo~1_combout\ & ( \row10|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row11|div3|FS|Bo~0_combout\ & ( \row11|div32|FS|Bo~1_combout\ & ( \row10|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row11|div3|FS|Bo~0_combout\ & ( !\row11|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ 
-- (!\row10|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row10|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(3))))) ) ) ) # ( !\row11|div3|FS|Bo~0_combout\ & ( 
-- !\row11|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ (!\row10|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(3) & !\row10|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010110011010101001100101100100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row10|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row10|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row11|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row11|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row11|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y8_N12
\row11|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row10|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row11|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row10|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row11|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(5) $ (((\row11|div5|FS|Bo~2_combout\) # (\row11|div5|FS|Bo~0_combout\))) ) ) ) # ( 
-- !\row10|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row11|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(5) $ (((!\row11|div5|FS|Bo~0_combout\ & !\row11|div5|FS|Bo~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011001100110000110011001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(5),
	datac => \row11|div5|FS|ALT_INV_Bo~0_combout\,
	datad => \row11|div5|FS|ALT_INV_Bo~2_combout\,
	datae => \row10|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row11|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row11|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y6_N54
\row11|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row10|div32|FS|Bo~1_combout\ & ( \row11|div32|FS|Bo~1_combout\ & ( \REG_A|q\(22) ) ) ) # ( !\row10|div32|FS|Bo~1_combout\ & ( \row11|div32|FS|Bo~1_combout\ & ( 
-- !\REG_A|q\(22) $ (!\REG_B|q\(0)) ) ) ) # ( \row10|div32|FS|Bo~1_combout\ & ( !\row11|div32|FS|Bo~1_combout\ & ( !\REG_A|q\(22) $ (!\REG_B|q\(1) $ (((!\REG_A|q\(21) & \REG_B|q\(0))))) ) ) ) # ( !\row10|div32|FS|Bo~1_combout\ & ( 
-- !\row11|div32|FS|Bo~1_combout\ & ( !\REG_A|q\(22) $ (!\REG_B|q\(1) $ (((\REG_A|q\(21) & \REG_B|q\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001101001011001101001011001010101101010100101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(22),
	datab => \REG_B|ALT_INV_q\(1),
	datac => \REG_A|ALT_INV_q\(21),
	datad => \REG_B|ALT_INV_q\(0),
	datae => \row10|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row11|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row11|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y6_N48
\row12|div2|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div2|FS|Bo~0_combout\ = ( \row11|div32|FS|Bo~1_combout\ & ( (!\REG_A|q\(21) & (((!\REG_A|q\(20) & \REG_B|q\(0))) # (\REG_B|q\(1)))) # (\REG_A|q\(21) & (!\REG_A|q\(20) & (\REG_B|q\(0) & \REG_B|q\(1)))) ) ) # ( !\row11|div32|FS|Bo~1_combout\ & ( 
-- (!\REG_A|q\(20) & ((!\REG_A|q\(21) & ((\REG_B|q\(1)))) # (\REG_A|q\(21) & (\REG_B|q\(0))))) # (\REG_A|q\(20) & (\REG_B|q\(1) & (!\REG_B|q\(0) $ (\REG_A|q\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011100011000000101110001100100000111100100010000011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(20),
	datab => \REG_B|ALT_INV_q\(0),
	datac => \REG_A|ALT_INV_q\(21),
	datad => \REG_B|ALT_INV_q\(1),
	dataf => \row11|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row12|div2|FS|Bo~0_combout\);

-- Location: LABCELL_X60_Y6_N36
\row12|div5|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div5|FS|Bo~1_combout\ = ( \row11|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & \row10|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row11|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row11|div3|FS|Bo~0_combout\ $ (\row10|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row11|div3|FS|ALT_INV_Bo~0_combout\,
	datad => \row10|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row11|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row12|div5|FS|Bo~1_combout\);

-- Location: LABCELL_X63_Y9_N6
\row11|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row11|div2|FS|Bo~0_combout\ & ( !\row10|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(2)) # (\row11|div32|FS|Bo~1_combout\))) 
-- ) ) # ( !\row11|div2|FS|Bo~0_combout\ & ( !\row10|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(2)) # (\row11|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011110011000011001111001111000000001111111100000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row11|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \REG_B|ALT_INV_q\(2),
	datad => \row10|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row11|div2|FS|ALT_INV_Bo~0_combout\,
	combout => \row11|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y6_N18
\row12|div5|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div5|FS|Bo~2_combout\ = ( !\row12|div5|FS|Bo~1_combout\ & ( \row11|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(3) & ((!\row11|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ((\REG_B|q\(2)) # (\row12|div2|FS|Bo~0_combout\))) # (\row11|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\row12|div2|FS|Bo~0_combout\ & \REG_B|q\(2))))) ) ) ) # ( !\row12|div5|FS|Bo~1_combout\ & ( 
-- !\row11|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( ((!\row11|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((\REG_B|q\(2)) # (\row12|div2|FS|Bo~0_combout\))) # 
-- (\row11|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\row12|div2|FS|Bo~0_combout\ & \REG_B|q\(2)))) # (\REG_B|q\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101110111111000000000000000000000010001000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row11|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row12|div2|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(2),
	datae => \row12|div5|FS|ALT_INV_Bo~1_combout\,
	dataf => \row11|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row12|div5|FS|Bo~2_combout\);

-- Location: LABCELL_X61_Y6_N30
\row12|div7|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div7|FS|Bo~0_combout\ = ( \row11|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row12|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6)) # ((!\REG_B|q\(5) & 
-- \row11|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row11|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row12|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(5) & (!\REG_B|q\(6) & 
-- \row11|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \row11|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row12|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6)) # ((!\REG_B|q\(5) & 
-- ((!\row12|div5|FS|Bo~0_combout\) # (\row11|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(5) & (!\row12|div5|FS|Bo~0_combout\ & \row11|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) 
-- ) ) ) # ( !\row11|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row12|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & ((!\REG_B|q\(5) & ((!\row12|div5|FS|Bo~0_combout\) # 
-- (\row11|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(5) & (!\row12|div5|FS|Bo~0_combout\ & \row11|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011001000111011001111111000000000100010001100110011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datab => \REG_B|ALT_INV_q\(6),
	datac => \row12|div5|FS|ALT_INV_Bo~0_combout\,
	datad => \row11|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row11|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row12|div5|FS|ALT_INV_Bo~2_combout\,
	combout => \row12|div7|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y6_N18
\row12|div10|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div10|FS|Bo~2_combout\ = ( \row11|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row12|div7|FS|Bo~0_combout\ & ( (\REG_B|q\(7) & (\REG_B|q\(8) & (!\row12|div10|FS|Bo~1_combout\ & 
-- !\row11|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row11|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row12|div7|FS|Bo~0_combout\ & ( (!\row12|div10|FS|Bo~1_combout\ & 
-- (((\REG_B|q\(7) & !\row11|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(8)))) ) ) ) # ( \row11|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row12|div7|FS|Bo~0_combout\ & ( 
-- (\REG_B|q\(8) & (!\row12|div10|FS|Bo~1_combout\ & ((!\row11|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7))))) ) ) ) # ( !\row11|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row12|div7|FS|Bo~0_combout\ & ( (!\row12|div10|FS|Bo~1_combout\ & (((!\row11|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(8))) # (\REG_B|q\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001110000001100000001000001110000001100000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(7),
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row12|div10|FS|ALT_INV_Bo~1_combout\,
	datad => \row11|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row11|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row12|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row12|div10|FS|Bo~2_combout\);

-- Location: LABCELL_X62_Y6_N12
\row12|div12|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div12|FS|Bo~0_combout\ = ( \row11|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row12|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11)) # ((!\REG_B|q\(10) & 
-- \row11|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row11|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row12|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(10) & 
-- (\row11|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(11))) ) ) ) # ( \row11|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row12|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11)) # 
-- ((!\row12|div10|FS|Bo~0_combout\ & ((!\REG_B|q\(10)) # (\row11|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\row12|div10|FS|Bo~0_combout\ & (!\REG_B|q\(10) & 
-- \row11|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row11|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row12|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & 
-- ((!\row12|div10|FS|Bo~0_combout\ & ((!\REG_B|q\(10)) # (\row11|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\row12|div10|FS|Bo~0_combout\ & (!\REG_B|q\(10) & 
-- \row11|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111000000000111111111000111000001100000000001111111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row12|div10|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(10),
	datac => \row11|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(11),
	datae => \row11|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row12|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row12|div12|FS|Bo~0_combout\);

-- Location: LABCELL_X60_Y6_N0
\row12|div15|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div15|FS|Bo~2_combout\ = ( \row11|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row12|div12|FS|Bo~0_combout\ & ( (\REG_B|q\(13) & (\REG_B|q\(12) & 
-- (!\row11|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row12|div15|FS|Bo~1_combout\))) ) ) ) # ( !\row11|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row12|div12|FS|Bo~0_combout\ & ( 
-- (!\row12|div15|FS|Bo~1_combout\ & (((\REG_B|q\(12) & !\row11|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(13)))) ) ) ) # ( \row11|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row12|div12|FS|Bo~0_combout\ & ( (\REG_B|q\(13) & (!\row12|div15|FS|Bo~1_combout\ & ((!\row11|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12))))) ) ) ) # ( 
-- !\row11|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row12|div12|FS|Bo~0_combout\ & ( (!\row12|div15|FS|Bo~1_combout\ & (((!\row11|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(12))) # (\REG_B|q\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011100000000010100010000000001110101000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(12),
	datac => \row11|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row12|div15|FS|ALT_INV_Bo~1_combout\,
	datae => \row11|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row12|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row12|div15|FS|Bo~2_combout\);

-- Location: MLABCELL_X59_Y7_N57
\row12|div17|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div17|FS|Bo~0_combout\ = ( \row12|div15|FS|Bo~0_combout\ & ( \row12|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & (((\row11|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(15))) # 
-- (\row11|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(16) & (\row11|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (\row11|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(15)))) ) ) ) # ( !\row12|div15|FS|Bo~0_combout\ & ( \row12|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & 
-- (((\row11|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(15))) # (\row11|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(16) & 
-- (\row11|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\row11|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(15)))) ) ) ) # ( \row12|div15|FS|Bo~0_combout\ & ( 
-- !\row12|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & (((\row11|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(15))) # (\row11|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # 
-- (\REG_B|q\(16) & (\row11|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\row11|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(15)))) ) ) ) # ( !\row12|div15|FS|Bo~0_combout\ & ( 
-- !\row12|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & (((!\REG_B|q\(15)) # (\row11|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row11|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # 
-- (\REG_B|q\(16) & (\row11|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(15)) # (\row11|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101100101011001010110010001000101011001000100010101100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(16),
	datab => \row11|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row11|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(15),
	datae => \row12|div15|FS|ALT_INV_Bo~0_combout\,
	dataf => \row12|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row12|div17|FS|Bo~0_combout\);

-- Location: LABCELL_X61_Y7_N42
\row12|div20|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div20|FS|Bo~2_combout\ = ( \row11|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row12|div17|FS|Bo~0_combout\ & ( (\REG_B|q\(18) & (!\row11|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ 
-- & !\row12|div20|FS|Bo~1_combout\)) ) ) ) # ( !\row11|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row12|div17|FS|Bo~0_combout\ & ( (!\row12|div20|FS|Bo~1_combout\ & ((!\REG_B|q\(17) & (\REG_B|q\(18) & 
-- !\row11|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(17) & ((!\row11|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(18)))))) ) ) ) # ( 
-- \row11|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row12|div17|FS|Bo~0_combout\ & ( (!\row12|div20|FS|Bo~1_combout\ & ((!\REG_B|q\(17) & (\REG_B|q\(18) & 
-- !\row11|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(17) & ((!\row11|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(18)))))) ) ) ) # ( 
-- !\row11|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row12|div17|FS|Bo~0_combout\ & ( (!\row12|div20|FS|Bo~1_combout\ & ((!\row11|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001100000000011100010000000001110001000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(17),
	datab => \REG_B|ALT_INV_q\(18),
	datac => \row11|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row12|div20|FS|ALT_INV_Bo~1_combout\,
	datae => \row11|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row12|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row12|div20|FS|Bo~2_combout\);

-- Location: LABCELL_X61_Y7_N24
\row12|div22|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div22|FS|Bo~0_combout\ = ( \row11|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row12|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21)) # 
-- ((\row11|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(20))) ) ) ) # ( !\row11|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row12|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & 
-- (\row11|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(20))) ) ) ) # ( \row11|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row12|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21)) # 
-- ((!\row12|div20|FS|Bo~0_combout\ & ((!\REG_B|q\(20)) # (\row11|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\row12|div20|FS|Bo~0_combout\ & 
-- (\row11|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(20)))) ) ) ) # ( !\row11|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row12|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & 
-- ((!\row12|div20|FS|Bo~0_combout\ & ((!\REG_B|q\(20)) # (\row11|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\row12|div20|FS|Bo~0_combout\ & 
-- (\row11|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110000001000111011111100111000001100000000001100111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row12|div20|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(21),
	datac => \row11|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(20),
	datae => \row11|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row12|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row12|div22|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y7_N30
\row12|div25|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div25|FS|Bo~2_combout\ = ( \row11|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row12|div22|FS|Bo~0_combout\ & ( (!\row11|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\REG_B|q\(22) 
-- & (!\row12|div25|FS|Bo~1_combout\ & \REG_B|q\(23)))) ) ) ) # ( !\row11|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row12|div22|FS|Bo~0_combout\ & ( (!\row12|div25|FS|Bo~1_combout\ & 
-- (((!\row11|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(22))) # (\REG_B|q\(23)))) ) ) ) # ( \row11|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row12|div22|FS|Bo~0_combout\ & ( 
-- (!\row12|div25|FS|Bo~1_combout\ & (\REG_B|q\(23) & ((!\row11|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22))))) ) ) ) # ( !\row11|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row12|div22|FS|Bo~0_combout\ & ( (!\row12|div25|FS|Bo~1_combout\ & ((!\row11|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(23)) # (\REG_B|q\(22))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000011110000000000001011000000100000111100000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row11|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(22),
	datac => \row12|div25|FS|ALT_INV_Bo~1_combout\,
	datad => \REG_B|ALT_INV_q\(23),
	datae => \row11|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row12|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row12|div25|FS|Bo~2_combout\);

-- Location: LABCELL_X63_Y7_N6
\row12|div27|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div27|FS|Bo~0_combout\ = ( \row12|div25|FS|Bo~0_combout\ & ( \row12|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & (((\row11|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(25))) # 
-- (\row11|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & (\row11|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(25) & 
-- \row11|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row12|div25|FS|Bo~0_combout\ & ( \row12|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & 
-- (((\row11|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(25))) # (\row11|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & 
-- (\row11|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(25) & \row11|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row12|div25|FS|Bo~0_combout\ & ( 
-- !\row12|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & (((\row11|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(25))) # (\row11|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # 
-- (\REG_B|q\(26) & (\row11|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(25) & \row11|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row12|div25|FS|Bo~0_combout\ & ( 
-- !\row12|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & (((!\REG_B|q\(25)) # (\row11|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row11|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # 
-- (\REG_B|q\(26) & (\row11|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(25)) # (\row11|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001011111011001000001011101000100000101110100010000010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(26),
	datab => \row11|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(25),
	datad => \row11|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row12|div25|FS|ALT_INV_Bo~0_combout\,
	dataf => \row12|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row12|div27|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y7_N12
\row12|div30|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div30|FS|Bo~2_combout\ = ( !\row12|div30|FS|Bo~1_combout\ & ( \row12|div27|FS|Bo~0_combout\ & ( (!\REG_B|q\(28) & (\REG_B|q\(27) & (!\row11|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row11|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(28) & ((!\row11|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(27) & 
-- !\row11|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row12|div30|FS|Bo~1_combout\ & ( !\row12|div27|FS|Bo~0_combout\ & ( (!\REG_B|q\(28) & 
-- (!\row11|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row11|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27))))) # (\REG_B|q\(28) & 
-- (((!\row11|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row11|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(27)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011100110001000000000000000001110011000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(27),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row11|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row11|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row12|div30|FS|ALT_INV_Bo~1_combout\,
	dataf => \row12|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row12|div30|FS|Bo~2_combout\);

-- Location: LABCELL_X63_Y7_N45
\row12|div32|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div32|FS|Bo~1_combout\ = ( \row12|div32|FS|Bo~0_combout\ & ( \row12|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & (!\REG_B|q\(30) & \row11|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row12|div32|FS|Bo~0_combout\ & ( \row12|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31)) # ((!\REG_B|q\(30) & \row11|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \row12|div32|FS|Bo~0_combout\ & ( 
-- !\row12|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\REG_B|q\(30) & ((!\row12|div30|FS|Bo~0_combout\) # (\row11|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(30) & (!\row12|div30|FS|Bo~0_combout\ & 
-- \row11|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row12|div32|FS|Bo~0_combout\ & ( !\row12|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31)) # ((!\REG_B|q\(30) & ((!\row12|div30|FS|Bo~0_combout\) # 
-- (\row11|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(30) & (!\row12|div30|FS|Bo~0_combout\ & \row11|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101011111110100000001010100010101010111011100000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datab => \REG_B|ALT_INV_q\(30),
	datac => \row12|div30|FS|ALT_INV_Bo~0_combout\,
	datad => \row11|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row12|div32|FS|ALT_INV_Bo~0_combout\,
	dataf => \row12|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row12|div32|FS|Bo~1_combout\);

-- Location: LABCELL_X63_Y6_N3
\row13|div2|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div2|FS|Bo~0_combout\ = ( \row12|div32|FS|Bo~1_combout\ & ( (!\REG_A|q\(20) & (((\REG_B|q\(0) & !\REG_A|q\(19))) # (\REG_B|q\(1)))) # (\REG_A|q\(20) & (\REG_B|q\(1) & (\REG_B|q\(0) & !\REG_A|q\(19)))) ) ) # ( !\row12|div32|FS|Bo~1_combout\ & ( 
-- (!\REG_A|q\(20) & (\REG_B|q\(1) & ((!\REG_B|q\(0)) # (!\REG_A|q\(19))))) # (\REG_A|q\(20) & (\REG_B|q\(0) & ((!\REG_A|q\(19)) # (\REG_B|q\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100001001001110010000100101011001000100010101100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(20),
	datab => \REG_B|ALT_INV_q\(1),
	datac => \REG_B|ALT_INV_q\(0),
	datad => \REG_A|ALT_INV_q\(19),
	dataf => \row12|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row13|div2|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y6_N6
\row12|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row11|div32|FS|Bo~1_combout\ & ( \row12|div32|FS|Bo~1_combout\ & ( \REG_A|q\(21) ) ) ) # ( !\row11|div32|FS|Bo~1_combout\ & ( \row12|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(0) $ (!\REG_A|q\(21)) ) ) ) # ( \row11|div32|FS|Bo~1_combout\ & ( !\row12|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(1) $ (!\REG_A|q\(21) $ (((!\REG_A|q\(20) & \REG_B|q\(0))))) ) ) ) # ( !\row11|div32|FS|Bo~1_combout\ & ( 
-- !\row12|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(1) $ (!\REG_A|q\(21) $ (((\REG_A|q\(20) & \REG_B|q\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111011100001001011011101001000110011110011000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(20),
	datab => \REG_B|ALT_INV_q\(0),
	datac => \REG_B|ALT_INV_q\(1),
	datad => \REG_A|ALT_INV_q\(21),
	datae => \row11|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row12|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row12|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y7_N54
\row13|div32|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div32|FS|Bo~0_combout\ = ( \row12|div32|FS|Bo~0_combout\ & ( \row12|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & (\REG_B|q\(31) & \row11|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(30) & 
-- ((!\row11|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row12|div32|FS|Bo~0_combout\ & ( \row12|div30|FS|Bo~2_combout\ & ( (!\row11|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ((!\REG_B|q\(31)) # (\REG_B|q\(30)))) ) ) ) # ( \row12|div32|FS|Bo~0_combout\ & ( !\row12|div30|FS|Bo~2_combout\ & ( (!\row11|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(30) $ 
-- (\row12|div30|FS|Bo~0_combout\)))) # (\row11|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\REG_B|q\(31) & (!\REG_B|q\(30) $ (!\row12|div30|FS|Bo~0_combout\)))) ) ) ) # ( !\row12|div32|FS|Bo~0_combout\ & ( 
-- !\row12|div30|FS|Bo~2_combout\ & ( (!\row11|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(31)) # (!\REG_B|q\(30) $ (\row12|div30|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000010110000110000010011010010110000101100000011010000110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datab => \REG_B|ALT_INV_q\(30),
	datac => \row11|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row12|div30|FS|ALT_INV_Bo~0_combout\,
	datae => \row12|div32|FS|ALT_INV_Bo~0_combout\,
	dataf => \row12|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row13|div32|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y7_N24
\row12|div28|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div28|FS|Bo~0_combout\ = ( \row12|div27|FS|Bo~0_combout\ & ( (!\row11|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(27)) ) ) # ( !\row12|div27|FS|Bo~0_combout\ & ( 
-- (!\row11|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row11|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(27),
	dataf => \row12|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row12|div28|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y7_N21
\row13|div30|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div30|FS|Bo~0_combout\ = ( \row12|div28|FS|Bo~0_combout\ & ( (\REG_B|q\(29) & (!\row11|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row12|div32|FS|Bo~1_combout\ & !\REG_B|q\(28)))))) ) ) # ( 
-- !\row12|div28|FS|Bo~0_combout\ & ( (\REG_B|q\(29) & (!\row11|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row12|div32|FS|Bo~1_combout\ & \REG_B|q\(28)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000100000100010100010000010000010101010000000001010101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datab => \row12|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \REG_B|ALT_INV_q\(28),
	datad => \row11|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row12|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row13|div30|FS|Bo~0_combout\);

-- Location: LABCELL_X64_Y7_N42
\row11|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row11|div32|FS|Bo~1_combout\ & ( \row10|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row11|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(28) $ (!\row11|div28|FS|Bo~0_combout\ $ (\row10|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row11|div28|FS|ALT_INV_Bo~0_combout\,
	datad => \row10|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row11|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row11|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y7_N36
\row12|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row11|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row12|div28|FS|Bo~0_combout\ & ( 
-- !\row11|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(29) $ (\REG_B|q\(28))) # (\row12|div32|FS|Bo~1_combout\))) ) ) ) # ( !\row11|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- \row12|div28|FS|Bo~0_combout\ & ( !\row11|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row12|div32|FS|Bo~1_combout\) # (\REG_B|q\(29)))) ) ) ) # ( 
-- \row11|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row12|div28|FS|Bo~0_combout\ & ( !\row11|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(29)) # 
-- (\row12|div32|FS|Bo~1_combout\))) ) ) ) # ( !\row11|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row12|div28|FS|Bo~0_combout\ & ( !\row11|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((!\REG_B|q\(29) $ (\REG_B|q\(28))) # (\row12|div32|FS|Bo~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100100110011011001100011001110011001001100110110100100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datab => \row11|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(28),
	datad => \row12|div32|FS|ALT_INV_Bo~1_combout\,
	datae => \row11|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row12|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row12|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y7_N18
\row12|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row12|div27|FS|Bo~0_combout\ & ( !\row11|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(27)) # 
-- (\row12|div32|FS|Bo~1_combout\))) ) ) # ( !\row12|div27|FS|Bo~0_combout\ & ( !\row11|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(27)) # (\row12|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100001111110000110000111100001111110000110000111111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row12|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \row11|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(27),
	dataf => \row12|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row12|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y7_N27
\row13|div30|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div30|FS|Bo~1_combout\ = ( \row12|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & (!\row11|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row12|div32|FS|Bo~1_combout\) # (\REG_B|q\(28)))))) ) ) # ( 
-- !\row12|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & (!\row11|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(28)) # (\row12|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000010001010001000001000101010000000001010101000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row12|div32|FS|ALT_INV_Bo~1_combout\,
	datad => \row11|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row12|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row13|div30|FS|Bo~1_combout\);

-- Location: LABCELL_X62_Y7_N57
\row12|div25|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div25|FS|Bo~3_combout\ = ( !\row12|div25|FS|Bo~2_combout\ & ( !\row12|div25|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row12|div25|FS|ALT_INV_Bo~0_combout\,
	dataf => \row12|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row12|div25|FS|Bo~3_combout\);

-- Location: LABCELL_X64_Y7_N48
\row12|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row12|div25|FS|Bo~3_combout\ & ( \row12|div32|FS|Bo~1_combout\ & ( \row11|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row12|div25|FS|Bo~3_combout\ & ( \row12|div32|FS|Bo~1_combout\ & ( \row11|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row12|div25|FS|Bo~3_combout\ & ( !\row12|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(26) $ 
-- (!\row11|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(25) & !\row11|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row12|div25|FS|Bo~3_combout\ & ( 
-- !\row12|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(26) $ (!\row11|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row11|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010011001011001011001011001101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(26),
	datab => \REG_B|ALT_INV_q\(25),
	datac => \row11|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row11|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row12|div25|FS|ALT_INV_Bo~3_combout\,
	dataf => \row12|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row12|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y7_N3
\row12|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row12|div32|FS|Bo~1_combout\ & ( \row11|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row12|div32|FS|Bo~1_combout\ & ( 
-- !\row11|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(25) $ (!\row12|div25|FS|Bo~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row11|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(25),
	datad => \row12|div25|FS|ALT_INV_Bo~3_combout\,
	dataf => \row12|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row12|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y7_N39
\row12|div23|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div23|FS|Bo~0_combout\ = ( \row12|div22|FS|Bo~0_combout\ & ( (\REG_B|q\(22) & !\row11|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row12|div22|FS|Bo~0_combout\ & ( 
-- (!\row11|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(22),
	datad => \row11|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row12|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row12|div23|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y7_N45
\row13|div25|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div25|FS|Bo~0_combout\ = ( \row12|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(24) & !\row11|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row12|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(24) & (!\REG_B|q\(23) $ 
-- (!\row12|div23|FS|Bo~0_combout\ $ (!\row11|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010010001000010001001000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \REG_B|ALT_INV_q\(24),
	datac => \row12|div23|FS|ALT_INV_Bo~0_combout\,
	datad => \row11|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row12|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row13|div25|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y8_N45
\row11|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row11|div32|FS|Bo~1_combout\ & ( \row10|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row11|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(23) $ (!\row10|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row11|div23|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datac => \row10|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row11|div23|FS|ALT_INV_Bo~0_combout\,
	dataf => \row11|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row11|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y7_N24
\row12|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row11|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row12|div23|FS|Bo~0_combout\ & ( 
-- !\row11|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(23) $ (\REG_B|q\(24))) # (\row12|div32|FS|Bo~1_combout\))) ) ) ) # ( !\row11|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- \row12|div23|FS|Bo~0_combout\ & ( !\row11|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row12|div32|FS|Bo~1_combout\) # (\REG_B|q\(24)))) ) ) ) # ( 
-- \row11|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row12|div23|FS|Bo~0_combout\ & ( !\row11|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(24)) # 
-- (\row12|div32|FS|Bo~1_combout\))) ) ) ) # ( !\row11|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row12|div23|FS|Bo~0_combout\ & ( !\row11|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((!\REG_B|q\(23) $ (\REG_B|q\(24))) # (\row12|div32|FS|Bo~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110000010011111001100001100111111000000001111110110000010011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \REG_B|ALT_INV_q\(24),
	datac => \row12|div32|FS|ALT_INV_Bo~1_combout\,
	datad => \row11|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row11|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row12|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row12|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y7_N3
\row12|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row12|div32|FS|Bo~1_combout\ & ( \row11|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row12|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(22) $ (!\row11|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row12|div22|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(22),
	datac => \row11|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row12|div22|FS|ALT_INV_Bo~0_combout\,
	dataf => \row12|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row12|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y7_N33
\row12|div20|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div20|FS|Bo~3_combout\ = ( !\row12|div20|FS|Bo~2_combout\ & ( !\row12|div20|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row12|div20|FS|ALT_INV_Bo~0_combout\,
	dataf => \row12|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row12|div20|FS|Bo~3_combout\);

-- Location: LABCELL_X61_Y7_N0
\row12|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row12|div32|FS|Bo~1_combout\ & ( \row12|div20|FS|Bo~3_combout\ & ( \row11|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row12|div32|FS|Bo~1_combout\ & ( \row12|div20|FS|Bo~3_combout\ & ( !\REG_B|q\(21) $ (!\row11|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(20) & 
-- !\row11|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( \row12|div32|FS|Bo~1_combout\ & ( !\row12|div20|FS|Bo~3_combout\ & ( \row11|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # 
-- ( !\row12|div32|FS|Bo~1_combout\ & ( !\row12|div20|FS|Bo~3_combout\ & ( !\REG_B|q\(21) $ (!\row11|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((!\row11|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100011000111001000000001111111101100011100111000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datab => \REG_B|ALT_INV_q\(21),
	datac => \row11|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row11|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row12|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row12|div20|FS|ALT_INV_Bo~3_combout\,
	combout => \row12|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y7_N51
\row13|div25|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div25|FS|Bo~1_combout\ = ( \row12|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & \row11|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row12|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & (!\REG_B|q\(23) $ 
-- (!\row12|div23|FS|Bo~0_combout\ $ (\row11|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100010010001000010000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \REG_B|ALT_INV_q\(24),
	datac => \row12|div23|FS|ALT_INV_Bo~0_combout\,
	datad => \row11|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row12|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row13|div25|FS|Bo~1_combout\);

-- Location: LABCELL_X61_Y7_N6
\row12|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row12|div32|FS|Bo~1_combout\ & ( \row11|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row12|div32|FS|Bo~1_combout\ & ( 
-- !\row11|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row12|div20|FS|Bo~3_combout\ $ (!\REG_B|q\(20))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row11|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row12|div20|FS|ALT_INV_Bo~3_combout\,
	datad => \REG_B|ALT_INV_q\(20),
	dataf => \row12|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row12|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y7_N0
\row11|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row11|div32|FS|Bo~1_combout\ & ( \row10|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row11|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(18) $ (!\row10|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row11|div18|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(18),
	datac => \row10|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row11|div18|FS|ALT_INV_Bo~0_combout\,
	dataf => \row11|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row11|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y7_N45
\row12|div18|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div18|FS|Bo~0_combout\ = ( \row11|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(17) & !\row12|div17|FS|Bo~0_combout\) ) ) # ( 
-- !\row11|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row12|div17|FS|Bo~0_combout\) # (\REG_B|q\(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(17),
	datad => \row12|div17|FS|ALT_INV_Bo~0_combout\,
	dataf => \row11|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row12|div18|FS|Bo~0_combout\);

-- Location: LABCELL_X60_Y7_N30
\row12|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row12|div18|FS|Bo~0_combout\ & ( \row12|div32|FS|Bo~1_combout\ & ( \row11|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row12|div18|FS|Bo~0_combout\ & ( \row12|div32|FS|Bo~1_combout\ & ( \row11|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row12|div18|FS|Bo~0_combout\ & ( !\row12|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(19) $ 
-- (!\row11|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row11|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(18))))) ) ) ) # ( !\row12|div18|FS|Bo~0_combout\ & ( 
-- !\row12|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(19) $ (!\row11|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(18) & !\row11|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101011010101001010110100100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(19),
	datab => \REG_B|ALT_INV_q\(18),
	datac => \row11|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row11|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row12|div18|FS|ALT_INV_Bo~0_combout\,
	dataf => \row12|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row12|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y7_N42
\row13|div20|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div20|FS|Bo~0_combout\ = ( \row12|div32|FS|Bo~1_combout\ & ( (!\row11|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(19)) ) ) # ( !\row12|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & (!\REG_B|q\(18) $ 
-- (!\row11|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row12|div18|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100000110000010010000011000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \row11|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(19),
	datad => \row12|div18|FS|ALT_INV_Bo~0_combout\,
	dataf => \row12|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row13|div20|FS|Bo~0_combout\);

-- Location: MLABCELL_X59_Y7_N51
\row12|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row12|div17|FS|Bo~0_combout\ & ( \row12|div32|FS|Bo~1_combout\ & ( \row11|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row12|div17|FS|Bo~0_combout\ & ( \row12|div32|FS|Bo~1_combout\ & ( \row11|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row12|div17|FS|Bo~0_combout\ & ( !\row12|div32|FS|Bo~1_combout\ & ( 
-- !\row11|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(17)) ) ) ) # ( !\row12|div17|FS|Bo~0_combout\ & ( !\row12|div32|FS|Bo~1_combout\ & ( 
-- !\row11|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\REG_B|q\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111000011111111000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row11|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(17),
	datae => \row12|div17|FS|ALT_INV_Bo~0_combout\,
	dataf => \row12|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row12|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y7_N3
\row13|div20|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div20|FS|Bo~1_combout\ = ( \row12|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & \row11|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row12|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & (!\REG_B|q\(18) $ 
-- (!\row11|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row12|div18|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(19),
	datab => \REG_B|ALT_INV_q\(18),
	datac => \row11|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row12|div18|FS|ALT_INV_Bo~0_combout\,
	dataf => \row12|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row13|div20|FS|Bo~1_combout\);

-- Location: LABCELL_X60_Y6_N51
\row12|div15|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div15|FS|Bo~3_combout\ = (!\row12|div15|FS|Bo~0_combout\ & !\row12|div15|FS|Bo~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row12|div15|FS|ALT_INV_Bo~0_combout\,
	datad => \row12|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row12|div15|FS|Bo~3_combout\);

-- Location: MLABCELL_X59_Y7_N30
\row12|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row12|div32|FS|Bo~1_combout\ & ( \row12|div15|FS|Bo~3_combout\ & ( \row11|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row12|div32|FS|Bo~1_combout\ & ( \row12|div15|FS|Bo~3_combout\ & ( !\REG_B|q\(16) $ (!\row11|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((!\row11|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(15))))) ) ) ) # ( \row12|div32|FS|Bo~1_combout\ & ( !\row12|div15|FS|Bo~3_combout\ & ( 
-- \row11|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row12|div32|FS|Bo~1_combout\ & ( !\row12|div15|FS|Bo~3_combout\ & ( !\REG_B|q\(16) $ 
-- (!\row11|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row11|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001101001100101000000001111111101011001101001100000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(16),
	datab => \row11|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(15),
	datad => \row11|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row12|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row12|div15|FS|ALT_INV_Bo~3_combout\,
	combout => \row12|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y6_N36
\row12|div13|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div13|FS|Bo~0_combout\ = ( \row12|div12|FS|Bo~0_combout\ & ( (!\row11|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(12)) ) ) # ( !\row12|div12|FS|Bo~0_combout\ & ( 
-- (!\row11|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row11|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(12),
	dataf => \row12|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row12|div13|FS|Bo~0_combout\);

-- Location: LABCELL_X62_Y6_N27
\row13|div15|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div15|FS|Bo~0_combout\ = ( \row12|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & !\row11|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row12|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (!\row11|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row12|div13|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010010001000010001001000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(14),
	datac => \row11|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row12|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row12|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row13|div15|FS|Bo~0_combout\);

-- Location: MLABCELL_X59_Y6_N51
\row11|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row11|div13|FS|Bo~0_combout\ & ( \row11|div32|FS|Bo~1_combout\ & ( \row10|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row11|div13|FS|Bo~0_combout\ & ( \row11|div32|FS|Bo~1_combout\ & ( \row10|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row11|div13|FS|Bo~0_combout\ & ( !\row11|div32|FS|Bo~1_combout\ & ( 
-- !\row10|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\REG_B|q\(13)) ) ) ) # ( !\row11|div13|FS|Bo~0_combout\ & ( !\row11|div32|FS|Bo~1_combout\ & ( 
-- !\row10|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(13)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000111100000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row10|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(13),
	datae => \row11|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row11|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row11|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y6_N36
\row12|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row12|div13|FS|Bo~0_combout\ & ( \row12|div32|FS|Bo~1_combout\ & ( \row11|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row12|div13|FS|Bo~0_combout\ & ( \row12|div32|FS|Bo~1_combout\ & ( \row11|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row12|div13|FS|Bo~0_combout\ & ( !\row12|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ 
-- (!\row11|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row11|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(13))))) ) ) ) # ( !\row12|div13|FS|Bo~0_combout\ & ( 
-- !\row12|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ (!\row11|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(13) & !\row11|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101011010101001010110100100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row11|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row11|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row12|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row12|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row12|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y6_N27
\row12|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row12|div32|FS|Bo~1_combout\ & ( \row11|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row12|div32|FS|Bo~1_combout\ & ( 
-- !\row12|div15|FS|Bo~3_combout\ $ (!\REG_B|q\(15) $ (!\row11|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row12|div15|FS|ALT_INV_Bo~3_combout\,
	datac => \REG_B|ALT_INV_q\(15),
	datad => \row11|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row12|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row12|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y6_N6
\row12|div11|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div11|FS|Bo~0_combout\ = ( \row12|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(10) & \row11|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row12|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(10) & 
-- ((!\row12|div10|FS|Bo~0_combout\) # (\row11|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(10) & (!\row12|div10|FS|Bo~0_combout\ & 
-- \row11|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011111100110000001111110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(10),
	datac => \row12|div10|FS|ALT_INV_Bo~0_combout\,
	datad => \row11|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row12|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row12|div11|FS|Bo~0_combout\);

-- Location: LABCELL_X66_Y6_N6
\row12|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row12|div32|FS|Bo~1_combout\ & ( \row11|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row12|div32|FS|Bo~1_combout\ & ( 
-- !\row11|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(11) $ (!\row12|div11|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row11|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(11),
	datad => \row12|div11|FS|ALT_INV_Bo~0_combout\,
	dataf => \row12|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row12|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y6_N15
\row13|div15|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div15|FS|Bo~1_combout\ = ( \row12|div13|FS|Bo~0_combout\ & ( \row12|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & \row11|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row12|div13|FS|Bo~0_combout\ & ( 
-- \row12|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & \row11|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row12|div13|FS|Bo~0_combout\ & ( !\row12|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (\row11|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row12|div13|FS|Bo~0_combout\ & ( !\row12|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (!\row11|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000010100000101000000101000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datac => \REG_B|ALT_INV_q\(14),
	datad => \row11|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row12|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row12|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row13|div15|FS|Bo~1_combout\);

-- Location: LABCELL_X62_Y6_N33
\row12|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row12|div32|FS|Bo~1_combout\ & ( \row11|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row12|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(12) $ (!\row11|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row12|div12|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010010110100101101001011000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datab => \row11|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row12|div12|FS|ALT_INV_Bo~0_combout\,
	dataf => \row12|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row12|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y6_N39
\row12|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row12|div32|FS|Bo~1_combout\ & ( \row11|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row12|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(10) $ (!\row11|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row12|div10|FS|Bo~2_combout\) # (\row12|div10|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110110010010011011011001001001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row12|div10|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(10),
	datac => \row12|div10|FS|ALT_INV_Bo~2_combout\,
	datad => \row11|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row12|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row12|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y6_N36
\row12|div8|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div8|FS|Bo~0_combout\ = ( \row11|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(7) & !\row12|div7|FS|Bo~0_combout\) ) ) # ( !\row11|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ 
-- & ( (!\row12|div7|FS|Bo~0_combout\) # (\REG_B|q\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(7),
	datad => \row12|div7|FS|ALT_INV_Bo~0_combout\,
	dataf => \row11|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row12|div8|FS|Bo~0_combout\);

-- Location: LABCELL_X64_Y6_N0
\row11|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row11|div32|FS|Bo~1_combout\ & ( \row10|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row11|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(8) $ (!\row10|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row11|div8|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row10|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row11|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row11|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row11|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y6_N48
\row12|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row11|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row12|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row11|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row12|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ (((!\row12|div8|FS|Bo~0_combout\ & (\REG_B|q\(8) & 
-- !\row11|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row12|div8|FS|Bo~0_combout\ & ((!\row11|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(8)))))) ) ) ) # ( 
-- !\row11|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row12|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ (((!\row12|div8|FS|Bo~0_combout\ & ((!\REG_B|q\(8)) # 
-- (\row11|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\row12|div8|FS|Bo~0_combout\ & (!\REG_B|q\(8) & \row11|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000110001110100011100111000100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row12|div8|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row11|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(9),
	datae => \row11|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row12|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row12|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y6_N48
\row13|div10|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div10|FS|Bo~0_combout\ = ( \row12|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & !\row11|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row12|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (!\row12|div8|FS|Bo~0_combout\ $ (!\row11|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010010001000010001001000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(9),
	datac => \row12|div8|FS|ALT_INV_Bo~0_combout\,
	datad => \row11|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row12|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row13|div10|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y8_N33
\row12|div6|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div6|FS|Bo~0_combout\ = ( \row12|div5|FS|Bo~0_combout\ & ( (\row11|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(5)) ) ) # ( !\row12|div5|FS|Bo~0_combout\ & ( 
-- (!\row11|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\row12|div5|FS|Bo~2_combout\ & !\REG_B|q\(5))) # (\row11|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row12|div5|FS|Bo~2_combout\) # 
-- (!\REG_B|q\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010101010000111101010101000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row11|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row12|div5|FS|ALT_INV_Bo~2_combout\,
	datad => \REG_B|ALT_INV_q\(5),
	dataf => \row12|div5|FS|ALT_INV_Bo~0_combout\,
	combout => \row12|div6|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y8_N12
\row12|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row12|div32|FS|Bo~1_combout\ & ( \row11|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row12|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(6) $ (!\row12|div6|FS|Bo~0_combout\ $ (!\row11|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(6),
	datac => \row12|div6|FS|ALT_INV_Bo~0_combout\,
	datad => \row11|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row12|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row12|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y6_N15
\row12|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row12|div32|FS|Bo~1_combout\ & ( \row11|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row12|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(7) $ (!\row12|div7|FS|Bo~0_combout\ $ (!\row11|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(7),
	datac => \row12|div7|FS|ALT_INV_Bo~0_combout\,
	datad => \row11|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row12|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row12|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y6_N57
\row13|div10|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div10|FS|Bo~1_combout\ = ( \row12|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & \row11|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row12|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (!\row11|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row12|div8|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100010010001000010000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(9),
	datac => \row11|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row12|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row12|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row13|div10|FS|Bo~1_combout\);

-- Location: LABCELL_X60_Y6_N39
\row12|div3|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div3|FS|Bo~0_combout\ = ( \row12|div2|FS|Bo~0_combout\ & ( (!\row11|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(2)) ) ) # ( !\row12|div2|FS|Bo~0_combout\ & ( (\REG_B|q\(2) & 
-- !\row11|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(2),
	datad => \row11|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row12|div2|FS|ALT_INV_Bo~0_combout\,
	combout => \row12|div3|FS|Bo~0_combout\);

-- Location: LABCELL_X64_Y9_N54
\row13|div5|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div5|FS|Bo~0_combout\ = ( \row12|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & !\row11|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row12|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row11|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row12|div3|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010010001000010001001000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datac => \row11|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row12|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row12|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row13|div5|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y8_N0
\row12|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row12|div32|FS|Bo~1_combout\ & ( \row11|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row12|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(5) $ (!\row11|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row12|div5|FS|Bo~2_combout\) # (\row12|div5|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110100101011010011010010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datab => \row12|div5|FS|ALT_INV_Bo~0_combout\,
	datac => \row11|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row12|div5|FS|ALT_INV_Bo~2_combout\,
	dataf => \row12|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row12|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y8_N45
\row11|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row11|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row11|div32|FS|Bo~1_combout\ & ( \row10|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row11|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(3) $ (!\row10|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row11|div3|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row10|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row11|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row11|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row11|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y9_N0
\row12|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row11|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row12|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row11|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row12|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ (((!\REG_B|q\(3) & (!\row11|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row12|div3|FS|Bo~0_combout\)) # (\REG_B|q\(3) & ((!\row11|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row12|div3|FS|Bo~0_combout\))))) ) ) ) # ( 
-- !\row11|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row12|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ (((!\REG_B|q\(3) & ((!\row12|div3|FS|Bo~0_combout\) # 
-- (\row11|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(3) & (\row11|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row12|div3|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010110100110100110100101100100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row11|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row12|div3|FS|ALT_INV_Bo~0_combout\,
	datae => \row11|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row12|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row12|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y6_N54
\row13|div5|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div5|FS|Bo~1_combout\ = ( \row12|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & \row11|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row12|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row11|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row12|div3|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row11|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row12|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row12|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row13|div5|FS|Bo~1_combout\);

-- Location: LABCELL_X64_Y7_N33
\row12|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row12|div32|FS|Bo~1_combout\ & ( \row11|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row12|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(2) $ (!\row12|div2|FS|Bo~0_combout\ $ (\row11|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(2),
	datac => \row12|div2|FS|ALT_INV_Bo~0_combout\,
	datad => \row11|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row12|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row12|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y6_N48
\row13|div5|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div5|FS|Bo~2_combout\ = ( \row13|div2|FS|Bo~0_combout\ & ( \row12|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(3) & (!\row13|div5|FS|Bo~1_combout\ & 
-- ((!\row12|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(2))))) ) ) ) # ( !\row13|div2|FS|Bo~0_combout\ & ( \row12|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(3) & 
-- (\REG_B|q\(2) & (!\row13|div5|FS|Bo~1_combout\ & !\row12|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row13|div2|FS|Bo~0_combout\ & ( 
-- !\row12|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row13|div5|FS|Bo~1_combout\ & (((!\row12|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(2))) # (\REG_B|q\(3)))) ) ) ) # ( 
-- !\row13|div2|FS|Bo~0_combout\ & ( !\row12|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row13|div5|FS|Bo~1_combout\ & (((\REG_B|q\(2) & !\row12|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) 
-- # (\REG_B|q\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000001010000111100000111000000010000000000000101000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(2),
	datac => \row13|div5|FS|ALT_INV_Bo~1_combout\,
	datad => \row12|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row13|div2|FS|ALT_INV_Bo~0_combout\,
	dataf => \row12|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row13|div5|FS|Bo~2_combout\);

-- Location: LABCELL_X63_Y6_N18
\row13|div7|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div7|FS|Bo~0_combout\ = ( \row12|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row13|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & ((!\REG_B|q\(5)) # 
-- (\row12|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(6) & (!\REG_B|q\(5) & \row12|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row12|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row13|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & \row12|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row12|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row13|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & ((!\REG_B|q\(5)) # ((!\row13|div5|FS|Bo~0_combout\) # 
-- (\row12|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(6) & (\row12|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(5)) # (!\row13|div5|FS|Bo~0_combout\)))) ) ) ) # ( 
-- !\row12|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row13|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & (((!\REG_B|q\(5) & !\row13|div5|FS|Bo~0_combout\)) # 
-- (\row12|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(6) & (!\REG_B|q\(5) & (!\row13|div5|FS|Bo~0_combout\ & \row12|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011101010101010001111111000000000101010101000100011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(6),
	datab => \REG_B|ALT_INV_q\(5),
	datac => \row13|div5|FS|ALT_INV_Bo~0_combout\,
	datad => \row12|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row12|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row13|div5|FS|ALT_INV_Bo~2_combout\,
	combout => \row13|div7|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y6_N30
\row13|div10|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div10|FS|Bo~2_combout\ = ( !\row13|div10|FS|Bo~1_combout\ & ( \row13|div7|FS|Bo~0_combout\ & ( (!\REG_B|q\(8) & (\REG_B|q\(7) & (!\row12|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row12|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(8) & ((!\row12|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(7) & 
-- !\row12|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row13|div10|FS|Bo~1_combout\ & ( !\row13|div7|FS|Bo~0_combout\ & ( (!\REG_B|q\(8) & 
-- (!\row12|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row12|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7))))) # (\REG_B|q\(8) & 
-- (((!\row12|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row12|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011100110001000000000000000001110011000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(7),
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row12|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row12|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row13|div10|FS|ALT_INV_Bo~1_combout\,
	dataf => \row13|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row13|div10|FS|Bo~2_combout\);

-- Location: LABCELL_X63_Y6_N24
\row13|div12|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div12|FS|Bo~0_combout\ = ( \row13|div10|FS|Bo~0_combout\ & ( \row13|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & (((!\REG_B|q\(10) & \row12|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\row12|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(11) & (!\REG_B|q\(10) & (\row12|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row12|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row13|div10|FS|Bo~0_combout\ & ( \row13|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & (((!\REG_B|q\(10) & 
-- \row12|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row12|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(11) & (!\REG_B|q\(10) & 
-- (\row12|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row12|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row13|div10|FS|Bo~0_combout\ & ( !\row13|div10|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(11) & (((!\REG_B|q\(10) & \row12|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row12|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(11) & (!\REG_B|q\(10) & 
-- (\row12|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row12|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row13|div10|FS|Bo~0_combout\ & ( !\row13|div10|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(11) & ((!\REG_B|q\(10)) # ((\row12|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row12|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(11) & 
-- (\row12|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(10)) # (\row12|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111011001111000011001000111000001100100011100000110010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datab => \REG_B|ALT_INV_q\(11),
	datac => \row12|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row12|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row13|div10|FS|ALT_INV_Bo~0_combout\,
	dataf => \row13|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row13|div12|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y6_N42
\row13|div15|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div15|FS|Bo~2_combout\ = ( \row12|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row13|div12|FS|Bo~0_combout\ & ( (\REG_B|q\(12) & (\REG_B|q\(13) & 
-- (!\row12|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row13|div15|FS|Bo~1_combout\))) ) ) ) # ( !\row12|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row13|div12|FS|Bo~0_combout\ & ( 
-- (!\row13|div15|FS|Bo~1_combout\ & (((\REG_B|q\(12) & !\row12|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(13)))) ) ) ) # ( \row12|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row13|div12|FS|Bo~0_combout\ & ( (\REG_B|q\(13) & (!\row13|div15|FS|Bo~1_combout\ & ((!\row12|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12))))) ) ) ) # ( 
-- !\row12|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row13|div12|FS|Bo~0_combout\ & ( (!\row13|div15|FS|Bo~1_combout\ & (((!\row12|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(13))) # (\REG_B|q\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011100000000001100010000000001110011000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row12|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row13|div15|FS|ALT_INV_Bo~1_combout\,
	datae => \row12|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row13|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row13|div15|FS|Bo~2_combout\);

-- Location: LABCELL_X63_Y6_N36
\row13|div17|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div17|FS|Bo~0_combout\ = ( \row12|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row13|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16)) # ((!\REG_B|q\(15) & 
-- \row12|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row12|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row13|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(15) & (!\REG_B|q\(16) & 
-- \row12|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \row12|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row13|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16)) # ((!\REG_B|q\(15) & 
-- ((!\row13|div15|FS|Bo~0_combout\) # (\row12|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(15) & (!\row13|div15|FS|Bo~0_combout\ & 
-- \row12|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row12|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row13|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & ((!\REG_B|q\(15) & 
-- ((!\row13|div15|FS|Bo~0_combout\) # (\row12|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(15) & (!\row13|div15|FS|Bo~0_combout\ & 
-- \row12|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011001000111011001111111000000000100010001100110011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(15),
	datab => \REG_B|ALT_INV_q\(16),
	datac => \row13|div15|FS|ALT_INV_Bo~0_combout\,
	datad => \row12|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row12|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row13|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row13|div17|FS|Bo~0_combout\);

-- Location: LABCELL_X66_Y7_N42
\row13|div20|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div20|FS|Bo~2_combout\ = ( \row12|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row13|div17|FS|Bo~0_combout\ & ( (\REG_B|q\(18) & (!\row12|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ 
-- & !\row13|div20|FS|Bo~1_combout\)) ) ) ) # ( !\row12|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row13|div17|FS|Bo~0_combout\ & ( (!\row13|div20|FS|Bo~1_combout\ & ((!\REG_B|q\(18) & (\REG_B|q\(17) & 
-- !\row12|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(18) & ((!\row12|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17)))))) ) ) ) # ( 
-- \row12|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row13|div17|FS|Bo~0_combout\ & ( (!\row13|div20|FS|Bo~1_combout\ & ((!\REG_B|q\(18) & (\REG_B|q\(17) & 
-- !\row12|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(18) & ((!\row12|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17)))))) ) ) ) # ( 
-- !\row12|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row13|div17|FS|Bo~0_combout\ & ( (!\row13|div20|FS|Bo~1_combout\ & ((!\row12|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000011100010000000001110001000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(17),
	datac => \row12|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row13|div20|FS|ALT_INV_Bo~1_combout\,
	datae => \row12|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row13|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row13|div20|FS|Bo~2_combout\);

-- Location: LABCELL_X66_Y7_N24
\row13|div22|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div22|FS|Bo~0_combout\ = ( \row13|div20|FS|Bo~0_combout\ & ( \row13|div20|FS|Bo~2_combout\ & ( (!\row12|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(21) & 
-- (\row12|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(20)))) # (\row12|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(21)) # 
-- ((\row12|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(20))))) ) ) ) # ( !\row13|div20|FS|Bo~0_combout\ & ( \row13|div20|FS|Bo~2_combout\ & ( 
-- (!\row12|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(21) & (\row12|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(20)))) # 
-- (\row12|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(21)) # ((\row12|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(20))))) ) ) ) # ( \row13|div20|FS|Bo~0_combout\ & ( 
-- !\row13|div20|FS|Bo~2_combout\ & ( (!\row12|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(21) & (\row12|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(20)))) # 
-- (\row12|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(21)) # ((\row12|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(20))))) ) ) ) # ( !\row13|div20|FS|Bo~0_combout\ & ( 
-- !\row13|div20|FS|Bo~2_combout\ & ( (!\row12|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(21) & ((!\REG_B|q\(20)) # (\row12|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # 
-- (\row12|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(21)) # ((!\REG_B|q\(20)) # (\row12|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110101001101010011010100010001001101010001000100110101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row12|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(21),
	datac => \row12|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(20),
	datae => \row13|div20|FS|ALT_INV_Bo~0_combout\,
	dataf => \row13|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row13|div22|FS|Bo~0_combout\);

-- Location: MLABCELL_X65_Y7_N24
\row13|div25|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div25|FS|Bo~2_combout\ = ( !\row13|div25|FS|Bo~1_combout\ & ( \row13|div22|FS|Bo~0_combout\ & ( (!\REG_B|q\(23) & (\REG_B|q\(22) & (!\row12|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row12|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(23) & ((!\row12|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(22) & 
-- !\row12|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row13|div25|FS|Bo~1_combout\ & ( !\row13|div22|FS|Bo~0_combout\ & ( (!\REG_B|q\(23) & 
-- (!\row12|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row12|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22))))) # (\REG_B|q\(23) & 
-- (((!\row12|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row12|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001101110001000000000000000001110001001100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row12|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row12|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row13|div25|FS|ALT_INV_Bo~1_combout\,
	dataf => \row13|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row13|div25|FS|Bo~2_combout\);

-- Location: LABCELL_X64_Y7_N18
\row13|div27|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div27|FS|Bo~0_combout\ = ( \row12|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row13|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & ((!\REG_B|q\(25)) # 
-- (\row12|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & (!\REG_B|q\(25) & \row12|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row12|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row13|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & \row12|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row12|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row13|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & ((!\REG_B|q\(25)) # ((!\row13|div25|FS|Bo~0_combout\) # 
-- (\row12|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(26) & (\row12|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(25)) # (!\row13|div25|FS|Bo~0_combout\)))) ) ) ) # 
-- ( !\row12|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row13|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & (((!\REG_B|q\(25) & !\row13|div25|FS|Bo~0_combout\)) # 
-- (\row12|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & (!\REG_B|q\(25) & (\row12|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row13|div25|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111000001010101011111000111000001010000010101000111010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(26),
	datab => \REG_B|ALT_INV_q\(25),
	datac => \row12|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row13|div25|FS|ALT_INV_Bo~0_combout\,
	datae => \row12|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row13|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row13|div27|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y7_N48
\row13|div30|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div30|FS|Bo~2_combout\ = ( \row12|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row13|div27|FS|Bo~0_combout\ & ( (\REG_B|q\(28) & (!\row12|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ 
-- & !\row13|div30|FS|Bo~1_combout\)) ) ) ) # ( !\row12|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row13|div27|FS|Bo~0_combout\ & ( (!\row13|div30|FS|Bo~1_combout\ & ((!\REG_B|q\(27) & (\REG_B|q\(28) & 
-- !\row12|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(27) & ((!\row12|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(28)))))) ) ) ) # ( 
-- \row12|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row13|div27|FS|Bo~0_combout\ & ( (!\row13|div30|FS|Bo~1_combout\ & ((!\REG_B|q\(27) & (\REG_B|q\(28) & 
-- !\row12|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(27) & ((!\row12|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(28)))))) ) ) ) # ( 
-- !\row12|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row13|div27|FS|Bo~0_combout\ & ( (!\row13|div30|FS|Bo~1_combout\ & ((!\row12|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(28)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001100000000011100010000000001110001000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(27),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row12|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row13|div30|FS|ALT_INV_Bo~1_combout\,
	datae => \row12|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row13|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row13|div30|FS|Bo~2_combout\);

-- Location: LABCELL_X63_Y7_N0
\row13|div32|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div32|FS|Bo~1_combout\ = ( \row12|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row13|div30|FS|Bo~2_combout\ & ( (!\row13|div32|FS|Bo~0_combout\ & ((!\REG_B|q\(30)) # (!\REG_B|q\(31)))) # 
-- (\row13|div32|FS|Bo~0_combout\ & (!\REG_B|q\(30) & !\REG_B|q\(31))) ) ) ) # ( !\row12|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row13|div30|FS|Bo~2_combout\ & ( (!\row13|div32|FS|Bo~0_combout\ & !\REG_B|q\(31)) ) ) ) 
-- # ( \row12|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row13|div30|FS|Bo~2_combout\ & ( (!\row13|div32|FS|Bo~0_combout\ & ((!\REG_B|q\(30)) # ((!\row13|div30|FS|Bo~0_combout\) # (!\REG_B|q\(31))))) # 
-- (\row13|div32|FS|Bo~0_combout\ & (!\REG_B|q\(31) & ((!\REG_B|q\(30)) # (!\row13|div30|FS|Bo~0_combout\)))) ) ) ) # ( !\row12|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row13|div30|FS|Bo~2_combout\ & ( 
-- (!\row13|div32|FS|Bo~0_combout\ & ((!\REG_B|q\(31)) # ((!\REG_B|q\(30) & !\row13|div30|FS|Bo~0_combout\)))) # (\row13|div32|FS|Bo~0_combout\ & (!\REG_B|q\(30) & (!\row13|div30|FS|Bo~0_combout\ & !\REG_B|q\(31)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101010000000111111101010100010101010000000001110111010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row13|div32|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(30),
	datac => \row13|div30|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(31),
	datae => \row12|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row13|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row13|div32|FS|Bo~1_combout\);

-- Location: LABCELL_X64_Y8_N48
\row13|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row13|div32|FS|Bo~1_combout\ & ( \row12|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row13|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(2) $ (!\row13|div2|FS|Bo~0_combout\ $ (\row12|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(2),
	datac => \row13|div2|FS|ALT_INV_Bo~0_combout\,
	datad => \row12|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row13|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row13|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y8_N54
\row13|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row12|div32|FS|Bo~1_combout\ & ( \row13|div32|FS|Bo~1_combout\ & ( \REG_A|q\(20) ) ) ) # ( !\row12|div32|FS|Bo~1_combout\ & ( \row13|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(0) $ (!\REG_A|q\(20)) ) ) ) # ( \row12|div32|FS|Bo~1_combout\ & ( !\row13|div32|FS|Bo~1_combout\ & ( !\REG_A|q\(20) $ (!\REG_B|q\(1) $ (((\REG_B|q\(0) & !\REG_A|q\(19))))) ) ) ) # ( !\row12|div32|FS|Bo~1_combout\ & ( 
-- !\row13|div32|FS|Bo~1_combout\ & ( !\REG_A|q\(20) $ (!\REG_B|q\(1) $ (((\REG_B|q\(0) & \REG_A|q\(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011011001001011000111001110001100110011001100011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(0),
	datab => \REG_A|ALT_INV_q\(20),
	datac => \REG_A|ALT_INV_q\(19),
	datad => \REG_B|ALT_INV_q\(1),
	datae => \row12|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row13|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row13|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: IOIBUF_X64_Y0_N35
\Ain[18]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(18),
	o => \Ain[18]~input_o\);

-- Location: FF_X64_Y8_N47
\REG_A|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[18]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(18));

-- Location: LABCELL_X64_Y8_N45
\row14|div2|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div2|FS|Bo~0_combout\ = ( \row13|div32|FS|Bo~1_combout\ & ( (!\REG_A|q\(19) & (((\REG_B|q\(0) & !\REG_A|q\(18))) # (\REG_B|q\(1)))) # (\REG_A|q\(19) & (\REG_B|q\(0) & (\REG_B|q\(1) & !\REG_A|q\(18)))) ) ) # ( !\row13|div32|FS|Bo~1_combout\ & ( 
-- (!\REG_A|q\(19) & (\REG_B|q\(1) & ((!\REG_B|q\(0)) # (!\REG_A|q\(18))))) # (\REG_A|q\(19) & (\REG_B|q\(0) & ((!\REG_A|q\(18)) # (\REG_B|q\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100001001000110110000100100101011000010100010101100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(19),
	datab => \REG_B|ALT_INV_q\(0),
	datac => \REG_B|ALT_INV_q\(1),
	datad => \REG_A|ALT_INV_q\(18),
	dataf => \row13|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row14|div2|FS|Bo~0_combout\);

-- Location: LABCELL_X64_Y8_N42
\row14|div3|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div3|FS|Bo~0_combout\ = ( \row14|div2|FS|Bo~0_combout\ & ( (!\row13|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(2)) ) ) # ( !\row14|div2|FS|Bo~0_combout\ & ( (\REG_B|q\(2) & 
-- !\row13|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(2),
	datad => \row13|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row14|div2|FS|ALT_INV_Bo~0_combout\,
	combout => \row14|div3|FS|Bo~0_combout\);

-- Location: LABCELL_X64_Y7_N30
\row13|div28|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div28|FS|Bo~0_combout\ = ( \row13|div27|FS|Bo~0_combout\ & ( (!\row12|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(27)) ) ) # ( !\row13|div27|FS|Bo~0_combout\ & ( 
-- (!\row12|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row12|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(27),
	dataf => \row13|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row13|div28|FS|Bo~0_combout\);

-- Location: LABCELL_X64_Y7_N57
\row12|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row12|div32|FS|Bo~1_combout\ & ( \row11|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row12|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(28) $ (!\row12|div28|FS|Bo~0_combout\ $ (\row11|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row12|div28|FS|ALT_INV_Bo~0_combout\,
	datad => \row11|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row12|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row12|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y7_N36
\row13|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row12|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row13|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row12|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row13|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(29) $ (((!\REG_B|q\(28) & (!\row12|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row13|div28|FS|Bo~0_combout\)) # (\REG_B|q\(28) & ((!\row12|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row13|div28|FS|Bo~0_combout\))))) ) ) ) # ( 
-- !\row12|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row13|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(29) $ (((!\REG_B|q\(28) & ((!\row13|div28|FS|Bo~0_combout\) # 
-- (\row12|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(28) & (\row12|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row13|div28|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001111000110100111000011100100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datab => \REG_B|ALT_INV_q\(29),
	datac => \row12|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row13|div28|FS|ALT_INV_Bo~0_combout\,
	datae => \row12|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row13|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row13|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y7_N30
\row14|div32|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div32|FS|Bo~0_combout\ = ( \row13|div30|FS|Bo~0_combout\ & ( \row13|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & ((!\row13|div32|FS|Bo~0_combout\ & (!\REG_B|q\(31) & 
-- !\row12|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row13|div32|FS|Bo~0_combout\ & (\REG_B|q\(31) & \row12|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(30) & 
-- (((!\row12|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row13|div30|FS|Bo~0_combout\ & ( \row13|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & ((!\row13|div32|FS|Bo~0_combout\ & (!\REG_B|q\(31) & 
-- !\row12|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row13|div32|FS|Bo~0_combout\ & (\REG_B|q\(31) & \row12|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(30) & 
-- (((!\row12|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( \row13|div30|FS|Bo~0_combout\ & ( !\row13|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & ((!\row13|div32|FS|Bo~0_combout\ & (!\REG_B|q\(31) & 
-- !\row12|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row13|div32|FS|Bo~0_combout\ & (\REG_B|q\(31) & \row12|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(30) & 
-- (((!\row12|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row13|div30|FS|Bo~0_combout\ & ( !\row13|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & 
-- (((!\row12|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(30) & ((!\row13|div32|FS|Bo~0_combout\ & (!\REG_B|q\(31) & !\row12|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\row13|div32|FS|Bo~0_combout\ & (\REG_B|q\(31) & \row12|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110000000001101100110000010010110011000001001011001100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row13|div32|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(30),
	datac => \REG_B|ALT_INV_q\(31),
	datad => \row12|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row13|div30|FS|ALT_INV_Bo~0_combout\,
	dataf => \row13|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row14|div32|FS|Bo~0_combout\);

-- Location: LABCELL_X64_Y7_N45
\row14|div30|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div30|FS|Bo~0_combout\ = ( \row13|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(29) & !\row12|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row13|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(29) & (!\REG_B|q\(28) $ 
-- (!\row13|div28|FS|Bo~0_combout\ $ (!\row12|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row13|div28|FS|ALT_INV_Bo~0_combout\,
	datad => \row12|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row13|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row14|div30|FS|Bo~0_combout\);

-- Location: LABCELL_X64_Y7_N54
\row13|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row13|div27|FS|Bo~0_combout\ & ( !\row12|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(27)) # 
-- (\row13|div32|FS|Bo~1_combout\))) ) ) # ( !\row13|div27|FS|Bo~0_combout\ & ( !\row12|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row13|div32|FS|Bo~1_combout\) # (\REG_B|q\(27)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100001111101001010000111101011010000011110101101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(27),
	datac => \row12|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row13|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row13|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row13|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y7_N27
\row14|div30|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div30|FS|Bo~1_combout\ = ( \row13|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(29) & \row12|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row13|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(29) & (!\REG_B|q\(28) $ 
-- (!\row13|div28|FS|Bo~0_combout\ $ (\row12|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100010010001000010000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datab => \REG_B|ALT_INV_q\(29),
	datac => \row13|div28|FS|ALT_INV_Bo~0_combout\,
	datad => \row12|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row13|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row14|div30|FS|Bo~1_combout\);

-- Location: MLABCELL_X65_Y7_N33
\row13|div25|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div25|FS|Bo~3_combout\ = ( !\row13|div25|FS|Bo~2_combout\ & ( !\row13|div25|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row13|div25|FS|ALT_INV_Bo~0_combout\,
	dataf => \row13|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row13|div25|FS|Bo~3_combout\);

-- Location: MLABCELL_X65_Y7_N54
\row13|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row13|div32|FS|Bo~1_combout\ & ( \row13|div25|FS|Bo~3_combout\ & ( \row12|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row13|div32|FS|Bo~1_combout\ & ( \row13|div25|FS|Bo~3_combout\ & ( !\REG_B|q\(26) $ (!\row12|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(25) & 
-- !\row12|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( \row13|div32|FS|Bo~1_combout\ & ( !\row13|div25|FS|Bo~3_combout\ & ( \row12|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # 
-- ( !\row13|div32|FS|Bo~1_combout\ & ( !\row13|div25|FS|Bo~3_combout\ & ( !\REG_B|q\(26) $ (!\row12|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((!\row12|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010011001011001000000001111111101100101100110100000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(26),
	datab => \REG_B|ALT_INV_q\(25),
	datac => \row12|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row12|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row13|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row13|div25|FS|ALT_INV_Bo~3_combout\,
	combout => \row13|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X61_Y7_N12
\row13|div23|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div23|FS|Bo~0_combout\ = ( \row13|div22|FS|Bo~0_combout\ & ( (\REG_B|q\(22) & !\row12|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row13|div22|FS|Bo~0_combout\ & ( 
-- (!\row12|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(22),
	datad => \row12|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row13|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row13|div23|FS|Bo~0_combout\);

-- Location: MLABCELL_X65_Y7_N18
\row14|div25|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div25|FS|Bo~0_combout\ = ( \row13|div23|FS|Bo~0_combout\ & ( (\REG_B|q\(24) & (!\row12|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(23) & !\row13|div32|FS|Bo~1_combout\))))) ) ) # ( 
-- !\row13|div23|FS|Bo~0_combout\ & ( (\REG_B|q\(24) & (!\row12|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(23) & !\row13|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010100010000010001010001000000010101010000000001010101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row13|div32|FS|ALT_INV_Bo~1_combout\,
	datad => \row12|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row13|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row14|div25|FS|Bo~0_combout\);

-- Location: LABCELL_X66_Y7_N18
\row12|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row12|div32|FS|Bo~1_combout\ & ( \row11|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row12|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(23) $ (!\row12|div23|FS|Bo~0_combout\ $ (\row11|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row12|div23|FS|ALT_INV_Bo~0_combout\,
	datad => \row11|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row12|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row12|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y7_N0
\row13|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row13|div32|FS|Bo~1_combout\ & ( \row13|div23|FS|Bo~0_combout\ & ( \row12|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row13|div32|FS|Bo~1_combout\ & ( \row13|div23|FS|Bo~0_combout\ & ( !\REG_B|q\(24) $ (!\row12|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((!\row12|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(23))))) ) ) ) # ( \row13|div32|FS|Bo~1_combout\ & ( !\row13|div23|FS|Bo~0_combout\ & ( 
-- \row12|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row13|div32|FS|Bo~1_combout\ & ( !\row13|div23|FS|Bo~0_combout\ & ( !\REG_B|q\(24) $ 
-- (!\row12|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(23) & !\row12|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001110011100000000001111111111000110001110010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \REG_B|ALT_INV_q\(24),
	datac => \row12|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row12|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row13|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row13|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row13|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y7_N36
\row13|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row13|div25|FS|Bo~3_combout\ & ( !\row12|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(25)) # 
-- (\row13|div32|FS|Bo~1_combout\))) ) ) # ( !\row13|div25|FS|Bo~3_combout\ & ( !\row12|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row13|div32|FS|Bo~1_combout\) # (\REG_B|q\(25)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100001111101001010000111101011010000011110101101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(25),
	datac => \row12|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row13|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row13|div25|FS|ALT_INV_Bo~3_combout\,
	combout => \row13|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y7_N51
\row13|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row13|div32|FS|Bo~1_combout\ & ( \row12|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row13|div32|FS|Bo~1_combout\ & ( 
-- !\row13|div22|FS|Bo~0_combout\ $ (!\REG_B|q\(22) $ (!\row12|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row13|div22|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(22),
	datad => \row12|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row13|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row13|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y7_N12
\row14|div25|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div25|FS|Bo~1_combout\ = ( \row13|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & \row12|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row13|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & (!\REG_B|q\(23) $ 
-- (!\row12|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row13|div23|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row12|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row13|div23|FS|ALT_INV_Bo~0_combout\,
	dataf => \row13|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row14|div25|FS|Bo~1_combout\);

-- Location: LABCELL_X60_Y7_N54
\row13|div20|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div20|FS|Bo~3_combout\ = ( !\row13|div20|FS|Bo~2_combout\ & ( !\row13|div20|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row13|div20|FS|ALT_INV_Bo~0_combout\,
	dataf => \row13|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row13|div20|FS|Bo~3_combout\);

-- Location: LABCELL_X60_Y7_N12
\row13|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row13|div20|FS|Bo~3_combout\ & ( \row13|div32|FS|Bo~1_combout\ & ( \row12|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row13|div20|FS|Bo~3_combout\ & ( \row13|div32|FS|Bo~1_combout\ & ( \row12|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row13|div20|FS|Bo~3_combout\ & ( !\row13|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(21) $ 
-- (!\row12|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(20) & !\row12|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row13|div20|FS|Bo~3_combout\ & ( 
-- !\row13|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(21) $ (!\row12|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row12|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001101101001011010010011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datab => \REG_B|ALT_INV_q\(21),
	datac => \row12|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row12|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row13|div20|FS|ALT_INV_Bo~3_combout\,
	dataf => \row13|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row13|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y7_N15
\row13|div18|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div18|FS|Bo~0_combout\ = ( \row13|div17|FS|Bo~0_combout\ & ( (\REG_B|q\(17) & !\row12|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row13|div17|FS|Bo~0_combout\ & ( 
-- (!\row12|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101111101011111010101010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(17),
	datac => \row12|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row13|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row13|div18|FS|Bo~0_combout\);

-- Location: MLABCELL_X59_Y7_N45
\row14|div20|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div20|FS|Bo~0_combout\ = ( \row13|div32|FS|Bo~1_combout\ & ( \row13|div18|FS|Bo~0_combout\ & ( (\REG_B|q\(19) & !\row12|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row13|div32|FS|Bo~1_combout\ & ( 
-- \row13|div18|FS|Bo~0_combout\ & ( (\REG_B|q\(19) & (!\REG_B|q\(18) $ (!\row12|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row13|div32|FS|Bo~1_combout\ & ( !\row13|div18|FS|Bo~0_combout\ & ( (\REG_B|q\(19) & 
-- !\row12|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row13|div32|FS|Bo~1_combout\ & ( !\row13|div18|FS|Bo~0_combout\ & ( (\REG_B|q\(19) & (!\REG_B|q\(18) $ 
-- (\row12|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000101000011110000000000000101000010100000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datac => \REG_B|ALT_INV_q\(19),
	datad => \row12|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row13|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row13|div18|FS|ALT_INV_Bo~0_combout\,
	combout => \row14|div20|FS|Bo~0_combout\);

-- Location: MLABCELL_X59_Y7_N24
\row12|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row11|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row12|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row11|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row12|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(18) $ (\row12|div18|FS|Bo~0_combout\) ) ) ) # ( 
-- !\row11|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row12|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(18) $ (!\row12|div18|FS|Bo~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010101001011010010100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datac => \row12|div18|FS|ALT_INV_Bo~0_combout\,
	datae => \row11|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row12|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row12|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y7_N36
\row13|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row13|div32|FS|Bo~1_combout\ & ( \row13|div18|FS|Bo~0_combout\ & ( \row12|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row13|div32|FS|Bo~1_combout\ & ( \row13|div18|FS|Bo~0_combout\ & ( !\REG_B|q\(19) $ (!\row12|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((!\row12|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(18))))) ) ) ) # ( \row13|div32|FS|Bo~1_combout\ & ( !\row13|div18|FS|Bo~0_combout\ & ( 
-- \row12|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row13|div32|FS|Bo~1_combout\ & ( !\row13|div18|FS|Bo~0_combout\ & ( !\REG_B|q\(19) $ 
-- (!\row12|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row12|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110010010110000011110000111110010110110000110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row12|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(19),
	datac => \row12|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(18),
	datae => \row13|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row13|div18|FS|ALT_INV_Bo~0_combout\,
	combout => \row13|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y7_N21
\row13|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row13|div32|FS|Bo~1_combout\ & ( \row12|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row13|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(20) $ (!\row12|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row13|div20|FS|Bo~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datac => \row12|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row13|div20|FS|ALT_INV_Bo~3_combout\,
	dataf => \row13|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row13|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X59_Y7_N6
\row14|div20|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div20|FS|Bo~1_combout\ = ( !\REG_B|q\(19) & ( \row13|div32|FS|Bo~1_combout\ & ( \row12|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\REG_B|q\(19) & ( !\row13|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(18) $ 
-- (!\row12|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row13|div18|FS|Bo~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datac => \row12|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row13|div18|FS|ALT_INV_Bo~0_combout\,
	datae => \REG_B|ALT_INV_q\(19),
	dataf => \row13|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row14|div20|FS|Bo~1_combout\);

-- Location: LABCELL_X60_Y7_N27
\row13|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row13|div32|FS|Bo~1_combout\ & ( \row12|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row13|div32|FS|Bo~1_combout\ & ( 
-- !\row12|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(17) $ (!\row13|div17|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row12|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(17),
	datad => \row13|div17|FS|ALT_INV_Bo~0_combout\,
	dataf => \row13|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row13|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y6_N0
\row13|div15|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div15|FS|Bo~3_combout\ = ( !\row13|div15|FS|Bo~2_combout\ & ( !\row13|div15|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row13|div15|FS|ALT_INV_Bo~0_combout\,
	dataf => \row13|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row13|div15|FS|Bo~3_combout\);

-- Location: MLABCELL_X65_Y6_N24
\row13|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row13|div15|FS|Bo~3_combout\ & ( \row13|div32|FS|Bo~1_combout\ & ( \row12|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row13|div15|FS|Bo~3_combout\ & ( \row13|div32|FS|Bo~1_combout\ & ( \row12|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row13|div15|FS|Bo~3_combout\ & ( !\row13|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(16) $ 
-- (!\row12|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(15) & !\row12|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row13|div15|FS|Bo~3_combout\ & ( 
-- !\row13|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(16) $ (!\row12|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row12|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100011000111001011000111001110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(15),
	datab => \REG_B|ALT_INV_q\(16),
	datac => \row12|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row12|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row13|div15|FS|ALT_INV_Bo~3_combout\,
	dataf => \row13|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row13|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y6_N24
\row12|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row12|div32|FS|Bo~1_combout\ & ( \row11|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row12|div32|FS|Bo~1_combout\ & ( 
-- !\row11|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(13) $ (\row12|div13|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row11|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(13),
	datad => \row12|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row12|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row12|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y6_N15
\row13|div13|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div13|FS|Bo~0_combout\ = ( \row13|div12|FS|Bo~0_combout\ & ( (\REG_B|q\(12) & !\row12|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row13|div12|FS|Bo~0_combout\ & ( 
-- (!\row12|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101111111110101010101010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datad => \row12|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row13|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row13|div13|FS|Bo~0_combout\);

-- Location: LABCELL_X66_Y7_N30
\row13|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row13|div13|FS|Bo~0_combout\ & ( \row13|div32|FS|Bo~1_combout\ & ( \row12|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row13|div13|FS|Bo~0_combout\ & ( \row13|div32|FS|Bo~1_combout\ & ( \row12|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row13|div13|FS|Bo~0_combout\ & ( !\row13|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ 
-- (!\row12|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row12|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(13))))) ) ) ) # ( !\row13|div13|FS|Bo~0_combout\ & ( 
-- !\row13|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ (!\row12|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(13) & !\row12|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001110011100110001100011100100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(14),
	datac => \row12|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row12|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row13|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row13|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row13|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y6_N12
\row13|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row13|div32|FS|Bo~1_combout\ & ( \row12|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row13|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(15) $ (!\row12|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row13|div15|FS|Bo~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(15),
	datac => \row12|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row13|div15|FS|ALT_INV_Bo~3_combout\,
	dataf => \row13|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row13|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X62_Y6_N24
\row14|div15|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div15|FS|Bo~0_combout\ = ( \row13|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & !\row12|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row13|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (!\row12|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row13|div13|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010010001000010001001000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(14),
	datac => \row12|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row13|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row13|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row14|div15|FS|Bo~0_combout\);

-- Location: LABCELL_X64_Y6_N54
\row14|div15|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div15|FS|Bo~1_combout\ = ( \row13|div32|FS|Bo~1_combout\ & ( (\row12|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(14)) ) ) # ( !\row13|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & 
-- (!\row12|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row13|div13|FS|Bo~0_combout\ $ (\REG_B|q\(13))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110000010010000011000001001000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row12|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \row13|div13|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(14),
	datad => \REG_B|ALT_INV_q\(13),
	dataf => \row13|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row14|div15|FS|Bo~1_combout\);

-- Location: LABCELL_X63_Y6_N12
\row13|div10|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div10|FS|Bo~3_combout\ = ( !\row13|div10|FS|Bo~2_combout\ & ( !\row13|div10|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row13|div10|FS|ALT_INV_Bo~0_combout\,
	dataf => \row13|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row13|div10|FS|Bo~3_combout\);

-- Location: LABCELL_X62_Y6_N45
\row13|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row13|div10|FS|Bo~3_combout\ & ( \row13|div32|FS|Bo~1_combout\ & ( \row12|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row13|div10|FS|Bo~3_combout\ & ( \row13|div32|FS|Bo~1_combout\ & ( \row12|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row13|div10|FS|Bo~3_combout\ & ( !\row13|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(11) $ 
-- (!\row12|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(10) & !\row12|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row13|div10|FS|Bo~3_combout\ & ( 
-- !\row13|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(11) $ (!\row12|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row12|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101101001011010010101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(11),
	datab => \REG_B|ALT_INV_q\(10),
	datac => \row12|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row12|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row13|div10|FS|ALT_INV_Bo~3_combout\,
	dataf => \row13|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row13|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y6_N51
\row13|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row13|div32|FS|Bo~1_combout\ & ( \row12|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row13|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(12) $ (!\row12|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row13|div12|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(12),
	datac => \row12|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row13|div12|FS|ALT_INV_Bo~0_combout\,
	dataf => \row13|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row13|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y6_N15
\row12|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row12|div32|FS|Bo~1_combout\ & ( \row11|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row12|div32|FS|Bo~1_combout\ & ( 
-- !\row12|div8|FS|Bo~0_combout\ $ (!\REG_B|q\(8) $ (\row11|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row12|div8|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(8),
	datad => \row11|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row12|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row12|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y8_N39
\row13|div8|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div8|FS|Bo~0_combout\ = ( \row13|div7|FS|Bo~0_combout\ & ( (!\row12|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(7)) ) ) # ( !\row13|div7|FS|Bo~0_combout\ & ( 
-- (!\row12|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row12|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(7),
	dataf => \row13|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row13|div8|FS|Bo~0_combout\);

-- Location: LABCELL_X64_Y6_N27
\row13|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row13|div8|FS|Bo~0_combout\ & ( \row13|div32|FS|Bo~1_combout\ & ( \row12|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row13|div8|FS|Bo~0_combout\ & ( \row13|div32|FS|Bo~1_combout\ & ( \row12|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row13|div8|FS|Bo~0_combout\ & ( !\row13|div32|FS|Bo~1_combout\ & ( 
-- !\row12|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(9) $ (((!\row12|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(8))))) ) ) ) # ( !\row13|div8|FS|Bo~0_combout\ & ( 
-- !\row13|div32|FS|Bo~1_combout\ & ( !\row12|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(9) $ (((\REG_B|q\(8) & !\row12|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100101110110100110100100010110100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \row12|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row12|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(9),
	datae => \row13|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row13|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row13|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y6_N12
\row13|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row13|div32|FS|Bo~1_combout\ & ( \row12|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row13|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(10) $ (!\row12|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row13|div10|FS|Bo~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(10),
	datac => \row12|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row13|div10|FS|ALT_INV_Bo~3_combout\,
	dataf => \row13|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row13|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y6_N21
\row14|div10|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div10|FS|Bo~0_combout\ = ( \row13|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & !\row12|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row13|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (!\row12|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row13|div8|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(9),
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row12|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row13|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row13|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row14|div10|FS|Bo~0_combout\);

-- Location: LABCELL_X64_Y6_N3
\row14|div10|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div10|FS|Bo~1_combout\ = ( \row13|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & \row12|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row13|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (!\row12|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row13|div8|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(9),
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row12|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row13|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row13|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row14|div10|FS|Bo~1_combout\);

-- Location: LABCELL_X63_Y8_N15
\row13|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row13|div32|FS|Bo~1_combout\ & ( \row12|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row13|div32|FS|Bo~1_combout\ & ( 
-- !\row13|div7|FS|Bo~0_combout\ $ (!\row12|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row13|div7|FS|ALT_INV_Bo~0_combout\,
	datac => \row12|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(7),
	dataf => \row13|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row13|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y8_N27
\row13|div6|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div6|FS|Bo~0_combout\ = ( \row12|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\REG_B|q\(5)) # ((!\row13|div5|FS|Bo~2_combout\ & !\row13|div5|FS|Bo~0_combout\)) ) ) # ( 
-- !\row12|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\REG_B|q\(5) & (!\row13|div5|FS|Bo~2_combout\ & !\row13|div5|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000011111010101010101111101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datac => \row13|div5|FS|ALT_INV_Bo~2_combout\,
	datad => \row13|div5|FS|ALT_INV_Bo~0_combout\,
	dataf => \row12|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row13|div6|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y8_N42
\row13|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row13|div32|FS|Bo~1_combout\ & ( \row12|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row13|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(6) $ (!\row12|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row13|div6|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(6),
	datac => \row12|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row13|div6|FS|ALT_INV_Bo~0_combout\,
	dataf => \row13|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row13|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y6_N57
\row13|div3|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div3|FS|Bo~0_combout\ = ( \row12|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(2) & \row13|div2|FS|Bo~0_combout\) ) ) # ( !\row12|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ( (\row13|div2|FS|Bo~0_combout\) # (\REG_B|q\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(2),
	datad => \row13|div2|FS|ALT_INV_Bo~0_combout\,
	dataf => \row12|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row13|div3|FS|Bo~0_combout\);

-- Location: LABCELL_X64_Y8_N0
\row14|div5|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div5|FS|Bo~0_combout\ = ( \row13|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & !\row12|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row13|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row13|div3|FS|Bo~0_combout\ $ (!\row12|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row13|div3|FS|ALT_INV_Bo~0_combout\,
	datad => \row12|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row13|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row14|div5|FS|Bo~0_combout\);

-- Location: LABCELL_X64_Y9_N45
\row13|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row13|div5|FS|Bo~2_combout\ & ( \row13|div32|FS|Bo~1_combout\ & ( \row12|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row13|div5|FS|Bo~2_combout\ & ( \row13|div32|FS|Bo~1_combout\ & ( \row12|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row13|div5|FS|Bo~2_combout\ & ( !\row13|div32|FS|Bo~1_combout\ & ( 
-- !\row12|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\REG_B|q\(5)) ) ) ) # ( !\row13|div5|FS|Bo~2_combout\ & ( !\row13|div32|FS|Bo~1_combout\ & ( 
-- !\row12|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(5) $ (\row13|div5|FS|Bo~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101101001011010010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row12|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(5),
	datad => \row13|div5|FS|ALT_INV_Bo~0_combout\,
	datae => \row13|div5|FS|ALT_INV_Bo~2_combout\,
	dataf => \row13|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row13|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y8_N27
\row14|div5|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div5|FS|Bo~1_combout\ = ( \row13|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & \row12|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row13|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row12|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row13|div3|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row12|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row13|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row13|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row14|div5|FS|Bo~1_combout\);

-- Location: LABCELL_X64_Y8_N36
\row14|div5|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div5|FS|Bo~2_combout\ = ( \row13|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row13|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(2) & (\REG_B|q\(3) & 
-- (!\row14|div5|FS|Bo~1_combout\ & \row14|div2|FS|Bo~0_combout\))) ) ) ) # ( !\row13|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row13|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- (\REG_B|q\(3) & (!\row14|div5|FS|Bo~1_combout\ & ((\row14|div2|FS|Bo~0_combout\) # (\REG_B|q\(2))))) ) ) ) # ( \row13|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row13|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row14|div5|FS|Bo~1_combout\ & (((\REG_B|q\(2) & \row14|div2|FS|Bo~0_combout\)) # (\REG_B|q\(3)))) ) ) ) # ( 
-- !\row13|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row13|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row14|div5|FS|Bo~1_combout\ & (((\row14|div2|FS|Bo~0_combout\) # (\REG_B|q\(3))) 
-- # (\REG_B|q\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000011110000001100000111000000010000001100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(2),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row14|div5|FS|ALT_INV_Bo~1_combout\,
	datad => \row14|div2|FS|ALT_INV_Bo~0_combout\,
	datae => \row13|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row13|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row14|div5|FS|Bo~2_combout\);

-- Location: LABCELL_X64_Y9_N51
\row12|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row12|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row12|div32|FS|Bo~1_combout\ & ( \row11|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row12|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(3) $ (!\row12|div3|FS|Bo~0_combout\ $ (\row11|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row12|div3|FS|ALT_INV_Bo~0_combout\,
	datad => \row11|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row12|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row12|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y9_N6
\row13|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row13|div3|FS|Bo~0_combout\ & ( \row13|div32|FS|Bo~1_combout\ & ( \row12|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row13|div3|FS|Bo~0_combout\ & ( \row13|div32|FS|Bo~1_combout\ & ( \row12|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row13|div3|FS|Bo~0_combout\ & ( !\row13|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ 
-- (!\row12|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row12|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(3))))) ) ) ) # ( !\row13|div3|FS|Bo~0_combout\ & ( 
-- !\row13|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ (!\row12|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(3) & !\row12|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100100111100110000110110100100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datac => \row12|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row12|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row13|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row13|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row13|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y8_N6
\row14|div7|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div7|FS|Bo~0_combout\ = ( \row14|div5|FS|Bo~2_combout\ & ( \row13|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\REG_B|q\(5) & ((!\REG_B|q\(6)) # 
-- (\row13|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(5) & (\row13|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(6))) ) ) ) # ( !\row14|div5|FS|Bo~2_combout\ & ( 
-- \row13|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row13|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(6) & ((!\row14|div5|FS|Bo~0_combout\) # (!\REG_B|q\(5))))) # 
-- (\row13|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row14|div5|FS|Bo~0_combout\) # ((!\REG_B|q\(5)) # (!\REG_B|q\(6))))) ) ) ) # ( \row14|div5|FS|Bo~2_combout\ & ( 
-- !\row13|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\row13|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(6)) ) ) ) # ( !\row14|div5|FS|Bo~2_combout\ & ( 
-- !\row13|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row13|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\row14|div5|FS|Bo~0_combout\ & (!\REG_B|q\(5) & !\REG_B|q\(6)))) # 
-- (\row13|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(6)) # ((!\row14|div5|FS|Bo~0_combout\ & !\REG_B|q\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111100001000000011110000000011101111000011101100111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row14|div5|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(5),
	datac => \row13|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(6),
	datae => \row14|div5|FS|ALT_INV_Bo~2_combout\,
	dataf => \row13|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row14|div7|FS|Bo~0_combout\);

-- Location: LABCELL_X64_Y6_N6
\row14|div10|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div10|FS|Bo~2_combout\ = ( \row13|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row14|div7|FS|Bo~0_combout\ & ( (\REG_B|q\(8) & (!\row14|div10|FS|Bo~1_combout\ & 
-- !\row13|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row13|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row14|div7|FS|Bo~0_combout\ & ( (!\row14|div10|FS|Bo~1_combout\ & 
-- ((!\REG_B|q\(7) & (\REG_B|q\(8) & !\row13|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(7) & ((!\row13|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(8)))))) ) ) ) # ( 
-- \row13|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row14|div7|FS|Bo~0_combout\ & ( (!\row14|div10|FS|Bo~1_combout\ & ((!\REG_B|q\(7) & (\REG_B|q\(8) & 
-- !\row13|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(7) & ((!\row13|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(8)))))) ) ) ) # ( 
-- !\row13|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row14|div7|FS|Bo~0_combout\ & ( (!\row14|div10|FS|Bo~1_combout\ & ((!\row13|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000110000011100000001000001110000000100000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(7),
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row14|div10|FS|ALT_INV_Bo~1_combout\,
	datad => \row13|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row13|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row14|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row14|div10|FS|Bo~2_combout\);

-- Location: LABCELL_X64_Y6_N30
\row14|div12|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div12|FS|Bo~0_combout\ = ( \row14|div10|FS|Bo~0_combout\ & ( \row14|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & (((!\REG_B|q\(10) & \row13|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\row13|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(11) & (!\REG_B|q\(10) & (\row13|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row13|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row14|div10|FS|Bo~0_combout\ & ( \row14|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & (((!\REG_B|q\(10) & 
-- \row13|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row13|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(11) & (!\REG_B|q\(10) & 
-- (\row13|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row13|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row14|div10|FS|Bo~0_combout\ & ( !\row14|div10|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(11) & (((!\REG_B|q\(10) & \row13|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row13|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(11) & (!\REG_B|q\(10) & 
-- (\row13|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row13|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row14|div10|FS|Bo~0_combout\ & ( !\row14|div10|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(11) & ((!\REG_B|q\(10)) # ((\row13|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row13|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(11) & 
-- (\row13|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(10)) # (\row13|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110011101111000010001100111000001000110011100000100011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datab => \REG_B|ALT_INV_q\(11),
	datac => \row13|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row13|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row14|div10|FS|ALT_INV_Bo~0_combout\,
	dataf => \row14|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row14|div12|FS|Bo~0_combout\);

-- Location: LABCELL_X64_Y6_N36
\row14|div15|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div15|FS|Bo~2_combout\ = ( \row13|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row14|div12|FS|Bo~0_combout\ & ( (\REG_B|q\(13) & (\REG_B|q\(12) & (!\row14|div15|FS|Bo~1_combout\ & 
-- !\row13|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row13|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row14|div12|FS|Bo~0_combout\ & ( (!\row14|div15|FS|Bo~1_combout\ & 
-- (((\REG_B|q\(12) & !\row13|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(13)))) ) ) ) # ( \row13|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row14|div12|FS|Bo~0_combout\ & ( 
-- (\REG_B|q\(13) & (!\row14|div15|FS|Bo~1_combout\ & ((!\row13|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12))))) ) ) ) # ( !\row13|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row14|div12|FS|Bo~0_combout\ & ( (!\row14|div15|FS|Bo~1_combout\ & (((!\row13|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12))) # (\REG_B|q\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001110000010100000001000001110000010100000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(12),
	datac => \row14|div15|FS|ALT_INV_Bo~1_combout\,
	datad => \row13|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row13|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row14|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row14|div15|FS|Bo~2_combout\);

-- Location: MLABCELL_X65_Y6_N54
\row14|div17|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div17|FS|Bo~0_combout\ = ( \row14|div15|FS|Bo~0_combout\ & ( \row14|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & (((!\REG_B|q\(15) & \row13|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\row13|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(16) & (!\REG_B|q\(15) & (\row13|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row13|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row14|div15|FS|Bo~0_combout\ & ( \row14|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & (((!\REG_B|q\(15) & 
-- \row13|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row13|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(16) & (!\REG_B|q\(15) & 
-- (\row13|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row13|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row14|div15|FS|Bo~0_combout\ & ( !\row14|div15|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(16) & (((!\REG_B|q\(15) & \row13|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row13|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(16) & (!\REG_B|q\(15) & 
-- (\row13|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row13|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row14|div15|FS|Bo~0_combout\ & ( !\row14|div15|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(16) & ((!\REG_B|q\(15)) # ((\row13|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row13|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(16) & 
-- (\row13|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(15)) # (\row13|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110011101111000010001100111000001000110011100000100011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(15),
	datab => \REG_B|ALT_INV_q\(16),
	datac => \row13|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row13|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row14|div15|FS|ALT_INV_Bo~0_combout\,
	dataf => \row14|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row14|div17|FS|Bo~0_combout\);

-- Location: MLABCELL_X65_Y7_N48
\row14|div20|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div20|FS|Bo~2_combout\ = ( \row13|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row14|div17|FS|Bo~0_combout\ & ( (\REG_B|q\(18) & (!\row14|div20|FS|Bo~1_combout\ & 
-- !\row13|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row13|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row14|div17|FS|Bo~0_combout\ & ( (!\row14|div20|FS|Bo~1_combout\ & 
-- ((!\REG_B|q\(18) & (\REG_B|q\(17) & !\row13|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(18) & ((!\row13|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17)))))) ) ) ) # 
-- ( \row13|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row14|div17|FS|Bo~0_combout\ & ( (!\row14|div20|FS|Bo~1_combout\ & ((!\REG_B|q\(18) & (\REG_B|q\(17) & 
-- !\row13|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(18) & ((!\row13|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17)))))) ) ) ) # ( 
-- !\row13|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row14|div17|FS|Bo~0_combout\ & ( (!\row14|div20|FS|Bo~1_combout\ & ((!\row13|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001010000011100000001000001110000000100000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(17),
	datac => \row14|div20|FS|ALT_INV_Bo~1_combout\,
	datad => \row13|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row13|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row14|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row14|div20|FS|Bo~2_combout\);

-- Location: MLABCELL_X65_Y7_N6
\row14|div22|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div22|FS|Bo~0_combout\ = ( \row13|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row14|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21)) # ((!\REG_B|q\(20) & 
-- \row13|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row13|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row14|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(20) & (!\REG_B|q\(21) & 
-- \row13|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \row13|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row14|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21)) # ((!\REG_B|q\(20) & 
-- ((!\row14|div20|FS|Bo~0_combout\) # (\row13|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(20) & (!\row14|div20|FS|Bo~0_combout\ & 
-- \row13|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row13|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row14|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & ((!\REG_B|q\(20) & 
-- ((!\row14|div20|FS|Bo~0_combout\) # (\row13|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(20) & (!\row14|div20|FS|Bo~0_combout\ & 
-- \row13|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011001000111011001111111000000000100010001100110011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datab => \REG_B|ALT_INV_q\(21),
	datac => \row14|div20|FS|ALT_INV_Bo~0_combout\,
	datad => \row13|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row13|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row14|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row14|div22|FS|Bo~0_combout\);

-- Location: MLABCELL_X65_Y7_N42
\row14|div25|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div25|FS|Bo~2_combout\ = ( \row13|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row14|div22|FS|Bo~0_combout\ & ( (\REG_B|q\(23) & (!\row13|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ 
-- & !\row14|div25|FS|Bo~1_combout\)) ) ) ) # ( !\row13|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row14|div22|FS|Bo~0_combout\ & ( (!\row14|div25|FS|Bo~1_combout\ & ((!\REG_B|q\(22) & (\REG_B|q\(23) & 
-- !\row13|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(22) & ((!\row13|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(23)))))) ) ) ) # ( 
-- \row13|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row14|div22|FS|Bo~0_combout\ & ( (!\row14|div25|FS|Bo~1_combout\ & ((!\REG_B|q\(22) & (\REG_B|q\(23) & 
-- !\row13|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(22) & ((!\row13|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(23)))))) ) ) ) # ( 
-- !\row13|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row14|div22|FS|Bo~0_combout\ & ( (!\row14|div25|FS|Bo~1_combout\ & ((!\row13|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001100000000011100010000000001110001000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row13|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row14|div25|FS|ALT_INV_Bo~1_combout\,
	datae => \row13|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row14|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row14|div25|FS|Bo~2_combout\);

-- Location: MLABCELL_X65_Y7_N12
\row14|div27|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div27|FS|Bo~0_combout\ = ( \row13|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row14|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26)) # ((!\REG_B|q\(25) & 
-- \row13|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row13|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row14|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(25) & 
-- (\row13|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(26))) ) ) ) # ( \row13|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row14|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26)) # 
-- ((!\row14|div25|FS|Bo~0_combout\ & ((!\REG_B|q\(25)) # (\row13|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\row14|div25|FS|Bo~0_combout\ & (!\REG_B|q\(25) & 
-- \row13|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row13|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row14|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & 
-- ((!\row14|div25|FS|Bo~0_combout\ & ((!\REG_B|q\(25)) # (\row13|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\row14|div25|FS|Bo~0_combout\ & (!\REG_B|q\(25) & 
-- \row13|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111000000000111111111000111000001100000000001111111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row14|div25|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(25),
	datac => \row13|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(26),
	datae => \row13|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row14|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row14|div27|FS|Bo~0_combout\);

-- Location: LABCELL_X64_Y7_N6
\row14|div30|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div30|FS|Bo~2_combout\ = ( \row13|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row14|div27|FS|Bo~0_combout\ & ( (\REG_B|q\(28) & (!\row13|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ 
-- & !\row14|div30|FS|Bo~1_combout\)) ) ) ) # ( !\row13|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row14|div27|FS|Bo~0_combout\ & ( (!\row14|div30|FS|Bo~1_combout\ & ((!\REG_B|q\(27) & (\REG_B|q\(28) & 
-- !\row13|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(27) & ((!\row13|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(28)))))) ) ) ) # ( 
-- \row13|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row14|div27|FS|Bo~0_combout\ & ( (!\row14|div30|FS|Bo~1_combout\ & ((!\REG_B|q\(27) & (\REG_B|q\(28) & 
-- !\row13|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(27) & ((!\row13|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(28)))))) ) ) ) # ( 
-- !\row13|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row14|div27|FS|Bo~0_combout\ & ( (!\row14|div30|FS|Bo~1_combout\ & ((!\row13|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(28)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001100000000011100010000000001110001000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(27),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row13|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row14|div30|FS|ALT_INV_Bo~1_combout\,
	datae => \row13|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row14|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row14|div30|FS|Bo~2_combout\);

-- Location: LABCELL_X64_Y7_N15
\row14|div32|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div32|FS|Bo~1_combout\ = ( \row14|div30|FS|Bo~0_combout\ & ( \row14|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\row14|div32|FS|Bo~0_combout\) # ((\row13|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\REG_B|q\(30))))) # (\REG_B|q\(31) & (\row13|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(30) & !\row14|div32|FS|Bo~0_combout\))) ) ) ) # ( !\row14|div30|FS|Bo~0_combout\ & ( \row14|div30|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(31) & ((!\row14|div32|FS|Bo~0_combout\) # ((\row13|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(30))))) # (\REG_B|q\(31) & 
-- (\row13|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(30) & !\row14|div32|FS|Bo~0_combout\))) ) ) ) # ( \row14|div30|FS|Bo~0_combout\ & ( !\row14|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & 
-- ((!\row14|div32|FS|Bo~0_combout\) # ((\row13|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(30))))) # (\REG_B|q\(31) & (\row13|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (!\REG_B|q\(30) & !\row14|div32|FS|Bo~0_combout\))) ) ) ) # ( !\row14|div30|FS|Bo~0_combout\ & ( !\row14|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & (((!\REG_B|q\(30)) # (!\row14|div32|FS|Bo~0_combout\)) # 
-- (\row13|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(31) & (!\row14|div32|FS|Bo~0_combout\ & ((!\REG_B|q\(30)) # (\row13|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110111000100110111000100000011011100010000001101110001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row13|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(31),
	datac => \REG_B|ALT_INV_q\(30),
	datad => \row14|div32|FS|ALT_INV_Bo~0_combout\,
	datae => \row14|div30|FS|ALT_INV_Bo~0_combout\,
	dataf => \row14|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row14|div32|FS|Bo~1_combout\);

-- Location: LABCELL_X64_Y10_N27
\row15|div5|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div5|FS|Bo~1_combout\ = ( \row14|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & \row13|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row14|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row13|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row14|div3|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row13|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row14|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row14|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row15|div5|FS|Bo~1_combout\);

-- Location: IOIBUF_X52_Y0_N18
\Ain[17]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(17),
	o => \Ain[17]~input_o\);

-- Location: FF_X64_Y10_N20
\REG_A|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[17]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(17));

-- Location: LABCELL_X64_Y10_N18
\row15|div2|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div2|FS|Bo~0_combout\ = ( \row14|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(1) & (!\REG_A|q\(18) & (\REG_B|q\(0) & !\REG_A|q\(17)))) # (\REG_B|q\(1) & ((!\REG_A|q\(18)) # ((\REG_B|q\(0) & !\REG_A|q\(17))))) ) ) # ( !\row14|div32|FS|Bo~1_combout\ & ( 
-- (!\REG_A|q\(18) & (\REG_B|q\(1) & ((!\REG_B|q\(0)) # (!\REG_A|q\(17))))) # (\REG_A|q\(18) & (\REG_B|q\(0) & ((!\REG_A|q\(17)) # (\REG_B|q\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000001010001110100000101001101010001000100110101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(1),
	datab => \REG_A|ALT_INV_q\(18),
	datac => \REG_B|ALT_INV_q\(0),
	datad => \REG_A|ALT_INV_q\(17),
	dataf => \row14|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row15|div2|FS|Bo~0_combout\);

-- Location: LABCELL_X64_Y10_N36
\row14|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row13|div32|FS|Bo~1_combout\ & ( \row14|div32|FS|Bo~1_combout\ & ( \REG_A|q\(19) ) ) ) # ( !\row13|div32|FS|Bo~1_combout\ & ( \row14|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(0) $ (!\REG_A|q\(19)) ) ) ) # ( \row13|div32|FS|Bo~1_combout\ & ( !\row14|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(1) $ (!\REG_A|q\(19) $ (((!\REG_A|q\(18) & \REG_B|q\(0))))) ) ) ) # ( !\row13|div32|FS|Bo~1_combout\ & ( 
-- !\row14|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(1) $ (!\REG_A|q\(19) $ (((\REG_A|q\(18) & \REG_B|q\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011010101001010110011010011000001111111100000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(1),
	datab => \REG_A|ALT_INV_q\(18),
	datac => \REG_B|ALT_INV_q\(0),
	datad => \REG_A|ALT_INV_q\(19),
	datae => \row13|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row14|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row14|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y8_N15
\row14|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row13|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row14|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row13|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row14|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(2) $ (\row14|div2|FS|Bo~0_combout\) ) ) ) # ( 
-- !\row13|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row14|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(2) $ (!\row14|div2|FS|Bo~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100110000111100001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(2),
	datac => \row14|div2|FS|ALT_INV_Bo~0_combout\,
	datae => \row13|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row14|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row14|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y10_N30
\row15|div5|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div5|FS|Bo~2_combout\ = ( \row14|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row14|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row15|div5|FS|Bo~1_combout\ & (\REG_B|q\(3) & 
-- (\row15|div2|FS|Bo~0_combout\ & \REG_B|q\(2)))) ) ) ) # ( !\row14|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row14|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- (!\row15|div5|FS|Bo~1_combout\ & (\REG_B|q\(3) & ((\REG_B|q\(2)) # (\row15|div2|FS|Bo~0_combout\)))) ) ) ) # ( \row14|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row14|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row15|div5|FS|Bo~1_combout\ & (((\row15|div2|FS|Bo~0_combout\ & \REG_B|q\(2))) # (\REG_B|q\(3)))) ) ) ) # ( 
-- !\row14|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row14|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row15|div5|FS|Bo~1_combout\ & (((\REG_B|q\(2)) # (\row15|div2|FS|Bo~0_combout\)) 
-- # (\REG_B|q\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101010101010001000100010101000000010001000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row15|div5|FS|ALT_INV_Bo~1_combout\,
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row15|div2|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(2),
	datae => \row14|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row14|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row15|div5|FS|Bo~2_combout\);

-- Location: LABCELL_X70_Y7_N51
\row13|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row12|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row13|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row12|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row13|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(3) $ (\row13|div3|FS|Bo~0_combout\) ) ) ) # ( 
-- !\row12|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row13|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(3) $ (!\row13|div3|FS|Bo~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010101001011010010100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datac => \row13|div3|FS|ALT_INV_Bo~0_combout\,
	datae => \row12|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row13|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row13|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y7_N12
\row14|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row14|div3|FS|Bo~0_combout\ & ( \row14|div32|FS|Bo~1_combout\ & ( \row13|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row14|div3|FS|Bo~0_combout\ & ( \row14|div32|FS|Bo~1_combout\ & ( \row13|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row14|div3|FS|Bo~0_combout\ & ( !\row14|div32|FS|Bo~1_combout\ & ( 
-- !\row13|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(4) $ (((!\row13|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(3))))) ) ) ) # ( !\row14|div3|FS|Bo~0_combout\ & ( 
-- !\row14|div32|FS|Bo~1_combout\ & ( !\row13|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(4) $ (((!\row13|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010010110100101101001100101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row13|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(4),
	datac => \row13|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(3),
	datae => \row14|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row14|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row14|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y8_N18
\row15|div5|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div5|FS|Bo~0_combout\ = ( \row14|div3|FS|Bo~0_combout\ & ( \row14|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & !\row13|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row14|div3|FS|Bo~0_combout\ & ( 
-- \row14|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & !\row13|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row14|div3|FS|Bo~0_combout\ & ( !\row14|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row13|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row14|div3|FS|Bo~0_combout\ & ( !\row14|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (\row13|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000101000001000101000001010001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row13|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row14|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row14|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row15|div5|FS|Bo~0_combout\);

-- Location: MLABCELL_X65_Y7_N30
\row14|div28|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div28|FS|Bo~0_combout\ = ( \row14|div27|FS|Bo~0_combout\ & ( (\REG_B|q\(27) & !\row13|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row14|div27|FS|Bo~0_combout\ & ( 
-- (!\row13|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100110011111111110011001100110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(27),
	datad => \row13|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row14|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row14|div28|FS|Bo~0_combout\);

-- Location: LABCELL_X66_Y8_N15
\row15|div30|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div30|FS|Bo~0_combout\ = ( \row14|div32|FS|Bo~1_combout\ & ( \row14|div28|FS|Bo~0_combout\ & ( (\REG_B|q\(29) & !\row13|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row14|div32|FS|Bo~1_combout\ & ( 
-- \row14|div28|FS|Bo~0_combout\ & ( (\REG_B|q\(29) & (!\REG_B|q\(28) $ (!\row13|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row14|div32|FS|Bo~1_combout\ & ( !\row14|div28|FS|Bo~0_combout\ & ( (\REG_B|q\(29) & 
-- !\row13|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row14|div32|FS|Bo~1_combout\ & ( !\row14|div28|FS|Bo~0_combout\ & ( (\REG_B|q\(29) & (!\REG_B|q\(28) $ 
-- (\row13|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000011001100110000000000000011001100000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(29),
	datac => \REG_B|ALT_INV_q\(28),
	datad => \row13|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row14|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row14|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row15|div30|FS|Bo~0_combout\);

-- Location: LABCELL_X66_Y8_N48
\row15|div32|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div32|FS|Bo~0_combout\ = ( \row14|div32|FS|Bo~0_combout\ & ( \row14|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & (\REG_B|q\(31) & \row13|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(30) & 
-- ((!\row13|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row14|div32|FS|Bo~0_combout\ & ( \row14|div30|FS|Bo~2_combout\ & ( (!\row13|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ((!\REG_B|q\(31)) # (\REG_B|q\(30)))) ) ) ) # ( \row14|div32|FS|Bo~0_combout\ & ( !\row14|div30|FS|Bo~2_combout\ & ( (!\row13|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(30) $ 
-- (((\row14|div30|FS|Bo~0_combout\))))) # (\row13|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\REG_B|q\(31) & (!\REG_B|q\(30) $ (!\row14|div30|FS|Bo~0_combout\)))) ) ) ) # ( !\row14|div32|FS|Bo~0_combout\ & ( 
-- !\row14|div30|FS|Bo~2_combout\ & ( (!\row13|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(31)) # (!\REG_B|q\(30) $ (\row14|div30|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011010000101000010101001011010000110100000101001001010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datab => \REG_B|ALT_INV_q\(31),
	datac => \row13|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row14|div30|FS|ALT_INV_Bo~0_combout\,
	datae => \row14|div32|FS|ALT_INV_Bo~0_combout\,
	dataf => \row14|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row15|div32|FS|Bo~0_combout\);

-- Location: LABCELL_X66_Y7_N36
\row13|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row13|div28|FS|Bo~0_combout\ & ( \row13|div32|FS|Bo~1_combout\ & ( \row12|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row13|div28|FS|Bo~0_combout\ & ( \row13|div32|FS|Bo~1_combout\ & ( \row12|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row13|div28|FS|Bo~0_combout\ & ( !\row13|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(28) $ 
-- (\row12|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row13|div28|FS|Bo~0_combout\ & ( !\row13|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(28) $ 
-- (!\row12|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000111100000000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(28),
	datad => \row12|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row13|div28|FS|ALT_INV_Bo~0_combout\,
	dataf => \row13|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row13|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y8_N36
\row14|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row14|div32|FS|Bo~1_combout\ & ( \row14|div28|FS|Bo~0_combout\ & ( \row13|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row14|div32|FS|Bo~1_combout\ & ( \row14|div28|FS|Bo~0_combout\ & ( !\REG_B|q\(29) $ (!\row13|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((!\row13|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(28))))) ) ) ) # ( \row14|div32|FS|Bo~1_combout\ & ( !\row14|div28|FS|Bo~0_combout\ & ( 
-- \row13|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row14|div32|FS|Bo~1_combout\ & ( !\row14|div28|FS|Bo~0_combout\ & ( !\REG_B|q\(29) $ 
-- (!\row13|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(28) & !\row13|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010110011010000000001111111110100110010110010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row13|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row13|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row14|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row14|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row14|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y7_N21
\row14|div25|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div25|FS|Bo~3_combout\ = ( !\row14|div25|FS|Bo~2_combout\ & ( !\row14|div25|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row14|div25|FS|ALT_INV_Bo~0_combout\,
	dataf => \row14|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row14|div25|FS|Bo~3_combout\);

-- Location: MLABCELL_X65_Y8_N0
\row14|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row13|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row14|div25|FS|Bo~3_combout\ & ( 
-- !\row13|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(26)) # (\row14|div32|FS|Bo~1_combout\))) ) ) ) # ( !\row13|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- \row14|div25|FS|Bo~3_combout\ & ( !\row13|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(26) $ (\REG_B|q\(25))) # (\row14|div32|FS|Bo~1_combout\))) ) ) ) # ( 
-- \row13|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row14|div25|FS|Bo~3_combout\ & ( !\row13|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(26) $ (\REG_B|q\(25))) # 
-- (\row14|div32|FS|Bo~1_combout\))) ) ) ) # ( !\row13|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row14|div25|FS|Bo~3_combout\ & ( !\row13|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((\row14|div32|FS|Bo~1_combout\) # (\REG_B|q\(26)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100001111011010010000111101101001000011110101101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(26),
	datab => \REG_B|ALT_INV_q\(25),
	datac => \row13|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row14|div32|FS|ALT_INV_Bo~1_combout\,
	datae => \row13|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row14|div25|FS|ALT_INV_Bo~3_combout\,
	combout => \row14|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y7_N24
\row15|div30|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div30|FS|Bo~1_combout\ = ( \row14|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(29) & \row13|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row14|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(29) & (!\REG_B|q\(28) $ 
-- (!\row14|div28|FS|Bo~0_combout\ $ (\row13|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100010010001000010000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datab => \REG_B|ALT_INV_q\(29),
	datac => \row14|div28|FS|ALT_INV_Bo~0_combout\,
	datad => \row13|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row14|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row15|div30|FS|Bo~1_combout\);

-- Location: MLABCELL_X65_Y7_N39
\row14|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row14|div32|FS|Bo~1_combout\ & ( \row13|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row14|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(27) $ (!\row14|div27|FS|Bo~0_combout\ $ (!\row13|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(27),
	datac => \row14|div27|FS|ALT_INV_Bo~0_combout\,
	datad => \row13|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row14|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row14|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y8_N51
\row14|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row14|div25|FS|Bo~3_combout\ & ( !\row13|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(25)) # 
-- (\row14|div32|FS|Bo~1_combout\))) ) ) # ( !\row14|div25|FS|Bo~3_combout\ & ( !\row13|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row14|div32|FS|Bo~1_combout\) # (\REG_B|q\(25)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000111111110000000011111100110000110011110011000011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(25),
	datac => \row14|div32|FS|ALT_INV_Bo~1_combout\,
	datad => \row13|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row14|div25|FS|ALT_INV_Bo~3_combout\,
	combout => \row14|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y7_N0
\row13|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row13|div32|FS|Bo~1_combout\ & ( \row12|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row13|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(23) $ (!\row13|div23|FS|Bo~0_combout\ $ (\row12|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datac => \row13|div23|FS|ALT_INV_Bo~0_combout\,
	datad => \row12|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row13|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row13|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y7_N39
\row14|div23|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div23|FS|Bo~0_combout\ = ( \row14|div22|FS|Bo~0_combout\ & ( (!\row13|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(22)) ) ) # ( !\row14|div22|FS|Bo~0_combout\ & ( 
-- (!\row13|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row13|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(22),
	dataf => \row14|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row14|div23|FS|Bo~0_combout\);

-- Location: LABCELL_X66_Y7_N6
\row14|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row14|div32|FS|Bo~1_combout\ & ( \row14|div23|FS|Bo~0_combout\ & ( \row13|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row14|div32|FS|Bo~1_combout\ & ( \row14|div23|FS|Bo~0_combout\ & ( !\row13|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(24) $ 
-- (((!\row13|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(23))))) ) ) ) # ( \row14|div32|FS|Bo~1_combout\ & ( !\row14|div23|FS|Bo~0_combout\ & ( 
-- \row13|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row14|div32|FS|Bo~1_combout\ & ( !\row14|div23|FS|Bo~0_combout\ & ( !\row13|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (!\REG_B|q\(24) $ (((!\row13|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010110111010010000011110000111110110100010010110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row13|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row13|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(24),
	datae => \row14|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row14|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row14|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y7_N54
\row15|div25|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div25|FS|Bo~0_combout\ = ( \row14|div23|FS|Bo~0_combout\ & ( \row14|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(24) & !\row13|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row14|div23|FS|Bo~0_combout\ & ( 
-- \row14|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(24) & !\row13|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row14|div23|FS|Bo~0_combout\ & ( !\row14|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(24) & (!\REG_B|q\(23) $ 
-- (!\row13|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row14|div23|FS|Bo~0_combout\ & ( !\row14|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(24) & (!\REG_B|q\(23) $ 
-- (\row13|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000101000001000101000001010001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row13|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row14|div23|FS|ALT_INV_Bo~0_combout\,
	dataf => \row14|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row15|div25|FS|Bo~0_combout\);

-- Location: LABCELL_X66_Y7_N21
\row15|div25|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div25|FS|Bo~1_combout\ = ( \row14|div23|FS|Bo~0_combout\ & ( (!\REG_B|q\(24) & (!\row13|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row14|div32|FS|Bo~1_combout\) # (\REG_B|q\(23)))))) ) ) # ( 
-- !\row14|div23|FS|Bo~0_combout\ & ( (!\REG_B|q\(24) & (!\row13|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(23)) # (\row14|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110000001010000011000000101000010010000010100001001000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row13|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(23),
	datac => \REG_B|ALT_INV_q\(24),
	datad => \row14|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row14|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row15|div25|FS|Bo~1_combout\);

-- Location: LABCELL_X68_Y8_N45
\row14|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row14|div32|FS|Bo~1_combout\ & ( \row13|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row14|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(22) $ (!\row14|div22|FS|Bo~0_combout\ $ (!\row13|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(22),
	datac => \row14|div22|FS|ALT_INV_Bo~0_combout\,
	datad => \row13|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row14|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row14|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y7_N15
\row14|div20|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div20|FS|Bo~3_combout\ = ( !\row14|div20|FS|Bo~0_combout\ & ( !\row14|div20|FS|Bo~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row14|div20|FS|ALT_INV_Bo~2_combout\,
	dataf => \row14|div20|FS|ALT_INV_Bo~0_combout\,
	combout => \row14|div20|FS|Bo~3_combout\);

-- Location: LABCELL_X67_Y7_N48
\row14|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row13|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row14|div32|FS|Bo~1_combout\ & ( 
-- \row13|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row13|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row14|div32|FS|Bo~1_combout\ & ( 
-- \row13|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row13|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row14|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(21) $ 
-- (!\row13|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(20) & !\row14|div20|FS|Bo~3_combout\)))) ) ) ) # ( !\row13|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row14|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(21) $ (!\row13|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row14|div20|FS|Bo~3_combout\) # (\REG_B|q\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001101101001011010010011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datab => \REG_B|ALT_INV_q\(21),
	datac => \row13|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row14|div20|FS|ALT_INV_Bo~3_combout\,
	datae => \row13|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row14|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row14|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y7_N18
\row13|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row13|div32|FS|Bo~1_combout\ & ( \row12|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row13|div32|FS|Bo~1_combout\ & ( 
-- !\row12|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(18) $ (\row13|div18|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row12|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(18),
	datad => \row13|div18|FS|ALT_INV_Bo~0_combout\,
	dataf => \row13|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row13|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y6_N9
\row14|div18|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div18|FS|Bo~0_combout\ = ( \row13|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(17) & !\row14|div17|FS|Bo~0_combout\) ) ) # ( 
-- !\row13|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row14|div17|FS|Bo~0_combout\) # (\REG_B|q\(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(17),
	datad => \row14|div17|FS|ALT_INV_Bo~0_combout\,
	dataf => \row13|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row14|div18|FS|Bo~0_combout\);

-- Location: LABCELL_X67_Y7_N54
\row14|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row14|div18|FS|Bo~0_combout\ & ( \row14|div32|FS|Bo~1_combout\ & ( \row13|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row14|div18|FS|Bo~0_combout\ & ( \row14|div32|FS|Bo~1_combout\ & ( \row13|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row14|div18|FS|Bo~0_combout\ & ( !\row14|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(19) $ 
-- (!\row13|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row13|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(18))))) ) ) ) # ( !\row14|div18|FS|Bo~0_combout\ & ( 
-- !\row14|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(19) $ (!\row13|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(18) & !\row13|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100100111100110000110110100100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(19),
	datac => \row13|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row13|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row14|div18|FS|ALT_INV_Bo~0_combout\,
	dataf => \row14|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row14|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y8_N57
\row15|div20|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div20|FS|Bo~0_combout\ = ( \row14|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & !\row13|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row14|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & (!\REG_B|q\(18) $ 
-- (!\row13|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row14|div18|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(19),
	datab => \REG_B|ALT_INV_q\(18),
	datac => \row13|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row14|div18|FS|ALT_INV_Bo~0_combout\,
	dataf => \row14|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row15|div20|FS|Bo~0_combout\);

-- Location: LABCELL_X67_Y7_N15
\row14|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row14|div32|FS|Bo~1_combout\ & ( \row13|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row14|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(20) $ (!\row14|div20|FS|Bo~3_combout\ $ (!\row13|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datac => \row14|div20|FS|ALT_INV_Bo~3_combout\,
	datad => \row13|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row14|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row14|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y6_N6
\row15|div20|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div20|FS|Bo~1_combout\ = ( \row14|div32|FS|Bo~1_combout\ & ( (\row13|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(19)) ) ) # ( !\row14|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & (!\REG_B|q\(18) $ 
-- (!\row14|div18|FS|Bo~0_combout\ $ (\row13|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100100000000011010010000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \row14|div18|FS|ALT_INV_Bo~0_combout\,
	datac => \row13|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(19),
	dataf => \row14|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row15|div20|FS|Bo~1_combout\);

-- Location: LABCELL_X64_Y6_N18
\row14|div15|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div15|FS|Bo~3_combout\ = ( !\row14|div15|FS|Bo~2_combout\ & ( !\row14|div15|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row14|div15|FS|ALT_INV_Bo~0_combout\,
	dataf => \row14|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row14|div15|FS|Bo~3_combout\);

-- Location: MLABCELL_X65_Y6_N42
\row14|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row13|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row14|div32|FS|Bo~1_combout\ & ( 
-- \row13|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row13|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row14|div32|FS|Bo~1_combout\ & ( 
-- \row13|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row13|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row14|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(16) $ 
-- (!\row13|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row14|div15|FS|Bo~3_combout\ & \REG_B|q\(15))))) ) ) ) # ( !\row13|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row14|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(16) $ (!\row13|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row14|div15|FS|Bo~3_combout\) # (\REG_B|q\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001101001100101010110011010011000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(16),
	datab => \row14|div15|FS|ALT_INV_Bo~3_combout\,
	datac => \REG_B|ALT_INV_q\(15),
	datad => \row13|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row13|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row14|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row14|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y6_N0
\row14|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row14|div32|FS|Bo~1_combout\ & ( \row13|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row14|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(17) $ (!\row13|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row14|div17|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(17),
	datac => \row13|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row14|div17|FS|ALT_INV_Bo~0_combout\,
	dataf => \row14|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row14|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y6_N57
\row13|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row13|div32|FS|Bo~1_combout\ & ( \row12|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row13|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(13) $ (!\row12|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row13|div13|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row12|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row13|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row13|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row13|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y6_N57
\row14|div13|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div13|FS|Bo~0_combout\ = ( \row14|div12|FS|Bo~0_combout\ & ( (\REG_B|q\(12) & !\row13|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row14|div12|FS|Bo~0_combout\ & ( 
-- (!\row13|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(12),
	datad => \row13|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row14|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row14|div13|FS|Bo~0_combout\);

-- Location: LABCELL_X66_Y6_N24
\row14|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row14|div13|FS|Bo~0_combout\ & ( \row14|div32|FS|Bo~1_combout\ & ( \row13|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row14|div13|FS|Bo~0_combout\ & ( \row14|div32|FS|Bo~1_combout\ & ( \row13|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row14|div13|FS|Bo~0_combout\ & ( !\row14|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ 
-- (!\row13|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row13|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(13))))) ) ) ) # ( !\row14|div13|FS|Bo~0_combout\ & ( 
-- !\row14|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ (!\row13|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(13) & !\row13|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010110011010101001100101100100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row13|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row13|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row14|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row14|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row14|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y6_N9
\row14|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row14|div32|FS|Bo~1_combout\ & ( \row13|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row14|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(15) $ (!\row13|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row14|div15|FS|Bo~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(15),
	datac => \row13|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row14|div15|FS|ALT_INV_Bo~3_combout\,
	dataf => \row14|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row14|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y6_N0
\row15|div15|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div15|FS|Bo~0_combout\ = ( \row14|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & !\row13|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row14|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (!\row13|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row14|div13|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row13|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row14|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row14|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row15|div15|FS|Bo~0_combout\);

-- Location: LABCELL_X66_Y6_N54
\row15|div15|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div15|FS|Bo~1_combout\ = ( \row14|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & \row13|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row14|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (!\row13|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row14|div13|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row13|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row14|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row14|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row15|div15|FS|Bo~1_combout\);

-- Location: LABCELL_X62_Y6_N30
\row14|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row14|div32|FS|Bo~1_combout\ & ( \row13|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row14|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(12) $ (!\row14|div12|FS|Bo~0_combout\ $ (!\row13|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datac => \row14|div12|FS|ALT_INV_Bo~0_combout\,
	datad => \row13|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row14|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row14|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y6_N42
\row14|div10|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div10|FS|Bo~3_combout\ = ( !\row14|div10|FS|Bo~2_combout\ & ( !\row14|div10|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row14|div10|FS|ALT_INV_Bo~0_combout\,
	dataf => \row14|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row14|div10|FS|Bo~3_combout\);

-- Location: LABCELL_X64_Y10_N54
\row14|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row13|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row14|div32|FS|Bo~1_combout\ & ( 
-- \row13|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row13|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row14|div32|FS|Bo~1_combout\ & ( 
-- \row13|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row13|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row14|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(11) $ 
-- (!\row13|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(10) & !\row14|div10|FS|Bo~3_combout\)))) ) ) ) # ( !\row13|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row14|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(11) $ (!\row13|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row14|div10|FS|Bo~3_combout\) # (\REG_B|q\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001101101001011010010011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datab => \REG_B|ALT_INV_q\(11),
	datac => \row13|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row14|div10|FS|ALT_INV_Bo~3_combout\,
	datae => \row13|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row14|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row14|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y10_N51
\row14|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row14|div32|FS|Bo~1_combout\ & ( \row13|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row14|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(10) $ (!\row13|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row14|div10|FS|Bo~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datac => \row13|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row14|div10|FS|ALT_INV_Bo~3_combout\,
	dataf => \row14|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row14|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y8_N3
\row14|div8|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div8|FS|Bo~0_combout\ = ( \row13|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(7) & !\row14|div7|FS|Bo~0_combout\) ) ) # ( !\row13|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ 
-- & ( (!\row14|div7|FS|Bo~0_combout\) # (\REG_B|q\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(7),
	datad => \row14|div7|FS|ALT_INV_Bo~0_combout\,
	dataf => \row13|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row14|div8|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y8_N57
\row15|div10|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div10|FS|Bo~0_combout\ = ( \row14|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & !\row13|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row14|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (!\row13|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row14|div8|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010010001000010001001000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(9),
	datac => \row13|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row14|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row14|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row15|div10|FS|Bo~0_combout\);

-- Location: LABCELL_X63_Y8_N54
\row13|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row13|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row13|div32|FS|Bo~1_combout\ & ( \row12|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row13|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(8) $ (!\row12|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row13|div8|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datac => \row12|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row13|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row13|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row13|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y8_N18
\row14|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row14|div8|FS|Bo~0_combout\ & ( \row14|div32|FS|Bo~1_combout\ & ( \row13|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row14|div8|FS|Bo~0_combout\ & ( \row14|div32|FS|Bo~1_combout\ & ( \row13|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row14|div8|FS|Bo~0_combout\ & ( !\row14|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ 
-- (!\row13|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row13|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(8))))) ) ) ) # ( !\row14|div8|FS|Bo~0_combout\ & ( 
-- !\row14|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ (!\row13|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(8) & !\row13|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100100111100110000110110100100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(9),
	datac => \row13|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row13|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row14|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row14|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row14|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X63_Y8_N30
\row14|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row14|div32|FS|Bo~1_combout\ & ( \row13|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row14|div32|FS|Bo~1_combout\ & ( 
-- !\row13|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(7) $ (!\row14|div7|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row13|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(7),
	datad => \row14|div7|FS|ALT_INV_Bo~0_combout\,
	dataf => \row14|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row14|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y10_N15
\row15|div10|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div10|FS|Bo~1_combout\ = ( \row14|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & \row13|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row14|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (!\row13|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row14|div8|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100010010001000010000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(9),
	datac => \row13|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row14|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row14|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row15|div10|FS|Bo~1_combout\);

-- Location: LABCELL_X64_Y9_N27
\row14|div6|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div6|FS|Bo~0_combout\ = ( \row14|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(5) & \row13|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row14|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(5) & 
-- ((!\row14|div5|FS|Bo~0_combout\) # (\row13|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(5) & (\row13|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row14|div5|FS|Bo~0_combout\)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111100001100110011110000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(5),
	datac => \row13|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row14|div5|FS|ALT_INV_Bo~0_combout\,
	dataf => \row14|div5|FS|ALT_INV_Bo~2_combout\,
	combout => \row14|div6|FS|Bo~0_combout\);

-- Location: LABCELL_X64_Y9_N24
\row14|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row14|div32|FS|Bo~1_combout\ & ( \row13|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row14|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(6) $ (!\row14|div6|FS|Bo~0_combout\ $ (!\row13|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(6),
	datac => \row14|div6|FS|ALT_INV_Bo~0_combout\,
	datad => \row13|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row14|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row14|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y9_N21
\row14|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row14|div32|FS|Bo~1_combout\ & ( \row13|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row14|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(5) $ (!\row13|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row14|div5|FS|Bo~0_combout\) # (\row14|div5|FS|Bo~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100111000011011010011100001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row14|div5|FS|ALT_INV_Bo~2_combout\,
	datab => \REG_B|ALT_INV_q\(5),
	datac => \row13|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row14|div5|FS|ALT_INV_Bo~0_combout\,
	dataf => \row14|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row14|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y10_N6
\row15|div7|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div7|FS|Bo~0_combout\ = ( \row14|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row15|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & ((!\REG_B|q\(5)) # 
-- (\row14|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(6) & (!\REG_B|q\(5) & \row14|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row14|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row15|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & \row14|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row14|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row15|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & ((!\REG_B|q\(5)) # ((!\row15|div5|FS|Bo~0_combout\) # 
-- (\row14|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(6) & (\row14|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(5)) # (!\row15|div5|FS|Bo~0_combout\)))) ) ) ) # ( 
-- !\row14|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row15|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & (((!\REG_B|q\(5) & !\row15|div5|FS|Bo~0_combout\)) # 
-- (\row14|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(6) & (!\REG_B|q\(5) & (\row14|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row15|div5|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111000001010101011111000111000001010000010101000111010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(6),
	datab => \REG_B|ALT_INV_q\(5),
	datac => \row14|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row15|div5|FS|ALT_INV_Bo~0_combout\,
	datae => \row14|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row15|div5|FS|ALT_INV_Bo~2_combout\,
	combout => \row15|div7|FS|Bo~0_combout\);

-- Location: LABCELL_X64_Y10_N42
\row15|div10|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div10|FS|Bo~2_combout\ = ( \row14|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row15|div7|FS|Bo~0_combout\ & ( (\REG_B|q\(8) & (!\row14|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row15|div10|FS|Bo~1_combout\)) ) ) ) # ( !\row14|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row15|div7|FS|Bo~0_combout\ & ( (!\row15|div10|FS|Bo~1_combout\ & ((!\REG_B|q\(8) & (\REG_B|q\(7) & 
-- !\row14|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(8) & ((!\row14|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7)))))) ) ) ) # ( 
-- \row14|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row15|div7|FS|Bo~0_combout\ & ( (!\row15|div10|FS|Bo~1_combout\ & ((!\REG_B|q\(8) & (\REG_B|q\(7) & 
-- !\row14|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(8) & ((!\row14|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7)))))) ) ) ) # ( 
-- !\row14|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row15|div7|FS|Bo~0_combout\ & ( (!\row15|div10|FS|Bo~1_combout\ & ((!\row14|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000011100010000000001110001000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(7),
	datac => \row14|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row15|div10|FS|ALT_INV_Bo~1_combout\,
	datae => \row14|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row15|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row15|div10|FS|Bo~2_combout\);

-- Location: LABCELL_X64_Y10_N0
\row15|div12|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div12|FS|Bo~0_combout\ = ( \row14|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row15|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(10) & ((!\REG_B|q\(11)) # 
-- (\row14|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(10) & (!\REG_B|q\(11) & \row14|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row14|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row15|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & \row14|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row14|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row15|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & ((!\REG_B|q\(10)) # ((!\row15|div10|FS|Bo~0_combout\) # 
-- (\row14|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(11) & (\row14|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(10)) # (!\row15|div10|FS|Bo~0_combout\)))) ) ) ) # 
-- ( !\row14|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row15|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & (((!\REG_B|q\(10) & !\row15|div10|FS|Bo~0_combout\)) # 
-- (\row14|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(11) & (!\REG_B|q\(10) & (\row14|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row15|div10|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111000001100110011111000111000001100000011001000111010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datab => \REG_B|ALT_INV_q\(11),
	datac => \row14|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row15|div10|FS|ALT_INV_Bo~0_combout\,
	datae => \row14|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row15|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row15|div12|FS|Bo~0_combout\);

-- Location: LABCELL_X66_Y6_N42
\row15|div15|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div15|FS|Bo~2_combout\ = ( \row14|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row15|div12|FS|Bo~0_combout\ & ( (\REG_B|q\(13) & (!\row15|div15|FS|Bo~1_combout\ & 
-- !\row14|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row14|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row15|div12|FS|Bo~0_combout\ & ( (!\row15|div15|FS|Bo~1_combout\ & 
-- ((!\REG_B|q\(12) & (\REG_B|q\(13) & !\row14|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(12) & ((!\row14|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(13)))))) ) ) ) # 
-- ( \row14|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row15|div12|FS|Bo~0_combout\ & ( (!\row15|div15|FS|Bo~1_combout\ & ((!\REG_B|q\(12) & (\REG_B|q\(13) & 
-- !\row14|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(12) & ((!\row14|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(13)))))) ) ) ) # ( 
-- !\row14|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row15|div12|FS|Bo~0_combout\ & ( (!\row15|div15|FS|Bo~1_combout\ & ((!\row14|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000110000011100000001000001110000000100000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row15|div15|FS|ALT_INV_Bo~1_combout\,
	datad => \row14|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row14|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row15|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row15|div15|FS|Bo~2_combout\);

-- Location: LABCELL_X66_Y6_N12
\row15|div17|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div17|FS|Bo~0_combout\ = ( \row15|div15|FS|Bo~0_combout\ & ( \row15|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & (((!\REG_B|q\(15) & \row14|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\row14|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(16) & (!\REG_B|q\(15) & (\row14|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row14|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row15|div15|FS|Bo~0_combout\ & ( \row15|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & (((!\REG_B|q\(15) & 
-- \row14|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row14|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(16) & (!\REG_B|q\(15) & 
-- (\row14|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row14|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row15|div15|FS|Bo~0_combout\ & ( !\row15|div15|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(16) & (((!\REG_B|q\(15) & \row14|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row14|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(16) & (!\REG_B|q\(15) & 
-- (\row14|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row14|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row15|div15|FS|Bo~0_combout\ & ( !\row15|div15|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(16) & ((!\REG_B|q\(15)) # ((\row14|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row14|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(16) & 
-- (\row14|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(15)) # (\row14|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110011101111000010001100111000001000110011100000100011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(15),
	datab => \REG_B|ALT_INV_q\(16),
	datac => \row14|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row14|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row15|div15|FS|ALT_INV_Bo~0_combout\,
	dataf => \row15|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row15|div17|FS|Bo~0_combout\);

-- Location: MLABCELL_X65_Y6_N36
\row15|div20|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div20|FS|Bo~2_combout\ = ( \row14|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row15|div17|FS|Bo~0_combout\ & ( (\REG_B|q\(17) & (!\row15|div20|FS|Bo~1_combout\ & (\REG_B|q\(18) & 
-- !\row14|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row14|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row15|div17|FS|Bo~0_combout\ & ( (!\row15|div20|FS|Bo~1_combout\ & 
-- (((\REG_B|q\(17) & !\row14|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(18)))) ) ) ) # ( \row14|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row15|div17|FS|Bo~0_combout\ & ( 
-- (!\row15|div20|FS|Bo~1_combout\ & (\REG_B|q\(18) & ((!\row14|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17))))) ) ) ) # ( !\row14|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row15|div17|FS|Bo~0_combout\ & ( (!\row15|div20|FS|Bo~1_combout\ & (((!\row14|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(18))) # (\REG_B|q\(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110001001100000011000000010001001100000011000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(17),
	datab => \row15|div20|FS|ALT_INV_Bo~1_combout\,
	datac => \REG_B|ALT_INV_q\(18),
	datad => \row14|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row14|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row15|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row15|div20|FS|Bo~2_combout\);

-- Location: MLABCELL_X65_Y8_N24
\row15|div22|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div22|FS|Bo~0_combout\ = ( \row14|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row15|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21)) # ((!\REG_B|q\(20) & 
-- \row14|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row14|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row15|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(20) & (!\REG_B|q\(21) & 
-- \row14|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \row14|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row15|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21)) # ((!\REG_B|q\(20) & 
-- ((!\row15|div20|FS|Bo~0_combout\) # (\row14|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(20) & (\row14|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row15|div20|FS|Bo~0_combout\))) ) ) ) # ( !\row14|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row15|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & ((!\REG_B|q\(20) & ((!\row15|div20|FS|Bo~0_combout\) # 
-- (\row14|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(20) & (\row14|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row15|div20|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110000001000111011111100111000001000000010001100111011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datab => \REG_B|ALT_INV_q\(21),
	datac => \row14|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row15|div20|FS|ALT_INV_Bo~0_combout\,
	datae => \row14|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row15|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row15|div22|FS|Bo~0_combout\);

-- Location: MLABCELL_X65_Y8_N6
\row15|div25|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div25|FS|Bo~2_combout\ = ( \row14|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row15|div22|FS|Bo~0_combout\ & ( (\REG_B|q\(23) & (!\row15|div25|FS|Bo~1_combout\ & 
-- !\row14|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row14|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row15|div22|FS|Bo~0_combout\ & ( (!\row15|div25|FS|Bo~1_combout\ & 
-- ((!\REG_B|q\(23) & (\REG_B|q\(22) & !\row14|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(23) & ((!\row14|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22)))))) ) ) ) # 
-- ( \row14|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row15|div22|FS|Bo~0_combout\ & ( (!\row15|div25|FS|Bo~1_combout\ & ((!\REG_B|q\(23) & (\REG_B|q\(22) & 
-- !\row14|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(23) & ((!\row14|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22)))))) ) ) ) # ( 
-- !\row14|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row15|div22|FS|Bo~0_combout\ & ( (!\row15|div25|FS|Bo~1_combout\ & ((!\row14|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001010000011100000001000001110000000100000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \REG_B|ALT_INV_q\(22),
	datac => \row15|div25|FS|ALT_INV_Bo~1_combout\,
	datad => \row14|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row14|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row15|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row15|div25|FS|Bo~2_combout\);

-- Location: MLABCELL_X65_Y8_N18
\row15|div27|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div27|FS|Bo~0_combout\ = ( \row15|div25|FS|Bo~0_combout\ & ( \row15|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & (((!\REG_B|q\(25) & \row14|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\row14|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & (!\REG_B|q\(25) & (\row14|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row14|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row15|div25|FS|Bo~0_combout\ & ( \row15|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & (((!\REG_B|q\(25) & 
-- \row14|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row14|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & (!\REG_B|q\(25) & 
-- (\row14|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row14|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row15|div25|FS|Bo~0_combout\ & ( !\row15|div25|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(26) & (((!\REG_B|q\(25) & \row14|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row14|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & (!\REG_B|q\(25) & 
-- (\row14|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row14|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row15|div25|FS|Bo~0_combout\ & ( !\row15|div25|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(26) & ((!\REG_B|q\(25)) # ((\row14|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row14|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(26) & 
-- (\row14|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(25)) # (\row14|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111010101111000010101000111000001010100011100000101010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(26),
	datab => \REG_B|ALT_INV_q\(25),
	datac => \row14|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row14|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row15|div25|FS|ALT_INV_Bo~0_combout\,
	dataf => \row15|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row15|div27|FS|Bo~0_combout\);

-- Location: MLABCELL_X65_Y8_N30
\row15|div30|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div30|FS|Bo~2_combout\ = ( \row14|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row15|div27|FS|Bo~0_combout\ & ( (!\row14|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\REG_B|q\(27) 
-- & (!\row15|div30|FS|Bo~1_combout\ & \REG_B|q\(28)))) ) ) ) # ( !\row14|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row15|div27|FS|Bo~0_combout\ & ( (!\row15|div30|FS|Bo~1_combout\ & 
-- (((!\row14|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(27))) # (\REG_B|q\(28)))) ) ) ) # ( \row14|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row15|div27|FS|Bo~0_combout\ & ( 
-- (!\row15|div30|FS|Bo~1_combout\ & (\REG_B|q\(28) & ((!\row14|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27))))) ) ) ) # ( !\row14|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row15|div27|FS|Bo~0_combout\ & ( (!\row15|div30|FS|Bo~1_combout\ & ((!\row14|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(28)) # (\REG_B|q\(27))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000011110000000000001011000000100000111100000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row14|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(27),
	datac => \row15|div30|FS|ALT_INV_Bo~1_combout\,
	datad => \REG_B|ALT_INV_q\(28),
	datae => \row14|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row15|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row15|div30|FS|Bo~2_combout\);

-- Location: LABCELL_X66_Y8_N3
\row15|div32|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div32|FS|Bo~1_combout\ = ( \row14|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row15|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & ((!\REG_B|q\(31)) # (!\row15|div32|FS|Bo~0_combout\))) # (\REG_B|q\(30) & 
-- (!\REG_B|q\(31) & !\row15|div32|FS|Bo~0_combout\)) ) ) ) # ( !\row14|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row15|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & !\row15|div32|FS|Bo~0_combout\) ) ) ) # ( 
-- \row14|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row15|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\REG_B|q\(30)) # ((!\row15|div30|FS|Bo~0_combout\) # (!\row15|div32|FS|Bo~0_combout\)))) # (\REG_B|q\(31) & 
-- (!\row15|div32|FS|Bo~0_combout\ & ((!\REG_B|q\(30)) # (!\row15|div30|FS|Bo~0_combout\)))) ) ) ) # ( !\row14|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row15|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & 
-- ((!\row15|div32|FS|Bo~0_combout\) # ((!\REG_B|q\(30) & !\row15|div30|FS|Bo~0_combout\)))) # (\REG_B|q\(31) & (!\REG_B|q\(30) & (!\row15|div30|FS|Bo~0_combout\ & !\row15|div32|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110010000000111111101100100011001100000000001110111010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datab => \REG_B|ALT_INV_q\(31),
	datac => \row15|div30|FS|ALT_INV_Bo~0_combout\,
	datad => \row15|div32|FS|ALT_INV_Bo~0_combout\,
	datae => \row14|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row15|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row15|div32|FS|Bo~1_combout\);

-- Location: LABCELL_X70_Y8_N9
\row15|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row15|div32|FS|Bo~1_combout\ & ( \row14|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row15|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(5) $ (!\row14|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row15|div5|FS|Bo~0_combout\) # (\row15|div5|FS|Bo~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100111000011011010011100001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row15|div5|FS|ALT_INV_Bo~2_combout\,
	datab => \REG_B|ALT_INV_q\(5),
	datac => \row14|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row15|div5|FS|ALT_INV_Bo~0_combout\,
	dataf => \row15|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row15|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y8_N0
\row14|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row14|div32|FS|Bo~1_combout\ & ( \row13|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row14|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(3) $ (!\row13|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row14|div3|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row13|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row14|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row14|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row14|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y10_N12
\row15|div3|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div3|FS|Bo~0_combout\ = ( \row15|div2|FS|Bo~0_combout\ & ( (!\row14|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(2)) ) ) # ( !\row15|div2|FS|Bo~0_combout\ & ( (\REG_B|q\(2) & 
-- !\row14|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(2),
	datad => \row14|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row15|div2|FS|ALT_INV_Bo~0_combout\,
	combout => \row15|div3|FS|Bo~0_combout\);

-- Location: LABCELL_X70_Y8_N48
\row15|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row14|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row15|div32|FS|Bo~1_combout\ & ( 
-- \row14|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row14|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row15|div32|FS|Bo~1_combout\ & ( 
-- \row14|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row14|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row15|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ 
-- (!\row14|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(3) & \row15|div3|FS|Bo~0_combout\)))) ) ) ) # ( !\row14|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row15|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ (!\row14|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row15|div3|FS|Bo~0_combout\) # (\REG_B|q\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110100101010110100110100100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row14|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row15|div3|FS|ALT_INV_Bo~0_combout\,
	datae => \row14|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row15|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row15|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y8_N24
\row16|div5|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div5|FS|Bo~0_combout\ = ( \row15|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & !\row14|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row15|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row14|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row15|div3|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row14|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row15|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row15|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row16|div5|FS|Bo~0_combout\);

-- Location: IOIBUF_X66_Y0_N58
\Ain[16]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(16),
	o => \Ain[16]~input_o\);

-- Location: FF_X67_Y6_N32
\REG_A|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[16]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(16));

-- Location: LABCELL_X67_Y6_N30
\row16|div2|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div2|FS|Bo~0_combout\ = ( \row15|div32|FS|Bo~1_combout\ & ( (!\REG_A|q\(17) & (((\REG_B|q\(0) & !\REG_A|q\(16))) # (\REG_B|q\(1)))) # (\REG_A|q\(17) & (\REG_B|q\(0) & (\REG_B|q\(1) & !\REG_A|q\(16)))) ) ) # ( !\row15|div32|FS|Bo~1_combout\ & ( 
-- (!\REG_A|q\(17) & (\REG_B|q\(1) & ((!\REG_B|q\(0)) # (!\REG_A|q\(16))))) # (\REG_A|q\(17) & (\REG_B|q\(0) & ((!\REG_A|q\(16)) # (\REG_B|q\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100001001000111010000100101001101000011000100110100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(0),
	datab => \REG_A|ALT_INV_q\(17),
	datac => \REG_B|ALT_INV_q\(1),
	datad => \REG_A|ALT_INV_q\(16),
	dataf => \row15|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row16|div2|FS|Bo~0_combout\);

-- Location: LABCELL_X67_Y6_N12
\row15|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row14|div32|FS|Bo~1_combout\ & ( \row15|div32|FS|Bo~1_combout\ & ( \REG_A|q\(18) ) ) ) # ( !\row14|div32|FS|Bo~1_combout\ & ( \row15|div32|FS|Bo~1_combout\ & ( 
-- !\REG_A|q\(18) $ (!\REG_B|q\(0)) ) ) ) # ( \row14|div32|FS|Bo~1_combout\ & ( !\row15|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(1) $ (!\REG_A|q\(18) $ (((!\REG_A|q\(17) & \REG_B|q\(0))))) ) ) ) # ( !\row14|div32|FS|Bo~1_combout\ & ( 
-- !\row15|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(1) $ (!\REG_A|q\(18) $ (((\REG_A|q\(17) & \REG_B|q\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001101001010110101001011000001111111100000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(1),
	datab => \REG_A|ALT_INV_q\(17),
	datac => \REG_A|ALT_INV_q\(18),
	datad => \REG_B|ALT_INV_q\(0),
	datae => \row14|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row15|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row15|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y6_N54
\row16|div5|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div5|FS|Bo~1_combout\ = ( \row15|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & \row14|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row15|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row14|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row15|div3|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row14|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row15|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row15|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row16|div5|FS|Bo~1_combout\);

-- Location: LABCELL_X64_Y7_N0
\row15|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row15|div32|FS|Bo~1_combout\ & ( \row14|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row15|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(2) $ (!\row15|div2|FS|Bo~0_combout\ $ (\row14|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(2),
	datac => \row15|div2|FS|ALT_INV_Bo~0_combout\,
	datad => \row14|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row15|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row15|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y6_N42
\row16|div5|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div5|FS|Bo~2_combout\ = ( !\row16|div5|FS|Bo~1_combout\ & ( \row15|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(3) & ((!\row16|div2|FS|Bo~0_combout\ & (\REG_B|q\(2) & 
-- !\row15|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row16|div2|FS|Bo~0_combout\ & ((!\row15|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(2)))))) ) ) ) # ( 
-- !\row16|div5|FS|Bo~1_combout\ & ( !\row15|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( ((!\row16|div2|FS|Bo~0_combout\ & (\REG_B|q\(2) & !\row15|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\row16|div2|FS|Bo~0_combout\ & ((!\row15|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(2))))) # (\REG_B|q\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111101010111000000000000000000010101000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \row16|div2|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(2),
	datad => \row15|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row16|div5|FS|ALT_INV_Bo~1_combout\,
	dataf => \row15|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row16|div5|FS|Bo~2_combout\);

-- Location: LABCELL_X70_Y8_N3
\row16|div6|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div6|FS|Bo~0_combout\ = ( \row16|div5|FS|Bo~2_combout\ & ( (\row15|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(5)) ) ) # ( !\row16|div5|FS|Bo~2_combout\ & ( 
-- (!\row15|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(5) & !\row16|div5|FS|Bo~0_combout\)) # (\row15|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(5)) # 
-- (!\row16|div5|FS|Bo~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010101010000111101010101000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row15|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(5),
	datad => \row16|div5|FS|ALT_INV_Bo~0_combout\,
	dataf => \row16|div5|FS|ALT_INV_Bo~2_combout\,
	combout => \row16|div6|FS|Bo~0_combout\);

-- Location: LABCELL_X66_Y7_N48
\row14|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row14|div32|FS|Bo~1_combout\ & ( \row13|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row14|div32|FS|Bo~1_combout\ & ( 
-- !\row13|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(28) $ (\row14|div28|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row13|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(28),
	datad => \row14|div28|FS|ALT_INV_Bo~0_combout\,
	dataf => \row14|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row14|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y8_N45
\row15|div28|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div28|FS|Bo~0_combout\ = ( \row15|div27|FS|Bo~0_combout\ & ( (\REG_B|q\(27) & !\row14|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row15|div27|FS|Bo~0_combout\ & ( 
-- (!\row14|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(27),
	datad => \row14|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row15|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row15|div28|FS|Bo~0_combout\);

-- Location: LABCELL_X66_Y8_N24
\row15|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row15|div32|FS|Bo~1_combout\ & ( \row15|div28|FS|Bo~0_combout\ & ( \row14|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row15|div32|FS|Bo~1_combout\ & ( \row15|div28|FS|Bo~0_combout\ & ( !\REG_B|q\(29) $ (!\row14|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((!\row14|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(28))))) ) ) ) # ( \row15|div32|FS|Bo~1_combout\ & ( !\row15|div28|FS|Bo~0_combout\ & ( 
-- \row14|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row15|div32|FS|Bo~1_combout\ & ( !\row15|div28|FS|Bo~0_combout\ & ( !\REG_B|q\(29) $ 
-- (!\row14|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(28) & !\row14|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101011010000011110000111110100101011010010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row14|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row14|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row15|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row15|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row15|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y8_N9
\row16|div30|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div30|FS|Bo~0_combout\ = ( \row15|div28|FS|Bo~0_combout\ & ( (\REG_B|q\(29) & (!\row14|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row15|div32|FS|Bo~1_combout\ & !\REG_B|q\(28)))))) ) ) # ( 
-- !\row15|div28|FS|Bo~0_combout\ & ( (\REG_B|q\(29) & (!\row14|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row15|div32|FS|Bo~1_combout\ & \REG_B|q\(28)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011010010000000001101001000000000011110000000000001111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row15|div32|FS|ALT_INV_Bo~1_combout\,
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row14|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(29),
	dataf => \row15|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row16|div30|FS|Bo~0_combout\);

-- Location: LABCELL_X66_Y8_N54
\row16|div32|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div32|FS|Bo~0_combout\ = ( \row14|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row15|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & (\REG_B|q\(31) & \row15|div32|FS|Bo~0_combout\)) ) ) ) # ( 
-- !\row14|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row15|div30|FS|Bo~2_combout\ & ( ((!\REG_B|q\(31) & !\row15|div32|FS|Bo~0_combout\)) # (\REG_B|q\(30)) ) ) ) # ( 
-- \row14|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row15|div30|FS|Bo~2_combout\ & ( (\REG_B|q\(31) & (\row15|div32|FS|Bo~0_combout\ & (!\REG_B|q\(30) $ (!\row15|div30|FS|Bo~0_combout\)))) ) ) ) # ( 
-- !\row14|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row15|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\row15|div32|FS|Bo~0_combout\) # (!\REG_B|q\(30) $ (\row15|div30|FS|Bo~0_combout\)))) # (\REG_B|q\(31) & 
-- (!\REG_B|q\(30) $ (((\row15|div30|FS|Bo~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101011010101000000010000001011010101110101010000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datab => \REG_B|ALT_INV_q\(31),
	datac => \row15|div32|FS|ALT_INV_Bo~0_combout\,
	datad => \row15|div30|FS|ALT_INV_Bo~0_combout\,
	datae => \row14|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row15|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row16|div32|FS|Bo~0_combout\);

-- Location: MLABCELL_X65_Y8_N39
\row15|div25|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div25|FS|Bo~3_combout\ = ( !\row15|div25|FS|Bo~2_combout\ & ( !\row15|div25|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row15|div25|FS|ALT_INV_Bo~0_combout\,
	dataf => \row15|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row15|div25|FS|Bo~3_combout\);

-- Location: LABCELL_X67_Y8_N6
\row15|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \REG_B|q\(26) & ( \row15|div25|FS|Bo~3_combout\ & ( !\row14|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- ((((!\row14|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(25))) # (\row15|div32|FS|Bo~1_combout\))) ) ) ) # ( !\REG_B|q\(26) & ( \row15|div25|FS|Bo~3_combout\ & ( 
-- !\row14|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ ((((!\REG_B|q\(25)) # (\row15|div32|FS|Bo~1_combout\)) # (\row14|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \REG_B|q\(26) & ( 
-- !\row15|div25|FS|Bo~3_combout\ & ( !\row14|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row14|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\row15|div32|FS|Bo~1_combout\) # 
-- (\REG_B|q\(25))))) ) ) ) # ( !\REG_B|q\(26) & ( !\row15|div25|FS|Bo~3_combout\ & ( !\row14|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ ((((\row14|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\REG_B|q\(25))) # (\row15|div32|FS|Bo~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011010000001111010010110000111100101101000011111101001000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row14|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(25),
	datac => \row14|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row15|div32|FS|ALT_INV_Bo~1_combout\,
	datae => \REG_B|ALT_INV_q\(26),
	dataf => \row15|div25|FS|ALT_INV_Bo~3_combout\,
	combout => \row15|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y8_N6
\row15|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row15|div27|FS|Bo~0_combout\ & ( !\row14|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(27)) # 
-- (\row15|div32|FS|Bo~1_combout\))) ) ) # ( !\row15|div27|FS|Bo~0_combout\ & ( !\row14|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(27)) # (\row15|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001011111101000000101111100001010111101010000101011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row15|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \REG_B|ALT_INV_q\(27),
	datad => \row14|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row15|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row15|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y7_N54
\row16|div30|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div30|FS|Bo~1_combout\ = ( \row15|div32|FS|Bo~1_combout\ & ( \row15|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & \row14|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row15|div32|FS|Bo~1_combout\ & ( 
-- \row15|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & (!\REG_B|q\(28) $ (\row14|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row15|div32|FS|Bo~1_combout\ & ( !\row15|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & 
-- \row14|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row15|div32|FS|Bo~1_combout\ & ( !\row15|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & (!\REG_B|q\(28) $ 
-- (!\row14|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100001001000000011000000110010000100100001000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datab => \REG_B|ALT_INV_q\(29),
	datac => \row14|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row15|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row15|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row16|div30|FS|Bo~1_combout\);

-- Location: LABCELL_X68_Y8_N0
\row15|div23|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div23|FS|Bo~0_combout\ = ( \row15|div22|FS|Bo~0_combout\ & ( (\REG_B|q\(22) & !\row14|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row15|div22|FS|Bo~0_combout\ & ( 
-- (!\row14|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(22),
	datad => \row14|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row15|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row15|div23|FS|Bo~0_combout\);

-- Location: LABCELL_X68_Y8_N3
\row16|div25|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div25|FS|Bo~0_combout\ = ( \row15|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(24) & !\row14|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row15|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(24) & (!\REG_B|q\(23) $ 
-- (!\row14|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row15|div23|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010010001000010001001000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \REG_B|ALT_INV_q\(24),
	datac => \row14|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row15|div23|FS|ALT_INV_Bo~0_combout\,
	dataf => \row15|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row16|div25|FS|Bo~0_combout\);

-- Location: LABCELL_X68_Y8_N42
\row15|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row15|div32|FS|Bo~1_combout\ & ( \row14|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row15|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(25) $ (!\row15|div25|FS|Bo~3_combout\ $ (!\row14|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(25),
	datac => \row15|div25|FS|ALT_INV_Bo~3_combout\,
	datad => \row14|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row15|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row15|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y7_N12
\row14|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row14|div32|FS|Bo~1_combout\ & ( \row14|div23|FS|Bo~0_combout\ & ( \row13|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row14|div32|FS|Bo~1_combout\ & ( \row14|div23|FS|Bo~0_combout\ & ( !\REG_B|q\(23) $ (\row13|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row14|div32|FS|Bo~1_combout\ & ( !\row14|div23|FS|Bo~0_combout\ & ( 
-- \row13|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row14|div32|FS|Bo~1_combout\ & ( !\row14|div23|FS|Bo~0_combout\ & ( !\REG_B|q\(23) $ 
-- (!\row13|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000000001111111111110000000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(23),
	datad => \row13|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row14|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row14|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row14|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y8_N36
\row15|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row15|div23|FS|Bo~0_combout\ & ( \row15|div32|FS|Bo~1_combout\ & ( \row14|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row15|div23|FS|Bo~0_combout\ & ( \row15|div32|FS|Bo~1_combout\ & ( \row14|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row15|div23|FS|Bo~0_combout\ & ( !\row15|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(24) $ 
-- (!\row14|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row14|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(23))))) ) ) ) # ( !\row15|div23|FS|Bo~0_combout\ & ( 
-- !\row15|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(24) $ (!\row14|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(23) & !\row14|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100100111100110000110110100100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \REG_B|ALT_INV_q\(24),
	datac => \row14|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row14|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row15|div23|FS|ALT_INV_Bo~0_combout\,
	dataf => \row15|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row15|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y8_N21
\row16|div25|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div25|FS|Bo~1_combout\ = ( \row15|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & \row14|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row15|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & (!\REG_B|q\(23) $ 
-- (!\row14|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row15|div23|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100010010001000010000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \REG_B|ALT_INV_q\(24),
	datac => \row14|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row15|div23|FS|ALT_INV_Bo~0_combout\,
	dataf => \row15|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row16|div25|FS|Bo~1_combout\);

-- Location: LABCELL_X67_Y7_N27
\row15|div20|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div20|FS|Bo~3_combout\ = ( !\row15|div20|FS|Bo~2_combout\ & ( !\row15|div20|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row15|div20|FS|ALT_INV_Bo~0_combout\,
	dataf => \row15|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row15|div20|FS|Bo~3_combout\);

-- Location: LABCELL_X67_Y7_N0
\row15|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row15|div32|FS|Bo~1_combout\ & ( \row15|div20|FS|Bo~3_combout\ & ( \row14|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row15|div32|FS|Bo~1_combout\ & ( \row15|div20|FS|Bo~3_combout\ & ( !\REG_B|q\(21) $ (!\row14|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(20) & 
-- !\row14|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( \row15|div32|FS|Bo~1_combout\ & ( !\row15|div20|FS|Bo~3_combout\ & ( \row14|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # 
-- ( !\row15|div32|FS|Bo~1_combout\ & ( !\row15|div20|FS|Bo~3_combout\ & ( !\REG_B|q\(21) $ (!\row14|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((!\row14|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010011001011001000000001111111101100101100110100000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(21),
	datab => \REG_B|ALT_INV_q\(20),
	datac => \row14|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row14|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row15|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row15|div20|FS|ALT_INV_Bo~3_combout\,
	combout => \row15|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y7_N33
\row15|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row15|div22|FS|Bo~0_combout\ & ( !\row14|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(22)) # 
-- (\row15|div32|FS|Bo~1_combout\))) ) ) # ( !\row15|div22|FS|Bo~0_combout\ & ( !\row14|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row15|div32|FS|Bo~1_combout\) # (\REG_B|q\(22)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101010101101001010101010101011010010101010101101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row14|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(22),
	datad => \row15|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row15|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row15|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y6_N3
\row14|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row14|div18|FS|Bo~0_combout\ & ( !\row13|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row14|div32|FS|Bo~1_combout\) # 
-- (\REG_B|q\(18)))) ) ) # ( !\row14|div18|FS|Bo~0_combout\ & ( !\row13|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(18)) # (\row14|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101000001111010110100000111110100101000011111010010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datac => \row13|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row14|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row14|div18|FS|ALT_INV_Bo~0_combout\,
	combout => \row14|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y6_N33
\row15|div18|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div18|FS|Bo~0_combout\ = ( \row15|div17|FS|Bo~0_combout\ & ( (!\row14|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(17)) ) ) # ( !\row15|div17|FS|Bo~0_combout\ & ( 
-- (!\row14|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row14|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(17),
	dataf => \row15|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row15|div18|FS|Bo~0_combout\);

-- Location: MLABCELL_X65_Y6_N48
\row15|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row14|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row15|div32|FS|Bo~1_combout\ & ( 
-- \row14|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row14|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row15|div32|FS|Bo~1_combout\ & ( 
-- \row14|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row14|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row15|div32|FS|Bo~1_combout\ & ( 
-- !\row14|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(19) $ (((\row15|div18|FS|Bo~0_combout\ & \REG_B|q\(18))))) ) ) ) # ( !\row14|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row15|div32|FS|Bo~1_combout\ & ( !\row14|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(19) $ (((\REG_B|q\(18)) # (\row15|div18|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110011001011001100110100101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row14|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(19),
	datac => \row15|div18|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(18),
	datae => \row14|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row15|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row15|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y7_N30
\row15|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row15|div20|FS|Bo~3_combout\ & ( !\row14|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(20)) # 
-- (\row15|div32|FS|Bo~1_combout\))) ) ) # ( !\row15|div20|FS|Bo~3_combout\ & ( !\row14|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row15|div32|FS|Bo~1_combout\) # (\REG_B|q\(20)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100001111110000110000111100111100000011110011110000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(20),
	datac => \row14|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row15|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row15|div20|FS|ALT_INV_Bo~3_combout\,
	combout => \row15|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y6_N30
\row16|div20|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div20|FS|Bo~0_combout\ = ( \row15|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & !\row14|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row15|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & (!\REG_B|q\(18) $ 
-- (!\row15|div18|FS|Bo~0_combout\ $ (!\row14|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010010001000010001001000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(19),
	datac => \row15|div18|FS|ALT_INV_Bo~0_combout\,
	datad => \row14|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row15|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row16|div20|FS|Bo~0_combout\);

-- Location: MLABCELL_X65_Y6_N18
\row15|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row15|div17|FS|Bo~0_combout\ & ( !\row14|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(17)) # 
-- (\row15|div32|FS|Bo~1_combout\))) ) ) # ( !\row15|div17|FS|Bo~0_combout\ & ( !\row14|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(17)) # (\row15|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001011111101000000101111100001010111101010000101011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row15|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \REG_B|ALT_INV_q\(17),
	datad => \row14|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row15|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row15|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y6_N3
\row15|div15|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div15|FS|Bo~3_combout\ = ( !\row15|div15|FS|Bo~2_combout\ & ( !\row15|div15|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row15|div15|FS|ALT_INV_Bo~0_combout\,
	dataf => \row15|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row15|div15|FS|Bo~3_combout\);

-- Location: LABCELL_X66_Y6_N18
\row15|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row15|div15|FS|Bo~3_combout\ & ( \row15|div32|FS|Bo~1_combout\ & ( \row14|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row15|div15|FS|Bo~3_combout\ & ( \row15|div32|FS|Bo~1_combout\ & ( \row14|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row15|div15|FS|Bo~3_combout\ & ( !\row15|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(16) $ 
-- (!\row14|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(15) & !\row14|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row15|div15|FS|Bo~3_combout\ & ( 
-- !\row15|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(16) $ (!\row14|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row14|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100011000111001011000111001110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(15),
	datab => \REG_B|ALT_INV_q\(16),
	datac => \row14|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row14|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row15|div15|FS|ALT_INV_Bo~3_combout\,
	dataf => \row15|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row15|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y6_N21
\row16|div20|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div20|FS|Bo~1_combout\ = ( \row15|div18|FS|Bo~0_combout\ & ( (!\REG_B|q\(19) & (!\row14|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(18)) # (\row15|div32|FS|Bo~1_combout\))))) ) ) # ( 
-- !\row15|div18|FS|Bo~0_combout\ & ( (!\REG_B|q\(19) & (!\row14|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(18)) # (\row15|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000011010000001000001101000010000000011100001000000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row15|div32|FS|ALT_INV_Bo~1_combout\,
	datab => \REG_B|ALT_INV_q\(18),
	datac => \REG_B|ALT_INV_q\(19),
	datad => \row14|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row15|div18|FS|ALT_INV_Bo~0_combout\,
	combout => \row16|div20|FS|Bo~1_combout\);

-- Location: LABCELL_X66_Y6_N48
\row15|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row15|div32|FS|Bo~1_combout\ & ( \row14|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row15|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(15) $ (!\row14|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row15|div15|FS|Bo~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(15),
	datac => \row14|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row15|div15|FS|ALT_INV_Bo~3_combout\,
	dataf => \row15|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row15|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y6_N45
\row14|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row14|div32|FS|Bo~1_combout\ & ( \row13|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row14|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(13) $ (!\row13|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row14|div13|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datac => \row13|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row14|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row14|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row14|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y10_N24
\row15|div13|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div13|FS|Bo~0_combout\ = ( \row14|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(12) & !\row15|div12|FS|Bo~0_combout\) ) ) # ( 
-- !\row14|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row15|div12|FS|Bo~0_combout\) # (\REG_B|q\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(12),
	datad => \row15|div12|FS|ALT_INV_Bo~0_combout\,
	dataf => \row14|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row15|div13|FS|Bo~0_combout\);

-- Location: LABCELL_X60_Y6_N30
\row15|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row15|div13|FS|Bo~0_combout\ & ( \row15|div32|FS|Bo~1_combout\ & ( \row14|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row15|div13|FS|Bo~0_combout\ & ( \row15|div32|FS|Bo~1_combout\ & ( \row14|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row15|div13|FS|Bo~0_combout\ & ( !\row15|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ 
-- (!\row14|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row14|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(13))))) ) ) ) # ( !\row15|div13|FS|Bo~0_combout\ & ( 
-- !\row15|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ (!\row14|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(13) & !\row14|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001110011100110001100011100100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(14),
	datac => \row14|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row14|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row15|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row15|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row15|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y6_N42
\row16|div15|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div15|FS|Bo~0_combout\ = ( \row15|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & !\row14|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row15|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (!\row15|div13|FS|Bo~0_combout\ $ (!\row14|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010010001000010001001000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(14),
	datac => \row15|div13|FS|ALT_INV_Bo~0_combout\,
	datad => \row14|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row15|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row16|div15|FS|Bo~0_combout\);

-- Location: LABCELL_X64_Y6_N45
\row16|div15|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div15|FS|Bo~1_combout\ = ( \row15|div32|FS|Bo~1_combout\ & ( (\row14|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(14)) ) ) # ( !\row15|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & 
-- (!\row14|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(13) $ (\row15|div13|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100100000000011010010000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row14|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row15|div13|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(14),
	dataf => \row15|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row16|div15|FS|Bo~1_combout\);

-- Location: LABCELL_X64_Y10_N48
\row15|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row15|div32|FS|Bo~1_combout\ & ( \row14|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row15|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(12) $ (!\row14|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row15|div12|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(12),
	datac => \row14|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row15|div12|FS|ALT_INV_Bo~0_combout\,
	dataf => \row15|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row15|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y10_N21
\row15|div10|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div10|FS|Bo~3_combout\ = ( !\row15|div10|FS|Bo~2_combout\ & ( !\row15|div10|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row15|div10|FS|ALT_INV_Bo~0_combout\,
	dataf => \row15|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row15|div10|FS|Bo~3_combout\);

-- Location: LABCELL_X68_Y10_N6
\row15|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row15|div10|FS|Bo~3_combout\ & ( \row15|div32|FS|Bo~1_combout\ & ( \row14|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row15|div10|FS|Bo~3_combout\ & ( \row15|div32|FS|Bo~1_combout\ & ( \row14|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row15|div10|FS|Bo~3_combout\ & ( !\row15|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(11) $ 
-- (!\row14|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(10) & !\row14|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row15|div10|FS|Bo~3_combout\ & ( 
-- !\row15|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(11) $ (!\row14|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row14|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101101001011010010101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(11),
	datab => \REG_B|ALT_INV_q\(10),
	datac => \row14|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row14|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row15|div10|FS|ALT_INV_Bo~3_combout\,
	dataf => \row15|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row15|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y8_N21
\row14|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row14|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row14|div32|FS|Bo~1_combout\ & ( \row13|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row14|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(8) $ (!\row13|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row14|div8|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datac => \row13|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row14|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row14|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row14|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y9_N57
\row15|div8|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div8|FS|Bo~0_combout\ = ( \row14|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(7) & !\row15|div7|FS|Bo~0_combout\) ) ) # ( !\row14|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ 
-- & ( (!\row15|div7|FS|Bo~0_combout\) # (\REG_B|q\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(7),
	datad => \row15|div7|FS|ALT_INV_Bo~0_combout\,
	dataf => \row14|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row15|div8|FS|Bo~0_combout\);

-- Location: MLABCELL_X65_Y9_N48
\row15|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row15|div8|FS|Bo~0_combout\ & ( \row15|div32|FS|Bo~1_combout\ & ( \row14|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row15|div8|FS|Bo~0_combout\ & ( \row15|div32|FS|Bo~1_combout\ & ( \row14|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row15|div8|FS|Bo~0_combout\ & ( !\row15|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ 
-- (!\row14|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row14|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(8))))) ) ) ) # ( !\row15|div8|FS|Bo~0_combout\ & ( 
-- !\row15|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ (!\row14|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(8) & !\row14|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100100111100110000110110100100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(9),
	datac => \row14|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row14|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row15|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row15|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row15|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y6_N48
\row16|div10|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div10|FS|Bo~0_combout\ = ( \row15|div8|FS|Bo~0_combout\ & ( \row15|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & !\row14|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row15|div8|FS|Bo~0_combout\ & ( 
-- \row15|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & !\row14|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row15|div8|FS|Bo~0_combout\ & ( !\row15|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (!\row14|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row15|div8|FS|Bo~0_combout\ & ( !\row15|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (\row14|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100100001000100100001001000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(9),
	datac => \row14|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row15|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row15|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row16|div10|FS|Bo~0_combout\);

-- Location: MLABCELL_X65_Y9_N57
\row15|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row15|div32|FS|Bo~1_combout\ & ( \row14|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row15|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(10) $ (!\row14|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row15|div10|FS|Bo~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datac => \row14|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row15|div10|FS|ALT_INV_Bo~3_combout\,
	dataf => \row15|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row15|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y9_N24
\row16|div10|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div10|FS|Bo~1_combout\ = ( \row15|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & \row14|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row15|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (!\row14|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row15|div8|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(9),
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row14|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row15|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row15|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row16|div10|FS|Bo~1_combout\);

-- Location: LABCELL_X64_Y9_N30
\row15|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row15|div32|FS|Bo~1_combout\ & ( \row14|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row15|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(7) $ (!\row14|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row15|div7|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(7),
	datac => \row14|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row15|div7|FS|ALT_INV_Bo~0_combout\,
	dataf => \row15|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row15|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y9_N33
\row15|div6|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div6|FS|Bo~0_combout\ = ( \row15|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(5) & \row14|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row15|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(5) & 
-- ((!\row15|div5|FS|Bo~0_combout\) # (\row14|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(5) & (!\row15|div5|FS|Bo~0_combout\ & \row14|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000011111010101000001111101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datac => \row15|div5|FS|ALT_INV_Bo~0_combout\,
	datad => \row14|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row15|div5|FS|ALT_INV_Bo~2_combout\,
	combout => \row15|div6|FS|Bo~0_combout\);

-- Location: LABCELL_X64_Y9_N48
\row15|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row15|div32|FS|Bo~1_combout\ & ( \row14|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row15|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(6) $ (!\row15|div6|FS|Bo~0_combout\ $ (!\row14|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(6),
	datac => \row15|div6|FS|ALT_INV_Bo~0_combout\,
	datad => \row14|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row15|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row15|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y6_N6
\row16|div7|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div7|FS|Bo~0_combout\ = ( \row15|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row16|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6)) # ((!\REG_B|q\(5) & 
-- \row15|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row15|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row16|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(5) & (!\REG_B|q\(6) & 
-- \row15|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \row15|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row16|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6)) # ((!\REG_B|q\(5) & 
-- ((!\row16|div5|FS|Bo~0_combout\) # (\row15|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(5) & (!\row16|div5|FS|Bo~0_combout\ & \row15|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) 
-- ) ) ) # ( !\row15|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row16|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & ((!\REG_B|q\(5) & ((!\row16|div5|FS|Bo~0_combout\) # 
-- (\row15|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(5) & (!\row16|div5|FS|Bo~0_combout\ & \row15|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011001000111011001111111000000000100010001100110011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datab => \REG_B|ALT_INV_q\(6),
	datac => \row16|div5|FS|ALT_INV_Bo~0_combout\,
	datad => \row15|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row15|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row16|div5|FS|ALT_INV_Bo~2_combout\,
	combout => \row16|div7|FS|Bo~0_combout\);

-- Location: LABCELL_X67_Y6_N24
\row16|div10|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div10|FS|Bo~2_combout\ = ( \row15|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row16|div7|FS|Bo~0_combout\ & ( (\REG_B|q\(8) & (!\row16|div10|FS|Bo~1_combout\ & 
-- !\row15|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row15|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row16|div7|FS|Bo~0_combout\ & ( (!\row16|div10|FS|Bo~1_combout\ & 
-- ((!\REG_B|q\(8) & (\REG_B|q\(7) & !\row15|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(8) & ((!\row15|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7)))))) ) ) ) # ( 
-- \row15|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row16|div7|FS|Bo~0_combout\ & ( (!\row16|div10|FS|Bo~1_combout\ & ((!\REG_B|q\(8) & (\REG_B|q\(7) & 
-- !\row15|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(8) & ((!\row15|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7)))))) ) ) ) # ( 
-- !\row15|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row16|div7|FS|Bo~0_combout\ & ( (!\row16|div10|FS|Bo~1_combout\ & ((!\row15|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001010000011100000001000001110000000100000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(7),
	datac => \row16|div10|FS|ALT_INV_Bo~1_combout\,
	datad => \row15|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row15|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row16|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row16|div10|FS|Bo~2_combout\);

-- Location: LABCELL_X67_Y6_N18
\row16|div12|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div12|FS|Bo~0_combout\ = ( \row15|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row16|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11)) # ((!\REG_B|q\(10) & 
-- \row15|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row15|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row16|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & (!\REG_B|q\(10) & 
-- \row15|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \row15|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row16|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11)) # ((!\REG_B|q\(10) & 
-- ((!\row16|div10|FS|Bo~0_combout\) # (\row15|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(10) & (\row15|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row16|div10|FS|Bo~0_combout\))) ) ) ) # ( !\row15|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row16|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & ((!\REG_B|q\(10) & ((!\row16|div10|FS|Bo~0_combout\) # 
-- (\row15|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(10) & (\row15|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row16|div10|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101000001000111011111010111000001000000010001010111010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(11),
	datab => \REG_B|ALT_INV_q\(10),
	datac => \row15|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row16|div10|FS|ALT_INV_Bo~0_combout\,
	datae => \row15|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row16|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row16|div12|FS|Bo~0_combout\);

-- Location: LABCELL_X67_Y6_N48
\row16|div15|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div15|FS|Bo~2_combout\ = ( \row15|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row16|div12|FS|Bo~0_combout\ & ( (\REG_B|q\(13) & (!\row16|div15|FS|Bo~1_combout\ & 
-- !\row15|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row15|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row16|div12|FS|Bo~0_combout\ & ( (!\row16|div15|FS|Bo~1_combout\ & 
-- ((!\REG_B|q\(13) & (\REG_B|q\(12) & !\row15|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(13) & ((!\row15|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12)))))) ) ) ) # 
-- ( \row15|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row16|div12|FS|Bo~0_combout\ & ( (!\row16|div15|FS|Bo~1_combout\ & ((!\REG_B|q\(13) & (\REG_B|q\(12) & 
-- !\row15|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(13) & ((!\row15|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12)))))) ) ) ) # ( 
-- !\row15|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row16|div12|FS|Bo~0_combout\ & ( (!\row16|div15|FS|Bo~1_combout\ & ((!\row15|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001010000011100000001000001110000000100000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(12),
	datac => \row16|div15|FS|ALT_INV_Bo~1_combout\,
	datad => \row15|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row15|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row16|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row16|div15|FS|Bo~2_combout\);

-- Location: LABCELL_X67_Y6_N0
\row16|div17|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div17|FS|Bo~0_combout\ = ( \row16|div15|FS|Bo~0_combout\ & ( \row16|div15|FS|Bo~2_combout\ & ( (!\row15|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(15) & (!\REG_B|q\(16) & 
-- \row15|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\row15|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(16)) # ((!\REG_B|q\(15) & 
-- \row15|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row16|div15|FS|Bo~0_combout\ & ( \row16|div15|FS|Bo~2_combout\ & ( (!\row15|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (!\REG_B|q\(15) & (!\REG_B|q\(16) & \row15|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\row15|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(16)) # ((!\REG_B|q\(15) & 
-- \row15|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( \row16|div15|FS|Bo~0_combout\ & ( !\row16|div15|FS|Bo~2_combout\ & ( (!\row15|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (!\REG_B|q\(15) & (!\REG_B|q\(16) & \row15|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\row15|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(16)) # ((!\REG_B|q\(15) & 
-- \row15|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row16|div15|FS|Bo~0_combout\ & ( !\row16|div15|FS|Bo~2_combout\ & ( (!\row15|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (!\REG_B|q\(16) & ((!\REG_B|q\(15)) # (\row15|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\row15|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(15)) # ((!\REG_B|q\(16)) # 
-- (\row15|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011001011110011001100001011001000110000101100100011000010110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(15),
	datab => \row15|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(16),
	datad => \row15|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row16|div15|FS|ALT_INV_Bo~0_combout\,
	dataf => \row16|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row16|div17|FS|Bo~0_combout\);

-- Location: LABCELL_X68_Y8_N6
\row16|div20|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div20|FS|Bo~2_combout\ = ( !\row16|div20|FS|Bo~1_combout\ & ( \row16|div17|FS|Bo~0_combout\ & ( (!\REG_B|q\(18) & (\REG_B|q\(17) & (!\row15|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row15|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(18) & ((!\row15|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(17) & 
-- !\row15|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row16|div20|FS|Bo~1_combout\ & ( !\row16|div17|FS|Bo~0_combout\ & ( (!\REG_B|q\(18) & 
-- (!\row15|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row15|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17))))) # (\REG_B|q\(18) & 
-- (((!\row15|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row15|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001101110001000000000000000001110001001100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(17),
	datab => \REG_B|ALT_INV_q\(18),
	datac => \row15|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row15|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row16|div20|FS|ALT_INV_Bo~1_combout\,
	dataf => \row16|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row16|div20|FS|Bo~2_combout\);

-- Location: LABCELL_X68_Y8_N12
\row16|div22|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div22|FS|Bo~0_combout\ = ( \row16|div20|FS|Bo~0_combout\ & ( \row16|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & (((!\REG_B|q\(20) & \row15|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\row15|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(21) & (!\REG_B|q\(20) & (\row15|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row15|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row16|div20|FS|Bo~0_combout\ & ( \row16|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & (((!\REG_B|q\(20) & 
-- \row15|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row15|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(21) & (!\REG_B|q\(20) & 
-- (\row15|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row15|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row16|div20|FS|Bo~0_combout\ & ( !\row16|div20|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(21) & (((!\REG_B|q\(20) & \row15|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row15|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(21) & (!\REG_B|q\(20) & 
-- (\row15|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row15|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row16|div20|FS|Bo~0_combout\ & ( !\row16|div20|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(21) & ((!\REG_B|q\(20)) # ((\row15|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row15|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(21) & 
-- (\row15|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(20)) # (\row15|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110011101111000010001100111000001000110011100000100011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datab => \REG_B|ALT_INV_q\(21),
	datac => \row15|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row15|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row16|div20|FS|ALT_INV_Bo~0_combout\,
	dataf => \row16|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row16|div22|FS|Bo~0_combout\);

-- Location: LABCELL_X68_Y8_N24
\row16|div25|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div25|FS|Bo~2_combout\ = ( \row15|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row16|div22|FS|Bo~0_combout\ & ( (!\row16|div25|FS|Bo~1_combout\ & (\REG_B|q\(22) & 
-- (!\row15|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(23)))) ) ) ) # ( !\row15|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row16|div22|FS|Bo~0_combout\ & ( 
-- (!\row16|div25|FS|Bo~1_combout\ & (((\REG_B|q\(22) & !\row15|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(23)))) ) ) ) # ( \row15|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row16|div22|FS|Bo~0_combout\ & ( (!\row16|div25|FS|Bo~1_combout\ & (\REG_B|q\(23) & ((!\row15|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22))))) ) ) ) # ( 
-- !\row15|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row16|div22|FS|Bo~0_combout\ & ( (!\row16|div25|FS|Bo~1_combout\ & (((!\row15|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(23))) # (\REG_B|q\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001010101010000000001010001000100000101010100000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row16|div25|FS|ALT_INV_Bo~1_combout\,
	datab => \REG_B|ALT_INV_q\(22),
	datac => \row15|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(23),
	datae => \row15|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row16|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row16|div25|FS|Bo~2_combout\);

-- Location: LABCELL_X68_Y8_N48
\row16|div27|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div27|FS|Bo~0_combout\ = ( \row15|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row16|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(25) & ((!\REG_B|q\(26)) # 
-- (\row15|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(25) & (!\REG_B|q\(26) & \row15|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row15|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row16|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & \row15|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row15|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row16|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & ((!\REG_B|q\(25)) # ((!\row16|div25|FS|Bo~0_combout\) # 
-- (\row15|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(26) & (\row15|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(25)) # (!\row16|div25|FS|Bo~0_combout\)))) ) ) ) # 
-- ( !\row15|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row16|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & (((!\REG_B|q\(25) & !\row16|div25|FS|Bo~0_combout\)) # 
-- (\row15|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & (!\REG_B|q\(25) & (!\row16|div25|FS|Bo~0_combout\ & \row15|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011101100110010001111111000000000110011001000100011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(25),
	datab => \REG_B|ALT_INV_q\(26),
	datac => \row16|div25|FS|ALT_INV_Bo~0_combout\,
	datad => \row15|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row15|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row16|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row16|div27|FS|Bo~0_combout\);

-- Location: LABCELL_X66_Y8_N30
\row16|div30|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div30|FS|Bo~2_combout\ = ( !\row16|div30|FS|Bo~1_combout\ & ( \row16|div27|FS|Bo~0_combout\ & ( (!\REG_B|q\(28) & (\REG_B|q\(27) & (!\row15|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row15|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(28) & ((!\row15|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(27) & 
-- !\row15|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row16|div30|FS|Bo~1_combout\ & ( !\row16|div27|FS|Bo~0_combout\ & ( (!\REG_B|q\(28) & 
-- (!\row15|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row15|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27))))) # (\REG_B|q\(28) & 
-- (((!\row15|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row15|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(27)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011100110001000000000000000001110011000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(27),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row15|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row15|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row16|div30|FS|ALT_INV_Bo~1_combout\,
	dataf => \row16|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row16|div30|FS|Bo~2_combout\);

-- Location: LABCELL_X66_Y8_N18
\row16|div32|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div32|FS|Bo~1_combout\ = ( \row16|div32|FS|Bo~0_combout\ & ( \row16|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & (!\REG_B|q\(31) & \row15|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row16|div32|FS|Bo~0_combout\ & ( \row16|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31)) # ((!\REG_B|q\(30) & \row15|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \row16|div32|FS|Bo~0_combout\ & ( 
-- !\row16|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\REG_B|q\(30) & ((!\row16|div30|FS|Bo~0_combout\) # (\row15|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(30) & 
-- (\row15|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row16|div30|FS|Bo~0_combout\)))) ) ) ) # ( !\row16|div32|FS|Bo~0_combout\ & ( !\row16|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31)) # ((!\REG_B|q\(30) & 
-- ((!\row16|div30|FS|Bo~0_combout\) # (\row15|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(30) & (\row15|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row16|div30|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111111001110100011000000100011001110110011100000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datab => \REG_B|ALT_INV_q\(31),
	datac => \row15|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row16|div30|FS|ALT_INV_Bo~0_combout\,
	datae => \row16|div32|FS|ALT_INV_Bo~0_combout\,
	dataf => \row16|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row16|div32|FS|Bo~1_combout\);

-- Location: LABCELL_X70_Y8_N12
\row16|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row16|div32|FS|Bo~1_combout\ & ( \row15|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row16|div32|FS|Bo~1_combout\ & ( 
-- !\row15|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(6) $ (!\row16|div6|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row15|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(6),
	datad => \row16|div6|FS|ALT_INV_Bo~0_combout\,
	dataf => \row16|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row16|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y8_N24
\row16|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row16|div32|FS|Bo~1_combout\ & ( \row15|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row16|div32|FS|Bo~1_combout\ & ( 
-- !\row15|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(5) $ (((\row16|div5|FS|Bo~0_combout\) # (\row16|div5|FS|Bo~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110011001011010011001100101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row15|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(5),
	datac => \row16|div5|FS|ALT_INV_Bo~2_combout\,
	datad => \row16|div5|FS|ALT_INV_Bo~0_combout\,
	dataf => \row16|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row16|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y6_N57
\row16|div3|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div3|FS|Bo~0_combout\ = ( \row15|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\row16|div2|FS|Bo~0_combout\ & \REG_B|q\(2)) ) ) # ( !\row15|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ( (\REG_B|q\(2)) # (\row16|div2|FS|Bo~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row16|div2|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(2),
	dataf => \row15|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row16|div3|FS|Bo~0_combout\);

-- Location: MLABCELL_X65_Y8_N36
\row17|div5|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div5|FS|Bo~0_combout\ = ( \row16|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & !\row15|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row16|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row15|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row16|div3|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010010001000010001001000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datac => \row15|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row16|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row16|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row17|div5|FS|Bo~0_combout\);

-- Location: LABCELL_X64_Y8_N51
\row15|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row15|div32|FS|Bo~1_combout\ & ( \row14|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row15|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(3) $ (!\row14|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row15|div3|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datac => \row14|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row15|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row15|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row15|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y8_N30
\row16|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row16|div3|FS|Bo~0_combout\ & ( \row16|div32|FS|Bo~1_combout\ & ( \row15|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row16|div3|FS|Bo~0_combout\ & ( \row16|div32|FS|Bo~1_combout\ & ( \row15|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row16|div3|FS|Bo~0_combout\ & ( !\row16|div32|FS|Bo~1_combout\ & ( 
-- !\row15|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(4) $ (((!\row15|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(3))))) ) ) ) # ( !\row16|div3|FS|Bo~0_combout\ & ( 
-- !\row16|div32|FS|Bo~1_combout\ & ( !\row15|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(4) $ (((\REG_B|q\(3) & !\row15|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010110011010101001100101100101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row15|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row15|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(4),
	datae => \row16|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row16|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row16|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y8_N48
\row17|div5|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div5|FS|Bo~1_combout\ = ( \row16|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & \row15|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row16|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row16|div3|FS|Bo~0_combout\ $ (\row15|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100010010001000010000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datac => \row16|div3|FS|ALT_INV_Bo~0_combout\,
	datad => \row15|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row16|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row17|div5|FS|Bo~1_combout\);

-- Location: MLABCELL_X65_Y8_N12
\row16|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row15|div32|FS|Bo~1_combout\ & ( \row16|div32|FS|Bo~1_combout\ & ( \REG_A|q\(17) ) ) ) # ( !\row15|div32|FS|Bo~1_combout\ & ( \row16|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(0) $ (!\REG_A|q\(17)) ) ) ) # ( \row15|div32|FS|Bo~1_combout\ & ( !\row16|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(1) $ (!\REG_A|q\(17) $ (((\REG_B|q\(0) & !\REG_A|q\(16))))) ) ) ) # ( !\row15|div32|FS|Bo~1_combout\ & ( 
-- !\row16|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(1) $ (!\REG_A|q\(17) $ (((\REG_B|q\(0) & \REG_A|q\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011010101001011001011001101000110011110011000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(1),
	datab => \REG_B|ALT_INV_q\(0),
	datac => \REG_A|ALT_INV_q\(16),
	datad => \REG_A|ALT_INV_q\(17),
	datae => \row15|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row16|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row16|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y8_N0
\row16|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row16|div32|FS|Bo~1_combout\ & ( \row15|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row16|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(2) $ (!\row15|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row16|div2|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(2),
	datac => \row15|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row16|div2|FS|ALT_INV_Bo~0_combout\,
	dataf => \row16|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row16|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: IOIBUF_X52_Y0_N1
\Ain[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(15),
	o => \Ain[15]~input_o\);

-- Location: FF_X65_Y8_N5
\REG_A|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[15]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(15));

-- Location: MLABCELL_X65_Y8_N42
\row17|div2|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div2|FS|Bo~0_combout\ = ( \row16|div32|FS|Bo~1_combout\ & ( (!\REG_A|q\(16) & (((\REG_B|q\(0) & !\REG_A|q\(15))) # (\REG_B|q\(1)))) # (\REG_A|q\(16) & (\REG_B|q\(0) & (!\REG_A|q\(15) & \REG_B|q\(1)))) ) ) # ( !\row16|div32|FS|Bo~1_combout\ & ( 
-- (!\REG_A|q\(16) & (\REG_B|q\(1) & ((!\REG_B|q\(0)) # (!\REG_A|q\(15))))) # (\REG_A|q\(16) & (\REG_B|q\(0) & ((!\REG_A|q\(15)) # (\REG_B|q\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010111001000100001011100100100000101110100010000010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(16),
	datab => \REG_B|ALT_INV_q\(0),
	datac => \REG_A|ALT_INV_q\(15),
	datad => \REG_B|ALT_INV_q\(1),
	dataf => \row16|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row17|div2|FS|Bo~0_combout\);

-- Location: LABCELL_X71_Y8_N30
\row17|div5|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div5|FS|Bo~2_combout\ = ( \row16|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row17|div2|FS|Bo~0_combout\ & ( (\REG_B|q\(3) & (!\row17|div5|FS|Bo~1_combout\ & 
-- ((!\row16|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(2))))) ) ) ) # ( !\row16|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row17|div2|FS|Bo~0_combout\ & ( 
-- (!\row17|div5|FS|Bo~1_combout\ & (((!\row16|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(3))) # (\REG_B|q\(2)))) ) ) ) # ( \row16|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row17|div2|FS|Bo~0_combout\ & ( (\REG_B|q\(2) & (\REG_B|q\(3) & (!\row17|div5|FS|Bo~1_combout\ & !\row16|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( 
-- !\row16|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row17|div2|FS|Bo~0_combout\ & ( (!\row17|div5|FS|Bo~1_combout\ & (((\REG_B|q\(2) & !\row16|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) 
-- # (\REG_B|q\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000000110000000100000000000011110000011100000011000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(2),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row17|div5|FS|ALT_INV_Bo~1_combout\,
	datad => \row16|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row16|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row17|div2|FS|ALT_INV_Bo~0_combout\,
	combout => \row17|div5|FS|Bo~2_combout\);

-- Location: LABCELL_X70_Y8_N42
\row17|div7|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div7|FS|Bo~0_combout\ = ( \row16|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row17|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & ((!\REG_B|q\(5)) # 
-- (\row16|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(6) & (!\REG_B|q\(5) & \row16|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row16|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row17|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & \row16|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row16|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row17|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & ((!\REG_B|q\(5)) # ((!\row17|div5|FS|Bo~0_combout\) # 
-- (\row16|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(6) & (\row16|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(5)) # (!\row17|div5|FS|Bo~0_combout\)))) ) ) ) # ( 
-- !\row16|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row17|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & (((!\REG_B|q\(5) & !\row17|div5|FS|Bo~0_combout\)) # 
-- (\row16|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(6) & (!\REG_B|q\(5) & (\row16|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row17|div5|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111000001010101011111000111000001010000010101000111010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(6),
	datab => \REG_B|ALT_INV_q\(5),
	datac => \row16|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row17|div5|FS|ALT_INV_Bo~0_combout\,
	datae => \row16|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row17|div5|FS|ALT_INV_Bo~2_combout\,
	combout => \row17|div7|FS|Bo~0_combout\);

-- Location: LABCELL_X70_Y8_N6
\row17|div8|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div8|FS|Bo~0_combout\ = ( \row17|div7|FS|Bo~0_combout\ & ( (\REG_B|q\(7) & !\row16|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row17|div7|FS|Bo~0_combout\ & ( 
-- (!\row16|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(7),
	datad => \row16|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row17|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row17|div8|FS|Bo~0_combout\);

-- Location: MLABCELL_X65_Y10_N30
\row16|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row16|div32|FS|Bo~1_combout\ & ( \row15|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row16|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(7) $ (!\row15|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row16|div7|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(7),
	datac => \row15|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row16|div7|FS|ALT_INV_Bo~0_combout\,
	dataf => \row16|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row16|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y8_N51
\row16|div28|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div28|FS|Bo~0_combout\ = ( \row15|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row16|div27|FS|Bo~0_combout\ & \REG_B|q\(27)) ) ) # ( 
-- !\row15|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row16|div27|FS|Bo~0_combout\) # (\REG_B|q\(27)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row16|div27|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(27),
	dataf => \row15|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row16|div28|FS|Bo~0_combout\);

-- Location: LABCELL_X68_Y7_N24
\row15|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row15|div32|FS|Bo~1_combout\ & ( \row15|div28|FS|Bo~0_combout\ & ( \row14|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row15|div32|FS|Bo~1_combout\ & ( \row15|div28|FS|Bo~0_combout\ & ( !\REG_B|q\(28) $ (\row14|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row15|div32|FS|Bo~1_combout\ & ( !\row15|div28|FS|Bo~0_combout\ & ( 
-- \row14|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row15|div32|FS|Bo~1_combout\ & ( !\row15|div28|FS|Bo~0_combout\ & ( !\REG_B|q\(28) $ 
-- (!\row14|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000000001111111111110000000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(28),
	datad => \row14|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row15|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row15|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row15|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y8_N24
\row16|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row15|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row16|div32|FS|Bo~1_combout\ & ( 
-- \row15|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row15|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row16|div32|FS|Bo~1_combout\ & ( 
-- \row15|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row15|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row16|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(29) $ 
-- (!\row15|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(28) & \row16|div28|FS|Bo~0_combout\)))) ) ) ) # ( !\row15|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row16|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(29) $ (!\row15|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row16|div28|FS|Bo~0_combout\) # (\REG_B|q\(28))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110101010010101010101101010100100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row16|div28|FS|ALT_INV_Bo~0_combout\,
	datad => \row15|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row15|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row16|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row16|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y8_N42
\row17|div32|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div32|FS|Bo~0_combout\ = ( \row16|div32|FS|Bo~0_combout\ & ( \row16|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & (\REG_B|q\(31) & \row15|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(30) & 
-- ((!\row15|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row16|div32|FS|Bo~0_combout\ & ( \row16|div30|FS|Bo~2_combout\ & ( (!\row15|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ((!\REG_B|q\(31)) # (\REG_B|q\(30)))) ) ) ) # ( \row16|div32|FS|Bo~0_combout\ & ( !\row16|div30|FS|Bo~2_combout\ & ( (!\row15|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(30) $ 
-- (((\row16|div30|FS|Bo~0_combout\))))) # (\row15|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\REG_B|q\(31) & (!\REG_B|q\(30) $ (!\row16|div30|FS|Bo~0_combout\)))) ) ) ) # ( !\row16|div32|FS|Bo~0_combout\ & ( 
-- !\row16|div30|FS|Bo~2_combout\ & ( (!\row15|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(31)) # (!\REG_B|q\(30) $ (\row16|div30|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011010000101000010101001011010000110100000101001001010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datab => \REG_B|ALT_INV_q\(31),
	datac => \row15|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row16|div30|FS|ALT_INV_Bo~0_combout\,
	datae => \row16|div32|FS|ALT_INV_Bo~0_combout\,
	dataf => \row16|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row17|div32|FS|Bo~0_combout\);

-- Location: LABCELL_X67_Y8_N54
\row17|div30|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div30|FS|Bo~0_combout\ = ( \row16|div28|FS|Bo~0_combout\ & ( (\REG_B|q\(29) & (!\row15|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(28) & !\row16|div32|FS|Bo~1_combout\))))) ) ) # ( 
-- !\row16|div28|FS|Bo~0_combout\ & ( (\REG_B|q\(29) & (!\row15|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(28) & !\row16|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100000100000010110000010000000111000010000000011100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datab => \row16|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \REG_B|ALT_INV_q\(29),
	datad => \row15|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row16|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row17|div30|FS|Bo~0_combout\);

-- Location: LABCELL_X67_Y8_N3
\row16|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row16|div27|FS|Bo~0_combout\ & ( !\row15|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(27)) # 
-- (\row16|div32|FS|Bo~1_combout\))) ) ) # ( !\row16|div27|FS|Bo~0_combout\ & ( !\row15|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(27)) # (\row16|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100001111110000110000111100001111110000110000111111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row16|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \row15|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(27),
	dataf => \row16|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row16|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y8_N15
\row17|div30|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div30|FS|Bo~1_combout\ = ( \row16|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & (!\row15|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(28)) # (\row16|div32|FS|Bo~1_combout\))))) ) ) # ( 
-- !\row16|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & (!\row15|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(28)) # (\row16|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010100010000010001010001010000000001010101000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datab => \row16|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \REG_B|ALT_INV_q\(28),
	datad => \row15|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row16|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row17|div30|FS|Bo~1_combout\);

-- Location: LABCELL_X68_Y8_N18
\row16|div25|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div25|FS|Bo~3_combout\ = ( !\row16|div25|FS|Bo~2_combout\ & ( !\row16|div25|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row16|div25|FS|ALT_INV_Bo~0_combout\,
	dataf => \row16|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row16|div25|FS|Bo~3_combout\);

-- Location: LABCELL_X68_Y8_N54
\row16|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row16|div32|FS|Bo~1_combout\ & ( \row16|div25|FS|Bo~3_combout\ & ( \row15|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row16|div32|FS|Bo~1_combout\ & ( \row16|div25|FS|Bo~3_combout\ & ( !\REG_B|q\(26) $ (!\row15|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(25) & 
-- !\row15|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( \row16|div32|FS|Bo~1_combout\ & ( !\row16|div25|FS|Bo~3_combout\ & ( \row15|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # 
-- ( !\row16|div32|FS|Bo~1_combout\ & ( !\row16|div25|FS|Bo~3_combout\ & ( !\REG_B|q\(26) $ (!\row15|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((!\row15|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100011000111001000000001111111101100011100111000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(25),
	datab => \REG_B|ALT_INV_q\(26),
	datac => \row15|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row15|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row16|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row16|div25|FS|ALT_INV_Bo~3_combout\,
	combout => \row16|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y7_N6
\row16|div23|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div23|FS|Bo~0_combout\ = ( \row16|div22|FS|Bo~0_combout\ & ( (!\row15|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(22)) ) ) # ( !\row16|div22|FS|Bo~0_combout\ & ( 
-- (!\row15|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row15|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(22),
	dataf => \row16|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row16|div23|FS|Bo~0_combout\);

-- Location: LABCELL_X67_Y7_N24
\row17|div25|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div25|FS|Bo~0_combout\ = ( \row16|div23|FS|Bo~0_combout\ & ( (\REG_B|q\(24) & (!\row15|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(23) & !\row16|div32|FS|Bo~1_combout\))))) ) ) # ( 
-- !\row16|div23|FS|Bo~0_combout\ & ( (\REG_B|q\(24) & (!\row15|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(23) & !\row16|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000101010000010000010101000000010100010100000001010001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row15|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row16|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row16|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row17|div25|FS|Bo~0_combout\);

-- Location: LABCELL_X67_Y8_N12
\row16|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row16|div25|FS|Bo~3_combout\ & ( !\row15|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(25)) # 
-- (\row16|div32|FS|Bo~1_combout\))) ) ) # ( !\row16|div25|FS|Bo~3_combout\ & ( !\row15|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(25)) # (\row16|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000111111110000000011111100001100111100110000110011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row16|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \REG_B|ALT_INV_q\(25),
	datad => \row15|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row16|div25|FS|ALT_INV_Bo~3_combout\,
	combout => \row16|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y7_N42
\row15|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row15|div23|FS|Bo~0_combout\ & ( !\row14|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row15|div32|FS|Bo~1_combout\) # 
-- (\REG_B|q\(23)))) ) ) # ( !\row15|div23|FS|Bo~0_combout\ & ( !\row14|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(23)) # (\row15|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000001111001111000000111111000011000011111100001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row14|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row15|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row15|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row15|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y7_N36
\row16|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row16|div32|FS|Bo~1_combout\ & ( \row16|div23|FS|Bo~0_combout\ & ( \row15|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row16|div32|FS|Bo~1_combout\ & ( \row16|div23|FS|Bo~0_combout\ & ( !\REG_B|q\(24) $ (!\row15|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((!\row15|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(23))))) ) ) ) # ( \row16|div32|FS|Bo~1_combout\ & ( !\row16|div23|FS|Bo~0_combout\ & ( 
-- \row15|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row16|div32|FS|Bo~1_combout\ & ( !\row16|div23|FS|Bo~0_combout\ & ( !\REG_B|q\(24) $ 
-- (!\row15|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(23) & !\row15|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010110011010000000001111111110100110010110010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row15|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row15|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row16|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row16|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row16|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y9_N51
\row16|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row16|div22|FS|Bo~0_combout\ & ( !\row15|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(22)) # 
-- (\row16|div32|FS|Bo~1_combout\))) ) ) # ( !\row16|div22|FS|Bo~0_combout\ & ( !\row15|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(22)) # (\row16|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100001111101001010000111100001111101001010000111110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row16|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \row15|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(22),
	dataf => \row16|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row16|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y9_N39
\row16|div20|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div20|FS|Bo~3_combout\ = ( !\row16|div20|FS|Bo~0_combout\ & ( !\row16|div20|FS|Bo~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row16|div20|FS|ALT_INV_Bo~2_combout\,
	dataf => \row16|div20|FS|ALT_INV_Bo~0_combout\,
	combout => \row16|div20|FS|Bo~3_combout\);

-- Location: LABCELL_X66_Y9_N42
\row16|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row16|div32|FS|Bo~1_combout\ & ( \row16|div20|FS|Bo~3_combout\ & ( \row15|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row16|div32|FS|Bo~1_combout\ & ( \row16|div20|FS|Bo~3_combout\ & ( !\REG_B|q\(21) $ (!\row15|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((!\row15|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(20))))) ) ) ) # ( \row16|div32|FS|Bo~1_combout\ & ( !\row16|div20|FS|Bo~3_combout\ & ( 
-- \row15|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row16|div32|FS|Bo~1_combout\ & ( !\row16|div20|FS|Bo~3_combout\ & ( !\REG_B|q\(21) $ 
-- (!\row15|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row15|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001101001100101000000001111111101011001101001100000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(21),
	datab => \row15|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(20),
	datad => \row15|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row16|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row16|div20|FS|ALT_INV_Bo~3_combout\,
	combout => \row16|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y7_N9
\row17|div25|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div25|FS|Bo~1_combout\ = ( \row16|div32|FS|Bo~1_combout\ & ( (\row15|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(24)) ) ) # ( !\row16|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & 
-- (!\row15|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row16|div23|FS|Bo~0_combout\ $ (\REG_B|q\(23))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100010010001000010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row15|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(24),
	datac => \row16|div23|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(23),
	dataf => \row16|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row17|div25|FS|Bo~1_combout\);

-- Location: LABCELL_X66_Y9_N6
\row16|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row16|div20|FS|Bo~3_combout\ & ( !\row15|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(20)) # 
-- (\row16|div32|FS|Bo~1_combout\))) ) ) # ( !\row16|div20|FS|Bo~3_combout\ & ( !\row15|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row16|div32|FS|Bo~1_combout\) # (\REG_B|q\(20)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100110011110000110011001100111100001100110011110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row15|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(20),
	datad => \row16|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row16|div20|FS|ALT_INV_Bo~3_combout\,
	combout => \row16|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y6_N33
\row16|div18|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div18|FS|Bo~0_combout\ = ( \row15|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(17) & !\row16|div17|FS|Bo~0_combout\) ) ) # ( 
-- !\row15|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row16|div17|FS|Bo~0_combout\) # (\REG_B|q\(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(17),
	datad => \row16|div17|FS|ALT_INV_Bo~0_combout\,
	dataf => \row15|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row16|div18|FS|Bo~0_combout\);

-- Location: LABCELL_X67_Y9_N42
\row17|div20|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div20|FS|Bo~0_combout\ = ( \row16|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & !\row15|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row16|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & 
-- (!\row15|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row16|div18|FS|Bo~0_combout\ $ (!\REG_B|q\(18))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(19),
	datab => \row15|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row16|div18|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(18),
	dataf => \row16|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row17|div20|FS|Bo~0_combout\);

-- Location: MLABCELL_X65_Y6_N15
\row15|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row15|div32|FS|Bo~1_combout\ & ( \row14|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row15|div32|FS|Bo~1_combout\ & ( 
-- !\row15|div18|FS|Bo~0_combout\ $ (!\REG_B|q\(18) $ (\row14|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row15|div18|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(18),
	datad => \row14|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row15|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row15|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y8_N30
\row16|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row15|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row16|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row15|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row16|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(19) $ (((!\REG_B|q\(18) & (\row16|div18|FS|Bo~0_combout\ & 
-- !\row15|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(18) & ((!\row15|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row16|div18|FS|Bo~0_combout\))))) ) ) ) # ( 
-- !\row15|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row16|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(19) $ (((!\REG_B|q\(18) & ((!\row16|div18|FS|Bo~0_combout\) # 
-- (\row15|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(18) & (!\row16|div18|FS|Bo~0_combout\ & \row15|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110110000110110100100111100100100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(19),
	datac => \row16|div18|FS|ALT_INV_Bo~0_combout\,
	datad => \row15|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row15|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row16|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row16|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y9_N48
\row17|div20|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div20|FS|Bo~1_combout\ = ( \row16|div18|FS|Bo~0_combout\ & ( (!\REG_B|q\(19) & (!\row15|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(18)) # (\row16|div32|FS|Bo~1_combout\))))) ) ) # ( 
-- !\row16|div18|FS|Bo~0_combout\ & ( (!\REG_B|q\(19) & (!\row15|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(18)) # (\row16|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100011000100000010001100010010000000010011001000000001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row16|div32|FS|ALT_INV_Bo~1_combout\,
	datab => \REG_B|ALT_INV_q\(19),
	datac => \REG_B|ALT_INV_q\(18),
	datad => \row15|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row16|div18|FS|ALT_INV_Bo~0_combout\,
	combout => \row17|div20|FS|Bo~1_combout\);

-- Location: LABCELL_X67_Y6_N36
\row16|div16|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div16|FS|Bo~0_combout\ = ( \row16|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(15) & \row15|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row16|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(15) & 
-- ((!\row16|div15|FS|Bo~0_combout\) # (\row15|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(15) & (\row15|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row16|div15|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111100001100110011110000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(15),
	datac => \row15|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row16|div15|FS|ALT_INV_Bo~0_combout\,
	dataf => \row16|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row16|div16|FS|Bo~0_combout\);

-- Location: LABCELL_X66_Y6_N36
\row16|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row16|div32|FS|Bo~1_combout\ & ( \row15|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row16|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(16) $ (!\row15|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row16|div16|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(16),
	datac => \row15|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row16|div16|FS|ALT_INV_Bo~0_combout\,
	dataf => \row16|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row16|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y6_N39
\row16|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row16|div32|FS|Bo~1_combout\ & ( \row15|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row16|div32|FS|Bo~1_combout\ & ( 
-- !\row15|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(17) $ (!\row16|div17|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row15|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(17),
	datad => \row16|div17|FS|ALT_INV_Bo~0_combout\,
	dataf => \row16|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row16|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y6_N39
\row16|div13|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div13|FS|Bo~0_combout\ = ( \row16|div12|FS|Bo~0_combout\ & ( (!\row15|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(12)) ) ) # ( !\row16|div12|FS|Bo~0_combout\ & ( 
-- (!\row15|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row15|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(12),
	dataf => \row16|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row16|div13|FS|Bo~0_combout\);

-- Location: LABCELL_X70_Y9_N3
\row17|div15|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div15|FS|Bo~0_combout\ = ( \row16|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & !\row15|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row16|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (!\row15|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row16|div13|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row15|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row16|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row16|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row17|div15|FS|Bo~0_combout\);

-- Location: LABCELL_X70_Y9_N0
\row15|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row15|div32|FS|Bo~1_combout\ & ( \row14|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row15|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(13) $ (!\row14|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row15|div13|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row14|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row15|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row15|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row15|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y9_N36
\row16|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row16|div13|FS|Bo~0_combout\ & ( \row16|div32|FS|Bo~1_combout\ & ( \row15|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row16|div13|FS|Bo~0_combout\ & ( \row16|div32|FS|Bo~1_combout\ & ( \row15|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row16|div13|FS|Bo~0_combout\ & ( !\row16|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ 
-- (!\row15|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row15|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(13))))) ) ) ) # ( !\row16|div13|FS|Bo~0_combout\ & ( 
-- !\row16|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ (!\row15|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(13) & !\row15|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101011010101001010110100100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row15|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row15|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row16|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row16|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row16|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X60_Y6_N6
\row16|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row16|div15|FS|Bo~2_combout\ & ( \row16|div32|FS|Bo~1_combout\ & ( \row15|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row16|div15|FS|Bo~2_combout\ & ( \row16|div32|FS|Bo~1_combout\ & ( \row15|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row16|div15|FS|Bo~2_combout\ & ( !\row16|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(15) $ 
-- (\row15|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row16|div15|FS|Bo~2_combout\ & ( !\row16|div32|FS|Bo~1_combout\ & ( !\row16|div15|FS|Bo~0_combout\ $ (!\REG_B|q\(15) $ 
-- (\row15|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011111100000000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row16|div15|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(15),
	datad => \row15|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row16|div15|FS|ALT_INV_Bo~2_combout\,
	dataf => \row16|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row16|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y9_N27
\row17|div15|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div15|FS|Bo~1_combout\ = ( \row16|div13|FS|Bo~0_combout\ & ( \row16|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & \row15|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row16|div13|FS|Bo~0_combout\ & ( 
-- \row16|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & \row15|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row16|div13|FS|Bo~0_combout\ & ( !\row16|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (\row15|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row16|div13|FS|Bo~0_combout\ & ( !\row16|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (!\row15|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000101000100000101000001000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row15|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row16|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row16|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row17|div15|FS|Bo~1_combout\);

-- Location: LABCELL_X67_Y6_N33
\row16|div10|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div10|FS|Bo~3_combout\ = ( !\row16|div10|FS|Bo~2_combout\ & ( !\row16|div10|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row16|div10|FS|ALT_INV_Bo~0_combout\,
	dataf => \row16|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row16|div10|FS|Bo~3_combout\);

-- Location: MLABCELL_X65_Y9_N6
\row16|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row16|div10|FS|Bo~3_combout\ & ( \row16|div32|FS|Bo~1_combout\ & ( \row15|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row16|div10|FS|Bo~3_combout\ & ( \row16|div32|FS|Bo~1_combout\ & ( \row15|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row16|div10|FS|Bo~3_combout\ & ( !\row16|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(11) $ 
-- (!\row15|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(10) & !\row15|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row16|div10|FS|Bo~3_combout\ & ( 
-- !\row16|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(11) $ (!\row15|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row15|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010011001011001011001011001101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(11),
	datab => \REG_B|ALT_INV_q\(10),
	datac => \row15|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row15|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row16|div10|FS|ALT_INV_Bo~3_combout\,
	dataf => \row16|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row16|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y10_N12
\row16|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row16|div32|FS|Bo~1_combout\ & ( \row15|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row16|div32|FS|Bo~1_combout\ & ( 
-- !\row15|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(12) $ (!\row16|div12|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row15|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(12),
	datad => \row16|div12|FS|ALT_INV_Bo~0_combout\,
	dataf => \row16|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row16|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y9_N18
\row16|div8|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div8|FS|Bo~0_combout\ = ( \row16|div7|FS|Bo~0_combout\ & ( (!\row15|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(7)) ) ) # ( !\row16|div7|FS|Bo~0_combout\ & ( 
-- (!\row15|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row15|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(7),
	dataf => \row16|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row16|div8|FS|Bo~0_combout\);

-- Location: LABCELL_X64_Y9_N36
\row17|div10|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div10|FS|Bo~0_combout\ = ( \row16|div32|FS|Bo~1_combout\ & ( (!\row15|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(9)) ) ) # ( !\row16|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (!\row15|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row16|div8|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010010110000000001001011000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \row15|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row16|div8|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(9),
	dataf => \row16|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row17|div10|FS|Bo~0_combout\);

-- Location: MLABCELL_X65_Y9_N42
\row16|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row16|div32|FS|Bo~1_combout\ & ( \row15|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row16|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(10) $ (!\row15|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row16|div10|FS|Bo~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(10),
	datac => \row15|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row16|div10|FS|ALT_INV_Bo~3_combout\,
	dataf => \row16|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row16|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y9_N39
\row15|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row15|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row15|div32|FS|Bo~1_combout\ & ( \row14|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row15|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(8) $ (!\row15|div8|FS|Bo~0_combout\ $ (\row14|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datac => \row15|div8|FS|ALT_INV_Bo~0_combout\,
	datad => \row14|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row15|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row15|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X64_Y9_N12
\row16|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \REG_B|q\(8) & ( \row16|div32|FS|Bo~1_combout\ & ( \row15|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\REG_B|q\(8) & ( 
-- \row16|div32|FS|Bo~1_combout\ & ( \row15|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \REG_B|q\(8) & ( !\row16|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ 
-- (!\row15|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row15|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row16|div8|FS|Bo~0_combout\)))) ) ) ) # ( !\REG_B|q\(8) & ( 
-- !\row16|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ (!\row15|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row15|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row16|div8|FS|Bo~0_combout\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101100110100110100110100110010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(9),
	datab => \row15|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row16|div8|FS|ALT_INV_Bo~0_combout\,
	datad => \row15|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \REG_B|ALT_INV_q\(8),
	dataf => \row16|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row16|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y9_N54
\row17|div10|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div10|FS|Bo~1_combout\ = ( \row16|div8|FS|Bo~0_combout\ & ( \row16|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & \row15|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row16|div8|FS|Bo~0_combout\ & ( 
-- \row16|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & \row15|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row16|div8|FS|Bo~0_combout\ & ( !\row16|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (\row15|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row16|div8|FS|Bo~0_combout\ & ( !\row16|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (!\row15|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001010001000100010000010001000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(9),
	datab => \REG_B|ALT_INV_q\(8),
	datad => \row15|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row16|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row16|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row17|div10|FS|Bo~1_combout\);

-- Location: LABCELL_X70_Y9_N18
\row17|div10|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div10|FS|Bo~2_combout\ = ( \row16|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row17|div7|FS|Bo~0_combout\ & ( (\REG_B|q\(8) & (\REG_B|q\(7) & (!\row17|div10|FS|Bo~1_combout\ & 
-- !\row16|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row16|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row17|div7|FS|Bo~0_combout\ & ( (!\row17|div10|FS|Bo~1_combout\ & 
-- (((\REG_B|q\(7) & !\row16|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(8)))) ) ) ) # ( \row16|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row17|div7|FS|Bo~0_combout\ & ( 
-- (\REG_B|q\(8) & (!\row17|div10|FS|Bo~1_combout\ & ((!\row16|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7))))) ) ) ) # ( !\row16|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row17|div7|FS|Bo~0_combout\ & ( (!\row17|div10|FS|Bo~1_combout\ & (((!\row16|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7))) # (\REG_B|q\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001110000010100000001000001110000010100000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(7),
	datac => \row17|div10|FS|ALT_INV_Bo~1_combout\,
	datad => \row16|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row16|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row17|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row17|div10|FS|Bo~2_combout\);

-- Location: LABCELL_X70_Y9_N6
\row17|div12|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div12|FS|Bo~0_combout\ = ( \row16|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row17|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(10) & ((!\REG_B|q\(11)) # 
-- (\row16|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(10) & (!\REG_B|q\(11) & \row16|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row16|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row17|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & \row16|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row16|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row17|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & ((!\REG_B|q\(10)) # ((!\row17|div10|FS|Bo~0_combout\) # 
-- (\row16|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(11) & (\row16|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(10)) # (!\row17|div10|FS|Bo~0_combout\)))) ) ) ) # 
-- ( !\row16|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row17|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & (((!\REG_B|q\(10) & !\row17|div10|FS|Bo~0_combout\)) # 
-- (\row16|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(11) & (!\REG_B|q\(10) & (!\row17|div10|FS|Bo~0_combout\ & \row16|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011101100110010001111111000000000110011001000100011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datab => \REG_B|ALT_INV_q\(11),
	datac => \row17|div10|FS|ALT_INV_Bo~0_combout\,
	datad => \row16|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row16|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row17|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row17|div12|FS|Bo~0_combout\);

-- Location: LABCELL_X70_Y9_N12
\row17|div15|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div15|FS|Bo~2_combout\ = ( \row16|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row17|div12|FS|Bo~0_combout\ & ( (\REG_B|q\(12) & (\REG_B|q\(13) & (!\row17|div15|FS|Bo~1_combout\ & 
-- !\row16|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row16|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row17|div12|FS|Bo~0_combout\ & ( (!\row17|div15|FS|Bo~1_combout\ & 
-- (((\REG_B|q\(12) & !\row16|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(13)))) ) ) ) # ( \row16|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row17|div12|FS|Bo~0_combout\ & ( 
-- (\REG_B|q\(13) & (!\row17|div15|FS|Bo~1_combout\ & ((!\row16|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12))))) ) ) ) # ( !\row16|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row17|div12|FS|Bo~0_combout\ & ( (!\row17|div15|FS|Bo~1_combout\ & (((!\row16|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(13))) # (\REG_B|q\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001110000001100000001000001110000001100000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row17|div15|FS|ALT_INV_Bo~1_combout\,
	datad => \row16|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row16|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row17|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row17|div15|FS|Bo~2_combout\);

-- Location: LABCELL_X70_Y9_N42
\row17|div17|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div17|FS|Bo~0_combout\ = ( \row16|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row17|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16)) # 
-- ((\row16|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(15))) ) ) ) # ( !\row16|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row17|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & 
-- (\row16|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(15))) ) ) ) # ( \row16|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row17|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16)) # 
-- ((!\row17|div15|FS|Bo~0_combout\ & ((!\REG_B|q\(15)) # (\row16|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\row17|div15|FS|Bo~0_combout\ & 
-- (\row16|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(15)))) ) ) ) # ( !\row16|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row17|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & 
-- ((!\row17|div15|FS|Bo~0_combout\ & ((!\REG_B|q\(15)) # (\row16|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\row17|div15|FS|Bo~0_combout\ & 
-- (\row16|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110000001000111011111100111000001100000000001100111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row17|div15|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(16),
	datac => \row16|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(15),
	datae => \row16|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row17|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row17|div17|FS|Bo~0_combout\);

-- Location: LABCELL_X67_Y9_N12
\row17|div20|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div20|FS|Bo~2_combout\ = ( \row16|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row17|div17|FS|Bo~0_combout\ & ( (\REG_B|q\(18) & (\REG_B|q\(17) & (!\row17|div20|FS|Bo~1_combout\ & 
-- !\row16|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row16|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row17|div17|FS|Bo~0_combout\ & ( (!\row17|div20|FS|Bo~1_combout\ & 
-- (((\REG_B|q\(17) & !\row16|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(18)))) ) ) ) # ( \row16|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row17|div17|FS|Bo~0_combout\ & ( 
-- (\REG_B|q\(18) & (!\row17|div20|FS|Bo~1_combout\ & ((!\row16|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17))))) ) ) ) # ( !\row16|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row17|div17|FS|Bo~0_combout\ & ( (!\row17|div20|FS|Bo~1_combout\ & (((!\row16|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17))) # (\REG_B|q\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001110000010100000001000001110000010100000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(17),
	datac => \row17|div20|FS|ALT_INV_Bo~1_combout\,
	datad => \row16|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row16|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row17|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row17|div20|FS|Bo~2_combout\);

-- Location: LABCELL_X67_Y9_N6
\row17|div22|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div22|FS|Bo~0_combout\ = ( \row16|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row17|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & ((!\REG_B|q\(20)) # 
-- (\row16|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(21) & (!\REG_B|q\(20) & \row16|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row16|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row17|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & \row16|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row16|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row17|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & ((!\REG_B|q\(20)) # ((!\row17|div20|FS|Bo~0_combout\) # 
-- (\row16|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(21) & (\row16|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(20)) # (!\row17|div20|FS|Bo~0_combout\)))) ) ) ) # 
-- ( !\row16|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row17|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & (((!\REG_B|q\(20) & !\row17|div20|FS|Bo~0_combout\)) # 
-- (\row16|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(21) & (!\REG_B|q\(20) & (\row16|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row17|div20|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111000001010101011111000111000001010000010101000111010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(21),
	datab => \REG_B|ALT_INV_q\(20),
	datac => \row16|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row17|div20|FS|ALT_INV_Bo~0_combout\,
	datae => \row16|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row17|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row17|div22|FS|Bo~0_combout\);

-- Location: LABCELL_X67_Y9_N30
\row17|div25|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div25|FS|Bo~2_combout\ = ( !\row17|div25|FS|Bo~1_combout\ & ( \row17|div22|FS|Bo~0_combout\ & ( (!\REG_B|q\(23) & (\REG_B|q\(22) & (!\row16|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row16|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(23) & ((!\row16|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(22) & 
-- !\row16|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row17|div25|FS|Bo~1_combout\ & ( !\row17|div22|FS|Bo~0_combout\ & ( (!\REG_B|q\(23) & 
-- (!\row16|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row16|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22))))) # (\REG_B|q\(23) & 
-- (((!\row16|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row16|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001101110001000000000000000001110001001100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row16|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row16|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row17|div25|FS|ALT_INV_Bo~1_combout\,
	dataf => \row17|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row17|div25|FS|Bo~2_combout\);

-- Location: LABCELL_X67_Y8_N30
\row17|div27|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div27|FS|Bo~0_combout\ = ( \row16|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row17|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & ((!\REG_B|q\(25)) # 
-- (\row16|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & (!\REG_B|q\(25) & \row16|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row16|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row17|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & \row16|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row16|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row17|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & ((!\REG_B|q\(25)) # ((!\row17|div25|FS|Bo~0_combout\) # 
-- (\row16|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(26) & (\row16|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(25)) # (!\row17|div25|FS|Bo~0_combout\)))) ) ) ) # 
-- ( !\row16|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row17|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & (((!\REG_B|q\(25) & !\row17|div25|FS|Bo~0_combout\)) # 
-- (\row16|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & (!\REG_B|q\(25) & (!\row17|div25|FS|Bo~0_combout\ & \row16|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011101010101010001111111000000000101010101000100011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(26),
	datab => \REG_B|ALT_INV_q\(25),
	datac => \row17|div25|FS|ALT_INV_Bo~0_combout\,
	datad => \row16|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row16|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row17|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row17|div27|FS|Bo~0_combout\);

-- Location: LABCELL_X67_Y8_N42
\row17|div30|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div30|FS|Bo~2_combout\ = ( \row16|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row17|div27|FS|Bo~0_combout\ & ( (\REG_B|q\(28) & (!\row16|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ 
-- & !\row17|div30|FS|Bo~1_combout\)) ) ) ) # ( !\row16|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row17|div27|FS|Bo~0_combout\ & ( (!\row17|div30|FS|Bo~1_combout\ & ((!\REG_B|q\(27) & (\REG_B|q\(28) & 
-- !\row16|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(27) & ((!\row16|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(28)))))) ) ) ) # ( 
-- \row16|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row17|div27|FS|Bo~0_combout\ & ( (!\row17|div30|FS|Bo~1_combout\ & ((!\REG_B|q\(27) & (\REG_B|q\(28) & 
-- !\row16|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(27) & ((!\row16|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(28)))))) ) ) ) # ( 
-- !\row16|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row17|div27|FS|Bo~0_combout\ & ( (!\row17|div30|FS|Bo~1_combout\ & ((!\row16|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(28)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001100000000011100010000000001110001000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(27),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row16|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row17|div30|FS|ALT_INV_Bo~1_combout\,
	datae => \row16|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row17|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row17|div30|FS|Bo~2_combout\);

-- Location: LABCELL_X67_Y8_N39
\row17|div32|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div32|FS|Bo~1_combout\ = ( \row17|div30|FS|Bo~0_combout\ & ( \row17|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\row17|div32|FS|Bo~0_combout\) # ((\row16|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\REG_B|q\(30))))) # (\REG_B|q\(31) & (\row16|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\row17|div32|FS|Bo~0_combout\ & !\REG_B|q\(30)))) ) ) ) # ( !\row17|div30|FS|Bo~0_combout\ & ( \row17|div30|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(31) & ((!\row17|div32|FS|Bo~0_combout\) # ((\row16|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(30))))) # (\REG_B|q\(31) & 
-- (\row16|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\row17|div32|FS|Bo~0_combout\ & !\REG_B|q\(30)))) ) ) ) # ( \row17|div30|FS|Bo~0_combout\ & ( !\row17|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & 
-- ((!\row17|div32|FS|Bo~0_combout\) # ((\row16|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(30))))) # (\REG_B|q\(31) & (\row16|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (!\row17|div32|FS|Bo~0_combout\ & !\REG_B|q\(30)))) ) ) ) # ( !\row17|div30|FS|Bo~0_combout\ & ( !\row17|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & (((!\row17|div32|FS|Bo~0_combout\) # (!\REG_B|q\(30))) # 
-- (\row16|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(31) & (!\row17|div32|FS|Bo~0_combout\ & ((!\REG_B|q\(30)) # (\row16|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011010100110101001100000011010100110000001101010011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row16|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(31),
	datac => \row17|div32|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(30),
	datae => \row17|div30|FS|ALT_INV_Bo~0_combout\,
	dataf => \row17|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row17|div32|FS|Bo~1_combout\);

-- Location: LABCELL_X70_Y8_N18
\row17|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row17|div32|FS|Bo~1_combout\ & ( \row16|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row17|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(8) $ (!\row17|div8|FS|Bo~0_combout\ $ (\row16|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101101001011010010110100100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \row17|div8|FS|ALT_INV_Bo~0_combout\,
	datac => \row16|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row17|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row17|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y8_N15
\row17|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row17|div32|FS|Bo~1_combout\ & ( \row16|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row17|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(7) $ (!\row16|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row17|div7|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(7),
	datac => \row16|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row17|div7|FS|ALT_INV_Bo~0_combout\,
	dataf => \row17|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row17|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y8_N27
\row17|div6|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div6|FS|Bo~0_combout\ = ( \row17|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(5) & \row16|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row17|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(5) & 
-- ((!\row17|div5|FS|Bo~0_combout\) # (\row16|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(5) & (\row16|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row17|div5|FS|Bo~0_combout\)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111100001100110011110000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(5),
	datac => \row16|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row17|div5|FS|ALT_INV_Bo~0_combout\,
	dataf => \row17|div5|FS|ALT_INV_Bo~2_combout\,
	combout => \row17|div6|FS|Bo~0_combout\);

-- Location: LABCELL_X70_Y8_N54
\row17|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row17|div32|FS|Bo~1_combout\ & ( \row16|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row17|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(6) $ (!\row16|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row17|div6|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(6),
	datac => \row16|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row17|div6|FS|ALT_INV_Bo~0_combout\,
	dataf => \row17|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row17|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y8_N54
\row17|div3|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div3|FS|Bo~0_combout\ = ( \row17|div2|FS|Bo~0_combout\ & ( (!\row16|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(2)) ) ) # ( !\row17|div2|FS|Bo~0_combout\ & ( (\REG_B|q\(2) & 
-- !\row16|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(2),
	datad => \row16|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row17|div2|FS|ALT_INV_Bo~0_combout\,
	combout => \row17|div3|FS|Bo~0_combout\);

-- Location: LABCELL_X71_Y8_N42
\row18|div5|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div5|FS|Bo~0_combout\ = ( \row17|div32|FS|Bo~1_combout\ & ( (!\row16|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(4)) ) ) # ( !\row17|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row16|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row17|div3|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100000110000010010000011000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \row16|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(4),
	datad => \row17|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row17|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row18|div5|FS|Bo~0_combout\);

-- Location: LABCELL_X71_Y8_N0
\row17|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row17|div32|FS|Bo~1_combout\ & ( \row16|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row17|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(5) $ (!\row16|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row17|div5|FS|Bo~0_combout\) # (\row17|div5|FS|Bo~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110101010010101011010101001010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datab => \row17|div5|FS|ALT_INV_Bo~2_combout\,
	datac => \row17|div5|FS|ALT_INV_Bo~0_combout\,
	datad => \row16|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row17|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row17|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y8_N48
\row16|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row16|div32|FS|Bo~1_combout\ & ( \row15|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row16|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(3) $ (!\row15|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row16|div3|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datac => \row15|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row16|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row16|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row16|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y8_N18
\row17|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row17|div3|FS|Bo~0_combout\ & ( \row17|div32|FS|Bo~1_combout\ & ( \row16|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row17|div3|FS|Bo~0_combout\ & ( \row17|div32|FS|Bo~1_combout\ & ( \row16|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row17|div3|FS|Bo~0_combout\ & ( !\row17|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ 
-- (!\row16|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row16|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(3))))) ) ) ) # ( !\row17|div3|FS|Bo~0_combout\ & ( 
-- !\row17|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ (!\row16|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row16|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010010110100101101010010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \row16|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row16|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(3),
	datae => \row17|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row17|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row17|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: IOIBUF_X68_Y0_N18
\Ain[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(14),
	o => \Ain[14]~input_o\);

-- Location: FF_X70_Y10_N47
\REG_A|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[14]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(14));

-- Location: LABCELL_X70_Y9_N30
\row18|div2|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div2|FS|Bo~0_combout\ = ( \row17|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(1) & (\REG_B|q\(0) & (!\REG_A|q\(15) & !\REG_A|q\(14)))) # (\REG_B|q\(1) & ((!\REG_A|q\(15)) # ((\REG_B|q\(0) & !\REG_A|q\(14))))) ) ) # ( !\row17|div32|FS|Bo~1_combout\ & ( 
-- (!\REG_A|q\(15) & (\REG_B|q\(1) & ((!\REG_B|q\(0)) # (!\REG_A|q\(14))))) # (\REG_A|q\(15) & (\REG_B|q\(0) & ((!\REG_A|q\(14)) # (\REG_B|q\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100100001001101010010000101110001001100000111000100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(0),
	datab => \REG_B|ALT_INV_q\(1),
	datac => \REG_A|ALT_INV_q\(15),
	datad => \REG_A|ALT_INV_q\(14),
	dataf => \row17|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row18|div2|FS|Bo~0_combout\);

-- Location: LABCELL_X71_Y9_N36
\row18|div5|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div5|FS|Bo~1_combout\ = ( \row17|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & \row16|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row17|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row16|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row17|div3|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row16|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row17|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row17|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row18|div5|FS|Bo~1_combout\);

-- Location: LABCELL_X71_Y9_N54
\row17|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row16|div32|FS|Bo~1_combout\ & ( \row17|div32|FS|Bo~1_combout\ & ( \REG_A|q\(16) ) ) ) # ( !\row16|div32|FS|Bo~1_combout\ & ( \row17|div32|FS|Bo~1_combout\ & ( 
-- !\REG_A|q\(16) $ (!\REG_B|q\(0)) ) ) ) # ( \row16|div32|FS|Bo~1_combout\ & ( !\row17|div32|FS|Bo~1_combout\ & ( !\REG_A|q\(16) $ (!\REG_B|q\(1) $ (((\REG_B|q\(0) & !\REG_A|q\(15))))) ) ) ) # ( !\row16|div32|FS|Bo~1_combout\ & ( 
-- !\row17|div32|FS|Bo~1_combout\ & ( !\REG_A|q\(16) $ (!\REG_B|q\(1) $ (((\REG_B|q\(0) & \REG_A|q\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001101001011010010101101001100110011001100101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(16),
	datab => \REG_B|ALT_INV_q\(0),
	datac => \REG_B|ALT_INV_q\(1),
	datad => \REG_A|ALT_INV_q\(15),
	datae => \row16|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row17|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row17|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y11_N48
\row17|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row17|div32|FS|Bo~1_combout\ & ( \row16|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row17|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(2) $ (!\row17|div2|FS|Bo~0_combout\ $ (\row16|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(2),
	datac => \row17|div2|FS|ALT_INV_Bo~0_combout\,
	datad => \row16|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row17|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row17|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y9_N42
\row18|div5|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div5|FS|Bo~2_combout\ = ( \row17|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row17|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\row18|div2|FS|Bo~0_combout\ & (\REG_B|q\(2) & 
-- (!\row18|div5|FS|Bo~1_combout\ & \REG_B|q\(3)))) ) ) ) # ( !\row17|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row17|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- (!\row18|div5|FS|Bo~1_combout\ & (\REG_B|q\(3) & ((\REG_B|q\(2)) # (\row18|div2|FS|Bo~0_combout\)))) ) ) ) # ( \row17|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row17|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row18|div5|FS|Bo~1_combout\ & (((\row18|div2|FS|Bo~0_combout\ & \REG_B|q\(2))) # (\REG_B|q\(3)))) ) ) ) # ( 
-- !\row17|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row17|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row18|div5|FS|Bo~1_combout\ & (((\REG_B|q\(3)) # (\REG_B|q\(2))) # 
-- (\row18|div2|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000011110000000100001111000000000000011100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row18|div2|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(2),
	datac => \row18|div5|FS|ALT_INV_Bo~1_combout\,
	datad => \REG_B|ALT_INV_q\(3),
	datae => \row17|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row17|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row18|div5|FS|Bo~2_combout\);

-- Location: LABCELL_X71_Y9_N48
\row18|div7|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div7|FS|Bo~0_combout\ = ( \row17|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row18|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & ((!\REG_B|q\(5)) # 
-- (\row17|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(6) & (!\REG_B|q\(5) & \row17|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row17|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row18|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & \row17|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row17|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row18|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & ((!\REG_B|q\(5)) # ((!\row18|div5|FS|Bo~0_combout\) # 
-- (\row17|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(6) & (\row17|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(5)) # (!\row18|div5|FS|Bo~0_combout\)))) ) ) ) # ( 
-- !\row17|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row18|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & (((!\REG_B|q\(5) & !\row18|div5|FS|Bo~0_combout\)) # 
-- (\row17|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(6) & (!\REG_B|q\(5) & (!\row18|div5|FS|Bo~0_combout\ & \row17|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011101010101010001111111000000000101010101000100011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(6),
	datab => \REG_B|ALT_INV_q\(5),
	datac => \row18|div5|FS|ALT_INV_Bo~0_combout\,
	datad => \row17|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row17|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row18|div5|FS|ALT_INV_Bo~2_combout\,
	combout => \row18|div7|FS|Bo~0_combout\);

-- Location: LABCELL_X70_Y8_N57
\row18|div8|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div8|FS|Bo~0_combout\ = ( \row18|div7|FS|Bo~0_combout\ & ( (\REG_B|q\(7) & !\row17|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row18|div7|FS|Bo~0_combout\ & ( 
-- (!\row17|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101111111110101010101010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(7),
	datad => \row17|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row18|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row18|div8|FS|Bo~0_combout\);

-- Location: LABCELL_X66_Y9_N30
\row16|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row15|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\REG_B|q\(28) $ (\row16|div28|FS|Bo~0_combout\)) # 
-- (\row16|div32|FS|Bo~1_combout\) ) ) # ( !\row15|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row16|div32|FS|Bo~1_combout\ & (!\REG_B|q\(28) $ (!\row16|div28|FS|Bo~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101000000000010110100000000010100101111111111010010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datac => \row16|div28|FS|ALT_INV_Bo~0_combout\,
	datad => \row16|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row15|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row16|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y10_N39
\row17|div28|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div28|FS|Bo~0_combout\ = ( \row17|div27|FS|Bo~0_combout\ & ( (\REG_B|q\(27) & !\row16|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row17|div27|FS|Bo~0_combout\ & ( 
-- (!\row16|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(27),
	datad => \row16|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row17|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row17|div28|FS|Bo~0_combout\);

-- Location: LABCELL_X67_Y10_N6
\row17|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row16|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row17|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) $ 
-- (((!\row16|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(28))))) # (\row17|div32|FS|Bo~1_combout\) ) ) ) # ( !\row16|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- \row17|div28|FS|Bo~0_combout\ & ( (!\row17|div32|FS|Bo~1_combout\ & (!\REG_B|q\(29) $ (((!\REG_B|q\(28) & \row16|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))))) ) ) ) # ( 
-- \row16|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row17|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) $ (((\REG_B|q\(28) & !\row16|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # 
-- (\row17|div32|FS|Bo~1_combout\) ) ) ) # ( !\row16|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row17|div28|FS|Bo~0_combout\ & ( (!\row17|div32|FS|Bo~1_combout\ & (!\REG_B|q\(29) $ (((!\REG_B|q\(28)) # 
-- (\row16|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110000000110000100111111100111111000000011000000011111110011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datab => \REG_B|ALT_INV_q\(29),
	datac => \row17|div32|FS|ALT_INV_Bo~1_combout\,
	datad => \row16|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row16|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row17|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row17|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y8_N18
\row18|div32|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div32|FS|Bo~0_combout\ = ( \row17|div32|FS|Bo~0_combout\ & ( \row17|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & (\row16|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(31))) # (\REG_B|q\(30) & 
-- (!\row16|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row17|div32|FS|Bo~0_combout\ & ( \row17|div30|FS|Bo~2_combout\ & ( (!\row16|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ((!\REG_B|q\(31)) # (\REG_B|q\(30)))) ) ) ) # ( \row17|div32|FS|Bo~0_combout\ & ( !\row17|div30|FS|Bo~2_combout\ & ( (!\row16|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\row17|div30|FS|Bo~0_combout\ $ 
-- ((\REG_B|q\(30))))) # (\row16|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\REG_B|q\(31) & (!\row17|div30|FS|Bo~0_combout\ $ (!\REG_B|q\(30))))) ) ) ) # ( !\row17|div32|FS|Bo~0_combout\ & ( !\row17|div30|FS|Bo~2_combout\ & 
-- ( (!\row16|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(31)) # (!\row17|div30|FS|Bo~0_combout\ $ (\REG_B|q\(30))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010010000100100001001011011110000001100000011000000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row17|div30|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(30),
	datac => \row16|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(31),
	datae => \row17|div32|FS|ALT_INV_Bo~0_combout\,
	dataf => \row17|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row18|div32|FS|Bo~0_combout\);

-- Location: LABCELL_X67_Y10_N57
\row18|div30|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div30|FS|Bo~0_combout\ = ( \row17|div28|FS|Bo~0_combout\ & ( (\REG_B|q\(29) & (!\row16|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row17|div32|FS|Bo~1_combout\ & !\REG_B|q\(28)))))) ) ) # ( 
-- !\row17|div28|FS|Bo~0_combout\ & ( (\REG_B|q\(29) & (!\row16|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row17|div32|FS|Bo~1_combout\ & \REG_B|q\(28)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000010010001100000001001000010010001100000001001000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row17|div32|FS|ALT_INV_Bo~1_combout\,
	datab => \REG_B|ALT_INV_q\(29),
	datac => \row16|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(28),
	dataf => \row17|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row18|div30|FS|Bo~0_combout\);

-- Location: LABCELL_X67_Y7_N12
\row17|div25|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div25|FS|Bo~3_combout\ = ( !\row17|div25|FS|Bo~2_combout\ & ( !\row17|div25|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row17|div25|FS|ALT_INV_Bo~0_combout\,
	dataf => \row17|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row17|div25|FS|Bo~3_combout\);

-- Location: LABCELL_X68_Y10_N30
\row17|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row17|div32|FS|Bo~1_combout\ & ( \row17|div25|FS|Bo~3_combout\ & ( \row16|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row17|div32|FS|Bo~1_combout\ & ( \row17|div25|FS|Bo~3_combout\ & ( !\row16|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(26) $ 
-- (((!\row16|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(25))))) ) ) ) # ( \row17|div32|FS|Bo~1_combout\ & ( !\row17|div25|FS|Bo~3_combout\ & ( 
-- \row16|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row17|div32|FS|Bo~1_combout\ & ( !\row17|div25|FS|Bo~3_combout\ & ( !\row16|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (!\REG_B|q\(26) $ (((!\row16|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011010001001011000011110000111100101101110100100000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row16|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(25),
	datac => \row16|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(26),
	datae => \row17|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row17|div25|FS|ALT_INV_Bo~3_combout\,
	combout => \row17|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y10_N36
\row18|div30|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div30|FS|Bo~1_combout\ = ( \row17|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & (!\row16|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row17|div32|FS|Bo~1_combout\) # (\REG_B|q\(28)))))) ) ) # ( 
-- !\row17|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & (!\row16|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(28)) # (\row17|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001100000000011000110000000010010011000000001001001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datab => \row16|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row17|div32|FS|ALT_INV_Bo~1_combout\,
	datad => \REG_B|ALT_INV_q\(29),
	dataf => \row17|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row18|div30|FS|Bo~1_combout\);

-- Location: LABCELL_X67_Y10_N54
\row17|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row17|div27|FS|Bo~0_combout\ & ( !\row16|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(27)) # 
-- (\row17|div32|FS|Bo~1_combout\))) ) ) # ( !\row17|div27|FS|Bo~0_combout\ & ( !\row16|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(27)) # (\row17|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001011111101000000101111100001010111101010000101011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row17|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \REG_B|ALT_INV_q\(27),
	datad => \row16|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row17|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row17|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y10_N18
\row17|div23|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div23|FS|Bo~0_combout\ = ( \row17|div22|FS|Bo~0_combout\ & ( (\REG_B|q\(22) & !\row16|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row17|div22|FS|Bo~0_combout\ & ( 
-- (!\row16|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(22),
	datad => \row16|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row17|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row17|div23|FS|Bo~0_combout\);

-- Location: LABCELL_X68_Y10_N21
\row18|div25|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div25|FS|Bo~0_combout\ = ( \row17|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(24) & !\row16|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row17|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(24) & 
-- (!\row17|div23|FS|Bo~0_combout\ $ (!\REG_B|q\(23) $ (!\row16|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010010001000010001001000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row17|div23|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(24),
	datac => \REG_B|ALT_INV_q\(23),
	datad => \row16|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row17|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row18|div25|FS|Bo~0_combout\);

-- Location: LABCELL_X67_Y7_N21
\row17|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row17|div32|FS|Bo~1_combout\ & ( \row16|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row17|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(25) $ (!\row17|div25|FS|Bo~3_combout\ $ (!\row16|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(25),
	datac => \row17|div25|FS|ALT_INV_Bo~3_combout\,
	datad => \row16|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row17|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row17|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y8_N57
\row16|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row16|div23|FS|Bo~0_combout\ & ( !\row15|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(23)) # 
-- (\row16|div32|FS|Bo~1_combout\))) ) ) # ( !\row16|div23|FS|Bo~0_combout\ & ( !\row15|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(23)) # (\row16|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011110011000011001111001111000000001111111100000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row16|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \REG_B|ALT_INV_q\(23),
	datad => \row15|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row16|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row16|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y10_N0
\row17|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row16|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row17|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row16|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row17|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(24) $ (((!\REG_B|q\(23) & (\row17|div23|FS|Bo~0_combout\ & 
-- !\row16|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(23) & ((!\row16|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row17|div23|FS|Bo~0_combout\))))) ) ) ) # ( 
-- !\row16|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row17|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(24) $ (((!\REG_B|q\(23) & ((!\row17|div23|FS|Bo~0_combout\) # 
-- (\row16|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(23) & (!\row17|div23|FS|Bo~0_combout\ & \row16|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110110000110110100100111100100100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \REG_B|ALT_INV_q\(24),
	datac => \row17|div23|FS|ALT_INV_Bo~0_combout\,
	datad => \row16|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row16|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row17|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row17|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y9_N18
\row17|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row17|div32|FS|Bo~1_combout\ & ( \row16|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row17|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(22) $ (!\row17|div22|FS|Bo~0_combout\ $ (!\row16|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datac => \row17|div22|FS|ALT_INV_Bo~0_combout\,
	datad => \row16|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row17|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row17|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y9_N27
\row17|div20|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div20|FS|Bo~3_combout\ = ( !\row17|div20|FS|Bo~2_combout\ & ( !\row17|div20|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row17|div20|FS|ALT_INV_Bo~0_combout\,
	dataf => \row17|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row17|div20|FS|Bo~3_combout\);

-- Location: LABCELL_X67_Y9_N0
\row17|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row17|div20|FS|Bo~3_combout\ & ( \row17|div32|FS|Bo~1_combout\ & ( \row16|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row17|div20|FS|Bo~3_combout\ & ( \row17|div32|FS|Bo~1_combout\ & ( \row16|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row17|div20|FS|Bo~3_combout\ & ( !\row17|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(21) $ 
-- (!\row16|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(20) & !\row16|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row17|div20|FS|Bo~3_combout\ & ( 
-- !\row17|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(21) $ (!\row16|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row16|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101101001011010010101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(21),
	datab => \REG_B|ALT_INV_q\(20),
	datac => \row16|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row16|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row17|div20|FS|ALT_INV_Bo~3_combout\,
	dataf => \row17|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row17|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y11_N3
\row18|div25|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div25|FS|Bo~1_combout\ = ( \row17|div23|FS|Bo~0_combout\ & ( \row17|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & \row16|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row17|div23|FS|Bo~0_combout\ & ( 
-- \row17|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & \row16|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row17|div23|FS|Bo~0_combout\ & ( !\row17|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & (!\REG_B|q\(23) $ 
-- (\row16|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row17|div23|FS|Bo~0_combout\ & ( !\row17|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & (!\REG_B|q\(23) $ 
-- (!\row16|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000101000100000101000001000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row16|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row17|div23|FS|ALT_INV_Bo~0_combout\,
	dataf => \row17|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row18|div25|FS|Bo~1_combout\);

-- Location: LABCELL_X66_Y9_N33
\row17|div18|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div18|FS|Bo~0_combout\ = ( \row17|div17|FS|Bo~0_combout\ & ( (\REG_B|q\(17) & !\row16|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row17|div17|FS|Bo~0_combout\ & ( 
-- (!\row16|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(17),
	datad => \row16|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row17|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row17|div18|FS|Bo~0_combout\);

-- Location: LABCELL_X66_Y11_N45
\row16|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row16|div32|FS|Bo~1_combout\ & ( \row15|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row16|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(18) $ (!\row15|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row16|div18|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datac => \row15|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row16|div18|FS|ALT_INV_Bo~0_combout\,
	dataf => \row16|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row16|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y11_N30
\row17|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row16|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row17|div32|FS|Bo~1_combout\ & ( 
-- \row16|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row16|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row17|div32|FS|Bo~1_combout\ & ( 
-- \row16|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row16|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row17|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(19) $ 
-- (!\row16|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(18) & \row17|div18|FS|Bo~0_combout\)))) ) ) ) # ( !\row16|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row17|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(19) $ (!\row16|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row17|div18|FS|Bo~0_combout\) # (\REG_B|q\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110110010010011001101101100100100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(19),
	datac => \row17|div18|FS|ALT_INV_Bo~0_combout\,
	datad => \row16|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row16|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row17|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row17|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y9_N48
\row18|div20|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div20|FS|Bo~0_combout\ = ( \row17|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & !\row16|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row17|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & (!\REG_B|q\(18) $ 
-- (!\row17|div18|FS|Bo~0_combout\ $ (!\row16|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010010001000010001001000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(19),
	datac => \row17|div18|FS|ALT_INV_Bo~0_combout\,
	datad => \row16|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row17|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row18|div20|FS|Bo~0_combout\);

-- Location: LABCELL_X66_Y11_N42
\row17|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row17|div32|FS|Bo~1_combout\ & ( \row16|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row17|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(20) $ (!\row16|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row17|div20|FS|Bo~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(20),
	datac => \row16|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row17|div20|FS|ALT_INV_Bo~3_combout\,
	dataf => \row17|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row17|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y9_N15
\row17|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row17|div32|FS|Bo~1_combout\ & ( \row16|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row17|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(17) $ (!\row16|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row17|div17|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(17),
	datac => \row16|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row17|div17|FS|ALT_INV_Bo~0_combout\,
	dataf => \row17|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row17|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y9_N18
\row18|div20|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div20|FS|Bo~1_combout\ = ( \row17|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & \row16|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row17|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & (!\REG_B|q\(18) $ 
-- (!\row17|div18|FS|Bo~0_combout\ $ (\row16|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100010010001000010000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(19),
	datac => \row17|div18|FS|ALT_INV_Bo~0_combout\,
	datad => \row16|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row17|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row18|div20|FS|Bo~1_combout\);

-- Location: LABCELL_X70_Y9_N48
\row17|div16|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div16|FS|Bo~0_combout\ = ( \row17|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(15) & \row16|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row17|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(15) & 
-- ((!\row17|div15|FS|Bo~0_combout\) # (\row16|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(15) & (!\row17|div15|FS|Bo~0_combout\ & 
-- \row16|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011111100110000001111110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(15),
	datac => \row17|div15|FS|ALT_INV_Bo~0_combout\,
	datad => \row16|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row17|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row17|div16|FS|Bo~0_combout\);

-- Location: LABCELL_X68_Y9_N57
\row17|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row17|div16|FS|Bo~0_combout\ & ( !\row16|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(16)) # 
-- (\row17|div32|FS|Bo~1_combout\))) ) ) # ( !\row17|div16|FS|Bo~0_combout\ & ( !\row16|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(16)) # (\row17|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100001111101001010000111100001111101001010000111110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row17|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \row16|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(16),
	dataf => \row17|div16|FS|ALT_INV_Bo~0_combout\,
	combout => \row17|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y10_N51
\row16|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row16|div32|FS|Bo~1_combout\ & ( \row15|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row16|div32|FS|Bo~1_combout\ & ( 
-- !\row16|div13|FS|Bo~0_combout\ $ (!\row15|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\REG_B|q\(13))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row16|div13|FS|ALT_INV_Bo~0_combout\,
	datac => \row15|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(13),
	dataf => \row16|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row16|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y9_N51
\row17|div13|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div13|FS|Bo~0_combout\ = ( \row17|div12|FS|Bo~0_combout\ & ( (\REG_B|q\(12) & !\row16|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row17|div12|FS|Bo~0_combout\ & ( 
-- (!\row16|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101111111110101010101010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datad => \row16|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row17|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row17|div13|FS|Bo~0_combout\);

-- Location: LABCELL_X68_Y10_N54
\row17|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row17|div13|FS|Bo~0_combout\ & ( \row17|div32|FS|Bo~1_combout\ & ( \row16|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row17|div13|FS|Bo~0_combout\ & ( \row17|div32|FS|Bo~1_combout\ & ( \row16|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row17|div13|FS|Bo~0_combout\ & ( !\row17|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ 
-- (!\row16|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row16|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(13))))) ) ) ) # ( !\row17|div13|FS|Bo~0_combout\ & ( 
-- !\row17|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ (!\row16|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(13) & !\row16|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101011010101001010110100100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row16|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row16|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row17|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row17|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row17|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y9_N39
\row17|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row17|div32|FS|Bo~1_combout\ & ( \row16|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row17|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(15) $ (!\row16|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row17|div15|FS|Bo~2_combout\) # (\row17|div15|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110110010010011011011001001001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row17|div15|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(15),
	datac => \row17|div15|FS|ALT_INV_Bo~2_combout\,
	datad => \row16|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row17|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row17|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y9_N54
\row18|div15|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div15|FS|Bo~0_combout\ = ( \row17|div13|FS|Bo~0_combout\ & ( (\REG_B|q\(14) & (!\row16|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row17|div32|FS|Bo~1_combout\ & !\REG_B|q\(13)))))) ) ) # ( 
-- !\row17|div13|FS|Bo~0_combout\ & ( (\REG_B|q\(14) & (!\row16|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row17|div32|FS|Bo~1_combout\ & \REG_B|q\(13)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100000010000011010000001000000111000010000000011100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row17|div32|FS|ALT_INV_Bo~1_combout\,
	datab => \REG_B|ALT_INV_q\(13),
	datac => \REG_B|ALT_INV_q\(14),
	datad => \row16|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row17|div13|FS|ALT_INV_Bo~0_combout\,
	combout => \row18|div15|FS|Bo~0_combout\);

-- Location: LABCELL_X71_Y9_N12
\row18|div15|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div15|FS|Bo~1_combout\ = ( \row17|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & \row16|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row17|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (!\row17|div13|FS|Bo~0_combout\ $ (\row16|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100010010001000010000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(14),
	datac => \row17|div13|FS|ALT_INV_Bo~0_combout\,
	datad => \row16|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row17|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row18|div15|FS|Bo~1_combout\);

-- Location: LABCELL_X70_Y9_N33
\row17|div10|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div10|FS|Bo~3_combout\ = ( !\row17|div10|FS|Bo~2_combout\ & ( !\row17|div10|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row17|div10|FS|ALT_INV_Bo~0_combout\,
	dataf => \row17|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row17|div10|FS|Bo~3_combout\);

-- Location: MLABCELL_X65_Y9_N0
\row17|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row17|div10|FS|Bo~3_combout\ & ( \row17|div32|FS|Bo~1_combout\ & ( \row16|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row17|div10|FS|Bo~3_combout\ & ( \row17|div32|FS|Bo~1_combout\ & ( \row16|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row17|div10|FS|Bo~3_combout\ & ( !\row17|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(11) $ 
-- (!\row16|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(10) & !\row16|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row17|div10|FS|Bo~3_combout\ & ( 
-- !\row17|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(11) $ (!\row16|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row16|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010011001011001011001011001101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(11),
	datab => \REG_B|ALT_INV_q\(10),
	datac => \row16|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row16|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row17|div10|FS|ALT_INV_Bo~3_combout\,
	dataf => \row17|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row17|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y9_N54
\row17|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row17|div32|FS|Bo~1_combout\ & ( \row16|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row17|div32|FS|Bo~1_combout\ & ( 
-- !\row16|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(12) $ (!\row17|div12|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row16|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(12),
	datad => \row17|div12|FS|ALT_INV_Bo~0_combout\,
	dataf => \row17|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row17|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y10_N36
\row16|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row16|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row16|div32|FS|Bo~1_combout\ & ( \row15|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row16|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(8) $ (!\row15|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row16|div8|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datac => \row15|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row16|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row16|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row16|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y11_N12
\row17|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row17|div8|FS|Bo~0_combout\ & ( \row17|div32|FS|Bo~1_combout\ & ( \row16|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row17|div8|FS|Bo~0_combout\ & ( \row17|div32|FS|Bo~1_combout\ & ( \row16|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row17|div8|FS|Bo~0_combout\ & ( !\row17|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ 
-- (!\row16|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row16|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(8))))) ) ) ) # ( !\row17|div8|FS|Bo~0_combout\ & ( 
-- !\row17|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ (!\row16|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row16|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101100110100110100110100110010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(9),
	datab => \row16|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(8),
	datad => \row16|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row17|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row17|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row17|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y10_N6
\row17|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row17|div32|FS|Bo~1_combout\ & ( \row16|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row17|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(10) $ (!\row17|div10|FS|Bo~3_combout\ $ (!\row16|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(10),
	datac => \row17|div10|FS|ALT_INV_Bo~3_combout\,
	datad => \row16|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row17|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row17|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y9_N0
\row18|div10|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div10|FS|Bo~0_combout\ = ( \row17|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & !\row16|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row17|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (!\row16|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row17|div8|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(9),
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row16|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row17|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row17|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row18|div10|FS|Bo~0_combout\);

-- Location: LABCELL_X71_Y9_N6
\row18|div10|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div10|FS|Bo~1_combout\ = ( \row17|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & \row16|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row17|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (!\row16|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row17|div8|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(9),
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row16|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row17|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row17|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row18|div10|FS|Bo~1_combout\);

-- Location: LABCELL_X71_Y9_N18
\row18|div10|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div10|FS|Bo~2_combout\ = ( \row17|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row18|div7|FS|Bo~0_combout\ & ( (\REG_B|q\(7) & (\REG_B|q\(8) & 
-- (!\row17|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row18|div10|FS|Bo~1_combout\))) ) ) ) # ( !\row17|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row18|div7|FS|Bo~0_combout\ & ( 
-- (!\row18|div10|FS|Bo~1_combout\ & (((\REG_B|q\(7) & !\row17|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(8)))) ) ) ) # ( \row17|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row18|div7|FS|Bo~0_combout\ & ( (\REG_B|q\(8) & (!\row18|div10|FS|Bo~1_combout\ & ((!\row17|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7))))) ) ) ) # ( 
-- !\row17|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row18|div7|FS|Bo~0_combout\ & ( (!\row18|div10|FS|Bo~1_combout\ & (((!\row17|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(8))) # (\REG_B|q\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011100000000001100010000000001110011000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(7),
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row17|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row18|div10|FS|ALT_INV_Bo~1_combout\,
	datae => \row17|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row18|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row18|div10|FS|Bo~2_combout\);

-- Location: LABCELL_X71_Y9_N30
\row18|div12|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div12|FS|Bo~0_combout\ = ( \row18|div10|FS|Bo~0_combout\ & ( \row18|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & (((\row17|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(10))) # 
-- (\row17|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(11) & (\row17|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (\row17|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(10)))) ) ) ) # ( !\row18|div10|FS|Bo~0_combout\ & ( \row18|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & 
-- (((\row17|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(10))) # (\row17|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(11) & 
-- (\row17|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\row17|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(10)))) ) ) ) # ( \row18|div10|FS|Bo~0_combout\ & ( 
-- !\row18|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & (((\row17|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(10))) # (\row17|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # 
-- (\REG_B|q\(11) & (\row17|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\row17|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(10)))) ) ) ) # ( !\row18|div10|FS|Bo~0_combout\ & ( 
-- !\row18|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & (((!\REG_B|q\(10)) # (\row17|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row17|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # 
-- (\REG_B|q\(11) & (\row17|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(10)) # (\row17|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111101001101010011010000110001001101000011000100110100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row17|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(11),
	datac => \row17|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(10),
	datae => \row18|div10|FS|ALT_INV_Bo~0_combout\,
	dataf => \row18|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row18|div12|FS|Bo~0_combout\);

-- Location: LABCELL_X71_Y9_N24
\row18|div15|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div15|FS|Bo~2_combout\ = ( \row17|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row18|div12|FS|Bo~0_combout\ & ( (\REG_B|q\(13) & (!\row18|div15|FS|Bo~1_combout\ & (\REG_B|q\(12) & 
-- !\row17|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row17|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row18|div12|FS|Bo~0_combout\ & ( (!\row18|div15|FS|Bo~1_combout\ & 
-- (((\REG_B|q\(12) & !\row17|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(13)))) ) ) ) # ( \row17|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row18|div12|FS|Bo~0_combout\ & ( 
-- (\REG_B|q\(13) & (!\row18|div15|FS|Bo~1_combout\ & ((!\row17|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12))))) ) ) ) # ( !\row17|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row18|div12|FS|Bo~0_combout\ & ( (!\row18|div15|FS|Bo~1_combout\ & (((!\row17|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12))) # (\REG_B|q\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110001001100010001000000010001001100010001000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \row18|div15|FS|ALT_INV_Bo~1_combout\,
	datac => \REG_B|ALT_INV_q\(12),
	datad => \row17|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row17|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row18|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row18|div15|FS|Bo~2_combout\);

-- Location: LABCELL_X68_Y9_N33
\row18|div17|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div17|FS|Bo~0_combout\ = ( \row18|div15|FS|Bo~0_combout\ & ( \row18|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & (((\row17|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(15))) # 
-- (\row17|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(16) & (\row17|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (\row17|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(15)))) ) ) ) # ( !\row18|div15|FS|Bo~0_combout\ & ( \row18|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & 
-- (((\row17|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(15))) # (\row17|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(16) & 
-- (\row17|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\row17|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(15)))) ) ) ) # ( \row18|div15|FS|Bo~0_combout\ & ( 
-- !\row18|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & (((\row17|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(15))) # (\row17|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # 
-- (\REG_B|q\(16) & (\row17|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\row17|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(15)))) ) ) ) # ( !\row18|div15|FS|Bo~0_combout\ & ( 
-- !\row18|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & (((!\REG_B|q\(15)) # (\row17|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row17|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # 
-- (\REG_B|q\(16) & (\row17|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(15)) # (\row17|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111100101011001010110000101000101011000010100010101100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(16),
	datab => \row17|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row17|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(15),
	datae => \row18|div15|FS|ALT_INV_Bo~0_combout\,
	dataf => \row18|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row18|div17|FS|Bo~0_combout\);

-- Location: LABCELL_X68_Y9_N6
\row18|div20|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div20|FS|Bo~2_combout\ = ( \row17|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row18|div17|FS|Bo~0_combout\ & ( (\REG_B|q\(18) & (!\row17|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ 
-- & !\row18|div20|FS|Bo~1_combout\)) ) ) ) # ( !\row17|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row18|div17|FS|Bo~0_combout\ & ( (!\row18|div20|FS|Bo~1_combout\ & ((!\REG_B|q\(18) & (\REG_B|q\(17) & 
-- !\row17|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(18) & ((!\row17|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17)))))) ) ) ) # ( 
-- \row17|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row18|div17|FS|Bo~0_combout\ & ( (!\row18|div20|FS|Bo~1_combout\ & ((!\REG_B|q\(18) & (\REG_B|q\(17) & 
-- !\row17|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(18) & ((!\row17|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17)))))) ) ) ) # ( 
-- !\row17|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row18|div17|FS|Bo~0_combout\ & ( (!\row18|div20|FS|Bo~1_combout\ & ((!\row17|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000011100010000000001110001000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(17),
	datac => \row17|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row18|div20|FS|ALT_INV_Bo~1_combout\,
	datae => \row17|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row18|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row18|div20|FS|Bo~2_combout\);

-- Location: LABCELL_X68_Y9_N0
\row18|div22|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div22|FS|Bo~0_combout\ = ( \row17|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row18|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21)) # ((!\REG_B|q\(20) & 
-- \row17|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row17|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row18|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(20) & (!\REG_B|q\(21) & 
-- \row17|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \row17|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row18|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21)) # ((!\REG_B|q\(20) & 
-- ((!\row18|div20|FS|Bo~0_combout\) # (\row17|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(20) & (\row17|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row18|div20|FS|Bo~0_combout\))) ) ) ) # ( !\row17|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row18|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & ((!\REG_B|q\(20) & ((!\row18|div20|FS|Bo~0_combout\) # 
-- (\row17|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(20) & (\row17|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row18|div20|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110000001000111011111100111000001000000010001100111011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datab => \REG_B|ALT_INV_q\(21),
	datac => \row17|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row18|div20|FS|ALT_INV_Bo~0_combout\,
	datae => \row17|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row18|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row18|div22|FS|Bo~0_combout\);

-- Location: LABCELL_X68_Y10_N42
\row18|div25|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div25|FS|Bo~2_combout\ = ( !\row18|div25|FS|Bo~1_combout\ & ( \row18|div22|FS|Bo~0_combout\ & ( (!\REG_B|q\(23) & (\REG_B|q\(22) & (!\row17|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row17|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(23) & ((!\row17|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(22) & 
-- !\row17|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row18|div25|FS|Bo~1_combout\ & ( !\row18|div22|FS|Bo~0_combout\ & ( (!\REG_B|q\(23) & 
-- (!\row17|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row17|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22))))) # (\REG_B|q\(23) & 
-- (((!\row17|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row17|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001101110001000000000000000001110001001100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row17|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row17|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row18|div25|FS|ALT_INV_Bo~1_combout\,
	dataf => \row18|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row18|div25|FS|Bo~2_combout\);

-- Location: LABCELL_X68_Y10_N24
\row18|div27|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div27|FS|Bo~0_combout\ = ( \row17|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row18|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & ((!\REG_B|q\(25)) # 
-- (\row17|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & (!\REG_B|q\(25) & \row17|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row17|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row18|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & \row17|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row17|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row18|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & ((!\REG_B|q\(25)) # ((!\row18|div25|FS|Bo~0_combout\) # 
-- (\row17|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(26) & (\row17|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(25)) # (!\row18|div25|FS|Bo~0_combout\)))) ) ) ) # 
-- ( !\row17|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row18|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & (((!\REG_B|q\(25) & !\row18|div25|FS|Bo~0_combout\)) # 
-- (\row17|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & (!\REG_B|q\(25) & (!\row18|div25|FS|Bo~0_combout\ & \row17|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011101010101010001111111000000000101010101000100011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(26),
	datab => \REG_B|ALT_INV_q\(25),
	datac => \row18|div25|FS|ALT_INV_Bo~0_combout\,
	datad => \row17|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row17|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row18|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row18|div27|FS|Bo~0_combout\);

-- Location: LABCELL_X67_Y10_N42
\row18|div30|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div30|FS|Bo~2_combout\ = ( \row17|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row18|div27|FS|Bo~0_combout\ & ( (!\row17|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\REG_B|q\(27) 
-- & (!\row18|div30|FS|Bo~1_combout\ & \REG_B|q\(28)))) ) ) ) # ( !\row17|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row18|div27|FS|Bo~0_combout\ & ( (!\row18|div30|FS|Bo~1_combout\ & 
-- (((!\row17|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(27))) # (\REG_B|q\(28)))) ) ) ) # ( \row17|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row18|div27|FS|Bo~0_combout\ & ( 
-- (!\row18|div30|FS|Bo~1_combout\ & (\REG_B|q\(28) & ((!\row17|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27))))) ) ) ) # ( !\row17|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row18|div27|FS|Bo~0_combout\ & ( (!\row18|div30|FS|Bo~1_combout\ & ((!\row17|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(28)) # (\REG_B|q\(27))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000011110000000000001011000000100000111100000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row17|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(27),
	datac => \row18|div30|FS|ALT_INV_Bo~1_combout\,
	datad => \REG_B|ALT_INV_q\(28),
	datae => \row17|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row18|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row18|div30|FS|Bo~2_combout\);

-- Location: LABCELL_X67_Y10_N51
\row18|div32|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div32|FS|Bo~1_combout\ = ( \row18|div30|FS|Bo~0_combout\ & ( \row18|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\row18|div32|FS|Bo~0_combout\) # ((!\REG_B|q\(30) & 
-- \row17|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(31) & (!\REG_B|q\(30) & (\row17|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row18|div32|FS|Bo~0_combout\))) ) ) ) # ( 
-- !\row18|div30|FS|Bo~0_combout\ & ( \row18|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\row18|div32|FS|Bo~0_combout\) # ((!\REG_B|q\(30) & \row17|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(31) & 
-- (!\REG_B|q\(30) & (\row17|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row18|div32|FS|Bo~0_combout\))) ) ) ) # ( \row18|div30|FS|Bo~0_combout\ & ( !\row18|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & 
-- ((!\row18|div32|FS|Bo~0_combout\) # ((!\REG_B|q\(30) & \row17|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(31) & (!\REG_B|q\(30) & 
-- (\row17|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row18|div32|FS|Bo~0_combout\))) ) ) ) # ( !\row18|div30|FS|Bo~0_combout\ & ( !\row18|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\REG_B|q\(30)) # 
-- ((!\row18|div32|FS|Bo~0_combout\) # (\row17|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(31) & (!\row18|div32|FS|Bo~0_combout\ & ((!\REG_B|q\(30)) # 
-- (\row17|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111110001010101011100000100010101110000010001010111000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datab => \REG_B|ALT_INV_q\(30),
	datac => \row17|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row18|div32|FS|ALT_INV_Bo~0_combout\,
	datae => \row18|div30|FS|ALT_INV_Bo~0_combout\,
	dataf => \row18|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row18|div32|FS|Bo~1_combout\);

-- Location: LABCELL_X70_Y8_N30
\row18|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row18|div8|FS|Bo~0_combout\ & ( \row18|div32|FS|Bo~1_combout\ & ( \row17|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row18|div8|FS|Bo~0_combout\ & ( \row18|div32|FS|Bo~1_combout\ & ( \row17|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row18|div8|FS|Bo~0_combout\ & ( !\row18|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ 
-- (!\row17|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row17|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(8))))) ) ) ) # ( !\row18|div8|FS|Bo~0_combout\ & ( 
-- !\row18|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ (!\row17|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(8) & !\row17|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101011010101001010110100100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(9),
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row17|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row17|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row18|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row18|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row18|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y10_N18
\row19|div10|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div10|FS|Bo~0_combout\ = ( \row18|div8|FS|Bo~0_combout\ & ( (\REG_B|q\(9) & (!\row17|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row18|div32|FS|Bo~1_combout\ & !\REG_B|q\(8)))))) ) ) # ( 
-- !\row18|div8|FS|Bo~0_combout\ & ( (\REG_B|q\(9) & (!\row17|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row18|div32|FS|Bo~1_combout\ & \REG_B|q\(8)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000100000100010100010000010000010101010000000001010101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(9),
	datab => \row18|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \REG_B|ALT_INV_q\(8),
	datad => \row17|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row18|div8|FS|ALT_INV_Bo~0_combout\,
	combout => \row19|div10|FS|Bo~0_combout\);

-- Location: LABCELL_X71_Y8_N36
\row18|div6|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div6|FS|Bo~0_combout\ = ( \row18|div5|FS|Bo~0_combout\ & ( (!\REG_B|q\(5) & \row17|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row18|div5|FS|Bo~0_combout\ & ( (!\REG_B|q\(5) & 
-- ((!\row18|div5|FS|Bo~2_combout\) # (\row17|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(5) & (\row17|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row18|div5|FS|Bo~2_combout\)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111100001010101011110000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datac => \row17|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row18|div5|FS|ALT_INV_Bo~2_combout\,
	dataf => \row18|div5|FS|ALT_INV_Bo~0_combout\,
	combout => \row18|div6|FS|Bo~0_combout\);

-- Location: LABCELL_X71_Y8_N48
\row18|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row18|div32|FS|Bo~1_combout\ & ( \row17|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row18|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(6) $ (!\row17|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row18|div6|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(6),
	datac => \row17|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row18|div6|FS|ALT_INV_Bo~0_combout\,
	dataf => \row18|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row18|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y8_N36
\row18|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row18|div32|FS|Bo~1_combout\ & ( \row17|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row18|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(7) $ (!\row17|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row18|div7|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(7),
	datac => \row17|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row18|div7|FS|ALT_INV_Bo~0_combout\,
	dataf => \row18|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row18|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y10_N0
\row19|div10|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div10|FS|Bo~1_combout\ = ( \row18|div8|FS|Bo~0_combout\ & ( \row18|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & \row17|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row18|div8|FS|Bo~0_combout\ & ( 
-- \row18|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & \row17|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row18|div8|FS|Bo~0_combout\ & ( !\row18|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (\row17|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row18|div8|FS|Bo~0_combout\ & ( !\row18|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (!\row17|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100001001000100001001000010000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(9),
	datac => \row17|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row18|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row18|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row19|div10|FS|Bo~1_combout\);

-- Location: LABCELL_X71_Y8_N54
\row18|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row18|div32|FS|Bo~1_combout\ & ( \row17|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row18|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(5) $ (!\row17|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row18|div5|FS|Bo~2_combout\) # (\row18|div5|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110100101011010011010010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datab => \row18|div5|FS|ALT_INV_Bo~0_combout\,
	datac => \row17|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row18|div5|FS|ALT_INV_Bo~2_combout\,
	dataf => \row18|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row18|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y8_N45
\row17|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row17|div32|FS|Bo~1_combout\ & ( \row16|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row17|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(3) $ (!\row16|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row17|div3|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datac => \row16|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row17|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row17|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row17|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y9_N9
\row18|div3|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div3|FS|Bo~0_combout\ = ( \row18|div2|FS|Bo~0_combout\ & ( (!\row17|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(2)) ) ) # ( !\row18|div2|FS|Bo~0_combout\ & ( (\REG_B|q\(2) & 
-- !\row17|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(2),
	datad => \row17|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row18|div2|FS|ALT_INV_Bo~0_combout\,
	combout => \row18|div3|FS|Bo~0_combout\);

-- Location: LABCELL_X71_Y8_N6
\row18|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row18|div3|FS|Bo~0_combout\ & ( \row18|div32|FS|Bo~1_combout\ & ( \row17|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row18|div3|FS|Bo~0_combout\ & ( \row18|div32|FS|Bo~1_combout\ & ( \row17|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row18|div3|FS|Bo~0_combout\ & ( !\row18|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ 
-- (!\row17|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row17|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(3))))) ) ) ) # ( !\row18|div3|FS|Bo~0_combout\ & ( 
-- !\row18|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ (!\row17|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(3) & !\row17|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010110011010101001100101100100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row17|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row17|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row18|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row18|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row18|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y11_N9
\row19|div5|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div5|FS|Bo~0_combout\ = ( \row18|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & !\row17|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row18|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row17|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row18|div3|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row17|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row18|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row18|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row19|div5|FS|Bo~0_combout\);

-- Location: LABCELL_X70_Y10_N36
\row18|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row17|div32|FS|Bo~1_combout\ & ( \row18|div32|FS|Bo~1_combout\ & ( \REG_A|q\(15) ) ) ) # ( !\row17|div32|FS|Bo~1_combout\ & ( \row18|div32|FS|Bo~1_combout\ & ( 
-- !\REG_A|q\(15) $ (!\REG_B|q\(0)) ) ) ) # ( \row17|div32|FS|Bo~1_combout\ & ( !\row18|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(1) $ (!\REG_A|q\(15) $ (((\REG_B|q\(0) & !\REG_A|q\(14))))) ) ) ) # ( !\row17|div32|FS|Bo~1_combout\ & ( 
-- !\row18|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(1) $ (!\REG_A|q\(15) $ (((\REG_B|q\(0) & \REG_A|q\(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001101001011010010110011000111100001111000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(1),
	datab => \REG_A|ALT_INV_q\(15),
	datac => \REG_B|ALT_INV_q\(0),
	datad => \REG_A|ALT_INV_q\(14),
	datae => \row17|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row18|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row18|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: IOIBUF_X70_Y0_N35
\Ain[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(13),
	o => \Ain[13]~input_o\);

-- Location: FF_X70_Y10_N41
\REG_A|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[13]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(13));

-- Location: LABCELL_X70_Y10_N12
\row19|div2|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div2|FS|Bo~0_combout\ = ( \row18|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(1) & (!\REG_A|q\(13) & (\REG_B|q\(0) & !\REG_A|q\(14)))) # (\REG_B|q\(1) & ((!\REG_A|q\(14)) # ((!\REG_A|q\(13) & \REG_B|q\(0))))) ) ) # ( !\row18|div32|FS|Bo~1_combout\ & ( 
-- (!\REG_A|q\(13) & ((!\REG_A|q\(14) & (\REG_B|q\(1))) # (\REG_A|q\(14) & ((\REG_B|q\(0)))))) # (\REG_A|q\(13) & (\REG_B|q\(1) & (!\REG_B|q\(0) $ (\REG_A|q\(14))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001000001011001100100000101100111011000000100011101100000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(1),
	datac => \REG_B|ALT_INV_q\(0),
	datad => \REG_A|ALT_INV_q\(14),
	dataf => \row18|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row19|div2|FS|Bo~0_combout\);

-- Location: LABCELL_X70_Y10_N54
\row19|div5|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div5|FS|Bo~1_combout\ = ( \row18|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & \row17|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row18|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row18|div3|FS|Bo~0_combout\ $ (\row17|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100010010001000010000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datac => \row18|div3|FS|ALT_INV_Bo~0_combout\,
	datad => \row17|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row18|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row19|div5|FS|Bo~1_combout\);

-- Location: MLABCELL_X65_Y11_N42
\row18|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row18|div32|FS|Bo~1_combout\ & ( \row17|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row18|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(2) $ (!\row18|div2|FS|Bo~0_combout\ $ (\row17|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(2),
	datac => \row18|div2|FS|ALT_INV_Bo~0_combout\,
	datad => \row17|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row18|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row18|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y10_N42
\row19|div5|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div5|FS|Bo~2_combout\ = ( !\row19|div5|FS|Bo~1_combout\ & ( \row18|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(3) & ((!\REG_B|q\(2) & 
-- (!\row18|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row19|div2|FS|Bo~0_combout\)) # (\REG_B|q\(2) & ((!\row18|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row19|div2|FS|Bo~0_combout\))))) 
-- ) ) ) # ( !\row19|div5|FS|Bo~1_combout\ & ( !\row18|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( ((!\REG_B|q\(2) & (!\row18|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row19|div2|FS|Bo~0_combout\)) # (\REG_B|q\(2) & ((!\row18|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row19|div2|FS|Bo~0_combout\)))) # (\REG_B|q\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010111110111000000000000000000010000010100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(2),
	datac => \row18|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row19|div2|FS|ALT_INV_Bo~0_combout\,
	datae => \row19|div5|FS|ALT_INV_Bo~1_combout\,
	dataf => \row18|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row19|div5|FS|Bo~2_combout\);

-- Location: LABCELL_X70_Y10_N24
\row19|div7|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div7|FS|Bo~0_combout\ = ( \row19|div5|FS|Bo~0_combout\ & ( \row19|div5|FS|Bo~2_combout\ & ( (!\row18|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(5) & (!\REG_B|q\(6) & 
-- \row18|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\row18|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(6)) # ((!\REG_B|q\(5) & 
-- \row18|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row19|div5|FS|Bo~0_combout\ & ( \row19|div5|FS|Bo~2_combout\ & ( (!\row18|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (!\REG_B|q\(5) & (!\REG_B|q\(6) & \row18|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\row18|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(6)) # ((!\REG_B|q\(5) & 
-- \row18|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( \row19|div5|FS|Bo~0_combout\ & ( !\row19|div5|FS|Bo~2_combout\ & ( (!\row18|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (!\REG_B|q\(5) & (!\REG_B|q\(6) & \row18|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\row18|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(6)) # ((!\REG_B|q\(5) & 
-- \row18|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row19|div5|FS|Bo~0_combout\ & ( !\row19|div5|FS|Bo~2_combout\ & ( (!\row18|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (!\REG_B|q\(6) & ((!\REG_B|q\(5)) # (\row18|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\row18|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(5)) # ((!\REG_B|q\(6)) # 
-- (\row18|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011001011110011001100001011001000110000101100100011000010110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datab => \row18|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(6),
	datad => \row18|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row19|div5|FS|ALT_INV_Bo~0_combout\,
	dataf => \row19|div5|FS|ALT_INV_Bo~2_combout\,
	combout => \row19|div7|FS|Bo~0_combout\);

-- Location: LABCELL_X70_Y10_N6
\row19|div10|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div10|FS|Bo~2_combout\ = ( !\row19|div10|FS|Bo~1_combout\ & ( \row19|div7|FS|Bo~0_combout\ & ( (!\REG_B|q\(8) & (\REG_B|q\(7) & (!\row18|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row18|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(8) & ((!\row18|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(7) & 
-- !\row18|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row19|div10|FS|Bo~1_combout\ & ( !\row19|div7|FS|Bo~0_combout\ & ( (!\REG_B|q\(8) & 
-- (!\row18|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row18|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7))))) # (\REG_B|q\(8) & 
-- (((!\row18|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row18|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011101010001000000000000000001110101000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(7),
	datac => \row18|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row18|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row19|div10|FS|ALT_INV_Bo~1_combout\,
	dataf => \row19|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row19|div10|FS|Bo~2_combout\);

-- Location: LABCELL_X70_Y10_N15
\row19|div10|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div10|FS|Bo~3_combout\ = ( !\row19|div10|FS|Bo~2_combout\ & ( !\row19|div10|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row19|div10|FS|ALT_INV_Bo~0_combout\,
	dataf => \row19|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row19|div10|FS|Bo~3_combout\);

-- Location: LABCELL_X71_Y9_N39
\row18|div10|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div10|FS|Bo~3_combout\ = ( !\row18|div10|FS|Bo~2_combout\ & ( !\row18|div10|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row18|div10|FS|ALT_INV_Bo~0_combout\,
	dataf => \row18|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row18|div10|FS|Bo~3_combout\);

-- Location: LABCELL_X70_Y10_N21
\row18|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row17|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row18|div10|FS|Bo~3_combout\ $ (!\REG_B|q\(10))) # 
-- (\row18|div32|FS|Bo~1_combout\) ) ) # ( !\row17|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row18|div32|FS|Bo~1_combout\ & (!\row18|div10|FS|Bo~3_combout\ $ (\REG_B|q\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000001100110000000000110000111111111100110011111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row18|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \row18|div10|FS|ALT_INV_Bo~3_combout\,
	datad => \REG_B|ALT_INV_q\(10),
	dataf => \row17|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row18|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y10_N27
\row18|div28|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div28|FS|Bo~0_combout\ = ( \row18|div27|FS|Bo~0_combout\ & ( (!\row17|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(27)) ) ) # ( !\row18|div27|FS|Bo~0_combout\ & ( 
-- (!\row17|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111101011111010111100001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row17|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(27),
	dataf => \row18|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row18|div28|FS|Bo~0_combout\);

-- Location: LABCELL_X67_Y10_N21
\row19|div30|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div30|FS|Bo~0_combout\ = ( \row18|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(29) & !\row17|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row18|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(29) & (!\REG_B|q\(28) $ 
-- (!\row17|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row18|div28|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010010001000010001001000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datab => \REG_B|ALT_INV_q\(29),
	datac => \row17|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row18|div28|FS|ALT_INV_Bo~0_combout\,
	dataf => \row18|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row19|div30|FS|Bo~0_combout\);

-- Location: LABCELL_X67_Y10_N18
\row17|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row17|div28|FS|Bo~0_combout\ & ( !\row16|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row17|div32|FS|Bo~1_combout\) # 
-- (\REG_B|q\(28)))) ) ) # ( !\row17|div28|FS|Bo~0_combout\ & ( !\row16|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(28)) # (\row17|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000010101111010100001010111110100000010111111010000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datac => \row17|div32|FS|ALT_INV_Bo~1_combout\,
	datad => \row16|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row17|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row17|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y10_N30
\row18|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row18|div28|FS|Bo~0_combout\ & ( \row18|div32|FS|Bo~1_combout\ & ( \row17|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row18|div28|FS|Bo~0_combout\ & ( \row18|div32|FS|Bo~1_combout\ & ( \row17|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row18|div28|FS|Bo~0_combout\ & ( !\row18|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(29) $ 
-- (!\row17|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row17|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(28))))) ) ) ) # ( !\row18|div28|FS|Bo~0_combout\ & ( 
-- !\row18|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(29) $ (!\row17|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(28) & !\row17|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100100111100110000110110100100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datab => \REG_B|ALT_INV_q\(29),
	datac => \row17|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row17|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row18|div28|FS|ALT_INV_Bo~0_combout\,
	dataf => \row18|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row18|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y10_N0
\row19|div32|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div32|FS|Bo~0_combout\ = ( \row18|div30|FS|Bo~0_combout\ & ( \row18|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & ((!\REG_B|q\(31) & (!\row18|div32|FS|Bo~0_combout\ & 
-- !\row17|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(31) & (\row18|div32|FS|Bo~0_combout\ & \row17|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(30) & 
-- (((!\row17|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row18|div30|FS|Bo~0_combout\ & ( \row18|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & ((!\REG_B|q\(31) & (!\row18|div32|FS|Bo~0_combout\ & 
-- !\row17|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(31) & (\row18|div32|FS|Bo~0_combout\ & \row17|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(30) & 
-- (((!\row17|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( \row18|div30|FS|Bo~0_combout\ & ( !\row18|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & ((!\REG_B|q\(31) & (!\row18|div32|FS|Bo~0_combout\ & 
-- !\row17|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(31) & (\row18|div32|FS|Bo~0_combout\ & \row17|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(30) & 
-- (((!\row17|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row18|div30|FS|Bo~0_combout\ & ( !\row18|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & 
-- (((!\row17|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(30) & ((!\REG_B|q\(31) & (!\row18|div32|FS|Bo~0_combout\ & !\row17|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\REG_B|q\(31) & (\row18|div32|FS|Bo~0_combout\ & \row17|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110000000001101100110000010010110011000001001011001100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datab => \REG_B|ALT_INV_q\(30),
	datac => \row18|div32|FS|ALT_INV_Bo~0_combout\,
	datad => \row17|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row18|div30|FS|ALT_INV_Bo~0_combout\,
	dataf => \row18|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row19|div32|FS|Bo~0_combout\);

-- Location: LABCELL_X68_Y10_N48
\row18|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row18|div32|FS|Bo~1_combout\ & ( \row17|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row18|div32|FS|Bo~1_combout\ & ( 
-- !\row17|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row18|div27|FS|Bo~0_combout\ $ (!\REG_B|q\(27))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row17|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row18|div27|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(27),
	dataf => \row18|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row18|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y10_N57
\row19|div30|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div30|FS|Bo~1_combout\ = ( \row18|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(29) & \row17|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row18|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(29) & (!\REG_B|q\(28) $ 
-- (!\row17|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row18|div28|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100010010001000010000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datab => \REG_B|ALT_INV_q\(29),
	datac => \row17|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row18|div28|FS|ALT_INV_Bo~0_combout\,
	dataf => \row18|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row19|div30|FS|Bo~1_combout\);

-- Location: LABCELL_X68_Y10_N15
\row18|div25|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div25|FS|Bo~3_combout\ = ( !\row18|div25|FS|Bo~2_combout\ & ( !\row18|div25|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row18|div25|FS|ALT_INV_Bo~0_combout\,
	dataf => \row18|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row18|div25|FS|Bo~3_combout\);

-- Location: LABCELL_X66_Y10_N0
\row18|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row18|div25|FS|Bo~3_combout\ & ( \row18|div32|FS|Bo~1_combout\ & ( \row17|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row18|div25|FS|Bo~3_combout\ & ( \row18|div32|FS|Bo~1_combout\ & ( \row17|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row18|div25|FS|Bo~3_combout\ & ( !\row18|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(26) $ 
-- (!\row17|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(25) & !\row17|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row18|div25|FS|Bo~3_combout\ & ( 
-- !\row18|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(26) $ (!\row17|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row17|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010011001011001011001011001101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(26),
	datab => \REG_B|ALT_INV_q\(25),
	datac => \row17|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row17|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row18|div25|FS|ALT_INV_Bo~3_combout\,
	dataf => \row18|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row18|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y9_N36
\row17|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row17|div32|FS|Bo~1_combout\ & ( \row16|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row17|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(23) $ (!\row17|div23|FS|Bo~0_combout\ $ (\row16|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row17|div23|FS|ALT_INV_Bo~0_combout\,
	datad => \row16|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row17|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row17|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y9_N45
\row18|div23|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div23|FS|Bo~0_combout\ = ( \row18|div22|FS|Bo~0_combout\ & ( (\REG_B|q\(22) & !\row17|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row18|div22|FS|Bo~0_combout\ & ( 
-- (!\row17|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(22),
	datad => \row17|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row18|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row18|div23|FS|Bo~0_combout\);

-- Location: LABCELL_X67_Y9_N54
\row18|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row18|div23|FS|Bo~0_combout\ & ( \row18|div32|FS|Bo~1_combout\ & ( \row17|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row18|div23|FS|Bo~0_combout\ & ( \row18|div32|FS|Bo~1_combout\ & ( \row17|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row18|div23|FS|Bo~0_combout\ & ( !\row18|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(24) $ 
-- (!\row17|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row17|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(23))))) ) ) ) # ( !\row18|div23|FS|Bo~0_combout\ & ( 
-- !\row18|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(24) $ (!\row17|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row17|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110010010110100101101100001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row17|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(24),
	datac => \row17|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(23),
	datae => \row18|div23|FS|ALT_INV_Bo~0_combout\,
	dataf => \row18|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row18|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y7_N45
\row18|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row18|div25|FS|Bo~3_combout\ & ( !\row17|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(25)) # 
-- (\row18|div32|FS|Bo~1_combout\))) ) ) # ( !\row18|div25|FS|Bo~3_combout\ & ( !\row17|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row18|div32|FS|Bo~1_combout\) # (\REG_B|q\(25)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001011111101000000101111101010000101011110101000010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(25),
	datac => \row18|div32|FS|ALT_INV_Bo~1_combout\,
	datad => \row17|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row18|div25|FS|ALT_INV_Bo~3_combout\,
	combout => \row18|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y10_N45
\row19|div25|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div25|FS|Bo~0_combout\ = ( \row18|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(24) & !\row17|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row18|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(24) & (!\REG_B|q\(23) $ 
-- (!\row17|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row18|div23|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row17|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row18|div23|FS|ALT_INV_Bo~0_combout\,
	dataf => \row18|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row19|div25|FS|Bo~0_combout\);

-- Location: LABCELL_X66_Y11_N12
\row18|div20|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div20|FS|Bo~3_combout\ = ( !\row18|div20|FS|Bo~2_combout\ & ( !\row18|div20|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row18|div20|FS|ALT_INV_Bo~0_combout\,
	dataf => \row18|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row18|div20|FS|Bo~3_combout\);

-- Location: LABCELL_X66_Y11_N48
\row18|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row18|div32|FS|Bo~1_combout\ & ( \row18|div20|FS|Bo~3_combout\ & ( \row17|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row18|div32|FS|Bo~1_combout\ & ( \row18|div20|FS|Bo~3_combout\ & ( !\REG_B|q\(21) $ (!\row17|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(20) & 
-- !\row17|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( \row18|div32|FS|Bo~1_combout\ & ( !\row18|div20|FS|Bo~3_combout\ & ( \row17|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # 
-- ( !\row18|div32|FS|Bo~1_combout\ & ( !\row18|div20|FS|Bo~3_combout\ & ( !\REG_B|q\(21) $ (!\row17|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((!\row17|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101001000101101000000001111111101001011101101000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datab => \row17|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(21),
	datad => \row17|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row18|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row18|div20|FS|ALT_INV_Bo~3_combout\,
	combout => \row18|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y9_N21
\row18|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row18|div32|FS|Bo~1_combout\ & ( \row17|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row18|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(22) $ (!\row18|div22|FS|Bo~0_combout\ $ (!\row17|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datac => \row18|div22|FS|ALT_INV_Bo~0_combout\,
	datad => \row17|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row18|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row18|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y9_N39
\row19|div25|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div25|FS|Bo~1_combout\ = ( \row18|div32|FS|Bo~1_combout\ & ( (\row17|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(24)) ) ) # ( !\row18|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & 
-- (!\row17|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(23) $ (\row18|div23|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110000010010000011000001001000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row17|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(23),
	datac => \REG_B|ALT_INV_q\(24),
	datad => \row18|div23|FS|ALT_INV_Bo~0_combout\,
	dataf => \row18|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row19|div25|FS|Bo~1_combout\);

-- Location: LABCELL_X66_Y11_N21
\row18|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row18|div20|FS|Bo~3_combout\ & ( !\row17|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(20)) # 
-- (\row18|div32|FS|Bo~1_combout\))) ) ) # ( !\row18|div20|FS|Bo~3_combout\ & ( !\row17|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row18|div32|FS|Bo~1_combout\) # (\REG_B|q\(20)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100001111110000110000111100111100000011110011110000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(20),
	datac => \row17|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row18|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row18|div20|FS|ALT_INV_Bo~3_combout\,
	combout => \row18|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y9_N54
\row17|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row17|div32|FS|Bo~1_combout\ & ( \row16|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row17|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(18) $ (!\row17|div18|FS|Bo~0_combout\ $ (\row16|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(18),
	datac => \row17|div18|FS|ALT_INV_Bo~0_combout\,
	datad => \row16|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row17|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row17|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y9_N24
\row18|div18|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div18|FS|Bo~0_combout\ = ( \row18|div17|FS|Bo~0_combout\ & ( (\REG_B|q\(17) & !\row17|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row18|div17|FS|Bo~0_combout\ & ( 
-- (!\row17|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(17),
	datad => \row17|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row18|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row18|div18|FS|Bo~0_combout\);

-- Location: LABCELL_X66_Y9_N0
\row18|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row18|div18|FS|Bo~0_combout\ & ( \row18|div32|FS|Bo~1_combout\ & ( \row17|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row18|div18|FS|Bo~0_combout\ & ( \row18|div32|FS|Bo~1_combout\ & ( \row17|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row18|div18|FS|Bo~0_combout\ & ( !\row18|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(19) $ 
-- (!\row17|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row17|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(18))))) ) ) ) # ( !\row18|div18|FS|Bo~0_combout\ & ( 
-- !\row18|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(19) $ (!\row17|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(18) & !\row17|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100100111100110000110110100100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(19),
	datac => \row17|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row17|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row18|div18|FS|ALT_INV_Bo~0_combout\,
	dataf => \row18|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row18|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y12_N51
\row19|div20|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div20|FS|Bo~0_combout\ = ( \row18|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & !\row17|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row18|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & (!\REG_B|q\(18) $ 
-- (!\row18|div18|FS|Bo~0_combout\ $ (!\row17|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(19),
	datab => \REG_B|ALT_INV_q\(18),
	datac => \row18|div18|FS|ALT_INV_Bo~0_combout\,
	datad => \row17|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row18|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row19|div20|FS|Bo~0_combout\);

-- Location: LABCELL_X71_Y9_N3
\row18|div15|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div15|FS|Bo~3_combout\ = ( !\row18|div15|FS|Bo~2_combout\ & ( !\row18|div15|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row18|div15|FS|ALT_INV_Bo~0_combout\,
	dataf => \row18|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row18|div15|FS|Bo~3_combout\);

-- Location: LABCELL_X68_Y9_N48
\row18|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row18|div15|FS|Bo~3_combout\ & ( \row18|div32|FS|Bo~1_combout\ & ( \row17|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row18|div15|FS|Bo~3_combout\ & ( \row18|div32|FS|Bo~1_combout\ & ( \row17|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row18|div15|FS|Bo~3_combout\ & ( !\row18|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(16) $ 
-- (!\row17|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row17|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(15))))) ) ) ) # ( !\row18|div15|FS|Bo~3_combout\ & ( 
-- !\row18|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(16) $ (!\row17|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row17|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001110001100011001110011100011000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row17|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(16),
	datac => \REG_B|ALT_INV_q\(15),
	datad => \row17|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row18|div15|FS|ALT_INV_Bo~3_combout\,
	dataf => \row18|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row18|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y9_N12
\row18|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row18|div17|FS|Bo~0_combout\ & ( !\row17|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(17)) # 
-- (\row18|div32|FS|Bo~1_combout\))) ) ) # ( !\row18|div17|FS|Bo~0_combout\ & ( !\row17|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row18|div32|FS|Bo~1_combout\) # (\REG_B|q\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100001111110000110000111100111100000011110011110000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(17),
	datac => \row17|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row18|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row18|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row18|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y9_N36
\row19|div20|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div20|FS|Bo~1_combout\ = ( \row18|div32|FS|Bo~1_combout\ & ( (\row17|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(19)) ) ) # ( !\row18|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & (!\REG_B|q\(18) $ 
-- (!\row17|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row18|div18|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110000010010000011000001001000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \row17|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(19),
	datad => \row18|div18|FS|ALT_INV_Bo~0_combout\,
	dataf => \row18|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row19|div20|FS|Bo~1_combout\);

-- Location: MLABCELL_X65_Y9_N15
\row17|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row17|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row17|div13|FS|Bo~0_combout\ & ( !\row16|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row17|div32|FS|Bo~1_combout\) # 
-- (\REG_B|q\(13)))) ) ) # ( !\row17|div13|FS|Bo~0_combout\ & ( !\row16|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(13)) # (\row17|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101000001111010110100000111110100101000011111010010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datac => \row16|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row17|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row17|div13|FS|ALT_INV_Bo~0_combout\,
	combout => \row17|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y9_N15
\row18|div13|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div13|FS|Bo~0_combout\ = ( \row18|div12|FS|Bo~0_combout\ & ( (!\row17|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(12)) ) ) # ( !\row18|div12|FS|Bo~0_combout\ & ( 
-- (!\row17|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row17|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(12),
	dataf => \row18|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row18|div13|FS|Bo~0_combout\);

-- Location: MLABCELL_X65_Y9_N24
\row18|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row18|div13|FS|Bo~0_combout\ & ( \row18|div32|FS|Bo~1_combout\ & ( \row17|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row18|div13|FS|Bo~0_combout\ & ( \row18|div32|FS|Bo~1_combout\ & ( \row17|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row18|div13|FS|Bo~0_combout\ & ( !\row18|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ 
-- (!\row17|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row17|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(13))))) ) ) ) # ( !\row18|div13|FS|Bo~0_combout\ & ( 
-- !\row18|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ (!\row17|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(13) & !\row17|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001110011100110001100011100100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(14),
	datac => \row17|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row17|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row18|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row18|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row18|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y9_N36
\row18|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row18|div32|FS|Bo~1_combout\ & ( \row17|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row18|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(15) $ (!\row17|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row18|div15|FS|Bo~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(15),
	datac => \row17|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row18|div15|FS|ALT_INV_Bo~3_combout\,
	dataf => \row18|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row18|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y9_N30
\row19|div15|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div15|FS|Bo~0_combout\ = ( \row18|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & !\row17|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row18|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (!\row17|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row18|div13|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010010001000010001001000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(14),
	datac => \row17|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row18|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row18|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row19|div15|FS|Bo~0_combout\);

-- Location: MLABCELL_X65_Y10_N42
\row18|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row18|div10|FS|Bo~3_combout\ & ( \row18|div32|FS|Bo~1_combout\ & ( \row17|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row18|div10|FS|Bo~3_combout\ & ( \row18|div32|FS|Bo~1_combout\ & ( \row17|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row18|div10|FS|Bo~3_combout\ & ( !\row18|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(11) $ 
-- (!\row17|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(10) & !\row17|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row18|div10|FS|Bo~3_combout\ & ( 
-- !\row18|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(11) $ (!\row17|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row17|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010011001011001011001011001101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(11),
	datab => \REG_B|ALT_INV_q\(10),
	datac => \row17|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row17|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row18|div10|FS|ALT_INV_Bo~3_combout\,
	dataf => \row18|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row18|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y9_N12
\row19|div15|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div15|FS|Bo~1_combout\ = ( \row18|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & \row17|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row18|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (!\row17|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row18|div13|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100010010001000010000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(14),
	datac => \row17|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row18|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row18|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row19|div15|FS|Bo~1_combout\);

-- Location: MLABCELL_X65_Y9_N45
\row18|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row18|div32|FS|Bo~1_combout\ & ( \row17|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row18|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(12) $ (!\row18|div12|FS|Bo~0_combout\ $ (!\row17|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datac => \row18|div12|FS|ALT_INV_Bo~0_combout\,
	datad => \row17|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row18|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row18|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y10_N48
\row19|div12|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div12|FS|Bo~0_combout\ = ( \row18|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row19|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(10) & ((!\REG_B|q\(11)) # 
-- (\row18|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(10) & (\row18|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(11))) ) ) ) # ( 
-- !\row18|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row19|div10|FS|Bo~2_combout\ & ( (\row18|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(11)) ) ) ) # ( 
-- \row18|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row19|div10|FS|Bo~2_combout\ & ( (!\row18|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(11) & 
-- ((!\row19|div10|FS|Bo~0_combout\) # (!\REG_B|q\(10))))) # (\row18|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row19|div10|FS|Bo~0_combout\) # ((!\REG_B|q\(10)) # (!\REG_B|q\(11))))) ) ) ) # ( 
-- !\row18|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row19|div10|FS|Bo~2_combout\ & ( (!\row18|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\row19|div10|FS|Bo~0_combout\ & 
-- (!\REG_B|q\(10) & !\REG_B|q\(11)))) # (\row18|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(11)) # ((!\row19|div10|FS|Bo~0_combout\ & !\REG_B|q\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111100001000111011110000111000001111000000001100111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row19|div10|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(10),
	datac => \row18|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(11),
	datae => \row18|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row19|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row19|div12|FS|Bo~0_combout\);

-- Location: MLABCELL_X65_Y9_N18
\row19|div15|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div15|FS|Bo~2_combout\ = ( \row18|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row19|div12|FS|Bo~0_combout\ & ( (\REG_B|q\(13) & (\REG_B|q\(12) & 
-- (!\row18|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row19|div15|FS|Bo~1_combout\))) ) ) ) # ( !\row18|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row19|div12|FS|Bo~0_combout\ & ( 
-- (!\row19|div15|FS|Bo~1_combout\ & (((\REG_B|q\(12) & !\row18|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(13)))) ) ) ) # ( \row18|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row19|div12|FS|Bo~0_combout\ & ( (\REG_B|q\(13) & (!\row19|div15|FS|Bo~1_combout\ & ((!\row18|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12))))) ) ) ) # ( 
-- !\row18|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row19|div12|FS|Bo~0_combout\ & ( (!\row19|div15|FS|Bo~1_combout\ & (((!\row18|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(12))) # (\REG_B|q\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011100000000010100010000000001110101000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(12),
	datac => \row18|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row19|div15|FS|ALT_INV_Bo~1_combout\,
	datae => \row18|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row19|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row19|div15|FS|Bo~2_combout\);

-- Location: LABCELL_X66_Y10_N6
\row19|div17|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div17|FS|Bo~0_combout\ = ( \row19|div15|FS|Bo~0_combout\ & ( \row19|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & (((!\REG_B|q\(15) & \row18|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\row18|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(16) & (!\REG_B|q\(15) & (\row18|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row18|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row19|div15|FS|Bo~0_combout\ & ( \row19|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & (((!\REG_B|q\(15) & 
-- \row18|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row18|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(16) & (!\REG_B|q\(15) & 
-- (\row18|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row18|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row19|div15|FS|Bo~0_combout\ & ( !\row19|div15|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(16) & (((!\REG_B|q\(15) & \row18|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row18|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(16) & (!\REG_B|q\(15) & 
-- (\row18|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row18|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row19|div15|FS|Bo~0_combout\ & ( !\row19|div15|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(16) & ((!\REG_B|q\(15)) # ((\row18|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row18|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(16) & 
-- (\row18|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(15)) # (\row18|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101011101111000010001010111000001000101011100000100010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(16),
	datab => \REG_B|ALT_INV_q\(15),
	datac => \row18|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row18|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row19|div15|FS|ALT_INV_Bo~0_combout\,
	dataf => \row19|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row19|div17|FS|Bo~0_combout\);

-- Location: LABCELL_X66_Y10_N12
\row19|div20|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div20|FS|Bo~2_combout\ = ( !\row19|div20|FS|Bo~1_combout\ & ( \row19|div17|FS|Bo~0_combout\ & ( (!\REG_B|q\(18) & (\REG_B|q\(17) & (!\row18|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row18|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(18) & ((!\row18|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(17) & 
-- !\row18|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row19|div20|FS|Bo~1_combout\ & ( !\row19|div17|FS|Bo~0_combout\ & ( (!\REG_B|q\(18) & 
-- (!\row18|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row18|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17))))) # (\REG_B|q\(18) & 
-- (((!\row18|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row18|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011101010001000000000000000001110101000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(17),
	datac => \row18|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row18|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row19|div20|FS|ALT_INV_Bo~1_combout\,
	dataf => \row19|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row19|div20|FS|Bo~2_combout\);

-- Location: LABCELL_X66_Y10_N18
\row19|div22|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div22|FS|Bo~0_combout\ = ( \row19|div20|FS|Bo~0_combout\ & ( \row19|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & (((!\REG_B|q\(20) & \row18|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\row18|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(21) & (!\REG_B|q\(20) & (\row18|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row18|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row19|div20|FS|Bo~0_combout\ & ( \row19|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & (((!\REG_B|q\(20) & 
-- \row18|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row18|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(21) & (!\REG_B|q\(20) & 
-- (\row18|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row18|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row19|div20|FS|Bo~0_combout\ & ( !\row19|div20|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(21) & (((!\REG_B|q\(20) & \row18|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row18|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(21) & (!\REG_B|q\(20) & 
-- (\row18|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row18|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row19|div20|FS|Bo~0_combout\ & ( !\row19|div20|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(21) & ((!\REG_B|q\(20)) # ((\row18|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row18|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(21) & 
-- (\row18|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(20)) # (\row18|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111011001111000011001000111000001100100011100000110010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datab => \REG_B|ALT_INV_q\(21),
	datac => \row18|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row18|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row19|div20|FS|ALT_INV_Bo~0_combout\,
	dataf => \row19|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row19|div22|FS|Bo~0_combout\);

-- Location: LABCELL_X66_Y10_N48
\row19|div25|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div25|FS|Bo~2_combout\ = ( !\row19|div25|FS|Bo~1_combout\ & ( \row19|div22|FS|Bo~0_combout\ & ( (!\REG_B|q\(23) & (\REG_B|q\(22) & (!\row18|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row18|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(23) & ((!\row18|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(22) & 
-- !\row18|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row19|div25|FS|Bo~1_combout\ & ( !\row19|div22|FS|Bo~0_combout\ & ( (!\REG_B|q\(23) & 
-- (!\row18|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row18|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22))))) # (\REG_B|q\(23) & 
-- (((!\row18|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row18|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011100110001000000000000000001110011000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row18|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row18|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row19|div25|FS|ALT_INV_Bo~1_combout\,
	dataf => \row19|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row19|div25|FS|Bo~2_combout\);

-- Location: LABCELL_X66_Y10_N24
\row19|div27|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div27|FS|Bo~0_combout\ = ( \row19|div25|FS|Bo~0_combout\ & ( \row19|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & (((!\REG_B|q\(25) & \row18|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\row18|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & (!\REG_B|q\(25) & (\row18|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row18|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row19|div25|FS|Bo~0_combout\ & ( \row19|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & (((!\REG_B|q\(25) & 
-- \row18|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row18|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & (!\REG_B|q\(25) & 
-- (\row18|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row18|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row19|div25|FS|Bo~0_combout\ & ( !\row19|div25|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(26) & (((!\REG_B|q\(25) & \row18|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row18|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & (!\REG_B|q\(25) & 
-- (\row18|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row18|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row19|div25|FS|Bo~0_combout\ & ( !\row19|div25|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(26) & ((!\REG_B|q\(25)) # ((\row18|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row18|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(26) & 
-- (\row18|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(25)) # (\row18|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101011101111000010001010111000001000101011100000100010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(26),
	datab => \REG_B|ALT_INV_q\(25),
	datac => \row18|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row18|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row19|div25|FS|ALT_INV_Bo~0_combout\,
	dataf => \row19|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row19|div27|FS|Bo~0_combout\);

-- Location: LABCELL_X66_Y10_N36
\row19|div30|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div30|FS|Bo~2_combout\ = ( \row18|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row19|div27|FS|Bo~0_combout\ & ( (\REG_B|q\(28) & (!\row18|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ 
-- & !\row19|div30|FS|Bo~1_combout\)) ) ) ) # ( !\row18|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row19|div27|FS|Bo~0_combout\ & ( (!\row19|div30|FS|Bo~1_combout\ & ((!\REG_B|q\(28) & (\REG_B|q\(27) & 
-- !\row18|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(28) & ((!\row18|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27)))))) ) ) ) # ( 
-- \row18|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row19|div27|FS|Bo~0_combout\ & ( (!\row19|div30|FS|Bo~1_combout\ & ((!\REG_B|q\(28) & (\REG_B|q\(27) & 
-- !\row18|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(28) & ((!\row18|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27)))))) ) ) ) # ( 
-- !\row18|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row19|div27|FS|Bo~0_combout\ & ( (!\row19|div30|FS|Bo~1_combout\ & ((!\row18|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(28)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000011100010000000001110001000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datab => \REG_B|ALT_INV_q\(27),
	datac => \row18|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row19|div30|FS|ALT_INV_Bo~1_combout\,
	datae => \row18|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row19|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row19|div30|FS|Bo~2_combout\);

-- Location: LABCELL_X67_Y10_N12
\row19|div32|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div32|FS|Bo~1_combout\ = ( \row19|div32|FS|Bo~0_combout\ & ( \row19|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & (!\REG_B|q\(30) & \row18|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row19|div32|FS|Bo~0_combout\ & ( \row19|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31)) # ((!\REG_B|q\(30) & \row18|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \row19|div32|FS|Bo~0_combout\ & ( 
-- !\row19|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\REG_B|q\(30) & ((!\row19|div30|FS|Bo~0_combout\) # (\row18|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(30) & (!\row19|div30|FS|Bo~0_combout\ & 
-- \row18|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row19|div32|FS|Bo~0_combout\ & ( !\row19|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31)) # ((!\REG_B|q\(30) & ((!\row19|div30|FS|Bo~0_combout\) # 
-- (\row18|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(30) & (!\row19|div30|FS|Bo~0_combout\ & \row18|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101011111110100000001010100010101010111011100000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datab => \REG_B|ALT_INV_q\(30),
	datac => \row19|div30|FS|ALT_INV_Bo~0_combout\,
	datad => \row18|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row19|div32|FS|ALT_INV_Bo~0_combout\,
	dataf => \row19|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row19|div32|FS|Bo~1_combout\);

-- Location: LABCELL_X70_Y10_N30
\row19|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row18|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row19|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row18|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row19|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(11) $ (((!\row18|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ((!\row19|div10|FS|Bo~3_combout\) # (\REG_B|q\(10)))) # (\row18|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\REG_B|q\(10) & !\row19|div10|FS|Bo~3_combout\)))) ) ) ) # ( 
-- !\row18|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row19|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(11) $ (((!\row18|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(10) & 
-- \row19|div10|FS|Bo~3_combout\)) # (\row18|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(10)) # (\row19|div10|FS|Bo~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001110000111001011000111100011000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row18|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(11),
	datac => \REG_B|ALT_INV_q\(10),
	datad => \row19|div10|FS|ALT_INV_Bo~3_combout\,
	datae => \row18|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row19|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row19|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y8_N57
\row19|div8|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div8|FS|Bo~0_combout\ = ( \row18|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(7) & !\row19|div7|FS|Bo~0_combout\) ) ) # ( !\row18|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ 
-- & ( (!\row19|div7|FS|Bo~0_combout\) # (\REG_B|q\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(7),
	datad => \row19|div7|FS|ALT_INV_Bo~0_combout\,
	dataf => \row18|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row19|div8|FS|Bo~0_combout\);

-- Location: LABCELL_X70_Y13_N18
\row20|div10|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div10|FS|Bo~0_combout\ = ( \row19|div32|FS|Bo~1_combout\ & ( (!\row18|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(9)) ) ) # ( !\row19|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (!\row18|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row19|div8|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100000110000010010000011000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \row18|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(9),
	datad => \row19|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row19|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row20|div10|FS|Bo~0_combout\);

-- Location: LABCELL_X68_Y12_N12
\row19|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row19|div32|FS|Bo~1_combout\ & ( \row18|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row19|div32|FS|Bo~1_combout\ & ( 
-- !\row19|div10|FS|Bo~3_combout\ $ (!\row18|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(10))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row19|div10|FS|ALT_INV_Bo~3_combout\,
	datac => \row18|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(10),
	dataf => \row19|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row19|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y8_N39
\row18|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row17|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\REG_B|q\(8) $ (\row18|div8|FS|Bo~0_combout\)) # (\row18|div32|FS|Bo~1_combout\) ) 
-- ) # ( !\row17|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row18|div32|FS|Bo~1_combout\ & (!\REG_B|q\(8) $ (!\row18|div8|FS|Bo~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010100000000010101010000011110101010111111111010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row18|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \REG_B|ALT_INV_q\(8),
	datad => \row18|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row17|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row18|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y12_N30
\row19|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row19|div32|FS|Bo~1_combout\ & ( \row19|div8|FS|Bo~0_combout\ & ( \row18|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row19|div32|FS|Bo~1_combout\ & ( \row19|div8|FS|Bo~0_combout\ & ( !\REG_B|q\(9) $ (!\row18|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row18|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) 
-- # (\REG_B|q\(8))))) ) ) ) # ( \row19|div32|FS|Bo~1_combout\ & ( !\row19|div8|FS|Bo~0_combout\ & ( \row18|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row19|div32|FS|Bo~1_combout\ & ( !\row19|div8|FS|Bo~0_combout\ & 
-- ( !\REG_B|q\(9) $ (!\row18|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(8) & !\row18|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010110011010000000001111111110100110010110010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(9),
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row18|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row18|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row19|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row19|div8|FS|ALT_INV_Bo~0_combout\,
	combout => \row19|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y8_N27
\row20|div10|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div10|FS|Bo~1_combout\ = ( \row19|div8|FS|Bo~0_combout\ & ( (!\REG_B|q\(9) & (!\row18|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row19|div32|FS|Bo~1_combout\) # (\REG_B|q\(8)))))) ) ) # ( 
-- !\row19|div8|FS|Bo~0_combout\ & ( (!\REG_B|q\(9) & (!\row18|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(8)) # (\row19|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000010110000010000001011000010000000011100001000000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \row19|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \REG_B|ALT_INV_q\(9),
	datad => \row18|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row19|div8|FS|ALT_INV_Bo~0_combout\,
	combout => \row20|div10|FS|Bo~1_combout\);

-- Location: LABCELL_X71_Y8_N24
\row19|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row19|div7|FS|Bo~0_combout\ & ( !\row18|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(7)) # (\row19|div32|FS|Bo~1_combout\))) 
-- ) ) # ( !\row19|div7|FS|Bo~0_combout\ & ( !\row18|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(7)) # (\row19|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100001111110000110000111100001111110000110000111111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row19|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \row18|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(7),
	dataf => \row19|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row19|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y8_N3
\row19|div6|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div6|FS|Bo~0_combout\ = ( \row19|div5|FS|Bo~0_combout\ & ( (!\REG_B|q\(5) & \row18|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row19|div5|FS|Bo~0_combout\ & ( (!\REG_B|q\(5) & 
-- ((!\row19|div5|FS|Bo~2_combout\) # (\row18|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(5) & (\row18|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row19|div5|FS|Bo~2_combout\)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111100001010101011110000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datac => \row18|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row19|div5|FS|ALT_INV_Bo~2_combout\,
	dataf => \row19|div5|FS|ALT_INV_Bo~0_combout\,
	combout => \row19|div6|FS|Bo~0_combout\);

-- Location: LABCELL_X71_Y8_N12
\row19|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row19|div32|FS|Bo~1_combout\ & ( \row18|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row19|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(6) $ (!\row18|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row19|div6|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(6),
	datac => \row18|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row19|div6|FS|ALT_INV_Bo~0_combout\,
	dataf => \row19|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row19|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y10_N57
\row19|div3|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div3|FS|Bo~0_combout\ = ( \row19|div2|FS|Bo~0_combout\ & ( (!\row18|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(2)) ) ) # ( !\row19|div2|FS|Bo~0_combout\ & ( (\REG_B|q\(2) & 
-- !\row18|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(2),
	datad => \row18|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row19|div2|FS|ALT_INV_Bo~0_combout\,
	combout => \row19|div3|FS|Bo~0_combout\);

-- Location: MLABCELL_X65_Y11_N6
\row20|div5|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div5|FS|Bo~0_combout\ = ( \row19|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & !\row18|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row19|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row19|div3|FS|Bo~0_combout\ $ (!\row18|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row19|div3|FS|ALT_INV_Bo~0_combout\,
	datad => \row18|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row19|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row20|div5|FS|Bo~0_combout\);

-- Location: LABCELL_X71_Y8_N39
\row19|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row19|div32|FS|Bo~1_combout\ & ( \row18|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row19|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(5) $ (!\row18|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row19|div5|FS|Bo~2_combout\) # (\row19|div5|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110011001011010011001100100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datab => \row18|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row19|div5|FS|ALT_INV_Bo~0_combout\,
	datad => \row19|div5|FS|ALT_INV_Bo~2_combout\,
	dataf => \row19|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row19|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y12_N36
\row18|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row18|div32|FS|Bo~1_combout\ & ( \row17|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row18|div32|FS|Bo~1_combout\ & ( 
-- !\row17|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(3) $ (\row18|div3|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row17|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(3),
	datad => \row18|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row18|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row18|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y12_N48
\row19|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row18|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row19|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row18|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row19|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ (((!\REG_B|q\(3) & (!\row18|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row19|div3|FS|Bo~0_combout\)) # (\REG_B|q\(3) & ((!\row18|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row19|div3|FS|Bo~0_combout\))))) ) ) ) # ( 
-- !\row18|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row19|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ (((!\REG_B|q\(3) & ((!\row19|div3|FS|Bo~0_combout\) # 
-- (\row18|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(3) & (\row18|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row19|div3|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010110100110100110100101100100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row18|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row19|div3|FS|ALT_INV_Bo~0_combout\,
	datae => \row18|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row19|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row19|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y11_N54
\row20|div5|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div5|FS|Bo~1_combout\ = ( \row19|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & \row18|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row19|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row18|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row19|div3|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row18|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row19|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row19|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row20|div5|FS|Bo~1_combout\);

-- Location: LABCELL_X68_Y11_N0
\row19|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row18|div32|FS|Bo~1_combout\ & ( \row19|div32|FS|Bo~1_combout\ & ( \REG_A|q\(14) ) ) ) # ( !\row18|div32|FS|Bo~1_combout\ & ( \row19|div32|FS|Bo~1_combout\ & ( 
-- !\REG_A|q\(14) $ (!\REG_B|q\(0)) ) ) ) # ( \row18|div32|FS|Bo~1_combout\ & ( !\row19|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(1) $ (!\REG_A|q\(14) $ (((!\REG_A|q\(13) & \REG_B|q\(0))))) ) ) ) # ( !\row18|div32|FS|Bo~1_combout\ & ( 
-- !\row19|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(1) $ (!\REG_A|q\(14) $ (((\REG_A|q\(13) & \REG_B|q\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001101001010110101001011000001111111100000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(1),
	datab => \REG_A|ALT_INV_q\(13),
	datac => \REG_A|ALT_INV_q\(14),
	datad => \REG_B|ALT_INV_q\(0),
	datae => \row18|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row19|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row19|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y11_N27
\row19|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row19|div32|FS|Bo~1_combout\ & ( \row18|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row19|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(2) $ (!\row19|div2|FS|Bo~0_combout\ $ (\row18|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(2),
	datac => \row19|div2|FS|ALT_INV_Bo~0_combout\,
	datad => \row18|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row19|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row19|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: IOIBUF_X70_Y81_N1
\Ain[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(12),
	o => \Ain[12]~input_o\);

-- Location: FF_X71_Y15_N59
\REG_A|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[12]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(12));

-- Location: MLABCELL_X72_Y15_N48
\row20|div2|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div2|FS|Bo~0_combout\ = ( \row19|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(1) & (\REG_B|q\(0) & (!\REG_A|q\(12) & !\REG_A|q\(13)))) # (\REG_B|q\(1) & ((!\REG_A|q\(13)) # ((\REG_B|q\(0) & !\REG_A|q\(12))))) ) ) # ( !\row19|div32|FS|Bo~1_combout\ & ( 
-- (!\REG_A|q\(12) & ((!\REG_A|q\(13) & ((\REG_B|q\(1)))) # (\REG_A|q\(13) & (\REG_B|q\(0))))) # (\REG_A|q\(12) & (\REG_B|q\(1) & (!\REG_B|q\(0) $ (\REG_A|q\(13))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111001000101000011100100010101001111000001000100111100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(0),
	datab => \REG_A|ALT_INV_q\(12),
	datac => \REG_B|ALT_INV_q\(1),
	datad => \REG_A|ALT_INV_q\(13),
	dataf => \row19|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row20|div2|FS|Bo~0_combout\);

-- Location: LABCELL_X68_Y11_N30
\row20|div5|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div5|FS|Bo~2_combout\ = ( \row19|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row20|div2|FS|Bo~0_combout\ & ( (!\row20|div5|FS|Bo~1_combout\ & (\REG_B|q\(3) & 
-- ((!\row19|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(2))))) ) ) ) # ( !\row19|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row20|div2|FS|Bo~0_combout\ & ( 
-- (!\row20|div5|FS|Bo~1_combout\ & (((!\row19|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(2))) # (\REG_B|q\(3)))) ) ) ) # ( \row19|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row20|div2|FS|Bo~0_combout\ & ( (!\row20|div5|FS|Bo~1_combout\ & (\REG_B|q\(3) & (!\row19|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(2)))) ) ) ) # ( 
-- !\row19|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row20|div2|FS|Bo~0_combout\ & ( (!\row20|div5|FS|Bo~1_combout\ & (((!\row19|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(2))) 
-- # (\REG_B|q\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001010100010000000000010000010100010101010100010000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row20|div5|FS|ALT_INV_Bo~1_combout\,
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row19|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(2),
	datae => \row19|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row20|div2|FS|ALT_INV_Bo~0_combout\,
	combout => \row20|div5|FS|Bo~2_combout\);

-- Location: LABCELL_X68_Y11_N24
\row20|div7|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div7|FS|Bo~0_combout\ = ( \row19|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row20|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(5) & ((!\REG_B|q\(6)) # 
-- (\row19|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(5) & (!\REG_B|q\(6) & \row19|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row19|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row20|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & \row19|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row19|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row20|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & ((!\REG_B|q\(5)) # ((!\row20|div5|FS|Bo~0_combout\) # 
-- (\row19|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(6) & (\row19|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(5)) # (!\row20|div5|FS|Bo~0_combout\)))) ) ) ) # ( 
-- !\row19|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row20|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & (((!\REG_B|q\(5) & !\row20|div5|FS|Bo~0_combout\)) # 
-- (\row19|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(6) & (!\REG_B|q\(5) & (!\row20|div5|FS|Bo~0_combout\ & \row19|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011101100110010001111111000000000110011001000100011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datab => \REG_B|ALT_INV_q\(6),
	datac => \row20|div5|FS|ALT_INV_Bo~0_combout\,
	datad => \row19|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row19|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row20|div5|FS|ALT_INV_Bo~2_combout\,
	combout => \row20|div7|FS|Bo~0_combout\);

-- Location: LABCELL_X68_Y11_N6
\row20|div10|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div10|FS|Bo~2_combout\ = ( \row19|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row20|div7|FS|Bo~0_combout\ & ( (\REG_B|q\(8) & (!\row20|div10|FS|Bo~1_combout\ & 
-- !\row19|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row19|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row20|div7|FS|Bo~0_combout\ & ( (!\row20|div10|FS|Bo~1_combout\ & 
-- ((!\REG_B|q\(8) & (\REG_B|q\(7) & !\row19|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(8) & ((!\row19|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7)))))) ) ) ) # ( 
-- \row19|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row20|div7|FS|Bo~0_combout\ & ( (!\row20|div10|FS|Bo~1_combout\ & ((!\REG_B|q\(8) & (\REG_B|q\(7) & 
-- !\row19|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(8) & ((!\row19|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7)))))) ) ) ) # ( 
-- !\row19|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row20|div7|FS|Bo~0_combout\ & ( (!\row20|div10|FS|Bo~1_combout\ & ((!\row19|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001010000011100000001000001110000000100000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(7),
	datac => \row20|div10|FS|ALT_INV_Bo~1_combout\,
	datad => \row19|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row19|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row20|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row20|div10|FS|Bo~2_combout\);

-- Location: LABCELL_X68_Y11_N48
\row20|div12|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div12|FS|Bo~0_combout\ = ( \row19|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row20|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(10) & ((!\REG_B|q\(11)) # 
-- (\row19|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(10) & (!\REG_B|q\(11) & \row19|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row19|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row20|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & \row19|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row19|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row20|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & ((!\REG_B|q\(10)) # ((!\row20|div10|FS|Bo~0_combout\) # 
-- (\row19|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(11) & (\row19|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(10)) # (!\row20|div10|FS|Bo~0_combout\)))) ) ) ) # 
-- ( !\row19|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row20|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & (((!\REG_B|q\(10) & !\row20|div10|FS|Bo~0_combout\)) # 
-- (\row19|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(11) & (!\REG_B|q\(10) & (!\row20|div10|FS|Bo~0_combout\ & \row19|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011101100110010001111111000000000110011001000100011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datab => \REG_B|ALT_INV_q\(11),
	datac => \row20|div10|FS|ALT_INV_Bo~0_combout\,
	datad => \row19|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row19|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row20|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row20|div12|FS|Bo~0_combout\);

-- Location: LABCELL_X66_Y10_N42
\row19|div28|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div28|FS|Bo~0_combout\ = ( \row19|div27|FS|Bo~0_combout\ & ( (\REG_B|q\(27) & !\row18|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row19|div27|FS|Bo~0_combout\ & ( 
-- (!\row18|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(27),
	datad => \row18|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row19|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row19|div28|FS|Bo~0_combout\);

-- Location: LABCELL_X66_Y10_N30
\row20|div30|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div30|FS|Bo~0_combout\ = ( \row19|div28|FS|Bo~0_combout\ & ( (\REG_B|q\(29) & (!\row18|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row19|div32|FS|Bo~1_combout\ & !\REG_B|q\(28)))))) ) ) # ( 
-- !\row19|div28|FS|Bo~0_combout\ & ( (\REG_B|q\(29) & (!\row18|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row19|div32|FS|Bo~1_combout\ & \REG_B|q\(28)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000010100010100000001010000010100010100000001010001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datab => \row19|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \row18|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(28),
	dataf => \row19|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row20|div30|FS|Bo~0_combout\);

-- Location: LABCELL_X67_Y11_N0
\row20|div32|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div32|FS|Bo~0_combout\ = ( \row18|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row19|div30|FS|Bo~2_combout\ & ( (\REG_B|q\(31) & (\row19|div32|FS|Bo~0_combout\ & !\REG_B|q\(30))) ) ) ) # ( 
-- !\row18|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row19|div30|FS|Bo~2_combout\ & ( ((!\REG_B|q\(31) & !\row19|div32|FS|Bo~0_combout\)) # (\REG_B|q\(30)) ) ) ) # ( 
-- \row18|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row19|div30|FS|Bo~2_combout\ & ( (\REG_B|q\(31) & (\row19|div32|FS|Bo~0_combout\ & (!\row19|div30|FS|Bo~0_combout\ $ (!\REG_B|q\(30))))) ) ) ) # ( 
-- !\row18|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row19|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\row19|div32|FS|Bo~0_combout\) # (!\row19|div30|FS|Bo~0_combout\ $ (\REG_B|q\(30))))) # (\REG_B|q\(31) & 
-- (!\row19|div30|FS|Bo~0_combout\ $ (((\REG_B|q\(30)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101011010101000000010000001011000000111111110000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row19|div30|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(31),
	datac => \row19|div32|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(30),
	datae => \row18|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row19|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row20|div32|FS|Bo~0_combout\);

-- Location: LABCELL_X67_Y14_N51
\row18|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row18|div32|FS|Bo~1_combout\ & ( \row18|div28|FS|Bo~0_combout\ & ( \row17|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row18|div32|FS|Bo~1_combout\ & ( \row18|div28|FS|Bo~0_combout\ & ( !\REG_B|q\(28) $ (\row17|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row18|div32|FS|Bo~1_combout\ & ( !\row18|div28|FS|Bo~0_combout\ & ( 
-- \row17|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row18|div32|FS|Bo~1_combout\ & ( !\row18|div28|FS|Bo~0_combout\ & ( !\REG_B|q\(28) $ 
-- (!\row17|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000000001111111111110000000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(28),
	datad => \row17|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row18|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row18|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row18|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y11_N36
\row19|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row19|div32|FS|Bo~1_combout\ & ( \row19|div28|FS|Bo~0_combout\ & ( \row18|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row19|div32|FS|Bo~1_combout\ & ( \row19|div28|FS|Bo~0_combout\ & ( !\REG_B|q\(29) $ (!\row18|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((!\row18|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(28))))) ) ) ) # ( \row19|div32|FS|Bo~1_combout\ & ( !\row19|div28|FS|Bo~0_combout\ & ( 
-- \row18|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row19|div32|FS|Bo~1_combout\ & ( !\row19|div28|FS|Bo~0_combout\ & ( !\REG_B|q\(29) $ 
-- (!\row18|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(28) & !\row18|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001110011100000000001111111111000110001110010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datab => \REG_B|ALT_INV_q\(29),
	datac => \row18|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row18|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row19|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row19|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row19|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y10_N54
\row19|div25|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div25|FS|Bo~3_combout\ = ( !\row19|div25|FS|Bo~2_combout\ & ( !\row19|div25|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row19|div25|FS|ALT_INV_Bo~0_combout\,
	dataf => \row19|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row19|div25|FS|Bo~3_combout\);

-- Location: LABCELL_X68_Y10_N36
\row19|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row19|div32|FS|Bo~1_combout\ & ( \row19|div25|FS|Bo~3_combout\ & ( \row18|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row19|div32|FS|Bo~1_combout\ & ( \row19|div25|FS|Bo~3_combout\ & ( !\REG_B|q\(26) $ (!\row18|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(25) & 
-- !\row18|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( \row19|div32|FS|Bo~1_combout\ & ( !\row19|div25|FS|Bo~3_combout\ & ( \row18|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # 
-- ( !\row19|div32|FS|Bo~1_combout\ & ( !\row19|div25|FS|Bo~3_combout\ & ( !\REG_B|q\(26) $ (!\row18|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((!\row18|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101101001000011110000111101101001010110100000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(26),
	datab => \REG_B|ALT_INV_q\(25),
	datac => \row18|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row18|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row19|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row19|div25|FS|ALT_INV_Bo~3_combout\,
	combout => \row19|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y10_N33
\row19|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row19|div27|FS|Bo~0_combout\ & ( !\row18|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(27)) # 
-- (\row19|div32|FS|Bo~1_combout\))) ) ) # ( !\row19|div27|FS|Bo~0_combout\ & ( !\row18|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(27)) # (\row19|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000111111110000000011111100001100111100110000110011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row19|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \REG_B|ALT_INV_q\(27),
	datad => \row18|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row19|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row19|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y13_N12
\row20|div30|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div30|FS|Bo~1_combout\ = ( \row19|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(29) & \row18|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row19|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(29) & (!\REG_B|q\(28) $ 
-- (!\row18|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row19|div28|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100010010001000010000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datab => \REG_B|ALT_INV_q\(29),
	datac => \row18|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row19|div28|FS|ALT_INV_Bo~0_combout\,
	dataf => \row19|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row20|div30|FS|Bo~1_combout\);

-- Location: LABCELL_X66_Y11_N39
\row18|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row17|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\REG_B|q\(23) $ (\row18|div23|FS|Bo~0_combout\)) # 
-- (\row18|div32|FS|Bo~1_combout\) ) ) # ( !\row17|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row18|div32|FS|Bo~1_combout\ & (!\REG_B|q\(23) $ (!\row18|div23|FS|Bo~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101000000000010110100000000010100101111111111010010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datac => \row18|div23|FS|ALT_INV_Bo~0_combout\,
	datad => \row18|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row17|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row18|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y11_N24
\row19|div23|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div23|FS|Bo~0_combout\ = ( \row19|div22|FS|Bo~0_combout\ & ( (!\row18|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(22)) ) ) # ( !\row19|div22|FS|Bo~0_combout\ & ( 
-- (!\row18|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row18|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(22),
	dataf => \row19|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row19|div23|FS|Bo~0_combout\);

-- Location: LABCELL_X66_Y11_N6
\row19|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row19|div32|FS|Bo~1_combout\ & ( \row19|div23|FS|Bo~0_combout\ & ( \row18|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row19|div32|FS|Bo~1_combout\ & ( \row19|div23|FS|Bo~0_combout\ & ( !\REG_B|q\(24) $ (!\row18|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((!\row18|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(23))))) ) ) ) # ( \row19|div32|FS|Bo~1_combout\ & ( !\row19|div23|FS|Bo~0_combout\ & ( 
-- \row18|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row19|div32|FS|Bo~1_combout\ & ( !\row19|div23|FS|Bo~0_combout\ & ( !\REG_B|q\(24) $ 
-- (!\row18|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(23) & !\row18|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101100110001100110011001110011001011010010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	datab => \row18|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(23),
	datad => \row18|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row19|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row19|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row19|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y11_N36
\row19|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row19|div32|FS|Bo~1_combout\ & ( \row18|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row19|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(25) $ (!\row18|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row19|div25|FS|Bo~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(25),
	datac => \row18|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row19|div25|FS|ALT_INV_Bo~3_combout\,
	dataf => \row19|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row19|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y11_N27
\row20|div25|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div25|FS|Bo~0_combout\ = ( \row19|div23|FS|Bo~0_combout\ & ( (\REG_B|q\(24) & (!\row18|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(23) & !\row19|div32|FS|Bo~1_combout\))))) ) ) # ( 
-- !\row19|div23|FS|Bo~0_combout\ & ( (\REG_B|q\(24) & (!\row18|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(23) & !\row19|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000101010000010000010101000000010100010100000001010001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row18|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row19|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row19|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row20|div25|FS|Bo~0_combout\);

-- Location: LABCELL_X66_Y11_N15
\row20|div25|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div25|FS|Bo~1_combout\ = ( \row19|div23|FS|Bo~0_combout\ & ( (!\REG_B|q\(24) & (!\row18|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row19|div32|FS|Bo~1_combout\) # (\REG_B|q\(23)))))) ) ) # ( 
-- !\row19|div23|FS|Bo~0_combout\ & ( (!\REG_B|q\(24) & (!\row18|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(23)) # (\row19|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000001010001010000000101010000010000010101000001000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row18|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row19|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row19|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row20|div25|FS|Bo~1_combout\);

-- Location: LABCELL_X66_Y9_N9
\row19|div20|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div20|FS|Bo~3_combout\ = ( !\row19|div20|FS|Bo~2_combout\ & ( !\row19|div20|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row19|div20|FS|ALT_INV_Bo~0_combout\,
	dataf => \row19|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row19|div20|FS|Bo~3_combout\);

-- Location: LABCELL_X66_Y11_N0
\row19|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row19|div20|FS|Bo~3_combout\ & ( \row19|div32|FS|Bo~1_combout\ & ( \row18|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row19|div20|FS|Bo~3_combout\ & ( \row19|div32|FS|Bo~1_combout\ & ( \row18|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row19|div20|FS|Bo~3_combout\ & ( !\row19|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(21) $ 
-- (!\row18|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(20) & !\row18|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row19|div20|FS|Bo~3_combout\ & ( 
-- !\row19|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(21) $ (!\row18|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row18|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001101101001011010010011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datab => \REG_B|ALT_INV_q\(21),
	datac => \row18|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row18|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row19|div20|FS|ALT_INV_Bo~3_combout\,
	dataf => \row19|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row19|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y11_N24
\row19|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row19|div22|FS|Bo~0_combout\ & ( !\row18|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(22)) # 
-- (\row19|div32|FS|Bo~1_combout\))) ) ) # ( !\row19|div22|FS|Bo~0_combout\ & ( !\row18|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row19|div32|FS|Bo~1_combout\) # (\REG_B|q\(22)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100001111101001010000111101011010000011110101101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datac => \row18|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row19|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row19|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row19|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y9_N15
\row18|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row18|div18|FS|Bo~0_combout\ & ( !\row17|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row18|div32|FS|Bo~1_combout\) # 
-- (\REG_B|q\(18)))) ) ) # ( !\row18|div18|FS|Bo~0_combout\ & ( !\row17|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(18)) # (\row18|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000010101111010100001010111110100000010111111010000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datac => \row18|div32|FS|ALT_INV_Bo~1_combout\,
	datad => \row17|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row18|div18|FS|ALT_INV_Bo~0_combout\,
	combout => \row18|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y9_N42
\row19|div18|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div18|FS|Bo~0_combout\ = ( \row19|div17|FS|Bo~0_combout\ & ( (!\row18|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(17)) ) ) # ( !\row19|div17|FS|Bo~0_combout\ & ( 
-- (!\row18|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row18|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(17),
	dataf => \row19|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row19|div18|FS|Bo~0_combout\);

-- Location: LABCELL_X68_Y9_N18
\row19|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row18|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row19|div32|FS|Bo~1_combout\ & ( 
-- \row18|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row18|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row19|div32|FS|Bo~1_combout\ & ( 
-- \row18|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row18|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row19|div32|FS|Bo~1_combout\ & ( 
-- !\row18|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(19) $ (((\REG_B|q\(18) & \row19|div18|FS|Bo~0_combout\)))) ) ) ) # ( !\row18|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row19|div32|FS|Bo~1_combout\ & ( !\row18|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(19) $ (((\row19|div18|FS|Bo~0_combout\) # (\REG_B|q\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100111000011001111000110100100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \row18|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(19),
	datad => \row19|div18|FS|ALT_INV_Bo~0_combout\,
	datae => \row18|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row19|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row19|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y9_N27
\row20|div20|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div20|FS|Bo~0_combout\ = ( \row19|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & !\row18|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row19|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & 
-- (!\row18|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row19|div18|FS|Bo~0_combout\ $ (!\REG_B|q\(18))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(19),
	datab => \row18|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row19|div18|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(18),
	dataf => \row19|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row20|div20|FS|Bo~0_combout\);

-- Location: LABCELL_X66_Y9_N57
\row19|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row19|div32|FS|Bo~1_combout\ & ( \row18|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row19|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(20) $ (!\row19|div20|FS|Bo~3_combout\ $ (!\row18|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datac => \row19|div20|FS|ALT_INV_Bo~3_combout\,
	datad => \row18|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row19|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row19|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y9_N33
\row19|div15|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div15|FS|Bo~3_combout\ = ( !\row19|div15|FS|Bo~2_combout\ & ( !\row19|div15|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row19|div15|FS|ALT_INV_Bo~0_combout\,
	dataf => \row19|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row19|div15|FS|Bo~3_combout\);

-- Location: MLABCELL_X65_Y9_N36
\row19|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row19|div32|FS|Bo~1_combout\ & ( \row19|div15|FS|Bo~3_combout\ & ( \row18|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row19|div32|FS|Bo~1_combout\ & ( \row19|div15|FS|Bo~3_combout\ & ( !\REG_B|q\(16) $ (!\row18|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((!\row18|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(15))))) ) ) ) # ( \row19|div32|FS|Bo~1_combout\ & ( !\row19|div15|FS|Bo~3_combout\ & ( 
-- \row18|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row19|div32|FS|Bo~1_combout\ & ( !\row19|div15|FS|Bo~3_combout\ & ( !\REG_B|q\(16) $ 
-- (!\row18|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row18|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011011000011000011110000111100111100100101100000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row18|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(16),
	datac => \row18|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(15),
	datae => \row19|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row19|div15|FS|ALT_INV_Bo~3_combout\,
	combout => \row19|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y10_N24
\row19|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row19|div32|FS|Bo~1_combout\ & ( \row18|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row19|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(17) $ (!\row19|div17|FS|Bo~0_combout\ $ (!\row18|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(17),
	datac => \row19|div17|FS|ALT_INV_Bo~0_combout\,
	datad => \row18|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row19|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row19|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y9_N45
\row20|div20|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div20|FS|Bo~1_combout\ = ( \row19|div32|FS|Bo~1_combout\ & ( (\row18|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(19)) ) ) # ( !\row19|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & (!\REG_B|q\(18) $ 
-- (!\row18|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row19|div18|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100100000000011010010000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \row18|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row19|div18|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(19),
	dataf => \row19|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row20|div20|FS|Bo~1_combout\);

-- Location: MLABCELL_X65_Y10_N24
\row19|div13|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div13|FS|Bo~0_combout\ = ( \row18|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(12) & !\row19|div12|FS|Bo~0_combout\) ) ) # ( 
-- !\row18|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row19|div12|FS|Bo~0_combout\) # (\REG_B|q\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(12),
	datad => \row19|div12|FS|ALT_INV_Bo~0_combout\,
	dataf => \row18|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row19|div13|FS|Bo~0_combout\);

-- Location: MLABCELL_X65_Y10_N54
\row18|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row18|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row18|div32|FS|Bo~1_combout\ & ( \row17|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row18|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(13) $ (!\row17|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row18|div13|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row17|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row18|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row18|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row18|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y10_N12
\row19|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row18|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row19|div32|FS|Bo~1_combout\ & ( 
-- \row18|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row18|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row19|div32|FS|Bo~1_combout\ & ( 
-- \row18|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row18|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row19|div32|FS|Bo~1_combout\ & ( 
-- !\row18|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(14) $ (((\row19|div13|FS|Bo~0_combout\ & \REG_B|q\(13))))) ) ) ) # ( !\row18|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row19|div32|FS|Bo~1_combout\ & ( !\row18|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(14) $ (((\REG_B|q\(13)) # (\row19|div13|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111100010000111000111101110000100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row19|div13|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row18|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(14),
	datae => \row18|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row19|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row19|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y10_N3
\row20|div15|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div15|FS|Bo~0_combout\ = ( \row19|div32|FS|Bo~1_combout\ & ( (!\row18|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(14)) ) ) # ( !\row19|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & 
-- (!\row19|div13|FS|Bo~0_combout\ $ (!\REG_B|q\(13) $ (!\row18|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010010110000000001001011000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row19|div13|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row18|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(14),
	dataf => \row19|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row20|div15|FS|Bo~0_combout\);

-- Location: LABCELL_X68_Y11_N36
\row19|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row19|div32|FS|Bo~1_combout\ & ( \row18|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row19|div32|FS|Bo~1_combout\ & ( 
-- !\row18|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row19|div15|FS|Bo~3_combout\ $ (!\REG_B|q\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row18|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row19|div15|FS|ALT_INV_Bo~3_combout\,
	datad => \REG_B|ALT_INV_q\(15),
	dataf => \row19|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row19|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y10_N9
\row19|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row19|div32|FS|Bo~1_combout\ & ( \row18|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row19|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(12) $ (!\row18|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row19|div12|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datac => \row18|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row19|div12|FS|ALT_INV_Bo~0_combout\,
	dataf => \row19|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row19|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y10_N27
\row20|div15|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div15|FS|Bo~1_combout\ = ( \row19|div32|FS|Bo~1_combout\ & ( (\row18|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(14)) ) ) # ( !\row19|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & 
-- (!\row19|div13|FS|Bo~0_combout\ $ (!\REG_B|q\(13) $ (\row18|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100100000000011010010000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row19|div13|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row18|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(14),
	dataf => \row19|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row20|div15|FS|Bo~1_combout\);

-- Location: LABCELL_X68_Y11_N42
\row20|div15|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div15|FS|Bo~2_combout\ = ( \row19|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row20|div12|FS|Bo~0_combout\ & ( (\REG_B|q\(13) & (!\row19|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ 
-- & !\row20|div15|FS|Bo~1_combout\)) ) ) ) # ( !\row19|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row20|div12|FS|Bo~0_combout\ & ( (!\row20|div15|FS|Bo~1_combout\ & ((!\REG_B|q\(13) & (\REG_B|q\(12) & 
-- !\row19|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(13) & ((!\row19|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12)))))) ) ) ) # ( 
-- \row19|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row20|div12|FS|Bo~0_combout\ & ( (!\row20|div15|FS|Bo~1_combout\ & ((!\REG_B|q\(13) & (\REG_B|q\(12) & 
-- !\row19|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(13) & ((!\row19|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12)))))) ) ) ) # ( 
-- !\row19|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row20|div12|FS|Bo~0_combout\ & ( (!\row20|div15|FS|Bo~1_combout\ & ((!\row19|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000011100010000000001110001000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(12),
	datac => \row19|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row20|div15|FS|ALT_INV_Bo~1_combout\,
	datae => \row19|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row20|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row20|div15|FS|Bo~2_combout\);

-- Location: LABCELL_X68_Y11_N12
\row20|div17|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div17|FS|Bo~0_combout\ = ( \row19|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row20|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16)) # ((!\REG_B|q\(15) & 
-- \row19|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row19|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row20|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(15) & (!\REG_B|q\(16) & 
-- \row19|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \row19|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row20|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16)) # ((!\REG_B|q\(15) & 
-- ((!\row20|div15|FS|Bo~0_combout\) # (\row19|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(15) & (\row19|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row20|div15|FS|Bo~0_combout\))) ) ) ) # ( !\row19|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row20|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & ((!\REG_B|q\(15) & ((!\row20|div15|FS|Bo~0_combout\) # 
-- (\row19|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(15) & (\row19|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row20|div15|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110000001000111011111100111000001000000010001100111011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(15),
	datab => \REG_B|ALT_INV_q\(16),
	datac => \row19|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row20|div15|FS|ALT_INV_Bo~0_combout\,
	datae => \row19|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row20|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row20|div17|FS|Bo~0_combout\);

-- Location: LABCELL_X67_Y11_N6
\row20|div20|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div20|FS|Bo~2_combout\ = ( !\row20|div20|FS|Bo~1_combout\ & ( \row20|div17|FS|Bo~0_combout\ & ( (!\REG_B|q\(18) & (\REG_B|q\(17) & (!\row19|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row19|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(18) & ((!\row19|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(17) & 
-- !\row19|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row20|div20|FS|Bo~1_combout\ & ( !\row20|div17|FS|Bo~0_combout\ & ( (!\REG_B|q\(18) & 
-- (!\row19|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row19|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17))))) # (\REG_B|q\(18) & 
-- (((!\row19|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row19|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011100110001000000000000000001110011000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(17),
	datab => \REG_B|ALT_INV_q\(18),
	datac => \row19|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row19|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row20|div20|FS|ALT_INV_Bo~1_combout\,
	dataf => \row20|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row20|div20|FS|Bo~2_combout\);

-- Location: LABCELL_X67_Y11_N42
\row20|div22|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div22|FS|Bo~0_combout\ = ( \row19|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row20|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21)) # ((!\REG_B|q\(20) & 
-- \row19|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row19|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row20|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & (!\REG_B|q\(20) & 
-- \row19|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \row19|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row20|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21)) # ((!\REG_B|q\(20) & 
-- ((!\row20|div20|FS|Bo~0_combout\) # (\row19|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(20) & (\row19|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row20|div20|FS|Bo~0_combout\))) ) ) ) # ( !\row19|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row20|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & ((!\REG_B|q\(20) & ((!\row20|div20|FS|Bo~0_combout\) # 
-- (\row19|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(20) & (\row19|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row20|div20|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101000001000111011111010111000001000000010001010111010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(21),
	datab => \REG_B|ALT_INV_q\(20),
	datac => \row19|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row20|div20|FS|ALT_INV_Bo~0_combout\,
	datae => \row19|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row20|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row20|div22|FS|Bo~0_combout\);

-- Location: LABCELL_X67_Y11_N48
\row20|div25|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div25|FS|Bo~2_combout\ = ( \row19|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row20|div22|FS|Bo~0_combout\ & ( (\REG_B|q\(23) & (!\row20|div25|FS|Bo~1_combout\ & (\REG_B|q\(22) & 
-- !\row19|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row19|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row20|div22|FS|Bo~0_combout\ & ( (!\row20|div25|FS|Bo~1_combout\ & 
-- (((\REG_B|q\(22) & !\row19|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(23)))) ) ) ) # ( \row19|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row20|div22|FS|Bo~0_combout\ & ( 
-- (\REG_B|q\(23) & (!\row20|div25|FS|Bo~1_combout\ & ((!\row19|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22))))) ) ) ) # ( !\row19|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row20|div22|FS|Bo~0_combout\ & ( (!\row20|div25|FS|Bo~1_combout\ & (((!\row19|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22))) # (\REG_B|q\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110001001100010001000000010001001100010001000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \row20|div25|FS|ALT_INV_Bo~1_combout\,
	datac => \REG_B|ALT_INV_q\(22),
	datad => \row19|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row19|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row20|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row20|div25|FS|Bo~2_combout\);

-- Location: LABCELL_X67_Y11_N30
\row20|div27|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div27|FS|Bo~0_combout\ = ( \row20|div25|FS|Bo~0_combout\ & ( \row20|div25|FS|Bo~2_combout\ & ( (!\row19|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (\row19|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(25) & !\REG_B|q\(26)))) # (\row19|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(26)) # 
-- ((\row19|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(25))))) ) ) ) # ( !\row20|div25|FS|Bo~0_combout\ & ( \row20|div25|FS|Bo~2_combout\ & ( 
-- (!\row19|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\row19|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(25) & !\REG_B|q\(26)))) # 
-- (\row19|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(26)) # ((\row19|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(25))))) ) ) ) # ( \row20|div25|FS|Bo~0_combout\ & ( 
-- !\row20|div25|FS|Bo~2_combout\ & ( (!\row19|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\row19|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(25) & !\REG_B|q\(26)))) # 
-- (\row19|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(26)) # ((\row19|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(25))))) ) ) ) # ( !\row20|div25|FS|Bo~0_combout\ & ( 
-- !\row20|div25|FS|Bo~2_combout\ & ( (!\row19|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(26) & ((!\REG_B|q\(25)) # (\row19|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # 
-- (\row19|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (((!\REG_B|q\(25)) # (!\REG_B|q\(26))) # (\row19|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111100001101010011110000010001001111000001000100111100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row19|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(25),
	datac => \row19|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(26),
	datae => \row20|div25|FS|ALT_INV_Bo~0_combout\,
	dataf => \row20|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row20|div27|FS|Bo~0_combout\);

-- Location: LABCELL_X67_Y11_N24
\row20|div30|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div30|FS|Bo~2_combout\ = ( !\row20|div30|FS|Bo~1_combout\ & ( \row20|div27|FS|Bo~0_combout\ & ( (!\REG_B|q\(28) & (\REG_B|q\(27) & (!\row19|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row19|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(28) & ((!\row19|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(27) & 
-- !\row19|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row20|div30|FS|Bo~1_combout\ & ( !\row20|div27|FS|Bo~0_combout\ & ( (!\REG_B|q\(28) & 
-- (!\row19|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row19|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27))))) # (\REG_B|q\(28) & 
-- (((!\row19|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row19|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(27)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011100110001000000000000000001110011000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(27),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row19|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row19|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row20|div30|FS|ALT_INV_Bo~1_combout\,
	dataf => \row20|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row20|div30|FS|Bo~2_combout\);

-- Location: LABCELL_X67_Y11_N15
\row20|div32|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div32|FS|Bo~1_combout\ = ( \row19|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row20|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\REG_B|q\(30)) # (!\row20|div32|FS|Bo~0_combout\))) # (\REG_B|q\(31) & 
-- (!\REG_B|q\(30) & !\row20|div32|FS|Bo~0_combout\)) ) ) ) # ( !\row19|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row20|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & !\row20|div32|FS|Bo~0_combout\) ) ) ) # ( 
-- \row19|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row20|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\REG_B|q\(30)) # ((!\row20|div30|FS|Bo~0_combout\) # (!\row20|div32|FS|Bo~0_combout\)))) # (\REG_B|q\(31) & 
-- (!\row20|div32|FS|Bo~0_combout\ & ((!\REG_B|q\(30)) # (!\row20|div30|FS|Bo~0_combout\)))) ) ) ) # ( !\row19|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row20|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & 
-- ((!\row20|div32|FS|Bo~0_combout\) # ((!\REG_B|q\(30) & !\row20|div30|FS|Bo~0_combout\)))) # (\REG_B|q\(31) & (!\REG_B|q\(30) & (!\row20|div30|FS|Bo~0_combout\ & !\row20|div32|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101010000000111111101010100010101010000000001110111010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datab => \REG_B|ALT_INV_q\(30),
	datac => \row20|div30|FS|ALT_INV_Bo~0_combout\,
	datad => \row20|div32|FS|ALT_INV_Bo~0_combout\,
	datae => \row19|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row20|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row20|div32|FS|Bo~1_combout\);

-- Location: LABCELL_X68_Y12_N0
\row20|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row20|div12|FS|Bo~0_combout\ & ( \row20|div32|FS|Bo~1_combout\ & ( \row19|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row20|div12|FS|Bo~0_combout\ & ( \row20|div32|FS|Bo~1_combout\ & ( \row19|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row20|div12|FS|Bo~0_combout\ & ( !\row20|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(12) $ 
-- (!\row19|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row20|div12|FS|Bo~0_combout\ & ( !\row20|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(12) $ 
-- (\row19|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111000011111111000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(12),
	datad => \row19|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row20|div12|FS|ALT_INV_Bo~0_combout\,
	dataf => \row20|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row20|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y11_N39
\row20|div8|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div8|FS|Bo~0_combout\ = ( \row20|div7|FS|Bo~0_combout\ & ( (!\row19|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(7)) ) ) # ( !\row20|div7|FS|Bo~0_combout\ & ( 
-- (!\row19|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111101011111010111100001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row19|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(7),
	dataf => \row20|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row20|div8|FS|Bo~0_combout\);

-- Location: LABCELL_X71_Y8_N51
\row19|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row19|div32|FS|Bo~1_combout\ & ( \row18|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row19|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(8) $ (!\row18|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row19|div8|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datac => \row18|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row19|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row19|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row19|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y15_N54
\row20|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row19|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row20|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row19|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row20|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ (((!\REG_B|q\(8) & (!\row19|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row20|div8|FS|Bo~0_combout\)) # (\REG_B|q\(8) & ((!\row19|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row20|div8|FS|Bo~0_combout\))))) ) ) ) # ( 
-- !\row19|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row20|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ (((!\REG_B|q\(8) & ((!\row20|div8|FS|Bo~0_combout\) # 
-- (\row19|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(8) & (\row19|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row20|div8|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010110100110100110100101100100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(9),
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row19|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row20|div8|FS|ALT_INV_Bo~0_combout\,
	datae => \row19|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row20|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row20|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y11_N57
\row20|div10|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div10|FS|Bo~3_combout\ = ( !\row20|div10|FS|Bo~2_combout\ & ( !\row20|div10|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row20|div10|FS|ALT_INV_Bo~0_combout\,
	dataf => \row20|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row20|div10|FS|Bo~3_combout\);

-- Location: LABCELL_X68_Y15_N21
\row20|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row20|div32|FS|Bo~1_combout\ & ( \row19|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row20|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(10) $ (!\row19|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row20|div10|FS|Bo~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datac => \row19|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row20|div10|FS|ALT_INV_Bo~3_combout\,
	dataf => \row20|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row20|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y15_N21
\row21|div10|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div10|FS|Bo~0_combout\ = ( !\row19|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row20|div32|FS|Bo~1_combout\ & ( \REG_B|q\(9) ) ) ) # ( 
-- \row19|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row20|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & (!\REG_B|q\(8) $ (!\row20|div8|FS|Bo~0_combout\))) ) ) ) # ( 
-- !\row19|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row20|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & (!\REG_B|q\(8) $ (\row20|div8|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000011000000110000110000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(8),
	datac => \REG_B|ALT_INV_q\(9),
	datad => \row20|div8|FS|ALT_INV_Bo~0_combout\,
	datae => \row19|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row20|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row21|div10|FS|Bo~0_combout\);

-- Location: LABCELL_X68_Y15_N54
\row20|div6|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div6|FS|Bo~0_combout\ = ( \row20|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(5) & \row19|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row20|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(5) & 
-- ((!\row20|div5|FS|Bo~0_combout\) # (\row19|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(5) & (\row19|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row20|div5|FS|Bo~0_combout\)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111100001100110011110000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(5),
	datac => \row19|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row20|div5|FS|ALT_INV_Bo~0_combout\,
	dataf => \row20|div5|FS|ALT_INV_Bo~2_combout\,
	combout => \row20|div6|FS|Bo~0_combout\);

-- Location: LABCELL_X68_Y15_N18
\row20|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row20|div32|FS|Bo~1_combout\ & ( \row19|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row20|div32|FS|Bo~1_combout\ & ( 
-- !\row19|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(6) $ (!\row20|div6|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row19|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(6),
	datad => \row20|div6|FS|ALT_INV_Bo~0_combout\,
	dataf => \row20|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row20|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y15_N45
\row21|div10|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div10|FS|Bo~1_combout\ = ( \row20|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & \row19|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row20|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (!\row19|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row20|div8|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100010010001000010000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(9),
	datac => \row19|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row20|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row20|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row21|div10|FS|Bo~1_combout\);

-- Location: LABCELL_X71_Y8_N15
\row20|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row20|div32|FS|Bo~1_combout\ & ( \row19|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row20|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(7) $ (!\row19|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row20|div7|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(7),
	datac => \row19|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row20|div7|FS|ALT_INV_Bo~0_combout\,
	dataf => \row20|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row20|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X72_Y15_N3
\row20|div3|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div3|FS|Bo~0_combout\ = ( \row20|div2|FS|Bo~0_combout\ & ( (!\row19|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(2)) ) ) # ( !\row20|div2|FS|Bo~0_combout\ & ( (\REG_B|q\(2) & 
-- !\row19|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(2),
	datad => \row19|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row20|div2|FS|ALT_INV_Bo~0_combout\,
	combout => \row20|div3|FS|Bo~0_combout\);

-- Location: LABCELL_X68_Y15_N0
\row21|div5|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div5|FS|Bo~0_combout\ = ( \row20|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & !\row19|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row20|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row19|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row20|div3|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row19|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row20|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row20|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row21|div5|FS|Bo~0_combout\);

-- Location: LABCELL_X68_Y15_N36
\row20|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row20|div32|FS|Bo~1_combout\ & ( \row19|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row20|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(5) $ (!\row19|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row20|div5|FS|Bo~0_combout\) # (\row20|div5|FS|Bo~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100111000011011010011100001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row20|div5|FS|ALT_INV_Bo~2_combout\,
	datab => \REG_B|ALT_INV_q\(5),
	datac => \row19|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row20|div5|FS|ALT_INV_Bo~0_combout\,
	dataf => \row20|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row20|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X72_Y15_N39
\row19|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row19|div32|FS|Bo~1_combout\ & ( \row18|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row19|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(3) $ (!\row19|div3|FS|Bo~0_combout\ $ (\row18|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row19|div3|FS|ALT_INV_Bo~0_combout\,
	datad => \row18|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row19|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row19|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X72_Y15_N18
\row20|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row19|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row20|div32|FS|Bo~1_combout\ & ( 
-- \row19|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row19|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row20|div32|FS|Bo~1_combout\ & ( 
-- \row19|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row19|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row20|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ 
-- (!\row19|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(3) & \row20|div3|FS|Bo~0_combout\)))) ) ) ) # ( !\row19|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row20|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ (!\row19|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row20|div3|FS|Bo~0_combout\) # (\REG_B|q\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110101010010101010101101010100100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row20|div3|FS|ALT_INV_Bo~0_combout\,
	datad => \row19|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row19|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row20|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row20|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X72_Y15_N54
\row20|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \REG_B|q\(1) & ( \row20|div32|FS|Bo~1_combout\ & ( !\REG_A|q\(13) $ (((!\REG_B|q\(0)) # (\row19|div32|FS|Bo~1_combout\))) ) ) ) # ( !\REG_B|q\(1) & ( 
-- \row20|div32|FS|Bo~1_combout\ & ( !\REG_A|q\(13) $ (((!\REG_B|q\(0)) # (\row19|div32|FS|Bo~1_combout\))) ) ) ) # ( \REG_B|q\(1) & ( !\row20|div32|FS|Bo~1_combout\ & ( !\REG_A|q\(13) $ (((\REG_B|q\(0) & (!\REG_A|q\(12) $ 
-- (!\row19|div32|FS|Bo~1_combout\))))) ) ) ) # ( !\REG_B|q\(1) & ( !\row20|div32|FS|Bo~1_combout\ & ( !\REG_A|q\(13) $ (((!\REG_B|q\(0)) # (!\REG_A|q\(12) $ (\row19|div32|FS|Bo~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011001011001101010011010011001011010010101010101101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(13),
	datab => \REG_A|ALT_INV_q\(12),
	datac => \REG_B|ALT_INV_q\(0),
	datad => \row19|div32|FS|ALT_INV_Bo~1_combout\,
	datae => \REG_B|ALT_INV_q\(1),
	dataf => \row20|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row20|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: IOIBUF_X89_Y37_N21
\Ain[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(11),
	o => \Ain[11]~input_o\);

-- Location: FF_X72_Y15_N59
\REG_A|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[11]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(11));

-- Location: MLABCELL_X72_Y15_N42
\row21|div2|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div2|FS|Bo~0_combout\ = ( \row20|div32|FS|Bo~1_combout\ & ( (!\REG_A|q\(12) & (((\REG_B|q\(0) & !\REG_A|q\(11))) # (\REG_B|q\(1)))) # (\REG_A|q\(12) & (\REG_B|q\(0) & (!\REG_A|q\(11) & \REG_B|q\(1)))) ) ) # ( !\row20|div32|FS|Bo~1_combout\ & ( 
-- (!\REG_A|q\(11) & ((!\REG_A|q\(12) & ((\REG_B|q\(1)))) # (\REG_A|q\(12) & (\REG_B|q\(0))))) # (\REG_A|q\(11) & (\REG_B|q\(1) & (!\REG_B|q\(0) $ (\REG_A|q\(12))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011100101000001001110010101000000111101000100000011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(0),
	datab => \REG_A|ALT_INV_q\(11),
	datac => \REG_A|ALT_INV_q\(12),
	datad => \REG_B|ALT_INV_q\(1),
	dataf => \row20|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row21|div2|FS|Bo~0_combout\);

-- Location: MLABCELL_X72_Y15_N36
\row20|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row20|div32|FS|Bo~1_combout\ & ( \row19|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row20|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(2) $ (!\row20|div2|FS|Bo~0_combout\ $ (\row19|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(2),
	datac => \row20|div2|FS|ALT_INV_Bo~0_combout\,
	datad => \row19|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row20|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row20|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y15_N6
\row21|div5|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div5|FS|Bo~1_combout\ = ( \row20|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & \row19|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row20|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row19|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row20|div3|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row19|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row20|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row20|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row21|div5|FS|Bo~1_combout\);

-- Location: MLABCELL_X72_Y15_N6
\row21|div5|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div5|FS|Bo~2_combout\ = ( \row20|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row21|div5|FS|Bo~1_combout\ & ( (\REG_B|q\(3) & ((!\REG_B|q\(2) & 
-- (!\row20|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row21|div2|FS|Bo~0_combout\)) # (\REG_B|q\(2) & ((!\row20|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row21|div2|FS|Bo~0_combout\))))) 
-- ) ) ) # ( !\row20|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row21|div5|FS|Bo~1_combout\ & ( ((!\REG_B|q\(2) & (!\row20|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row21|div2|FS|Bo~0_combout\)) # (\REG_B|q\(2) & ((!\row20|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row21|div2|FS|Bo~0_combout\)))) # (\REG_B|q\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001111110111000100000011000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(2),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row20|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row21|div2|FS|ALT_INV_Bo~0_combout\,
	datae => \row20|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row21|div5|FS|ALT_INV_Bo~1_combout\,
	combout => \row21|div5|FS|Bo~2_combout\);

-- Location: LABCELL_X68_Y15_N30
\row21|div7|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div7|FS|Bo~0_combout\ = ( \row20|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row21|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(5) & ((!\REG_B|q\(6)) # 
-- (\row20|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(5) & (\row20|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(6))) ) ) ) # ( 
-- !\row20|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row21|div5|FS|Bo~2_combout\ & ( (\row20|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(6)) ) ) ) # ( 
-- \row20|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row21|div5|FS|Bo~2_combout\ & ( (!\row20|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(6) & ((!\row21|div5|FS|Bo~0_combout\) # 
-- (!\REG_B|q\(5))))) # (\row20|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row21|div5|FS|Bo~0_combout\) # ((!\REG_B|q\(5)) # (!\REG_B|q\(6))))) ) ) ) # ( 
-- !\row20|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row21|div5|FS|Bo~2_combout\ & ( (!\row20|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\row21|div5|FS|Bo~0_combout\ & (!\REG_B|q\(5) & 
-- !\REG_B|q\(6)))) # (\row20|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(6)) # ((!\row21|div5|FS|Bo~0_combout\ & !\REG_B|q\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111100001000111011110000111000001111000000001100111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row21|div5|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(5),
	datac => \row20|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(6),
	datae => \row20|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row21|div5|FS|ALT_INV_Bo~2_combout\,
	combout => \row21|div7|FS|Bo~0_combout\);

-- Location: LABCELL_X68_Y15_N12
\row21|div10|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div10|FS|Bo~2_combout\ = ( \row20|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row21|div7|FS|Bo~0_combout\ & ( (\REG_B|q\(8) & (\REG_B|q\(7) & 
-- (!\row20|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row21|div10|FS|Bo~1_combout\))) ) ) ) # ( !\row20|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row21|div7|FS|Bo~0_combout\ & ( 
-- (!\row21|div10|FS|Bo~1_combout\ & (((\REG_B|q\(7) & !\row20|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(8)))) ) ) ) # ( \row20|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row21|div7|FS|Bo~0_combout\ & ( (\REG_B|q\(8) & (!\row21|div10|FS|Bo~1_combout\ & ((!\row20|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7))))) ) ) ) # ( 
-- !\row20|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row21|div7|FS|Bo~0_combout\ & ( (!\row21|div10|FS|Bo~1_combout\ & (((!\row20|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(7))) # (\REG_B|q\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011100000000010100010000000001110101000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(7),
	datac => \row20|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row21|div10|FS|ALT_INV_Bo~1_combout\,
	datae => \row20|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row21|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row21|div10|FS|Bo~2_combout\);

-- Location: LABCELL_X68_Y15_N48
\row21|div12|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div12|FS|Bo~0_combout\ = ( \row21|div10|FS|Bo~0_combout\ & ( \row21|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & (((\row20|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(10))) # 
-- (\row20|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(11) & (\row20|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (\row20|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(10)))) ) ) ) # ( !\row21|div10|FS|Bo~0_combout\ & ( \row21|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & 
-- (((\row20|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(10))) # (\row20|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(11) & 
-- (\row20|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\row20|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(10)))) ) ) ) # ( \row21|div10|FS|Bo~0_combout\ & ( 
-- !\row21|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & (((\row20|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(10))) # (\row20|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # 
-- (\REG_B|q\(11) & (\row20|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\row20|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(10)))) ) ) ) # ( !\row21|div10|FS|Bo~0_combout\ & ( 
-- !\row21|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & (((!\REG_B|q\(10)) # (\row20|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row20|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # 
-- (\REG_B|q\(11) & (\row20|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(10)) # (\row20|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111101001101010011010000110001001101000011000100110100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row20|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(11),
	datac => \row20|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(10),
	datae => \row21|div10|FS|ALT_INV_Bo~0_combout\,
	dataf => \row21|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row21|div12|FS|Bo~0_combout\);

-- Location: LABCELL_X68_Y12_N48
\row20|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row20|div10|FS|Bo~3_combout\ & ( \row20|div32|FS|Bo~1_combout\ & ( \row19|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row20|div10|FS|Bo~3_combout\ & ( \row20|div32|FS|Bo~1_combout\ & ( \row19|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row20|div10|FS|Bo~3_combout\ & ( !\row20|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(11) $ 
-- (!\row19|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(10) & !\row19|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row20|div10|FS|Bo~3_combout\ & ( 
-- !\row20|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(11) $ (!\row19|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row19|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101001000101101010010111011010000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datab => \row19|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(11),
	datad => \row19|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row20|div10|FS|ALT_INV_Bo~3_combout\,
	dataf => \row20|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row20|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y12_N54
\row21|div13|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div13|FS|Bo~0_combout\ = ( \row20|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(12) & !\row21|div12|FS|Bo~0_combout\) ) ) # ( 
-- !\row20|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row21|div12|FS|Bo~0_combout\) # (\REG_B|q\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(12),
	datad => \row21|div12|FS|ALT_INV_Bo~0_combout\,
	dataf => \row20|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row21|div13|FS|Bo~0_combout\);

-- Location: MLABCELL_X65_Y11_N51
\row19|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row19|div32|FS|Bo~1_combout\ & ( \row18|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row19|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(28) $ (!\row18|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row19|div28|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datac => \row18|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row19|div28|FS|ALT_INV_Bo~0_combout\,
	dataf => \row19|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row19|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y11_N21
\row20|div28|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div28|FS|Bo~0_combout\ = ( \row20|div27|FS|Bo~0_combout\ & ( (\REG_B|q\(27) & !\row19|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row20|div27|FS|Bo~0_combout\ & ( 
-- (!\row19|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101111111110101010101010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(27),
	datad => \row19|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row20|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row20|div28|FS|Bo~0_combout\);

-- Location: LABCELL_X66_Y13_N18
\row20|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \REG_B|q\(28) & ( \row20|div28|FS|Bo~0_combout\ & ( !\row19|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((\row20|div32|FS|Bo~1_combout\) # (\REG_B|q\(29)))) ) ) ) # ( !\REG_B|q\(28) & ( \row20|div28|FS|Bo~0_combout\ & ( !\row19|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(29) $ 
-- (!\row19|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row20|div32|FS|Bo~1_combout\))) ) ) ) # ( \REG_B|q\(28) & ( !\row20|div28|FS|Bo~0_combout\ & ( 
-- !\row19|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(29) $ (!\row19|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row20|div32|FS|Bo~1_combout\))) ) ) ) # ( !\REG_B|q\(28) & ( 
-- !\row20|div28|FS|Bo~0_combout\ & ( !\row19|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(29)) # (\row20|div32|FS|Bo~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101000001111100101100000111110010110000011111010010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datab => \row19|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row19|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row20|div32|FS|ALT_INV_Bo~1_combout\,
	datae => \REG_B|ALT_INV_q\(28),
	dataf => \row20|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row20|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y11_N54
\row21|div32|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div32|FS|Bo~0_combout\ = ( \row20|div32|FS|Bo~0_combout\ & ( \row20|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & (\REG_B|q\(31) & \row19|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(30) & 
-- ((!\row19|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row20|div32|FS|Bo~0_combout\ & ( \row20|div30|FS|Bo~2_combout\ & ( (!\row19|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ((!\REG_B|q\(31)) # (\REG_B|q\(30)))) ) ) ) # ( \row20|div32|FS|Bo~0_combout\ & ( !\row20|div30|FS|Bo~2_combout\ & ( (!\row19|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(30) $ 
-- (\row20|div30|FS|Bo~0_combout\)))) # (\row19|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\REG_B|q\(31) & (!\REG_B|q\(30) $ (!\row20|div30|FS|Bo~0_combout\)))) ) ) ) # ( !\row20|div32|FS|Bo~0_combout\ & ( 
-- !\row20|div30|FS|Bo~2_combout\ & ( (!\row19|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(31)) # (!\REG_B|q\(30) $ (\row20|div30|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000010110000110000010011010010110000101100000011010000110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datab => \REG_B|ALT_INV_q\(30),
	datac => \row19|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row20|div30|FS|ALT_INV_Bo~0_combout\,
	datae => \row20|div32|FS|ALT_INV_Bo~0_combout\,
	dataf => \row20|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row21|div32|FS|Bo~0_combout\);

-- Location: LABCELL_X66_Y12_N24
\row21|div30|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div30|FS|Bo~0_combout\ = ( \row20|div32|FS|Bo~1_combout\ & ( \row20|div28|FS|Bo~0_combout\ & ( (\REG_B|q\(29) & !\row19|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row20|div32|FS|Bo~1_combout\ & ( 
-- \row20|div28|FS|Bo~0_combout\ & ( (\REG_B|q\(29) & (!\REG_B|q\(28) $ (!\row19|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row20|div32|FS|Bo~1_combout\ & ( !\row20|div28|FS|Bo~0_combout\ & ( (\REG_B|q\(29) & 
-- !\row19|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row20|div32|FS|Bo~1_combout\ & ( !\row20|div28|FS|Bo~0_combout\ & ( (\REG_B|q\(29) & (!\REG_B|q\(28) $ 
-- (\row19|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000101000001010100000101000000010100000101000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row19|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row20|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row20|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row21|div30|FS|Bo~0_combout\);

-- Location: MLABCELL_X65_Y13_N0
\row21|div30|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div30|FS|Bo~1_combout\ = ( \row20|div32|FS|Bo~1_combout\ & ( \row20|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & \row19|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row20|div32|FS|Bo~1_combout\ & ( 
-- \row20|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & (!\REG_B|q\(28) $ (\row19|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row20|div32|FS|Bo~1_combout\ & ( !\row20|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & 
-- \row19|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row20|div32|FS|Bo~1_combout\ & ( !\row20|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & (!\REG_B|q\(28) $ 
-- (!\row19|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011000000000000001111000011000000001100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(28),
	datac => \REG_B|ALT_INV_q\(29),
	datad => \row19|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row20|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row20|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row21|div30|FS|Bo~1_combout\);

-- Location: LABCELL_X67_Y11_N18
\row20|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row20|div32|FS|Bo~1_combout\ & ( \row19|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row20|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(27) $ (!\row20|div27|FS|Bo~0_combout\ $ (!\row19|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(27),
	datac => \row20|div27|FS|ALT_INV_Bo~0_combout\,
	datad => \row19|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row20|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row20|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y11_N18
\row20|div25|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div25|FS|Bo~3_combout\ = ( !\row20|div25|FS|Bo~2_combout\ & ( !\row20|div25|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row20|div25|FS|ALT_INV_Bo~0_combout\,
	dataf => \row20|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row20|div25|FS|Bo~3_combout\);

-- Location: LABCELL_X66_Y11_N54
\row20|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row20|div32|FS|Bo~1_combout\ & ( \row20|div25|FS|Bo~3_combout\ & ( \row19|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row20|div32|FS|Bo~1_combout\ & ( \row20|div25|FS|Bo~3_combout\ & ( !\REG_B|q\(26) $ (!\row19|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(25) & 
-- !\row19|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( \row20|div32|FS|Bo~1_combout\ & ( !\row20|div25|FS|Bo~3_combout\ & ( \row19|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # 
-- ( !\row20|div32|FS|Bo~1_combout\ & ( !\row20|div25|FS|Bo~3_combout\ & ( !\REG_B|q\(26) $ (!\row19|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((!\row19|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101101001000011110000111101101001010110100000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(26),
	datab => \REG_B|ALT_INV_q\(25),
	datac => \row19|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row19|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row20|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row20|div25|FS|ALT_INV_Bo~3_combout\,
	combout => \row20|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y11_N30
\row20|div23|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div23|FS|Bo~0_combout\ = ( \row20|div22|FS|Bo~0_combout\ & ( (\REG_B|q\(22) & !\row19|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row20|div22|FS|Bo~0_combout\ & ( 
-- (!\row19|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(22),
	datad => \row19|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row20|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row20|div23|FS|Bo~0_combout\);

-- Location: MLABCELL_X65_Y11_N54
\row21|div25|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div25|FS|Bo~0_combout\ = ( \row20|div23|FS|Bo~0_combout\ & ( (\REG_B|q\(24) & (!\row19|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(23) & !\row20|div32|FS|Bo~1_combout\))))) ) ) # ( 
-- !\row20|div23|FS|Bo~0_combout\ & ( (\REG_B|q\(24) & (!\row19|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(23) & !\row20|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000101010000010000010101000000010100010100000001010001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row19|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row20|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row20|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row21|div25|FS|Bo~0_combout\);

-- Location: MLABCELL_X65_Y11_N57
\row19|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row19|div32|FS|Bo~1_combout\ & ( \row18|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row19|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(23) $ (!\row19|div23|FS|Bo~0_combout\ $ (\row18|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row19|div23|FS|ALT_INV_Bo~0_combout\,
	datad => \row18|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row19|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row19|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y11_N12
\row20|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row20|div32|FS|Bo~1_combout\ & ( \row20|div23|FS|Bo~0_combout\ & ( \row19|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row20|div32|FS|Bo~1_combout\ & ( \row20|div23|FS|Bo~0_combout\ & ( !\REG_B|q\(24) $ (!\row19|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((!\row19|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(23))))) ) ) ) # ( \row20|div32|FS|Bo~1_combout\ & ( !\row20|div23|FS|Bo~0_combout\ & ( 
-- \row19|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row20|div32|FS|Bo~1_combout\ & ( !\row20|div23|FS|Bo~0_combout\ & ( !\REG_B|q\(24) $ 
-- (!\row19|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(23) & !\row19|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010110011010000000001111111110100110010110010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row19|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row19|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row20|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row20|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row20|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y11_N45
\row20|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row20|div25|FS|Bo~3_combout\ & ( !\row19|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(25)) # 
-- (\row20|div32|FS|Bo~1_combout\))) ) ) # ( !\row20|div25|FS|Bo~3_combout\ & ( !\row19|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row20|div32|FS|Bo~1_combout\) # (\REG_B|q\(25)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100001111101001010000111101011010000011110101101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(25),
	datac => \row19|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row20|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row20|div25|FS|ALT_INV_Bo~3_combout\,
	combout => \row20|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y11_N33
\row21|div25|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div25|FS|Bo~1_combout\ = ( \row20|div23|FS|Bo~0_combout\ & ( (!\REG_B|q\(24) & (!\row19|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row20|div32|FS|Bo~1_combout\) # (\REG_B|q\(23)))))) ) ) # ( 
-- !\row20|div23|FS|Bo~0_combout\ & ( (!\REG_B|q\(24) & (!\row19|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(23)) # (\row20|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110000001010000011000000101000010010000010100001001000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row19|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(23),
	datac => \REG_B|ALT_INV_q\(24),
	datad => \row20|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row20|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row21|div25|FS|Bo~1_combout\);

-- Location: LABCELL_X66_Y9_N51
\row20|div20|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div20|FS|Bo~3_combout\ = ( !\row20|div20|FS|Bo~2_combout\ & ( !\row20|div20|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row20|div20|FS|ALT_INV_Bo~0_combout\,
	dataf => \row20|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row20|div20|FS|Bo~3_combout\);

-- Location: LABCELL_X66_Y9_N24
\row20|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row20|div32|FS|Bo~1_combout\ & ( \row20|div20|FS|Bo~3_combout\ & ( \row19|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row20|div32|FS|Bo~1_combout\ & ( \row20|div20|FS|Bo~3_combout\ & ( !\REG_B|q\(21) $ (!\row19|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(20) & 
-- !\row19|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( \row20|div32|FS|Bo~1_combout\ & ( !\row20|div20|FS|Bo~3_combout\ & ( \row19|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # 
-- ( !\row20|div32|FS|Bo~1_combout\ & ( !\row20|div20|FS|Bo~3_combout\ & ( !\REG_B|q\(21) $ (!\row19|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((!\row19|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010011001011001000000001111111101100101100110100000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(21),
	datab => \REG_B|ALT_INV_q\(20),
	datac => \row19|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row19|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row20|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row20|div20|FS|ALT_INV_Bo~3_combout\,
	combout => \row20|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y12_N45
\row20|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row20|div22|FS|Bo~0_combout\ & ( !\row19|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(22)) # 
-- (\row20|div32|FS|Bo~1_combout\))) ) ) # ( !\row20|div22|FS|Bo~0_combout\ & ( !\row19|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row20|div32|FS|Bo~1_combout\) # (\REG_B|q\(22)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100001111101001010000111101011010000011110101101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datac => \row19|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row20|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row20|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row20|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y12_N33
\row19|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row19|div32|FS|Bo~1_combout\ & ( \row18|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row19|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(18) $ (!\row18|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row19|div18|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(18),
	datac => \row18|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row19|div18|FS|ALT_INV_Bo~0_combout\,
	dataf => \row19|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row19|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y12_N57
\row20|div18|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div18|FS|Bo~0_combout\ = ( \row20|div17|FS|Bo~0_combout\ & ( (\REG_B|q\(17) & !\row19|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row20|div17|FS|Bo~0_combout\ & ( 
-- (!\row19|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(17),
	datad => \row19|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row20|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row20|div18|FS|Bo~0_combout\);

-- Location: MLABCELL_X65_Y12_N0
\row20|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row20|div18|FS|Bo~0_combout\ & ( \row20|div32|FS|Bo~1_combout\ & ( \row19|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row20|div18|FS|Bo~0_combout\ & ( \row20|div32|FS|Bo~1_combout\ & ( \row19|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row20|div18|FS|Bo~0_combout\ & ( !\row20|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(19) $ 
-- (!\row19|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row19|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(18))))) ) ) ) # ( !\row20|div18|FS|Bo~0_combout\ & ( 
-- !\row20|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(19) $ (!\row19|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(18) & !\row19|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101011010101001010110100100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(19),
	datab => \REG_B|ALT_INV_q\(18),
	datac => \row19|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row19|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row20|div18|FS|ALT_INV_Bo~0_combout\,
	dataf => \row20|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row20|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y12_N48
\row21|div20|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div20|FS|Bo~0_combout\ = ( \row20|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & !\row19|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row20|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & (!\REG_B|q\(18) $ 
-- (!\row19|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row20|div18|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(19),
	datab => \REG_B|ALT_INV_q\(18),
	datac => \row19|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row20|div18|FS|ALT_INV_Bo~0_combout\,
	dataf => \row20|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row21|div20|FS|Bo~0_combout\);

-- Location: LABCELL_X66_Y9_N12
\row20|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row20|div32|FS|Bo~1_combout\ & ( \row19|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row20|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(20) $ (!\row20|div20|FS|Bo~3_combout\ $ (!\row19|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datac => \row20|div20|FS|ALT_INV_Bo~3_combout\,
	datad => \row19|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row20|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row20|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y12_N21
\row21|div20|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div20|FS|Bo~1_combout\ = ( \row20|div18|FS|Bo~0_combout\ & ( \row20|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & \row19|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row20|div18|FS|Bo~0_combout\ & ( 
-- \row20|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & \row19|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row20|div18|FS|Bo~0_combout\ & ( !\row20|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & (!\REG_B|q\(18) $ 
-- (\row19|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row20|div18|FS|Bo~0_combout\ & ( !\row20|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & (!\REG_B|q\(18) $ 
-- (!\row19|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010100000101000000000101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(19),
	datac => \REG_B|ALT_INV_q\(18),
	datad => \row19|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row20|div18|FS|ALT_INV_Bo~0_combout\,
	dataf => \row20|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row21|div20|FS|Bo~1_combout\);

-- Location: LABCELL_X67_Y12_N0
\row20|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row20|div32|FS|Bo~1_combout\ & ( \row19|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row20|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(17) $ (!\row19|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row20|div17|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(17),
	datac => \row19|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row20|div17|FS|ALT_INV_Bo~0_combout\,
	dataf => \row20|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row20|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y11_N21
\row20|div15|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div15|FS|Bo~3_combout\ = ( !\row20|div15|FS|Bo~2_combout\ & ( !\row20|div15|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row20|div15|FS|ALT_INV_Bo~0_combout\,
	dataf => \row20|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row20|div15|FS|Bo~3_combout\);

-- Location: LABCELL_X67_Y12_N42
\row20|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row20|div15|FS|Bo~3_combout\ & ( \row20|div32|FS|Bo~1_combout\ & ( \row19|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row20|div15|FS|Bo~3_combout\ & ( \row20|div32|FS|Bo~1_combout\ & ( \row19|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row20|div15|FS|Bo~3_combout\ & ( !\row20|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(16) $ 
-- (!\row19|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(15) & !\row19|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row20|div15|FS|Bo~3_combout\ & ( 
-- !\row20|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(16) $ (!\row19|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row19|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101101001011010010101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(16),
	datab => \REG_B|ALT_INV_q\(15),
	datac => \row19|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row19|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row20|div15|FS|ALT_INV_Bo~3_combout\,
	dataf => \row20|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row20|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y11_N18
\row20|div13|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div13|FS|Bo~0_combout\ = ( \row20|div12|FS|Bo~0_combout\ & ( (\REG_B|q\(12) & !\row19|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row20|div12|FS|Bo~0_combout\ & ( 
-- (!\row19|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100110011111111110011001100110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(12),
	datad => \row19|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row20|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row20|div13|FS|Bo~0_combout\);

-- Location: MLABCELL_X65_Y12_N33
\row21|div15|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div15|FS|Bo~0_combout\ = ( \row20|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & !\row19|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row20|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (!\row20|div13|FS|Bo~0_combout\ $ (!\row19|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row20|div13|FS|ALT_INV_Bo~0_combout\,
	datad => \row19|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row20|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row21|div15|FS|Bo~0_combout\);

-- Location: MLABCELL_X65_Y10_N57
\row19|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row19|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row19|div32|FS|Bo~1_combout\ & ( \row18|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row19|div32|FS|Bo~1_combout\ & ( 
-- !\row19|div13|FS|Bo~0_combout\ $ (!\REG_B|q\(13) $ (\row18|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010011001011001101001100100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row19|div13|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(13),
	datad => \row18|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row19|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row19|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y10_N18
\row20|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row19|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row20|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row19|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row20|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ (((!\REG_B|q\(13) & (!\row19|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row20|div13|FS|Bo~0_combout\)) # (\REG_B|q\(13) & ((!\row19|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row20|div13|FS|Bo~0_combout\))))) ) ) ) # ( 
-- !\row19|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row20|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ (((!\REG_B|q\(13) & ((!\row20|div13|FS|Bo~0_combout\) # 
-- (\row19|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(13) & (\row19|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row20|div13|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100101111010010101101000010110100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \row19|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(14),
	datad => \row20|div13|FS|ALT_INV_Bo~0_combout\,
	datae => \row19|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row20|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row20|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y10_N39
\row20|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row20|div32|FS|Bo~1_combout\ & ( \row19|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row20|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(15) $ (!\row19|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row20|div15|FS|Bo~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(15),
	datac => \row19|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row20|div15|FS|ALT_INV_Bo~3_combout\,
	dataf => \row20|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row20|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y12_N30
\row21|div15|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div15|FS|Bo~1_combout\ = ( \row20|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & \row19|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row20|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (!\row19|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row20|div13|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row19|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row20|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row20|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row21|div15|FS|Bo~1_combout\);

-- Location: MLABCELL_X65_Y12_N12
\row21|div15|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div15|FS|Bo~2_combout\ = ( \row20|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row21|div12|FS|Bo~0_combout\ & ( (\REG_B|q\(12) & (\REG_B|q\(13) & 
-- (!\row20|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row21|div15|FS|Bo~1_combout\))) ) ) ) # ( !\row20|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row21|div12|FS|Bo~0_combout\ & ( 
-- (!\row21|div15|FS|Bo~1_combout\ & (((\REG_B|q\(12) & !\row20|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(13)))) ) ) ) # ( \row20|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row21|div12|FS|Bo~0_combout\ & ( (\REG_B|q\(13) & (!\row21|div15|FS|Bo~1_combout\ & ((!\row20|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12))))) ) ) ) # ( 
-- !\row20|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row21|div12|FS|Bo~0_combout\ & ( (!\row21|div15|FS|Bo~1_combout\ & (((!\row20|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(13))) # (\REG_B|q\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011100000000001100010000000001110011000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row20|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row21|div15|FS|ALT_INV_Bo~1_combout\,
	datae => \row20|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row21|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row21|div15|FS|Bo~2_combout\);

-- Location: MLABCELL_X65_Y12_N6
\row21|div17|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div17|FS|Bo~0_combout\ = ( \row20|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row21|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16)) # ((!\REG_B|q\(15) & 
-- \row20|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row20|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row21|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & (!\REG_B|q\(15) & 
-- \row20|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \row20|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row21|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16)) # ((!\REG_B|q\(15) & 
-- ((!\row21|div15|FS|Bo~0_combout\) # (\row20|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(15) & (!\row21|div15|FS|Bo~0_combout\ & 
-- \row20|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row20|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row21|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & ((!\REG_B|q\(15) & 
-- ((!\row21|div15|FS|Bo~0_combout\) # (\row20|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(15) & (!\row21|div15|FS|Bo~0_combout\ & 
-- \row20|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010101000111010101111111000000000100010001010101011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(16),
	datab => \REG_B|ALT_INV_q\(15),
	datac => \row21|div15|FS|ALT_INV_Bo~0_combout\,
	datad => \row20|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row20|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row21|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row21|div17|FS|Bo~0_combout\);

-- Location: MLABCELL_X65_Y12_N42
\row21|div20|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div20|FS|Bo~2_combout\ = ( \row20|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row21|div17|FS|Bo~0_combout\ & ( (\REG_B|q\(18) & (!\row21|div20|FS|Bo~1_combout\ & 
-- !\row20|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row20|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row21|div17|FS|Bo~0_combout\ & ( (!\row21|div20|FS|Bo~1_combout\ & 
-- ((!\REG_B|q\(18) & (\REG_B|q\(17) & !\row20|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(18) & ((!\row20|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17)))))) ) ) ) # 
-- ( \row20|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row21|div17|FS|Bo~0_combout\ & ( (!\row21|div20|FS|Bo~1_combout\ & ((!\REG_B|q\(18) & (\REG_B|q\(17) & 
-- !\row20|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(18) & ((!\row20|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17)))))) ) ) ) # ( 
-- !\row20|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row21|div17|FS|Bo~0_combout\ & ( (!\row21|div20|FS|Bo~1_combout\ & ((!\row20|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001010000011100000001000001110000000100000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(17),
	datac => \row21|div20|FS|ALT_INV_Bo~1_combout\,
	datad => \row20|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row20|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row21|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row21|div20|FS|Bo~2_combout\);

-- Location: MLABCELL_X65_Y12_N36
\row21|div22|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div22|FS|Bo~0_combout\ = ( \row20|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row21|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21)) # 
-- ((\row20|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(20))) ) ) ) # ( !\row20|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row21|div20|FS|Bo~2_combout\ & ( 
-- (\row20|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(20) & !\REG_B|q\(21))) ) ) ) # ( \row20|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row21|div20|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(21)) # ((!\row20|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(20) & !\row21|div20|FS|Bo~0_combout\)) # (\row20|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ((!\REG_B|q\(20)) # (!\row21|div20|FS|Bo~0_combout\)))) ) ) ) # ( !\row20|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row21|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & 
-- ((!\row20|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(20) & !\row21|div20|FS|Bo~0_combout\)) # (\row20|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(20)) # 
-- (!\row21|div20|FS|Bo~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101010000000000111111111101010001000100000000001111111101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row20|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(20),
	datac => \row21|div20|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(21),
	datae => \row20|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row21|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row21|div22|FS|Bo~0_combout\);

-- Location: MLABCELL_X65_Y11_N18
\row21|div25|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div25|FS|Bo~2_combout\ = ( \row20|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row21|div22|FS|Bo~0_combout\ & ( (\REG_B|q\(22) & (\REG_B|q\(23) & (!\row21|div25|FS|Bo~1_combout\ & 
-- !\row20|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row20|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row21|div22|FS|Bo~0_combout\ & ( (!\row21|div25|FS|Bo~1_combout\ & 
-- (((\REG_B|q\(22) & !\row20|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(23)))) ) ) ) # ( \row20|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row21|div22|FS|Bo~0_combout\ & ( 
-- (\REG_B|q\(23) & (!\row21|div25|FS|Bo~1_combout\ & ((!\row20|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22))))) ) ) ) # ( !\row20|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row21|div22|FS|Bo~0_combout\ & ( (!\row21|div25|FS|Bo~1_combout\ & (((!\row20|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(23))) # (\REG_B|q\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001110000001100000001000001110000001100000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row21|div25|FS|ALT_INV_Bo~1_combout\,
	datad => \row20|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row20|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row21|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row21|div25|FS|Bo~2_combout\);

-- Location: MLABCELL_X65_Y11_N36
\row21|div27|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div27|FS|Bo~0_combout\ = ( \row20|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row21|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26)) # ((!\REG_B|q\(25) & 
-- \row20|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row20|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row21|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(25) & (!\REG_B|q\(26) & 
-- \row20|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \row20|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row21|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26)) # ((!\REG_B|q\(25) & 
-- ((!\row21|div25|FS|Bo~0_combout\) # (\row20|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(25) & (!\row21|div25|FS|Bo~0_combout\ & 
-- \row20|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row20|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row21|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & ((!\REG_B|q\(25) & 
-- ((!\row21|div25|FS|Bo~0_combout\) # (\row20|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(25) & (!\row21|div25|FS|Bo~0_combout\ & 
-- \row20|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011001000111011001111111000000000100010001100110011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(25),
	datab => \REG_B|ALT_INV_q\(26),
	datac => \row21|div25|FS|ALT_INV_Bo~0_combout\,
	datad => \row20|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row20|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row21|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row21|div27|FS|Bo~0_combout\);

-- Location: LABCELL_X66_Y13_N30
\row21|div30|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div30|FS|Bo~2_combout\ = ( \row20|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row21|div27|FS|Bo~0_combout\ & ( (\REG_B|q\(28) & (!\row21|div30|FS|Bo~1_combout\ & 
-- !\row20|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row20|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row21|div27|FS|Bo~0_combout\ & ( (!\row21|div30|FS|Bo~1_combout\ & 
-- ((!\REG_B|q\(28) & (\REG_B|q\(27) & !\row20|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(28) & ((!\row20|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27)))))) ) ) ) # 
-- ( \row20|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row21|div27|FS|Bo~0_combout\ & ( (!\row21|div30|FS|Bo~1_combout\ & ((!\REG_B|q\(28) & (\REG_B|q\(27) & 
-- !\row20|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(28) & ((!\row20|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27)))))) ) ) ) # ( 
-- !\row20|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row21|div27|FS|Bo~0_combout\ & ( (!\row21|div30|FS|Bo~1_combout\ & ((!\row20|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(28)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110001000100010011000000010001001100000001000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datab => \row21|div30|FS|ALT_INV_Bo~1_combout\,
	datac => \REG_B|ALT_INV_q\(27),
	datad => \row20|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row20|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row21|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row21|div30|FS|Bo~2_combout\);

-- Location: LABCELL_X66_Y13_N39
\row21|div32|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div32|FS|Bo~1_combout\ = ( \row21|div30|FS|Bo~0_combout\ & ( \row21|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\row21|div32|FS|Bo~0_combout\) # ((\row20|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\REG_B|q\(30))))) # (\REG_B|q\(31) & (\row20|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(30) & !\row21|div32|FS|Bo~0_combout\))) ) ) ) # ( !\row21|div30|FS|Bo~0_combout\ & ( \row21|div30|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(31) & ((!\row21|div32|FS|Bo~0_combout\) # ((\row20|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(30))))) # (\REG_B|q\(31) & 
-- (\row20|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(30) & !\row21|div32|FS|Bo~0_combout\))) ) ) ) # ( \row21|div30|FS|Bo~0_combout\ & ( !\row21|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & 
-- ((!\row21|div32|FS|Bo~0_combout\) # ((\row20|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(30))))) # (\REG_B|q\(31) & (\row20|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (!\REG_B|q\(30) & !\row21|div32|FS|Bo~0_combout\))) ) ) ) # ( !\row21|div30|FS|Bo~0_combout\ & ( !\row21|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & (((!\REG_B|q\(30)) # (!\row21|div32|FS|Bo~0_combout\)) # 
-- (\row20|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(31) & (!\row21|div32|FS|Bo~0_combout\ & ((!\REG_B|q\(30)) # (\row20|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110111010000111101000100000011110100010000001111010001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row20|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(30),
	datac => \REG_B|ALT_INV_q\(31),
	datad => \row21|div32|FS|ALT_INV_Bo~0_combout\,
	datae => \row21|div30|FS|ALT_INV_Bo~0_combout\,
	dataf => \row21|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row21|div32|FS|Bo~1_combout\);

-- Location: LABCELL_X67_Y14_N30
\row22|div15|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div15|FS|Bo~0_combout\ = ( \row21|div13|FS|Bo~0_combout\ & ( \row21|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & !\row20|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row21|div13|FS|Bo~0_combout\ & ( 
-- \row21|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & !\row20|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row21|div13|FS|Bo~0_combout\ & ( !\row21|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (!\row20|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row21|div13|FS|Bo~0_combout\ & ( !\row21|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (\row20|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000011000000110011000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(14),
	datac => \REG_B|ALT_INV_q\(13),
	datad => \row20|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row21|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row21|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row22|div15|FS|Bo~0_combout\);

-- Location: LABCELL_X68_Y12_N15
\row21|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row21|div32|FS|Bo~1_combout\ & ( \row20|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row21|div32|FS|Bo~1_combout\ & ( 
-- !\row20|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(12) $ (!\row21|div12|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row20|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(12),
	datad => \row21|div12|FS|ALT_INV_Bo~0_combout\,
	dataf => \row21|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row21|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y12_N57
\row22|div15|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div15|FS|Bo~1_combout\ = ( \row21|div32|FS|Bo~1_combout\ & ( (\row20|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(14)) ) ) # ( !\row21|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & 
-- (!\row20|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(13) $ (\row21|div13|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100010010001000010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row20|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(14),
	datac => \REG_B|ALT_INV_q\(13),
	datad => \row21|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row21|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row22|div15|FS|Bo~1_combout\);

-- Location: LABCELL_X68_Y15_N3
\row21|div10|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div10|FS|Bo~3_combout\ = ( !\row21|div10|FS|Bo~2_combout\ & ( !\row21|div10|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row21|div10|FS|ALT_INV_Bo~0_combout\,
	dataf => \row21|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row21|div10|FS|Bo~3_combout\);

-- Location: LABCELL_X68_Y15_N24
\row21|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row21|div10|FS|Bo~3_combout\ & ( \row21|div32|FS|Bo~1_combout\ & ( \row20|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row21|div10|FS|Bo~3_combout\ & ( \row21|div32|FS|Bo~1_combout\ & ( \row20|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row21|div10|FS|Bo~3_combout\ & ( !\row21|div32|FS|Bo~1_combout\ & ( 
-- !\row20|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(11) $ (((!\row20|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(10))))) ) ) ) # ( !\row21|div10|FS|Bo~3_combout\ & ( 
-- !\row21|div32|FS|Bo~1_combout\ & ( !\row20|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(11) $ (((!\row20|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011010001001011001011011101001000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row20|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(10),
	datac => \row20|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(11),
	datae => \row21|div10|FS|ALT_INV_Bo~3_combout\,
	dataf => \row21|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row21|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y15_N6
\row20|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row19|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row20|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row19|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row20|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(8) $ (\row20|div8|FS|Bo~0_combout\) ) ) ) # ( 
-- !\row19|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row20|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(8) $ (!\row20|div8|FS|Bo~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100110000111100001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row20|div8|FS|ALT_INV_Bo~0_combout\,
	datae => \row19|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row20|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row20|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y15_N42
\row21|div8|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div8|FS|Bo~0_combout\ = ( \row21|div7|FS|Bo~0_combout\ & ( (!\row20|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(7)) ) ) # ( !\row21|div7|FS|Bo~0_combout\ & ( 
-- (!\row20|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row20|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(7),
	dataf => \row21|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row21|div8|FS|Bo~0_combout\);

-- Location: LABCELL_X71_Y15_N36
\row21|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row21|div8|FS|Bo~0_combout\ & ( \row21|div32|FS|Bo~1_combout\ & ( \row20|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row21|div8|FS|Bo~0_combout\ & ( \row21|div32|FS|Bo~1_combout\ & ( \row20|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row21|div8|FS|Bo~0_combout\ & ( !\row21|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ 
-- (!\row20|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row20|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(8))))) ) ) ) # ( !\row21|div8|FS|Bo~0_combout\ & ( 
-- !\row21|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ (!\row20|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(8) & !\row20|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100100111100110000110110100100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(9),
	datac => \row20|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row20|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row21|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row21|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row21|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y15_N21
\row21|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row21|div10|FS|Bo~3_combout\ & ( !\row20|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(10)) # 
-- (\row21|div32|FS|Bo~1_combout\))) ) ) # ( !\row21|div10|FS|Bo~3_combout\ & ( !\row20|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(10)) # (\row21|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000111111110000000011111100001100111100110000110011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row21|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \REG_B|ALT_INV_q\(10),
	datad => \row20|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row21|div10|FS|ALT_INV_Bo~3_combout\,
	combout => \row21|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y11_N18
\row22|div10|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div10|FS|Bo~0_combout\ = ( \row21|div32|FS|Bo~1_combout\ & ( (!\row20|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(9)) ) ) # ( !\row21|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (!\row20|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row21|div8|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100000110000010010000011000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \row20|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(9),
	datad => \row21|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row21|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row22|div10|FS|Bo~0_combout\);

-- Location: LABCELL_X71_Y15_N0
\row22|div10|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div10|FS|Bo~1_combout\ = ( \row21|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & \row20|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row21|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (!\row20|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row21|div8|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100010010001000010000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(9),
	datac => \row20|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row21|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row21|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row22|div10|FS|Bo~1_combout\);

-- Location: LABCELL_X67_Y15_N15
\row21|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row21|div32|FS|Bo~1_combout\ & ( \row20|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row21|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(7) $ (!\row20|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row21|div7|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(7),
	datac => \row20|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row21|div7|FS|ALT_INV_Bo~0_combout\,
	dataf => \row21|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row21|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y15_N39
\row21|div6|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div6|FS|Bo~0_combout\ = ( \row21|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(5) & \row20|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row21|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(5) & 
-- ((!\row21|div5|FS|Bo~0_combout\) # (\row20|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(5) & (\row20|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row21|div5|FS|Bo~0_combout\)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111100001100110011110000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(5),
	datac => \row20|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row21|div5|FS|ALT_INV_Bo~0_combout\,
	dataf => \row21|div5|FS|ALT_INV_Bo~2_combout\,
	combout => \row21|div6|FS|Bo~0_combout\);

-- Location: LABCELL_X68_Y15_N57
\row21|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row21|div32|FS|Bo~1_combout\ & ( \row20|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row21|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(6) $ (!\row21|div6|FS|Bo~0_combout\ $ (!\row20|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(6),
	datac => \row21|div6|FS|ALT_INV_Bo~0_combout\,
	datad => \row20|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row21|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row21|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X72_Y15_N0
\row21|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row21|div32|FS|Bo~1_combout\ & ( \row20|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row21|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(5) $ (!\row20|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row21|div5|FS|Bo~0_combout\) # (\row21|div5|FS|Bo~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110100101011010011010010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datab => \row21|div5|FS|ALT_INV_Bo~2_combout\,
	datac => \row20|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row21|div5|FS|ALT_INV_Bo~0_combout\,
	dataf => \row21|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row21|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X72_Y15_N51
\row21|div3|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div3|FS|Bo~0_combout\ = ( \row21|div2|FS|Bo~0_combout\ & ( (!\row20|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(2)) ) ) # ( !\row21|div2|FS|Bo~0_combout\ & ( (\REG_B|q\(2) & 
-- !\row20|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(2),
	datad => \row20|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row21|div2|FS|ALT_INV_Bo~0_combout\,
	combout => \row21|div3|FS|Bo~0_combout\);

-- Location: MLABCELL_X72_Y15_N27
\row20|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row20|div32|FS|Bo~1_combout\ & ( \row19|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row20|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(3) $ (!\row19|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row20|div3|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row19|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row20|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row20|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row20|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X72_Y15_N12
\row21|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row20|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row21|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row20|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row21|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ (((!\REG_B|q\(3) & (\row21|div3|FS|Bo~0_combout\ & 
-- !\row20|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(3) & ((!\row20|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row21|div3|FS|Bo~0_combout\))))) ) ) ) # ( 
-- !\row20|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row21|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ (((!\REG_B|q\(3) & ((!\row21|div3|FS|Bo~0_combout\) # 
-- (\row20|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(3) & (!\row21|div3|FS|Bo~0_combout\ & \row20|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110101001010110100101011010100100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row21|div3|FS|ALT_INV_Bo~0_combout\,
	datad => \row20|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row20|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row21|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row21|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y12_N54
\row22|div5|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div5|FS|Bo~0_combout\ = ( !\row20|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row21|div32|FS|Bo~1_combout\ & ( \REG_B|q\(4) ) ) ) # ( 
-- \row20|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row21|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & (!\REG_B|q\(3) $ (!\row21|div3|FS|Bo~0_combout\))) ) ) ) # ( 
-- !\row20|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row21|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & (!\REG_B|q\(3) $ (\row21|div3|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000101000001010101000001010101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datac => \REG_B|ALT_INV_q\(3),
	datad => \row21|div3|FS|ALT_INV_Bo~0_combout\,
	datae => \row20|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row21|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row22|div5|FS|Bo~0_combout\);

-- Location: IOIBUF_X72_Y81_N52
\Ain[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(10),
	o => \Ain[10]~input_o\);

-- Location: FF_X71_Y15_N41
\REG_A|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[10]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(10));

-- Location: LABCELL_X71_Y15_N42
\row22|div2|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div2|FS|Bo~0_combout\ = ( \row21|div32|FS|Bo~1_combout\ & ( (!\REG_A|q\(11) & (((\REG_B|q\(0) & !\REG_A|q\(10))) # (\REG_B|q\(1)))) # (\REG_A|q\(11) & (\REG_B|q\(0) & (!\REG_A|q\(10) & \REG_B|q\(1)))) ) ) # ( !\row21|div32|FS|Bo~1_combout\ & ( 
-- (!\REG_A|q\(10) & ((!\REG_A|q\(11) & ((\REG_B|q\(1)))) # (\REG_A|q\(11) & (\REG_B|q\(0))))) # (\REG_A|q\(10) & (\REG_B|q\(1) & (!\REG_B|q\(0) $ (\REG_A|q\(11))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011100101000001001110010101000000111101000100000011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(0),
	datab => \REG_A|ALT_INV_q\(10),
	datac => \REG_A|ALT_INV_q\(11),
	datad => \REG_B|ALT_INV_q\(1),
	dataf => \row21|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row22|div2|FS|Bo~0_combout\);

-- Location: LABCELL_X71_Y12_N36
\row21|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row21|div32|FS|Bo~1_combout\ & ( \row20|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row21|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(2) $ (!\row21|div2|FS|Bo~0_combout\ $ (\row20|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(2),
	datac => \row21|div2|FS|ALT_INV_Bo~0_combout\,
	datad => \row20|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row21|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row21|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y15_N54
\row21|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row20|div32|FS|Bo~1_combout\ & ( \row21|div32|FS|Bo~1_combout\ & ( \REG_A|q\(12) ) ) ) # ( !\row20|div32|FS|Bo~1_combout\ & ( \row21|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(0) $ (!\REG_A|q\(12)) ) ) ) # ( \row20|div32|FS|Bo~1_combout\ & ( !\row21|div32|FS|Bo~1_combout\ & ( !\REG_A|q\(12) $ (!\REG_B|q\(1) $ (((\REG_B|q\(0) & !\REG_A|q\(11))))) ) ) ) # ( !\row20|div32|FS|Bo~1_combout\ & ( 
-- !\row21|div32|FS|Bo~1_combout\ & ( !\REG_A|q\(12) $ (!\REG_B|q\(1) $ (((\REG_B|q\(0) & \REG_A|q\(11))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011011001001011000111001110001100110011001100011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(0),
	datab => \REG_A|ALT_INV_q\(12),
	datac => \REG_A|ALT_INV_q\(11),
	datad => \REG_B|ALT_INV_q\(1),
	datae => \row20|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row21|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row21|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y15_N18
\row22|div5|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div5|FS|Bo~1_combout\ = ( \row21|div3|FS|Bo~0_combout\ & ( (!\REG_B|q\(4) & (!\row20|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(3)) # (\row21|div32|FS|Bo~1_combout\))))) ) ) # ( 
-- !\row21|div3|FS|Bo~0_combout\ & ( (!\REG_B|q\(4) & (!\row20|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(3)) # (\row21|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010100010000010001010001010000000001010101000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \row21|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \REG_B|ALT_INV_q\(3),
	datad => \row20|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row21|div3|FS|ALT_INV_Bo~0_combout\,
	combout => \row22|div5|FS|Bo~1_combout\);

-- Location: LABCELL_X71_Y15_N48
\row22|div5|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div5|FS|Bo~2_combout\ = ( \row21|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row22|div5|FS|Bo~1_combout\ & ( (!\REG_B|q\(3) & (\REG_B|q\(2) & (\row22|div2|FS|Bo~0_combout\ & 
-- !\row21|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(3) & ((!\row21|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(2) & \row22|div2|FS|Bo~0_combout\)))) ) ) ) # ( 
-- !\row21|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row22|div5|FS|Bo~1_combout\ & ( (!\REG_B|q\(3) & (!\row21|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((\row22|div2|FS|Bo~0_combout\) # 
-- (\REG_B|q\(2))))) # (\REG_B|q\(3) & (((!\row21|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row22|div2|FS|Bo~0_combout\)) # (\REG_B|q\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111100000111000111110000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(2),
	datab => \row22|div2|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(3),
	datad => \row21|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row21|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row22|div5|FS|ALT_INV_Bo~1_combout\,
	combout => \row22|div5|FS|Bo~2_combout\);

-- Location: LABCELL_X71_Y15_N6
\row22|div7|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div7|FS|Bo~0_combout\ = ( \row22|div5|FS|Bo~0_combout\ & ( \row22|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & (((!\REG_B|q\(5) & \row21|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\row21|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(6) & (!\REG_B|q\(5) & (\row21|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row21|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row22|div5|FS|Bo~0_combout\ & ( \row22|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & (((!\REG_B|q\(5) & 
-- \row21|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row21|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(6) & (!\REG_B|q\(5) & 
-- (\row21|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row21|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row22|div5|FS|Bo~0_combout\ & ( !\row22|div5|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(6) & (((!\REG_B|q\(5) & \row21|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row21|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(6) & (!\REG_B|q\(5) & 
-- (\row21|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row21|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row22|div5|FS|Bo~0_combout\ & ( !\row22|div5|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(6) & ((!\REG_B|q\(5)) # ((\row21|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row21|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(6) & 
-- (\row21|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(5)) # (\row21|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111011001111000011001000111000001100100011100000110010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datab => \REG_B|ALT_INV_q\(6),
	datac => \row21|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row21|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row22|div5|FS|ALT_INV_Bo~0_combout\,
	dataf => \row22|div5|FS|ALT_INV_Bo~2_combout\,
	combout => \row22|div7|FS|Bo~0_combout\);

-- Location: LABCELL_X71_Y15_N12
\row22|div10|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div10|FS|Bo~2_combout\ = ( \row21|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row22|div7|FS|Bo~0_combout\ & ( (\REG_B|q\(8) & (!\row22|div10|FS|Bo~1_combout\ & 
-- !\row21|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row21|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row22|div7|FS|Bo~0_combout\ & ( (!\row22|div10|FS|Bo~1_combout\ & 
-- ((!\REG_B|q\(7) & (\REG_B|q\(8) & !\row21|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(7) & ((!\row21|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(8)))))) ) ) ) # ( 
-- \row21|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row22|div7|FS|Bo~0_combout\ & ( (!\row22|div10|FS|Bo~1_combout\ & ((!\REG_B|q\(7) & (\REG_B|q\(8) & 
-- !\row21|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(7) & ((!\row21|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(8)))))) ) ) ) # ( 
-- !\row21|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row22|div7|FS|Bo~0_combout\ & ( (!\row22|div10|FS|Bo~1_combout\ & ((!\row21|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000110000011100000001000001110000000100000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(7),
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row22|div10|FS|ALT_INV_Bo~1_combout\,
	datad => \row21|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row21|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row22|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row22|div10|FS|Bo~2_combout\);

-- Location: LABCELL_X71_Y15_N24
\row22|div12|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div12|FS|Bo~0_combout\ = ( \row22|div10|FS|Bo~0_combout\ & ( \row22|div10|FS|Bo~2_combout\ & ( (!\row21|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (\row21|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(10) & !\REG_B|q\(11)))) # (\row21|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(11)) # 
-- ((\row21|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(10))))) ) ) ) # ( !\row22|div10|FS|Bo~0_combout\ & ( \row22|div10|FS|Bo~2_combout\ & ( 
-- (!\row21|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\row21|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(10) & !\REG_B|q\(11)))) # 
-- (\row21|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(11)) # ((\row21|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(10))))) ) ) ) # ( \row22|div10|FS|Bo~0_combout\ & ( 
-- !\row22|div10|FS|Bo~2_combout\ & ( (!\row21|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\row21|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(10) & !\REG_B|q\(11)))) # 
-- (\row21|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(11)) # ((\row21|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(10))))) ) ) ) # ( !\row22|div10|FS|Bo~0_combout\ & ( 
-- !\row22|div10|FS|Bo~2_combout\ & ( (!\row21|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(11) & ((!\REG_B|q\(10)) # (\row21|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # 
-- (\row21|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (((!\REG_B|q\(10)) # (!\REG_B|q\(11))) # (\row21|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111100001101010011110000010001001111000001000100111100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row21|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(10),
	datac => \row21|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(11),
	datae => \row22|div10|FS|ALT_INV_Bo~0_combout\,
	dataf => \row22|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row22|div12|FS|Bo~0_combout\);

-- Location: LABCELL_X68_Y12_N6
\row22|div15|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div15|FS|Bo~2_combout\ = ( \row21|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row22|div12|FS|Bo~0_combout\ & ( (!\row21|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\REG_B|q\(13) 
-- & !\row22|div15|FS|Bo~1_combout\)) ) ) ) # ( !\row21|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row22|div12|FS|Bo~0_combout\ & ( (!\row22|div15|FS|Bo~1_combout\ & ((!\REG_B|q\(12) & 
-- (!\row21|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(13))) # (\REG_B|q\(12) & ((!\row21|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(13)))))) ) ) ) # ( 
-- \row21|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row22|div12|FS|Bo~0_combout\ & ( (!\row22|div15|FS|Bo~1_combout\ & ((!\REG_B|q\(12) & 
-- (!\row21|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(13))) # (\REG_B|q\(12) & ((!\row21|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(13)))))) ) ) ) # ( 
-- !\row21|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row22|div12|FS|Bo~0_combout\ & ( (!\row22|div15|FS|Bo~1_combout\ & ((!\row21|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111100000000010011010000000001001101000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datab => \row21|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(13),
	datad => \row22|div15|FS|ALT_INV_Bo~1_combout\,
	datae => \row21|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row22|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row22|div15|FS|Bo~2_combout\);

-- Location: LABCELL_X68_Y14_N12
\row22|div15|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div15|FS|Bo~3_combout\ = ( !\row22|div15|FS|Bo~2_combout\ & ( !\row22|div15|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row22|div15|FS|ALT_INV_Bo~0_combout\,
	dataf => \row22|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row22|div15|FS|Bo~3_combout\);

-- Location: LABCELL_X66_Y12_N42
\row20|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row20|div13|FS|Bo~0_combout\ & ( !\row19|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row20|div32|FS|Bo~1_combout\) # 
-- (\REG_B|q\(13)))) ) ) # ( !\row20|div13|FS|Bo~0_combout\ & ( !\row19|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(13)) # (\row20|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000001111001111000000111111000011000011111100001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row19|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row20|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row20|div13|FS|ALT_INV_Bo~0_combout\,
	combout => \row20|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y12_N36
\row21|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row21|div13|FS|Bo~0_combout\ & ( \row21|div32|FS|Bo~1_combout\ & ( \row20|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row21|div13|FS|Bo~0_combout\ & ( \row21|div32|FS|Bo~1_combout\ & ( \row20|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row21|div13|FS|Bo~0_combout\ & ( !\row21|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ 
-- (!\row20|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row20|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(13))))) ) ) ) # ( !\row21|div13|FS|Bo~0_combout\ & ( 
-- !\row21|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ (!\row20|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(13) & !\row20|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001110011100110001100011100100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(14),
	datac => \row20|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row20|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row21|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row21|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row21|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y13_N54
\row20|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row20|div28|FS|Bo~0_combout\ & ( !\row19|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row20|div32|FS|Bo~1_combout\) # 
-- (\REG_B|q\(28)))) ) ) # ( !\row20|div28|FS|Bo~0_combout\ & ( !\row19|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(28)) # (\row20|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011001111001100001100111111000000001111111100000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row20|div32|FS|ALT_INV_Bo~1_combout\,
	datad => \row19|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row20|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row20|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y13_N3
\row21|div28|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div28|FS|Bo~0_combout\ = ( \row21|div27|FS|Bo~0_combout\ & ( (\REG_B|q\(27) & !\row20|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row21|div27|FS|Bo~0_combout\ & ( 
-- (!\row20|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101111101011111010101010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(27),
	datac => \row20|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row21|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row21|div28|FS|Bo~0_combout\);

-- Location: LABCELL_X66_Y13_N48
\row21|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row21|div28|FS|Bo~0_combout\ & ( \row21|div32|FS|Bo~1_combout\ & ( \row20|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row21|div28|FS|Bo~0_combout\ & ( \row21|div32|FS|Bo~1_combout\ & ( \row20|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row21|div28|FS|Bo~0_combout\ & ( !\row21|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(29) $ 
-- (!\row20|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row20|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(28))))) ) ) ) # ( !\row21|div28|FS|Bo~0_combout\ & ( 
-- !\row21|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(29) $ (!\row20|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(28) & !\row20|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101011010101001010110100100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row20|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row20|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row21|div28|FS|ALT_INV_Bo~0_combout\,
	dataf => \row21|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row21|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y13_N42
\row22|div32|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div32|FS|Bo~0_combout\ = ( \row21|div30|FS|Bo~0_combout\ & ( \row21|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & ((!\REG_B|q\(31) & (!\row21|div32|FS|Bo~0_combout\ & 
-- !\row20|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(31) & (\row21|div32|FS|Bo~0_combout\ & \row20|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(30) & 
-- (((!\row20|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row21|div30|FS|Bo~0_combout\ & ( \row21|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & ((!\REG_B|q\(31) & (!\row21|div32|FS|Bo~0_combout\ & 
-- !\row20|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(31) & (\row21|div32|FS|Bo~0_combout\ & \row20|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(30) & 
-- (((!\row20|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( \row21|div30|FS|Bo~0_combout\ & ( !\row21|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & ((!\REG_B|q\(31) & (!\row21|div32|FS|Bo~0_combout\ & 
-- !\row20|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(31) & (\row21|div32|FS|Bo~0_combout\ & \row20|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(30) & 
-- (((!\row20|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row21|div30|FS|Bo~0_combout\ & ( !\row21|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & 
-- (((!\row20|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(30) & ((!\REG_B|q\(31) & (!\row21|div32|FS|Bo~0_combout\ & !\row20|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\REG_B|q\(31) & (\row21|div32|FS|Bo~0_combout\ & \row20|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110000000001101100110000010010110011000001001011001100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datab => \REG_B|ALT_INV_q\(30),
	datac => \row21|div32|FS|ALT_INV_Bo~0_combout\,
	datad => \row20|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row21|div30|FS|ALT_INV_Bo~0_combout\,
	dataf => \row21|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row22|div32|FS|Bo~0_combout\);

-- Location: LABCELL_X66_Y13_N57
\row22|div30|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div30|FS|Bo~0_combout\ = ( \row21|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(29) & !\row20|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row21|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(29) & (!\REG_B|q\(28) $ 
-- (!\row20|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row21|div28|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row20|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row21|div28|FS|ALT_INV_Bo~0_combout\,
	dataf => \row21|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row22|div30|FS|Bo~0_combout\);

-- Location: LABCELL_X66_Y13_N0
\row21|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row21|div32|FS|Bo~1_combout\ & ( \row20|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row21|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(27) $ (!\row21|div27|FS|Bo~0_combout\ $ (!\row20|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(27),
	datac => \row21|div27|FS|ALT_INV_Bo~0_combout\,
	datad => \row20|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row21|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row21|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y13_N54
\row21|div25|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div25|FS|Bo~3_combout\ = ( !\row21|div25|FS|Bo~2_combout\ & ( !\row21|div25|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row21|div25|FS|ALT_INV_Bo~0_combout\,
	dataf => \row21|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row21|div25|FS|Bo~3_combout\);

-- Location: MLABCELL_X65_Y13_N30
\row21|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row21|div25|FS|Bo~3_combout\ & ( \row21|div32|FS|Bo~1_combout\ & ( \row20|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row21|div25|FS|Bo~3_combout\ & ( \row21|div32|FS|Bo~1_combout\ & ( \row20|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row21|div25|FS|Bo~3_combout\ & ( !\row21|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(26) $ 
-- (!\row20|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(25) & !\row20|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row21|div25|FS|Bo~3_combout\ & ( 
-- !\row21|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(26) $ (!\row20|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row20|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001101101001011010010011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(25),
	datab => \REG_B|ALT_INV_q\(26),
	datac => \row20|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row20|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row21|div25|FS|ALT_INV_Bo~3_combout\,
	dataf => \row21|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row21|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y13_N27
\row22|div30|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div30|FS|Bo~1_combout\ = ( \row21|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(29) & \row20|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row21|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(29) & (!\REG_B|q\(28) $ 
-- (!\row20|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row21|div28|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row20|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row21|div28|FS|ALT_INV_Bo~0_combout\,
	dataf => \row21|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row22|div30|FS|Bo~1_combout\);

-- Location: MLABCELL_X65_Y13_N36
\row21|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row21|div25|FS|Bo~3_combout\ & ( \row21|div32|FS|Bo~1_combout\ & ( \row20|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row21|div25|FS|Bo~3_combout\ & ( \row21|div32|FS|Bo~1_combout\ & ( \row20|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row21|div25|FS|Bo~3_combout\ & ( !\row21|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(25) $ 
-- (!\row20|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row21|div25|FS|Bo~3_combout\ & ( !\row21|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(25) $ 
-- (\row20|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010110100101010110100101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(25),
	datac => \row20|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row21|div25|FS|ALT_INV_Bo~3_combout\,
	dataf => \row21|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row21|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y9_N21
\row21|div23|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div23|FS|Bo~0_combout\ = ( \row21|div22|FS|Bo~0_combout\ & ( (!\row20|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(22)) ) ) # ( !\row21|div22|FS|Bo~0_combout\ & ( 
-- (!\row20|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row20|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(22),
	dataf => \row21|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row21|div23|FS|Bo~0_combout\);

-- Location: LABCELL_X66_Y12_N15
\row22|div25|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div25|FS|Bo~0_combout\ = ( \row21|div23|FS|Bo~0_combout\ & ( \row21|div32|FS|Bo~1_combout\ & ( (!\row20|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(24)) ) ) ) # ( !\row21|div23|FS|Bo~0_combout\ & ( 
-- \row21|div32|FS|Bo~1_combout\ & ( (!\row20|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(24)) ) ) ) # ( \row21|div23|FS|Bo~0_combout\ & ( !\row21|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(24) & (!\REG_B|q\(23) $ 
-- (!\row20|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row21|div23|FS|Bo~0_combout\ & ( !\row21|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(24) & (!\REG_B|q\(23) $ 
-- (\row20|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100101000000000101101000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datac => \row20|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(24),
	datae => \row21|div23|FS|ALT_INV_Bo~0_combout\,
	dataf => \row21|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row22|div25|FS|Bo~0_combout\);

-- Location: LABCELL_X66_Y12_N39
\row20|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row20|div23|FS|Bo~0_combout\ & ( !\row19|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row20|div32|FS|Bo~1_combout\) # 
-- (\REG_B|q\(23)))) ) ) # ( !\row20|div23|FS|Bo~0_combout\ & ( !\row19|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(23)) # (\row20|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101000001111010110100000111110100101000011111010010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datac => \row19|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row20|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row20|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row20|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y12_N6
\row21|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row21|div23|FS|Bo~0_combout\ & ( \row21|div32|FS|Bo~1_combout\ & ( \row20|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row21|div23|FS|Bo~0_combout\ & ( \row21|div32|FS|Bo~1_combout\ & ( \row20|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row21|div23|FS|Bo~0_combout\ & ( !\row21|div32|FS|Bo~1_combout\ & ( 
-- !\row20|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(24) $ (((!\row20|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(23))))) ) ) ) # ( !\row21|div23|FS|Bo~0_combout\ & ( 
-- !\row21|div32|FS|Bo~1_combout\ & ( !\row20|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(24) $ (((\REG_B|q\(23) & !\row20|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100100111100110000110110100100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \row20|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(24),
	datad => \row20|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row21|div23|FS|ALT_INV_Bo~0_combout\,
	dataf => \row21|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row21|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y12_N27
\row21|div21|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div21|FS|Bo~0_combout\ = ( \row21|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(20) & \row20|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row21|div20|FS|Bo~2_combout\ & ( (!\row21|div20|FS|Bo~0_combout\ & 
-- ((!\REG_B|q\(20)) # (\row20|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\row21|div20|FS|Bo~0_combout\ & (!\REG_B|q\(20) & \row20|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000011111010101000001111101000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row21|div20|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(20),
	datad => \row20|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row21|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row21|div21|FS|Bo~0_combout\);

-- Location: MLABCELL_X65_Y12_N24
\row21|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row21|div32|FS|Bo~1_combout\ & ( \row20|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row21|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(21) $ (!\row20|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row21|div21|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(21),
	datac => \row20|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row21|div21|FS|ALT_INV_Bo~0_combout\,
	dataf => \row21|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row21|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y13_N6
\row22|div25|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div25|FS|Bo~1_combout\ = ( \row21|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & \row20|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row21|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & (!\REG_B|q\(23) $ 
-- (!\row20|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row21|div23|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100010010001000010000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \REG_B|ALT_INV_q\(24),
	datac => \row20|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row21|div23|FS|ALT_INV_Bo~0_combout\,
	dataf => \row21|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row22|div25|FS|Bo~1_combout\);

-- Location: LABCELL_X71_Y13_N42
\row21|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row21|div32|FS|Bo~1_combout\ & ( \row20|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row21|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(22) $ (!\row20|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row21|div22|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(22),
	datac => \row20|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row21|div22|FS|ALT_INV_Bo~0_combout\,
	dataf => \row21|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row21|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y12_N54
\row21|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row21|div32|FS|Bo~1_combout\ & ( \row20|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row21|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(20) $ (!\row20|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row21|div20|FS|Bo~0_combout\) # (\row21|div20|FS|Bo~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110101010010101011010101001010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datab => \row21|div20|FS|ALT_INV_Bo~2_combout\,
	datac => \row21|div20|FS|ALT_INV_Bo~0_combout\,
	datad => \row20|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row21|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row21|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y12_N9
\row21|div18|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div18|FS|Bo~0_combout\ = ( \row20|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(17) & !\row21|div17|FS|Bo~0_combout\) ) ) # ( 
-- !\row20|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row21|div17|FS|Bo~0_combout\) # (\REG_B|q\(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(17),
	datad => \row21|div17|FS|ALT_INV_Bo~0_combout\,
	dataf => \row20|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row21|div18|FS|Bo~0_combout\);

-- Location: LABCELL_X67_Y12_N21
\row20|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row20|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row20|div32|FS|Bo~1_combout\ & ( \row19|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row20|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(18) $ (!\row19|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row20|div18|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datac => \row19|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row20|div18|FS|ALT_INV_Bo~0_combout\,
	dataf => \row20|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row20|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y12_N48
\row21|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row20|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row21|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row20|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row21|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(19) $ (((!\REG_B|q\(18) & (!\row20|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row21|div18|FS|Bo~0_combout\)) # (\REG_B|q\(18) & ((!\row20|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row21|div18|FS|Bo~0_combout\))))) ) ) ) # ( 
-- !\row20|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row21|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(19) $ (((!\REG_B|q\(18) & ((!\row21|div18|FS|Bo~0_combout\) # 
-- (\row20|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(18) & (\row20|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row21|div18|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001111000110100111000011100100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(19),
	datac => \row20|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row21|div18|FS|ALT_INV_Bo~0_combout\,
	datae => \row20|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row21|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row21|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y12_N12
\row22|div20|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div20|FS|Bo~0_combout\ = ( !\row20|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row21|div32|FS|Bo~1_combout\ & ( \REG_B|q\(19) ) ) ) # ( 
-- \row20|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row21|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & (!\REG_B|q\(18) $ (!\row21|div18|FS|Bo~0_combout\))) ) ) ) # ( 
-- !\row20|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row21|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & (!\REG_B|q\(18) $ (\row21|div18|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000011000000110011000000110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(19),
	datac => \REG_B|ALT_INV_q\(18),
	datad => \row21|div18|FS|ALT_INV_Bo~0_combout\,
	datae => \row20|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row21|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row22|div20|FS|Bo~0_combout\);

-- Location: MLABCELL_X65_Y10_N0
\row21|div15|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div15|FS|Bo~3_combout\ = ( !\row21|div15|FS|Bo~2_combout\ & ( !\row21|div15|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row21|div15|FS|ALT_INV_Bo~0_combout\,
	dataf => \row21|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row21|div15|FS|Bo~3_combout\);

-- Location: MLABCELL_X65_Y10_N48
\row21|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row21|div15|FS|Bo~3_combout\ & ( \row21|div32|FS|Bo~1_combout\ & ( \row20|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row21|div15|FS|Bo~3_combout\ & ( \row21|div32|FS|Bo~1_combout\ & ( \row20|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row21|div15|FS|Bo~3_combout\ & ( !\row21|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(16) $ 
-- (!\row20|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(15) & !\row20|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row21|div15|FS|Bo~3_combout\ & ( 
-- !\row21|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(16) $ (!\row20|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row20|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010011001011001011001011001101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(16),
	datab => \REG_B|ALT_INV_q\(15),
	datac => \row20|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row20|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row21|div15|FS|ALT_INV_Bo~3_combout\,
	dataf => \row21|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row21|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y12_N18
\row21|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row21|div32|FS|Bo~1_combout\ & ( \row20|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row21|div32|FS|Bo~1_combout\ & ( 
-- !\row20|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(17) $ (!\row21|div17|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row20|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(17),
	datad => \row21|div17|FS|ALT_INV_Bo~0_combout\,
	dataf => \row21|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row21|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y12_N27
\row22|div20|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div20|FS|Bo~1_combout\ = ( \row21|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & \row20|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row21|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & (!\REG_B|q\(18) $ 
-- (!\row21|div18|FS|Bo~0_combout\ $ (\row20|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100010010001000010000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(19),
	datac => \row21|div18|FS|ALT_INV_Bo~0_combout\,
	datad => \row20|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row21|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row22|div20|FS|Bo~1_combout\);

-- Location: MLABCELL_X65_Y10_N33
\row21|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row21|div32|FS|Bo~1_combout\ & ( \row20|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row21|div32|FS|Bo~1_combout\ & ( 
-- !\row20|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(15) $ (!\row21|div15|FS|Bo~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row20|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(15),
	datad => \row21|div15|FS|ALT_INV_Bo~3_combout\,
	dataf => \row21|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row21|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y12_N24
\row22|div17|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div17|FS|Bo~0_combout\ = ( \row21|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row22|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16)) # 
-- ((\row21|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(15))) ) ) ) # ( !\row21|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row22|div15|FS|Bo~2_combout\ & ( 
-- (\row21|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(16) & !\REG_B|q\(15))) ) ) ) # ( \row21|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row22|div15|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(16)) # ((!\row21|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\row22|div15|FS|Bo~0_combout\ & !\REG_B|q\(15))) # (\row21|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ((!\row22|div15|FS|Bo~0_combout\) # (!\REG_B|q\(15))))) ) ) ) # ( !\row21|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row22|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & 
-- ((!\row21|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\row22|div15|FS|Bo~0_combout\ & !\REG_B|q\(15))) # (\row21|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ((!\row22|div15|FS|Bo~0_combout\) # (!\REG_B|q\(15)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010001000000111111011101110001000100000000001101110111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row21|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(16),
	datac => \row22|div15|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(15),
	datae => \row21|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row22|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row22|div17|FS|Bo~0_combout\);

-- Location: LABCELL_X68_Y12_N42
\row22|div20|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div20|FS|Bo~2_combout\ = ( !\row22|div20|FS|Bo~1_combout\ & ( \row22|div17|FS|Bo~0_combout\ & ( (!\REG_B|q\(18) & (\REG_B|q\(17) & (!\row21|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row21|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(18) & ((!\row21|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(17) & 
-- !\row21|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row22|div20|FS|Bo~1_combout\ & ( !\row22|div17|FS|Bo~0_combout\ & ( (!\REG_B|q\(18) & 
-- (!\row21|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row21|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17))))) # (\REG_B|q\(18) & 
-- (((!\row21|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row21|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011101010001000000000000000001110101000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(17),
	datac => \row21|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row21|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row22|div20|FS|ALT_INV_Bo~1_combout\,
	dataf => \row22|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row22|div20|FS|Bo~2_combout\);

-- Location: LABCELL_X68_Y12_N18
\row22|div22|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div22|FS|Bo~0_combout\ = ( \row22|div20|FS|Bo~0_combout\ & ( \row22|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & (((!\REG_B|q\(20) & \row21|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\row21|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(21) & (!\REG_B|q\(20) & (\row21|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row21|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row22|div20|FS|Bo~0_combout\ & ( \row22|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & (((!\REG_B|q\(20) & 
-- \row21|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row21|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(21) & (!\REG_B|q\(20) & 
-- (\row21|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row21|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row22|div20|FS|Bo~0_combout\ & ( !\row22|div20|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(21) & (((!\REG_B|q\(20) & \row21|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row21|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(21) & (!\REG_B|q\(20) & 
-- (\row21|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row21|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row22|div20|FS|Bo~0_combout\ & ( !\row22|div20|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(21) & ((!\REG_B|q\(20)) # ((\row21|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row21|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(21) & 
-- (\row21|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(20)) # (\row21|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111010101111000010101000111000001010100011100000101010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(21),
	datab => \REG_B|ALT_INV_q\(20),
	datac => \row21|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row21|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row22|div20|FS|ALT_INV_Bo~0_combout\,
	dataf => \row22|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row22|div22|FS|Bo~0_combout\);

-- Location: MLABCELL_X65_Y13_N24
\row22|div25|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div25|FS|Bo~2_combout\ = ( \row21|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row22|div22|FS|Bo~0_combout\ & ( (\REG_B|q\(23) & (\REG_B|q\(22) & 
-- (!\row21|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row22|div25|FS|Bo~1_combout\))) ) ) ) # ( !\row21|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row22|div22|FS|Bo~0_combout\ & ( 
-- (!\row22|div25|FS|Bo~1_combout\ & (((\REG_B|q\(22) & !\row21|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(23)))) ) ) ) # ( \row21|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row22|div22|FS|Bo~0_combout\ & ( (\REG_B|q\(23) & (!\row22|div25|FS|Bo~1_combout\ & ((!\row21|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22))))) ) ) ) # ( 
-- !\row21|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row22|div22|FS|Bo~0_combout\ & ( (!\row22|div25|FS|Bo~1_combout\ & (((!\row21|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(22))) # (\REG_B|q\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011100000000010100010000000001110101000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \REG_B|ALT_INV_q\(22),
	datac => \row21|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row22|div25|FS|ALT_INV_Bo~1_combout\,
	datae => \row21|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row22|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row22|div25|FS|Bo~2_combout\);

-- Location: MLABCELL_X65_Y13_N42
\row22|div27|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div27|FS|Bo~0_combout\ = ( \row21|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row22|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(25) & ((!\REG_B|q\(26)) # 
-- (\row21|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(25) & (!\REG_B|q\(26) & \row21|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row21|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row22|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & \row21|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row21|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row22|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & ((!\REG_B|q\(25)) # ((!\row22|div25|FS|Bo~0_combout\) # 
-- (\row21|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(26) & (\row21|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(25)) # (!\row22|div25|FS|Bo~0_combout\)))) ) ) ) # 
-- ( !\row21|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row22|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & (((!\REG_B|q\(25) & !\row22|div25|FS|Bo~0_combout\)) # 
-- (\row21|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & (!\REG_B|q\(25) & (\row21|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row22|div25|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111000001100110011111000111000001100000011001000111010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(25),
	datab => \REG_B|ALT_INV_q\(26),
	datac => \row21|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row22|div25|FS|ALT_INV_Bo~0_combout\,
	datae => \row21|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row22|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row22|div27|FS|Bo~0_combout\);

-- Location: MLABCELL_X65_Y13_N18
\row22|div30|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div30|FS|Bo~2_combout\ = ( !\row22|div30|FS|Bo~1_combout\ & ( \row22|div27|FS|Bo~0_combout\ & ( (!\REG_B|q\(28) & (\REG_B|q\(27) & (!\row21|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row21|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(28) & ((!\row21|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(27) & 
-- !\row21|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row22|div30|FS|Bo~1_combout\ & ( !\row22|div27|FS|Bo~0_combout\ & ( (!\REG_B|q\(28) & 
-- (!\row21|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row21|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27))))) # (\REG_B|q\(28) & 
-- (((!\row21|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row21|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(27)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001101110001000000000000000001110001001100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(27),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row21|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row21|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row22|div30|FS|ALT_INV_Bo~1_combout\,
	dataf => \row22|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row22|div30|FS|Bo~2_combout\);

-- Location: LABCELL_X66_Y13_N12
\row22|div32|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div32|FS|Bo~1_combout\ = ( \row22|div30|FS|Bo~0_combout\ & ( \row22|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\row22|div32|FS|Bo~0_combout\) # ((!\REG_B|q\(30) & 
-- \row21|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(31) & (!\REG_B|q\(30) & (\row21|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row22|div32|FS|Bo~0_combout\))) ) ) ) # ( 
-- !\row22|div30|FS|Bo~0_combout\ & ( \row22|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\row22|div32|FS|Bo~0_combout\) # ((!\REG_B|q\(30) & \row21|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(31) & 
-- (!\REG_B|q\(30) & (\row21|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row22|div32|FS|Bo~0_combout\))) ) ) ) # ( \row22|div30|FS|Bo~0_combout\ & ( !\row22|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & 
-- ((!\row22|div32|FS|Bo~0_combout\) # ((!\REG_B|q\(30) & \row21|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(31) & (!\REG_B|q\(30) & 
-- (\row21|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row22|div32|FS|Bo~0_combout\))) ) ) ) # ( !\row22|div30|FS|Bo~0_combout\ & ( !\row22|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\REG_B|q\(30)) # 
-- ((!\row22|div32|FS|Bo~0_combout\) # (\row21|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(31) & (!\row22|div32|FS|Bo~0_combout\ & ((!\REG_B|q\(30)) # 
-- (\row21|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111110001010101011100000100010101110000010001010111000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datab => \REG_B|ALT_INV_q\(30),
	datac => \row21|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row22|div32|FS|ALT_INV_Bo~0_combout\,
	datae => \row22|div30|FS|ALT_INV_Bo~0_combout\,
	dataf => \row22|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row22|div32|FS|Bo~1_combout\);

-- Location: LABCELL_X68_Y14_N21
\row22|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row22|div32|FS|Bo~1_combout\ & ( \row21|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row22|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(15) $ (!\row22|div15|FS|Bo~3_combout\ $ (!\row21|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(15),
	datac => \row22|div15|FS|ALT_INV_Bo~3_combout\,
	datad => \row21|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row22|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row22|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y14_N33
\row22|div13|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div13|FS|Bo~0_combout\ = ( \row21|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(12) & !\row22|div12|FS|Bo~0_combout\) ) ) # ( 
-- !\row21|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row22|div12|FS|Bo~0_combout\) # (\REG_B|q\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(12),
	datad => \row22|div12|FS|ALT_INV_Bo~0_combout\,
	dataf => \row21|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row22|div13|FS|Bo~0_combout\);

-- Location: LABCELL_X68_Y14_N15
\row23|div15|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div15|FS|Bo~0_combout\ = ( \row22|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & !\row21|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row22|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & 
-- (!\row22|div13|FS|Bo~0_combout\ $ (!\row21|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(13))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010010001000010001001000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row22|div13|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(14),
	datac => \row21|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(13),
	dataf => \row22|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row23|div15|FS|Bo~0_combout\);

-- Location: LABCELL_X67_Y14_N21
\row21|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row20|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\REG_B|q\(13) $ (\row21|div13|FS|Bo~0_combout\)) # 
-- (\row21|div32|FS|Bo~1_combout\) ) ) # ( !\row20|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row21|div32|FS|Bo~1_combout\ & (!\REG_B|q\(13) $ (!\row21|div13|FS|Bo~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101000000000010110100000000010100101111111111010010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datac => \row21|div13|FS|ALT_INV_Bo~0_combout\,
	datad => \row21|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row20|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row21|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y14_N36
\row22|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row21|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row22|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row21|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row22|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ (((!\REG_B|q\(13) & (\row22|div13|FS|Bo~0_combout\ & 
-- !\row21|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(13) & ((!\row21|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row22|div13|FS|Bo~0_combout\))))) ) ) ) # ( 
-- !\row21|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row22|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ (((!\REG_B|q\(13) & ((!\row22|div13|FS|Bo~0_combout\) # 
-- (\row21|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(13) & (!\row22|div13|FS|Bo~0_combout\ & \row21|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110110000110110100100111100100100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(14),
	datac => \row22|div13|FS|ALT_INV_Bo~0_combout\,
	datad => \row21|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row21|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row22|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row22|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y15_N39
\row22|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row22|div12|FS|Bo~0_combout\ & ( \row22|div32|FS|Bo~1_combout\ & ( \row21|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row22|div12|FS|Bo~0_combout\ & ( \row22|div32|FS|Bo~1_combout\ & ( \row21|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row22|div12|FS|Bo~0_combout\ & ( !\row22|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(12) $ 
-- (!\row21|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row22|div12|FS|Bo~0_combout\ & ( !\row22|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(12) $ 
-- (\row21|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001111000011001111000011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(12),
	datac => \row21|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row22|div12|FS|ALT_INV_Bo~0_combout\,
	dataf => \row22|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row22|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y14_N12
\row23|div15|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div15|FS|Bo~1_combout\ = ( \row21|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row22|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) ) ) ) # ( 
-- \row21|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row22|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & (!\REG_B|q\(13) $ (\row22|div13|FS|Bo~0_combout\))) ) ) ) # ( 
-- !\row21|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row22|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & (!\REG_B|q\(13) $ (!\row22|div13|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100001001000100001001000010000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(14),
	datac => \row22|div13|FS|ALT_INV_Bo~0_combout\,
	datae => \row21|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row22|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row23|div15|FS|Bo~1_combout\);

-- Location: LABCELL_X71_Y15_N45
\row22|div10|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div10|FS|Bo~3_combout\ = ( !\row22|div10|FS|Bo~2_combout\ & ( !\row22|div10|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row22|div10|FS|ALT_INV_Bo~0_combout\,
	dataf => \row22|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row22|div10|FS|Bo~3_combout\);

-- Location: LABCELL_X71_Y15_N30
\row22|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row22|div10|FS|Bo~3_combout\ & ( \row22|div32|FS|Bo~1_combout\ & ( \row21|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row22|div10|FS|Bo~3_combout\ & ( \row22|div32|FS|Bo~1_combout\ & ( \row21|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row22|div10|FS|Bo~3_combout\ & ( !\row22|div32|FS|Bo~1_combout\ & ( 
-- !\row21|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(11) $ (((\REG_B|q\(10) & !\row21|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row22|div10|FS|Bo~3_combout\ & ( 
-- !\row22|div32|FS|Bo~1_combout\ & ( !\row21|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(11) $ (((!\row21|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010011001011001011001011001101001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row21|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(10),
	datac => \row21|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(11),
	datae => \row22|div10|FS|ALT_INV_Bo~3_combout\,
	dataf => \row22|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row22|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y15_N9
\row22|div8|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div8|FS|Bo~0_combout\ = ( \row22|div7|FS|Bo~0_combout\ & ( (\REG_B|q\(7) & !\row21|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row22|div7|FS|Bo~0_combout\ & ( 
-- (!\row21|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(7),
	datad => \row21|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row22|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row22|div8|FS|Bo~0_combout\);

-- Location: LABCELL_X67_Y15_N30
\row23|div10|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div10|FS|Bo~0_combout\ = ( \row22|div8|FS|Bo~0_combout\ & ( \row22|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & !\row21|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row22|div8|FS|Bo~0_combout\ & ( 
-- \row22|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & !\row21|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row22|div8|FS|Bo~0_combout\ & ( !\row22|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (!\row21|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row22|div8|FS|Bo~0_combout\ & ( !\row22|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (\row21|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000010001000100010100010001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(9),
	datab => \REG_B|ALT_INV_q\(8),
	datad => \row21|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row22|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row22|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row23|div10|FS|Bo~0_combout\);

-- Location: LABCELL_X70_Y11_N21
\row21|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row21|div32|FS|Bo~1_combout\ & ( \row20|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row21|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(8) $ (!\row20|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row21|div8|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datac => \row20|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row21|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row21|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row21|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y11_N42
\row22|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row22|div8|FS|Bo~0_combout\ & ( \row22|div32|FS|Bo~1_combout\ & ( \row21|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row22|div8|FS|Bo~0_combout\ & ( \row22|div32|FS|Bo~1_combout\ & ( \row21|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row22|div8|FS|Bo~0_combout\ & ( !\row22|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ 
-- (!\row21|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row21|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(8))))) ) ) ) # ( !\row22|div8|FS|Bo~0_combout\ & ( 
-- !\row22|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ (!\row21|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(8) & !\row21|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101011010101001010110100100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(9),
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row21|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row21|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row22|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row22|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row22|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y15_N21
\row22|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row22|div32|FS|Bo~1_combout\ & ( \row21|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row22|div32|FS|Bo~1_combout\ & ( 
-- !\row22|div10|FS|Bo~3_combout\ $ (!\REG_B|q\(10) $ (!\row21|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row22|div10|FS|ALT_INV_Bo~3_combout\,
	datac => \REG_B|ALT_INV_q\(10),
	datad => \row21|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row22|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row22|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y15_N48
\row23|div10|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div10|FS|Bo~1_combout\ = ( \row22|div8|FS|Bo~0_combout\ & ( \row22|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & \row21|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row22|div8|FS|Bo~0_combout\ & ( 
-- \row22|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & \row21|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row22|div8|FS|Bo~0_combout\ & ( !\row22|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (\row21|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row22|div8|FS|Bo~0_combout\ & ( !\row22|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (!\row21|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001010001000100010000010001000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(9),
	datab => \REG_B|ALT_INV_q\(8),
	datad => \row21|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row22|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row22|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row23|div10|FS|Bo~1_combout\);

-- Location: MLABCELL_X72_Y11_N12
\row22|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row21|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row22|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row21|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row22|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(7) $ (!\row22|div7|FS|Bo~0_combout\) ) ) ) # ( 
-- !\row21|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row22|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(7) $ (\row22|div7|FS|Bo~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010110100101010110100101101000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(7),
	datac => \row22|div7|FS|ALT_INV_Bo~0_combout\,
	datae => \row21|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row22|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row22|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X72_Y15_N33
\row22|div6|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div6|FS|Bo~0_combout\ = ( \row22|div5|FS|Bo~0_combout\ & ( (!\REG_B|q\(5) & \row21|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row22|div5|FS|Bo~0_combout\ & ( (!\REG_B|q\(5) & 
-- ((!\row22|div5|FS|Bo~2_combout\) # (\row21|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(5) & (\row21|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row22|div5|FS|Bo~2_combout\)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111100001010101011110000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datac => \row21|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row22|div5|FS|ALT_INV_Bo~2_combout\,
	dataf => \row22|div5|FS|ALT_INV_Bo~0_combout\,
	combout => \row22|div6|FS|Bo~0_combout\);

-- Location: MLABCELL_X72_Y15_N24
\row22|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row22|div32|FS|Bo~1_combout\ & ( \row21|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row22|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(6) $ (!\row22|div6|FS|Bo~0_combout\ $ (!\row21|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(6),
	datac => \row22|div6|FS|ALT_INV_Bo~0_combout\,
	datad => \row21|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row22|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row22|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y15_N3
\row22|div3|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div3|FS|Bo~0_combout\ = ( \REG_B|q\(2) & ( (!\row21|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row22|div2|FS|Bo~0_combout\) ) ) # ( !\REG_B|q\(2) & ( (\row22|div2|FS|Bo~0_combout\ & 
-- !\row21|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row22|div2|FS|ALT_INV_Bo~0_combout\,
	datad => \row21|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \REG_B|ALT_INV_q\(2),
	combout => \row22|div3|FS|Bo~0_combout\);

-- Location: LABCELL_X70_Y12_N21
\row23|div5|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div5|FS|Bo~0_combout\ = ( \row22|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & !\row21|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row22|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row21|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row22|div3|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row21|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row22|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row22|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row23|div5|FS|Bo~0_combout\);

-- Location: LABCELL_X70_Y15_N24
\row22|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row21|div32|FS|Bo~1_combout\ & ( \row22|div32|FS|Bo~1_combout\ & ( \REG_A|q\(11) ) ) ) # ( !\row21|div32|FS|Bo~1_combout\ & ( \row22|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(0) $ (!\REG_A|q\(11)) ) ) ) # ( \row21|div32|FS|Bo~1_combout\ & ( !\row22|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(1) $ (!\REG_A|q\(11) $ (((\REG_B|q\(0) & !\REG_A|q\(10))))) ) ) ) # ( !\row21|div32|FS|Bo~1_combout\ & ( 
-- !\row22|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(1) $ (!\REG_A|q\(11) $ (((\REG_B|q\(0) & \REG_A|q\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011010101001011001011001101000110011110011000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(1),
	datab => \REG_B|ALT_INV_q\(0),
	datac => \REG_A|ALT_INV_q\(10),
	datad => \REG_A|ALT_INV_q\(11),
	datae => \row21|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row22|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row22|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: IOIBUF_X70_Y81_N35
\Ain[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(9),
	o => \Ain[9]~input_o\);

-- Location: FF_X70_Y15_N29
\REG_A|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[9]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(9));

-- Location: LABCELL_X70_Y15_N48
\row23|div2|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div2|FS|Bo~0_combout\ = ( \row22|div32|FS|Bo~1_combout\ & ( (!\REG_A|q\(10) & (((\REG_B|q\(0) & !\REG_A|q\(9))) # (\REG_B|q\(1)))) # (\REG_A|q\(10) & (\REG_B|q\(0) & (\REG_B|q\(1) & !\REG_A|q\(9)))) ) ) # ( !\row22|div32|FS|Bo~1_combout\ & ( 
-- (!\REG_A|q\(10) & (\REG_B|q\(1) & ((!\REG_B|q\(0)) # (!\REG_A|q\(9))))) # (\REG_A|q\(10) & (\REG_B|q\(0) & ((!\REG_A|q\(9)) # (\REG_B|q\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100001001000110110000100100101011000010100010101100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(10),
	datab => \REG_B|ALT_INV_q\(0),
	datac => \REG_B|ALT_INV_q\(1),
	datad => \REG_A|ALT_INV_q\(9),
	dataf => \row22|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row23|div2|FS|Bo~0_combout\);

-- Location: LABCELL_X70_Y15_N0
\row23|div5|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div5|FS|Bo~1_combout\ = ( \row22|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & \row21|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row22|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row21|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row22|div3|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row21|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row22|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row22|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row23|div5|FS|Bo~1_combout\);

-- Location: LABCELL_X70_Y12_N12
\row22|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row22|div32|FS|Bo~1_combout\ & ( \row21|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row22|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(2) $ (!\row21|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row22|div2|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(2),
	datac => \row21|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row22|div2|FS|ALT_INV_Bo~0_combout\,
	dataf => \row22|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row22|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y15_N30
\row23|div5|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div5|FS|Bo~2_combout\ = ( !\row23|div5|FS|Bo~1_combout\ & ( \row22|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(3) & ((!\row22|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ((\row23|div2|FS|Bo~0_combout\) # (\REG_B|q\(2)))) # (\row22|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\REG_B|q\(2) & \row23|div2|FS|Bo~0_combout\)))) ) ) ) # ( !\row23|div5|FS|Bo~1_combout\ & ( 
-- !\row22|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( ((!\row22|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((\row23|div2|FS|Bo~0_combout\) # (\REG_B|q\(2)))) # 
-- (\row22|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\REG_B|q\(2) & \row23|div2|FS|Bo~0_combout\))) # (\REG_B|q\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101111111111000000000000000000000000001010110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row22|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(2),
	datac => \row23|div2|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(3),
	datae => \row23|div5|FS|ALT_INV_Bo~1_combout\,
	dataf => \row22|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row23|div5|FS|Bo~2_combout\);

-- Location: LABCELL_X71_Y12_N33
\row21|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row21|div32|FS|Bo~1_combout\ & ( \row20|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row21|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(3) $ (!\row21|div3|FS|Bo~0_combout\ $ (\row20|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datac => \row21|div3|FS|ALT_INV_Bo~0_combout\,
	datad => \row20|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row21|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row21|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y12_N12
\row22|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row21|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row22|div32|FS|Bo~1_combout\ & ( 
-- \row21|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row21|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row22|div32|FS|Bo~1_combout\ & ( 
-- \row21|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row21|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row22|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ 
-- (!\row21|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(3) & \row22|div3|FS|Bo~0_combout\)))) ) ) ) # ( !\row21|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row22|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ (!\row21|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row22|div3|FS|Bo~0_combout\) # (\REG_B|q\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100111000011001111000110100100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datac => \row21|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row22|div3|FS|ALT_INV_Bo~0_combout\,
	datae => \row21|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row22|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row22|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y12_N18
\row22|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row22|div5|FS|Bo~0_combout\ & ( \row22|div32|FS|Bo~1_combout\ & ( \row21|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row22|div5|FS|Bo~0_combout\ & ( \row22|div32|FS|Bo~1_combout\ & ( \row21|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row22|div5|FS|Bo~0_combout\ & ( !\row22|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(5) $ 
-- (\row21|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row22|div5|FS|Bo~0_combout\ & ( !\row22|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(5) $ (!\row22|div5|FS|Bo~2_combout\ $ 
-- (\row21|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101101010100101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datac => \row22|div5|FS|ALT_INV_Bo~2_combout\,
	datad => \row21|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row22|div5|FS|ALT_INV_Bo~0_combout\,
	dataf => \row22|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row22|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y15_N12
\row23|div7|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div7|FS|Bo~0_combout\ = ( \row22|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row22|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\REG_B|q\(5)) # ((!\REG_B|q\(6)) # 
-- ((!\row23|div5|FS|Bo~0_combout\ & !\row23|div5|FS|Bo~2_combout\))) ) ) ) # ( !\row22|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row22|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- (!\REG_B|q\(6)) # ((!\REG_B|q\(5) & (!\row23|div5|FS|Bo~0_combout\ & !\row23|div5|FS|Bo~2_combout\))) ) ) ) # ( \row22|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row22|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\REG_B|q\(6) & ((!\REG_B|q\(5)) # ((!\row23|div5|FS|Bo~0_combout\ & !\row23|div5|FS|Bo~2_combout\)))) ) ) ) # ( 
-- !\row22|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row22|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\REG_B|q\(5) & (!\row23|div5|FS|Bo~0_combout\ & (!\REG_B|q\(6) & 
-- !\row23|div5|FS|Bo~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000111000001010000011111000111100001111111011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datab => \row23|div5|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(6),
	datad => \row23|div5|FS|ALT_INV_Bo~2_combout\,
	datae => \row22|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row22|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row23|div7|FS|Bo~0_combout\);

-- Location: LABCELL_X70_Y15_N6
\row23|div10|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div10|FS|Bo~2_combout\ = ( \row22|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row23|div7|FS|Bo~0_combout\ & ( (\REG_B|q\(8) & (!\row23|div10|FS|Bo~1_combout\ & 
-- !\row22|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row22|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row23|div7|FS|Bo~0_combout\ & ( (!\row23|div10|FS|Bo~1_combout\ & 
-- ((!\REG_B|q\(7) & (\REG_B|q\(8) & !\row22|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(7) & ((!\row22|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(8)))))) ) ) ) # ( 
-- \row22|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row23|div7|FS|Bo~0_combout\ & ( (!\row23|div10|FS|Bo~1_combout\ & ((!\REG_B|q\(7) & (\REG_B|q\(8) & 
-- !\row22|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(7) & ((!\row22|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(8)))))) ) ) ) # ( 
-- !\row22|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row23|div7|FS|Bo~0_combout\ & ( (!\row23|div10|FS|Bo~1_combout\ & ((!\row22|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000110000011100000001000001110000000100000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(7),
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row23|div10|FS|ALT_INV_Bo~1_combout\,
	datad => \row22|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row22|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row23|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row23|div10|FS|Bo~2_combout\);

-- Location: LABCELL_X70_Y15_N36
\row23|div12|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div12|FS|Bo~0_combout\ = ( \row22|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row23|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11)) # ((!\REG_B|q\(10) & 
-- \row22|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row22|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row23|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & (!\REG_B|q\(10) & 
-- \row22|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \row22|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row23|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11)) # ((!\REG_B|q\(10) & 
-- ((!\row23|div10|FS|Bo~0_combout\) # (\row22|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(10) & (!\row23|div10|FS|Bo~0_combout\ & 
-- \row22|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row22|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row23|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & ((!\REG_B|q\(10) & 
-- ((!\row23|div10|FS|Bo~0_combout\) # (\row22|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(10) & (!\row23|div10|FS|Bo~0_combout\ & 
-- \row22|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010101000111010101111111000000000100010001010101011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(11),
	datab => \REG_B|ALT_INV_q\(10),
	datac => \row23|div10|FS|ALT_INV_Bo~0_combout\,
	datad => \row22|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row22|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row23|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row23|div12|FS|Bo~0_combout\);

-- Location: LABCELL_X68_Y14_N9
\row23|div15|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div15|FS|Bo~2_combout\ = ( \row22|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row23|div12|FS|Bo~0_combout\ & ( (\REG_B|q\(13) & (!\row22|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ 
-- & !\row23|div15|FS|Bo~1_combout\)) ) ) ) # ( !\row22|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row23|div12|FS|Bo~0_combout\ & ( (!\row23|div15|FS|Bo~1_combout\ & ((!\REG_B|q\(13) & (\REG_B|q\(12) & 
-- !\row22|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(13) & ((!\row22|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12)))))) ) ) ) # ( 
-- \row22|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row23|div12|FS|Bo~0_combout\ & ( (!\row23|div15|FS|Bo~1_combout\ & ((!\REG_B|q\(13) & (\REG_B|q\(12) & 
-- !\row22|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(13) & ((!\row22|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12)))))) ) ) ) # ( 
-- !\row22|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row23|div12|FS|Bo~0_combout\ & ( (!\row23|div15|FS|Bo~1_combout\ & ((!\row22|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000011100010000000001110001000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(12),
	datac => \row22|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row23|div15|FS|ALT_INV_Bo~1_combout\,
	datae => \row22|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row23|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row23|div15|FS|Bo~2_combout\);

-- Location: LABCELL_X68_Y14_N54
\row23|div17|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div17|FS|Bo~0_combout\ = ( \row22|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row23|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(15) & ((!\REG_B|q\(16)) # 
-- (\row22|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(15) & (!\REG_B|q\(16) & \row22|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row22|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row23|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & \row22|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row22|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row23|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & ((!\REG_B|q\(15)) # ((!\row23|div15|FS|Bo~0_combout\) # 
-- (\row22|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(16) & (\row22|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(15)) # (!\row23|div15|FS|Bo~0_combout\)))) ) ) ) # 
-- ( !\row22|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row23|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & (((!\REG_B|q\(15) & !\row23|div15|FS|Bo~0_combout\)) # 
-- (\row22|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(16) & (!\REG_B|q\(15) & (\row22|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row23|div15|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111000001100110011111000111000001100000011001000111010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(15),
	datab => \REG_B|ALT_INV_q\(16),
	datac => \row22|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row23|div15|FS|ALT_INV_Bo~0_combout\,
	datae => \row22|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row23|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row23|div17|FS|Bo~0_combout\);

-- Location: LABCELL_X68_Y14_N24
\row22|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row21|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row22|div32|FS|Bo~1_combout\ & ( 
-- \row21|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row21|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row22|div32|FS|Bo~1_combout\ & ( 
-- \row21|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row21|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row22|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(16) $ 
-- (!\row21|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(15) & !\row22|div15|FS|Bo~3_combout\)))) ) ) ) # ( !\row21|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row22|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(16) $ (!\row21|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row22|div15|FS|Bo~3_combout\) # (\REG_B|q\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001101101001011010010011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(15),
	datab => \REG_B|ALT_INV_q\(16),
	datac => \row21|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row22|div15|FS|ALT_INV_Bo~3_combout\,
	datae => \row21|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row22|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row22|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y14_N18
\row23|div18|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div18|FS|Bo~0_combout\ = ( \row22|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(17) & !\row23|div17|FS|Bo~0_combout\) ) ) # ( 
-- !\row22|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row23|div17|FS|Bo~0_combout\) # (\REG_B|q\(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(17),
	datad => \row23|div17|FS|ALT_INV_Bo~0_combout\,
	dataf => \row22|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row23|div18|FS|Bo~0_combout\);

-- Location: LABCELL_X70_Y14_N0
\row22|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row22|div32|FS|Bo~1_combout\ & ( \row21|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row22|div32|FS|Bo~1_combout\ & ( 
-- !\row22|div17|FS|Bo~0_combout\ $ (!\row21|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(17))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row22|div17|FS|ALT_INV_Bo~0_combout\,
	datac => \row21|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(17),
	dataf => \row22|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row22|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X65_Y13_N48
\row22|div28|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div28|FS|Bo~0_combout\ = ( \row22|div27|FS|Bo~0_combout\ & ( (\REG_B|q\(27) & !\row21|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row22|div27|FS|Bo~0_combout\ & ( 
-- (!\row21|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(27),
	datad => \row21|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row22|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row22|div28|FS|Bo~0_combout\);

-- Location: LABCELL_X66_Y13_N24
\row23|div30|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div30|FS|Bo~0_combout\ = ( \row22|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(29) & !\row21|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row22|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(29) & (!\REG_B|q\(28) $ 
-- (!\row21|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row22|div28|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row21|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row22|div28|FS|ALT_INV_Bo~0_combout\,
	dataf => \row22|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row23|div30|FS|Bo~0_combout\);

-- Location: LABCELL_X67_Y13_N15
\row21|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row21|div28|FS|Bo~0_combout\ & ( !\row20|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row21|div32|FS|Bo~1_combout\) # 
-- (\REG_B|q\(28)))) ) ) # ( !\row21|div28|FS|Bo~0_combout\ & ( !\row20|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(28)) # (\row21|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000010101111010100001010111110100000010111111010000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datac => \row21|div32|FS|ALT_INV_Bo~1_combout\,
	datad => \row20|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row21|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row21|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y13_N48
\row22|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row22|div28|FS|Bo~0_combout\ & ( \row22|div32|FS|Bo~1_combout\ & ( \row21|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row22|div28|FS|Bo~0_combout\ & ( \row22|div32|FS|Bo~1_combout\ & ( \row21|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row22|div28|FS|Bo~0_combout\ & ( !\row22|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(29) $ 
-- (!\row21|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row21|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(28))))) ) ) ) # ( !\row22|div28|FS|Bo~0_combout\ & ( 
-- !\row22|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(29) $ (!\row21|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(28) & !\row21|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100101110110100110100100010110100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datab => \row21|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(29),
	datad => \row21|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row22|div28|FS|ALT_INV_Bo~0_combout\,
	dataf => \row22|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row22|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y13_N6
\row23|div32|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div32|FS|Bo~0_combout\ = ( \row22|div30|FS|Bo~0_combout\ & ( \row22|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & ((!\REG_B|q\(31) & (!\row21|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row22|div32|FS|Bo~0_combout\)) # (\REG_B|q\(31) & (\row21|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row22|div32|FS|Bo~0_combout\)))) # (\REG_B|q\(30) & 
-- (((!\row21|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row22|div30|FS|Bo~0_combout\ & ( \row22|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & ((!\REG_B|q\(31) & 
-- (!\row21|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row22|div32|FS|Bo~0_combout\)) # (\REG_B|q\(31) & (\row21|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row22|div32|FS|Bo~0_combout\)))) # (\REG_B|q\(30) & (((!\row21|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( \row22|div30|FS|Bo~0_combout\ & ( !\row22|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & 
-- ((!\REG_B|q\(31) & (!\row21|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row22|div32|FS|Bo~0_combout\)) # (\REG_B|q\(31) & (\row21|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row22|div32|FS|Bo~0_combout\)))) # (\REG_B|q\(30) & (((!\row21|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row22|div30|FS|Bo~0_combout\ & ( !\row22|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & 
-- (((!\row21|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(30) & ((!\REG_B|q\(31) & (!\row21|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row22|div32|FS|Bo~0_combout\)) # 
-- (\REG_B|q\(31) & (\row21|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row22|div32|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011000001101100000011010010110000001101001011000000110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datab => \REG_B|ALT_INV_q\(30),
	datac => \row21|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row22|div32|FS|ALT_INV_Bo~0_combout\,
	datae => \row22|div30|FS|ALT_INV_Bo~0_combout\,
	dataf => \row22|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row23|div32|FS|Bo~0_combout\);

-- Location: MLABCELL_X65_Y13_N9
\row22|div25|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div25|FS|Bo~3_combout\ = ( !\row22|div25|FS|Bo~2_combout\ & ( !\row22|div25|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row22|div25|FS|ALT_INV_Bo~0_combout\,
	dataf => \row22|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row22|div25|FS|Bo~3_combout\);

-- Location: LABCELL_X68_Y13_N0
\row22|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row22|div25|FS|Bo~3_combout\ & ( \row22|div32|FS|Bo~1_combout\ & ( \row21|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row22|div25|FS|Bo~3_combout\ & ( \row22|div32|FS|Bo~1_combout\ & ( \row21|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row22|div25|FS|Bo~3_combout\ & ( !\row22|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(26) $ 
-- (!\row21|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(25) & !\row21|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row22|div25|FS|Bo~3_combout\ & ( 
-- !\row22|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(26) $ (!\row21|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row21|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010011001011001011001011001101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(26),
	datab => \REG_B|ALT_INV_q\(25),
	datac => \row21|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row21|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row22|div25|FS|ALT_INV_Bo~3_combout\,
	dataf => \row22|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row22|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y13_N30
\row23|div30|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div30|FS|Bo~1_combout\ = ( \row22|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & (!\row21|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row22|div32|FS|Bo~1_combout\) # (\REG_B|q\(28)))))) ) ) # ( 
-- !\row22|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & (!\row21|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(28)) # (\row22|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000001010001010000000101010000010000010101000001000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row21|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row22|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row22|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row23|div30|FS|Bo~1_combout\);

-- Location: MLABCELL_X65_Y13_N15
\row22|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row22|div27|FS|Bo~0_combout\ & ( !\row21|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(27)) # 
-- (\row22|div32|FS|Bo~1_combout\))) ) ) # ( !\row22|div27|FS|Bo~0_combout\ & ( !\row21|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row22|div32|FS|Bo~1_combout\) # (\REG_B|q\(27)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001001110010011100100111001001101100011011000110110001101100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(27),
	datab => \row21|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row22|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row22|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row22|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y12_N3
\row21|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row21|div32|FS|Bo~1_combout\ & ( \row20|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row21|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(23) $ (!\row21|div23|FS|Bo~0_combout\ $ (\row20|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datac => \row21|div23|FS|ALT_INV_Bo~0_combout\,
	datad => \row20|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row21|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row21|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y12_N21
\row22|div23|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div23|FS|Bo~0_combout\ = ( \row22|div22|FS|Bo~0_combout\ & ( (!\row21|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(22)) ) ) # ( !\row22|div22|FS|Bo~0_combout\ & ( 
-- (!\row21|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row21|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(22),
	dataf => \row22|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row22|div23|FS|Bo~0_combout\);

-- Location: LABCELL_X66_Y12_N54
\row22|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row22|div32|FS|Bo~1_combout\ & ( \row22|div23|FS|Bo~0_combout\ & ( \row21|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row22|div32|FS|Bo~1_combout\ & ( \row22|div23|FS|Bo~0_combout\ & ( !\REG_B|q\(24) $ (!\row21|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((!\row21|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(23))))) ) ) ) # ( \row22|div32|FS|Bo~1_combout\ & ( !\row22|div23|FS|Bo~0_combout\ & ( 
-- \row21|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row22|div32|FS|Bo~1_combout\ & ( !\row22|div23|FS|Bo~0_combout\ & ( !\REG_B|q\(24) $ 
-- (!\row21|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row21|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110010010110000011110000111110010110110000110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row21|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(24),
	datac => \row21|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(23),
	datae => \row22|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row22|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row22|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y13_N30
\row23|div25|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div25|FS|Bo~0_combout\ = ( \row22|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(24) & !\row21|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row22|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(24) & (!\REG_B|q\(23) $ 
-- (!\row21|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row22|div23|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010010001000010001001000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \REG_B|ALT_INV_q\(24),
	datac => \row21|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row22|div23|FS|ALT_INV_Bo~0_combout\,
	dataf => \row22|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row23|div25|FS|Bo~0_combout\);

-- Location: LABCELL_X66_Y12_N0
\row22|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row22|div32|FS|Bo~1_combout\ & ( \row21|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row22|div32|FS|Bo~1_combout\ & ( 
-- !\row21|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row22|div25|FS|Bo~3_combout\ $ (!\REG_B|q\(25))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row21|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row22|div25|FS|ALT_INV_Bo~3_combout\,
	datad => \REG_B|ALT_INV_q\(25),
	dataf => \row22|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row22|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y13_N24
\row22|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row22|div32|FS|Bo~1_combout\ & ( \row21|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row22|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(22) $ (!\row21|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row22|div22|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(22),
	datac => \row21|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row22|div22|FS|ALT_INV_Bo~0_combout\,
	dataf => \row22|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row22|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y12_N18
\row23|div25|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div25|FS|Bo~1_combout\ = ( \row22|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & \row21|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row22|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & (!\REG_B|q\(23) $ 
-- (!\row21|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row22|div23|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row21|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row22|div23|FS|ALT_INV_Bo~0_combout\,
	dataf => \row22|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row23|div25|FS|Bo~1_combout\);

-- Location: LABCELL_X67_Y12_N57
\row22|div21|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div21|FS|Bo~0_combout\ = ( \row22|div20|FS|Bo~0_combout\ & ( (\row21|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(20)) ) ) # ( !\row22|div20|FS|Bo~0_combout\ & ( 
-- (!\row21|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(20) & !\row22|div20|FS|Bo~2_combout\)) # (\row21|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(20)) # 
-- (!\row22|div20|FS|Bo~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010101010000111101010101000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row21|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(20),
	datad => \row22|div20|FS|ALT_INV_Bo~2_combout\,
	dataf => \row22|div20|FS|ALT_INV_Bo~0_combout\,
	combout => \row22|div21|FS|Bo~0_combout\);

-- Location: LABCELL_X68_Y13_N54
\row22|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row22|div32|FS|Bo~1_combout\ & ( \row21|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row22|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(21) $ (!\row22|div21|FS|Bo~0_combout\ $ (!\row21|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(21),
	datac => \row22|div21|FS|ALT_INV_Bo~0_combout\,
	datad => \row21|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row22|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row22|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y12_N0
\row22|div18|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div18|FS|Bo~0_combout\ = ( \row22|div17|FS|Bo~0_combout\ & ( (!\row21|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(17)) ) ) # ( !\row22|div17|FS|Bo~0_combout\ & ( 
-- (!\row21|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row21|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(17),
	dataf => \row22|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row22|div18|FS|Bo~0_combout\);

-- Location: LABCELL_X67_Y12_N3
\row21|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row21|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row21|div32|FS|Bo~1_combout\ & ( \row20|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row21|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(18) $ (!\row21|div18|FS|Bo~0_combout\ $ (\row20|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datac => \row21|div18|FS|ALT_INV_Bo~0_combout\,
	datad => \row20|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row21|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row21|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y12_N30
\row22|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row21|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row22|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row21|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row22|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(19) $ (((!\REG_B|q\(18) & (!\row21|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row22|div18|FS|Bo~0_combout\)) # (\REG_B|q\(18) & ((!\row21|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row22|div18|FS|Bo~0_combout\))))) ) ) ) # ( 
-- !\row21|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row22|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(19) $ (((!\REG_B|q\(18) & ((!\row22|div18|FS|Bo~0_combout\) # 
-- (\row21|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(18) & (\row21|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row22|div18|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001111000110100111000011100100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(19),
	datac => \row21|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row22|div18|FS|ALT_INV_Bo~0_combout\,
	datae => \row21|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row22|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row22|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y12_N54
\row22|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row22|div32|FS|Bo~1_combout\ & ( \row21|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row22|div32|FS|Bo~1_combout\ & ( 
-- !\row21|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(20) $ (((\row22|div20|FS|Bo~2_combout\) # (\row22|div20|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110100101011010011010010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row21|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \row22|div20|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(20),
	datad => \row22|div20|FS|ALT_INV_Bo~2_combout\,
	dataf => \row22|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row22|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y12_N24
\row23|div20|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div20|FS|Bo~0_combout\ = ( \row22|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & !\row21|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row22|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & (!\REG_B|q\(18) $ 
-- (!\row21|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row22|div18|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010010001000010001001000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(19),
	datac => \row21|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row22|div18|FS|ALT_INV_Bo~0_combout\,
	dataf => \row22|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row23|div20|FS|Bo~0_combout\);

-- Location: LABCELL_X67_Y12_N6
\row23|div20|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div20|FS|Bo~1_combout\ = ( \row22|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & \row21|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row22|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & (!\REG_B|q\(18) $ 
-- (!\row21|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row22|div18|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100010010001000010000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(19),
	datac => \row21|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row22|div18|FS|ALT_INV_Bo~0_combout\,
	dataf => \row22|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row23|div20|FS|Bo~1_combout\);

-- Location: LABCELL_X68_Y13_N18
\row23|div20|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div20|FS|Bo~2_combout\ = ( !\row23|div20|FS|Bo~1_combout\ & ( \row23|div17|FS|Bo~0_combout\ & ( (!\REG_B|q\(18) & (\REG_B|q\(17) & (!\row22|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row22|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(18) & ((!\row22|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(17) & 
-- !\row22|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row23|div20|FS|Bo~1_combout\ & ( !\row23|div17|FS|Bo~0_combout\ & ( (!\REG_B|q\(18) & 
-- (!\row22|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row22|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17))))) # (\REG_B|q\(18) & 
-- (((!\row22|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row22|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001101110001000000000000000001110001001100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(17),
	datab => \REG_B|ALT_INV_q\(18),
	datac => \row22|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row22|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row23|div20|FS|ALT_INV_Bo~1_combout\,
	dataf => \row23|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row23|div20|FS|Bo~2_combout\);

-- Location: LABCELL_X68_Y13_N48
\row23|div22|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div22|FS|Bo~0_combout\ = ( \row23|div20|FS|Bo~0_combout\ & ( \row23|div20|FS|Bo~2_combout\ & ( (!\row22|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (\row22|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(20) & !\REG_B|q\(21)))) # (\row22|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(21)) # 
-- ((\row22|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(20))))) ) ) ) # ( !\row23|div20|FS|Bo~0_combout\ & ( \row23|div20|FS|Bo~2_combout\ & ( 
-- (!\row22|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\row22|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(20) & !\REG_B|q\(21)))) # 
-- (\row22|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(21)) # ((\row22|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(20))))) ) ) ) # ( \row23|div20|FS|Bo~0_combout\ & ( 
-- !\row23|div20|FS|Bo~2_combout\ & ( (!\row22|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\row22|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(20) & !\REG_B|q\(21)))) # 
-- (\row22|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(21)) # ((\row22|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(20))))) ) ) ) # ( !\row23|div20|FS|Bo~0_combout\ & ( 
-- !\row23|div20|FS|Bo~2_combout\ & ( (!\row22|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(21) & ((!\REG_B|q\(20)) # (\row22|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # 
-- (\row22|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (((!\REG_B|q\(20)) # (!\REG_B|q\(21))) # (\row22|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111100001101010011110000010001001111000001000100111100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row22|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(20),
	datac => \row22|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(21),
	datae => \row23|div20|FS|ALT_INV_Bo~0_combout\,
	dataf => \row23|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row23|div22|FS|Bo~0_combout\);

-- Location: LABCELL_X68_Y13_N42
\row23|div25|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div25|FS|Bo~2_combout\ = ( \row22|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row23|div22|FS|Bo~0_combout\ & ( (\REG_B|q\(23) & (!\row22|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ 
-- & !\row23|div25|FS|Bo~1_combout\)) ) ) ) # ( !\row22|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row23|div22|FS|Bo~0_combout\ & ( (!\row23|div25|FS|Bo~1_combout\ & ((!\REG_B|q\(23) & (\REG_B|q\(22) & 
-- !\row22|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(23) & ((!\row22|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22)))))) ) ) ) # ( 
-- \row22|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row23|div22|FS|Bo~0_combout\ & ( (!\row23|div25|FS|Bo~1_combout\ & ((!\REG_B|q\(23) & (\REG_B|q\(22) & 
-- !\row22|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(23) & ((!\row22|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22)))))) ) ) ) # ( 
-- !\row22|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row23|div22|FS|Bo~0_combout\ & ( (!\row23|div25|FS|Bo~1_combout\ & ((!\row22|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000011100010000000001110001000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \REG_B|ALT_INV_q\(22),
	datac => \row22|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row23|div25|FS|ALT_INV_Bo~1_combout\,
	datae => \row22|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row23|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row23|div25|FS|Bo~2_combout\);

-- Location: LABCELL_X68_Y13_N24
\row23|div27|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div27|FS|Bo~0_combout\ = ( \row22|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row23|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26)) # ((!\REG_B|q\(25) & 
-- \row22|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row22|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row23|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & (!\REG_B|q\(25) & 
-- \row22|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \row22|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row23|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26)) # ((!\REG_B|q\(25) & 
-- ((!\row23|div25|FS|Bo~0_combout\) # (\row22|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(25) & (\row22|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row23|div25|FS|Bo~0_combout\))) ) ) ) # ( !\row22|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row23|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & ((!\REG_B|q\(25) & ((!\row23|div25|FS|Bo~0_combout\) # 
-- (\row22|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(25) & (\row22|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row23|div25|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101000001000111011111010111000001000000010001010111010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(26),
	datab => \REG_B|ALT_INV_q\(25),
	datac => \row22|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row23|div25|FS|ALT_INV_Bo~0_combout\,
	datae => \row22|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row23|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row23|div27|FS|Bo~0_combout\);

-- Location: LABCELL_X67_Y13_N6
\row23|div30|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div30|FS|Bo~2_combout\ = ( \row22|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row23|div27|FS|Bo~0_combout\ & ( (\REG_B|q\(27) & (\REG_B|q\(28) & 
-- (!\row22|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row23|div30|FS|Bo~1_combout\))) ) ) ) # ( !\row22|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row23|div27|FS|Bo~0_combout\ & ( 
-- (!\row23|div30|FS|Bo~1_combout\ & (((\REG_B|q\(27) & !\row22|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(28)))) ) ) ) # ( \row22|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row23|div27|FS|Bo~0_combout\ & ( (\REG_B|q\(28) & (!\row23|div30|FS|Bo~1_combout\ & ((!\row22|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27))))) ) ) ) # ( 
-- !\row22|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row23|div27|FS|Bo~0_combout\ & ( (!\row23|div30|FS|Bo~1_combout\ & (((!\row22|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(28))) # (\REG_B|q\(27)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011100000000001100010000000001110011000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(27),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row22|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row23|div30|FS|ALT_INV_Bo~1_combout\,
	datae => \row22|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row23|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row23|div30|FS|Bo~2_combout\);

-- Location: LABCELL_X67_Y13_N57
\row23|div32|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div32|FS|Bo~1_combout\ = ( \row23|div32|FS|Bo~0_combout\ & ( \row23|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & (!\REG_B|q\(31) & \row22|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row23|div32|FS|Bo~0_combout\ & ( \row23|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31)) # ((!\REG_B|q\(30) & \row22|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \row23|div32|FS|Bo~0_combout\ & ( 
-- !\row23|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\REG_B|q\(30) & ((!\row23|div30|FS|Bo~0_combout\) # (\row22|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(30) & (!\row23|div30|FS|Bo~0_combout\ & 
-- \row22|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row23|div32|FS|Bo~0_combout\ & ( !\row23|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31)) # ((!\REG_B|q\(30) & ((!\row23|div30|FS|Bo~0_combout\) # 
-- (\row22|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(30) & (!\row23|div30|FS|Bo~0_combout\ & \row22|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110011111110100000001100100011001100111011100000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datab => \REG_B|ALT_INV_q\(31),
	datac => \row23|div30|FS|ALT_INV_Bo~0_combout\,
	datad => \row22|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row23|div32|FS|ALT_INV_Bo~0_combout\,
	dataf => \row23|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row23|div32|FS|Bo~1_combout\);

-- Location: MLABCELL_X72_Y14_N27
\row23|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row23|div32|FS|Bo~1_combout\ & ( \row22|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row23|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(18) $ (!\row23|div18|FS|Bo~0_combout\ $ (\row22|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datac => \row23|div18|FS|ALT_INV_Bo~0_combout\,
	datad => \row22|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row23|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row23|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y14_N30
\row23|div15|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div15|FS|Bo~3_combout\ = ( !\row23|div15|FS|Bo~2_combout\ & ( !\row23|div15|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row23|div15|FS|ALT_INV_Bo~0_combout\,
	dataf => \row23|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row23|div15|FS|Bo~3_combout\);

-- Location: LABCELL_X68_Y14_N42
\row23|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row22|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row23|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row22|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row23|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(16) $ (((!\REG_B|q\(15) & (!\row22|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row23|div15|FS|Bo~3_combout\)) # (\REG_B|q\(15) & ((!\row22|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row23|div15|FS|Bo~3_combout\))))) ) ) ) # ( 
-- !\row22|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row23|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(16) $ (((!\REG_B|q\(15) & ((\row23|div15|FS|Bo~3_combout\) # 
-- (\row22|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(15) & (\row22|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row23|div15|FS|Bo~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100011001100011001110011001110000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(15),
	datab => \REG_B|ALT_INV_q\(16),
	datac => \row22|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row23|div15|FS|ALT_INV_Bo~3_combout\,
	datae => \row22|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row23|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row23|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y14_N3
\row22|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row22|div32|FS|Bo~1_combout\ & ( \row21|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row22|div32|FS|Bo~1_combout\ & ( 
-- !\row22|div13|FS|Bo~0_combout\ $ (!\row21|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\REG_B|q\(13))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row22|div13|FS|ALT_INV_Bo~0_combout\,
	datac => \row21|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(13),
	dataf => \row22|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row22|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y15_N57
\row23|div13|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div13|FS|Bo~0_combout\ = ( \row22|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(12) & !\row23|div12|FS|Bo~0_combout\) ) ) # ( 
-- !\row22|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row23|div12|FS|Bo~0_combout\) # (\REG_B|q\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(12),
	datad => \row23|div12|FS|ALT_INV_Bo~0_combout\,
	dataf => \row22|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row23|div13|FS|Bo~0_combout\);

-- Location: LABCELL_X70_Y14_N21
\row23|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row23|div13|FS|Bo~0_combout\ & ( \row23|div32|FS|Bo~1_combout\ & ( \row22|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row23|div13|FS|Bo~0_combout\ & ( \row23|div32|FS|Bo~1_combout\ & ( \row22|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row23|div13|FS|Bo~0_combout\ & ( !\row23|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ 
-- (!\row22|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row22|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(13))))) ) ) ) # ( !\row23|div13|FS|Bo~0_combout\ & ( 
-- !\row23|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ (!\row22|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(13) & !\row22|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001110011100110001100011100100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(14),
	datac => \row22|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row22|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row23|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row23|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row23|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y15_N42
\row24|div15|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div15|FS|Bo~0_combout\ = ( \row23|div13|FS|Bo~0_combout\ & ( \row23|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & !\row22|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row23|div13|FS|Bo~0_combout\ & ( 
-- \row23|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & !\row22|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row23|div13|FS|Bo~0_combout\ & ( !\row23|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (!\row22|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row23|div13|FS|Bo~0_combout\ & ( !\row23|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (\row22|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000011000000110011000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(14),
	datac => \REG_B|ALT_INV_q\(13),
	datad => \row22|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row23|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row23|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row24|div15|FS|Bo~0_combout\);

-- Location: LABCELL_X68_Y14_N0
\row23|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row23|div32|FS|Bo~1_combout\ & ( \row22|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row23|div32|FS|Bo~1_combout\ & ( 
-- !\row23|div15|FS|Bo~3_combout\ $ (!\REG_B|q\(15) $ (!\row22|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row23|div15|FS|ALT_INV_Bo~3_combout\,
	datac => \REG_B|ALT_INV_q\(15),
	datad => \row22|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row23|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row23|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y15_N51
\row23|div10|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div10|FS|Bo~3_combout\ = ( !\row23|div10|FS|Bo~0_combout\ & ( !\row23|div10|FS|Bo~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row23|div10|FS|ALT_INV_Bo~2_combout\,
	dataf => \row23|div10|FS|ALT_INV_Bo~0_combout\,
	combout => \row23|div10|FS|Bo~3_combout\);

-- Location: LABCELL_X70_Y11_N0
\row23|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row23|div10|FS|Bo~3_combout\ & ( \row23|div32|FS|Bo~1_combout\ & ( \row22|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row23|div10|FS|Bo~3_combout\ & ( \row23|div32|FS|Bo~1_combout\ & ( \row22|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row23|div10|FS|Bo~3_combout\ & ( !\row23|div32|FS|Bo~1_combout\ & ( 
-- !\row22|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(11) $ (((\REG_B|q\(10) & !\row22|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row23|div10|FS|Bo~3_combout\ & ( 
-- !\row23|div32|FS|Bo~1_combout\ & ( !\row22|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(11) $ (((!\row22|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101001000101101010010111011010000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datab => \row22|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row22|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(11),
	datae => \row23|div10|FS|ALT_INV_Bo~3_combout\,
	dataf => \row23|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row23|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y15_N42
\row24|div15|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div15|FS|Bo~1_combout\ = ( \row22|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row23|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) ) ) ) # ( 
-- \row22|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row23|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & (!\REG_B|q\(13) $ (\row23|div13|FS|Bo~0_combout\))) ) ) ) # ( 
-- !\row22|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row23|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & (!\REG_B|q\(13) $ (!\row23|div13|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001010001000100010000010001000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(13),
	datad => \row23|div13|FS|ALT_INV_Bo~0_combout\,
	datae => \row22|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row23|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row24|div15|FS|Bo~1_combout\);

-- Location: LABCELL_X70_Y15_N18
\row23|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row23|div32|FS|Bo~1_combout\ & ( \row22|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row23|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(12) $ (!\row22|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row23|div12|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(12),
	datac => \row22|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row23|div12|FS|ALT_INV_Bo~0_combout\,
	dataf => \row23|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row23|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X72_Y15_N45
\row23|div8|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div8|FS|Bo~0_combout\ = ( \row23|div7|FS|Bo~0_combout\ & ( (!\row22|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(7)) ) ) # ( !\row23|div7|FS|Bo~0_combout\ & ( 
-- (!\row22|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row22|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(7),
	dataf => \row23|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row23|div8|FS|Bo~0_combout\);

-- Location: MLABCELL_X72_Y11_N45
\row24|div10|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div10|FS|Bo~0_combout\ = ( \row23|div8|FS|Bo~0_combout\ & ( \row23|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & !\row22|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row23|div8|FS|Bo~0_combout\ & ( 
-- \row23|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & !\row22|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row23|div8|FS|Bo~0_combout\ & ( !\row23|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (!\row22|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row23|div8|FS|Bo~0_combout\ & ( !\row23|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (\row22|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100100001000100100001001000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(9),
	datac => \row22|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row23|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row23|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row24|div10|FS|Bo~0_combout\);

-- Location: LABCELL_X67_Y15_N3
\row22|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row22|div8|FS|Bo~0_combout\ & ( \row22|div32|FS|Bo~1_combout\ & ( \row21|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row22|div8|FS|Bo~0_combout\ & ( \row22|div32|FS|Bo~1_combout\ & ( \row21|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row22|div8|FS|Bo~0_combout\ & ( !\row22|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(8) $ 
-- (\row21|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row22|div8|FS|Bo~0_combout\ & ( !\row22|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(8) $ 
-- (!\row21|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100110000111100001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row21|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row22|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row22|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row22|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y11_N30
\row23|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row23|div8|FS|Bo~0_combout\ & ( \row23|div32|FS|Bo~1_combout\ & ( \row22|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row23|div8|FS|Bo~0_combout\ & ( \row23|div32|FS|Bo~1_combout\ & ( \row22|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row23|div8|FS|Bo~0_combout\ & ( !\row23|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ 
-- (!\row22|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row22|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(8))))) ) ) ) # ( !\row23|div8|FS|Bo~0_combout\ & ( 
-- !\row23|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ (!\row22|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(8) & !\row22|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010110011010101001100101100100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(9),
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row22|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row22|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row23|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row23|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row23|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y11_N36
\row23|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row23|div32|FS|Bo~1_combout\ & ( \row22|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row23|div32|FS|Bo~1_combout\ & ( 
-- !\row22|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(10) $ (!\row23|div10|FS|Bo~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row22|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(10),
	datad => \row23|div10|FS|ALT_INV_Bo~3_combout\,
	dataf => \row23|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row23|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X72_Y11_N39
\row24|div10|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div10|FS|Bo~1_combout\ = ( \row23|div8|FS|Bo~0_combout\ & ( \row23|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & \row22|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row23|div8|FS|Bo~0_combout\ & ( 
-- \row23|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & \row22|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row23|div8|FS|Bo~0_combout\ & ( !\row23|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (\row22|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row23|div8|FS|Bo~0_combout\ & ( !\row23|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (!\row22|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100001001000100001001000010000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(9),
	datac => \row22|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row23|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row23|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row24|div10|FS|Bo~1_combout\);

-- Location: LABCELL_X70_Y12_N45
\row23|div6|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div6|FS|Bo~0_combout\ = ( \row23|div5|FS|Bo~0_combout\ & ( (!\REG_B|q\(5) & \row22|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row23|div5|FS|Bo~0_combout\ & ( (!\REG_B|q\(5) & 
-- ((!\row23|div5|FS|Bo~2_combout\) # (\row22|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(5) & (\row22|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row23|div5|FS|Bo~2_combout\)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111100001010101011110000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datac => \row22|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row23|div5|FS|ALT_INV_Bo~2_combout\,
	dataf => \row23|div5|FS|ALT_INV_Bo~0_combout\,
	combout => \row23|div6|FS|Bo~0_combout\);

-- Location: LABCELL_X71_Y12_N0
\row23|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row23|div32|FS|Bo~1_combout\ & ( \row22|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row23|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(6) $ (!\row23|div6|FS|Bo~0_combout\ $ (!\row22|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(6),
	datac => \row23|div6|FS|ALT_INV_Bo~0_combout\,
	datad => \row22|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row23|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row23|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X72_Y15_N30
\row23|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row23|div32|FS|Bo~1_combout\ & ( \row22|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row23|div32|FS|Bo~1_combout\ & ( 
-- !\row23|div7|FS|Bo~0_combout\ $ (!\row22|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row23|div7|FS|ALT_INV_Bo~0_combout\,
	datac => \row22|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(7),
	dataf => \row23|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row23|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y12_N27
\row22|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row22|div32|FS|Bo~1_combout\ & ( \row21|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row22|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(3) $ (!\row21|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row22|div3|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row21|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row22|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row22|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row22|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y15_N3
\row23|div3|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div3|FS|Bo~0_combout\ = ( \row22|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(2) & \row23|div2|FS|Bo~0_combout\) ) ) # ( !\row22|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ( (\row23|div2|FS|Bo~0_combout\) # (\REG_B|q\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(2),
	datad => \row23|div2|FS|ALT_INV_Bo~0_combout\,
	dataf => \row22|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row23|div3|FS|Bo~0_combout\);

-- Location: LABCELL_X70_Y12_N36
\row23|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row23|div3|FS|Bo~0_combout\ & ( \row23|div32|FS|Bo~1_combout\ & ( \row22|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row23|div3|FS|Bo~0_combout\ & ( \row23|div32|FS|Bo~1_combout\ & ( \row22|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row23|div3|FS|Bo~0_combout\ & ( !\row23|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ 
-- (!\row22|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row22|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(3))))) ) ) ) # ( !\row23|div3|FS|Bo~0_combout\ & ( 
-- !\row23|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ (!\row22|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(3) & !\row22|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101011010101001010110100100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row22|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row22|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row23|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row23|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row23|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y12_N3
\row23|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row23|div32|FS|Bo~1_combout\ & ( \row22|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row23|div32|FS|Bo~1_combout\ & ( 
-- !\row22|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(5) $ (((\row23|div5|FS|Bo~2_combout\) # (\row23|div5|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111100010000111011110001000011100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row23|div5|FS|ALT_INV_Bo~0_combout\,
	datab => \row23|div5|FS|ALT_INV_Bo~2_combout\,
	datac => \row22|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(5),
	dataf => \row23|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row23|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y12_N18
\row24|div5|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div5|FS|Bo~0_combout\ = ( \row23|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & !\row22|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row23|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row23|div3|FS|Bo~0_combout\ $ (!\row22|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row23|div3|FS|ALT_INV_Bo~0_combout\,
	datad => \row22|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row23|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row24|div5|FS|Bo~0_combout\);

-- Location: LABCELL_X71_Y14_N36
\row24|div5|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div5|FS|Bo~1_combout\ = ( \row23|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & \row22|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row23|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row22|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row23|div3|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row22|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row23|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row23|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row24|div5|FS|Bo~1_combout\);

-- Location: LABCELL_X74_Y10_N30
\row23|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row22|div32|FS|Bo~1_combout\ & ( \row23|div32|FS|Bo~1_combout\ & ( \REG_A|q\(10) ) ) ) # ( !\row22|div32|FS|Bo~1_combout\ & ( \row23|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(0) $ (!\REG_A|q\(10)) ) ) ) # ( \row22|div32|FS|Bo~1_combout\ & ( !\row23|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(1) $ (!\REG_A|q\(10) $ (((\REG_B|q\(0) & !\REG_A|q\(9))))) ) ) ) # ( !\row22|div32|FS|Bo~1_combout\ & ( 
-- !\row23|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(1) $ (!\REG_A|q\(10) $ (((\REG_B|q\(0) & \REG_A|q\(9))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011011001001011000111001110001010101101010100000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(0),
	datab => \REG_B|ALT_INV_q\(1),
	datac => \REG_A|ALT_INV_q\(9),
	datad => \REG_A|ALT_INV_q\(10),
	datae => \row22|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row23|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row23|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y14_N42
\row23|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row23|div32|FS|Bo~1_combout\ & ( \row22|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row23|div32|FS|Bo~1_combout\ & ( 
-- !\row23|div2|FS|Bo~0_combout\ $ (!\row22|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\REG_B|q\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row23|div2|FS|ALT_INV_Bo~0_combout\,
	datac => \row22|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(2),
	dataf => \row23|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row23|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: IOIBUF_X70_Y0_N52
\Ain[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(8),
	o => \Ain[8]~input_o\);

-- Location: LABCELL_X74_Y8_N12
\REG_A|q[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG_A|q[8]~feeder_combout\ = ( \Ain[8]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Ain[8]~input_o\,
	combout => \REG_A|q[8]~feeder_combout\);

-- Location: FF_X74_Y8_N14
\REG_A|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \REG_A|q[8]~feeder_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(8));

-- Location: LABCELL_X74_Y10_N39
\row24|div2|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div2|FS|Bo~0_combout\ = ( \row23|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(1) & (\REG_B|q\(0) & (!\REG_A|q\(8) & !\REG_A|q\(9)))) # (\REG_B|q\(1) & ((!\REG_A|q\(9)) # ((\REG_B|q\(0) & !\REG_A|q\(8))))) ) ) # ( !\row23|div32|FS|Bo~1_combout\ & ( 
-- (!\REG_A|q\(8) & ((!\REG_A|q\(9) & ((\REG_B|q\(1)))) # (\REG_A|q\(9) & (\REG_B|q\(0))))) # (\REG_A|q\(8) & (\REG_B|q\(1) & (!\REG_B|q\(0) $ (\REG_A|q\(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001001010001001100100101000101110011000100000111001100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(0),
	datab => \REG_B|ALT_INV_q\(1),
	datac => \REG_A|ALT_INV_q\(8),
	datad => \REG_A|ALT_INV_q\(9),
	dataf => \row23|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row24|div2|FS|Bo~0_combout\);

-- Location: LABCELL_X71_Y14_N48
\row24|div5|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div5|FS|Bo~2_combout\ = ( \row23|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row24|div2|FS|Bo~0_combout\ & ( (!\row24|div5|FS|Bo~1_combout\ & (\REG_B|q\(3) & 
-- ((!\row23|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(2))))) ) ) ) # ( !\row23|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row24|div2|FS|Bo~0_combout\ & ( 
-- (!\row24|div5|FS|Bo~1_combout\ & (((!\row23|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(2))) # (\REG_B|q\(3)))) ) ) ) # ( \row23|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row24|div2|FS|Bo~0_combout\ & ( (!\row24|div5|FS|Bo~1_combout\ & (\REG_B|q\(3) & (!\row23|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(2)))) ) ) ) # ( 
-- !\row23|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row24|div2|FS|Bo~0_combout\ & ( (!\row24|div5|FS|Bo~1_combout\ & (((!\row23|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(2))) 
-- # (\REG_B|q\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001010100010000000000010000010100010101010100010000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row24|div5|FS|ALT_INV_Bo~1_combout\,
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row23|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(2),
	datae => \row23|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row24|div2|FS|ALT_INV_Bo~0_combout\,
	combout => \row24|div5|FS|Bo~2_combout\);

-- Location: LABCELL_X71_Y14_N30
\row24|div7|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div7|FS|Bo~0_combout\ = ( \row24|div5|FS|Bo~0_combout\ & ( \row24|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & (((!\REG_B|q\(5) & \row23|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\row23|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(6) & (!\REG_B|q\(5) & (\row23|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row23|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row24|div5|FS|Bo~0_combout\ & ( \row24|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & (((!\REG_B|q\(5) & 
-- \row23|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row23|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(6) & (!\REG_B|q\(5) & 
-- (\row23|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row23|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row24|div5|FS|Bo~0_combout\ & ( !\row24|div5|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(6) & (((!\REG_B|q\(5) & \row23|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row23|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(6) & (!\REG_B|q\(5) & 
-- (\row23|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row23|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row24|div5|FS|Bo~0_combout\ & ( !\row24|div5|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(6) & ((!\REG_B|q\(5)) # ((\row23|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row23|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(6) & 
-- (\row23|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(5)) # (\row23|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000011111011001000001111001000100000111100100010000011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datab => \row23|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(6),
	datad => \row23|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row24|div5|FS|ALT_INV_Bo~0_combout\,
	dataf => \row24|div5|FS|ALT_INV_Bo~2_combout\,
	combout => \row24|div7|FS|Bo~0_combout\);

-- Location: LABCELL_X71_Y14_N42
\row24|div10|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div10|FS|Bo~2_combout\ = ( \row23|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row24|div7|FS|Bo~0_combout\ & ( (\REG_B|q\(7) & (\REG_B|q\(8) & (!\row24|div10|FS|Bo~1_combout\ & 
-- !\row23|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row23|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row24|div7|FS|Bo~0_combout\ & ( (!\row24|div10|FS|Bo~1_combout\ & 
-- (((\REG_B|q\(7) & !\row23|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(8)))) ) ) ) # ( \row23|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row24|div7|FS|Bo~0_combout\ & ( 
-- (\REG_B|q\(8) & (!\row24|div10|FS|Bo~1_combout\ & ((!\row23|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7))))) ) ) ) # ( !\row23|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row24|div7|FS|Bo~0_combout\ & ( (!\row24|div10|FS|Bo~1_combout\ & (((!\row23|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(8))) # (\REG_B|q\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001110000001100000001000001110000001100000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(7),
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row24|div10|FS|ALT_INV_Bo~1_combout\,
	datad => \row23|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row23|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row24|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row24|div10|FS|Bo~2_combout\);

-- Location: LABCELL_X71_Y14_N6
\row24|div12|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div12|FS|Bo~0_combout\ = ( \row23|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row24|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11)) # ((!\REG_B|q\(10) & 
-- \row23|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row23|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row24|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(10) & (!\REG_B|q\(11) & 
-- \row23|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \row23|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row24|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11)) # ((!\REG_B|q\(10) & 
-- ((!\row24|div10|FS|Bo~0_combout\) # (\row23|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(10) & (!\row24|div10|FS|Bo~0_combout\ & 
-- \row23|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row23|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row24|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & ((!\REG_B|q\(10) & 
-- ((!\row24|div10|FS|Bo~0_combout\) # (\row23|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(10) & (!\row24|div10|FS|Bo~0_combout\ & 
-- \row23|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011001000111011001111111000000000100010001100110011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datab => \REG_B|ALT_INV_q\(11),
	datac => \row24|div10|FS|ALT_INV_Bo~0_combout\,
	datad => \row23|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row23|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row24|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row24|div12|FS|Bo~0_combout\);

-- Location: LABCELL_X71_Y14_N18
\row24|div15|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div15|FS|Bo~2_combout\ = ( \row23|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row24|div12|FS|Bo~0_combout\ & ( (\REG_B|q\(13) & (\REG_B|q\(12) & 
-- (!\row23|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row24|div15|FS|Bo~1_combout\))) ) ) ) # ( !\row23|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row24|div12|FS|Bo~0_combout\ & ( 
-- (!\row24|div15|FS|Bo~1_combout\ & (((\REG_B|q\(12) & !\row23|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(13)))) ) ) ) # ( \row23|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row24|div12|FS|Bo~0_combout\ & ( (\REG_B|q\(13) & (!\row24|div15|FS|Bo~1_combout\ & ((!\row23|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12))))) ) ) ) # ( 
-- !\row23|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row24|div12|FS|Bo~0_combout\ & ( (!\row24|div15|FS|Bo~1_combout\ & (((!\row23|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(12))) # (\REG_B|q\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011100000000010100010000000001110101000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(12),
	datac => \row23|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row24|div15|FS|ALT_INV_Bo~1_combout\,
	datae => \row23|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row24|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row24|div15|FS|Bo~2_combout\);

-- Location: LABCELL_X71_Y14_N24
\row24|div17|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div17|FS|Bo~0_combout\ = ( \row23|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row24|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16)) # ((!\REG_B|q\(15) & 
-- \row23|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row23|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row24|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & (!\REG_B|q\(15) & 
-- \row23|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \row23|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row24|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16)) # ((!\REG_B|q\(15) & 
-- ((!\row24|div15|FS|Bo~0_combout\) # (\row23|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(15) & (\row23|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row24|div15|FS|Bo~0_combout\))) ) ) ) # ( !\row23|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row24|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & ((!\REG_B|q\(15) & ((!\row24|div15|FS|Bo~0_combout\) # 
-- (\row23|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(15) & (\row23|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row24|div15|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101000001000111011111010111000001000000010001010111010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(16),
	datab => \REG_B|ALT_INV_q\(15),
	datac => \row23|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row24|div15|FS|ALT_INV_Bo~0_combout\,
	datae => \row23|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row24|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row24|div17|FS|Bo~0_combout\);

-- Location: LABCELL_X71_Y14_N0
\row24|div18|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div18|FS|Bo~0_combout\ = ( \row24|div17|FS|Bo~0_combout\ & ( (\REG_B|q\(17) & !\row23|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row24|div17|FS|Bo~0_combout\ & ( 
-- (!\row23|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(17),
	datad => \row23|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row24|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row24|div18|FS|Bo~0_combout\);

-- Location: LABCELL_X67_Y13_N0
\row24|div32|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div32|FS|Bo~0_combout\ = ( \row23|div32|FS|Bo~0_combout\ & ( \row23|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & (\REG_B|q\(31) & \row22|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(30) & 
-- ((!\row22|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row23|div32|FS|Bo~0_combout\ & ( \row23|div30|FS|Bo~2_combout\ & ( (!\row22|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ((!\REG_B|q\(31)) # (\REG_B|q\(30)))) ) ) ) # ( \row23|div32|FS|Bo~0_combout\ & ( !\row23|div30|FS|Bo~2_combout\ & ( (!\row22|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(30) $ 
-- (((\row23|div30|FS|Bo~0_combout\))))) # (\row22|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\REG_B|q\(31) & (!\REG_B|q\(30) $ (!\row23|div30|FS|Bo~0_combout\)))) ) ) ) # ( !\row23|div32|FS|Bo~0_combout\ & ( 
-- !\row23|div30|FS|Bo~2_combout\ & ( (!\row22|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(31)) # (!\REG_B|q\(30) $ (\row23|div30|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011010000101000010101001011010000110100000101001001010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datab => \REG_B|ALT_INV_q\(31),
	datac => \row22|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row23|div30|FS|ALT_INV_Bo~0_combout\,
	datae => \row23|div32|FS|ALT_INV_Bo~0_combout\,
	dataf => \row23|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row24|div32|FS|Bo~0_combout\);

-- Location: LABCELL_X68_Y13_N36
\row23|div28|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div28|FS|Bo~0_combout\ = ( \row23|div27|FS|Bo~0_combout\ & ( (\REG_B|q\(27) & !\row22|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row23|div27|FS|Bo~0_combout\ & ( 
-- (!\row22|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(27),
	datad => \row22|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row23|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row23|div28|FS|Bo~0_combout\);

-- Location: LABCELL_X67_Y13_N45
\row24|div30|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div30|FS|Bo~0_combout\ = ( \row23|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(29) & !\row22|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row23|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(29) & (!\REG_B|q\(28) $ 
-- (!\row23|div28|FS|Bo~0_combout\ $ (!\row22|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row23|div28|FS|ALT_INV_Bo~0_combout\,
	datad => \row22|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row23|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row24|div30|FS|Bo~0_combout\);

-- Location: LABCELL_X67_Y13_N42
\row22|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row22|div28|FS|Bo~0_combout\ & ( !\row21|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row22|div32|FS|Bo~1_combout\) # 
-- (\REG_B|q\(28)))) ) ) # ( !\row22|div28|FS|Bo~0_combout\ & ( !\row21|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(28)) # (\row22|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011001111001100001100111111000000001111111100000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row22|div32|FS|ALT_INV_Bo~1_combout\,
	datad => \row21|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row22|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row22|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y13_N36
\row23|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row23|div28|FS|Bo~0_combout\ & ( \row22|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\REG_B|q\(29) $ 
-- (((!\row22|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(28))))) # (\row23|div32|FS|Bo~1_combout\) ) ) ) # ( !\row23|div28|FS|Bo~0_combout\ & ( 
-- \row22|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\REG_B|q\(29) $ (((\REG_B|q\(28) & !\row22|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\row23|div32|FS|Bo~1_combout\) ) ) ) # ( 
-- \row23|div28|FS|Bo~0_combout\ & ( !\row22|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row23|div32|FS|Bo~1_combout\ & (!\REG_B|q\(29) $ (((!\REG_B|q\(28) & 
-- \row22|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))))) ) ) ) # ( !\row23|div28|FS|Bo~0_combout\ & ( !\row22|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row23|div32|FS|Bo~1_combout\ & 
-- (!\REG_B|q\(29) $ (((!\REG_B|q\(28)) # (\row22|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010100000000101001100000000010011010111111110101100111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row22|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row23|div32|FS|ALT_INV_Bo~1_combout\,
	datae => \row23|div28|FS|ALT_INV_Bo~0_combout\,
	dataf => \row22|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row23|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y13_N33
\row24|div30|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div30|FS|Bo~1_combout\ = ( \row23|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(29) & \row22|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row23|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(29) & (!\REG_B|q\(28) $ 
-- (!\row23|div28|FS|Bo~0_combout\ $ (\row22|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row23|div28|FS|ALT_INV_Bo~0_combout\,
	datad => \row22|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row23|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row24|div30|FS|Bo~1_combout\);

-- Location: LABCELL_X68_Y13_N57
\row23|div25|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div25|FS|Bo~3_combout\ = ( !\row23|div25|FS|Bo~2_combout\ & ( !\row23|div25|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row23|div25|FS|ALT_INV_Bo~0_combout\,
	dataf => \row23|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row23|div25|FS|Bo~3_combout\);

-- Location: LABCELL_X67_Y12_N39
\row23|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row23|div25|FS|Bo~3_combout\ & ( \row23|div32|FS|Bo~1_combout\ & ( \row22|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row23|div25|FS|Bo~3_combout\ & ( \row23|div32|FS|Bo~1_combout\ & ( \row22|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row23|div25|FS|Bo~3_combout\ & ( !\row23|div32|FS|Bo~1_combout\ & ( 
-- !\row22|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(26) $ (((\REG_B|q\(25) & !\row22|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row23|div25|FS|Bo~3_combout\ & ( 
-- !\row23|div32|FS|Bo~1_combout\ & ( !\row22|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(26) $ (((!\row22|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001101101001011010010011110000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(25),
	datab => \row22|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(26),
	datad => \row22|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row23|div25|FS|ALT_INV_Bo~3_combout\,
	dataf => \row23|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row23|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y13_N6
\row23|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row23|div32|FS|Bo~1_combout\ & ( \row22|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row23|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(27) $ (!\row23|div27|FS|Bo~0_combout\ $ (!\row22|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(27),
	datac => \row23|div27|FS|ALT_INV_Bo~0_combout\,
	datad => \row22|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row23|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row23|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X66_Y12_N30
\row23|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row23|div32|FS|Bo~1_combout\ & ( \row22|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row23|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(25) $ (!\row22|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row23|div25|FS|Bo~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(25),
	datac => \row22|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row23|div25|FS|ALT_INV_Bo~3_combout\,
	dataf => \row23|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row23|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y13_N9
\row23|div23|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div23|FS|Bo~0_combout\ = ( \row23|div22|FS|Bo~0_combout\ & ( (\REG_B|q\(22) & !\row22|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row23|div22|FS|Bo~0_combout\ & ( 
-- (!\row22|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101111111110101010101010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datad => \row22|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row23|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row23|div23|FS|Bo~0_combout\);

-- Location: LABCELL_X70_Y13_N39
\row24|div25|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div25|FS|Bo~0_combout\ = ( \row23|div32|FS|Bo~1_combout\ & ( \row23|div23|FS|Bo~0_combout\ & ( (\REG_B|q\(24) & !\row22|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row23|div32|FS|Bo~1_combout\ & ( 
-- \row23|div23|FS|Bo~0_combout\ & ( (\REG_B|q\(24) & (!\REG_B|q\(23) $ (!\row22|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row23|div32|FS|Bo~1_combout\ & ( !\row23|div23|FS|Bo~0_combout\ & ( (\REG_B|q\(24) & 
-- !\row22|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row23|div32|FS|Bo~1_combout\ & ( !\row23|div23|FS|Bo~0_combout\ & ( (\REG_B|q\(24) & (!\REG_B|q\(23) $ 
-- (\row22|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000011000011110000000000000011000011000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(23),
	datac => \REG_B|ALT_INV_q\(24),
	datad => \row22|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row23|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row23|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row24|div25|FS|Bo~0_combout\);

-- Location: LABCELL_X71_Y13_N57
\row22|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row22|div23|FS|Bo~0_combout\ & ( !\row21|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(23)) # 
-- (\row22|div32|FS|Bo~1_combout\))) ) ) # ( !\row22|div23|FS|Bo~0_combout\ & ( !\row21|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(23)) # (\row22|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111000011001100111100001111000011001100111100001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row21|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row22|div32|FS|ALT_INV_Bo~1_combout\,
	datad => \REG_B|ALT_INV_q\(23),
	dataf => \row22|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row22|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y13_N48
\row23|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row22|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row23|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row22|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row23|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(24) $ (((!\REG_B|q\(23) & (!\row22|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row23|div23|FS|Bo~0_combout\)) # (\REG_B|q\(23) & ((!\row22|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row23|div23|FS|Bo~0_combout\))))) ) ) ) # ( 
-- !\row22|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row23|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(24) $ (((!\REG_B|q\(23) & ((!\row23|div23|FS|Bo~0_combout\) # 
-- (\row22|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(23) & (\row22|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row23|div23|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100101111010010101101000010110100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \row22|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(24),
	datad => \row23|div23|FS|ALT_INV_Bo~0_combout\,
	datae => \row22|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row23|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row23|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y13_N33
\row24|div25|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div25|FS|Bo~1_combout\ = ( \row23|div32|FS|Bo~1_combout\ & ( \row23|div23|FS|Bo~0_combout\ & ( (!\REG_B|q\(24) & \row22|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row23|div32|FS|Bo~1_combout\ & ( 
-- \row23|div23|FS|Bo~0_combout\ & ( (!\REG_B|q\(24) & (!\REG_B|q\(23) $ (\row22|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row23|div32|FS|Bo~1_combout\ & ( !\row23|div23|FS|Bo~0_combout\ & ( (!\REG_B|q\(24) & 
-- \row22|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row23|div32|FS|Bo~1_combout\ & ( !\row23|div23|FS|Bo~0_combout\ & ( (!\REG_B|q\(24) & (!\REG_B|q\(23) $ 
-- (!\row22|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011000000000000001111000011000000001100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(23),
	datac => \REG_B|ALT_INV_q\(24),
	datad => \row22|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row23|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row23|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row24|div25|FS|Bo~1_combout\);

-- Location: LABCELL_X68_Y13_N39
\row23|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row23|div22|FS|Bo~0_combout\ & ( !\row22|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(22)) # 
-- (\row23|div32|FS|Bo~1_combout\))) ) ) # ( !\row23|div22|FS|Bo~0_combout\ & ( !\row22|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row23|div32|FS|Bo~1_combout\) # (\REG_B|q\(22)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001011111101000000101111101010000101011110101000010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datac => \row23|div32|FS|ALT_INV_Bo~1_combout\,
	datad => \row22|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row23|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row23|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y13_N33
\row23|div20|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div20|FS|Bo~3_combout\ = ( !\row23|div20|FS|Bo~2_combout\ & ( !\row23|div20|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row23|div20|FS|ALT_INV_Bo~0_combout\,
	dataf => \row23|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row23|div20|FS|Bo~3_combout\);

-- Location: LABCELL_X70_Y13_N0
\row23|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row23|div32|FS|Bo~1_combout\ & ( \row23|div20|FS|Bo~3_combout\ & ( \row22|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row23|div32|FS|Bo~1_combout\ & ( \row23|div20|FS|Bo~3_combout\ & ( !\REG_B|q\(21) $ (!\row22|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(20) & 
-- !\row22|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( \row23|div32|FS|Bo~1_combout\ & ( !\row23|div20|FS|Bo~3_combout\ & ( \row22|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # 
-- ( !\row23|div32|FS|Bo~1_combout\ & ( !\row23|div20|FS|Bo~3_combout\ & ( !\REG_B|q\(21) $ (!\row22|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((!\row22|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010011001011001000000001111111101100101100110100000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(21),
	datab => \REG_B|ALT_INV_q\(20),
	datac => \row22|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row22|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row23|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row23|div20|FS|ALT_INV_Bo~3_combout\,
	combout => \row23|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y13_N27
\row23|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row23|div20|FS|Bo~3_combout\ & ( !\row22|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(20)) # 
-- (\row23|div32|FS|Bo~1_combout\))) ) ) # ( !\row23|div20|FS|Bo~3_combout\ & ( !\row22|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row23|div32|FS|Bo~1_combout\) # (\REG_B|q\(20)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101010101101001010101010101011010010101010101101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row22|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(20),
	datad => \row23|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row23|div20|FS|ALT_INV_Bo~3_combout\,
	combout => \row23|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y14_N51
\row24|div20|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div20|FS|Bo~0_combout\ = ( \row23|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & !\row22|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row23|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & (!\REG_B|q\(18) $ 
-- (!\row23|div18|FS|Bo~0_combout\ $ (!\row22|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(19),
	datab => \REG_B|ALT_INV_q\(18),
	datac => \row23|div18|FS|ALT_INV_Bo~0_combout\,
	datad => \row22|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row23|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row24|div20|FS|Bo~0_combout\);

-- Location: LABCELL_X70_Y14_N57
\row22|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row22|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row22|div18|FS|Bo~0_combout\ & ( \row22|div32|FS|Bo~1_combout\ & ( \row21|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row22|div18|FS|Bo~0_combout\ & ( \row22|div32|FS|Bo~1_combout\ & ( \row21|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row22|div18|FS|Bo~0_combout\ & ( !\row22|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(18) $ 
-- (\row21|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row22|div18|FS|Bo~0_combout\ & ( !\row22|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(18) $ 
-- (!\row21|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100110000111100001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(18),
	datac => \row21|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row22|div18|FS|ALT_INV_Bo~0_combout\,
	dataf => \row22|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row22|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y14_N6
\row23|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row22|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row23|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row22|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row23|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(19) $ (((!\REG_B|q\(18) & (!\row22|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row23|div18|FS|Bo~0_combout\)) # (\REG_B|q\(18) & ((!\row22|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row23|div18|FS|Bo~0_combout\))))) ) ) ) # ( 
-- !\row22|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row23|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(19) $ (((!\REG_B|q\(18) & ((!\row23|div18|FS|Bo~0_combout\) # 
-- (\row22|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(18) & (\row22|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row23|div18|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010110100110100110100101100100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(19),
	datab => \REG_B|ALT_INV_q\(18),
	datac => \row22|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row23|div18|FS|ALT_INV_Bo~0_combout\,
	datae => \row22|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row23|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row23|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y14_N30
\row24|div20|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div20|FS|Bo~1_combout\ = ( \row22|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row23|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(19) ) ) ) # ( 
-- \row22|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row23|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & (!\REG_B|q\(18) $ (\row23|div18|FS|Bo~0_combout\))) ) ) ) # ( 
-- !\row22|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row23|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & (!\REG_B|q\(18) $ (!\row23|div18|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011000000110000000011000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(18),
	datac => \REG_B|ALT_INV_q\(19),
	datad => \row23|div18|FS|ALT_INV_Bo~0_combout\,
	datae => \row22|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row23|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row24|div20|FS|Bo~1_combout\);

-- Location: MLABCELL_X72_Y14_N12
\row23|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row23|div32|FS|Bo~1_combout\ & ( \row22|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row23|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(17) $ (!\row23|div17|FS|Bo~0_combout\ $ (!\row22|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(17),
	datac => \row23|div17|FS|ALT_INV_Bo~0_combout\,
	datad => \row22|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row23|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row23|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y14_N12
\row24|div20|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div20|FS|Bo~2_combout\ = ( \row23|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row24|div17|FS|Bo~0_combout\ & ( (\REG_B|q\(18) & (!\row24|div20|FS|Bo~1_combout\ & 
-- !\row23|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row23|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row24|div17|FS|Bo~0_combout\ & ( (!\row24|div20|FS|Bo~1_combout\ & 
-- ((!\REG_B|q\(17) & (\REG_B|q\(18) & !\row23|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(17) & ((!\row23|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(18)))))) ) ) ) # 
-- ( \row23|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row24|div17|FS|Bo~0_combout\ & ( (!\row24|div20|FS|Bo~1_combout\ & ((!\REG_B|q\(17) & (\REG_B|q\(18) & 
-- !\row23|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(17) & ((!\row23|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(18)))))) ) ) ) # ( 
-- !\row23|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row24|div17|FS|Bo~0_combout\ & ( (!\row24|div20|FS|Bo~1_combout\ & ((!\row23|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000110000011100000001000001110000000100000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(17),
	datab => \REG_B|ALT_INV_q\(18),
	datac => \row24|div20|FS|ALT_INV_Bo~1_combout\,
	datad => \row23|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row23|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row24|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row24|div20|FS|Bo~2_combout\);

-- Location: LABCELL_X70_Y13_N6
\row24|div22|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div22|FS|Bo~0_combout\ = ( \row23|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row24|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & ((!\REG_B|q\(20)) # 
-- (\row23|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(21) & (!\REG_B|q\(20) & \row23|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row23|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row24|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & \row23|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row23|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row24|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & ((!\REG_B|q\(20)) # ((!\row24|div20|FS|Bo~0_combout\) # 
-- (\row23|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(21) & (\row23|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(20)) # (!\row24|div20|FS|Bo~0_combout\)))) ) ) ) # 
-- ( !\row23|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row24|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & (((!\REG_B|q\(20) & !\row24|div20|FS|Bo~0_combout\)) # 
-- (\row23|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(21) & (!\REG_B|q\(20) & (\row23|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row24|div20|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111000001010101011111000111000001010000010101000111010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(21),
	datab => \REG_B|ALT_INV_q\(20),
	datac => \row23|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row24|div20|FS|ALT_INV_Bo~0_combout\,
	datae => \row23|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row24|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row24|div22|FS|Bo~0_combout\);

-- Location: LABCELL_X70_Y13_N12
\row24|div25|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div25|FS|Bo~2_combout\ = ( \row23|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row24|div22|FS|Bo~0_combout\ & ( (\REG_B|q\(23) & (!\row24|div25|FS|Bo~1_combout\ & 
-- !\row23|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row23|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row24|div22|FS|Bo~0_combout\ & ( (!\row24|div25|FS|Bo~1_combout\ & 
-- ((!\REG_B|q\(22) & (\REG_B|q\(23) & !\row23|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(22) & ((!\row23|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(23)))))) ) ) ) # 
-- ( \row23|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row24|div22|FS|Bo~0_combout\ & ( (!\row24|div25|FS|Bo~1_combout\ & ((!\REG_B|q\(22) & (\REG_B|q\(23) & 
-- !\row23|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(22) & ((!\row23|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(23)))))) ) ) ) # ( 
-- !\row23|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row24|div22|FS|Bo~0_combout\ & ( (!\row24|div25|FS|Bo~1_combout\ & ((!\row23|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000110000011100000001000001110000000100000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row24|div25|FS|ALT_INV_Bo~1_combout\,
	datad => \row23|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row23|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row24|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row24|div25|FS|Bo~2_combout\);

-- Location: LABCELL_X70_Y13_N42
\row24|div27|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div27|FS|Bo~0_combout\ = ( \row23|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row24|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(25) & ((!\REG_B|q\(26)) # 
-- (\row23|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(25) & (!\REG_B|q\(26) & \row23|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row23|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row24|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & \row23|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row23|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row24|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & ((!\REG_B|q\(25)) # ((!\row24|div25|FS|Bo~0_combout\) # 
-- (\row23|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(26) & (\row23|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(25)) # (!\row24|div25|FS|Bo~0_combout\)))) ) ) ) # 
-- ( !\row23|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row24|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & (((!\REG_B|q\(25) & !\row24|div25|FS|Bo~0_combout\)) # 
-- (\row23|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & (!\REG_B|q\(25) & (\row23|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row24|div25|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111000001100110011111000111000001100000011001000111010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(25),
	datab => \REG_B|ALT_INV_q\(26),
	datac => \row23|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row24|div25|FS|ALT_INV_Bo~0_combout\,
	datae => \row23|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row24|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row24|div27|FS|Bo~0_combout\);

-- Location: LABCELL_X67_Y13_N18
\row24|div30|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div30|FS|Bo~2_combout\ = ( \row23|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row24|div27|FS|Bo~0_combout\ & ( (!\row24|div30|FS|Bo~1_combout\ & (\REG_B|q\(27) & 
-- (!\row23|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(28)))) ) ) ) # ( !\row23|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row24|div27|FS|Bo~0_combout\ & ( 
-- (!\row24|div30|FS|Bo~1_combout\ & (((\REG_B|q\(27) & !\row23|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(28)))) ) ) ) # ( \row23|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row24|div27|FS|Bo~0_combout\ & ( (!\row24|div30|FS|Bo~1_combout\ & (\REG_B|q\(28) & ((!\row23|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27))))) ) ) ) # ( 
-- !\row23|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row24|div27|FS|Bo~0_combout\ & ( (!\row24|div30|FS|Bo~1_combout\ & (((!\row23|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(28))) # (\REG_B|q\(27)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001010101010000000001010001000100000101010100000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row24|div30|FS|ALT_INV_Bo~1_combout\,
	datab => \REG_B|ALT_INV_q\(27),
	datac => \row23|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(28),
	datae => \row23|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row24|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row24|div30|FS|Bo~2_combout\);

-- Location: LABCELL_X67_Y13_N24
\row24|div32|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div32|FS|Bo~1_combout\ = ( \row23|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row24|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\REG_B|q\(30)) # (!\row24|div32|FS|Bo~0_combout\))) # (\REG_B|q\(31) & 
-- (!\REG_B|q\(30) & !\row24|div32|FS|Bo~0_combout\)) ) ) ) # ( !\row23|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row24|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & !\row24|div32|FS|Bo~0_combout\) ) ) ) # ( 
-- \row23|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row24|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\REG_B|q\(30)) # ((!\row24|div32|FS|Bo~0_combout\) # (!\row24|div30|FS|Bo~0_combout\)))) # (\REG_B|q\(31) & 
-- (!\row24|div32|FS|Bo~0_combout\ & ((!\REG_B|q\(30)) # (!\row24|div30|FS|Bo~0_combout\)))) ) ) ) # ( !\row23|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row24|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & 
-- ((!\row24|div32|FS|Bo~0_combout\) # ((!\REG_B|q\(30) & !\row24|div30|FS|Bo~0_combout\)))) # (\REG_B|q\(31) & (!\REG_B|q\(30) & (!\row24|div32|FS|Bo~0_combout\ & !\row24|div30|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110100010100000111110101110100010100000101000001110100011101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datab => \REG_B|ALT_INV_q\(30),
	datac => \row24|div32|FS|ALT_INV_Bo~0_combout\,
	datad => \row24|div30|FS|ALT_INV_Bo~0_combout\,
	datae => \row23|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row24|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row24|div32|FS|Bo~1_combout\);

-- Location: MLABCELL_X72_Y14_N48
\row24|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row24|div32|FS|Bo~1_combout\ & ( \row23|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- \row23|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row24|div32|FS|Bo~1_combout\ & ( \row23|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\REG_B|q\(19) $ 
-- (!\row23|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(18) & \row24|div18|FS|Bo~0_combout\)))) ) ) ) # ( \row24|div32|FS|Bo~1_combout\ & ( 
-- !\row23|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row23|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row24|div32|FS|Bo~1_combout\ & ( 
-- !\row23|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\REG_B|q\(19) $ (!\row23|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row24|div18|FS|Bo~0_combout\) # (\REG_B|q\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100111000011000011110000111100111100011010010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(19),
	datac => \row23|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row24|div18|FS|ALT_INV_Bo~0_combout\,
	datae => \row24|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row23|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row24|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X72_Y14_N9
\row25|div20|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div20|FS|Bo~0_combout\ = ( \row24|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & !\row23|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row24|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & (!\REG_B|q\(18) $ 
-- (!\row24|div18|FS|Bo~0_combout\ $ (!\row23|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010010001000010001001000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(19),
	datac => \row24|div18|FS|ALT_INV_Bo~0_combout\,
	datad => \row23|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row24|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row25|div20|FS|Bo~0_combout\);

-- Location: MLABCELL_X72_Y14_N21
\row25|div20|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div20|FS|Bo~1_combout\ = ( \row24|div32|FS|Bo~1_combout\ & ( \row24|div18|FS|Bo~0_combout\ & ( (!\REG_B|q\(19) & \row23|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row24|div32|FS|Bo~1_combout\ & ( 
-- \row24|div18|FS|Bo~0_combout\ & ( (!\REG_B|q\(19) & (!\row23|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\REG_B|q\(18)))) ) ) ) # ( \row24|div32|FS|Bo~1_combout\ & ( !\row24|div18|FS|Bo~0_combout\ & ( (!\REG_B|q\(19) & 
-- \row23|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row24|div32|FS|Bo~1_combout\ & ( !\row24|div18|FS|Bo~0_combout\ & ( (!\REG_B|q\(19) & 
-- (!\row23|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011000000000011000000110011000000000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(19),
	datac => \row23|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(18),
	datae => \row24|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row24|div18|FS|ALT_INV_Bo~0_combout\,
	combout => \row25|div20|FS|Bo~1_combout\);

-- Location: LABCELL_X71_Y14_N39
\row24|div15|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div15|FS|Bo~3_combout\ = ( !\row24|div15|FS|Bo~2_combout\ & ( !\row24|div15|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row24|div15|FS|ALT_INV_Bo~0_combout\,
	dataf => \row24|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row24|div15|FS|Bo~3_combout\);

-- Location: LABCELL_X68_Y14_N48
\row24|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row24|div32|FS|Bo~1_combout\ & ( \row24|div15|FS|Bo~3_combout\ & ( \row23|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row24|div32|FS|Bo~1_combout\ & ( \row24|div15|FS|Bo~3_combout\ & ( !\REG_B|q\(16) $ (!\row23|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(15) & 
-- !\row23|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( \row24|div32|FS|Bo~1_combout\ & ( !\row24|div15|FS|Bo~3_combout\ & ( \row23|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # 
-- ( !\row24|div32|FS|Bo~1_combout\ & ( !\row24|div15|FS|Bo~3_combout\ & ( !\REG_B|q\(16) $ (!\row23|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((!\row23|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001101101001000011110000111101101001001111000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(15),
	datab => \REG_B|ALT_INV_q\(16),
	datac => \row23|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row23|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row24|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row24|div15|FS|ALT_INV_Bo~3_combout\,
	combout => \row24|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X72_Y14_N30
\row24|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row24|div17|FS|Bo~0_combout\ & ( !\row23|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(17)) # 
-- (\row24|div32|FS|Bo~1_combout\))) ) ) # ( !\row24|div17|FS|Bo~0_combout\ & ( !\row23|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row24|div32|FS|Bo~1_combout\) # (\REG_B|q\(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000111111110000000011111100110000110011110011000011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(17),
	datac => \row24|div32|FS|ALT_INV_Bo~1_combout\,
	datad => \row23|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row24|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row24|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y11_N3
\row24|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row24|div32|FS|Bo~1_combout\ & ( \row23|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row24|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(15) $ (!\row23|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row24|div15|FS|Bo~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(15),
	datac => \row23|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row24|div15|FS|ALT_INV_Bo~3_combout\,
	dataf => \row24|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row24|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y15_N24
\row23|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row23|div13|FS|Bo~0_combout\ & ( \row23|div32|FS|Bo~1_combout\ & ( \row22|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row23|div13|FS|Bo~0_combout\ & ( \row23|div32|FS|Bo~1_combout\ & ( \row22|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row23|div13|FS|Bo~0_combout\ & ( !\row23|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(13) $ 
-- (\row22|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row23|div13|FS|Bo~0_combout\ & ( !\row23|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(13) $ 
-- (!\row22|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000111100000000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(13),
	datad => \row22|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row23|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row23|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row23|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y14_N54
\row24|div13|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div13|FS|Bo~0_combout\ = ( \row24|div12|FS|Bo~0_combout\ & ( (\REG_B|q\(12) & !\row23|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row24|div12|FS|Bo~0_combout\ & ( 
-- (!\row23|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100110011111111110011001100110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(12),
	datad => \row23|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row24|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row24|div13|FS|Bo~0_combout\);

-- Location: MLABCELL_X72_Y9_N36
\row24|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row24|div13|FS|Bo~0_combout\ & ( \row24|div32|FS|Bo~1_combout\ & ( \row23|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row24|div13|FS|Bo~0_combout\ & ( \row24|div32|FS|Bo~1_combout\ & ( \row23|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row24|div13|FS|Bo~0_combout\ & ( !\row24|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ 
-- (!\row23|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row23|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(13))))) ) ) ) # ( !\row24|div13|FS|Bo~0_combout\ & ( 
-- !\row24|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ (!\row23|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(13) & !\row23|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101011010101001010110100100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row23|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row23|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row24|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row24|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row24|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X67_Y14_N54
\row25|div15|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div15|FS|Bo~0_combout\ = ( \row24|div32|FS|Bo~1_combout\ & ( \row24|div13|FS|Bo~0_combout\ & ( (\REG_B|q\(14) & !\row23|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row24|div32|FS|Bo~1_combout\ & ( 
-- \row24|div13|FS|Bo~0_combout\ & ( (\REG_B|q\(14) & (!\REG_B|q\(13) $ (!\row23|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row24|div32|FS|Bo~1_combout\ & ( !\row24|div13|FS|Bo~0_combout\ & ( (\REG_B|q\(14) & 
-- !\row23|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row24|div32|FS|Bo~1_combout\ & ( !\row24|div13|FS|Bo~0_combout\ & ( (\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (\row23|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100100001001100000011000000010010000100100011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(14),
	datac => \row23|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row24|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row24|div13|FS|ALT_INV_Bo~0_combout\,
	combout => \row25|div15|FS|Bo~0_combout\);

-- Location: LABCELL_X70_Y11_N39
\row24|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row24|div32|FS|Bo~1_combout\ & ( \row23|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row24|div32|FS|Bo~1_combout\ & ( 
-- !\row24|div12|FS|Bo~0_combout\ $ (!\REG_B|q\(12) $ (!\row23|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row24|div12|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(12),
	datad => \row23|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row24|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row24|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y15_N54
\row25|div15|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div15|FS|Bo~1_combout\ = ( \row24|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & \row23|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row24|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (!\row23|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row24|div13|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row23|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row24|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row24|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row25|div15|FS|Bo~1_combout\);

-- Location: LABCELL_X71_Y14_N57
\row24|div10|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div10|FS|Bo~3_combout\ = ( !\row24|div10|FS|Bo~0_combout\ & ( !\row24|div10|FS|Bo~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row24|div10|FS|ALT_INV_Bo~2_combout\,
	dataf => \row24|div10|FS|ALT_INV_Bo~0_combout\,
	combout => \row24|div10|FS|Bo~3_combout\);

-- Location: LABCELL_X70_Y11_N6
\row24|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row23|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row24|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row23|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row24|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(11) $ (((!\REG_B|q\(10) & (!\row23|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row24|div10|FS|Bo~3_combout\)) # (\REG_B|q\(10) & ((!\row23|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row24|div10|FS|Bo~3_combout\))))) ) ) ) # ( 
-- !\row23|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row24|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(11) $ (((!\REG_B|q\(10) & ((\row24|div10|FS|Bo~3_combout\) # 
-- (\row23|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(10) & (\row23|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row24|div10|FS|Bo~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101010000101011001010111101010000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datab => \row23|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row24|div10|FS|ALT_INV_Bo~3_combout\,
	datad => \REG_B|ALT_INV_q\(11),
	datae => \row23|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row24|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row24|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y11_N15
\row24|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row24|div32|FS|Bo~1_combout\ & ( \row23|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row24|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(10) $ (!\row23|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row24|div10|FS|Bo~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datac => \row23|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row24|div10|FS|ALT_INV_Bo~3_combout\,
	dataf => \row24|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row24|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y14_N3
\row24|div8|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div8|FS|Bo~0_combout\ = ( \row24|div7|FS|Bo~0_combout\ & ( (\REG_B|q\(7) & !\row23|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row24|div7|FS|Bo~0_combout\ & ( 
-- (!\row23|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101111101011111010101010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(7),
	datac => \row23|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row24|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row24|div8|FS|Bo~0_combout\);

-- Location: LABCELL_X71_Y11_N39
\row25|div10|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div10|FS|Bo~0_combout\ = ( \row24|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & !\row23|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row24|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (!\row24|div8|FS|Bo~0_combout\ $ (!\row23|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010010001000010001001000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(9),
	datac => \row24|div8|FS|ALT_INV_Bo~0_combout\,
	datad => \row23|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row24|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row25|div10|FS|Bo~0_combout\);

-- Location: MLABCELL_X72_Y11_N3
\row23|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row23|div8|FS|Bo~0_combout\ & ( \row23|div32|FS|Bo~1_combout\ & ( \row22|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row23|div8|FS|Bo~0_combout\ & ( \row23|div32|FS|Bo~1_combout\ & ( \row22|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row23|div8|FS|Bo~0_combout\ & ( !\row23|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(8) $ 
-- (\row22|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row23|div8|FS|Bo~0_combout\ & ( !\row23|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(8) $ 
-- (!\row22|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010101001011010010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datac => \row22|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row23|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row23|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row23|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X72_Y11_N54
\row24|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row24|div8|FS|Bo~0_combout\ & ( \row24|div32|FS|Bo~1_combout\ & ( \row23|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row24|div8|FS|Bo~0_combout\ & ( \row24|div32|FS|Bo~1_combout\ & ( \row23|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row24|div8|FS|Bo~0_combout\ & ( !\row24|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ 
-- (!\row23|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row23|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(8))))) ) ) ) # ( !\row24|div8|FS|Bo~0_combout\ & ( 
-- !\row24|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ (!\row23|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(8) & !\row23|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100100111100110000110110100100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(9),
	datac => \row23|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row23|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row24|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row24|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row24|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y12_N3
\row24|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row24|div32|FS|Bo~1_combout\ & ( \row23|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row24|div32|FS|Bo~1_combout\ & ( 
-- !\row24|div7|FS|Bo~0_combout\ $ (!\REG_B|q\(7) $ (!\row23|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row24|div7|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(7),
	datad => \row23|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row24|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row24|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X72_Y11_N48
\row25|div10|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div10|FS|Bo~1_combout\ = ( \row24|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & \row23|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row24|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (!\row24|div8|FS|Bo~0_combout\ $ (\row23|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100010010001000010000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(9),
	datac => \row24|div8|FS|ALT_INV_Bo~0_combout\,
	datad => \row23|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row24|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row25|div10|FS|Bo~1_combout\);

-- Location: LABCELL_X70_Y12_N24
\row24|div6|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div6|FS|Bo~0_combout\ = ( \row24|div5|FS|Bo~2_combout\ & ( (\row23|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(5)) ) ) # ( !\row24|div5|FS|Bo~2_combout\ & ( 
-- (!\row23|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\row24|div5|FS|Bo~0_combout\ & !\REG_B|q\(5))) # (\row23|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row24|div5|FS|Bo~0_combout\) # 
-- (!\REG_B|q\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010101010000111101010101000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row23|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row24|div5|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(5),
	dataf => \row24|div5|FS|ALT_INV_Bo~2_combout\,
	combout => \row24|div6|FS|Bo~0_combout\);

-- Location: LABCELL_X70_Y12_N15
\row24|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row24|div32|FS|Bo~1_combout\ & ( \row23|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row24|div32|FS|Bo~1_combout\ & ( 
-- !\row24|div6|FS|Bo~0_combout\ $ (!\REG_B|q\(6) $ (!\row23|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row24|div6|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(6),
	datad => \row23|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row24|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row24|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X74_Y10_N36
\row24|div3|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div3|FS|Bo~0_combout\ = ( \row24|div2|FS|Bo~0_combout\ & ( (!\row23|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(2)) ) ) # ( !\row24|div2|FS|Bo~0_combout\ & ( 
-- (!\row23|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row23|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(2),
	dataf => \row24|div2|FS|ALT_INV_Bo~0_combout\,
	combout => \row24|div3|FS|Bo~0_combout\);

-- Location: LABCELL_X74_Y10_N15
\row25|div5|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div5|FS|Bo~0_combout\ = ( \row24|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & !\row23|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row24|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row23|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row24|div3|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row23|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row24|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row24|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row25|div5|FS|Bo~0_combout\);

-- Location: LABCELL_X70_Y12_N57
\row23|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row23|div32|FS|Bo~1_combout\ & ( \row22|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row23|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(3) $ (!\row22|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row23|div3|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datac => \row22|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row23|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row23|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row23|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y12_N48
\row24|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row23|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row24|div32|FS|Bo~1_combout\ & ( 
-- \row23|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row23|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row24|div32|FS|Bo~1_combout\ & ( 
-- \row23|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row23|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row24|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ 
-- (!\row23|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(3) & \row24|div3|FS|Bo~0_combout\)))) ) ) ) # ( !\row23|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row24|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ (!\row23|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row24|div3|FS|Bo~0_combout\) # (\REG_B|q\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110110010010011001101101100100100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datac => \row24|div3|FS|ALT_INV_Bo~0_combout\,
	datad => \row23|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row23|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row24|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row24|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y12_N6
\row24|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row24|div32|FS|Bo~1_combout\ & ( \row23|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row24|div32|FS|Bo~1_combout\ & ( 
-- !\row23|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(5) $ (((\row24|div5|FS|Bo~2_combout\) # (\row24|div5|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110011001011010011001100101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row23|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(5),
	datac => \row24|div5|FS|ALT_INV_Bo~0_combout\,
	datad => \row24|div5|FS|ALT_INV_Bo~2_combout\,
	dataf => \row24|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row24|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y11_N54
\row24|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \REG_A|q\(9) & ( \row24|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(0)) # (\row23|div32|FS|Bo~1_combout\) ) ) ) # ( !\REG_A|q\(9) & ( \row24|div32|FS|Bo~1_combout\ & ( 
-- (\REG_B|q\(0) & !\row23|div32|FS|Bo~1_combout\) ) ) ) # ( \REG_A|q\(9) & ( !\row24|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(1) $ (((\REG_B|q\(0) & (!\REG_A|q\(8) $ (!\row23|div32|FS|Bo~1_combout\))))) ) ) ) # ( !\REG_A|q\(9) & ( 
-- !\row24|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(1) $ (((!\REG_B|q\(0)) # (!\REG_A|q\(8) $ (\row23|div32|FS|Bo~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011000111001110010011100011000001111000000001111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(1),
	datac => \REG_B|ALT_INV_q\(0),
	datad => \row23|div32|FS|ALT_INV_Bo~1_combout\,
	datae => \REG_A|ALT_INV_q\(9),
	dataf => \row24|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row24|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X74_Y10_N0
\row24|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row24|div32|FS|Bo~1_combout\ & ( \row23|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row24|div32|FS|Bo~1_combout\ & ( 
-- !\row24|div2|FS|Bo~0_combout\ $ (!\row23|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\REG_B|q\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row24|div2|FS|ALT_INV_Bo~0_combout\,
	datac => \row23|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(2),
	dataf => \row24|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row24|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y11_N54
\row25|div5|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div5|FS|Bo~1_combout\ = ( \row24|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & \row23|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row24|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row24|div3|FS|Bo~0_combout\ $ (\row23|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row24|div3|FS|ALT_INV_Bo~0_combout\,
	datad => \row23|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row24|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row25|div5|FS|Bo~1_combout\);

-- Location: IOIBUF_X89_Y38_N21
\Ain[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(7),
	o => \Ain[7]~input_o\);

-- Location: FF_X77_Y13_N53
\REG_A|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[7]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(7));

-- Location: LABCELL_X75_Y9_N30
\row25|div2|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div2|FS|Bo~0_combout\ = ( \row24|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(1) & (!\REG_A|q\(7) & (\REG_B|q\(0) & !\REG_A|q\(8)))) # (\REG_B|q\(1) & ((!\REG_A|q\(8)) # ((!\REG_A|q\(7) & \REG_B|q\(0))))) ) ) # ( !\row24|div32|FS|Bo~1_combout\ & ( 
-- (!\REG_A|q\(7) & ((!\REG_A|q\(8) & (\REG_B|q\(1))) # (\REG_A|q\(8) & ((\REG_B|q\(0)))))) # (\REG_A|q\(7) & (\REG_B|q\(1) & (!\REG_B|q\(0) $ (\REG_A|q\(8))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001000001011001100100000101100111011000000100011101100000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(7),
	datab => \REG_B|ALT_INV_q\(1),
	datac => \REG_B|ALT_INV_q\(0),
	datad => \REG_A|ALT_INV_q\(8),
	dataf => \row24|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row25|div2|FS|Bo~0_combout\);

-- Location: LABCELL_X70_Y11_N24
\row25|div5|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div5|FS|Bo~2_combout\ = ( !\row25|div5|FS|Bo~1_combout\ & ( \row25|div2|FS|Bo~0_combout\ & ( (!\REG_B|q\(3) & (!\row24|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ((!\row24|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(2))))) # (\REG_B|q\(3) & ((!\row24|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- ((!\row24|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(2))))) ) ) ) # ( !\row25|div5|FS|Bo~1_combout\ & ( !\row25|div2|FS|Bo~0_combout\ & ( (!\REG_B|q\(3) & 
-- (!\row24|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\row24|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(2)))) # (\REG_B|q\(3) & 
-- ((!\row24|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((!\row24|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000010110010000000000000000010110010111100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row24|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row24|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(2),
	datae => \row25|div5|FS|ALT_INV_Bo~1_combout\,
	dataf => \row25|div2|FS|ALT_INV_Bo~0_combout\,
	combout => \row25|div5|FS|Bo~2_combout\);

-- Location: LABCELL_X71_Y11_N42
\row25|div7|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div7|FS|Bo~0_combout\ = ( \row24|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row25|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6)) # ((!\REG_B|q\(5) & 
-- \row24|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row24|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row25|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(5) & (!\REG_B|q\(6) & 
-- \row24|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \row24|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row25|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6)) # ((!\REG_B|q\(5) & 
-- ((!\row25|div5|FS|Bo~0_combout\) # (\row24|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(5) & (!\row25|div5|FS|Bo~0_combout\ & \row24|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) 
-- ) ) ) # ( !\row24|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row25|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & ((!\REG_B|q\(5) & ((!\row25|div5|FS|Bo~0_combout\) # 
-- (\row24|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(5) & (!\row25|div5|FS|Bo~0_combout\ & \row24|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011001000111011001111111000000000100010001100110011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datab => \REG_B|ALT_INV_q\(6),
	datac => \row25|div5|FS|ALT_INV_Bo~0_combout\,
	datad => \row24|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row24|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row25|div5|FS|ALT_INV_Bo~2_combout\,
	combout => \row25|div7|FS|Bo~0_combout\);

-- Location: LABCELL_X71_Y11_N6
\row25|div10|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div10|FS|Bo~2_combout\ = ( \row24|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row25|div7|FS|Bo~0_combout\ & ( (\REG_B|q\(8) & (!\row24|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row25|div10|FS|Bo~1_combout\)) ) ) ) # ( !\row24|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row25|div7|FS|Bo~0_combout\ & ( (!\row25|div10|FS|Bo~1_combout\ & ((!\REG_B|q\(7) & (\REG_B|q\(8) & 
-- !\row24|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(7) & ((!\row24|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(8)))))) ) ) ) # ( 
-- \row24|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row25|div7|FS|Bo~0_combout\ & ( (!\row25|div10|FS|Bo~1_combout\ & ((!\REG_B|q\(7) & (\REG_B|q\(8) & 
-- !\row24|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(7) & ((!\row24|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(8)))))) ) ) ) # ( 
-- !\row24|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row25|div7|FS|Bo~0_combout\ & ( (!\row25|div10|FS|Bo~1_combout\ & ((!\row24|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001100000000011100010000000001110001000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(7),
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row24|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row25|div10|FS|ALT_INV_Bo~1_combout\,
	datae => \row24|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row25|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row25|div10|FS|Bo~2_combout\);

-- Location: LABCELL_X71_Y11_N30
\row25|div12|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div12|FS|Bo~0_combout\ = ( \row24|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row25|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & ((!\REG_B|q\(10)) # 
-- (\row24|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(11) & (\row24|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(10))) ) ) ) # ( 
-- !\row24|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row25|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & \row24|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row24|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row25|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & (((!\REG_B|q\(10)) # (!\row25|div10|FS|Bo~0_combout\)) # 
-- (\row24|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(11) & (\row24|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(10)) # (!\row25|div10|FS|Bo~0_combout\)))) ) ) ) # ( 
-- !\row24|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row25|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & (((!\REG_B|q\(10) & !\row25|div10|FS|Bo~0_combout\)) # 
-- (\row24|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(11) & (\row24|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(10) & !\row25|div10|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011001000100010101110111011001000100010001000101011001010110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(11),
	datab => \row24|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(10),
	datad => \row25|div10|FS|ALT_INV_Bo~0_combout\,
	datae => \row24|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row25|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row25|div12|FS|Bo~0_combout\);

-- Location: LABCELL_X71_Y11_N24
\row25|div15|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div15|FS|Bo~2_combout\ = ( \row24|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row25|div12|FS|Bo~0_combout\ & ( (!\row24|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\REG_B|q\(13) 
-- & !\row25|div15|FS|Bo~1_combout\)) ) ) ) # ( !\row24|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row25|div12|FS|Bo~0_combout\ & ( (!\row25|div15|FS|Bo~1_combout\ & 
-- ((!\row24|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((\REG_B|q\(12)) # (\REG_B|q\(13)))) # (\row24|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\REG_B|q\(13) & \REG_B|q\(12))))) ) ) ) # ( 
-- \row24|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row25|div12|FS|Bo~0_combout\ & ( (!\row25|div15|FS|Bo~1_combout\ & ((!\row24|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ((\REG_B|q\(12)) # (\REG_B|q\(13)))) # (\row24|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\REG_B|q\(13) & \REG_B|q\(12))))) ) ) ) # ( !\row24|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row25|div12|FS|Bo~0_combout\ & ( (!\row25|div15|FS|Bo~1_combout\ & ((!\row24|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000010110000001000001011000000100000101100000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row24|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row25|div15|FS|ALT_INV_Bo~1_combout\,
	datad => \REG_B|ALT_INV_q\(12),
	datae => \row24|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row25|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row25|div15|FS|Bo~2_combout\);

-- Location: LABCELL_X71_Y11_N18
\row25|div17|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div17|FS|Bo~0_combout\ = ( \row25|div15|FS|Bo~0_combout\ & ( \row25|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & (((!\REG_B|q\(15) & \row24|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\row24|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(16) & (!\REG_B|q\(15) & (\row24|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row24|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row25|div15|FS|Bo~0_combout\ & ( \row25|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & (((!\REG_B|q\(15) & 
-- \row24|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row24|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(16) & (!\REG_B|q\(15) & 
-- (\row24|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row24|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row25|div15|FS|Bo~0_combout\ & ( !\row25|div15|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(16) & (((!\REG_B|q\(15) & \row24|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row24|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(16) & (!\REG_B|q\(15) & 
-- (\row24|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row24|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row25|div15|FS|Bo~0_combout\ & ( !\row25|div15|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(16) & ((!\REG_B|q\(15)) # ((\row24|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row24|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(16) & 
-- (\row24|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(15)) # (\row24|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111010101111000010101000111000001010100011100000101010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(16),
	datab => \REG_B|ALT_INV_q\(15),
	datac => \row24|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row24|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row25|div15|FS|ALT_INV_Bo~0_combout\,
	dataf => \row25|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row25|div17|FS|Bo~0_combout\);

-- Location: MLABCELL_X72_Y13_N48
\row25|div20|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div20|FS|Bo~2_combout\ = ( \row24|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row25|div17|FS|Bo~0_combout\ & ( (\REG_B|q\(18) & (\REG_B|q\(17) & (!\row25|div20|FS|Bo~1_combout\ & 
-- !\row24|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row24|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row25|div17|FS|Bo~0_combout\ & ( (!\row25|div20|FS|Bo~1_combout\ & 
-- (((\REG_B|q\(17) & !\row24|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(18)))) ) ) ) # ( \row24|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row25|div17|FS|Bo~0_combout\ & ( 
-- (\REG_B|q\(18) & (!\row25|div20|FS|Bo~1_combout\ & ((!\row24|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17))))) ) ) ) # ( !\row24|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row25|div17|FS|Bo~0_combout\ & ( (!\row25|div20|FS|Bo~1_combout\ & (((!\row24|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17))) # (\REG_B|q\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001110000010100000001000001110000010100000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(17),
	datac => \row25|div20|FS|ALT_INV_Bo~1_combout\,
	datad => \row24|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row24|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row25|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row25|div20|FS|Bo~2_combout\);

-- Location: MLABCELL_X72_Y13_N57
\row25|div20|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div20|FS|Bo~3_combout\ = ( !\row25|div20|FS|Bo~2_combout\ & ( !\row25|div20|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row25|div20|FS|ALT_INV_Bo~0_combout\,
	dataf => \row25|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row25|div20|FS|Bo~3_combout\);

-- Location: LABCELL_X68_Y13_N12
\row23|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row23|div32|FS|Bo~1_combout\ & ( \row22|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row23|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(28) $ (!\row23|div28|FS|Bo~0_combout\ $ (\row22|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row23|div28|FS|ALT_INV_Bo~0_combout\,
	datad => \row22|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row23|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row23|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X73_Y13_N6
\row24|div28|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div28|FS|Bo~0_combout\ = ( \row24|div27|FS|Bo~0_combout\ & ( (\REG_B|q\(27) & !\row23|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row24|div27|FS|Bo~0_combout\ & ( 
-- (!\row23|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(27),
	datad => \row23|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row24|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row24|div28|FS|Bo~0_combout\);

-- Location: LABCELL_X73_Y13_N24
\row24|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row24|div32|FS|Bo~1_combout\ & ( \row24|div28|FS|Bo~0_combout\ & ( \row23|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row24|div32|FS|Bo~1_combout\ & ( \row24|div28|FS|Bo~0_combout\ & ( !\row23|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(29) $ 
-- (((!\row23|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(28))))) ) ) ) # ( \row24|div32|FS|Bo~1_combout\ & ( !\row24|div28|FS|Bo~0_combout\ & ( 
-- \row23|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row24|div32|FS|Bo~1_combout\ & ( !\row24|div28|FS|Bo~0_combout\ & ( !\row23|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (!\REG_B|q\(29) $ (((!\row23|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(28))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010010110010101010101010110010110100110010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row23|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(29),
	datac => \row23|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(28),
	datae => \row24|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row24|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row24|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X73_Y13_N33
\row25|div30|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div30|FS|Bo~0_combout\ = ( \row24|div28|FS|Bo~0_combout\ & ( (\REG_B|q\(29) & (!\row23|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(28) & !\row24|div32|FS|Bo~1_combout\))))) ) ) # ( 
-- !\row24|div28|FS|Bo~0_combout\ & ( (\REG_B|q\(29) & (!\row23|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(28) & !\row24|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100000100000010110000010000000111000010000000011100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datab => \row24|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \REG_B|ALT_INV_q\(29),
	datad => \row23|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row24|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row25|div30|FS|Bo~0_combout\);

-- Location: LABCELL_X73_Y13_N54
\row25|div32|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div32|FS|Bo~0_combout\ = ( \row24|div32|FS|Bo~0_combout\ & ( \row24|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & (\REG_B|q\(31) & \row23|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(30) & 
-- ((!\row23|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row24|div32|FS|Bo~0_combout\ & ( \row24|div30|FS|Bo~2_combout\ & ( (!\row23|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ((!\REG_B|q\(31)) # (\REG_B|q\(30)))) ) ) ) # ( \row24|div32|FS|Bo~0_combout\ & ( !\row24|div30|FS|Bo~2_combout\ & ( (!\row23|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(30) $ 
-- (\row24|div30|FS|Bo~0_combout\)))) # (\row23|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\REG_B|q\(31) & (!\REG_B|q\(30) $ (!\row24|div30|FS|Bo~0_combout\)))) ) ) ) # ( !\row24|div32|FS|Bo~0_combout\ & ( 
-- !\row24|div30|FS|Bo~2_combout\ & ( (!\row23|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(31)) # (!\REG_B|q\(30) $ (\row24|div30|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101100000000110000110001010010111011000000000011001101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datab => \REG_B|ALT_INV_q\(30),
	datac => \row24|div30|FS|ALT_INV_Bo~0_combout\,
	datad => \row23|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row24|div32|FS|ALT_INV_Bo~0_combout\,
	dataf => \row24|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row25|div32|FS|Bo~0_combout\);

-- Location: LABCELL_X68_Y13_N15
\row25|div30|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div30|FS|Bo~1_combout\ = ( \row24|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & (!\row23|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row24|div32|FS|Bo~1_combout\) # (\REG_B|q\(28)))))) ) ) # ( 
-- !\row24|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & (!\row23|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(28)) # (\row24|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000010001010001000001000101010000000001010101000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row24|div32|FS|ALT_INV_Bo~1_combout\,
	datad => \row23|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row24|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row25|div30|FS|Bo~1_combout\);

-- Location: LABCELL_X73_Y13_N30
\row24|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row24|div27|FS|Bo~0_combout\ & ( !\row23|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(27)) # 
-- (\row24|div32|FS|Bo~1_combout\))) ) ) # ( !\row24|div27|FS|Bo~0_combout\ & ( !\row23|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(27)) # (\row24|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000111111110000000011111100001100111100110000110011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row24|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \REG_B|ALT_INV_q\(27),
	datad => \row23|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row24|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row24|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y13_N54
\row24|div25|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div25|FS|Bo~3_combout\ = ( !\row24|div25|FS|Bo~0_combout\ & ( !\row24|div25|FS|Bo~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \row24|div25|FS|ALT_INV_Bo~0_combout\,
	dataf => \row24|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row24|div25|FS|Bo~3_combout\);

-- Location: MLABCELL_X72_Y13_N42
\row24|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row24|div25|FS|Bo~3_combout\ & ( \row24|div32|FS|Bo~1_combout\ & ( \row23|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row24|div25|FS|Bo~3_combout\ & ( \row24|div32|FS|Bo~1_combout\ & ( \row23|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row24|div25|FS|Bo~3_combout\ & ( !\row24|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(26) $ 
-- (!\row23|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(25) & !\row23|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row24|div25|FS|Bo~3_combout\ & ( 
-- !\row24|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(26) $ (!\row23|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row23|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101001000101101010010111011010000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(25),
	datab => \row23|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(26),
	datad => \row23|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row24|div25|FS|ALT_INV_Bo~3_combout\,
	dataf => \row24|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row24|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y13_N6
\row24|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row24|div32|FS|Bo~1_combout\ & ( \row23|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row24|div32|FS|Bo~1_combout\ & ( 
-- !\row23|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(25) $ (!\row24|div25|FS|Bo~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010010110100101101001011001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row23|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(25),
	datac => \row24|div25|FS|ALT_INV_Bo~3_combout\,
	dataf => \row24|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row24|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y13_N21
\row23|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row23|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \REG_B|q\(23) & ( \row23|div32|FS|Bo~1_combout\ & ( \row22|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\REG_B|q\(23) & ( 
-- \row23|div32|FS|Bo~1_combout\ & ( \row22|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \REG_B|q\(23) & ( !\row23|div32|FS|Bo~1_combout\ & ( 
-- !\row22|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row23|div23|FS|Bo~0_combout\) ) ) ) # ( !\REG_B|q\(23) & ( !\row23|div32|FS|Bo~1_combout\ & ( 
-- !\row22|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row23|div23|FS|Bo~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100110000111100001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row22|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row23|div23|FS|ALT_INV_Bo~0_combout\,
	datae => \REG_B|ALT_INV_q\(23),
	dataf => \row23|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row23|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y13_N21
\row24|div23|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div23|FS|Bo~0_combout\ = ( \row24|div22|FS|Bo~0_combout\ & ( (\REG_B|q\(22) & !\row23|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row24|div22|FS|Bo~0_combout\ & ( 
-- (!\row23|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(22),
	datad => \row23|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row24|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row24|div23|FS|Bo~0_combout\);

-- Location: LABCELL_X71_Y13_N0
\row24|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row24|div23|FS|Bo~0_combout\ & ( \row24|div32|FS|Bo~1_combout\ & ( \row23|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row24|div23|FS|Bo~0_combout\ & ( \row24|div32|FS|Bo~1_combout\ & ( \row23|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row24|div23|FS|Bo~0_combout\ & ( !\row24|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(24) $ 
-- (!\row23|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row23|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(23))))) ) ) ) # ( !\row24|div23|FS|Bo~0_combout\ & ( 
-- !\row24|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(24) $ (!\row23|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(23) & !\row23|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100100111100110000110110100100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \REG_B|ALT_INV_q\(24),
	datac => \row23|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row23|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row24|div23|FS|ALT_INV_Bo~0_combout\,
	dataf => \row24|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row24|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X72_Y13_N54
\row25|div25|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div25|FS|Bo~0_combout\ = ( \row24|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(24) & !\row23|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row24|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(24) & (!\REG_B|q\(23) $ 
-- (!\row23|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row24|div23|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row23|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row24|div23|FS|ALT_INV_Bo~0_combout\,
	dataf => \row24|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row25|div25|FS|Bo~0_combout\);

-- Location: LABCELL_X70_Y13_N48
\row24|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row23|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row24|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row23|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row24|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(22) $ (!\row24|div22|FS|Bo~0_combout\) ) ) ) # ( 
-- !\row23|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row24|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(22) $ (\row24|div22|FS|Bo~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000110011001100111100110000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(22),
	datad => \row24|div22|FS|ALT_INV_Bo~0_combout\,
	datae => \row23|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row24|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row24|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y13_N15
\row25|div25|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div25|FS|Bo~1_combout\ = ( \row24|div23|FS|Bo~0_combout\ & ( \row24|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & \row23|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row24|div23|FS|Bo~0_combout\ & ( 
-- \row24|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & \row23|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row24|div23|FS|Bo~0_combout\ & ( !\row24|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & 
-- (!\row23|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\REG_B|q\(23)))) ) ) ) # ( !\row24|div23|FS|Bo~0_combout\ & ( !\row24|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & 
-- (!\row23|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011000000110000000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(24),
	datac => \row23|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(23),
	datae => \row24|div23|FS|ALT_INV_Bo~0_combout\,
	dataf => \row24|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row25|div25|FS|Bo~1_combout\);

-- Location: LABCELL_X70_Y14_N48
\row24|div20|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div20|FS|Bo~3_combout\ = ( !\row24|div20|FS|Bo~2_combout\ & ( !\row24|div20|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row24|div20|FS|ALT_INV_Bo~0_combout\,
	dataf => \row24|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row24|div20|FS|Bo~3_combout\);

-- Location: LABCELL_X70_Y14_N36
\row24|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row24|div32|FS|Bo~1_combout\ & ( \row24|div20|FS|Bo~3_combout\ & ( \row23|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row24|div32|FS|Bo~1_combout\ & ( \row24|div20|FS|Bo~3_combout\ & ( !\REG_B|q\(21) $ (!\row23|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(20) & 
-- !\row23|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( \row24|div32|FS|Bo~1_combout\ & ( !\row24|div20|FS|Bo~3_combout\ & ( \row23|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # 
-- ( !\row24|div32|FS|Bo~1_combout\ & ( !\row24|div20|FS|Bo~3_combout\ & ( !\REG_B|q\(21) $ (!\row23|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((!\row23|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001101101001000011110000111101101001001111000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datab => \REG_B|ALT_INV_q\(21),
	datac => \row23|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row23|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row24|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row24|div20|FS|ALT_INV_Bo~3_combout\,
	combout => \row24|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y14_N3
\row24|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row24|div32|FS|Bo~1_combout\ & ( \row23|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row24|div32|FS|Bo~1_combout\ & ( 
-- !\row24|div20|FS|Bo~3_combout\ $ (!\row23|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(20))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row24|div20|FS|ALT_INV_Bo~3_combout\,
	datac => \row23|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(20),
	dataf => \row24|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row24|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X72_Y13_N30
\row25|div22|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div22|FS|Bo~0_combout\ = ( \row24|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row25|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(20) & ((!\REG_B|q\(21)) # 
-- (\row24|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(20) & (!\REG_B|q\(21) & \row24|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row24|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row25|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & \row24|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row24|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row25|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & ((!\REG_B|q\(20)) # ((!\row25|div20|FS|Bo~0_combout\) # 
-- (\row24|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(21) & (\row24|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(20)) # (!\row25|div20|FS|Bo~0_combout\)))) ) ) ) # 
-- ( !\row24|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row25|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & (((!\REG_B|q\(20) & !\row25|div20|FS|Bo~0_combout\)) # 
-- (\row24|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(21) & (!\REG_B|q\(20) & (!\row25|div20|FS|Bo~0_combout\ & \row24|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011101100110010001111111000000000110011001000100011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datab => \REG_B|ALT_INV_q\(21),
	datac => \row25|div20|FS|ALT_INV_Bo~0_combout\,
	datad => \row24|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row24|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row25|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row25|div22|FS|Bo~0_combout\);

-- Location: MLABCELL_X72_Y13_N6
\row25|div25|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div25|FS|Bo~2_combout\ = ( \row24|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row25|div22|FS|Bo~0_combout\ & ( (\REG_B|q\(23) & (!\row24|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ 
-- & !\row25|div25|FS|Bo~1_combout\)) ) ) ) # ( !\row24|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row25|div22|FS|Bo~0_combout\ & ( (!\row25|div25|FS|Bo~1_combout\ & ((!\REG_B|q\(22) & (\REG_B|q\(23) & 
-- !\row24|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(22) & ((!\row24|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(23)))))) ) ) ) # ( 
-- \row24|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row25|div22|FS|Bo~0_combout\ & ( (!\row25|div25|FS|Bo~1_combout\ & ((!\REG_B|q\(22) & (\REG_B|q\(23) & 
-- !\row24|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(22) & ((!\row24|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(23)))))) ) ) ) # ( 
-- !\row24|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row25|div22|FS|Bo~0_combout\ & ( (!\row25|div25|FS|Bo~1_combout\ & ((!\row24|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001100000000011100010000000001110001000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row24|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row25|div25|FS|ALT_INV_Bo~1_combout\,
	datae => \row24|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row25|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row25|div25|FS|Bo~2_combout\);

-- Location: MLABCELL_X72_Y13_N18
\row25|div27|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div27|FS|Bo~0_combout\ = ( \row25|div25|FS|Bo~0_combout\ & ( \row25|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & (((!\REG_B|q\(25) & \row24|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\row24|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & (!\REG_B|q\(25) & (\row24|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row24|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row25|div25|FS|Bo~0_combout\ & ( \row25|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & (((!\REG_B|q\(25) & 
-- \row24|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row24|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & (!\REG_B|q\(25) & 
-- (\row24|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row24|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row25|div25|FS|Bo~0_combout\ & ( !\row25|div25|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(26) & (((!\REG_B|q\(25) & \row24|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row24|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & (!\REG_B|q\(25) & 
-- (\row24|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row24|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row25|div25|FS|Bo~0_combout\ & ( !\row25|div25|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(26) & ((!\REG_B|q\(25)) # ((\row24|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row24|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(26) & 
-- (\row24|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(25)) # (\row24|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111011001111000011001000111000001100100011100000110010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(25),
	datab => \REG_B|ALT_INV_q\(26),
	datac => \row24|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row24|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row25|div25|FS|ALT_INV_Bo~0_combout\,
	dataf => \row25|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row25|div27|FS|Bo~0_combout\);

-- Location: LABCELL_X73_Y13_N48
\row25|div30|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div30|FS|Bo~2_combout\ = ( \row24|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row25|div27|FS|Bo~0_combout\ & ( (\REG_B|q\(28) & (!\row25|div30|FS|Bo~1_combout\ & 
-- !\row24|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row24|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row25|div27|FS|Bo~0_combout\ & ( (!\row25|div30|FS|Bo~1_combout\ & 
-- ((!\REG_B|q\(28) & (\REG_B|q\(27) & !\row24|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(28) & ((!\row24|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27)))))) ) ) ) # 
-- ( \row24|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row25|div27|FS|Bo~0_combout\ & ( (!\row25|div30|FS|Bo~1_combout\ & ((!\REG_B|q\(28) & (\REG_B|q\(27) & 
-- !\row24|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(28) & ((!\row24|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27)))))) ) ) ) # ( 
-- !\row24|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row25|div27|FS|Bo~0_combout\ & ( (!\row25|div30|FS|Bo~1_combout\ & ((!\row24|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(28)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001010000011100000001000001110000000100000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datab => \REG_B|ALT_INV_q\(27),
	datac => \row25|div30|FS|ALT_INV_Bo~1_combout\,
	datad => \row24|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row24|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row25|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row25|div30|FS|Bo~2_combout\);

-- Location: LABCELL_X73_Y13_N15
\row25|div32|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div32|FS|Bo~1_combout\ = ( \row25|div32|FS|Bo~0_combout\ & ( \row25|div30|FS|Bo~2_combout\ & ( (\row24|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(30) & !\REG_B|q\(31))) ) ) ) # ( 
-- !\row25|div32|FS|Bo~0_combout\ & ( \row25|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31)) # ((\row24|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(30))) ) ) ) # ( \row25|div32|FS|Bo~0_combout\ & ( 
-- !\row25|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\row24|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(30) & !\row25|div30|FS|Bo~0_combout\)) # 
-- (\row24|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(30)) # (!\row25|div30|FS|Bo~0_combout\))))) ) ) ) # ( !\row25|div32|FS|Bo~0_combout\ & ( !\row25|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31)) # 
-- ((!\row24|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(30) & !\row25|div30|FS|Bo~0_combout\)) # (\row24|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(30)) # 
-- (!\row25|div30|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110111110100110100000100000011110100111101000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row24|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(30),
	datac => \REG_B|ALT_INV_q\(31),
	datad => \row25|div30|FS|ALT_INV_Bo~0_combout\,
	datae => \row25|div32|FS|ALT_INV_Bo~0_combout\,
	dataf => \row25|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row25|div32|FS|Bo~1_combout\);

-- Location: MLABCELL_X72_Y12_N54
\row25|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row25|div20|FS|Bo~3_combout\ & ( \row25|div32|FS|Bo~1_combout\ & ( \row24|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row25|div20|FS|Bo~3_combout\ & ( \row25|div32|FS|Bo~1_combout\ & ( \row24|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row25|div20|FS|Bo~3_combout\ & ( !\row25|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(20) $ 
-- (!\row24|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row25|div20|FS|Bo~3_combout\ & ( !\row25|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(20) $ 
-- (\row24|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010110100101010110100101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datac => \row24|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row25|div20|FS|ALT_INV_Bo~3_combout\,
	dataf => \row25|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row25|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X72_Y14_N33
\row24|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row24|div18|FS|Bo~0_combout\ & ( !\row23|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row24|div32|FS|Bo~1_combout\) # 
-- (\REG_B|q\(18)))) ) ) # ( !\row24|div18|FS|Bo~0_combout\ & ( !\row23|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(18)) # (\row24|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101000001111010110100000111110100101000011111010010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datac => \row23|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row24|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row24|div18|FS|ALT_INV_Bo~0_combout\,
	combout => \row24|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X72_Y14_N57
\row25|div18|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div18|FS|Bo~0_combout\ = ( \row25|div17|FS|Bo~0_combout\ & ( (\REG_B|q\(17) & !\row24|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row25|div17|FS|Bo~0_combout\ & ( 
-- (!\row24|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(17),
	datad => \row24|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row25|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row25|div18|FS|Bo~0_combout\);

-- Location: MLABCELL_X72_Y14_N36
\row25|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row25|div18|FS|Bo~0_combout\ & ( \row25|div32|FS|Bo~1_combout\ & ( \row24|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row25|div18|FS|Bo~0_combout\ & ( \row25|div32|FS|Bo~1_combout\ & ( \row24|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row25|div18|FS|Bo~0_combout\ & ( !\row25|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(19) $ 
-- (!\row24|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row24|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(18))))) ) ) ) # ( !\row25|div18|FS|Bo~0_combout\ & ( 
-- !\row25|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(19) $ (!\row24|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(18) & !\row24|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101011010101001010110100100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(19),
	datab => \REG_B|ALT_INV_q\(18),
	datac => \row24|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row24|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row25|div18|FS|ALT_INV_Bo~0_combout\,
	dataf => \row25|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row25|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X72_Y14_N6
\row26|div20|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div20|FS|Bo~0_combout\ = ( \row25|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & !\row24|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row25|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & (!\REG_B|q\(18) $ 
-- (!\row24|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row25|div18|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010010001000010001001000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(19),
	datac => \row24|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row25|div18|FS|ALT_INV_Bo~0_combout\,
	dataf => \row25|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row26|div20|FS|Bo~0_combout\);

-- Location: LABCELL_X71_Y11_N57
\row25|div15|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div15|FS|Bo~3_combout\ = ( !\row25|div15|FS|Bo~2_combout\ & ( !\row25|div15|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row25|div15|FS|ALT_INV_Bo~0_combout\,
	dataf => \row25|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row25|div15|FS|Bo~3_combout\);

-- Location: MLABCELL_X72_Y10_N48
\row25|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row24|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row25|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row24|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row25|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(16) $ (((!\REG_B|q\(15) & (!\row24|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row25|div15|FS|Bo~3_combout\)) # (\REG_B|q\(15) & ((!\row24|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row25|div15|FS|Bo~3_combout\))))) ) ) ) # ( 
-- !\row24|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row25|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(16) $ (((!\REG_B|q\(15) & ((\row25|div15|FS|Bo~3_combout\) # 
-- (\row24|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(15) & (\row24|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row25|div15|FS|Bo~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010011001100101010110011001101000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(16),
	datab => \REG_B|ALT_INV_q\(15),
	datac => \row24|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row25|div15|FS|ALT_INV_Bo~3_combout\,
	datae => \row24|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row25|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row25|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X72_Y14_N54
\row26|div20|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div20|FS|Bo~1_combout\ = ( \row25|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & \row24|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row25|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & 
-- (!\row24|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(18) $ (\row25|div18|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(19),
	datab => \row24|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(18),
	datad => \row25|div18|FS|ALT_INV_Bo~0_combout\,
	dataf => \row25|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row26|div20|FS|Bo~1_combout\);

-- Location: MLABCELL_X72_Y14_N24
\row25|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row25|div32|FS|Bo~1_combout\ & ( \row24|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row25|div32|FS|Bo~1_combout\ & ( 
-- !\row25|div17|FS|Bo~0_combout\ $ (!\REG_B|q\(17) $ (!\row24|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row25|div17|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(17),
	datad => \row24|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row25|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row25|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X72_Y10_N36
\row25|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row25|div32|FS|Bo~1_combout\ & ( \row24|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row25|div32|FS|Bo~1_combout\ & ( 
-- !\row25|div15|FS|Bo~3_combout\ $ (!\row24|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row25|div15|FS|ALT_INV_Bo~3_combout\,
	datac => \row24|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(15),
	dataf => \row25|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row25|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y11_N0
\row25|div13|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div13|FS|Bo~0_combout\ = ( \row25|div12|FS|Bo~0_combout\ & ( (\REG_B|q\(12) & !\row24|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row25|div12|FS|Bo~0_combout\ & ( 
-- (!\row24|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(12),
	datad => \row24|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row25|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row25|div13|FS|Bo~0_combout\);

-- Location: LABCELL_X71_Y10_N6
\row26|div15|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div15|FS|Bo~0_combout\ = ( \row25|div13|FS|Bo~0_combout\ & ( \row25|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & !\row24|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row25|div13|FS|Bo~0_combout\ & ( 
-- \row25|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & !\row24|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row25|div13|FS|Bo~0_combout\ & ( !\row25|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (!\row24|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row25|div13|FS|Bo~0_combout\ & ( !\row25|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (\row24|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000101000001010101000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datac => \REG_B|ALT_INV_q\(13),
	datad => \row24|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row25|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row25|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row26|div15|FS|Bo~0_combout\);

-- Location: MLABCELL_X72_Y10_N45
\row24|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row24|div13|FS|Bo~0_combout\ & ( !\row23|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row24|div32|FS|Bo~1_combout\) # 
-- (\REG_B|q\(13)))) ) ) # ( !\row24|div13|FS|Bo~0_combout\ & ( !\row23|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(13)) # (\row24|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000001111001111000000111111000011000011111100001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row23|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row24|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row24|div13|FS|ALT_INV_Bo~0_combout\,
	combout => \row24|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X72_Y10_N0
\row25|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row25|div13|FS|Bo~0_combout\ & ( \row25|div32|FS|Bo~1_combout\ & ( \row24|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row25|div13|FS|Bo~0_combout\ & ( \row25|div32|FS|Bo~1_combout\ & ( \row24|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row25|div13|FS|Bo~0_combout\ & ( !\row25|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ 
-- (!\row24|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row24|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(13))))) ) ) ) # ( !\row25|div13|FS|Bo~0_combout\ & ( 
-- !\row25|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ (!\row24|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(13) & !\row24|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010110011010101001100101100100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row24|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row24|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row25|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row25|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row25|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y11_N36
\row25|div10|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div10|FS|Bo~3_combout\ = ( !\row25|div10|FS|Bo~2_combout\ & ( !\row25|div10|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row25|div10|FS|ALT_INV_Bo~0_combout\,
	dataf => \row25|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row25|div10|FS|Bo~3_combout\);

-- Location: LABCELL_X71_Y11_N48
\row25|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \REG_B|q\(11) & ( \row25|div32|FS|Bo~1_combout\ & ( \row24|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\REG_B|q\(11) & ( 
-- \row25|div32|FS|Bo~1_combout\ & ( \row24|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \REG_B|q\(11) & ( !\row25|div32|FS|Bo~1_combout\ & ( 
-- !\row24|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(10) & (!\row24|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row25|div10|FS|Bo~3_combout\)) # (\REG_B|q\(10) & 
-- ((!\row24|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row25|div10|FS|Bo~3_combout\))))) ) ) ) # ( !\REG_B|q\(11) & ( !\row25|div32|FS|Bo~1_combout\ & ( 
-- !\row24|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(10) & ((\row25|div10|FS|Bo~3_combout\) # (\row24|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(10) & 
-- (\row24|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row25|div10|FS|Bo~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101010000101011001010111101010000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datab => \row24|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row25|div10|FS|ALT_INV_Bo~3_combout\,
	datad => \row24|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \REG_B|ALT_INV_q\(11),
	dataf => \row25|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row25|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y11_N12
\row25|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row25|div32|FS|Bo~1_combout\ & ( \row24|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row25|div32|FS|Bo~1_combout\ & ( 
-- !\row25|div12|FS|Bo~0_combout\ $ (!\REG_B|q\(12) $ (!\row24|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row25|div12|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(12),
	datad => \row24|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row25|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row25|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X72_Y10_N42
\row26|div15|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div15|FS|Bo~1_combout\ = ( \row25|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & \row24|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row25|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (!\row24|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row25|div13|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row24|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row25|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row25|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row26|div15|FS|Bo~1_combout\);

-- Location: MLABCELL_X72_Y11_N6
\row25|div8|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div8|FS|Bo~0_combout\ = ( \row24|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(7) & !\row25|div7|FS|Bo~0_combout\) ) ) # ( !\row24|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ 
-- & ( (!\row25|div7|FS|Bo~0_combout\) # (\REG_B|q\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(7),
	datad => \row25|div7|FS|ALT_INV_Bo~0_combout\,
	dataf => \row24|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row25|div8|FS|Bo~0_combout\);

-- Location: MLABCELL_X72_Y11_N51
\row26|div10|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div10|FS|Bo~0_combout\ = ( \row25|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & !\row24|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row25|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (!\row25|div8|FS|Bo~0_combout\ $ (!\row24|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010010001000010001001000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(9),
	datac => \row25|div8|FS|ALT_INV_Bo~0_combout\,
	datad => \row24|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row25|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row26|div10|FS|Bo~0_combout\);

-- Location: MLABCELL_X72_Y11_N30
\row25|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row25|div10|FS|Bo~3_combout\ & ( \row25|div32|FS|Bo~1_combout\ & ( \row24|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row25|div10|FS|Bo~3_combout\ & ( \row25|div32|FS|Bo~1_combout\ & ( \row24|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row25|div10|FS|Bo~3_combout\ & ( !\row25|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(10) $ 
-- (!\row24|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row25|div10|FS|Bo~3_combout\ & ( !\row25|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(10) $ 
-- (\row24|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010110100101010110100101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datac => \row24|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row25|div10|FS|ALT_INV_Bo~3_combout\,
	dataf => \row25|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row25|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y12_N45
\row24|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row24|div32|FS|Bo~1_combout\ & ( \row23|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row24|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(8) $ (!\row23|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row24|div8|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datac => \row23|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row24|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row24|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row24|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y12_N6
\row25|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row24|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row25|div32|FS|Bo~1_combout\ & ( 
-- \row24|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row24|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row25|div32|FS|Bo~1_combout\ & ( 
-- \row24|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row24|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row25|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ 
-- (!\row24|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(8) & \row25|div8|FS|Bo~0_combout\)))) ) ) ) # ( !\row24|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row25|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ (!\row24|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row25|div8|FS|Bo~0_combout\) # (\REG_B|q\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110101010010101010101101010100100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(9),
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row25|div8|FS|ALT_INV_Bo~0_combout\,
	datad => \row24|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row24|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row25|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row25|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X74_Y10_N27
\row25|div6|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div6|FS|Bo~0_combout\ = ( \row25|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(5) & \row24|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row25|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(5) & 
-- ((!\row25|div5|FS|Bo~0_combout\) # (\row24|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(5) & (!\row25|div5|FS|Bo~0_combout\ & \row24|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011111100110000001111110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(5),
	datac => \row25|div5|FS|ALT_INV_Bo~0_combout\,
	datad => \row24|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row25|div5|FS|ALT_INV_Bo~2_combout\,
	combout => \row25|div6|FS|Bo~0_combout\);

-- Location: LABCELL_X70_Y12_N30
\row25|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row25|div32|FS|Bo~1_combout\ & ( \row24|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row25|div32|FS|Bo~1_combout\ & ( 
-- !\row24|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(6) $ (!\row25|div6|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row24|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(6),
	datad => \row25|div6|FS|ALT_INV_Bo~0_combout\,
	dataf => \row25|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row25|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y12_N42
\row26|div10|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div10|FS|Bo~1_combout\ = ( \row25|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & \row24|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row25|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (!\row25|div8|FS|Bo~0_combout\ $ (\row24|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100010010001000010000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(9),
	datac => \row25|div8|FS|ALT_INV_Bo~0_combout\,
	datad => \row24|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row25|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row26|div10|FS|Bo~1_combout\);

-- Location: LABCELL_X70_Y12_N42
\row25|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row25|div32|FS|Bo~1_combout\ & ( \row24|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row25|div32|FS|Bo~1_combout\ & ( 
-- !\row24|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row25|div7|FS|Bo~0_combout\ $ (!\REG_B|q\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row24|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row25|div7|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(7),
	dataf => \row25|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row25|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X74_Y10_N6
\row25|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row25|div32|FS|Bo~1_combout\ & ( \row24|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row25|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(5) $ (!\row24|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row25|div5|FS|Bo~2_combout\) # (\row25|div5|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110100101011010011010010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datab => \row25|div5|FS|ALT_INV_Bo~0_combout\,
	datac => \row24|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row25|div5|FS|ALT_INV_Bo~2_combout\,
	dataf => \row25|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row25|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X74_Y10_N51
\row24|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row24|div32|FS|Bo~1_combout\ & ( \row23|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row24|div32|FS|Bo~1_combout\ & ( 
-- !\row23|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(3) $ (\row24|div3|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row23|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(3),
	datad => \row24|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row24|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row24|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X74_Y10_N9
\row25|div3|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div3|FS|Bo~0_combout\ = ( \row24|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(2) & \row25|div2|FS|Bo~0_combout\) ) ) # ( !\row24|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ( (\row25|div2|FS|Bo~0_combout\) # (\REG_B|q\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(2),
	datad => \row25|div2|FS|ALT_INV_Bo~0_combout\,
	dataf => \row24|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row25|div3|FS|Bo~0_combout\);

-- Location: LABCELL_X74_Y10_N42
\row25|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row24|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row25|div32|FS|Bo~1_combout\ & ( 
-- \row24|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row24|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row25|div32|FS|Bo~1_combout\ & ( 
-- \row24|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row24|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row25|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ 
-- (!\row24|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(3) & \row25|div3|FS|Bo~0_combout\)))) ) ) ) # ( !\row24|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row25|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ (!\row24|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row25|div3|FS|Bo~0_combout\) # (\REG_B|q\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110100101010110100110100100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row24|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row25|div3|FS|ALT_INV_Bo~0_combout\,
	datae => \row24|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row25|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row25|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X74_Y10_N12
\row26|div5|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div5|FS|Bo~0_combout\ = ( \row25|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & !\row24|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row25|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row25|div3|FS|Bo~0_combout\ $ (!\row24|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row25|div3|FS|ALT_INV_Bo~0_combout\,
	datad => \row24|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row25|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row26|div5|FS|Bo~0_combout\);

-- Location: LABCELL_X75_Y9_N18
\row25|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row25|div32|FS|Bo~1_combout\ & ( \row24|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row25|div32|FS|Bo~1_combout\ & ( 
-- !\row25|div2|FS|Bo~0_combout\ $ (!\REG_B|q\(2) $ (\row24|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row25|div2|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(2),
	datad => \row24|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row25|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row25|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: IOIBUF_X70_Y0_N18
\Ain[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(6),
	o => \Ain[6]~input_o\);

-- Location: FF_X75_Y8_N32
\REG_A|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[6]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(6));

-- Location: LABCELL_X74_Y12_N0
\row26|div2|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div2|FS|Bo~0_combout\ = ( \row25|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(1) & (\REG_B|q\(0) & (!\REG_A|q\(6) & !\REG_A|q\(7)))) # (\REG_B|q\(1) & ((!\REG_A|q\(7)) # ((\REG_B|q\(0) & !\REG_A|q\(6))))) ) ) # ( !\row25|div32|FS|Bo~1_combout\ & ( 
-- (!\REG_A|q\(6) & ((!\REG_A|q\(7) & (\REG_B|q\(1))) # (\REG_A|q\(7) & ((\REG_B|q\(0)))))) # (\REG_A|q\(6) & (\REG_B|q\(1) & (!\REG_B|q\(0) $ (\REG_A|q\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010000110001010101000011000101110101000100000111010100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(1),
	datab => \REG_B|ALT_INV_q\(0),
	datac => \REG_A|ALT_INV_q\(6),
	datad => \REG_A|ALT_INV_q\(7),
	dataf => \row25|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row26|div2|FS|Bo~0_combout\);

-- Location: LABCELL_X71_Y10_N0
\row26|div5|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div5|FS|Bo~1_combout\ = ( \row25|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & \row24|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row25|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row24|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row25|div3|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100010010001000010000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datac => \row24|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row25|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row25|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row26|div5|FS|Bo~1_combout\);

-- Location: LABCELL_X74_Y12_N36
\row25|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row24|div32|FS|Bo~1_combout\ & ( \row25|div32|FS|Bo~1_combout\ & ( \REG_A|q\(8) ) ) ) # ( !\row24|div32|FS|Bo~1_combout\ & ( \row25|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(0) $ (!\REG_A|q\(8)) ) ) ) # ( \row24|div32|FS|Bo~1_combout\ & ( !\row25|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(1) $ (!\REG_A|q\(8) $ (((\REG_B|q\(0) & !\REG_A|q\(7))))) ) ) ) # ( !\row24|div32|FS|Bo~1_combout\ & ( !\row25|div32|FS|Bo~1_combout\ 
-- & ( !\REG_B|q\(1) $ (!\REG_A|q\(8) $ (((\REG_B|q\(0) & \REG_A|q\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011010101001011001011001101000110011110011000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(1),
	datab => \REG_B|ALT_INV_q\(0),
	datac => \REG_A|ALT_INV_q\(7),
	datad => \REG_A|ALT_INV_q\(8),
	datae => \row24|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row25|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row25|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y10_N12
\row26|div5|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div5|FS|Bo~2_combout\ = ( !\row26|div5|FS|Bo~1_combout\ & ( \row25|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\REG_B|q\(3) & (\REG_B|q\(2) & 
-- (!\row25|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row26|div2|FS|Bo~0_combout\))) # (\REG_B|q\(3) & ((!\row25|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(2) & 
-- \row26|div2|FS|Bo~0_combout\)))) ) ) ) # ( !\row26|div5|FS|Bo~1_combout\ & ( !\row25|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\REG_B|q\(3) & 
-- (!\row25|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((\row26|div2|FS|Bo~0_combout\) # (\REG_B|q\(2))))) # (\REG_B|q\(3) & (((!\row25|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\row26|div2|FS|Bo~0_combout\)) # (\REG_B|q\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000111110101000000000000000001010000011100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(2),
	datac => \row25|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row26|div2|FS|ALT_INV_Bo~0_combout\,
	datae => \row26|div5|FS|ALT_INV_Bo~1_combout\,
	dataf => \row25|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row26|div5|FS|Bo~2_combout\);

-- Location: LABCELL_X71_Y10_N48
\row26|div7|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div7|FS|Bo~0_combout\ = ( \row26|div5|FS|Bo~0_combout\ & ( \row26|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & (((!\REG_B|q\(5) & \row25|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\row25|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(6) & (!\REG_B|q\(5) & (\row25|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row25|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row26|div5|FS|Bo~0_combout\ & ( \row26|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & (((!\REG_B|q\(5) & 
-- \row25|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row25|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(6) & (!\REG_B|q\(5) & 
-- (\row25|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row25|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row26|div5|FS|Bo~0_combout\ & ( !\row26|div5|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(6) & (((!\REG_B|q\(5) & \row25|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row25|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(6) & (!\REG_B|q\(5) & 
-- (\row25|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row25|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row26|div5|FS|Bo~0_combout\ & ( !\row26|div5|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(6) & ((!\REG_B|q\(5)) # ((\row25|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row25|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(6) & 
-- (\row25|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(5)) # (\row25|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111011001111000011001000111000001100100011100000110010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datab => \REG_B|ALT_INV_q\(6),
	datac => \row25|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row25|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row26|div5|FS|ALT_INV_Bo~0_combout\,
	dataf => \row26|div5|FS|ALT_INV_Bo~2_combout\,
	combout => \row26|div7|FS|Bo~0_combout\);

-- Location: LABCELL_X71_Y10_N42
\row26|div10|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div10|FS|Bo~2_combout\ = ( \row25|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row26|div7|FS|Bo~0_combout\ & ( (\REG_B|q\(7) & (\REG_B|q\(8) & 
-- (!\row25|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row26|div10|FS|Bo~1_combout\))) ) ) ) # ( !\row25|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row26|div7|FS|Bo~0_combout\ & ( 
-- (!\row26|div10|FS|Bo~1_combout\ & (((\REG_B|q\(7) & !\row25|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(8)))) ) ) ) # ( \row25|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row26|div7|FS|Bo~0_combout\ & ( (\REG_B|q\(8) & (!\row26|div10|FS|Bo~1_combout\ & ((!\row25|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7))))) ) ) ) # ( 
-- !\row25|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row26|div7|FS|Bo~0_combout\ & ( (!\row26|div10|FS|Bo~1_combout\ & (((!\row25|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(8))) # (\REG_B|q\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011100000000001100010000000001110011000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(7),
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row25|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row26|div10|FS|ALT_INV_Bo~1_combout\,
	datae => \row25|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row26|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row26|div10|FS|Bo~2_combout\);

-- Location: LABCELL_X71_Y10_N18
\row26|div12|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div12|FS|Bo~0_combout\ = ( \row25|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row26|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(10) & ((!\REG_B|q\(11)) # 
-- (\row25|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(10) & (!\REG_B|q\(11) & \row25|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row25|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row26|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & \row25|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row25|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row26|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & ((!\REG_B|q\(10)) # ((!\row26|div10|FS|Bo~0_combout\) # 
-- (\row25|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(11) & (\row25|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(10)) # (!\row26|div10|FS|Bo~0_combout\)))) ) ) ) # 
-- ( !\row25|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row26|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & (((!\REG_B|q\(10) & !\row26|div10|FS|Bo~0_combout\)) # 
-- (\row25|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(11) & (!\REG_B|q\(10) & (!\row26|div10|FS|Bo~0_combout\ & \row25|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011101100110010001111111000000000110011001000100011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datab => \REG_B|ALT_INV_q\(11),
	datac => \row26|div10|FS|ALT_INV_Bo~0_combout\,
	datad => \row25|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row25|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row26|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row26|div12|FS|Bo~0_combout\);

-- Location: LABCELL_X71_Y10_N30
\row26|div15|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div15|FS|Bo~2_combout\ = ( !\row26|div15|FS|Bo~1_combout\ & ( \row26|div12|FS|Bo~0_combout\ & ( (!\REG_B|q\(13) & (\REG_B|q\(12) & (!\row25|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row25|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(13) & ((!\row25|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(12) & 
-- !\row25|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row26|div15|FS|Bo~1_combout\ & ( !\row26|div12|FS|Bo~0_combout\ & ( (!\REG_B|q\(13) & 
-- (!\row25|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row25|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12))))) # (\REG_B|q\(13) & 
-- (((!\row25|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row25|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011100110001000000000000000001110011000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row25|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row25|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row26|div15|FS|ALT_INV_Bo~1_combout\,
	dataf => \row26|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row26|div15|FS|Bo~2_combout\);

-- Location: MLABCELL_X72_Y10_N6
\row26|div17|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div17|FS|Bo~0_combout\ = ( \row25|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row26|div15|FS|Bo~2_combout\ & ( (!\row25|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(16) 
-- & !\REG_B|q\(15))) # (\row25|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(16)) # (!\REG_B|q\(15)))) ) ) ) # ( !\row25|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- \row26|div15|FS|Bo~2_combout\ & ( (\row25|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(16)) ) ) ) # ( \row25|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row26|div15|FS|Bo~2_combout\ & ( (!\row25|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(16) & ((!\row26|div15|FS|Bo~0_combout\) # (!\REG_B|q\(15))))) # 
-- (\row25|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(16)) # ((!\row26|div15|FS|Bo~0_combout\) # (!\REG_B|q\(15))))) ) ) ) # ( !\row25|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ( !\row26|div15|FS|Bo~2_combout\ & ( (!\row25|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(16) & (!\row26|div15|FS|Bo~0_combout\ & !\REG_B|q\(15)))) # 
-- (\row25|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(16)) # ((!\row26|div15|FS|Bo~0_combout\ & !\REG_B|q\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101010001000100110111011101010001000100010001001101110101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row25|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(16),
	datac => \row26|div15|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(15),
	datae => \row25|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row26|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row26|div17|FS|Bo~0_combout\);

-- Location: MLABCELL_X72_Y10_N24
\row26|div20|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div20|FS|Bo~2_combout\ = ( \row25|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row26|div17|FS|Bo~0_combout\ & ( (\REG_B|q\(18) & (\REG_B|q\(17) & 
-- (!\row25|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row26|div20|FS|Bo~1_combout\))) ) ) ) # ( !\row25|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row26|div17|FS|Bo~0_combout\ & ( 
-- (!\row26|div20|FS|Bo~1_combout\ & (((\REG_B|q\(17) & !\row25|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(18)))) ) ) ) # ( \row25|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row26|div17|FS|Bo~0_combout\ & ( (\REG_B|q\(18) & (!\row26|div20|FS|Bo~1_combout\ & ((!\row25|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17))))) ) ) ) # ( 
-- !\row25|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row26|div17|FS|Bo~0_combout\ & ( (!\row26|div20|FS|Bo~1_combout\ & (((!\row25|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(17))) # (\REG_B|q\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011100000000010100010000000001110101000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(17),
	datac => \row25|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row26|div20|FS|ALT_INV_Bo~1_combout\,
	datae => \row25|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row26|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row26|div20|FS|Bo~2_combout\);

-- Location: MLABCELL_X72_Y12_N24
\row26|div22|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div22|FS|Bo~0_combout\ = ( \row26|div20|FS|Bo~0_combout\ & ( \row26|div20|FS|Bo~2_combout\ & ( (!\row25|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(21) & 
-- (\row25|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(20)))) # (\row25|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(21)) # 
-- ((\row25|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(20))))) ) ) ) # ( !\row26|div20|FS|Bo~0_combout\ & ( \row26|div20|FS|Bo~2_combout\ & ( 
-- (!\row25|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(21) & (\row25|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(20)))) # 
-- (\row25|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(21)) # ((\row25|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(20))))) ) ) ) # ( \row26|div20|FS|Bo~0_combout\ & ( 
-- !\row26|div20|FS|Bo~2_combout\ & ( (!\row25|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(21) & (\row25|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(20)))) # 
-- (\row25|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(21)) # ((\row25|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(20))))) ) ) ) # ( !\row26|div20|FS|Bo~0_combout\ & ( 
-- !\row26|div20|FS|Bo~2_combout\ & ( (!\row25|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(21) & ((!\REG_B|q\(20)) # (\row25|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # 
-- (\row25|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(21)) # ((!\REG_B|q\(20)) # (\row25|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110101001101010011010100010001001101010001000100110101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row25|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(21),
	datac => \row25|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(20),
	datae => \row26|div20|FS|ALT_INV_Bo~0_combout\,
	dataf => \row26|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row26|div22|FS|Bo~0_combout\);

-- Location: MLABCELL_X72_Y12_N36
\row25|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row25|div20|FS|Bo~3_combout\ & ( \row25|div32|FS|Bo~1_combout\ & ( \row24|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row25|div20|FS|Bo~3_combout\ & ( \row25|div32|FS|Bo~1_combout\ & ( \row24|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row25|div20|FS|Bo~3_combout\ & ( !\row25|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(21) $ 
-- (!\row24|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(20) & !\row24|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row25|div20|FS|Bo~3_combout\ & ( 
-- !\row25|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(21) $ (!\row24|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row24|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100011000111001011000111001110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datab => \REG_B|ALT_INV_q\(21),
	datac => \row24|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row24|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row25|div20|FS|ALT_INV_Bo~3_combout\,
	dataf => \row25|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row25|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X73_Y13_N9
\row24|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row24|div28|FS|Bo~0_combout\ & ( !\row23|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row24|div32|FS|Bo~1_combout\) # 
-- (\REG_B|q\(28)))) ) ) # ( !\row24|div28|FS|Bo~0_combout\ & ( !\row23|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(28)) # (\row24|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000010101111010100001010111110100000010111111010000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datac => \row24|div32|FS|ALT_INV_Bo~1_combout\,
	datad => \row23|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row24|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row24|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X72_Y13_N3
\row25|div28|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div28|FS|Bo~0_combout\ = ( \row25|div27|FS|Bo~0_combout\ & ( (\REG_B|q\(27) & !\row24|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row25|div27|FS|Bo~0_combout\ & ( 
-- (!\row24|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101111101011111010101010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(27),
	datac => \row24|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row25|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row25|div28|FS|Bo~0_combout\);

-- Location: LABCELL_X73_Y13_N42
\row25|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \REG_B|q\(29) & ( \row25|div28|FS|Bo~0_combout\ & ( !\row24|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- ((((!\row24|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row25|div32|FS|Bo~1_combout\)) # (\REG_B|q\(28)))) ) ) ) # ( !\REG_B|q\(29) & ( \row25|div28|FS|Bo~0_combout\ & ( 
-- !\row24|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ ((((!\REG_B|q\(28) & \row24|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row25|div32|FS|Bo~1_combout\))) ) ) ) # ( \REG_B|q\(29) & ( 
-- !\row25|div28|FS|Bo~0_combout\ & ( !\row24|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ ((((\REG_B|q\(28) & !\row24|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\row25|div32|FS|Bo~1_combout\))) ) ) ) # ( !\REG_B|q\(29) & ( !\row25|div28|FS|Bo~0_combout\ & ( !\row24|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(28)) # 
-- ((\row24|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row25|div32|FS|Bo~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100101100001111100001111100001111000011010010110000111110000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datab => \row25|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \row24|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row24|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \REG_B|ALT_INV_q\(29),
	dataf => \row25|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row25|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X73_Y13_N0
\row26|div32|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div32|FS|Bo~0_combout\ = ( \row25|div32|FS|Bo~0_combout\ & ( \row25|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & (\REG_B|q\(31) & \row24|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(30) & 
-- ((!\row24|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row25|div32|FS|Bo~0_combout\ & ( \row25|div30|FS|Bo~2_combout\ & ( (!\row24|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ((!\REG_B|q\(31)) # (\REG_B|q\(30)))) ) ) ) # ( \row25|div32|FS|Bo~0_combout\ & ( !\row25|div30|FS|Bo~2_combout\ & ( (!\row24|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\row25|div30|FS|Bo~0_combout\ $ 
-- ((\REG_B|q\(30))))) # (\row24|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\REG_B|q\(31) & (!\row25|div30|FS|Bo~0_combout\ $ (!\REG_B|q\(30))))) ) ) ) # ( !\row25|div32|FS|Bo~0_combout\ & ( !\row25|div30|FS|Bo~2_combout\ & 
-- ( (!\row24|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(31)) # (!\row25|div30|FS|Bo~0_combout\ $ (\REG_B|q\(30))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100100000000100110010000011011110011000000000011001100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row25|div30|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(30),
	datac => \REG_B|ALT_INV_q\(31),
	datad => \row24|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row25|div32|FS|ALT_INV_Bo~0_combout\,
	dataf => \row25|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row26|div32|FS|Bo~0_combout\);

-- Location: MLABCELL_X72_Y13_N24
\row26|div30|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div30|FS|Bo~0_combout\ = ( \row25|div28|FS|Bo~0_combout\ & ( \row25|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(29) & !\row24|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row25|div28|FS|Bo~0_combout\ & ( 
-- \row25|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(29) & !\row24|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row25|div28|FS|Bo~0_combout\ & ( !\row25|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(29) & (!\REG_B|q\(28) $ 
-- (!\row24|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row25|div28|FS|Bo~0_combout\ & ( !\row25|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(29) & (!\REG_B|q\(28) $ 
-- (\row24|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100100001000100100001001000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datab => \REG_B|ALT_INV_q\(29),
	datac => \row24|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row25|div28|FS|ALT_INV_Bo~0_combout\,
	dataf => \row25|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row26|div30|FS|Bo~0_combout\);

-- Location: MLABCELL_X72_Y13_N36
\row25|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \REG_B|q\(27) & ( \row25|div32|FS|Bo~1_combout\ & ( \row24|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\REG_B|q\(27) & ( 
-- \row25|div32|FS|Bo~1_combout\ & ( \row24|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \REG_B|q\(27) & ( !\row25|div32|FS|Bo~1_combout\ & ( !\row25|div27|FS|Bo~0_combout\ $ 
-- (!\row24|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\REG_B|q\(27) & ( !\row25|div32|FS|Bo~1_combout\ & ( !\row25|div27|FS|Bo~0_combout\ $ 
-- (\row24|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111000011111111000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row25|div27|FS|ALT_INV_Bo~0_combout\,
	datad => \row24|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \REG_B|ALT_INV_q\(27),
	dataf => \row25|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row25|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X72_Y13_N12
\row25|div25|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div25|FS|Bo~3_combout\ = ( !\row25|div25|FS|Bo~0_combout\ & ( !\row25|div25|FS|Bo~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \row25|div25|FS|ALT_INV_Bo~0_combout\,
	dataf => \row25|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row25|div25|FS|Bo~3_combout\);

-- Location: LABCELL_X71_Y13_N24
\row25|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row25|div32|FS|Bo~1_combout\ & ( \row25|div25|FS|Bo~3_combout\ & ( \row24|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row25|div32|FS|Bo~1_combout\ & ( \row25|div25|FS|Bo~3_combout\ & ( !\REG_B|q\(26) $ (!\row24|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(25) & 
-- !\row24|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( \row25|div32|FS|Bo~1_combout\ & ( !\row25|div25|FS|Bo~3_combout\ & ( \row24|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # 
-- ( !\row25|div32|FS|Bo~1_combout\ & ( !\row25|div25|FS|Bo~3_combout\ & ( !\REG_B|q\(26) $ (!\row24|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((!\row24|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010011001011001000000001111111101100101100110100000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(26),
	datab => \REG_B|ALT_INV_q\(25),
	datac => \row24|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row24|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row25|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row25|div25|FS|ALT_INV_Bo~3_combout\,
	combout => \row25|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X73_Y13_N21
\row26|div30|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div30|FS|Bo~1_combout\ = ( \row25|div32|FS|Bo~1_combout\ & ( (\row24|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(29)) ) ) # ( !\row25|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(29) & (!\REG_B|q\(28) $ 
-- (!\row24|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row25|div28|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100100000000011010010000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datab => \row24|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row25|div28|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(29),
	dataf => \row25|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row26|div30|FS|Bo~1_combout\);

-- Location: LABCELL_X71_Y13_N54
\row24|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row24|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row24|div32|FS|Bo~1_combout\ & ( \row23|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row24|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(23) $ (!\row24|div23|FS|Bo~0_combout\ $ (\row23|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datac => \row24|div23|FS|ALT_INV_Bo~0_combout\,
	datad => \row23|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row24|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row24|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y14_N27
\row25|div23|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div23|FS|Bo~0_combout\ = ( \row25|div22|FS|Bo~0_combout\ & ( (\REG_B|q\(22) & !\row24|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row25|div22|FS|Bo~0_combout\ & ( 
-- (!\row24|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(22),
	datad => \row24|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row25|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row25|div23|FS|Bo~0_combout\);

-- Location: LABCELL_X71_Y13_N36
\row25|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row25|div23|FS|Bo~0_combout\ & ( \row25|div32|FS|Bo~1_combout\ & ( \row24|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row25|div23|FS|Bo~0_combout\ & ( \row25|div32|FS|Bo~1_combout\ & ( \row24|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row25|div23|FS|Bo~0_combout\ & ( !\row25|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(24) $ 
-- (!\row24|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row24|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(23))))) ) ) ) # ( !\row25|div23|FS|Bo~0_combout\ & ( 
-- !\row25|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(24) $ (!\row24|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(23) & !\row24|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100100111100110000110110100100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \REG_B|ALT_INV_q\(24),
	datac => \row24|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row24|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row25|div23|FS|ALT_INV_Bo~0_combout\,
	dataf => \row25|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row25|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y13_N45
\row25|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row25|div32|FS|Bo~1_combout\ & ( \row24|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row25|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(25) $ (!\row25|div25|FS|Bo~3_combout\ $ (!\row24|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(25),
	datac => \row25|div25|FS|ALT_INV_Bo~3_combout\,
	datad => \row24|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row25|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row25|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y14_N24
\row26|div25|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div25|FS|Bo~0_combout\ = ( \row25|div23|FS|Bo~0_combout\ & ( (\REG_B|q\(24) & (!\row24|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(23) & !\row25|div32|FS|Bo~1_combout\))))) ) ) # ( 
-- !\row25|div23|FS|Bo~0_combout\ & ( (\REG_B|q\(24) & (!\row24|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(23) & !\row25|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010100010000010001010001000000010101010000000001010101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row25|div32|FS|ALT_INV_Bo~1_combout\,
	datad => \row24|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row25|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row26|div25|FS|Bo~0_combout\);

-- Location: LABCELL_X70_Y14_N15
\row26|div25|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div25|FS|Bo~1_combout\ = ( \row25|div23|FS|Bo~0_combout\ & ( \row25|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & \row24|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row25|div23|FS|Bo~0_combout\ & ( 
-- \row25|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & \row24|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row25|div23|FS|Bo~0_combout\ & ( !\row25|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & (!\REG_B|q\(23) $ 
-- (\row24|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row25|div23|FS|Bo~0_combout\ & ( !\row25|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & (!\REG_B|q\(23) $ 
-- (!\row24|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000101000100000101000001000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row24|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row25|div23|FS|ALT_INV_Bo~0_combout\,
	dataf => \row25|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row26|div25|FS|Bo~1_combout\);

-- Location: MLABCELL_X72_Y13_N0
\row25|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row25|div32|FS|Bo~1_combout\ & ( \row24|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row25|div32|FS|Bo~1_combout\ & ( 
-- !\row25|div22|FS|Bo~0_combout\ $ (!\REG_B|q\(22) $ (!\row24|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row25|div22|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(22),
	datad => \row24|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row25|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row25|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X72_Y12_N42
\row26|div25|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div25|FS|Bo~2_combout\ = ( \row25|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row26|div22|FS|Bo~0_combout\ & ( (\REG_B|q\(22) & (\REG_B|q\(23) & 
-- (!\row25|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row26|div25|FS|Bo~1_combout\))) ) ) ) # ( !\row25|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row26|div22|FS|Bo~0_combout\ & ( 
-- (!\row26|div25|FS|Bo~1_combout\ & (((\REG_B|q\(22) & !\row25|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(23)))) ) ) ) # ( \row25|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row26|div22|FS|Bo~0_combout\ & ( (\REG_B|q\(23) & (!\row26|div25|FS|Bo~1_combout\ & ((!\row25|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22))))) ) ) ) # ( 
-- !\row25|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row26|div22|FS|Bo~0_combout\ & ( (!\row26|div25|FS|Bo~1_combout\ & (((!\row25|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(23))) # (\REG_B|q\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011100000000001100010000000001110011000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row25|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row26|div25|FS|ALT_INV_Bo~1_combout\,
	datae => \row25|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row26|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row26|div25|FS|Bo~2_combout\);

-- Location: LABCELL_X71_Y13_N30
\row26|div27|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div27|FS|Bo~0_combout\ = ( \row26|div25|FS|Bo~0_combout\ & ( \row26|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & (((!\REG_B|q\(25) & \row25|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\row25|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & (!\REG_B|q\(25) & (\row25|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row25|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row26|div25|FS|Bo~0_combout\ & ( \row26|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & (((!\REG_B|q\(25) & 
-- \row25|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row25|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & (!\REG_B|q\(25) & 
-- (\row25|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row25|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row26|div25|FS|Bo~0_combout\ & ( !\row26|div25|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(26) & (((!\REG_B|q\(25) & \row25|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row25|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & (!\REG_B|q\(25) & 
-- (\row25|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row25|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row26|div25|FS|Bo~0_combout\ & ( !\row26|div25|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(26) & ((!\REG_B|q\(25)) # ((\row25|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row25|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(26) & 
-- (\row25|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(25)) # (\row25|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101011101111000010001010111000001000101011100000100010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(26),
	datab => \REG_B|ALT_INV_q\(25),
	datac => \row25|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row25|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row26|div25|FS|ALT_INV_Bo~0_combout\,
	dataf => \row26|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row26|div27|FS|Bo~0_combout\);

-- Location: LABCELL_X74_Y13_N24
\row26|div30|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div30|FS|Bo~2_combout\ = ( !\row26|div30|FS|Bo~1_combout\ & ( \row26|div27|FS|Bo~0_combout\ & ( (!\REG_B|q\(28) & (\REG_B|q\(27) & (!\row25|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row25|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(28) & ((!\row25|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(27) & 
-- !\row25|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row26|div30|FS|Bo~1_combout\ & ( !\row26|div27|FS|Bo~0_combout\ & ( (!\REG_B|q\(28) & 
-- (!\row25|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row25|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27))))) # (\REG_B|q\(28) & 
-- (((!\row25|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row25|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(27)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001101110001000000000000000001110001001100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(27),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row25|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row25|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row26|div30|FS|ALT_INV_Bo~1_combout\,
	dataf => \row26|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row26|div30|FS|Bo~2_combout\);

-- Location: LABCELL_X74_Y13_N3
\row26|div32|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div32|FS|Bo~1_combout\ = ( \row26|div30|FS|Bo~0_combout\ & ( \row26|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\row26|div32|FS|Bo~0_combout\) # ((\row25|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\REG_B|q\(30))))) # (\REG_B|q\(31) & (\row25|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\row26|div32|FS|Bo~0_combout\ & !\REG_B|q\(30)))) ) ) ) # ( !\row26|div30|FS|Bo~0_combout\ & ( \row26|div30|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(31) & ((!\row26|div32|FS|Bo~0_combout\) # ((\row25|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(30))))) # (\REG_B|q\(31) & 
-- (\row25|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\row26|div32|FS|Bo~0_combout\ & !\REG_B|q\(30)))) ) ) ) # ( \row26|div30|FS|Bo~0_combout\ & ( !\row26|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & 
-- ((!\row26|div32|FS|Bo~0_combout\) # ((\row25|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(30))))) # (\REG_B|q\(31) & (\row25|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (!\row26|div32|FS|Bo~0_combout\ & !\REG_B|q\(30)))) ) ) ) # ( !\row26|div30|FS|Bo~0_combout\ & ( !\row26|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & (((!\row26|div32|FS|Bo~0_combout\) # (!\REG_B|q\(30))) # 
-- (\row25|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(31) & (!\row26|div32|FS|Bo~0_combout\ & ((!\REG_B|q\(30)) # (\row25|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101010110010101100101010000010110010101000001011001010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datab => \row25|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row26|div32|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(30),
	datae => \row26|div30|FS|ALT_INV_Bo~0_combout\,
	dataf => \row26|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row26|div32|FS|Bo~1_combout\);

-- Location: MLABCELL_X72_Y12_N48
\row26|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row25|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row26|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row25|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row26|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(22) $ (!\row26|div22|FS|Bo~0_combout\) ) ) ) # ( 
-- !\row25|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row26|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(22) $ (\row26|div22|FS|Bo~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010110100101010110100101101000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datac => \row26|div22|FS|ALT_INV_Bo~0_combout\,
	datae => \row25|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row26|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row26|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X74_Y12_N3
\row26|div20|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div20|FS|Bo~3_combout\ = ( !\row26|div20|FS|Bo~2_combout\ & ( !\row26|div20|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row26|div20|FS|ALT_INV_Bo~0_combout\,
	dataf => \row26|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row26|div20|FS|Bo~3_combout\);

-- Location: LABCELL_X74_Y12_N54
\row26|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row26|div20|FS|Bo~3_combout\ & ( \row26|div32|FS|Bo~1_combout\ & ( \row25|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row26|div20|FS|Bo~3_combout\ & ( \row26|div32|FS|Bo~1_combout\ & ( \row25|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row26|div20|FS|Bo~3_combout\ & ( !\row26|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(21) $ 
-- (!\row25|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(20) & !\row25|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row26|div20|FS|Bo~3_combout\ & ( 
-- !\row26|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(21) $ (!\row25|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row25|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010011001011001011001011001101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(21),
	datab => \REG_B|ALT_INV_q\(20),
	datac => \row25|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row25|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row26|div20|FS|ALT_INV_Bo~3_combout\,
	dataf => \row26|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row26|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X72_Y10_N21
\row26|div18|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div18|FS|Bo~0_combout\ = ( \row26|div17|FS|Bo~0_combout\ & ( (!\row25|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(17)) ) ) # ( !\row26|div17|FS|Bo~0_combout\ & ( 
-- (!\row25|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row25|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(17),
	dataf => \row26|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row26|div18|FS|Bo~0_combout\);

-- Location: LABCELL_X73_Y14_N9
\row27|div20|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div20|FS|Bo~0_combout\ = ( \row26|div32|FS|Bo~1_combout\ & ( \row26|div18|FS|Bo~0_combout\ & ( (\REG_B|q\(19) & !\row25|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row26|div32|FS|Bo~1_combout\ & ( 
-- \row26|div18|FS|Bo~0_combout\ & ( (\REG_B|q\(19) & (!\REG_B|q\(18) $ (!\row25|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row26|div32|FS|Bo~1_combout\ & ( !\row26|div18|FS|Bo~0_combout\ & ( (\REG_B|q\(19) & 
-- !\row25|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row26|div32|FS|Bo~1_combout\ & ( !\row26|div18|FS|Bo~0_combout\ & ( (\REG_B|q\(19) & (!\REG_B|q\(18) $ 
-- (\row25|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000101000001010100000101000000010100000101000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(19),
	datab => \REG_B|ALT_INV_q\(18),
	datac => \row25|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row26|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row26|div18|FS|ALT_INV_Bo~0_combout\,
	combout => \row27|div20|FS|Bo~0_combout\);

-- Location: MLABCELL_X72_Y14_N15
\row25|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row25|div32|FS|Bo~1_combout\ & ( \row24|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row25|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(18) $ (!\row24|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row25|div18|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datac => \row24|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row25|div18|FS|ALT_INV_Bo~0_combout\,
	dataf => \row25|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row25|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X72_Y14_N0
\row26|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row26|div18|FS|Bo~0_combout\ & ( \row26|div32|FS|Bo~1_combout\ & ( \row25|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row26|div18|FS|Bo~0_combout\ & ( \row26|div32|FS|Bo~1_combout\ & ( \row25|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row26|div18|FS|Bo~0_combout\ & ( !\row26|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(19) $ 
-- (!\row25|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row25|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(18))))) ) ) ) # ( !\row26|div18|FS|Bo~0_combout\ & ( 
-- !\row26|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(19) $ (!\row25|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(18) & !\row25|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001110011100110001100011100100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(19),
	datac => \row25|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row25|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row26|div18|FS|ALT_INV_Bo~0_combout\,
	dataf => \row26|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row26|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X74_Y12_N42
\row26|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row26|div32|FS|Bo~1_combout\ & ( \row25|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row26|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(20) $ (!\row25|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row26|div20|FS|Bo~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(20),
	datac => \row25|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row26|div20|FS|ALT_INV_Bo~3_combout\,
	dataf => \row26|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row26|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y10_N39
\row26|div15|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div15|FS|Bo~3_combout\ = ( !\row26|div15|FS|Bo~0_combout\ & ( !\row26|div15|FS|Bo~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row26|div15|FS|ALT_INV_Bo~2_combout\,
	dataf => \row26|div15|FS|ALT_INV_Bo~0_combout\,
	combout => \row26|div15|FS|Bo~3_combout\);

-- Location: MLABCELL_X72_Y10_N30
\row26|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row25|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row26|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row25|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row26|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(16) $ (((!\row25|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ((!\row26|div15|FS|Bo~3_combout\) # (\REG_B|q\(15)))) # (\row25|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\REG_B|q\(15) & !\row26|div15|FS|Bo~3_combout\)))) ) ) ) # ( 
-- !\row25|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row26|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(16) $ (((!\row25|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(15) & 
-- \row26|div15|FS|Bo~3_combout\)) # (\row25|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(15)) # (\row26|div15|FS|Bo~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011001001001101010011011011001000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row25|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(15),
	datac => \row26|div15|FS|ALT_INV_Bo~3_combout\,
	datad => \REG_B|ALT_INV_q\(16),
	datae => \row25|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row26|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row26|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X72_Y10_N39
\row26|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row26|div32|FS|Bo~1_combout\ & ( \row25|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row26|div32|FS|Bo~1_combout\ & ( 
-- !\row25|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row26|div17|FS|Bo~0_combout\ $ (!\REG_B|q\(17))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row25|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row26|div17|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(17),
	dataf => \row26|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row26|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X72_Y14_N42
\row27|div20|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div20|FS|Bo~1_combout\ = ( \row26|div18|FS|Bo~0_combout\ & ( \row26|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & \row25|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row26|div18|FS|Bo~0_combout\ & ( 
-- \row26|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & \row25|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row26|div18|FS|Bo~0_combout\ & ( !\row26|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & (!\REG_B|q\(18) $ 
-- (\row25|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row26|div18|FS|Bo~0_combout\ & ( !\row26|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & (!\REG_B|q\(18) $ 
-- (!\row25|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000101000100000101000001000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(19),
	datab => \REG_B|ALT_INV_q\(18),
	datac => \row25|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row26|div18|FS|ALT_INV_Bo~0_combout\,
	dataf => \row26|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row27|div20|FS|Bo~1_combout\);

-- Location: LABCELL_X71_Y10_N24
\row26|div13|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div13|FS|Bo~0_combout\ = ( \row26|div12|FS|Bo~0_combout\ & ( (\REG_B|q\(12) & !\row25|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row26|div12|FS|Bo~0_combout\ & ( 
-- (!\row25|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(12),
	datad => \row25|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row26|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row26|div13|FS|Bo~0_combout\);

-- Location: MLABCELL_X72_Y9_N9
\row27|div15|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div15|FS|Bo~0_combout\ = ( \row26|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & !\row25|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row26|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (!\row26|div13|FS|Bo~0_combout\ $ (!\row25|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row26|div13|FS|ALT_INV_Bo~0_combout\,
	datad => \row25|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row26|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row27|div15|FS|Bo~0_combout\);

-- Location: LABCELL_X73_Y10_N57
\row26|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row26|div32|FS|Bo~1_combout\ & ( \row25|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row26|div32|FS|Bo~1_combout\ & ( 
-- !\row26|div15|FS|Bo~3_combout\ $ (!\REG_B|q\(15) $ (!\row25|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010010110100101101001011000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row26|div15|FS|ALT_INV_Bo~3_combout\,
	datab => \REG_B|ALT_INV_q\(15),
	datac => \row25|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row26|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row26|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y10_N27
\row25|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row25|div32|FS|Bo~1_combout\ & ( \row24|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row25|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(13) $ (!\row24|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row25|div13|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row24|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row25|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row25|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row25|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y10_N54
\row26|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row25|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row26|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row25|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row26|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ (((!\row25|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((\REG_B|q\(13)) # 
-- (\row26|div13|FS|Bo~0_combout\))) # (\row25|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\row26|div13|FS|Bo~0_combout\ & \REG_B|q\(13))))) ) ) ) # ( 
-- !\row25|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row26|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ (((!\row25|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (!\row26|div13|FS|Bo~0_combout\ & !\REG_B|q\(13))) # (\row25|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row26|div13|FS|Bo~0_combout\) # (!\REG_B|q\(13)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101100110011010101001100110010100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \row25|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row26|div13|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(13),
	datae => \row25|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row26|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row26|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y10_N36
\row26|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row26|div32|FS|Bo~1_combout\ & ( \row25|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row26|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(12) $ (!\row26|div12|FS|Bo~0_combout\ $ (!\row25|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datac => \row26|div12|FS|ALT_INV_Bo~0_combout\,
	datad => \row25|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row26|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row26|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X72_Y10_N57
\row27|div15|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div15|FS|Bo~1_combout\ = ( \row26|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & \row25|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row26|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (!\row26|div13|FS|Bo~0_combout\ $ (\row25|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row26|div13|FS|ALT_INV_Bo~0_combout\,
	datad => \row25|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row26|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row27|div15|FS|Bo~1_combout\);

-- Location: LABCELL_X71_Y10_N3
\row26|div10|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div10|FS|Bo~3_combout\ = ( !\row26|div10|FS|Bo~2_combout\ & ( !\row26|div10|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row26|div10|FS|ALT_INV_Bo~0_combout\,
	dataf => \row26|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row26|div10|FS|Bo~3_combout\);

-- Location: MLABCELL_X72_Y11_N24
\row26|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row25|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row26|div32|FS|Bo~1_combout\ & ( 
-- \row25|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row25|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row26|div32|FS|Bo~1_combout\ & ( 
-- \row25|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row25|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row26|div32|FS|Bo~1_combout\ & ( 
-- !\row25|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(11) $ (((\REG_B|q\(10) & !\row26|div10|FS|Bo~3_combout\)))) ) ) ) # ( !\row25|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row26|div32|FS|Bo~1_combout\ & ( !\row25|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(11) $ (((!\row26|div10|FS|Bo~3_combout\) # (\REG_B|q\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001101101001011010010011110000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datab => \row25|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(11),
	datad => \row26|div10|FS|ALT_INV_Bo~3_combout\,
	datae => \row25|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row26|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row26|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y12_N30
\row26|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row26|div32|FS|Bo~1_combout\ & ( \row25|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row26|div32|FS|Bo~1_combout\ & ( 
-- !\row25|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(10) $ (!\row26|div10|FS|Bo~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row25|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(10),
	datad => \row26|div10|FS|ALT_INV_Bo~3_combout\,
	dataf => \row26|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row26|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y12_N9
\row26|div8|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div8|FS|Bo~0_combout\ = ( \row26|div7|FS|Bo~0_combout\ & ( (!\row25|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(7)) ) ) # ( !\row26|div7|FS|Bo~0_combout\ & ( 
-- (!\row25|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row25|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(7),
	dataf => \row26|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row26|div8|FS|Bo~0_combout\);

-- Location: LABCELL_X75_Y10_N33
\row27|div10|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div10|FS|Bo~0_combout\ = ( \row26|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & !\row25|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row26|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (!\row25|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row26|div8|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010010001000010001001000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(9),
	datac => \row25|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row26|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row26|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row27|div10|FS|Bo~0_combout\);

-- Location: LABCELL_X71_Y12_N39
\row25|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row25|div32|FS|Bo~1_combout\ & ( \row24|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row25|div32|FS|Bo~1_combout\ & ( 
-- !\row25|div8|FS|Bo~0_combout\ $ (!\REG_B|q\(8) $ (\row24|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row25|div8|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(8),
	datad => \row24|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row25|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row25|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X71_Y12_N24
\row26|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row25|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row26|div32|FS|Bo~1_combout\ & ( 
-- \row25|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row25|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row26|div32|FS|Bo~1_combout\ & ( 
-- \row25|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row25|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row26|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ 
-- (!\row25|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(8) & \row26|div8|FS|Bo~0_combout\)))) ) ) ) # ( !\row25|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row26|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ (!\row25|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row26|div8|FS|Bo~0_combout\) # (\REG_B|q\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110011001011001100110100100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(9),
	datab => \row25|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(8),
	datad => \row26|div8|FS|ALT_INV_Bo~0_combout\,
	datae => \row25|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row26|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row26|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X74_Y10_N48
\row26|div6|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div6|FS|Bo~0_combout\ = ( \row26|div5|FS|Bo~0_combout\ & ( (\row25|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(5)) ) ) # ( !\row26|div5|FS|Bo~0_combout\ & ( 
-- (!\row25|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(5) & !\row26|div5|FS|Bo~2_combout\)) # (\row25|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(5)) # 
-- (!\row26|div5|FS|Bo~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001100110000111100110011000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row25|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(5),
	datad => \row26|div5|FS|ALT_INV_Bo~2_combout\,
	dataf => \row26|div5|FS|ALT_INV_Bo~0_combout\,
	combout => \row26|div6|FS|Bo~0_combout\);

-- Location: LABCELL_X74_Y10_N3
\row26|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row26|div32|FS|Bo~1_combout\ & ( \row25|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row26|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(6) $ (!\row25|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row26|div6|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(6),
	datac => \row25|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row26|div6|FS|ALT_INV_Bo~0_combout\,
	dataf => \row26|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row26|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y12_N33
\row26|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row26|div32|FS|Bo~1_combout\ & ( \row25|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row26|div32|FS|Bo~1_combout\ & ( 
-- !\row26|div7|FS|Bo~0_combout\ $ (!\row25|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row26|div7|FS|ALT_INV_Bo~0_combout\,
	datac => \row25|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(7),
	dataf => \row26|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row26|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X75_Y10_N45
\row27|div10|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div10|FS|Bo~1_combout\ = ( \row26|div8|FS|Bo~0_combout\ & ( \row26|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & \row25|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row26|div8|FS|Bo~0_combout\ & ( 
-- \row26|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & \row25|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row26|div8|FS|Bo~0_combout\ & ( !\row26|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (\row25|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row26|div8|FS|Bo~0_combout\ & ( !\row26|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (!\row25|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100001001000100001001000010000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(9),
	datac => \row25|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row26|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row26|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row27|div10|FS|Bo~1_combout\);

-- Location: LABCELL_X74_Y12_N27
\row26|div3|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div3|FS|Bo~0_combout\ = ( \row26|div2|FS|Bo~0_combout\ & ( (!\row25|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(2)) ) ) # ( !\row26|div2|FS|Bo~0_combout\ & ( (\REG_B|q\(2) & 
-- !\row25|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(2),
	datad => \row25|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row26|div2|FS|ALT_INV_Bo~0_combout\,
	combout => \row26|div3|FS|Bo~0_combout\);

-- Location: LABCELL_X75_Y9_N54
\row27|div5|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div5|FS|Bo~0_combout\ = ( \row26|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & !\row25|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row26|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row25|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row26|div3|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row25|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row26|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row26|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row27|div5|FS|Bo~0_combout\);

-- Location: LABCELL_X74_Y10_N18
\row26|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row26|div32|FS|Bo~1_combout\ & ( \row25|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row26|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(5) $ (!\row25|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row26|div5|FS|Bo~2_combout\) # (\row26|div5|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110101010010101011010101001010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datab => \row26|div5|FS|ALT_INV_Bo~0_combout\,
	datac => \row26|div5|FS|ALT_INV_Bo~2_combout\,
	datad => \row25|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row26|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row26|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X75_Y9_N57
\row25|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row25|div32|FS|Bo~1_combout\ & ( \row24|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row25|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(3) $ (!\row24|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row25|div3|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row24|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row25|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row25|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row25|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X75_Y9_N0
\row26|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row25|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row26|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row25|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row26|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ (((!\REG_B|q\(3) & (!\row25|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row26|div3|FS|Bo~0_combout\)) # (\REG_B|q\(3) & ((!\row25|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row26|div3|FS|Bo~0_combout\))))) ) ) ) # ( 
-- !\row25|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row26|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ (((!\REG_B|q\(3) & ((!\row26|div3|FS|Bo~0_combout\) # 
-- (\row25|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(3) & (\row25|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row26|div3|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010110100110100110100101100100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row25|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row26|div3|FS|ALT_INV_Bo~0_combout\,
	datae => \row25|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row26|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row26|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X73_Y10_N36
\row26|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row25|div32|FS|Bo~1_combout\ & ( \row26|div32|FS|Bo~1_combout\ & ( \REG_A|q\(7) ) ) ) # ( !\row25|div32|FS|Bo~1_combout\ & ( \row26|div32|FS|Bo~1_combout\ & ( 
-- !\REG_A|q\(7) $ (!\REG_B|q\(0)) ) ) ) # ( \row25|div32|FS|Bo~1_combout\ & ( !\row26|div32|FS|Bo~1_combout\ & ( !\REG_A|q\(7) $ (!\REG_B|q\(1) $ (((\REG_B|q\(0) & !\REG_A|q\(6))))) ) ) ) # ( !\row25|div32|FS|Bo~1_combout\ & ( !\row26|div32|FS|Bo~1_combout\ 
-- & ( !\REG_A|q\(7) $ (!\REG_B|q\(1) $ (((\REG_B|q\(0) & \REG_A|q\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001101001011010010110011001011010010110100101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(7),
	datab => \REG_B|ALT_INV_q\(1),
	datac => \REG_B|ALT_INV_q\(0),
	datad => \REG_A|ALT_INV_q\(6),
	datae => \row25|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row26|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row26|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X74_Y12_N6
\row26|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row26|div32|FS|Bo~1_combout\ & ( \row25|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row26|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(2) $ (!\row26|div2|FS|Bo~0_combout\ $ (\row25|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(2),
	datac => \row26|div2|FS|ALT_INV_Bo~0_combout\,
	datad => \row25|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row26|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row26|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X73_Y10_N0
\row27|div5|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div5|FS|Bo~1_combout\ = ( \row26|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & \row25|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row26|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row25|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row26|div3|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100010010001000010000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datac => \row25|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row26|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row26|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row27|div5|FS|Bo~1_combout\);

-- Location: IOIBUF_X89_Y8_N55
\Ain[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(5),
	o => \Ain[5]~input_o\);

-- Location: FF_X75_Y8_N59
\REG_A|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[5]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(5));

-- Location: LABCELL_X75_Y8_N51
\row27|div2|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div2|FS|Bo~0_combout\ = ( \REG_B|q\(1) & ( \row26|div32|FS|Bo~1_combout\ & ( (!\REG_A|q\(6)) # ((\REG_B|q\(0) & !\REG_A|q\(5))) ) ) ) # ( !\REG_B|q\(1) & ( \row26|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(0) & (!\REG_A|q\(6) & !\REG_A|q\(5))) ) ) ) # ( 
-- \REG_B|q\(1) & ( !\row26|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(0) & (!\REG_A|q\(6))) # (\REG_B|q\(0) & ((!\REG_A|q\(5)) # (\REG_A|q\(6)))) ) ) ) # ( !\REG_B|q\(1) & ( !\row26|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(0) & (\REG_A|q\(6) & !\REG_A|q\(5))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000110110011101100101000000010000001101110011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(0),
	datab => \REG_A|ALT_INV_q\(6),
	datac => \REG_A|ALT_INV_q\(5),
	datae => \REG_B|ALT_INV_q\(1),
	dataf => \row26|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row27|div2|FS|Bo~0_combout\);

-- Location: LABCELL_X73_Y10_N18
\row27|div5|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div5|FS|Bo~2_combout\ = ( !\row27|div5|FS|Bo~1_combout\ & ( \row27|div2|FS|Bo~0_combout\ & ( (!\REG_B|q\(3) & (!\row26|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ((!\row26|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(2))))) # (\REG_B|q\(3) & (((!\row26|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (!\row26|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(2)))) ) ) ) # ( !\row27|div5|FS|Bo~1_combout\ & ( !\row27|div2|FS|Bo~0_combout\ & ( (!\REG_B|q\(3) & (\REG_B|q\(2) & 
-- (!\row26|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row26|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(3) & 
-- ((!\row26|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(2) & !\row26|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010100010000000000000000000011110111010100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(2),
	datac => \row26|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row26|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row27|div5|FS|ALT_INV_Bo~1_combout\,
	dataf => \row27|div2|FS|ALT_INV_Bo~0_combout\,
	combout => \row27|div5|FS|Bo~2_combout\);

-- Location: LABCELL_X73_Y10_N42
\row27|div7|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div7|FS|Bo~0_combout\ = ( \row26|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row27|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & ((!\REG_B|q\(5)) # 
-- (\row26|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(6) & (!\REG_B|q\(5) & \row26|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row26|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row27|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & \row26|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row26|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row27|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & ((!\row27|div5|FS|Bo~0_combout\) # ((!\REG_B|q\(5)) # 
-- (\row26|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(6) & (\row26|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row27|div5|FS|Bo~0_combout\) # (!\REG_B|q\(5))))) ) ) ) # ( 
-- !\row26|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row27|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & (((!\row27|div5|FS|Bo~0_combout\ & !\REG_B|q\(5))) # 
-- (\row26|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(6) & (!\row27|div5|FS|Bo~0_combout\ & (!\REG_B|q\(5) & \row26|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011101010101010001111111000000000101010101010000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(6),
	datab => \row27|div5|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(5),
	datad => \row26|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row26|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row27|div5|FS|ALT_INV_Bo~2_combout\,
	combout => \row27|div7|FS|Bo~0_combout\);

-- Location: LABCELL_X73_Y10_N30
\row27|div10|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div10|FS|Bo~2_combout\ = ( !\row27|div10|FS|Bo~1_combout\ & ( \row27|div7|FS|Bo~0_combout\ & ( (!\REG_B|q\(8) & (\REG_B|q\(7) & (!\row26|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row26|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(8) & ((!\row26|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(7) & 
-- !\row26|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row27|div10|FS|Bo~1_combout\ & ( !\row27|div7|FS|Bo~0_combout\ & ( (!\REG_B|q\(8) & 
-- (!\row26|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row26|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7))))) # (\REG_B|q\(8) & 
-- (((!\row26|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row26|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011101010001000000000000000001110101000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(7),
	datac => \row26|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row26|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row27|div10|FS|ALT_INV_Bo~1_combout\,
	dataf => \row27|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row27|div10|FS|Bo~2_combout\);

-- Location: LABCELL_X73_Y10_N12
\row27|div12|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div12|FS|Bo~0_combout\ = ( \row26|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row27|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(10) & ((!\REG_B|q\(11)) # 
-- (\row26|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(10) & (!\REG_B|q\(11) & \row26|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row26|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row27|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & \row26|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row26|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row27|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & ((!\REG_B|q\(10)) # ((!\row27|div10|FS|Bo~0_combout\) # 
-- (\row26|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(11) & (\row26|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(10)) # (!\row27|div10|FS|Bo~0_combout\)))) ) ) ) # 
-- ( !\row26|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row27|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & (((!\REG_B|q\(10) & !\row27|div10|FS|Bo~0_combout\)) # 
-- (\row26|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(11) & (!\REG_B|q\(10) & (\row26|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row27|div10|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111000001100110011111000111000001100000011001000111010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datab => \REG_B|ALT_INV_q\(11),
	datac => \row26|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row27|div10|FS|ALT_INV_Bo~0_combout\,
	datae => \row26|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row27|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row27|div12|FS|Bo~0_combout\);

-- Location: LABCELL_X73_Y10_N48
\row27|div15|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div15|FS|Bo~2_combout\ = ( \row26|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row27|div12|FS|Bo~0_combout\ & ( (\REG_B|q\(13) & (!\row26|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ 
-- & !\row27|div15|FS|Bo~1_combout\)) ) ) ) # ( !\row26|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row27|div12|FS|Bo~0_combout\ & ( (!\row27|div15|FS|Bo~1_combout\ & ((!\REG_B|q\(12) & (\REG_B|q\(13) & 
-- !\row26|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(12) & ((!\row26|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(13)))))) ) ) ) # ( 
-- \row26|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row27|div12|FS|Bo~0_combout\ & ( (!\row27|div15|FS|Bo~1_combout\ & ((!\REG_B|q\(12) & (\REG_B|q\(13) & 
-- !\row26|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(12) & ((!\row26|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(13)))))) ) ) ) # ( 
-- !\row26|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row27|div12|FS|Bo~0_combout\ & ( (!\row27|div15|FS|Bo~1_combout\ & ((!\row26|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001100000000011100010000000001110001000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row26|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row27|div15|FS|ALT_INV_Bo~1_combout\,
	datae => \row26|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row27|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row27|div15|FS|Bo~2_combout\);

-- Location: LABCELL_X73_Y10_N24
\row27|div17|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div17|FS|Bo~0_combout\ = ( \row26|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row27|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & ((!\REG_B|q\(15)) # 
-- (\row26|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(16) & (!\REG_B|q\(15) & \row26|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row26|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row27|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & \row26|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row26|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row27|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & ((!\REG_B|q\(15)) # ((!\row27|div15|FS|Bo~0_combout\) # 
-- (\row26|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(16) & (\row26|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(15)) # (!\row27|div15|FS|Bo~0_combout\)))) ) ) ) # 
-- ( !\row26|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row27|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & (((!\REG_B|q\(15) & !\row27|div15|FS|Bo~0_combout\)) # 
-- (\row26|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(16) & (!\REG_B|q\(15) & (!\row27|div15|FS|Bo~0_combout\ & \row26|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011101010101010001111111000000000101010101000100011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(16),
	datab => \REG_B|ALT_INV_q\(15),
	datac => \row27|div15|FS|ALT_INV_Bo~0_combout\,
	datad => \row26|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row26|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row27|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row27|div17|FS|Bo~0_combout\);

-- Location: LABCELL_X73_Y12_N24
\row27|div20|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div20|FS|Bo~2_combout\ = ( !\row27|div20|FS|Bo~1_combout\ & ( \row27|div17|FS|Bo~0_combout\ & ( (!\REG_B|q\(18) & (\REG_B|q\(17) & (!\row26|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row26|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(18) & ((!\row26|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(17) & 
-- !\row26|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row27|div20|FS|Bo~1_combout\ & ( !\row27|div17|FS|Bo~0_combout\ & ( (!\REG_B|q\(18) & 
-- (!\row26|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row26|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17))))) # (\REG_B|q\(18) & 
-- (((!\row26|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row26|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111100001101000000000000000001001111000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(17),
	datab => \row26|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(18),
	datad => \row26|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row27|div20|FS|ALT_INV_Bo~1_combout\,
	dataf => \row27|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row27|div20|FS|Bo~2_combout\);

-- Location: LABCELL_X73_Y12_N48
\row27|div22|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div22|FS|Bo~0_combout\ = ( \row26|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row27|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21)) # ((!\REG_B|q\(20) & 
-- \row26|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row26|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row27|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & (!\REG_B|q\(20) & 
-- \row26|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \row26|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row27|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21)) # ((!\REG_B|q\(20) & 
-- ((!\row27|div20|FS|Bo~0_combout\) # (\row26|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(20) & (!\row27|div20|FS|Bo~0_combout\ & 
-- \row26|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row26|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row27|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & ((!\REG_B|q\(20) & 
-- ((!\row27|div20|FS|Bo~0_combout\) # (\row26|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(20) & (!\row27|div20|FS|Bo~0_combout\ & 
-- \row26|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010101000111010101111111000000000100010001010101011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(21),
	datab => \REG_B|ALT_INV_q\(20),
	datac => \row27|div20|FS|ALT_INV_Bo~0_combout\,
	datad => \row26|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row26|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row27|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row27|div22|FS|Bo~0_combout\);

-- Location: LABCELL_X73_Y12_N45
\row27|div23|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div23|FS|Bo~0_combout\ = ( \row27|div22|FS|Bo~0_combout\ & ( (\REG_B|q\(22) & !\row26|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row27|div22|FS|Bo~0_combout\ & ( 
-- (!\row26|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(22),
	datad => \row26|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row27|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row27|div23|FS|Bo~0_combout\);

-- Location: MLABCELL_X72_Y12_N15
\row26|div23|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div23|FS|Bo~0_combout\ = ( !\row25|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row26|div22|FS|Bo~0_combout\ & ( \REG_B|q\(22) ) ) ) # ( 
-- \row25|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row26|div22|FS|Bo~0_combout\ & ( \REG_B|q\(22) ) ) ) # ( !\row25|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row26|div22|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111010101010101010101010101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datae => \row25|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row26|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row26|div23|FS|Bo~0_combout\);

-- Location: MLABCELL_X72_Y12_N3
\row26|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row25|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row26|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row25|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row26|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(23) $ (\row26|div23|FS|Bo~0_combout\) ) ) ) # ( 
-- !\row25|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row26|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(23) $ (!\row26|div23|FS|Bo~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100110000111100001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row26|div23|FS|ALT_INV_Bo~0_combout\,
	datae => \row25|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row26|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row26|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X73_Y13_N36
\row25|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row25|div28|FS|Bo~0_combout\ & ( !\row24|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row25|div32|FS|Bo~1_combout\) # 
-- (\REG_B|q\(28)))) ) ) # ( !\row25|div28|FS|Bo~0_combout\ & ( !\row24|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(28)) # (\row25|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000010101111010100001010111110100000010111111010000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datac => \row25|div32|FS|ALT_INV_Bo~1_combout\,
	datad => \row24|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row25|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row25|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X74_Y13_N42
\row26|div28|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div28|FS|Bo~0_combout\ = ( \row26|div27|FS|Bo~0_combout\ & ( (\REG_B|q\(27) & !\row25|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row26|div27|FS|Bo~0_combout\ & ( 
-- (!\row25|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(27),
	datad => \row25|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row26|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row26|div28|FS|Bo~0_combout\);

-- Location: LABCELL_X74_Y13_N48
\row26|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row26|div32|FS|Bo~1_combout\ & ( \row26|div28|FS|Bo~0_combout\ & ( \row25|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row26|div32|FS|Bo~1_combout\ & ( \row26|div28|FS|Bo~0_combout\ & ( !\REG_B|q\(29) $ (!\row25|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((!\row25|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(28))))) ) ) ) # ( \row26|div32|FS|Bo~1_combout\ & ( !\row26|div28|FS|Bo~0_combout\ & ( 
-- \row25|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row26|div32|FS|Bo~1_combout\ & ( !\row26|div28|FS|Bo~0_combout\ & ( !\REG_B|q\(29) $ 
-- (!\row25|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(28) & !\row25|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101011010000011110000111110100101011010010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row25|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row25|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row26|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row26|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row26|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X74_Y13_N15
\row27|div30|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div30|FS|Bo~0_combout\ = ( \row26|div28|FS|Bo~0_combout\ & ( (\REG_B|q\(29) & (!\row25|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row26|div32|FS|Bo~1_combout\ & !\REG_B|q\(28)))))) ) ) # ( 
-- !\row26|div28|FS|Bo~0_combout\ & ( (\REG_B|q\(29) & (!\row25|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row26|div32|FS|Bo~1_combout\ & \REG_B|q\(28)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100000010000011010000001000000111000010000000011100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row26|div32|FS|ALT_INV_Bo~1_combout\,
	datab => \REG_B|ALT_INV_q\(28),
	datac => \REG_B|ALT_INV_q\(29),
	datad => \row25|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row26|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row27|div30|FS|Bo~0_combout\);

-- Location: LABCELL_X74_Y13_N54
\row27|div32|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div32|FS|Bo~0_combout\ = ( \row26|div30|FS|Bo~0_combout\ & ( \row26|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & ((!\REG_B|q\(31) & (!\row26|div32|FS|Bo~0_combout\ & 
-- !\row25|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(31) & (\row26|div32|FS|Bo~0_combout\ & \row25|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(30) & 
-- (((!\row25|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row26|div30|FS|Bo~0_combout\ & ( \row26|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & ((!\REG_B|q\(31) & (!\row26|div32|FS|Bo~0_combout\ & 
-- !\row25|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(31) & (\row26|div32|FS|Bo~0_combout\ & \row25|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(30) & 
-- (((!\row25|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( \row26|div30|FS|Bo~0_combout\ & ( !\row26|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & ((!\REG_B|q\(31) & (!\row26|div32|FS|Bo~0_combout\ & 
-- !\row25|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(31) & (\row26|div32|FS|Bo~0_combout\ & \row25|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(30) & 
-- (((!\row25|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row26|div30|FS|Bo~0_combout\ & ( !\row26|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & 
-- (((!\row25|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(30) & ((!\REG_B|q\(31) & (!\row26|div32|FS|Bo~0_combout\ & !\row25|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\REG_B|q\(31) & (\row26|div32|FS|Bo~0_combout\ & \row25|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100000000001100011110001000010001111000100001000111100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datab => \row26|div32|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(30),
	datad => \row25|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row26|div30|FS|ALT_INV_Bo~0_combout\,
	dataf => \row26|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row27|div32|FS|Bo~0_combout\);

-- Location: LABCELL_X74_Y13_N36
\row27|div30|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div30|FS|Bo~1_combout\ = ( \row26|div32|FS|Bo~1_combout\ & ( \row26|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & \row25|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row26|div32|FS|Bo~1_combout\ & ( 
-- \row26|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & (!\REG_B|q\(28) $ (\row25|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row26|div32|FS|Bo~1_combout\ & ( !\row26|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & 
-- \row25|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row26|div32|FS|Bo~1_combout\ & ( !\row26|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & (!\REG_B|q\(28) $ 
-- (!\row25|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000101000000010100000101010000010100000100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row25|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row26|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row26|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row27|div30|FS|Bo~1_combout\);

-- Location: LABCELL_X74_Y13_N12
\row26|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row26|div27|FS|Bo~0_combout\ & ( !\row25|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(27)) # 
-- (\row26|div32|FS|Bo~1_combout\))) ) ) # ( !\row26|div27|FS|Bo~0_combout\ & ( !\row25|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(27)) # (\row26|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001011111101000000101111100001010111101010000101011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row26|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \REG_B|ALT_INV_q\(27),
	datad => \row25|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row26|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row26|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X73_Y12_N9
\row26|div26|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div26|FS|Bo~0_combout\ = ( \row25|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\REG_B|q\(25)) # ((!\row26|div25|FS|Bo~2_combout\ & !\row26|div25|FS|Bo~0_combout\)) ) ) # ( 
-- !\row25|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\REG_B|q\(25) & (!\row26|div25|FS|Bo~2_combout\ & !\row26|div25|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000011111010101010101111101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(25),
	datac => \row26|div25|FS|ALT_INV_Bo~2_combout\,
	datad => \row26|div25|FS|ALT_INV_Bo~0_combout\,
	dataf => \row25|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row26|div26|FS|Bo~0_combout\);

-- Location: LABCELL_X73_Y12_N3
\row26|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row26|div26|FS|Bo~0_combout\ & ( !\row25|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(26)) # 
-- (\row26|div32|FS|Bo~1_combout\))) ) ) # ( !\row26|div26|FS|Bo~0_combout\ & ( !\row25|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(26)) # (\row26|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001011111101000000101111100001010111101010000101011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row26|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \REG_B|ALT_INV_q\(26),
	datad => \row25|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row26|div26|FS|ALT_INV_Bo~0_combout\,
	combout => \row26|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X73_Y12_N18
\row26|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row26|div32|FS|Bo~1_combout\ & ( \row25|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row26|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(25) $ (!\row25|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row26|div25|FS|Bo~0_combout\) # (\row26|div25|FS|Bo~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110100101011010011010010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(25),
	datab => \row26|div25|FS|ALT_INV_Bo~2_combout\,
	datac => \row25|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row26|div25|FS|ALT_INV_Bo~0_combout\,
	dataf => \row26|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row26|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y14_N45
\row25|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row25|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row25|div32|FS|Bo~1_combout\ & ( \row24|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row25|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(23) $ (!\row24|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row25|div23|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row24|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row25|div23|FS|ALT_INV_Bo~0_combout\,
	dataf => \row25|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row25|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X73_Y12_N12
\row26|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row25|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row26|div23|FS|Bo~0_combout\ & ( 
-- !\row25|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(24) $ (\REG_B|q\(23))) # (\row26|div32|FS|Bo~1_combout\))) ) ) ) # ( !\row25|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- \row26|div23|FS|Bo~0_combout\ & ( !\row25|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row26|div32|FS|Bo~1_combout\) # (\REG_B|q\(24)))) ) ) ) # ( 
-- \row25|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row26|div23|FS|Bo~0_combout\ & ( !\row25|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(24)) # 
-- (\row26|div32|FS|Bo~1_combout\))) ) ) ) # ( !\row25|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row26|div23|FS|Bo~0_combout\ & ( !\row25|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((!\REG_B|q\(24) $ (\REG_B|q\(23))) # (\row26|div32|FS|Bo~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100100001111010110100000111110100101000011110110100100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row25|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row26|div32|FS|ALT_INV_Bo~1_combout\,
	datae => \row25|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row26|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row26|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X72_Y12_N6
\row27|div25|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div25|FS|Bo~0_combout\ = ( !\row25|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row26|div32|FS|Bo~1_combout\ & ( \REG_B|q\(24) ) ) ) # ( 
-- \row25|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row26|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(24) & (!\REG_B|q\(23) $ (!\row26|div23|FS|Bo~0_combout\))) ) ) ) # ( 
-- !\row25|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row26|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(24) & (!\REG_B|q\(23) $ (\row26|div23|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000011000000110011000000110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(24),
	datac => \REG_B|ALT_INV_q\(23),
	datad => \row26|div23|FS|ALT_INV_Bo~0_combout\,
	datae => \row25|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row26|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row27|div25|FS|Bo~0_combout\);

-- Location: LABCELL_X73_Y12_N0
\row27|div25|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div25|FS|Bo~1_combout\ = ( \row26|div23|FS|Bo~0_combout\ & ( (!\REG_B|q\(24) & (!\row25|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(23)) # (\row26|div32|FS|Bo~1_combout\))))) ) ) # ( 
-- !\row26|div23|FS|Bo~0_combout\ & ( (!\REG_B|q\(24) & (!\row25|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(23)) # (\row26|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000011010000001000001101000010000000011100001000000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row26|div32|FS|ALT_INV_Bo~1_combout\,
	datab => \REG_B|ALT_INV_q\(23),
	datac => \REG_B|ALT_INV_q\(24),
	datad => \row25|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row26|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row27|div25|FS|Bo~1_combout\);

-- Location: LABCELL_X73_Y12_N30
\row27|div25|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div25|FS|Bo~2_combout\ = ( \row26|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row27|div22|FS|Bo~0_combout\ & ( (\REG_B|q\(23) & (\REG_B|q\(22) & (!\row27|div25|FS|Bo~1_combout\ & 
-- !\row26|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row26|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row27|div22|FS|Bo~0_combout\ & ( (!\row27|div25|FS|Bo~1_combout\ & 
-- (((\REG_B|q\(22) & !\row26|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(23)))) ) ) ) # ( \row26|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row27|div22|FS|Bo~0_combout\ & ( 
-- (\REG_B|q\(23) & (!\row27|div25|FS|Bo~1_combout\ & ((!\row26|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22))))) ) ) ) # ( !\row26|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row27|div22|FS|Bo~0_combout\ & ( (!\row27|div25|FS|Bo~1_combout\ & (((!\row26|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22))) # (\REG_B|q\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001110000010100000001000001110000010100000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \REG_B|ALT_INV_q\(22),
	datac => \row27|div25|FS|ALT_INV_Bo~1_combout\,
	datad => \row26|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row26|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row27|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row27|div25|FS|Bo~2_combout\);

-- Location: LABCELL_X73_Y12_N36
\row27|div27|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div27|FS|Bo~0_combout\ = ( \row27|div25|FS|Bo~0_combout\ & ( \row27|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & (((!\REG_B|q\(25) & \row26|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\row26|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & (!\REG_B|q\(25) & (\row26|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row26|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row27|div25|FS|Bo~0_combout\ & ( \row27|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & (((!\REG_B|q\(25) & 
-- \row26|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row26|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & (!\REG_B|q\(25) & 
-- (\row26|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row26|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row27|div25|FS|Bo~0_combout\ & ( !\row27|div25|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(26) & (((!\REG_B|q\(25) & \row26|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row26|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & (!\REG_B|q\(25) & 
-- (\row26|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row26|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row27|div25|FS|Bo~0_combout\ & ( !\row27|div25|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(26) & ((!\REG_B|q\(25)) # ((\row26|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row26|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(26) & 
-- (\row26|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(25)) # (\row26|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111011001111000011001000111000001100100011100000110010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(25),
	datab => \REG_B|ALT_INV_q\(26),
	datac => \row26|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row26|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row27|div25|FS|ALT_INV_Bo~0_combout\,
	dataf => \row27|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row27|div27|FS|Bo~0_combout\);

-- Location: LABCELL_X74_Y13_N18
\row27|div30|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div30|FS|Bo~2_combout\ = ( \row26|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row27|div27|FS|Bo~0_combout\ & ( (\REG_B|q\(28) & (!\row27|div30|FS|Bo~1_combout\ & 
-- !\row26|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row26|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row27|div27|FS|Bo~0_combout\ & ( (!\row27|div30|FS|Bo~1_combout\ & 
-- ((!\REG_B|q\(27) & (\REG_B|q\(28) & !\row26|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(27) & ((!\row26|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(28)))))) ) ) ) # 
-- ( \row26|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row27|div27|FS|Bo~0_combout\ & ( (!\row27|div30|FS|Bo~1_combout\ & ((!\REG_B|q\(27) & (\REG_B|q\(28) & 
-- !\row26|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(27) & ((!\row26|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(28)))))) ) ) ) # ( 
-- !\row26|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row27|div27|FS|Bo~0_combout\ & ( (!\row27|div30|FS|Bo~1_combout\ & ((!\row26|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(28)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000110000011100000001000001110000000100000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(27),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row27|div30|FS|ALT_INV_Bo~1_combout\,
	datad => \row26|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row26|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row27|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row27|div30|FS|Bo~2_combout\);

-- Location: LABCELL_X74_Y13_N6
\row27|div32|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div32|FS|Bo~1_combout\ = ( \row27|div32|FS|Bo~0_combout\ & ( \row27|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & (!\REG_B|q\(30) & \row26|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row27|div32|FS|Bo~0_combout\ & ( \row27|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31)) # ((!\REG_B|q\(30) & \row26|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \row27|div32|FS|Bo~0_combout\ & ( 
-- !\row27|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\REG_B|q\(30) & ((!\row27|div30|FS|Bo~0_combout\) # (\row26|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(30) & 
-- (\row26|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row27|div30|FS|Bo~0_combout\)))) ) ) ) # ( !\row27|div32|FS|Bo~0_combout\ & ( !\row27|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31)) # ((!\REG_B|q\(30) & 
-- ((!\row27|div30|FS|Bo~0_combout\) # (\row26|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(30) & (\row26|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row27|div30|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111110101110100010100000100010101110101011100000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datab => \REG_B|ALT_INV_q\(30),
	datac => \row26|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row27|div30|FS|ALT_INV_Bo~0_combout\,
	datae => \row27|div32|FS|ALT_INV_Bo~0_combout\,
	dataf => \row27|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row27|div32|FS|Bo~1_combout\);

-- Location: MLABCELL_X72_Y12_N30
\row27|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row26|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row27|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row26|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row27|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(24) $ (((!\row26|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((\REG_B|q\(23)) # 
-- (\row27|div23|FS|Bo~0_combout\))) # (\row26|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\row27|div23|FS|Bo~0_combout\ & \REG_B|q\(23))))) ) ) ) # ( 
-- !\row26|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row27|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(24) $ (((!\row26|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (!\row27|div23|FS|Bo~0_combout\ & !\REG_B|q\(23))) # (\row26|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row27|div23|FS|Bo~0_combout\) # (!\REG_B|q\(23)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011100110011100110001100110001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row26|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(24),
	datac => \row27|div23|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(23),
	datae => \row26|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row27|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row27|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X73_Y12_N21
\row27|div28|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div28|FS|Bo~0_combout\ = ( \row27|div27|FS|Bo~0_combout\ & ( (\REG_B|q\(27) & !\row26|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row27|div27|FS|Bo~0_combout\ & ( 
-- (!\row26|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(27),
	datad => \row26|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row27|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row27|div28|FS|Bo~0_combout\);

-- Location: LABCELL_X73_Y11_N6
\row28|div30|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div30|FS|Bo~0_combout\ = ( \row27|div28|FS|Bo~0_combout\ & ( (\REG_B|q\(29) & (!\row26|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(28) & !\row27|div32|FS|Bo~1_combout\))))) ) ) # ( 
-- !\row27|div28|FS|Bo~0_combout\ & ( (\REG_B|q\(29) & (!\row26|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(28) & !\row27|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100110000001000010011000000010010001100000001001000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datab => \REG_B|ALT_INV_q\(29),
	datac => \row26|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row27|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row27|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row28|div30|FS|Bo~0_combout\);

-- Location: LABCELL_X74_Y13_N45
\row26|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row26|div28|FS|Bo~0_combout\ & ( !\row25|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row26|div32|FS|Bo~1_combout\) # 
-- (\REG_B|q\(28)))) ) ) # ( !\row26|div28|FS|Bo~0_combout\ & ( !\row25|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(28)) # (\row26|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000001111001111000000111111000011000011111100001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row25|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row26|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row26|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row26|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X73_Y11_N12
\row27|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row27|div32|FS|Bo~1_combout\ & ( \row27|div28|FS|Bo~0_combout\ & ( \row26|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row27|div32|FS|Bo~1_combout\ & ( \row27|div28|FS|Bo~0_combout\ & ( !\REG_B|q\(29) $ (!\row26|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((!\row26|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(28))))) ) ) ) # ( \row27|div32|FS|Bo~1_combout\ & ( !\row27|div28|FS|Bo~0_combout\ & ( 
-- \row26|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row27|div32|FS|Bo~1_combout\ & ( !\row27|div28|FS|Bo~0_combout\ & ( !\REG_B|q\(29) $ 
-- (!\row26|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(28) & !\row26|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001110011100000000001111111111000110001110010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datab => \REG_B|ALT_INV_q\(29),
	datac => \row26|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row26|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row27|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row27|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row27|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X74_Y13_N30
\row28|div32|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div32|FS|Bo~0_combout\ = ( \row27|div32|FS|Bo~0_combout\ & ( \row27|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & (\REG_B|q\(31) & \row26|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(30) & 
-- ((!\row26|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row27|div32|FS|Bo~0_combout\ & ( \row27|div30|FS|Bo~2_combout\ & ( (!\row26|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ((!\REG_B|q\(31)) # (\REG_B|q\(30)))) ) ) ) # ( \row27|div32|FS|Bo~0_combout\ & ( !\row27|div30|FS|Bo~2_combout\ & ( (!\row26|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(30) $ 
-- (\row27|div30|FS|Bo~0_combout\)))) # (\row26|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\REG_B|q\(31) & (!\REG_B|q\(30) $ (!\row27|div30|FS|Bo~0_combout\)))) ) ) ) # ( !\row27|div32|FS|Bo~0_combout\ & ( 
-- !\row27|div30|FS|Bo~2_combout\ & ( (!\row26|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(31)) # (!\REG_B|q\(30) $ (\row27|div30|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000010110000110000010011010010110000101100000011010000110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datab => \REG_B|ALT_INV_q\(30),
	datac => \row26|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row27|div30|FS|ALT_INV_Bo~0_combout\,
	datae => \row27|div32|FS|ALT_INV_Bo~0_combout\,
	dataf => \row27|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row28|div32|FS|Bo~0_combout\);

-- Location: LABCELL_X73_Y13_N39
\row28|div30|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div30|FS|Bo~1_combout\ = ( \row27|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & (!\row26|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row27|div32|FS|Bo~1_combout\) # (\REG_B|q\(28)))))) ) ) # ( 
-- !\row27|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & (!\row26|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(28)) # (\row27|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100000001100010010000000110010000100000011001000010000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datab => \REG_B|ALT_INV_q\(29),
	datac => \row26|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row27|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row27|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row28|div30|FS|Bo~1_combout\);

-- Location: LABCELL_X73_Y12_N57
\row27|div26|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div26|FS|Bo~0_combout\ = ( \row27|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(25) & \row26|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row27|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(25) & 
-- ((!\row27|div25|FS|Bo~0_combout\) # (\row26|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(25) & (\row26|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row27|div25|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111100001010101011110000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(25),
	datac => \row26|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row27|div25|FS|ALT_INV_Bo~0_combout\,
	dataf => \row27|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row27|div26|FS|Bo~0_combout\);

-- Location: LABCELL_X73_Y12_N6
\row27|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row27|div32|FS|Bo~1_combout\ & ( \row26|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row27|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(26) $ (!\row26|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row27|div26|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(26),
	datac => \row26|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row27|div26|FS|ALT_INV_Bo~0_combout\,
	dataf => \row27|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row27|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X73_Y12_N54
\row27|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row27|div32|FS|Bo~1_combout\ & ( \row26|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row27|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(27) $ (!\row27|div27|FS|Bo~0_combout\ $ (!\row26|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(27),
	datac => \row27|div27|FS|ALT_INV_Bo~0_combout\,
	datad => \row26|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row27|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row27|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X73_Y12_N42
\row27|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row27|div32|FS|Bo~1_combout\ & ( \row26|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row27|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(25) $ (!\row26|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row27|div25|FS|Bo~0_combout\) # (\row27|div25|FS|Bo~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110011001011010011001100100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(25),
	datab => \row26|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row27|div25|FS|ALT_INV_Bo~2_combout\,
	datad => \row27|div25|FS|ALT_INV_Bo~0_combout\,
	dataf => \row27|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row27|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X73_Y11_N57
\row28|div25|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div25|FS|Bo~0_combout\ = ( \row26|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(24) & (!\row27|div32|FS|Bo~1_combout\ & (!\REG_B|q\(23) $ (!\row27|div23|FS|Bo~0_combout\)))) ) ) # ( 
-- !\row26|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(24) & ((!\REG_B|q\(23) $ (\row27|div23|FS|Bo~0_combout\)) # (\row27|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000101010101010000010101010100010100000000000001010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row27|div23|FS|ALT_INV_Bo~0_combout\,
	datad => \row27|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row26|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row28|div25|FS|Bo~0_combout\);

-- Location: LABCELL_X73_Y11_N54
\row28|div25|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div25|FS|Bo~1_combout\ = ( \row27|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & \row26|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row27|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & (!\REG_B|q\(23) $ 
-- (!\row27|div23|FS|Bo~0_combout\ $ (\row26|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row27|div23|FS|ALT_INV_Bo~0_combout\,
	datad => \row26|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row27|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row28|div25|FS|Bo~1_combout\);

-- Location: LABCELL_X74_Y12_N21
\row27|div20|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div20|FS|Bo~3_combout\ = ( !\row27|div20|FS|Bo~2_combout\ & ( !\row27|div20|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row27|div20|FS|ALT_INV_Bo~0_combout\,
	dataf => \row27|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row27|div20|FS|Bo~3_combout\);

-- Location: LABCELL_X74_Y12_N30
\row27|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row27|div20|FS|Bo~3_combout\ & ( \row27|div32|FS|Bo~1_combout\ & ( \row26|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row27|div20|FS|Bo~3_combout\ & ( \row27|div32|FS|Bo~1_combout\ & ( \row26|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row27|div20|FS|Bo~3_combout\ & ( !\row27|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(21) $ 
-- (!\row26|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(20) & !\row26|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row27|div20|FS|Bo~3_combout\ & ( 
-- !\row27|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(21) $ (!\row26|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row26|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010011001011001011001011001101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(21),
	datab => \REG_B|ALT_INV_q\(20),
	datac => \row26|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row26|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row27|div20|FS|ALT_INV_Bo~3_combout\,
	dataf => \row27|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row27|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X74_Y12_N18
\row27|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row27|div32|FS|Bo~1_combout\ & ( \row26|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row27|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(22) $ (!\row26|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row27|div22|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datac => \row26|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row27|div22|FS|ALT_INV_Bo~0_combout\,
	dataf => \row27|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row27|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X75_Y10_N9
\row26|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row26|div18|FS|Bo~0_combout\ & ( \row26|div32|FS|Bo~1_combout\ & ( \row25|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row26|div18|FS|Bo~0_combout\ & ( \row26|div32|FS|Bo~1_combout\ & ( \row25|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row26|div18|FS|Bo~0_combout\ & ( !\row26|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(18) $ 
-- (\row25|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row26|div18|FS|Bo~0_combout\ & ( !\row26|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(18) $ 
-- (!\row25|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010101001011010010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datac => \row25|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row26|div18|FS|ALT_INV_Bo~0_combout\,
	dataf => \row26|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row26|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X72_Y10_N54
\row27|div18|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div18|FS|Bo~0_combout\ = ( \row27|div17|FS|Bo~0_combout\ & ( (!\row26|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(17)) ) ) # ( !\row27|div17|FS|Bo~0_combout\ & ( 
-- (!\row26|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row26|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(17),
	dataf => \row27|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row27|div18|FS|Bo~0_combout\);

-- Location: LABCELL_X75_Y10_N15
\row27|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row27|div18|FS|Bo~0_combout\ & ( \row27|div32|FS|Bo~1_combout\ & ( \row26|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row27|div18|FS|Bo~0_combout\ & ( \row27|div32|FS|Bo~1_combout\ & ( \row26|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row27|div18|FS|Bo~0_combout\ & ( !\row27|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(19) $ 
-- (!\row26|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row26|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(18))))) ) ) ) # ( !\row27|div18|FS|Bo~0_combout\ & ( 
-- !\row27|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(19) $ (!\row26|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(18) & !\row26|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100100111100110000110110100100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(19),
	datac => \row26|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row26|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row27|div18|FS|ALT_INV_Bo~0_combout\,
	dataf => \row27|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row27|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X72_Y10_N18
\row28|div20|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div20|FS|Bo~0_combout\ = ( \row27|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & !\row26|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row27|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & 
-- (!\row26|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(18) $ (!\row27|div18|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(19),
	datab => \row26|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(18),
	datad => \row27|div18|FS|ALT_INV_Bo~0_combout\,
	dataf => \row27|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row28|div20|FS|Bo~0_combout\);

-- Location: MLABCELL_X72_Y11_N21
\row27|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row27|div20|FS|Bo~3_combout\ & ( \row27|div32|FS|Bo~1_combout\ & ( \row26|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row27|div20|FS|Bo~3_combout\ & ( \row27|div32|FS|Bo~1_combout\ & ( \row26|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row27|div20|FS|Bo~3_combout\ & ( !\row27|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(20) $ 
-- (!\row26|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row27|div20|FS|Bo~3_combout\ & ( !\row27|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(20) $ 
-- (\row26|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101001010101010101011010101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datad => \row26|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row27|div20|FS|ALT_INV_Bo~3_combout\,
	dataf => \row27|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row27|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X73_Y10_N3
\row27|div15|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div15|FS|Bo~3_combout\ = ( !\row27|div15|FS|Bo~2_combout\ & ( !\row27|div15|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row27|div15|FS|ALT_INV_Bo~0_combout\,
	dataf => \row27|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row27|div15|FS|Bo~3_combout\);

-- Location: LABCELL_X73_Y9_N36
\row27|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row27|div15|FS|Bo~3_combout\ & ( \row27|div32|FS|Bo~1_combout\ & ( \row26|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row27|div15|FS|Bo~3_combout\ & ( \row27|div32|FS|Bo~1_combout\ & ( \row26|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row27|div15|FS|Bo~3_combout\ & ( !\row27|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(16) $ 
-- (!\row26|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(15) & !\row26|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row27|div15|FS|Bo~3_combout\ & ( 
-- !\row27|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(16) $ (!\row26|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row26|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100011000111001011000111001110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(15),
	datab => \REG_B|ALT_INV_q\(16),
	datac => \row26|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row26|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row27|div15|FS|ALT_INV_Bo~3_combout\,
	dataf => \row27|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row27|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X72_Y10_N12
\row27|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row27|div17|FS|Bo~0_combout\ & ( !\row26|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(17)) # 
-- (\row27|div32|FS|Bo~1_combout\))) ) ) # ( !\row27|div17|FS|Bo~0_combout\ & ( !\row26|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(17)) # (\row27|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100001111110000110000111100001111110000110000111111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row27|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \row26|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(17),
	dataf => \row27|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row27|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X72_Y10_N15
\row28|div20|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div20|FS|Bo~1_combout\ = ( \row27|div18|FS|Bo~0_combout\ & ( (!\REG_B|q\(19) & (!\row26|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row27|div32|FS|Bo~1_combout\) # (\REG_B|q\(18)))))) ) ) # ( 
-- !\row27|div18|FS|Bo~0_combout\ & ( (!\REG_B|q\(19) & (!\row26|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(18)) # (\row27|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100101100000000010010110000000010000111000000001000011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \row27|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \row26|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(19),
	dataf => \row27|div18|FS|ALT_INV_Bo~0_combout\,
	combout => \row28|div20|FS|Bo~1_combout\);

-- Location: LABCELL_X73_Y10_N54
\row27|div13|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div13|FS|Bo~0_combout\ = ( \row27|div12|FS|Bo~0_combout\ & ( (\REG_B|q\(12) & !\row26|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row27|div12|FS|Bo~0_combout\ & ( 
-- (!\row26|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(12),
	datad => \row26|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row27|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row27|div13|FS|Bo~0_combout\);

-- Location: MLABCELL_X72_Y9_N6
\row28|div15|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div15|FS|Bo~0_combout\ = ( \row27|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & !\row26|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row27|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (!\row26|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row27|div13|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row26|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row27|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row27|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row28|div15|FS|Bo~0_combout\);

-- Location: LABCELL_X73_Y9_N42
\row27|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row27|div15|FS|Bo~3_combout\ & ( !\row26|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(15)) # 
-- (\row27|div32|FS|Bo~1_combout\))) ) ) # ( !\row27|div15|FS|Bo~3_combout\ & ( !\row26|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(15)) # (\row27|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100001111110000110000111100001111110000110000111111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row27|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \row26|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(15),
	dataf => \row27|div15|FS|ALT_INV_Bo~3_combout\,
	combout => \row27|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X72_Y9_N15
\row26|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row26|div32|FS|Bo~1_combout\ & ( \row25|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row26|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(13) $ (!\row26|div13|FS|Bo~0_combout\ $ (\row25|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row26|div13|FS|ALT_INV_Bo~0_combout\,
	datad => \row25|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row26|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row26|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X72_Y9_N48
\row27|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row27|div13|FS|Bo~0_combout\ & ( \row27|div32|FS|Bo~1_combout\ & ( \row26|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row27|div13|FS|Bo~0_combout\ & ( \row27|div32|FS|Bo~1_combout\ & ( \row26|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row27|div13|FS|Bo~0_combout\ & ( !\row27|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ 
-- (!\row26|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row26|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(13))))) ) ) ) # ( !\row27|div13|FS|Bo~0_combout\ & ( 
-- !\row27|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ (!\row26|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(13) & !\row26|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010110011010101001100101100100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row26|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row26|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row27|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row27|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row27|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X72_Y9_N3
\row28|div15|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div15|FS|Bo~1_combout\ = ( \row27|div13|FS|Bo~0_combout\ & ( \row27|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & \row26|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row27|div13|FS|Bo~0_combout\ & ( 
-- \row27|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & \row26|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row27|div13|FS|Bo~0_combout\ & ( !\row27|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (\row26|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row27|div13|FS|Bo~0_combout\ & ( !\row27|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (!\row26|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010100000101000000000101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datac => \REG_B|ALT_INV_q\(13),
	datad => \row26|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row27|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row27|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row28|div15|FS|Bo~1_combout\);

-- Location: MLABCELL_X72_Y9_N12
\row27|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row27|div32|FS|Bo~1_combout\ & ( \row26|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row27|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(12) $ (!\row26|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row27|div12|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datac => \row26|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row27|div12|FS|ALT_INV_Bo~0_combout\,
	dataf => \row27|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row27|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X73_Y10_N6
\row27|div10|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div10|FS|Bo~3_combout\ = ( !\row27|div10|FS|Bo~2_combout\ & ( !\row27|div10|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row27|div10|FS|ALT_INV_Bo~0_combout\,
	dataf => \row27|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row27|div10|FS|Bo~3_combout\);

-- Location: LABCELL_X71_Y12_N48
\row27|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row27|div10|FS|Bo~3_combout\ & ( \row27|div32|FS|Bo~1_combout\ & ( \row26|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row27|div10|FS|Bo~3_combout\ & ( \row27|div32|FS|Bo~1_combout\ & ( \row26|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row27|div10|FS|Bo~3_combout\ & ( !\row27|div32|FS|Bo~1_combout\ & ( 
-- !\row26|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(11) $ (((\REG_B|q\(10) & !\row26|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row27|div10|FS|Bo~3_combout\ & ( 
-- !\row27|div32|FS|Bo~1_combout\ & ( !\row26|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(11) $ (((!\row26|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001101101001011010010011110000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datab => \row26|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(11),
	datad => \row26|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row27|div10|FS|ALT_INV_Bo~3_combout\,
	dataf => \row27|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row27|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X73_Y10_N9
\row27|div8|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div8|FS|Bo~0_combout\ = ( \row27|div7|FS|Bo~0_combout\ & ( (!\row26|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(7)) ) ) # ( !\row27|div7|FS|Bo~0_combout\ & ( 
-- (!\row26|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011111100111100001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row26|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(7),
	dataf => \row27|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row27|div8|FS|Bo~0_combout\);

-- Location: LABCELL_X70_Y12_N54
\row26|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row26|div32|FS|Bo~1_combout\ & ( \row25|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row26|div32|FS|Bo~1_combout\ & ( 
-- !\row25|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row26|div8|FS|Bo~0_combout\ $ (\REG_B|q\(8))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row25|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row26|div8|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(8),
	dataf => \row26|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row26|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X74_Y9_N36
\row27|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row26|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row27|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row26|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row27|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ (((!\REG_B|q\(8) & (\row27|div8|FS|Bo~0_combout\ & 
-- !\row26|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(8) & ((!\row26|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row27|div8|FS|Bo~0_combout\))))) ) ) ) # ( 
-- !\row26|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row27|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ (((!\REG_B|q\(8) & ((!\row27|div8|FS|Bo~0_combout\) # 
-- (\row26|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(8) & (!\row27|div8|FS|Bo~0_combout\ & \row26|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110110000110110100100111100100100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(9),
	datac => \row27|div8|FS|ALT_INV_Bo~0_combout\,
	datad => \row26|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row26|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row27|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row27|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X73_Y9_N45
\row28|div10|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div10|FS|Bo~0_combout\ = ( \row27|div8|FS|Bo~0_combout\ & ( (\REG_B|q\(9) & (!\row26|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(8) & !\row27|div32|FS|Bo~1_combout\))))) ) ) # ( 
-- !\row27|div8|FS|Bo~0_combout\ & ( (\REG_B|q\(9) & (!\row26|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(8) & !\row27|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100000100000010110000010000000111000010000000011100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \row27|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \REG_B|ALT_INV_q\(9),
	datad => \row26|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row27|div8|FS|ALT_INV_Bo~0_combout\,
	combout => \row28|div10|FS|Bo~0_combout\);

-- Location: LABCELL_X74_Y9_N45
\row27|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row27|div32|FS|Bo~1_combout\ & ( \row26|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row27|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(10) $ (!\row26|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row27|div10|FS|Bo~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(10),
	datac => \row26|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row27|div10|FS|ALT_INV_Bo~3_combout\,
	dataf => \row27|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row27|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X74_Y9_N3
\row28|div10|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div10|FS|Bo~1_combout\ = ( \row27|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & \row26|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row27|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & 
-- (!\row27|div8|FS|Bo~0_combout\ $ (!\row26|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\REG_B|q\(8))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100010010001000010000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row27|div8|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(9),
	datac => \row26|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(8),
	dataf => \row27|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row28|div10|FS|Bo~1_combout\);

-- Location: LABCELL_X74_Y10_N21
\row27|div6|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div6|FS|Bo~0_combout\ = ( \row27|div5|FS|Bo~0_combout\ & ( (!\REG_B|q\(5) & \row26|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row27|div5|FS|Bo~0_combout\ & ( (!\REG_B|q\(5) & 
-- ((!\row27|div5|FS|Bo~2_combout\) # (\row26|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(5) & (!\row27|div5|FS|Bo~2_combout\ & \row26|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000011111010101000001111101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datac => \row27|div5|FS|ALT_INV_Bo~2_combout\,
	datad => \row26|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row27|div5|FS|ALT_INV_Bo~0_combout\,
	combout => \row27|div6|FS|Bo~0_combout\);

-- Location: LABCELL_X74_Y10_N54
\row27|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row27|div32|FS|Bo~1_combout\ & ( \row26|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row27|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(6) $ (!\row26|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row27|div6|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(6),
	datac => \row26|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row27|div6|FS|ALT_INV_Bo~0_combout\,
	dataf => \row27|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row27|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X74_Y10_N24
\row27|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row27|div32|FS|Bo~1_combout\ & ( \row26|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row27|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(7) $ (!\row26|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row27|div7|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(7),
	datac => \row26|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row27|div7|FS|ALT_INV_Bo~0_combout\,
	dataf => \row27|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row27|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X75_Y8_N36
\row27|div3|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div3|FS|Bo~0_combout\ = ( \row26|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row27|div2|FS|Bo~0_combout\ & ( \REG_B|q\(2) ) ) ) # ( !\row26|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ 
-- & ( \row27|div2|FS|Bo~0_combout\ ) ) # ( !\row26|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row27|div2|FS|Bo~0_combout\ & ( \REG_B|q\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000011111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(2),
	datae => \row26|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row27|div2|FS|ALT_INV_Bo~0_combout\,
	combout => \row27|div3|FS|Bo~0_combout\);

-- Location: LABCELL_X75_Y10_N18
\row28|div5|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div5|FS|Bo~0_combout\ = ( \row27|div3|FS|Bo~0_combout\ & ( \row27|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & !\row26|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row27|div3|FS|Bo~0_combout\ & ( 
-- \row27|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & !\row26|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row27|div3|FS|Bo~0_combout\ & ( !\row27|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & 
-- (!\row26|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(3)))) ) ) ) # ( !\row27|div3|FS|Bo~0_combout\ & ( !\row27|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & 
-- (!\row26|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\REG_B|q\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000011000000110011000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(4),
	datac => \row26|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(3),
	datae => \row27|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row27|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row28|div5|FS|Bo~0_combout\);

-- Location: LABCELL_X75_Y9_N45
\row26|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row26|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row26|div32|FS|Bo~1_combout\ & ( \row25|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row26|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(3) $ (!\row25|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row26|div3|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row25|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row26|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row26|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row26|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X75_Y9_N36
\row27|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row26|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row27|div32|FS|Bo~1_combout\ & ( 
-- \row26|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row26|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row27|div32|FS|Bo~1_combout\ & ( 
-- \row26|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row26|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row27|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ 
-- (!\row26|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(3) & \row27|div3|FS|Bo~0_combout\)))) ) ) ) # ( !\row26|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row27|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ (!\row26|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row27|div3|FS|Bo~0_combout\) # (\REG_B|q\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110101010010101010101101010100100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row27|div3|FS|ALT_INV_Bo~0_combout\,
	datad => \row26|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row26|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row27|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row27|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X75_Y9_N48
\row27|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row27|div32|FS|Bo~1_combout\ & ( \row26|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row27|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(5) $ (!\row26|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row27|div5|FS|Bo~2_combout\) # (\row27|div5|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110110010010011011011001001001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row27|div5|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(5),
	datac => \row27|div5|FS|ALT_INV_Bo~2_combout\,
	datad => \row26|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row27|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row27|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X72_Y9_N54
\row28|div5|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div5|FS|Bo~1_combout\ = ( \row27|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & \row26|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row27|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row26|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row27|div3|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row26|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row27|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row27|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row28|div5|FS|Bo~1_combout\);

-- Location: MLABCELL_X72_Y11_N9
\row27|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row27|div32|FS|Bo~1_combout\ & ( \row26|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row27|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(2) $ (!\row27|div2|FS|Bo~0_combout\ $ (\row26|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(2),
	datac => \row27|div2|FS|ALT_INV_Bo~0_combout\,
	datad => \row26|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row27|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row27|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X77_Y12_N24
\row27|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row26|div32|FS|Bo~1_combout\ & ( \row27|div32|FS|Bo~1_combout\ & ( \REG_A|q\(6) ) ) ) # ( !\row26|div32|FS|Bo~1_combout\ & ( \row27|div32|FS|Bo~1_combout\ & ( 
-- !\REG_A|q\(6) $ (!\REG_B|q\(0)) ) ) ) # ( \row26|div32|FS|Bo~1_combout\ & ( !\row27|div32|FS|Bo~1_combout\ & ( !\REG_A|q\(6) $ (!\REG_B|q\(1) $ (((!\REG_A|q\(5) & \REG_B|q\(0))))) ) ) ) # ( !\row26|div32|FS|Bo~1_combout\ & ( !\row27|div32|FS|Bo~1_combout\ 
-- & ( !\REG_A|q\(6) $ (!\REG_B|q\(1) $ (((\REG_A|q\(5) & \REG_B|q\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110001101001001111001001011000110011110011000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(5),
	datab => \REG_A|ALT_INV_q\(6),
	datac => \REG_B|ALT_INV_q\(1),
	datad => \REG_B|ALT_INV_q\(0),
	datae => \row26|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row27|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row27|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: IOIBUF_X72_Y0_N1
\Ain[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(4),
	o => \Ain[4]~input_o\);

-- Location: FF_X77_Y8_N50
\REG_A|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[4]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(4));

-- Location: LABCELL_X75_Y8_N6
\row28|div2|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div2|FS|Bo~0_combout\ = ( \REG_B|q\(1) & ( \row27|div32|FS|Bo~1_combout\ & ( (!\REG_A|q\(5)) # ((!\REG_A|q\(4) & \REG_B|q\(0))) ) ) ) # ( !\REG_B|q\(1) & ( \row27|div32|FS|Bo~1_combout\ & ( (!\REG_A|q\(4) & (!\REG_A|q\(5) & \REG_B|q\(0))) ) ) ) # ( 
-- \REG_B|q\(1) & ( !\row27|div32|FS|Bo~1_combout\ & ( (!\REG_A|q\(5) & ((!\REG_A|q\(4)) # (!\REG_B|q\(0)))) # (\REG_A|q\(5) & ((\REG_B|q\(0)))) ) ) ) # ( !\REG_B|q\(1) & ( !\row27|div32|FS|Bo~1_combout\ & ( (!\REG_A|q\(4) & (\REG_A|q\(5) & \REG_B|q\(0))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010110010111100101100001000000010001100111011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(4),
	datab => \REG_A|ALT_INV_q\(5),
	datac => \REG_B|ALT_INV_q\(0),
	datae => \REG_B|ALT_INV_q\(1),
	dataf => \row27|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row28|div2|FS|Bo~0_combout\);

-- Location: MLABCELL_X72_Y9_N42
\row28|div5|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div5|FS|Bo~2_combout\ = ( \row27|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row28|div2|FS|Bo~0_combout\ & ( (!\row28|div5|FS|Bo~1_combout\ & ((!\REG_B|q\(3) & 
-- (!\row27|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(2))) # (\REG_B|q\(3) & ((!\row27|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(2)))))) ) ) ) # ( 
-- !\row27|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row28|div2|FS|Bo~0_combout\ & ( (!\row28|div5|FS|Bo~1_combout\ & ((!\row27|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(3)))) 
-- ) ) ) # ( \row27|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row28|div2|FS|Bo~0_combout\ & ( (!\row28|div5|FS|Bo~1_combout\ & (\REG_B|q\(3) & 
-- !\row27|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row27|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row28|div2|FS|Bo~0_combout\ & ( (!\row28|div5|FS|Bo~1_combout\ & 
-- ((!\REG_B|q\(3) & (!\row27|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(2))) # (\REG_B|q\(3) & ((!\row27|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(2)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000010100010001000000010000010100010101000100010000010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row28|div5|FS|ALT_INV_Bo~1_combout\,
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row27|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(2),
	datae => \row27|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row28|div2|FS|ALT_INV_Bo~0_combout\,
	combout => \row28|div5|FS|Bo~2_combout\);

-- Location: LABCELL_X74_Y9_N12
\row28|div7|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div7|FS|Bo~0_combout\ = ( \row27|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row28|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6)) # ((!\REG_B|q\(5) & 
-- \row27|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row27|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row28|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(5) & (!\REG_B|q\(6) & 
-- \row27|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \row27|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row28|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6)) # ((!\REG_B|q\(5) & 
-- ((!\row28|div5|FS|Bo~0_combout\) # (\row27|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(5) & (!\row28|div5|FS|Bo~0_combout\ & \row27|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) 
-- ) ) ) # ( !\row27|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row28|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & ((!\REG_B|q\(5) & ((!\row28|div5|FS|Bo~0_combout\) # 
-- (\row27|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(5) & (!\row28|div5|FS|Bo~0_combout\ & \row27|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011001000111011001111111000000000100010001100110011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datab => \REG_B|ALT_INV_q\(6),
	datac => \row28|div5|FS|ALT_INV_Bo~0_combout\,
	datad => \row27|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row27|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row28|div5|FS|ALT_INV_Bo~2_combout\,
	combout => \row28|div7|FS|Bo~0_combout\);

-- Location: LABCELL_X74_Y9_N24
\row28|div10|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div10|FS|Bo~2_combout\ = ( \row27|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row28|div7|FS|Bo~0_combout\ & ( (\REG_B|q\(7) & (\REG_B|q\(8) & (!\row28|div10|FS|Bo~1_combout\ & 
-- !\row27|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row27|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row28|div7|FS|Bo~0_combout\ & ( (!\row28|div10|FS|Bo~1_combout\ & 
-- (((\REG_B|q\(7) & !\row27|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(8)))) ) ) ) # ( \row27|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row28|div7|FS|Bo~0_combout\ & ( 
-- (\REG_B|q\(8) & (!\row28|div10|FS|Bo~1_combout\ & ((!\row27|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7))))) ) ) ) # ( !\row27|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row28|div7|FS|Bo~0_combout\ & ( (!\row28|div10|FS|Bo~1_combout\ & (((!\row27|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(8))) # (\REG_B|q\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001110000001100000001000001110000001100000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(7),
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row28|div10|FS|ALT_INV_Bo~1_combout\,
	datad => \row27|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row27|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row28|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row28|div10|FS|Bo~2_combout\);

-- Location: LABCELL_X74_Y9_N30
\row28|div12|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div12|FS|Bo~0_combout\ = ( \row27|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row28|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11)) # 
-- ((\row27|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(10))) ) ) ) # ( !\row27|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row28|div10|FS|Bo~2_combout\ & ( 
-- (\row27|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(11) & !\REG_B|q\(10))) ) ) ) # ( \row27|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row28|div10|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(11)) # ((!\row27|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\row28|div10|FS|Bo~0_combout\ & !\REG_B|q\(10))) # (\row27|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ((!\row28|div10|FS|Bo~0_combout\) # (!\REG_B|q\(10))))) ) ) ) # ( !\row27|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row28|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & 
-- ((!\row27|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\row28|div10|FS|Bo~0_combout\ & !\REG_B|q\(10))) # (\row27|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ((!\row28|div10|FS|Bo~0_combout\) # (!\REG_B|q\(10)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010001000000111111011101110001000100000000001101110111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row27|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(11),
	datac => \row28|div10|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(10),
	datae => \row27|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row28|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row28|div12|FS|Bo~0_combout\);

-- Location: MLABCELL_X72_Y9_N18
\row28|div15|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div15|FS|Bo~2_combout\ = ( \row27|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row28|div12|FS|Bo~0_combout\ & ( (\REG_B|q\(13) & (!\row28|div15|FS|Bo~1_combout\ & 
-- !\row27|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row27|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row28|div12|FS|Bo~0_combout\ & ( (!\row28|div15|FS|Bo~1_combout\ & 
-- ((!\REG_B|q\(12) & (\REG_B|q\(13) & !\row27|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(12) & ((!\row27|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(13)))))) ) ) ) # 
-- ( \row27|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row28|div12|FS|Bo~0_combout\ & ( (!\row28|div15|FS|Bo~1_combout\ & ((!\REG_B|q\(12) & (\REG_B|q\(13) & 
-- !\row27|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(12) & ((!\row27|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(13)))))) ) ) ) # ( 
-- !\row27|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row28|div12|FS|Bo~0_combout\ & ( (!\row28|div15|FS|Bo~1_combout\ & ((!\row27|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000110000011100000001000001110000000100000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row28|div15|FS|ALT_INV_Bo~1_combout\,
	datad => \row27|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row27|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row28|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row28|div15|FS|Bo~2_combout\);

-- Location: LABCELL_X73_Y9_N12
\row28|div17|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div17|FS|Bo~0_combout\ = ( \row27|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row28|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(15) & ((!\REG_B|q\(16)) # 
-- (\row27|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(15) & (!\REG_B|q\(16) & \row27|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row27|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row28|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & \row27|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row27|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row28|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & ((!\REG_B|q\(15)) # ((!\row28|div15|FS|Bo~0_combout\) # 
-- (\row27|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(16) & (\row27|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(15)) # (!\row28|div15|FS|Bo~0_combout\)))) ) ) ) # 
-- ( !\row27|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row28|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & (((!\REG_B|q\(15) & !\row28|div15|FS|Bo~0_combout\)) # 
-- (\row27|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(16) & (!\REG_B|q\(15) & (!\row28|div15|FS|Bo~0_combout\ & \row27|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011101100110010001111111000000000110011001000100011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(15),
	datab => \REG_B|ALT_INV_q\(16),
	datac => \row28|div15|FS|ALT_INV_Bo~0_combout\,
	datad => \row27|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row27|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row28|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row28|div17|FS|Bo~0_combout\);

-- Location: LABCELL_X73_Y11_N18
\row28|div20|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div20|FS|Bo~2_combout\ = ( !\row28|div20|FS|Bo~1_combout\ & ( \row28|div17|FS|Bo~0_combout\ & ( (!\REG_B|q\(18) & (\REG_B|q\(17) & (!\row27|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row27|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(18) & ((!\row27|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(17) & 
-- !\row27|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row28|div20|FS|Bo~1_combout\ & ( !\row28|div17|FS|Bo~0_combout\ & ( (!\REG_B|q\(18) & 
-- (!\row27|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row27|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17))))) # (\REG_B|q\(18) & 
-- (((!\row27|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row27|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111100001101000000000000000001001111000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(17),
	datab => \row27|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(18),
	datad => \row27|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row28|div20|FS|ALT_INV_Bo~1_combout\,
	dataf => \row28|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row28|div20|FS|Bo~2_combout\);

-- Location: LABCELL_X73_Y11_N24
\row28|div22|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div22|FS|Bo~0_combout\ = ( \row27|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row28|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21)) # ((!\REG_B|q\(20) & 
-- \row27|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row27|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row28|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(20) & (!\REG_B|q\(21) & 
-- \row27|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \row27|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row28|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21)) # ((!\REG_B|q\(20) & 
-- ((!\row28|div20|FS|Bo~0_combout\) # (\row27|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(20) & (\row27|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row28|div20|FS|Bo~0_combout\))) ) ) ) # ( !\row27|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row28|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & ((!\REG_B|q\(20) & ((!\row28|div20|FS|Bo~0_combout\) # 
-- (\row27|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(20) & (\row27|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row28|div20|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110000001000111011111100111000001000000010001100111011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datab => \REG_B|ALT_INV_q\(21),
	datac => \row27|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row28|div20|FS|ALT_INV_Bo~0_combout\,
	datae => \row27|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row28|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row28|div22|FS|Bo~0_combout\);

-- Location: LABCELL_X73_Y11_N42
\row28|div25|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div25|FS|Bo~2_combout\ = ( \row27|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row28|div22|FS|Bo~0_combout\ & ( (\REG_B|q\(22) & (\REG_B|q\(23) & (!\row28|div25|FS|Bo~1_combout\ & 
-- !\row27|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row27|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row28|div22|FS|Bo~0_combout\ & ( (!\row28|div25|FS|Bo~1_combout\ & 
-- (((\REG_B|q\(22) & !\row27|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(23)))) ) ) ) # ( \row27|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row28|div22|FS|Bo~0_combout\ & ( 
-- (\REG_B|q\(23) & (!\row28|div25|FS|Bo~1_combout\ & ((!\row27|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22))))) ) ) ) # ( !\row27|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row28|div22|FS|Bo~0_combout\ & ( (!\row28|div25|FS|Bo~1_combout\ & (((!\row27|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(23))) # (\REG_B|q\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001110000001100000001000001110000001100000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row28|div25|FS|ALT_INV_Bo~1_combout\,
	datad => \row27|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row27|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row28|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row28|div25|FS|Bo~2_combout\);

-- Location: LABCELL_X73_Y11_N48
\row28|div27|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div27|FS|Bo~0_combout\ = ( \row27|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row28|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & ((!\REG_B|q\(25)) # 
-- (\row27|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & (!\REG_B|q\(25) & \row27|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row27|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row28|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & \row27|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row27|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row28|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & ((!\REG_B|q\(25)) # ((!\row28|div25|FS|Bo~0_combout\) # 
-- (\row27|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(26) & (\row27|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(25)) # (!\row28|div25|FS|Bo~0_combout\)))) ) ) ) # 
-- ( !\row27|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row28|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & (((!\REG_B|q\(25) & !\row28|div25|FS|Bo~0_combout\)) # 
-- (\row27|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & (!\REG_B|q\(25) & (\row27|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row28|div25|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111000001010101011111000111000001010000010101000111010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(26),
	datab => \REG_B|ALT_INV_q\(25),
	datac => \row27|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row28|div25|FS|ALT_INV_Bo~0_combout\,
	datae => \row27|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row28|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row28|div27|FS|Bo~0_combout\);

-- Location: LABCELL_X73_Y11_N30
\row28|div30|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div30|FS|Bo~2_combout\ = ( \row27|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row28|div27|FS|Bo~0_combout\ & ( (\REG_B|q\(28) & (\REG_B|q\(27) & (!\row28|div30|FS|Bo~1_combout\ & 
-- !\row27|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row27|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row28|div27|FS|Bo~0_combout\ & ( (!\row28|div30|FS|Bo~1_combout\ & 
-- (((\REG_B|q\(27) & !\row27|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(28)))) ) ) ) # ( \row27|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row28|div27|FS|Bo~0_combout\ & ( 
-- (\REG_B|q\(28) & (!\row28|div30|FS|Bo~1_combout\ & ((!\row27|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27))))) ) ) ) # ( !\row27|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row28|div27|FS|Bo~0_combout\ & ( (!\row28|div30|FS|Bo~1_combout\ & (((!\row27|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27))) # (\REG_B|q\(28)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001110000010100000001000001110000010100000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datab => \REG_B|ALT_INV_q\(27),
	datac => \row28|div30|FS|ALT_INV_Bo~1_combout\,
	datad => \row27|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row27|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row28|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row28|div30|FS|Bo~2_combout\);

-- Location: LABCELL_X73_Y11_N3
\row28|div32|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div32|FS|Bo~1_combout\ = ( \REG_B|q\(30) & ( \row28|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & !\row28|div32|FS|Bo~0_combout\) ) ) ) # ( !\REG_B|q\(30) & ( \row28|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\row28|div32|FS|Bo~0_combout\) # 
-- (\row27|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(31) & (\row27|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row28|div32|FS|Bo~0_combout\)) ) ) ) # ( \REG_B|q\(30) & ( 
-- !\row28|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\row28|div32|FS|Bo~0_combout\) # ((!\row28|div30|FS|Bo~0_combout\ & \row27|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(31) & 
-- (!\row28|div30|FS|Bo~0_combout\ & (\row27|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row28|div32|FS|Bo~0_combout\))) ) ) ) # ( !\REG_B|q\(30) & ( !\row28|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & 
-- ((!\row28|div30|FS|Bo~0_combout\) # ((!\row28|div32|FS|Bo~0_combout\) # (\row27|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(31) & (!\row28|div32|FS|Bo~0_combout\ & ((!\row28|div30|FS|Bo~0_combout\) # 
-- (\row27|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111110001010101011100000100010101111000010101010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datab => \row28|div30|FS|ALT_INV_Bo~0_combout\,
	datac => \row27|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row28|div32|FS|ALT_INV_Bo~0_combout\,
	datae => \REG_B|ALT_INV_q\(30),
	dataf => \row28|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row28|div32|FS|Bo~1_combout\);

-- Location: LABCELL_X73_Y11_N39
\row28|div25|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div25|FS|Bo~3_combout\ = ( !\row28|div25|FS|Bo~2_combout\ & ( !\row28|div25|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row28|div25|FS|ALT_INV_Bo~0_combout\,
	dataf => \row28|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row28|div25|FS|Bo~3_combout\);

-- Location: LABCELL_X74_Y12_N12
\row28|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \REG_B|q\(25) & ( \row28|div25|FS|Bo~3_combout\ & ( !\row27|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(26) $ 
-- (!\row27|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row28|div32|FS|Bo~1_combout\))) ) ) ) # ( !\REG_B|q\(25) & ( \row28|div25|FS|Bo~3_combout\ & ( 
-- !\row27|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(26)) # (\row28|div32|FS|Bo~1_combout\))) ) ) ) # ( \REG_B|q\(25) & ( !\row28|div25|FS|Bo~3_combout\ & ( 
-- !\row27|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row28|div32|FS|Bo~1_combout\) # (\REG_B|q\(26)))) ) ) ) # ( !\REG_B|q\(25) & ( !\row28|div25|FS|Bo~3_combout\ & ( 
-- !\row27|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(26) $ (!\row27|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row28|div32|FS|Bo~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000001101111101000000101111101010000101011111001000001101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(26),
	datab => \row27|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row28|div32|FS|ALT_INV_Bo~1_combout\,
	datad => \row27|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \REG_B|ALT_INV_q\(25),
	dataf => \row28|div25|FS|ALT_INV_Bo~3_combout\,
	combout => \row28|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X74_Y11_N30
\row29|div32|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div32|FS|Bo~0_combout\ = ( \REG_B|q\(30) & ( \row28|div30|FS|Bo~0_combout\ & ( !\row27|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\REG_B|q\(30) & ( \row28|div30|FS|Bo~0_combout\ & ( 
-- (!\row27|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(31) & !\row28|div32|FS|Bo~0_combout\)) # (\row27|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\REG_B|q\(31) & 
-- \row28|div32|FS|Bo~0_combout\)) ) ) ) # ( \REG_B|q\(30) & ( !\row28|div30|FS|Bo~0_combout\ & ( (!\row27|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (((!\REG_B|q\(31) & !\row28|div32|FS|Bo~0_combout\)) # 
-- (\row28|div30|FS|Bo~2_combout\))) # (\row27|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\REG_B|q\(31) & (!\row28|div30|FS|Bo~2_combout\ & \row28|div32|FS|Bo~0_combout\))) ) ) ) # ( !\REG_B|q\(30) & ( 
-- !\row28|div30|FS|Bo~0_combout\ & ( (!\row27|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row28|div30|FS|Bo~2_combout\) # ((!\REG_B|q\(31) & !\row28|div32|FS|Bo~0_combout\)))) # 
-- (\row27|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\REG_B|q\(31) & (\row28|div30|FS|Bo~2_combout\ & \row28|div32|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100010100001100010100001101010001000000100011010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row27|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(31),
	datac => \row28|div30|FS|ALT_INV_Bo~2_combout\,
	datad => \row28|div32|FS|ALT_INV_Bo~0_combout\,
	datae => \REG_B|ALT_INV_q\(30),
	dataf => \row28|div30|FS|ALT_INV_Bo~0_combout\,
	combout => \row29|div32|FS|Bo~0_combout\);

-- Location: LABCELL_X73_Y11_N9
\row28|div28|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div28|FS|Bo~0_combout\ = ( \row28|div27|FS|Bo~0_combout\ & ( (\REG_B|q\(27) & !\row27|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row28|div27|FS|Bo~0_combout\ & ( 
-- (!\row27|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(27),
	datad => \row27|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row28|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row28|div28|FS|Bo~0_combout\);

-- Location: LABCELL_X74_Y11_N15
\row29|div30|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div30|FS|Bo~0_combout\ = ( \row28|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(29) & !\row27|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row28|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(29) & (!\REG_B|q\(28) $ 
-- (!\row28|div28|FS|Bo~0_combout\ $ (!\row27|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row28|div28|FS|ALT_INV_Bo~0_combout\,
	datad => \row27|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row28|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row29|div30|FS|Bo~0_combout\);

-- Location: LABCELL_X73_Y13_N18
\row27|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row27|div28|FS|Bo~0_combout\ & ( !\row26|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row27|div32|FS|Bo~1_combout\) # 
-- (\REG_B|q\(28)))) ) ) # ( !\row27|div28|FS|Bo~0_combout\ & ( !\row26|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(28)) # (\row27|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101000001111010110100000111110100101000011111010010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datac => \row26|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row27|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row27|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row27|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X74_Y11_N0
\row28|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row28|div32|FS|Bo~1_combout\ & ( \row27|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row28|div32|FS|Bo~1_combout\ & ( 
-- \row27|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\REG_B|q\(29) $ (((!\REG_B|q\(28) & (!\row27|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row28|div28|FS|Bo~0_combout\)) # 
-- (\REG_B|q\(28) & ((!\row27|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row28|div28|FS|Bo~0_combout\))))) ) ) ) # ( !\row28|div32|FS|Bo~1_combout\ & ( 
-- !\row27|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\REG_B|q\(29) $ (((!\REG_B|q\(28) & ((!\row28|div28|FS|Bo~0_combout\) # (\row27|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # 
-- (\REG_B|q\(28) & (\row27|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row28|div28|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010110100110000000000000000010011010010110011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row27|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row28|div28|FS|ALT_INV_Bo~0_combout\,
	datae => \row28|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row27|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row28|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X73_Y11_N36
\row28|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row28|div27|FS|Bo~0_combout\ & ( !\row27|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(27)) # 
-- (\row28|div32|FS|Bo~1_combout\))) ) ) # ( !\row28|div27|FS|Bo~0_combout\ & ( !\row27|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row28|div32|FS|Bo~1_combout\) # (\REG_B|q\(27)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000111111110000000011111100110000110011110011000011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(27),
	datac => \row28|div32|FS|ALT_INV_Bo~1_combout\,
	datad => \row27|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row28|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row28|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X74_Y12_N24
\row29|div30|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div30|FS|Bo~1_combout\ = ( \row28|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & (!\row27|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row28|div32|FS|Bo~1_combout\) # (\REG_B|q\(28)))))) ) ) # ( 
-- !\row28|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & (!\row27|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(28)) # (\row28|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000010001100010000001000110010000000010011001000000001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datab => \REG_B|ALT_INV_q\(29),
	datac => \row28|div32|FS|ALT_INV_Bo~1_combout\,
	datad => \row27|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row28|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row29|div30|FS|Bo~1_combout\);

-- Location: LABCELL_X74_Y12_N45
\row28|div23|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div23|FS|Bo~0_combout\ = ( \row28|div22|FS|Bo~0_combout\ & ( (\REG_B|q\(22) & !\row27|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row28|div22|FS|Bo~0_combout\ & ( 
-- (!\row27|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101111101011111010101010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datac => \row27|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row28|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row28|div23|FS|Bo~0_combout\);

-- Location: LABCELL_X74_Y12_N51
\row29|div25|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div25|FS|Bo~0_combout\ = ( \row28|div32|FS|Bo~1_combout\ & ( (!\row27|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(24)) ) ) # ( !\row28|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(24) & 
-- (!\row27|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(23) $ (!\row28|div23|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100000110000010010000011000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row27|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(23),
	datac => \REG_B|ALT_INV_q\(24),
	datad => \row28|div23|FS|ALT_INV_Bo~0_combout\,
	dataf => \row28|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row29|div25|FS|Bo~0_combout\);

-- Location: LABCELL_X74_Y12_N9
\row28|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row28|div25|FS|Bo~3_combout\ & ( !\row27|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(25)) # 
-- (\row28|div32|FS|Bo~1_combout\))) ) ) # ( !\row28|div25|FS|Bo~3_combout\ & ( !\row27|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(25)) # (\row28|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100001111101001010000111100001111101001010000111110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row28|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \row27|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(25),
	dataf => \row28|div25|FS|ALT_INV_Bo~3_combout\,
	combout => \row28|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X74_Y12_N48
\row27|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row27|div23|FS|Bo~0_combout\ & ( !\row26|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row27|div32|FS|Bo~1_combout\) # 
-- (\REG_B|q\(23)))) ) ) # ( !\row27|div23|FS|Bo~0_combout\ & ( !\row26|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(23)) # (\row27|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011001111001100001100111111000000001111111100000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row27|div32|FS|ALT_INV_Bo~1_combout\,
	datad => \row26|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row27|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row27|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X75_Y12_N54
\row28|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row27|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row28|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row27|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row28|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(24) $ (((!\REG_B|q\(23) & (\row28|div23|FS|Bo~0_combout\ & 
-- !\row27|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(23) & ((!\row27|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row28|div23|FS|Bo~0_combout\))))) ) ) ) # ( 
-- !\row27|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row28|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(24) $ (((!\REG_B|q\(23) & ((!\row28|div23|FS|Bo~0_combout\) # 
-- (\row27|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(23) & (!\row28|div23|FS|Bo~0_combout\ & \row27|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110101001010110100101011010100100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row28|div23|FS|ALT_INV_Bo~0_combout\,
	datad => \row27|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row27|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row28|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row28|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X75_Y11_N15
\row29|div25|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div25|FS|Bo~1_combout\ = ( \row28|div23|FS|Bo~0_combout\ & ( (!\REG_B|q\(24) & (!\row27|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row28|div32|FS|Bo~1_combout\) # (\REG_B|q\(23)))))) ) ) # ( 
-- !\row28|div23|FS|Bo~0_combout\ & ( (!\REG_B|q\(24) & (!\row27|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(23)) # (\row28|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100000001100010010000000110010000100000011001000010000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \REG_B|ALT_INV_q\(24),
	datac => \row27|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row28|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row28|div23|FS|ALT_INV_Bo~0_combout\,
	combout => \row29|div25|FS|Bo~1_combout\);

-- Location: LABCELL_X75_Y11_N24
\row28|div20|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div20|FS|Bo~3_combout\ = ( !\row28|div20|FS|Bo~2_combout\ & ( !\row28|div20|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row28|div20|FS|ALT_INV_Bo~0_combout\,
	dataf => \row28|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row28|div20|FS|Bo~3_combout\);

-- Location: LABCELL_X75_Y11_N30
\row28|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row28|div32|FS|Bo~1_combout\ & ( \row28|div20|FS|Bo~3_combout\ & ( \row27|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row28|div32|FS|Bo~1_combout\ & ( \row28|div20|FS|Bo~3_combout\ & ( !\REG_B|q\(21) $ (!\row27|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((!\row27|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(20))))) ) ) ) # ( \row28|div32|FS|Bo~1_combout\ & ( !\row28|div20|FS|Bo~3_combout\ & ( 
-- \row27|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row28|div32|FS|Bo~1_combout\ & ( !\row28|div20|FS|Bo~3_combout\ & ( !\REG_B|q\(21) $ 
-- (!\row27|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row27|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001101001100101000000001111111101011001101001100000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(21),
	datab => \row27|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(20),
	datad => \row27|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row28|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row28|div20|FS|ALT_INV_Bo~3_combout\,
	combout => \row28|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X77_Y11_N30
\row28|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row28|div32|FS|Bo~1_combout\ & ( \row27|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row28|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(22) $ (!\row28|div22|FS|Bo~0_combout\ $ (!\row27|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(22),
	datac => \row28|div22|FS|ALT_INV_Bo~0_combout\,
	datad => \row27|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row28|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row28|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X75_Y11_N27
\row28|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row28|div20|FS|Bo~3_combout\ & ( !\row27|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(20)) # 
-- (\row28|div32|FS|Bo~1_combout\))) ) ) # ( !\row28|div20|FS|Bo~3_combout\ & ( !\row27|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row28|div32|FS|Bo~1_combout\) # (\REG_B|q\(20)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100001111101001010000111101011010000011110101101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datac => \row27|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row28|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row28|div20|FS|ALT_INV_Bo~3_combout\,
	combout => \row28|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X73_Y9_N18
\row28|div18|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div18|FS|Bo~0_combout\ = ( \row28|div17|FS|Bo~0_combout\ & ( (\REG_B|q\(17) & !\row27|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row28|div17|FS|Bo~0_combout\ & ( 
-- (!\row27|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(17),
	datad => \row27|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row28|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row28|div18|FS|Bo~0_combout\);

-- Location: LABCELL_X73_Y9_N30
\row27|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row27|div18|FS|Bo~0_combout\ & ( !\row26|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row27|div32|FS|Bo~1_combout\) # 
-- (\REG_B|q\(18)))) ) ) # ( !\row27|div18|FS|Bo~0_combout\ & ( !\row26|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(18)) # (\row27|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000001111001111000000111111000011000011111100001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(18),
	datac => \row26|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row27|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row27|div18|FS|ALT_INV_Bo~0_combout\,
	combout => \row27|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X73_Y9_N0
\row28|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row27|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row28|div32|FS|Bo~1_combout\ & ( 
-- \row27|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row27|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row28|div32|FS|Bo~1_combout\ & ( 
-- \row27|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row27|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row28|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(19) $ 
-- (!\row27|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(18) & \row28|div18|FS|Bo~0_combout\)))) ) ) ) # ( !\row27|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row28|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(19) $ (!\row27|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row28|div18|FS|Bo~0_combout\) # (\REG_B|q\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110101010010101010101101010100100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(19),
	datab => \REG_B|ALT_INV_q\(18),
	datac => \row28|div18|FS|ALT_INV_Bo~0_combout\,
	datad => \row27|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row27|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row28|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row28|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X73_Y9_N33
\row29|div20|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div20|FS|Bo~0_combout\ = ( \row28|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & !\row27|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row28|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & 
-- (!\row28|div18|FS|Bo~0_combout\ $ (!\REG_B|q\(18) $ (!\row27|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100000110000010010000011000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row28|div18|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(18),
	datac => \REG_B|ALT_INV_q\(19),
	datad => \row27|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row28|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row29|div20|FS|Bo~0_combout\);

-- Location: LABCELL_X75_Y11_N36
\row29|div20|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div20|FS|Bo~1_combout\ = ( \row28|div18|FS|Bo~0_combout\ & ( (!\REG_B|q\(19) & (!\row27|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row28|div32|FS|Bo~1_combout\) # (\REG_B|q\(18)))))) ) ) # ( 
-- !\row28|div18|FS|Bo~0_combout\ & ( (!\REG_B|q\(19) & (!\row27|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(18)) # (\row28|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000010001010001000001000101010000000001010101000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(19),
	datab => \REG_B|ALT_INV_q\(18),
	datac => \row28|div32|FS|ALT_INV_Bo~1_combout\,
	datad => \row27|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row28|div18|FS|ALT_INV_Bo~0_combout\,
	combout => \row29|div20|FS|Bo~1_combout\);

-- Location: LABCELL_X73_Y9_N57
\row28|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row28|div32|FS|Bo~1_combout\ & ( \row27|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row28|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(17) $ (!\row28|div17|FS|Bo~0_combout\ $ (!\row27|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(17),
	datac => \row28|div17|FS|ALT_INV_Bo~0_combout\,
	datad => \row27|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row28|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row28|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X72_Y9_N57
\row28|div15|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div15|FS|Bo~3_combout\ = ( !\row28|div15|FS|Bo~2_combout\ & ( !\row28|div15|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row28|div15|FS|ALT_INV_Bo~0_combout\,
	dataf => \row28|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row28|div15|FS|Bo~3_combout\);

-- Location: LABCELL_X73_Y9_N6
\row28|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row28|div15|FS|Bo~3_combout\ & ( \row28|div32|FS|Bo~1_combout\ & ( \row27|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row28|div15|FS|Bo~3_combout\ & ( \row28|div32|FS|Bo~1_combout\ & ( \row27|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row28|div15|FS|Bo~3_combout\ & ( !\row28|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(16) $ 
-- (!\row27|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row27|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(15))))) ) ) ) # ( !\row28|div15|FS|Bo~3_combout\ & ( 
-- !\row28|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(16) $ (!\row27|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row27|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001101001100101010110011010011000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(16),
	datab => \row27|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(15),
	datad => \row27|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row28|div15|FS|ALT_INV_Bo~3_combout\,
	dataf => \row28|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row28|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X77_Y9_N3
\row28|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row28|div32|FS|Bo~1_combout\ & ( \row27|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row28|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(15) $ (!\row28|div15|FS|Bo~3_combout\ $ (!\row27|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(15),
	datac => \row28|div15|FS|ALT_INV_Bo~3_combout\,
	datad => \row27|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row28|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row28|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X74_Y9_N0
\row28|div13|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div13|FS|Bo~0_combout\ = ( \row28|div12|FS|Bo~0_combout\ & ( (\REG_B|q\(12) & !\row27|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row28|div12|FS|Bo~0_combout\ & ( 
-- (!\row27|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(12),
	datad => \row27|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row28|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row28|div13|FS|Bo~0_combout\);

-- Location: LABCELL_X74_Y9_N21
\row29|div15|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div15|FS|Bo~0_combout\ = ( \row28|div32|FS|Bo~1_combout\ & ( (!\row27|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(14)) ) ) # ( !\row28|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & 
-- (!\row27|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(13) $ (!\row28|div13|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010010001000010001001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row27|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(14),
	datac => \REG_B|ALT_INV_q\(13),
	datad => \row28|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row28|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row29|div15|FS|Bo~0_combout\);

-- Location: MLABCELL_X72_Y9_N27
\row27|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row27|div13|FS|Bo~0_combout\ & ( \row27|div32|FS|Bo~1_combout\ & ( \row26|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row27|div13|FS|Bo~0_combout\ & ( \row27|div32|FS|Bo~1_combout\ & ( \row26|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row27|div13|FS|Bo~0_combout\ & ( !\row27|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(13) $ 
-- (\row26|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row27|div13|FS|Bo~0_combout\ & ( !\row27|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(13) $ 
-- (!\row26|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000111100000000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(13),
	datad => \row26|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row27|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row27|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row27|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X72_Y9_N30
\row28|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row28|div13|FS|Bo~0_combout\ & ( \row28|div32|FS|Bo~1_combout\ & ( \row27|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row28|div13|FS|Bo~0_combout\ & ( \row28|div32|FS|Bo~1_combout\ & ( \row27|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row28|div13|FS|Bo~0_combout\ & ( !\row28|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ 
-- (!\row27|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row27|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(13))))) ) ) ) # ( !\row28|div13|FS|Bo~0_combout\ & ( 
-- !\row28|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ (!\row27|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(13) & !\row27|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100100111100110000110110100100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(14),
	datac => \row27|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row27|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row28|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row28|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row28|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X77_Y10_N9
\row28|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row28|div32|FS|Bo~1_combout\ & ( \row27|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row28|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(12) $ (!\row28|div12|FS|Bo~0_combout\ $ (!\row27|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datac => \row28|div12|FS|ALT_INV_Bo~0_combout\,
	datad => \row27|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row28|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row28|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X74_Y9_N18
\row28|div10|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div10|FS|Bo~3_combout\ = ( !\row28|div10|FS|Bo~2_combout\ & ( !\row28|div10|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row28|div10|FS|ALT_INV_Bo~0_combout\,
	dataf => \row28|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row28|div10|FS|Bo~3_combout\);

-- Location: LABCELL_X74_Y9_N54
\row28|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row27|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row28|div32|FS|Bo~1_combout\ & ( 
-- \row27|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row27|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row28|div32|FS|Bo~1_combout\ & ( 
-- \row27|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row27|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row28|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(11) $ 
-- (!\row27|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(10) & !\row28|div10|FS|Bo~3_combout\)))) ) ) ) # ( !\row27|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row28|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(11) $ (!\row27|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row28|div10|FS|Bo~3_combout\) # (\REG_B|q\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100011000111001011000111001110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datab => \REG_B|ALT_INV_q\(11),
	datac => \row28|div10|FS|ALT_INV_Bo~3_combout\,
	datad => \row27|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row27|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row28|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row28|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X74_Y9_N48
\row29|div15|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div15|FS|Bo~1_combout\ = ( \row28|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & \row27|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row28|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (!\row27|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row28|div13|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100010010001000010000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(14),
	datac => \row27|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row28|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row28|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row29|div15|FS|Bo~1_combout\);

-- Location: LABCELL_X74_Y9_N51
\row28|div8|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div8|FS|Bo~0_combout\ = ( \row28|div7|FS|Bo~0_combout\ & ( (!\row27|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(7)) ) ) # ( !\row28|div7|FS|Bo~0_combout\ & ( 
-- (!\row27|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row27|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(7),
	dataf => \row28|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row28|div8|FS|Bo~0_combout\);

-- Location: LABCELL_X75_Y10_N3
\row27|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row27|div8|FS|Bo~0_combout\ & ( \row27|div32|FS|Bo~1_combout\ & ( \row26|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row27|div8|FS|Bo~0_combout\ & ( \row27|div32|FS|Bo~1_combout\ & ( \row26|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row27|div8|FS|Bo~0_combout\ & ( !\row27|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(8) $ 
-- (\row26|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row27|div8|FS|Bo~0_combout\ & ( !\row27|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(8) $ 
-- (!\row26|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010101001011010010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datac => \row26|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row27|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row27|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row27|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X75_Y10_N36
\row28|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row27|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row28|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row27|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row28|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ (((!\REG_B|q\(8) & (\row28|div8|FS|Bo~0_combout\ & 
-- !\row27|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(8) & ((!\row27|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row28|div8|FS|Bo~0_combout\))))) ) ) ) # ( 
-- !\row27|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row28|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ (((!\REG_B|q\(8) & ((!\row28|div8|FS|Bo~0_combout\) # 
-- (\row27|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(8) & (!\row28|div8|FS|Bo~0_combout\ & \row27|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110110000110110100100111100100100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(9),
	datac => \row28|div8|FS|ALT_INV_Bo~0_combout\,
	datad => \row27|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row27|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row28|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row28|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X74_Y9_N9
\row29|div10|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div10|FS|Bo~0_combout\ = ( \row28|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & !\row27|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row28|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (!\row27|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row28|div8|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010010001000010001001000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(9),
	datac => \row27|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row28|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row28|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row29|div10|FS|Bo~0_combout\);

-- Location: MLABCELL_X78_Y9_N0
\row28|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row28|div32|FS|Bo~1_combout\ & ( \row27|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row28|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(10) $ (!\row28|div10|FS|Bo~3_combout\ $ (!\row27|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(10),
	datac => \row28|div10|FS|ALT_INV_Bo~3_combout\,
	datad => \row27|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row28|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row28|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X75_Y9_N51
\row28|div6|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div6|FS|Bo~0_combout\ = ( \row28|div5|FS|Bo~0_combout\ & ( (!\REG_B|q\(5) & \row27|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row28|div5|FS|Bo~0_combout\ & ( (!\REG_B|q\(5) & 
-- ((!\row28|div5|FS|Bo~2_combout\) # (\row27|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(5) & (!\row28|div5|FS|Bo~2_combout\ & \row27|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011111100110000001111110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(5),
	datac => \row28|div5|FS|ALT_INV_Bo~2_combout\,
	datad => \row27|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row28|div5|FS|ALT_INV_Bo~0_combout\,
	combout => \row28|div6|FS|Bo~0_combout\);

-- Location: LABCELL_X75_Y9_N42
\row28|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row28|div32|FS|Bo~1_combout\ & ( \row27|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row28|div32|FS|Bo~1_combout\ & ( 
-- !\row27|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row28|div6|FS|Bo~0_combout\ $ (!\REG_B|q\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row27|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row28|div6|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(6),
	dataf => \row28|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row28|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X75_Y10_N30
\row29|div10|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div10|FS|Bo~1_combout\ = ( \row28|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & \row27|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row28|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (!\row28|div8|FS|Bo~0_combout\ $ (\row27|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100010010001000010000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(9),
	datac => \row28|div8|FS|ALT_INV_Bo~0_combout\,
	datad => \row27|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row28|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row29|div10|FS|Bo~1_combout\);

-- Location: LABCELL_X74_Y10_N57
\row28|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row28|div32|FS|Bo~1_combout\ & ( \row27|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row28|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(7) $ (!\row28|div7|FS|Bo~0_combout\ $ (!\row27|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(7),
	datac => \row28|div7|FS|ALT_INV_Bo~0_combout\,
	datad => \row27|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row28|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row28|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X78_Y8_N24
\row28|div3|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div3|FS|Bo~0_combout\ = ( \row28|div2|FS|Bo~0_combout\ & ( (!\row27|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(2)) ) ) # ( !\row28|div2|FS|Bo~0_combout\ & ( (\REG_B|q\(2) & 
-- !\row27|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(2),
	datad => \row27|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row28|div2|FS|ALT_INV_Bo~0_combout\,
	combout => \row28|div3|FS|Bo~0_combout\);

-- Location: MLABCELL_X78_Y8_N6
\row29|div5|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div5|FS|Bo~0_combout\ = ( \row28|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & !\row27|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row28|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row28|div3|FS|Bo~0_combout\ $ (!\row27|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010010001000010001001000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datac => \row28|div3|FS|ALT_INV_Bo~0_combout\,
	datad => \row27|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row28|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row29|div5|FS|Bo~0_combout\);

-- Location: LABCELL_X75_Y9_N24
\row28|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row28|div32|FS|Bo~1_combout\ & ( \row27|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row28|div32|FS|Bo~1_combout\ & ( 
-- !\row27|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(5) $ (((\row28|div5|FS|Bo~2_combout\) # (\row28|div5|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110011001011010011001100101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row27|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(5),
	datac => \row28|div5|FS|ALT_INV_Bo~0_combout\,
	datad => \row28|div5|FS|ALT_INV_Bo~2_combout\,
	dataf => \row28|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row28|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X78_Y8_N9
\row27|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row27|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row27|div32|FS|Bo~1_combout\ & ( \row26|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row27|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(3) $ (!\row27|div3|FS|Bo~0_combout\ $ (\row26|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datac => \row27|div3|FS|ALT_INV_Bo~0_combout\,
	datad => \row26|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row27|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row27|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X78_Y8_N15
\row28|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row27|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row28|div32|FS|Bo~1_combout\ & ( 
-- \row27|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row27|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row28|div32|FS|Bo~1_combout\ & ( 
-- \row27|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row27|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row28|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ 
-- (!\row27|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(3) & \row28|div3|FS|Bo~0_combout\)))) ) ) ) # ( !\row27|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row28|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ (!\row27|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row28|div3|FS|Bo~0_combout\) # (\REG_B|q\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100111000011001111000110100100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datac => \row27|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row28|div3|FS|ALT_INV_Bo~0_combout\,
	datae => \row27|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row28|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row28|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X77_Y9_N54
\row29|div5|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div5|FS|Bo~1_combout\ = ( \row28|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & \row27|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row28|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row27|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row28|div3|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100010010001000010000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datac => \row27|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row28|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row28|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row29|div5|FS|Bo~1_combout\);

-- Location: IOIBUF_X89_Y37_N55
\Ain[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(3),
	o => \Ain[3]~input_o\);

-- Location: FF_X79_Y12_N41
\REG_A|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[3]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(3));

-- Location: LABCELL_X77_Y12_N54
\row29|div2|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div2|FS|Bo~0_combout\ = ( \REG_B|q\(1) & ( \row28|div32|FS|Bo~1_combout\ & ( (!\REG_A|q\(4)) # ((\REG_B|q\(0) & !\REG_A|q\(3))) ) ) ) # ( !\REG_B|q\(1) & ( \row28|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(0) & (!\REG_A|q\(3) & !\REG_A|q\(4))) ) ) ) # ( 
-- \REG_B|q\(1) & ( !\row28|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(0) & ((!\REG_A|q\(4)))) # (\REG_B|q\(0) & ((!\REG_A|q\(3)) # (\REG_A|q\(4)))) ) ) ) # ( !\REG_B|q\(1) & ( !\row28|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(0) & (!\REG_A|q\(3) & \REG_A|q\(4))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000111111000011001100110000000000001111111100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(0),
	datac => \REG_A|ALT_INV_q\(3),
	datad => \REG_A|ALT_INV_q\(4),
	datae => \REG_B|ALT_INV_q\(1),
	dataf => \row28|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row29|div2|FS|Bo~0_combout\);

-- Location: LABCELL_X77_Y9_N36
\row28|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row27|div32|FS|Bo~1_combout\ & ( \row28|div32|FS|Bo~1_combout\ & ( \REG_A|q\(5) ) ) ) # ( !\row27|div32|FS|Bo~1_combout\ & ( \row28|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(0) $ (!\REG_A|q\(5)) ) ) ) # ( \row27|div32|FS|Bo~1_combout\ & ( !\row28|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(1) $ (!\REG_A|q\(5) $ (((!\REG_A|q\(4) & \REG_B|q\(0))))) ) ) ) # ( !\row27|div32|FS|Bo~1_combout\ & ( !\row28|div32|FS|Bo~1_combout\ 
-- & ( !\REG_B|q\(1) $ (!\REG_A|q\(5) $ (((\REG_A|q\(4) & \REG_B|q\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011010101001010110011010011000001111111100000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(1),
	datab => \REG_A|ALT_INV_q\(4),
	datac => \REG_B|ALT_INV_q\(0),
	datad => \REG_A|ALT_INV_q\(5),
	datae => \row27|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row28|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row28|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X78_Y8_N48
\row28|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row28|div32|FS|Bo~1_combout\ & ( \row27|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row28|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(2) $ (!\row27|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row28|div2|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(2),
	datac => \row27|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row28|div2|FS|ALT_INV_Bo~0_combout\,
	dataf => \row28|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row28|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X77_Y9_N30
\row29|div5|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div5|FS|Bo~2_combout\ = ( \row28|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row28|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(2) & (\REG_B|q\(3) & 
-- (!\row29|div5|FS|Bo~1_combout\ & \row29|div2|FS|Bo~0_combout\))) ) ) ) # ( !\row28|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row28|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- (\REG_B|q\(3) & (!\row29|div5|FS|Bo~1_combout\ & ((\row29|div2|FS|Bo~0_combout\) # (\REG_B|q\(2))))) ) ) ) # ( \row28|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row28|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row29|div5|FS|Bo~1_combout\ & (((\REG_B|q\(2) & \row29|div2|FS|Bo~0_combout\)) # (\REG_B|q\(3)))) ) ) ) # ( 
-- !\row28|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row28|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row29|div5|FS|Bo~1_combout\ & (((\row29|div2|FS|Bo~0_combout\) # (\REG_B|q\(3))) 
-- # (\REG_B|q\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000011110000001100000111000000010000001100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(2),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row29|div5|FS|ALT_INV_Bo~1_combout\,
	datad => \row29|div2|FS|ALT_INV_Bo~0_combout\,
	datae => \row28|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row28|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row29|div5|FS|Bo~2_combout\);

-- Location: LABCELL_X77_Y9_N48
\row29|div7|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div7|FS|Bo~0_combout\ = ( \row28|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row29|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & ((!\REG_B|q\(5)) # 
-- (\row28|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(6) & (\row28|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(5))) ) ) ) # ( 
-- !\row28|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row29|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & \row28|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row28|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row29|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & ((!\row29|div5|FS|Bo~0_combout\) # ((!\REG_B|q\(5)) # 
-- (\row28|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(6) & (\row28|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row29|div5|FS|Bo~0_combout\) # (!\REG_B|q\(5))))) ) ) ) # ( 
-- !\row28|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row29|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & (((!\row29|div5|FS|Bo~0_combout\ & !\REG_B|q\(5))) # 
-- (\row28|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(6) & (!\row29|div5|FS|Bo~0_combout\ & (\row28|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111000001100110011111000111000001100000011001100111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row29|div5|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(6),
	datac => \row28|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(5),
	datae => \row28|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row29|div5|FS|ALT_INV_Bo~2_combout\,
	combout => \row29|div7|FS|Bo~0_combout\);

-- Location: LABCELL_X77_Y9_N18
\row29|div10|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div10|FS|Bo~2_combout\ = ( \row28|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row29|div7|FS|Bo~0_combout\ & ( (\REG_B|q\(7) & (!\row28|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (\REG_B|q\(8) & !\row29|div10|FS|Bo~1_combout\))) ) ) ) # ( !\row28|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row29|div7|FS|Bo~0_combout\ & ( (!\row29|div10|FS|Bo~1_combout\ & (((\REG_B|q\(7) & 
-- !\row28|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(8)))) ) ) ) # ( \row28|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row29|div7|FS|Bo~0_combout\ & ( (\REG_B|q\(8) & 
-- (!\row29|div10|FS|Bo~1_combout\ & ((!\row28|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7))))) ) ) ) # ( !\row28|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row29|div7|FS|Bo~0_combout\ & ( (!\row29|div10|FS|Bo~1_combout\ & (((!\row28|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(8))) # (\REG_B|q\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111100000000000011010000000001001111000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(7),
	datab => \row28|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(8),
	datad => \row29|div10|FS|ALT_INV_Bo~1_combout\,
	datae => \row28|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row29|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row29|div10|FS|Bo~2_combout\);

-- Location: LABCELL_X77_Y9_N12
\row29|div12|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div12|FS|Bo~0_combout\ = ( \row28|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row29|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11)) # ((!\REG_B|q\(10) & 
-- \row28|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row28|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row29|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(10) & 
-- (\row28|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(11))) ) ) ) # ( \row28|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row29|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11)) # 
-- ((!\REG_B|q\(10) & ((!\row29|div10|FS|Bo~0_combout\) # (\row28|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(10) & (\row28|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row29|div10|FS|Bo~0_combout\))) ) ) ) # ( !\row28|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row29|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & ((!\REG_B|q\(10) & ((!\row29|div10|FS|Bo~0_combout\) # 
-- (\row28|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(10) & (\row28|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row29|div10|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000000100000111110111111001000100000001000001111001011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datab => \row28|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(11),
	datad => \row29|div10|FS|ALT_INV_Bo~0_combout\,
	datae => \row28|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row29|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row29|div12|FS|Bo~0_combout\);

-- Location: LABCELL_X77_Y9_N42
\row29|div15|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div15|FS|Bo~2_combout\ = ( !\row29|div15|FS|Bo~1_combout\ & ( \row29|div12|FS|Bo~0_combout\ & ( (!\REG_B|q\(13) & (\REG_B|q\(12) & (!\row28|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row28|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(13) & ((!\row28|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(12) & 
-- !\row28|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row29|div15|FS|Bo~1_combout\ & ( !\row29|div12|FS|Bo~0_combout\ & ( (!\REG_B|q\(13) & 
-- (!\row28|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row28|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12))))) # (\REG_B|q\(13) & 
-- (((!\row28|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row28|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010101110001000000000000000001110001010100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(12),
	datac => \row28|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row28|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row29|div15|FS|ALT_INV_Bo~1_combout\,
	dataf => \row29|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row29|div15|FS|Bo~2_combout\);

-- Location: LABCELL_X77_Y9_N6
\row29|div17|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div17|FS|Bo~0_combout\ = ( \row28|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row29|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & ((!\REG_B|q\(15)) # 
-- (\row28|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(16) & (!\REG_B|q\(15) & \row28|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row28|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row29|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & \row28|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row28|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row29|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & ((!\REG_B|q\(15)) # ((!\row29|div15|FS|Bo~0_combout\) # 
-- (\row28|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(16) & (\row28|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(15)) # (!\row29|div15|FS|Bo~0_combout\)))) ) ) ) # 
-- ( !\row28|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row29|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & (((!\REG_B|q\(15) & !\row29|div15|FS|Bo~0_combout\)) # 
-- (\row28|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(16) & (!\REG_B|q\(15) & (\row28|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row29|div15|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111000001010101011111000111000001010000010101000111010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(16),
	datab => \REG_B|ALT_INV_q\(15),
	datac => \row28|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row29|div15|FS|ALT_INV_Bo~0_combout\,
	datae => \row28|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row29|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row29|div17|FS|Bo~0_combout\);

-- Location: LABCELL_X75_Y11_N48
\row29|div20|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div20|FS|Bo~2_combout\ = ( \row28|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row29|div17|FS|Bo~0_combout\ & ( (\REG_B|q\(18) & (!\row29|div20|FS|Bo~1_combout\ & 
-- !\row28|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row28|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row29|div17|FS|Bo~0_combout\ & ( (!\row29|div20|FS|Bo~1_combout\ & 
-- ((!\REG_B|q\(18) & (\REG_B|q\(17) & !\row28|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(18) & ((!\row28|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17)))))) ) ) ) # 
-- ( \row28|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row29|div17|FS|Bo~0_combout\ & ( (!\row29|div20|FS|Bo~1_combout\ & ((!\REG_B|q\(18) & (\REG_B|q\(17) & 
-- !\row28|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(18) & ((!\row28|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17)))))) ) ) ) # ( 
-- !\row28|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row29|div17|FS|Bo~0_combout\ & ( (!\row29|div20|FS|Bo~1_combout\ & ((!\row28|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001010000011100000001000001110000000100000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(17),
	datac => \row29|div20|FS|ALT_INV_Bo~1_combout\,
	datad => \row28|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row28|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row29|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row29|div20|FS|Bo~2_combout\);

-- Location: LABCELL_X75_Y11_N6
\row29|div22|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div22|FS|Bo~0_combout\ = ( \row29|div20|FS|Bo~0_combout\ & ( \row29|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & (((!\REG_B|q\(20) & \row28|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\row28|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(21) & (!\REG_B|q\(20) & (\row28|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row28|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row29|div20|FS|Bo~0_combout\ & ( \row29|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & (((!\REG_B|q\(20) & 
-- \row28|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row28|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(21) & (!\REG_B|q\(20) & 
-- (\row28|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row28|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row29|div20|FS|Bo~0_combout\ & ( !\row29|div20|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(21) & (((!\REG_B|q\(20) & \row28|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row28|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(21) & (!\REG_B|q\(20) & 
-- (\row28|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row28|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row29|div20|FS|Bo~0_combout\ & ( !\row29|div20|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(21) & ((!\REG_B|q\(20)) # ((\row28|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row28|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(21) & 
-- (\row28|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(20)) # (\row28|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111010101111000010101000111000001010100011100000101010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(21),
	datab => \REG_B|ALT_INV_q\(20),
	datac => \row28|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row28|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row29|div20|FS|ALT_INV_Bo~0_combout\,
	dataf => \row29|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row29|div22|FS|Bo~0_combout\);

-- Location: LABCELL_X75_Y11_N0
\row29|div25|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div25|FS|Bo~2_combout\ = ( \row28|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row29|div22|FS|Bo~0_combout\ & ( (\REG_B|q\(22) & (!\row29|div25|FS|Bo~1_combout\ & (\REG_B|q\(23) & 
-- !\row28|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row28|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row29|div22|FS|Bo~0_combout\ & ( (!\row29|div25|FS|Bo~1_combout\ & 
-- (((\REG_B|q\(22) & !\row28|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(23)))) ) ) ) # ( \row28|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row29|div22|FS|Bo~0_combout\ & ( 
-- (!\row29|div25|FS|Bo~1_combout\ & (\REG_B|q\(23) & ((!\row28|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22))))) ) ) ) # ( !\row28|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row29|div22|FS|Bo~0_combout\ & ( (!\row29|div25|FS|Bo~1_combout\ & (((!\row28|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(23))) # (\REG_B|q\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110001001100000011000000010001001100000011000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datab => \row29|div25|FS|ALT_INV_Bo~1_combout\,
	datac => \REG_B|ALT_INV_q\(23),
	datad => \row28|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row28|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row29|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row29|div25|FS|Bo~2_combout\);

-- Location: LABCELL_X75_Y12_N6
\row29|div27|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div27|FS|Bo~0_combout\ = ( \row28|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row29|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(25) & ((!\REG_B|q\(26)) # 
-- (\row28|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(25) & (!\REG_B|q\(26) & \row28|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row28|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row29|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & \row28|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row28|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row29|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & ((!\REG_B|q\(25)) # ((!\row29|div25|FS|Bo~0_combout\) # 
-- (\row28|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(26) & (\row28|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(25)) # (!\row29|div25|FS|Bo~0_combout\)))) ) ) ) # 
-- ( !\row28|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row29|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & (((!\REG_B|q\(25) & !\row29|div25|FS|Bo~0_combout\)) # 
-- (\row28|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & (!\REG_B|q\(25) & (!\row29|div25|FS|Bo~0_combout\ & \row28|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011101100110010001111111000000000110011001000100011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(25),
	datab => \REG_B|ALT_INV_q\(26),
	datac => \row29|div25|FS|ALT_INV_Bo~0_combout\,
	datad => \row28|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row28|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row29|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row29|div27|FS|Bo~0_combout\);

-- Location: LABCELL_X74_Y11_N18
\row29|div30|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div30|FS|Bo~2_combout\ = ( !\row29|div30|FS|Bo~1_combout\ & ( \row29|div27|FS|Bo~0_combout\ & ( (!\REG_B|q\(28) & (\REG_B|q\(27) & (!\row28|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row28|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(28) & ((!\row28|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(27) & 
-- !\row28|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row29|div30|FS|Bo~1_combout\ & ( !\row29|div27|FS|Bo~0_combout\ & ( (!\REG_B|q\(28) & 
-- (!\row28|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row28|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27))))) # (\REG_B|q\(28) & 
-- (((!\row28|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row28|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(27)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001101110001000000000000000001110001001100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(27),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row28|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row28|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row29|div30|FS|ALT_INV_Bo~1_combout\,
	dataf => \row29|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row29|div30|FS|Bo~2_combout\);

-- Location: LABCELL_X74_Y11_N51
\row29|div32|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div32|FS|Bo~1_combout\ = ( \REG_B|q\(31) & ( \row29|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & (!\row29|div32|FS|Bo~0_combout\ & \row28|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\REG_B|q\(31) & ( 
-- \row29|div30|FS|Bo~2_combout\ & ( (!\row29|div32|FS|Bo~0_combout\) # ((!\REG_B|q\(30) & \row28|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \REG_B|q\(31) & ( !\row29|div30|FS|Bo~2_combout\ & ( 
-- (!\row29|div32|FS|Bo~0_combout\ & ((!\REG_B|q\(30) & ((!\row29|div30|FS|Bo~0_combout\) # (\row28|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(30) & (!\row29|div30|FS|Bo~0_combout\ & 
-- \row28|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\REG_B|q\(31) & ( !\row29|div30|FS|Bo~2_combout\ & ( (!\row29|div32|FS|Bo~0_combout\) # ((!\REG_B|q\(30) & ((!\row29|div30|FS|Bo~0_combout\) # 
-- (\row28|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(30) & (!\row29|div30|FS|Bo~0_combout\ & \row28|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110011111110100000001100100011001100111011100000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datab => \row29|div32|FS|ALT_INV_Bo~0_combout\,
	datac => \row29|div30|FS|ALT_INV_Bo~0_combout\,
	datad => \row28|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \REG_B|ALT_INV_q\(31),
	dataf => \row29|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row29|div32|FS|Bo~1_combout\);

-- Location: LABCELL_X75_Y12_N24
\row29|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row29|div32|FS|Bo~1_combout\ & ( \row29|div27|FS|Bo~0_combout\ & ( \row28|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row29|div32|FS|Bo~1_combout\ & ( \row29|div27|FS|Bo~0_combout\ & ( !\REG_B|q\(27) $ (!\row28|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row29|div32|FS|Bo~1_combout\ & ( !\row29|div27|FS|Bo~0_combout\ & ( 
-- \row28|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row29|div32|FS|Bo~1_combout\ & ( !\row29|div27|FS|Bo~0_combout\ & ( !\REG_B|q\(27) $ 
-- (\row28|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010110100101000011110000111101011010010110100000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(27),
	datac => \row28|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row29|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row29|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row29|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X75_Y12_N42
\row29|div28|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div28|FS|Bo~0_combout\ = ( !\row28|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row29|div27|FS|Bo~0_combout\ & ( \REG_B|q\(27) ) ) ) # ( 
-- \row28|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row29|div27|FS|Bo~0_combout\ & ( \REG_B|q\(27) ) ) ) # ( !\row28|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row29|div27|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000011110000111100001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(27),
	datae => \row28|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row29|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row29|div28|FS|Bo~0_combout\);

-- Location: LABCELL_X75_Y12_N51
\row29|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row29|div32|FS|Bo~1_combout\ & ( \row28|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row29|div32|FS|Bo~1_combout\ & ( 
-- \row28|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\REG_B|q\(28) $ (\row29|div28|FS|Bo~0_combout\) ) ) ) # ( !\row29|div32|FS|Bo~1_combout\ & ( 
-- !\row28|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\REG_B|q\(28) $ (!\row29|div28|FS|Bo~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010000000000000000010100101101001011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datac => \row29|div28|FS|ALT_INV_Bo~0_combout\,
	datae => \row29|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row28|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row29|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X74_Y11_N54
\row30|div32|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div32|FS|Bo~0_combout\ = ( \REG_B|q\(31) & ( \row29|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & (\row28|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row29|div32|FS|Bo~0_combout\)) # (\REG_B|q\(30) & 
-- (!\row28|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\REG_B|q\(31) & ( \row29|div30|FS|Bo~2_combout\ & ( (!\row28|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ((!\row29|div32|FS|Bo~0_combout\) # (\REG_B|q\(30)))) ) ) ) # ( \REG_B|q\(31) & ( !\row29|div30|FS|Bo~2_combout\ & ( (!\row28|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(30) $ 
-- ((\row29|div30|FS|Bo~0_combout\)))) # (\row28|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\row29|div32|FS|Bo~0_combout\ & (!\REG_B|q\(30) $ (!\row29|div30|FS|Bo~0_combout\)))) ) ) ) # ( !\REG_B|q\(31) & ( 
-- !\row29|div30|FS|Bo~2_combout\ & ( (!\row28|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row29|div32|FS|Bo~0_combout\) # (!\REG_B|q\(30) $ (\row29|div30|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010010000100100001001011011110000010100000101000001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datab => \row29|div30|FS|ALT_INV_Bo~0_combout\,
	datac => \row28|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row29|div32|FS|ALT_INV_Bo~0_combout\,
	datae => \REG_B|ALT_INV_q\(31),
	dataf => \row29|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row30|div32|FS|Bo~0_combout\);

-- Location: LABCELL_X74_Y11_N42
\row28|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row28|div32|FS|Bo~1_combout\ & ( \row27|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row28|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(28) $ (!\row27|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row28|div28|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row27|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row28|div28|FS|ALT_INV_Bo~0_combout\,
	dataf => \row28|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row28|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X74_Y11_N6
\row29|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row29|div32|FS|Bo~1_combout\ & ( \row29|div28|FS|Bo~0_combout\ & ( \row28|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row29|div32|FS|Bo~1_combout\ & ( \row29|div28|FS|Bo~0_combout\ & ( !\REG_B|q\(29) $ (!\row28|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((!\row28|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(28))))) ) ) ) # ( \row29|div32|FS|Bo~1_combout\ & ( !\row29|div28|FS|Bo~0_combout\ & ( 
-- \row28|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row29|div32|FS|Bo~1_combout\ & ( !\row29|div28|FS|Bo~0_combout\ & ( !\REG_B|q\(29) $ 
-- (!\row28|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(28) & !\row28|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010110011010000000001111111110100110010110010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row28|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row28|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row29|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row29|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row29|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X74_Y11_N45
\row30|div30|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div30|FS|Bo~0_combout\ = ( \row29|div32|FS|Bo~1_combout\ & ( (!\row28|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(29)) ) ) # ( !\row29|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(29) & 
-- (!\row28|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(28) $ (!\row29|div28|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010010110000000001001011000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row28|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row29|div28|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(29),
	dataf => \row29|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row30|div30|FS|Bo~0_combout\);

-- Location: LABCELL_X74_Y11_N12
\row30|div30|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div30|FS|Bo~1_combout\ = ( \row29|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & (!\row28|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row29|div32|FS|Bo~1_combout\) # (\REG_B|q\(28)))))) ) ) # ( 
-- !\row29|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & (!\row28|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(28)) # (\row29|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000001010001010000000101010000010000010101000001000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row28|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row29|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row29|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row30|div30|FS|Bo~1_combout\);

-- Location: LABCELL_X75_Y11_N42
\row29|div25|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div25|FS|Bo~3_combout\ = ( !\row29|div25|FS|Bo~0_combout\ & ( !\row29|div25|FS|Bo~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row29|div25|FS|ALT_INV_Bo~2_combout\,
	dataf => \row29|div25|FS|ALT_INV_Bo~0_combout\,
	combout => \row29|div25|FS|Bo~3_combout\);

-- Location: LABCELL_X75_Y11_N54
\row29|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row28|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row29|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row28|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row29|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(26) $ (((!\REG_B|q\(25) & (!\row28|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row29|div25|FS|Bo~3_combout\)) # (\REG_B|q\(25) & ((!\row28|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row29|div25|FS|Bo~3_combout\))))) ) ) ) # ( 
-- !\row28|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row29|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(26) $ (((!\REG_B|q\(25) & ((\row29|div25|FS|Bo~3_combout\) # 
-- (\row28|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(25) & (\row28|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row29|div25|FS|Bo~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010011001100101010110011001101000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(26),
	datab => \REG_B|ALT_INV_q\(25),
	datac => \row28|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row29|div25|FS|ALT_INV_Bo~3_combout\,
	datae => \row28|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row29|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row29|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X81_Y11_N12
\row29|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row29|div32|FS|Bo~1_combout\ & ( \row28|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row29|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(25) $ (!\row29|div25|FS|Bo~3_combout\ $ (!\row28|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(25),
	datac => \row29|div25|FS|ALT_INV_Bo~3_combout\,
	datad => \row28|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row29|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row29|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X77_Y11_N39
\row28|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row28|div32|FS|Bo~1_combout\ & ( \row27|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row28|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(23) $ (!\row28|div23|FS|Bo~0_combout\ $ (\row27|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datac => \row28|div23|FS|ALT_INV_Bo~0_combout\,
	datad => \row27|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row28|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row28|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X75_Y11_N12
\row29|div23|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div23|FS|Bo~0_combout\ = ( \row29|div22|FS|Bo~0_combout\ & ( (!\row28|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(22)) ) ) # ( !\row29|div22|FS|Bo~0_combout\ & ( 
-- (!\row28|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row28|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(22),
	dataf => \row29|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row29|div23|FS|Bo~0_combout\);

-- Location: LABCELL_X77_Y11_N48
\row29|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row29|div23|FS|Bo~0_combout\ & ( \row29|div32|FS|Bo~1_combout\ & ( \row28|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row29|div23|FS|Bo~0_combout\ & ( \row29|div32|FS|Bo~1_combout\ & ( \row28|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row29|div23|FS|Bo~0_combout\ & ( !\row29|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(24) $ 
-- (!\row28|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row28|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(23))))) ) ) ) # ( !\row29|div23|FS|Bo~0_combout\ & ( 
-- !\row29|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(24) $ (!\row28|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row28|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101100110100110100110100110010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	datab => \row28|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(23),
	datad => \row28|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row29|div23|FS|ALT_INV_Bo~0_combout\,
	dataf => \row29|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row29|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X70_Y11_N48
\row30|div25|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div25|FS|Bo~0_combout\ = ( \row29|div32|FS|Bo~1_combout\ & ( (!\row28|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(24)) ) ) # ( !\row29|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(24) & 
-- (!\row28|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(23) $ (!\row29|div23|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100000110000010010000011000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row28|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(23),
	datac => \REG_B|ALT_INV_q\(24),
	datad => \row29|div23|FS|ALT_INV_Bo~0_combout\,
	dataf => \row29|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row30|div25|FS|Bo~0_combout\);

-- Location: LABCELL_X70_Y11_N51
\row30|div25|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div25|FS|Bo~1_combout\ = ( \row29|div32|FS|Bo~1_combout\ & ( (\row28|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(24)) ) ) # ( !\row29|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & 
-- (!\row28|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(23) $ (\row29|div23|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110000010010000011000001001000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row28|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(23),
	datac => \REG_B|ALT_INV_q\(24),
	datad => \row29|div23|FS|ALT_INV_Bo~0_combout\,
	dataf => \row29|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row30|div25|FS|Bo~1_combout\);

-- Location: LABCELL_X75_Y11_N45
\row29|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row29|div32|FS|Bo~1_combout\ & ( \row28|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row29|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(22) $ (!\row28|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row29|div22|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010010110100101101001011000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datab => \row28|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row29|div22|FS|ALT_INV_Bo~0_combout\,
	dataf => \row29|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row29|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X75_Y11_N39
\row29|div20|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div20|FS|Bo~3_combout\ = ( !\row29|div20|FS|Bo~2_combout\ & ( !\row29|div20|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row29|div20|FS|ALT_INV_Bo~0_combout\,
	dataf => \row29|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row29|div20|FS|Bo~3_combout\);

-- Location: LABCELL_X75_Y11_N18
\row29|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row28|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row29|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row28|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row29|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(21) $ (((!\row28|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ((!\row29|div20|FS|Bo~3_combout\) # (\REG_B|q\(20)))) # (\row28|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\REG_B|q\(20) & !\row29|div20|FS|Bo~3_combout\)))) ) ) ) # ( 
-- !\row28|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row29|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(21) $ (((!\row28|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(20) & 
-- \row29|div20|FS|Bo~3_combout\)) # (\row28|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(20)) # (\row29|div20|FS|Bo~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001101001011001011001011010011000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(21),
	datab => \row28|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(20),
	datad => \row29|div20|FS|ALT_INV_Bo~3_combout\,
	datae => \row28|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row29|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row29|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X73_Y9_N51
\row29|div18|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div18|FS|Bo~0_combout\ = ( \row29|div17|FS|Bo~0_combout\ & ( (!\row28|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(17)) ) ) # ( !\row29|div17|FS|Bo~0_combout\ & ( 
-- (!\row28|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row28|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(17),
	dataf => \row29|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row29|div18|FS|Bo~0_combout\);

-- Location: LABCELL_X73_Y9_N21
\row30|div20|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div20|FS|Bo~0_combout\ = ( \row29|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & !\row28|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row29|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & 
-- (!\row29|div18|FS|Bo~0_combout\ $ (!\REG_B|q\(18) $ (!\row28|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010010001000010001001000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row29|div18|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(19),
	datac => \REG_B|ALT_INV_q\(18),
	datad => \row28|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row29|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row30|div20|FS|Bo~0_combout\);

-- Location: MLABCELL_X78_Y11_N39
\row29|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row29|div32|FS|Bo~1_combout\ & ( \row28|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row29|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(20) $ (!\row28|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row29|div20|FS|Bo~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datac => \row28|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row29|div20|FS|ALT_INV_Bo~3_combout\,
	dataf => \row29|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row29|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X73_Y9_N54
\row28|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row28|div18|FS|Bo~0_combout\ & ( !\row27|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(18)) # 
-- (\row28|div32|FS|Bo~1_combout\))) ) ) # ( !\row28|div18|FS|Bo~0_combout\ & ( !\row27|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(18)) # (\row28|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011110011000011001111001111000000001111111100000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row28|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \REG_B|ALT_INV_q\(18),
	datad => \row27|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row28|div18|FS|ALT_INV_Bo~0_combout\,
	combout => \row28|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X73_Y9_N24
\row29|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row28|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row29|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row28|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row29|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(19) $ (((!\REG_B|q\(18) & (\row29|div18|FS|Bo~0_combout\ & 
-- !\row28|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(18) & ((!\row28|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row29|div18|FS|Bo~0_combout\))))) ) ) ) # ( 
-- !\row28|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row29|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(19) $ (((!\REG_B|q\(18) & ((!\row29|div18|FS|Bo~0_combout\) # 
-- (\row28|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(18) & (!\row29|div18|FS|Bo~0_combout\ & \row28|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110101001010110100101011010100100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(19),
	datab => \REG_B|ALT_INV_q\(18),
	datac => \row29|div18|FS|ALT_INV_Bo~0_combout\,
	datad => \row28|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row28|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row29|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row29|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X73_Y9_N48
\row30|div20|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div20|FS|Bo~1_combout\ = ( \row29|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & \row28|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row29|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & (!\REG_B|q\(18) $ 
-- (!\row29|div18|FS|Bo~0_combout\ $ (\row28|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(19),
	datab => \REG_B|ALT_INV_q\(18),
	datac => \row29|div18|FS|ALT_INV_Bo~0_combout\,
	datad => \row28|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row29|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row30|div20|FS|Bo~1_combout\);

-- Location: LABCELL_X77_Y9_N57
\row29|div15|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div15|FS|Bo~3_combout\ = ( !\row29|div15|FS|Bo~2_combout\ & ( !\row29|div15|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row29|div15|FS|ALT_INV_Bo~0_combout\,
	dataf => \row29|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row29|div15|FS|Bo~3_combout\);

-- Location: LABCELL_X79_Y9_N18
\row29|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row29|div15|FS|Bo~3_combout\ & ( \row29|div32|FS|Bo~1_combout\ & ( \row28|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row29|div15|FS|Bo~3_combout\ & ( \row29|div32|FS|Bo~1_combout\ & ( \row28|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row29|div15|FS|Bo~3_combout\ & ( !\row29|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(16) $ 
-- (!\row28|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row28|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(15))))) ) ) ) # ( !\row29|div15|FS|Bo~3_combout\ & ( 
-- !\row29|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(16) $ (!\row28|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row28|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010011001011001101001011000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(16),
	datab => \row28|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row28|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(15),
	datae => \row29|div15|FS|ALT_INV_Bo~3_combout\,
	dataf => \row29|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row29|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X79_Y9_N39
\row29|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row29|div32|FS|Bo~1_combout\ & ( \row28|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row29|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(17) $ (!\row28|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row29|div17|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(17),
	datac => \row28|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row29|div17|FS|ALT_INV_Bo~0_combout\,
	dataf => \row29|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row29|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X77_Y9_N0
\row29|div13|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div13|FS|Bo~0_combout\ = ( \row29|div12|FS|Bo~0_combout\ & ( (\REG_B|q\(12) & !\row28|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row29|div12|FS|Bo~0_combout\ & ( 
-- (!\row28|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100110011111111110011001100110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(12),
	datad => \row28|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row29|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row29|div13|FS|Bo~0_combout\);

-- Location: LABCELL_X77_Y8_N45
\row30|div15|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div15|FS|Bo~0_combout\ = ( !\row28|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row29|div32|FS|Bo~1_combout\ & ( \REG_B|q\(14) ) ) ) # ( 
-- \row28|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row29|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & (!\REG_B|q\(13) $ (!\row29|div13|FS|Bo~0_combout\))) ) ) ) # ( 
-- !\row28|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row29|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & (!\REG_B|q\(13) $ (\row29|div13|FS|Bo~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000101000001000101000001010001010101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row29|div13|FS|ALT_INV_Bo~0_combout\,
	datae => \row28|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row29|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row30|div15|FS|Bo~0_combout\);

-- Location: LABCELL_X77_Y10_N33
\row28|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row28|div32|FS|Bo~1_combout\ & ( \row27|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row28|div32|FS|Bo~1_combout\ & ( 
-- !\row27|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(13) $ (\row28|div13|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row27|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(13),
	datad => \row28|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row28|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row28|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X77_Y10_N42
\row29|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row29|div13|FS|Bo~0_combout\ & ( \row29|div32|FS|Bo~1_combout\ & ( \row28|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row29|div13|FS|Bo~0_combout\ & ( \row29|div32|FS|Bo~1_combout\ & ( \row28|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row29|div13|FS|Bo~0_combout\ & ( !\row29|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ 
-- (!\row28|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row28|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(13))))) ) ) ) # ( !\row29|div13|FS|Bo~0_combout\ & ( 
-- !\row29|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ (!\row28|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(13) & !\row28|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100100111100110000110110100100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(14),
	datac => \row28|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row28|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row29|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row29|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row29|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X77_Y10_N30
\row29|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row29|div32|FS|Bo~1_combout\ & ( \row28|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row29|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(15) $ (!\row29|div15|FS|Bo~3_combout\ $ (!\row28|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(15),
	datac => \row29|div15|FS|ALT_INV_Bo~3_combout\,
	datad => \row28|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row29|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row29|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X78_Y9_N36
\row30|div15|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div15|FS|Bo~1_combout\ = ( \row29|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & \row28|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row29|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & 
-- (!\row29|div13|FS|Bo~0_combout\ $ (!\row28|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\REG_B|q\(13))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \row29|div13|FS|ALT_INV_Bo~0_combout\,
	datac => \row28|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(13),
	dataf => \row29|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row30|div15|FS|Bo~1_combout\);

-- Location: LABCELL_X77_Y9_N24
\row29|div10|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div10|FS|Bo~3_combout\ = ( !\row29|div10|FS|Bo~2_combout\ & ( !\row29|div10|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row29|div10|FS|ALT_INV_Bo~0_combout\,
	dataf => \row29|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row29|div10|FS|Bo~3_combout\);

-- Location: MLABCELL_X78_Y9_N30
\row29|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row28|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row29|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row28|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row29|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(11) $ (((!\REG_B|q\(10) & (!\row28|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row29|div10|FS|Bo~3_combout\)) # (\REG_B|q\(10) & ((!\row28|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row29|div10|FS|Bo~3_combout\))))) ) ) ) # ( 
-- !\row28|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row29|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(11) $ (((!\REG_B|q\(10) & ((\row29|div10|FS|Bo~3_combout\) # 
-- (\row28|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(10) & (\row28|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row29|div10|FS|Bo~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101001001001011001011011011010000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datab => \row28|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(11),
	datad => \row29|div10|FS|ALT_INV_Bo~3_combout\,
	datae => \row28|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row29|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row29|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X74_Y9_N42
\row29|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row29|div32|FS|Bo~1_combout\ & ( \row28|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row29|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(12) $ (!\row29|div12|FS|Bo~0_combout\ $ (!\row28|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datac => \row29|div12|FS|ALT_INV_Bo~0_combout\,
	datad => \row28|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row29|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row29|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X78_Y9_N3
\row29|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row29|div32|FS|Bo~1_combout\ & ( \row28|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row29|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(10) $ (!\row29|div10|FS|Bo~3_combout\ $ (!\row28|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(10),
	datac => \row29|div10|FS|ALT_INV_Bo~3_combout\,
	datad => \row28|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row29|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row29|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X77_Y9_N27
\row29|div8|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div8|FS|Bo~0_combout\ = ( \row29|div7|FS|Bo~0_combout\ & ( (\REG_B|q\(7) & !\row28|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row29|div7|FS|Bo~0_combout\ & ( 
-- (!\row28|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101111111110101010101010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(7),
	datad => \row28|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row29|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row29|div8|FS|Bo~0_combout\);

-- Location: LABCELL_X79_Y9_N45
\row30|div10|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div10|FS|Bo~0_combout\ = ( \row28|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row29|div32|FS|Bo~1_combout\ & (\REG_B|q\(9) & (!\REG_B|q\(8) $ (!\row29|div8|FS|Bo~0_combout\)))) ) ) # ( 
-- !\row28|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(9) & ((!\REG_B|q\(8) $ (\row29|div8|FS|Bo~0_combout\)) # (\row29|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100000111000010110000011100000100000010000000010000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \row29|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \REG_B|ALT_INV_q\(9),
	datad => \row29|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row28|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row30|div10|FS|Bo~0_combout\);

-- Location: LABCELL_X75_Y10_N27
\row28|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row28|div32|FS|Bo~1_combout\ & ( \row27|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row28|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(8) $ (!\row27|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row28|div8|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datac => \row27|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row28|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row28|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row28|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X75_Y10_N48
\row29|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row29|div8|FS|Bo~0_combout\ & ( \row29|div32|FS|Bo~1_combout\ & ( \row28|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row29|div8|FS|Bo~0_combout\ & ( \row29|div32|FS|Bo~1_combout\ & ( \row28|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row29|div8|FS|Bo~0_combout\ & ( !\row29|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ 
-- (!\row28|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row28|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(8))))) ) ) ) # ( !\row29|div8|FS|Bo~0_combout\ & ( 
-- !\row29|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ (!\row28|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(8) & !\row28|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100100111100110000110110100100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(9),
	datac => \row28|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row28|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row29|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row29|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row29|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X75_Y9_N27
\row29|div6|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div6|FS|Bo~0_combout\ = ( \row29|div5|FS|Bo~0_combout\ & ( (!\REG_B|q\(5) & \row28|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row29|div5|FS|Bo~0_combout\ & ( (!\REG_B|q\(5) & 
-- ((!\row29|div5|FS|Bo~2_combout\) # (\row28|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(5) & (\row28|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row29|div5|FS|Bo~2_combout\)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111100001100110011110000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(5),
	datac => \row28|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row29|div5|FS|ALT_INV_Bo~2_combout\,
	dataf => \row29|div5|FS|ALT_INV_Bo~0_combout\,
	combout => \row29|div6|FS|Bo~0_combout\);

-- Location: LABCELL_X75_Y9_N12
\row29|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row29|div32|FS|Bo~1_combout\ & ( \row28|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row29|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(6) $ (!\row28|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row29|div6|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(6),
	datac => \row28|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row29|div6|FS|ALT_INV_Bo~0_combout\,
	dataf => \row29|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row29|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X74_Y9_N6
\row30|div10|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div10|FS|Bo~1_combout\ = ( \row29|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & \row28|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row29|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (!\row28|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row29|div8|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100010010001000010000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(9),
	datac => \row28|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row29|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row29|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row30|div10|FS|Bo~1_combout\);

-- Location: LABCELL_X75_Y9_N21
\row29|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row29|div32|FS|Bo~1_combout\ & ( \row28|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row29|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(7) $ (!\row28|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row29|div7|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(7),
	datac => \row28|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row29|div7|FS|ALT_INV_Bo~0_combout\,
	dataf => \row29|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row29|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X78_Y8_N54
\row29|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row29|div5|FS|Bo~2_combout\ & ( \row29|div32|FS|Bo~1_combout\ & ( \row28|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row29|div5|FS|Bo~2_combout\ & ( \row29|div32|FS|Bo~1_combout\ & ( \row28|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row29|div5|FS|Bo~2_combout\ & ( !\row29|div32|FS|Bo~1_combout\ & ( 
-- !\row28|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\REG_B|q\(5)) ) ) ) # ( !\row29|div5|FS|Bo~2_combout\ & ( !\row29|div32|FS|Bo~1_combout\ & ( 
-- !\row28|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(5) $ (\row29|div5|FS|Bo~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011110000111100001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row28|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(5),
	datad => \row29|div5|FS|ALT_INV_Bo~0_combout\,
	datae => \row29|div5|FS|ALT_INV_Bo~2_combout\,
	dataf => \row29|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row29|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X78_Y8_N39
\row28|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row28|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row28|div32|FS|Bo~1_combout\ & ( \row27|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row28|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(3) $ (!\row28|div3|FS|Bo~0_combout\ $ (\row27|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datac => \row28|div3|FS|ALT_INV_Bo~0_combout\,
	datad => \row27|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row28|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row28|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X78_Y10_N27
\row29|div3|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div3|FS|Bo~0_combout\ = ( \row28|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(2) & \row29|div2|FS|Bo~0_combout\) ) ) # ( !\row28|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ( (\row29|div2|FS|Bo~0_combout\) # (\REG_B|q\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(2),
	datad => \row29|div2|FS|ALT_INV_Bo~0_combout\,
	dataf => \row28|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row29|div3|FS|Bo~0_combout\);

-- Location: MLABCELL_X78_Y8_N0
\row29|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row29|div3|FS|Bo~0_combout\ & ( \row29|div32|FS|Bo~1_combout\ & ( \row28|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row29|div3|FS|Bo~0_combout\ & ( \row29|div32|FS|Bo~1_combout\ & ( \row28|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row29|div3|FS|Bo~0_combout\ & ( !\row29|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ 
-- (!\row28|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row28|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(3))))) ) ) ) # ( !\row29|div3|FS|Bo~0_combout\ & ( 
-- !\row29|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ (!\row28|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(3) & !\row28|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001110011100110001100011100100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datac => \row28|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row28|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row29|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row29|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row29|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X78_Y10_N0
\row30|div5|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div5|FS|Bo~0_combout\ = ( \row29|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & !\row28|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row29|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row29|div3|FS|Bo~0_combout\ $ (!\row28|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010010001000010001001000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datac => \row29|div3|FS|ALT_INV_Bo~0_combout\,
	datad => \row28|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row29|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row30|div5|FS|Bo~0_combout\);

-- Location: MLABCELL_X78_Y8_N36
\row30|div5|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div5|FS|Bo~1_combout\ = ( \row29|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & \row28|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row29|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row28|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row29|div3|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100010010001000010000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datac => \row28|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row29|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row29|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row30|div5|FS|Bo~1_combout\);

-- Location: LABCELL_X79_Y12_N24
\row29|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row28|div32|FS|Bo~1_combout\ & ( \row29|div32|FS|Bo~1_combout\ & ( \REG_A|q\(4) ) ) ) # ( !\row28|div32|FS|Bo~1_combout\ & ( \row29|div32|FS|Bo~1_combout\ & ( 
-- !\REG_A|q\(4) $ (!\REG_B|q\(0)) ) ) ) # ( \row28|div32|FS|Bo~1_combout\ & ( !\row29|div32|FS|Bo~1_combout\ & ( !\REG_A|q\(4) $ (!\REG_B|q\(1) $ (((\REG_B|q\(0) & !\REG_A|q\(3))))) ) ) ) # ( !\row28|div32|FS|Bo~1_combout\ & ( !\row29|div32|FS|Bo~1_combout\ 
-- & ( !\REG_A|q\(4) $ (!\REG_B|q\(1) $ (((\REG_B|q\(0) & \REG_A|q\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011010101001011001011001101001100110011001100101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(0),
	datac => \REG_A|ALT_INV_q\(3),
	datad => \REG_B|ALT_INV_q\(1),
	datae => \row28|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row29|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row29|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: IOIBUF_X80_Y81_N1
\Ain[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(2),
	o => \Ain[2]~input_o\);

-- Location: FF_X79_Y12_N2
\REG_A|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[2]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(2));

-- Location: LABCELL_X79_Y12_N18
\row30|div2|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div2|FS|Bo~0_combout\ = ( \row29|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(1) & (\REG_B|q\(0) & (!\REG_A|q\(2) & !\REG_A|q\(3)))) # (\REG_B|q\(1) & ((!\REG_A|q\(3)) # ((\REG_B|q\(0) & !\REG_A|q\(2))))) ) ) # ( !\row29|div32|FS|Bo~1_combout\ & ( 
-- (!\REG_A|q\(2) & ((!\REG_A|q\(3) & ((\REG_B|q\(1)))) # (\REG_A|q\(3) & (\REG_B|q\(0))))) # (\REG_A|q\(2) & (\REG_B|q\(1) & (!\REG_B|q\(0) $ (\REG_A|q\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001001010001001100100101000101110011000100000111001100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(0),
	datab => \REG_B|ALT_INV_q\(1),
	datac => \REG_A|ALT_INV_q\(2),
	datad => \REG_A|ALT_INV_q\(3),
	dataf => \row29|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row30|div2|FS|Bo~0_combout\);

-- Location: MLABCELL_X78_Y10_N36
\row29|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row29|div32|FS|Bo~1_combout\ & ( \row28|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row29|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(2) $ (!\row28|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row29|div2|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(2),
	datac => \row28|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row29|div2|FS|ALT_INV_Bo~0_combout\,
	dataf => \row29|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row29|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X78_Y8_N42
\row30|div5|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div5|FS|Bo~2_combout\ = ( \row30|div2|FS|Bo~0_combout\ & ( \row29|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(3) & (!\row30|div5|FS|Bo~1_combout\ & 
-- ((!\row29|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(2))))) ) ) ) # ( !\row30|div2|FS|Bo~0_combout\ & ( \row29|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(2) & 
-- (\REG_B|q\(3) & (!\row30|div5|FS|Bo~1_combout\ & !\row29|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row30|div2|FS|Bo~0_combout\ & ( 
-- !\row29|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row30|div5|FS|Bo~1_combout\ & (((!\row29|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(3))) # (\REG_B|q\(2)))) ) ) ) # ( 
-- !\row30|div2|FS|Bo~0_combout\ & ( !\row29|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row30|div5|FS|Bo~1_combout\ & (((\REG_B|q\(2) & !\row29|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) 
-- # (\REG_B|q\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000000110000111100000111000000010000000000000011000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(2),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row30|div5|FS|ALT_INV_Bo~1_combout\,
	datad => \row29|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row30|div2|FS|ALT_INV_Bo~0_combout\,
	dataf => \row29|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row30|div5|FS|Bo~2_combout\);

-- Location: MLABCELL_X78_Y8_N30
\row30|div7|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div7|FS|Bo~0_combout\ = ( \row30|div5|FS|Bo~0_combout\ & ( \row30|div5|FS|Bo~2_combout\ & ( (!\row29|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(6) & 
-- (\row29|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(5)))) # (\row29|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(6)) # 
-- ((\row29|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(5))))) ) ) ) # ( !\row30|div5|FS|Bo~0_combout\ & ( \row30|div5|FS|Bo~2_combout\ & ( 
-- (!\row29|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(6) & (\row29|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(5)))) # 
-- (\row29|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(6)) # ((\row29|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(5))))) ) ) ) # ( \row30|div5|FS|Bo~0_combout\ & ( 
-- !\row30|div5|FS|Bo~2_combout\ & ( (!\row29|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(6) & (\row29|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(5)))) # 
-- (\row29|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(6)) # ((\row29|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(5))))) ) ) ) # ( !\row30|div5|FS|Bo~0_combout\ & ( 
-- !\row30|div5|FS|Bo~2_combout\ & ( (!\row29|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(6) & ((!\REG_B|q\(5)) # (\row29|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # 
-- (\row29|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(6)) # ((!\REG_B|q\(5)) # (\row29|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110101001101010011010100010001001101010001000100110101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row29|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(6),
	datac => \row29|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(5),
	datae => \row30|div5|FS|ALT_INV_Bo~0_combout\,
	dataf => \row30|div5|FS|ALT_INV_Bo~2_combout\,
	combout => \row30|div7|FS|Bo~0_combout\);

-- Location: MLABCELL_X78_Y9_N48
\row30|div10|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div10|FS|Bo~2_combout\ = ( \row29|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row30|div7|FS|Bo~0_combout\ & ( (\REG_B|q\(8) & (\REG_B|q\(7) & 
-- (!\row29|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row30|div10|FS|Bo~1_combout\))) ) ) ) # ( !\row29|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row30|div7|FS|Bo~0_combout\ & ( 
-- (!\row30|div10|FS|Bo~1_combout\ & (((\REG_B|q\(7) & !\row29|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(8)))) ) ) ) # ( \row29|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row30|div7|FS|Bo~0_combout\ & ( (\REG_B|q\(8) & (!\row30|div10|FS|Bo~1_combout\ & ((!\row29|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7))))) ) ) ) # ( 
-- !\row29|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row30|div7|FS|Bo~0_combout\ & ( (!\row30|div10|FS|Bo~1_combout\ & (((!\row29|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(7))) # (\REG_B|q\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011100000000010100010000000001110101000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(7),
	datac => \row29|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row30|div10|FS|ALT_INV_Bo~1_combout\,
	datae => \row29|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row30|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row30|div10|FS|Bo~2_combout\);

-- Location: MLABCELL_X78_Y9_N42
\row30|div12|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div12|FS|Bo~0_combout\ = ( \row29|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row30|div10|FS|Bo~2_combout\ & ( (!\row29|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(11) 
-- & !\REG_B|q\(10))) # (\row29|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(11)) # (!\REG_B|q\(10)))) ) ) ) # ( !\row29|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- \row30|div10|FS|Bo~2_combout\ & ( (\row29|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(11)) ) ) ) # ( \row29|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row30|div10|FS|Bo~2_combout\ & ( (!\row29|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(11) & ((!\row30|div10|FS|Bo~0_combout\) # (!\REG_B|q\(10))))) # 
-- (\row29|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(11)) # ((!\row30|div10|FS|Bo~0_combout\) # (!\REG_B|q\(10))))) ) ) ) # ( !\row29|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ( !\row30|div10|FS|Bo~2_combout\ & ( (!\row29|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(11) & (!\row30|div10|FS|Bo~0_combout\ & !\REG_B|q\(10)))) # 
-- (\row29|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(11)) # ((!\row30|div10|FS|Bo~0_combout\ & !\REG_B|q\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101010001000100110111011101010001000100010001001101110101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row29|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(11),
	datac => \row30|div10|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(10),
	datae => \row29|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row30|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row30|div12|FS|Bo~0_combout\);

-- Location: MLABCELL_X78_Y9_N6
\row30|div15|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div15|FS|Bo~2_combout\ = ( \row29|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row30|div12|FS|Bo~0_combout\ & ( (\REG_B|q\(12) & (\REG_B|q\(13) & (!\row30|div15|FS|Bo~1_combout\ & 
-- !\row29|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row29|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row30|div12|FS|Bo~0_combout\ & ( (!\row30|div15|FS|Bo~1_combout\ & 
-- (((\REG_B|q\(12) & !\row29|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(13)))) ) ) ) # ( \row29|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row30|div12|FS|Bo~0_combout\ & ( 
-- (\REG_B|q\(13) & (!\row30|div15|FS|Bo~1_combout\ & ((!\row29|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12))))) ) ) ) # ( !\row29|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row30|div12|FS|Bo~0_combout\ & ( (!\row30|div15|FS|Bo~1_combout\ & (((!\row29|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(13))) # (\REG_B|q\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001110000001100000001000001110000001100000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row30|div15|FS|ALT_INV_Bo~1_combout\,
	datad => \row29|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row29|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row30|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row30|div15|FS|Bo~2_combout\);

-- Location: MLABCELL_X78_Y9_N27
\row30|div17|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div17|FS|Bo~0_combout\ = ( \row29|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row30|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16)) # 
-- ((\row29|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(15))) ) ) ) # ( !\row29|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row30|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & 
-- (\row29|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(15))) ) ) ) # ( \row29|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row30|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16)) # 
-- ((!\row30|div15|FS|Bo~0_combout\ & ((!\REG_B|q\(15)) # (\row29|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\row30|div15|FS|Bo~0_combout\ & 
-- (\row29|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(15)))) ) ) ) # ( !\row29|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row30|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & 
-- ((!\row30|div15|FS|Bo~0_combout\ & ((!\REG_B|q\(15)) # (\row29|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\row30|div15|FS|Bo~0_combout\ & 
-- (\row29|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101000001000111011111010111000001010000000001010111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(16),
	datab => \row30|div15|FS|ALT_INV_Bo~0_combout\,
	datac => \row29|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(15),
	datae => \row29|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row30|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row30|div17|FS|Bo~0_combout\);

-- Location: MLABCELL_X78_Y11_N12
\row30|div20|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div20|FS|Bo~2_combout\ = ( \row29|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row30|div17|FS|Bo~0_combout\ & ( (\REG_B|q\(17) & (\REG_B|q\(18) & (!\row30|div20|FS|Bo~1_combout\ & 
-- !\row29|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row29|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row30|div17|FS|Bo~0_combout\ & ( (!\row30|div20|FS|Bo~1_combout\ & 
-- (((\REG_B|q\(17) & !\row29|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(18)))) ) ) ) # ( \row29|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row30|div17|FS|Bo~0_combout\ & ( 
-- (\REG_B|q\(18) & (!\row30|div20|FS|Bo~1_combout\ & ((!\row29|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17))))) ) ) ) # ( !\row29|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row30|div17|FS|Bo~0_combout\ & ( (!\row30|div20|FS|Bo~1_combout\ & (((!\row29|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(18))) # (\REG_B|q\(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001110000001100000001000001110000001100000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(17),
	datab => \REG_B|ALT_INV_q\(18),
	datac => \row30|div20|FS|ALT_INV_Bo~1_combout\,
	datad => \row29|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row29|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row30|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row30|div20|FS|Bo~2_combout\);

-- Location: MLABCELL_X78_Y11_N24
\row30|div22|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div22|FS|Bo~0_combout\ = ( \row29|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row30|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & ((!\REG_B|q\(20)) # 
-- (\row29|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(21) & (!\REG_B|q\(20) & \row29|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row29|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row30|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & \row29|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row29|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row30|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & ((!\REG_B|q\(20)) # ((!\row30|div20|FS|Bo~0_combout\) # 
-- (\row29|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(21) & (\row29|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(20)) # (!\row30|div20|FS|Bo~0_combout\)))) ) ) ) # 
-- ( !\row29|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row30|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & (((!\REG_B|q\(20) & !\row30|div20|FS|Bo~0_combout\)) # 
-- (\row29|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(21) & (!\REG_B|q\(20) & (!\row30|div20|FS|Bo~0_combout\ & \row29|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011101010101010001111111000000000101010101000100011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(21),
	datab => \REG_B|ALT_INV_q\(20),
	datac => \row30|div20|FS|ALT_INV_Bo~0_combout\,
	datad => \row29|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row29|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row30|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row30|div22|FS|Bo~0_combout\);

-- Location: MLABCELL_X78_Y11_N42
\row30|div25|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div25|FS|Bo~2_combout\ = ( \row29|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row30|div22|FS|Bo~0_combout\ & ( (\REG_B|q\(23) & (!\row30|div25|FS|Bo~1_combout\ & 
-- !\row29|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row29|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row30|div22|FS|Bo~0_combout\ & ( (!\row30|div25|FS|Bo~1_combout\ & 
-- ((!\REG_B|q\(22) & (\REG_B|q\(23) & !\row29|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(22) & ((!\row29|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(23)))))) ) ) ) # 
-- ( \row29|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row30|div22|FS|Bo~0_combout\ & ( (!\row30|div25|FS|Bo~1_combout\ & ((!\REG_B|q\(22) & (\REG_B|q\(23) & 
-- !\row29|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(22) & ((!\row29|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(23)))))) ) ) ) # ( 
-- !\row29|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row30|div22|FS|Bo~0_combout\ & ( (!\row30|div25|FS|Bo~1_combout\ & ((!\row29|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000110000011100000001000001110000000100000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row30|div25|FS|ALT_INV_Bo~1_combout\,
	datad => \row29|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row29|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row30|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row30|div25|FS|Bo~2_combout\);

-- Location: MLABCELL_X78_Y11_N30
\row30|div27|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div27|FS|Bo~0_combout\ = ( \row30|div25|FS|Bo~0_combout\ & ( \row30|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & (((!\REG_B|q\(25) & \row29|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\row29|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & (!\REG_B|q\(25) & (\row29|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row29|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row30|div25|FS|Bo~0_combout\ & ( \row30|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & (((!\REG_B|q\(25) & 
-- \row29|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row29|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & (!\REG_B|q\(25) & 
-- (\row29|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row29|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row30|div25|FS|Bo~0_combout\ & ( !\row30|div25|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(26) & (((!\REG_B|q\(25) & \row29|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row29|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & (!\REG_B|q\(25) & 
-- (\row29|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row29|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row30|div25|FS|Bo~0_combout\ & ( !\row30|div25|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(26) & ((!\REG_B|q\(25)) # ((\row29|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row29|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(26) & 
-- (\row29|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(25)) # (\row29|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111010101111000010101000111000001010100011100000101010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(26),
	datab => \REG_B|ALT_INV_q\(25),
	datac => \row29|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row29|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row30|div25|FS|ALT_INV_Bo~0_combout\,
	dataf => \row30|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row30|div27|FS|Bo~0_combout\);

-- Location: LABCELL_X74_Y11_N24
\row30|div30|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div30|FS|Bo~2_combout\ = ( \row29|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row30|div27|FS|Bo~0_combout\ & ( (\REG_B|q\(28) & (!\row29|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ 
-- & !\row30|div30|FS|Bo~1_combout\)) ) ) ) # ( !\row29|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row30|div27|FS|Bo~0_combout\ & ( (!\row30|div30|FS|Bo~1_combout\ & ((!\REG_B|q\(27) & (\REG_B|q\(28) & 
-- !\row29|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(27) & ((!\row29|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(28)))))) ) ) ) # ( 
-- \row29|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row30|div27|FS|Bo~0_combout\ & ( (!\row30|div30|FS|Bo~1_combout\ & ((!\REG_B|q\(27) & (\REG_B|q\(28) & 
-- !\row29|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(27) & ((!\row29|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(28)))))) ) ) ) # ( 
-- !\row29|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row30|div27|FS|Bo~0_combout\ & ( (!\row30|div30|FS|Bo~1_combout\ & ((!\row29|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(28)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001100000000011100010000000001110001000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(27),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row29|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row30|div30|FS|ALT_INV_Bo~1_combout\,
	datae => \row29|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row30|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row30|div30|FS|Bo~2_combout\);

-- Location: LABCELL_X74_Y11_N36
\row30|div32|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div32|FS|Bo~1_combout\ = ( \row30|div30|FS|Bo~0_combout\ & ( \row30|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\row30|div32|FS|Bo~0_combout\) # ((!\REG_B|q\(30) & 
-- \row29|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(31) & (!\REG_B|q\(30) & (!\row30|div32|FS|Bo~0_combout\ & \row29|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( 
-- !\row30|div30|FS|Bo~0_combout\ & ( \row30|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\row30|div32|FS|Bo~0_combout\) # ((!\REG_B|q\(30) & \row29|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(31) & 
-- (!\REG_B|q\(30) & (!\row30|div32|FS|Bo~0_combout\ & \row29|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row30|div30|FS|Bo~0_combout\ & ( !\row30|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & 
-- ((!\row30|div32|FS|Bo~0_combout\) # ((!\REG_B|q\(30) & \row29|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(31) & (!\REG_B|q\(30) & (!\row30|div32|FS|Bo~0_combout\ & 
-- \row29|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row30|div30|FS|Bo~0_combout\ & ( !\row30|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\REG_B|q\(30)) # ((!\row30|div32|FS|Bo~0_combout\) # 
-- (\row29|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(31) & (!\row30|div32|FS|Bo~0_combout\ & ((!\REG_B|q\(30)) # (\row29|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110100011111100110000001110100011000000111010001100000011101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datab => \REG_B|ALT_INV_q\(31),
	datac => \row30|div32|FS|ALT_INV_Bo~0_combout\,
	datad => \row29|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row30|div30|FS|ALT_INV_Bo~0_combout\,
	dataf => \row30|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row30|div32|FS|Bo~1_combout\);

-- Location: LABCELL_X79_Y12_N57
\row30|div28|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div28|FS|Bo~0_combout\ = ( !\row29|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row30|div27|FS|Bo~0_combout\ & ( \REG_B|q\(27) ) ) ) # ( 
-- \row29|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row30|div27|FS|Bo~0_combout\ & ( \REG_B|q\(27) ) ) ) # ( !\row29|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row30|div27|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111010101010101010101010101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(27),
	datae => \row29|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row30|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row30|div28|FS|Bo~0_combout\);

-- Location: LABCELL_X80_Y11_N54
\row30|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row30|div32|FS|Bo~1_combout\ & ( \row30|div28|FS|Bo~0_combout\ & ( \row29|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row30|div32|FS|Bo~1_combout\ & ( \row30|div28|FS|Bo~0_combout\ & ( !\REG_B|q\(29) $ (!\row29|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((!\row29|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(28))))) ) ) ) # ( \row30|div32|FS|Bo~1_combout\ & ( !\row30|div28|FS|Bo~0_combout\ & ( 
-- \row29|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row30|div32|FS|Bo~1_combout\ & ( !\row30|div28|FS|Bo~0_combout\ & ( !\REG_B|q\(29) $ 
-- (!\row29|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(28) & !\row29|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001110011100000000001111111111000110001110010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datab => \REG_B|ALT_INV_q\(29),
	datac => \row29|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row29|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row30|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row30|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row30|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X80_Y11_N48
\row31|div32|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div32|FS|Bo~0_combout\ = ( \row30|div30|FS|Bo~0_combout\ & ( \row30|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & ((!\REG_B|q\(31) & (!\row29|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row30|div32|FS|Bo~0_combout\)) # (\REG_B|q\(31) & (\row29|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row30|div32|FS|Bo~0_combout\)))) # (\REG_B|q\(30) & 
-- (((!\row29|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row30|div30|FS|Bo~0_combout\ & ( \row30|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & ((!\REG_B|q\(31) & 
-- (!\row29|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row30|div32|FS|Bo~0_combout\)) # (\REG_B|q\(31) & (\row29|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row30|div32|FS|Bo~0_combout\)))) # (\REG_B|q\(30) & (((!\row29|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( \row30|div30|FS|Bo~0_combout\ & ( !\row30|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & 
-- ((!\REG_B|q\(31) & (!\row29|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row30|div32|FS|Bo~0_combout\)) # (\REG_B|q\(31) & (\row29|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row30|div32|FS|Bo~0_combout\)))) # (\REG_B|q\(30) & (((!\row29|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row30|div30|FS|Bo~0_combout\ & ( !\row30|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(30) & 
-- (((!\row29|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(30) & ((!\REG_B|q\(31) & (!\row29|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row30|div32|FS|Bo~0_combout\)) # 
-- (\REG_B|q\(31) & (\row29|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row30|div32|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011000001101100000011010010110000001101001011000000110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datab => \REG_B|ALT_INV_q\(30),
	datac => \row29|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row30|div32|FS|ALT_INV_Bo~0_combout\,
	datae => \row30|div30|FS|ALT_INV_Bo~0_combout\,
	dataf => \row30|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row31|div32|FS|Bo~0_combout\);

-- Location: LABCELL_X80_Y11_N45
\row31|div30|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div30|FS|Bo~0_combout\ = ( \row30|div28|FS|Bo~0_combout\ & ( (\REG_B|q\(29) & (!\row29|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(28) & !\row30|div32|FS|Bo~1_combout\))))) ) ) # ( 
-- !\row30|div28|FS|Bo~0_combout\ & ( (\REG_B|q\(29) & (!\row29|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(28) & !\row30|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100110000001000010011000000010010001100000001001000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datab => \REG_B|ALT_INV_q\(29),
	datac => \row29|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row30|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row30|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row31|div30|FS|Bo~0_combout\);

-- Location: MLABCELL_X78_Y11_N18
\row30|div25|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div25|FS|Bo~3_combout\ = ( !\row30|div25|FS|Bo~2_combout\ & ( !\row30|div25|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row30|div25|FS|ALT_INV_Bo~0_combout\,
	dataf => \row30|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row30|div25|FS|Bo~3_combout\);

-- Location: LABCELL_X81_Y11_N48
\row30|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row30|div32|FS|Bo~1_combout\ & ( \row30|div25|FS|Bo~3_combout\ & ( \row29|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row30|div32|FS|Bo~1_combout\ & ( \row30|div25|FS|Bo~3_combout\ & ( !\REG_B|q\(26) $ (!\row29|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(25) & 
-- !\row29|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( \row30|div32|FS|Bo~1_combout\ & ( !\row30|div25|FS|Bo~3_combout\ & ( \row29|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # 
-- ( !\row30|div32|FS|Bo~1_combout\ & ( !\row30|div25|FS|Bo~3_combout\ & ( !\REG_B|q\(26) $ (!\row29|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((!\row29|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100011000111001000000001111111101100011100111000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(25),
	datab => \REG_B|ALT_INV_q\(26),
	datac => \row29|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row29|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row30|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row30|div25|FS|ALT_INV_Bo~3_combout\,
	combout => \row30|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X75_Y12_N30
\row31|div30|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div30|FS|Bo~1_combout\ = ( \row30|div28|FS|Bo~0_combout\ & ( \row30|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(29) & \row29|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row30|div28|FS|Bo~0_combout\ & ( 
-- \row30|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(29) & \row29|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row30|div28|FS|Bo~0_combout\ & ( !\row30|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(29) & (!\REG_B|q\(28) $ 
-- (\row29|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row30|div28|FS|Bo~0_combout\ & ( !\row30|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(29) & (!\REG_B|q\(28) $ 
-- (!\row29|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100001001000100001001000010000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datab => \REG_B|ALT_INV_q\(29),
	datac => \row29|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row30|div28|FS|ALT_INV_Bo~0_combout\,
	dataf => \row30|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row31|div30|FS|Bo~1_combout\);

-- Location: LABCELL_X80_Y11_N27
\row30|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row29|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\REG_B|q\(27) $ (!\row30|div27|FS|Bo~0_combout\)) # 
-- (\row30|div32|FS|Bo~1_combout\) ) ) # ( !\row29|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row30|div32|FS|Bo~1_combout\ & (!\REG_B|q\(27) $ (\row30|div27|FS|Bo~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100000000101001010000000001011010111111110101101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(27),
	datac => \row30|div27|FS|ALT_INV_Bo~0_combout\,
	datad => \row30|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row29|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row30|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X77_Y11_N9
\row30|div23|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div23|FS|Bo~0_combout\ = ( \row30|div22|FS|Bo~0_combout\ & ( (\REG_B|q\(22) & !\row29|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row30|div22|FS|Bo~0_combout\ & ( 
-- (!\row29|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(22),
	datad => \row29|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row30|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row30|div23|FS|Bo~0_combout\);

-- Location: LABCELL_X77_Y11_N45
\row31|div25|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div25|FS|Bo~0_combout\ = ( \row30|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(24) & !\row29|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row30|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(24) & (!\REG_B|q\(23) $ 
-- (!\row30|div23|FS|Bo~0_combout\ $ (!\row29|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010010001000010001001000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \REG_B|ALT_INV_q\(24),
	datac => \row30|div23|FS|ALT_INV_Bo~0_combout\,
	datad => \row29|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row30|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row31|div25|FS|Bo~0_combout\);

-- Location: LABCELL_X77_Y11_N33
\row30|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row30|div32|FS|Bo~1_combout\ & ( \row29|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row30|div32|FS|Bo~1_combout\ & ( 
-- !\row29|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row30|div25|FS|Bo~3_combout\ $ (!\REG_B|q\(25))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row29|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row30|div25|FS|ALT_INV_Bo~3_combout\,
	datad => \REG_B|ALT_INV_q\(25),
	dataf => \row30|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row30|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X77_Y11_N3
\row29|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row29|div32|FS|Bo~1_combout\ & ( \row28|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row29|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(23) $ (!\row28|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row29|div23|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datac => \row28|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row29|div23|FS|ALT_INV_Bo~0_combout\,
	dataf => \row29|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row29|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X77_Y11_N18
\row30|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row29|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row30|div32|FS|Bo~1_combout\ & ( 
-- \row29|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row29|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row30|div32|FS|Bo~1_combout\ & ( 
-- \row29|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row29|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row30|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(24) $ 
-- (!\row29|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(23) & \row30|div23|FS|Bo~0_combout\)))) ) ) ) # ( !\row29|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row30|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(24) $ (!\row29|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row30|div23|FS|Bo~0_combout\) # (\REG_B|q\(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100111000011001111000110100100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \REG_B|ALT_INV_q\(24),
	datac => \row29|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row30|div23|FS|ALT_INV_Bo~0_combout\,
	datae => \row29|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row30|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row30|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X78_Y11_N36
\row30|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row30|div32|FS|Bo~1_combout\ & ( \row29|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row30|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(22) $ (!\row30|div22|FS|Bo~0_combout\ $ (!\row29|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(22),
	datac => \row30|div22|FS|ALT_INV_Bo~0_combout\,
	datad => \row29|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row30|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row30|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X77_Y11_N6
\row31|div25|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div25|FS|Bo~1_combout\ = ( \row30|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & \row29|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row30|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & 
-- (!\row30|div23|FS|Bo~0_combout\ $ (!\REG_B|q\(23) $ (\row29|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	datab => \row30|div23|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(23),
	datad => \row29|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row30|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row31|div25|FS|Bo~1_combout\);

-- Location: MLABCELL_X78_Y11_N51
\row30|div20|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div20|FS|Bo~3_combout\ = ( !\row30|div20|FS|Bo~2_combout\ & ( !\row30|div20|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row30|div20|FS|ALT_INV_Bo~0_combout\,
	dataf => \row30|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row30|div20|FS|Bo~3_combout\);

-- Location: MLABCELL_X78_Y11_N6
\row30|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row30|div32|FS|Bo~1_combout\ & ( \row30|div20|FS|Bo~3_combout\ & ( \row29|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row30|div32|FS|Bo~1_combout\ & ( \row30|div20|FS|Bo~3_combout\ & ( !\REG_B|q\(21) $ (!\row29|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(20) & 
-- !\row29|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( \row30|div32|FS|Bo~1_combout\ & ( !\row30|div20|FS|Bo~3_combout\ & ( \row29|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # 
-- ( !\row30|div32|FS|Bo~1_combout\ & ( !\row30|div20|FS|Bo~3_combout\ & ( !\REG_B|q\(21) $ (!\row29|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((!\row29|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010011001011001000000001111111101100101100110100000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(21),
	datab => \REG_B|ALT_INV_q\(20),
	datac => \row29|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row29|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row30|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row30|div20|FS|ALT_INV_Bo~3_combout\,
	combout => \row30|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X78_Y11_N0
\row30|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row30|div32|FS|Bo~1_combout\ & ( \row29|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row30|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(20) $ (!\row30|div20|FS|Bo~3_combout\ $ (!\row29|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datac => \row30|div20|FS|ALT_INV_Bo~3_combout\,
	datad => \row29|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row30|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row30|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X79_Y9_N51
\row30|div18|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div18|FS|Bo~0_combout\ = ( \row29|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(17) & !\row30|div17|FS|Bo~0_combout\) ) ) # ( 
-- !\row29|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row30|div17|FS|Bo~0_combout\) # (\REG_B|q\(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(17),
	datad => \row30|div17|FS|ALT_INV_Bo~0_combout\,
	dataf => \row29|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row30|div18|FS|Bo~0_combout\);

-- Location: LABCELL_X79_Y9_N42
\row29|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row28|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row29|div18|FS|Bo~0_combout\ $ (\REG_B|q\(18))) # 
-- (\row29|div32|FS|Bo~1_combout\) ) ) # ( !\row28|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row29|div32|FS|Bo~1_combout\ & (!\row29|div18|FS|Bo~0_combout\ $ (!\REG_B|q\(18)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011000000000011001100000011110011001111111111001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row29|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \row29|div18|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(18),
	dataf => \row28|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row29|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X79_Y9_N6
\row30|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \REG_B|q\(18) & ( \row30|div32|FS|Bo~1_combout\ & ( \row29|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\REG_B|q\(18) & ( 
-- \row30|div32|FS|Bo~1_combout\ & ( \row29|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \REG_B|q\(18) & ( !\row30|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(19) $ 
-- (!\row29|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row29|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row30|div18|FS|Bo~0_combout\)))) ) ) ) # ( !\REG_B|q\(18) & ( 
-- !\row30|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(19) $ (!\row29|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row29|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row30|div18|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101100110100110100110100110010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(19),
	datab => \row29|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row30|div18|FS|ALT_INV_Bo~0_combout\,
	datad => \row29|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \REG_B|ALT_INV_q\(18),
	dataf => \row30|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row30|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X79_Y9_N3
\row31|div20|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div20|FS|Bo~0_combout\ = ( \row30|div18|FS|Bo~0_combout\ & ( \row30|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & !\row29|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row30|div18|FS|Bo~0_combout\ & ( 
-- \row30|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & !\row29|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row30|div18|FS|Bo~0_combout\ & ( !\row30|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & (!\REG_B|q\(18) $ 
-- (!\row29|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row30|div18|FS|Bo~0_combout\ & ( !\row30|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(19) & (!\REG_B|q\(18) $ 
-- (\row29|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000101000001000101000001010001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(19),
	datab => \REG_B|ALT_INV_q\(18),
	datac => \row29|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row30|div18|FS|ALT_INV_Bo~0_combout\,
	dataf => \row30|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row31|div20|FS|Bo~0_combout\);

-- Location: LABCELL_X79_Y11_N33
\row30|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row30|div32|FS|Bo~1_combout\ & ( \row29|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row30|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(17) $ (!\row30|div17|FS|Bo~0_combout\ $ (!\row29|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(17),
	datac => \row30|div17|FS|ALT_INV_Bo~0_combout\,
	datad => \row29|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row30|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row30|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X78_Y9_N15
\row30|div15|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div15|FS|Bo~3_combout\ = ( !\row30|div15|FS|Bo~2_combout\ & ( !\row30|div15|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row30|div15|FS|ALT_INV_Bo~0_combout\,
	dataf => \row30|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row30|div15|FS|Bo~3_combout\);

-- Location: LABCELL_X77_Y10_N0
\row30|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row30|div15|FS|Bo~3_combout\ & ( \row30|div32|FS|Bo~1_combout\ & ( \row29|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row30|div15|FS|Bo~3_combout\ & ( \row30|div32|FS|Bo~1_combout\ & ( \row29|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row30|div15|FS|Bo~3_combout\ & ( !\row30|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(16) $ 
-- (!\row29|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(15) & !\row29|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row30|div15|FS|Bo~3_combout\ & ( 
-- !\row30|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(16) $ (!\row29|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row29|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101001000101101010010111011010000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(15),
	datab => \row29|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(16),
	datad => \row29|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row30|div15|FS|ALT_INV_Bo~3_combout\,
	dataf => \row30|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row30|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X79_Y9_N48
\row31|div20|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div20|FS|Bo~1_combout\ = ( \row30|div32|FS|Bo~1_combout\ & ( (\row29|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(19)) ) ) # ( !\row30|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(19) & (!\REG_B|q\(18) $ 
-- (!\row29|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row30|div18|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100100000000011010010000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \row29|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row30|div18|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(19),
	dataf => \row30|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row31|div20|FS|Bo~1_combout\);

-- Location: MLABCELL_X78_Y9_N12
\row30|div13|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div13|FS|Bo~0_combout\ = ( \row30|div12|FS|Bo~0_combout\ & ( (!\row29|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(12)) ) ) # ( !\row30|div12|FS|Bo~0_combout\ & ( 
-- (!\row29|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011111100111100001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row29|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(12),
	dataf => \row30|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row30|div13|FS|Bo~0_combout\);

-- Location: MLABCELL_X78_Y12_N0
\row31|div15|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div15|FS|Bo~0_combout\ = ( \row30|div13|FS|Bo~0_combout\ & ( \row30|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & !\row29|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row30|div13|FS|Bo~0_combout\ & ( 
-- \row30|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & !\row29|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row30|div13|FS|Bo~0_combout\ & ( !\row30|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (!\row29|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row30|div13|FS|Bo~0_combout\ & ( !\row30|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (\row29|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000011000000110011000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(14),
	datac => \REG_B|ALT_INV_q\(13),
	datad => \row29|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row30|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row30|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row31|div15|FS|Bo~0_combout\);

-- Location: LABCELL_X77_Y10_N12
\row29|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row29|div32|FS|Bo~1_combout\ & ( \row28|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row29|div32|FS|Bo~1_combout\ & ( 
-- !\row28|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(13) $ (\row29|div13|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row28|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(13),
	datad => \row29|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row29|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row29|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X77_Y10_N48
\row30|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row30|div13|FS|Bo~0_combout\ & ( \row30|div32|FS|Bo~1_combout\ & ( \row29|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row30|div13|FS|Bo~0_combout\ & ( \row30|div32|FS|Bo~1_combout\ & ( \row29|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row30|div13|FS|Bo~0_combout\ & ( !\row30|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ 
-- (!\row29|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row29|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(13))))) ) ) ) # ( !\row30|div13|FS|Bo~0_combout\ & ( 
-- !\row30|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ (!\row29|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(13) & !\row29|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001110011100110001100011100100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(14),
	datac => \row29|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row29|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row30|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row30|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row30|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X77_Y10_N6
\row30|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row30|div32|FS|Bo~1_combout\ & ( \row29|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row30|div32|FS|Bo~1_combout\ & ( 
-- !\row29|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(15) $ (!\row30|div15|FS|Bo~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row29|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(15),
	datad => \row30|div15|FS|ALT_INV_Bo~3_combout\,
	dataf => \row30|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row30|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X78_Y9_N39
\row30|div10|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div10|FS|Bo~3_combout\ = ( !\row30|div10|FS|Bo~2_combout\ & ( !\row30|div10|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row30|div10|FS|ALT_INV_Bo~0_combout\,
	dataf => \row30|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row30|div10|FS|Bo~3_combout\);

-- Location: MLABCELL_X78_Y9_N18
\row30|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row29|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row30|div32|FS|Bo~1_combout\ & ( 
-- \row29|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row29|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row30|div32|FS|Bo~1_combout\ & ( 
-- \row29|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row29|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row30|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(11) $ 
-- (!\row29|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(10) & !\row30|div10|FS|Bo~3_combout\)))) ) ) ) # ( !\row29|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row30|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(11) $ (!\row29|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row30|div10|FS|Bo~3_combout\) # (\REG_B|q\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001101101001011010010011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datab => \REG_B|ALT_INV_q\(11),
	datac => \row29|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row30|div10|FS|ALT_INV_Bo~3_combout\,
	datae => \row29|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row30|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row30|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X78_Y9_N57
\row30|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row30|div32|FS|Bo~1_combout\ & ( \row29|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row30|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(12) $ (!\row29|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row30|div12|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datac => \row29|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row30|div12|FS|ALT_INV_Bo~0_combout\,
	dataf => \row30|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row30|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X77_Y12_N15
\row31|div15|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div15|FS|Bo~1_combout\ = ( \row30|div13|FS|Bo~0_combout\ & ( \row30|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & \row29|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row30|div13|FS|Bo~0_combout\ & ( 
-- \row30|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & \row29|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row30|div13|FS|Bo~0_combout\ & ( !\row30|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (\row29|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row30|div13|FS|Bo~0_combout\ & ( !\row30|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (!\row29|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010100000101000000000101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datac => \REG_B|ALT_INV_q\(13),
	datad => \row29|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row30|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row30|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row31|div15|FS|Bo~1_combout\);

-- Location: LABCELL_X75_Y9_N33
\row30|div8|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div8|FS|Bo~0_combout\ = ( \row30|div7|FS|Bo~0_combout\ & ( (!\row29|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(7)) ) ) # ( !\row30|div7|FS|Bo~0_combout\ & ( 
-- (!\row29|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row29|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(7),
	dataf => \row30|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row30|div8|FS|Bo~0_combout\);

-- Location: LABCELL_X75_Y9_N9
\row31|div10|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div10|FS|Bo~0_combout\ = ( \row30|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & !\row29|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row30|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & 
-- (!\row30|div8|FS|Bo~0_combout\ $ (!\REG_B|q\(8) $ (!\row29|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010010001000010001001000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row30|div8|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(9),
	datac => \REG_B|ALT_INV_q\(8),
	datad => \row29|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row30|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row31|div10|FS|Bo~0_combout\);

-- Location: LABCELL_X80_Y10_N51
\row29|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row29|div32|FS|Bo~1_combout\ & ( \row28|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row29|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(8) $ (!\row28|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row29|div8|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row28|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row29|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row29|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row29|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X79_Y10_N36
\row30|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row30|div8|FS|Bo~0_combout\ & ( \row30|div32|FS|Bo~1_combout\ & ( \row29|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row30|div8|FS|Bo~0_combout\ & ( \row30|div32|FS|Bo~1_combout\ & ( \row29|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row30|div8|FS|Bo~0_combout\ & ( !\row30|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ 
-- (!\row29|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row29|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(8))))) ) ) ) # ( !\row30|div8|FS|Bo~0_combout\ & ( 
-- !\row30|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ (!\row29|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row29|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110010010110100101101100001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row29|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(9),
	datac => \row29|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(8),
	datae => \row30|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row30|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row30|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X78_Y9_N54
\row30|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row30|div32|FS|Bo~1_combout\ & ( \row29|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row30|div32|FS|Bo~1_combout\ & ( 
-- !\row30|div10|FS|Bo~3_combout\ $ (!\REG_B|q\(10) $ (!\row29|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row30|div10|FS|ALT_INV_Bo~3_combout\,
	datac => \REG_B|ALT_INV_q\(10),
	datad => \row29|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row30|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row30|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X75_Y9_N15
\row30|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row30|div32|FS|Bo~1_combout\ & ( \row29|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row30|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(7) $ (!\row29|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row30|div7|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(7),
	datac => \row29|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row30|div7|FS|ALT_INV_Bo~0_combout\,
	dataf => \row30|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row30|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X78_Y8_N51
\row30|div6|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div6|FS|Bo~0_combout\ = ( \row30|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(5) & \row29|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row30|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(5) & 
-- ((!\row30|div5|FS|Bo~0_combout\) # (\row29|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(5) & (!\row30|div5|FS|Bo~0_combout\ & \row29|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000011111010101000001111101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datac => \row30|div5|FS|ALT_INV_Bo~0_combout\,
	datad => \row29|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row30|div5|FS|ALT_INV_Bo~2_combout\,
	combout => \row30|div6|FS|Bo~0_combout\);

-- Location: MLABCELL_X78_Y8_N21
\row30|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row30|div6|FS|Bo~0_combout\ & ( \row30|div32|FS|Bo~1_combout\ & ( \row29|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row30|div6|FS|Bo~0_combout\ & ( \row30|div32|FS|Bo~1_combout\ & ( \row29|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row30|div6|FS|Bo~0_combout\ & ( !\row30|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(6) $ 
-- (!\row29|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row30|div6|FS|Bo~0_combout\ & ( !\row30|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(6) $ 
-- (\row29|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101001010101010101011010101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(6),
	datad => \row29|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row30|div6|FS|ALT_INV_Bo~0_combout\,
	dataf => \row30|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row30|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X75_Y9_N6
\row31|div10|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div10|FS|Bo~1_combout\ = ( \row30|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & \row29|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row30|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & 
-- (!\row30|div8|FS|Bo~0_combout\ $ (!\REG_B|q\(8) $ (\row29|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100010000100010010001000010000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row30|div8|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(9),
	datac => \REG_B|ALT_INV_q\(8),
	datad => \row29|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row30|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row31|div10|FS|Bo~1_combout\);

-- Location: LABCELL_X79_Y12_N12
\row30|div3|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div3|FS|Bo~0_combout\ = ( \row30|div2|FS|Bo~0_combout\ & ( (!\row29|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(2)) ) ) # ( !\row30|div2|FS|Bo~0_combout\ & ( 
-- (!\row29|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row29|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(2),
	dataf => \row30|div2|FS|ALT_INV_Bo~0_combout\,
	combout => \row30|div3|FS|Bo~0_combout\);

-- Location: LABCELL_X79_Y8_N36
\row29|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row29|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row29|div32|FS|Bo~1_combout\ & ( \row28|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row29|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(3) $ (!\row29|div3|FS|Bo~0_combout\ $ (\row28|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datac => \row29|div3|FS|ALT_INV_Bo~0_combout\,
	datad => \row28|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row29|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row29|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X79_Y8_N48
\row30|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row29|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row30|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row29|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row30|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ (((!\REG_B|q\(3) & (\row30|div3|FS|Bo~0_combout\ & 
-- !\row29|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(3) & ((!\row29|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row30|div3|FS|Bo~0_combout\))))) ) ) ) # ( 
-- !\row29|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row30|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ (((!\REG_B|q\(3) & ((!\row30|div3|FS|Bo~0_combout\) # 
-- (\row29|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(3) & (!\row30|div3|FS|Bo~0_combout\ & \row29|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110110000110110100100111100100100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datac => \row30|div3|FS|ALT_INV_Bo~0_combout\,
	datad => \row29|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row29|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row30|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row30|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X79_Y8_N57
\row31|div5|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div5|FS|Bo~0_combout\ = ( \row30|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & !\row29|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row30|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row29|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row30|div3|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row29|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row30|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row30|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row31|div5|FS|Bo~0_combout\);

-- Location: MLABCELL_X78_Y8_N27
\row30|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row30|div32|FS|Bo~1_combout\ & ( \row29|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row30|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(5) $ (!\row29|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row30|div5|FS|Bo~2_combout\) # (\row30|div5|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110110010010011011011001001001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row30|div5|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(5),
	datac => \row30|div5|FS|ALT_INV_Bo~2_combout\,
	datad => \row29|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row30|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row30|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X75_Y12_N39
\row30|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row29|div32|FS|Bo~1_combout\ & ( \row30|div32|FS|Bo~1_combout\ & ( \REG_A|q\(3) ) ) ) # ( !\row29|div32|FS|Bo~1_combout\ & ( \row30|div32|FS|Bo~1_combout\ & ( 
-- !\REG_A|q\(3) $ (!\REG_B|q\(0)) ) ) ) # ( \row29|div32|FS|Bo~1_combout\ & ( !\row30|div32|FS|Bo~1_combout\ & ( !\REG_A|q\(3) $ (!\REG_B|q\(1) $ (((!\REG_A|q\(2) & \REG_B|q\(0))))) ) ) ) # ( !\row29|div32|FS|Bo~1_combout\ & ( !\row30|div32|FS|Bo~1_combout\ 
-- & ( !\REG_A|q\(3) $ (!\REG_B|q\(1) $ (((\REG_A|q\(2) & \REG_B|q\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011011001001001110011100011000111100001111000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(2),
	datab => \REG_A|ALT_INV_q\(3),
	datac => \REG_B|ALT_INV_q\(0),
	datad => \REG_B|ALT_INV_q\(1),
	datae => \row29|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row30|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row30|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: IOIBUF_X89_Y36_N21
\Ain[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(1),
	o => \Ain[1]~input_o\);

-- Location: FF_X79_Y12_N47
\REG_A|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[1]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(1));

-- Location: LABCELL_X79_Y12_N3
\row31|div2|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div2|FS|Bo~0_combout\ = ( \REG_A|q\(2) & ( \row30|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(0) & (\REG_B|q\(1) & !\REG_A|q\(1))) ) ) ) # ( !\REG_A|q\(2) & ( \row30|div32|FS|Bo~1_combout\ & ( ((\REG_B|q\(0) & !\REG_A|q\(1))) # (\REG_B|q\(1)) ) ) ) # ( 
-- \REG_A|q\(2) & ( !\row30|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(0) & ((!\REG_A|q\(1)) # (\REG_B|q\(1)))) ) ) ) # ( !\REG_A|q\(2) & ( !\row30|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(1) & ((!\REG_B|q\(0)) # (!\REG_A|q\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001000110010010100010101000101110011011100110001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(0),
	datab => \REG_B|ALT_INV_q\(1),
	datac => \REG_A|ALT_INV_q\(1),
	datae => \REG_A|ALT_INV_q\(2),
	dataf => \row30|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row31|div2|FS|Bo~0_combout\);

-- Location: LABCELL_X79_Y8_N54
\row31|div5|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div5|FS|Bo~1_combout\ = ( \row30|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & \row29|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row30|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row30|div3|FS|Bo~0_combout\ $ (\row29|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row30|div3|FS|ALT_INV_Bo~0_combout\,
	datad => \row29|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row30|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row31|div5|FS|Bo~1_combout\);

-- Location: LABCELL_X79_Y12_N15
\row30|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row30|div32|FS|Bo~1_combout\ & ( \row29|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row30|div32|FS|Bo~1_combout\ & ( 
-- !\row30|div2|FS|Bo~0_combout\ $ (!\row29|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\REG_B|q\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row30|div2|FS|ALT_INV_Bo~0_combout\,
	datac => \row29|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(2),
	dataf => \row30|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row30|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X79_Y8_N12
\row31|div5|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div5|FS|Bo~2_combout\ = ( !\row31|div5|FS|Bo~1_combout\ & ( \row30|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(3) & ((!\REG_B|q\(2) & 
-- (!\row30|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row31|div2|FS|Bo~0_combout\)) # (\REG_B|q\(2) & ((!\row30|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row31|div2|FS|Bo~0_combout\))))) 
-- ) ) ) # ( !\row31|div5|FS|Bo~1_combout\ & ( !\row30|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( ((!\REG_B|q\(2) & (!\row30|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row31|div2|FS|Bo~0_combout\)) # (\REG_B|q\(2) & ((!\row30|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row31|div2|FS|Bo~0_combout\)))) # (\REG_B|q\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010111110111000000000000000000010000010100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(2),
	datac => \row30|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row31|div2|FS|ALT_INV_Bo~0_combout\,
	datae => \row31|div5|FS|ALT_INV_Bo~1_combout\,
	dataf => \row30|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row31|div5|FS|Bo~2_combout\);

-- Location: LABCELL_X79_Y8_N18
\row31|div7|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div7|FS|Bo~0_combout\ = ( \row30|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row31|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6)) # ((!\REG_B|q\(5) & 
-- \row30|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row30|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row31|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(5) & (!\REG_B|q\(6) & 
-- \row30|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \row30|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row31|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6)) # ((!\REG_B|q\(5) & 
-- ((!\row31|div5|FS|Bo~0_combout\) # (\row30|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(5) & (\row30|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row31|div5|FS|Bo~0_combout\))) 
-- ) ) ) # ( !\row30|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row31|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & ((!\REG_B|q\(5) & ((!\row31|div5|FS|Bo~0_combout\) # 
-- (\row30|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(5) & (\row30|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row31|div5|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110000001000111011111100111000001000000010001100111011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datab => \REG_B|ALT_INV_q\(6),
	datac => \row30|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row31|div5|FS|ALT_INV_Bo~0_combout\,
	datae => \row30|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row31|div5|FS|ALT_INV_Bo~2_combout\,
	combout => \row31|div7|FS|Bo~0_combout\);

-- Location: MLABCELL_X78_Y10_N6
\row31|div10|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div10|FS|Bo~2_combout\ = ( !\row31|div10|FS|Bo~1_combout\ & ( \row31|div7|FS|Bo~0_combout\ & ( (!\row30|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (((\REG_B|q\(7) & 
-- !\row30|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(8)))) # (\row30|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\REG_B|q\(7) & (\REG_B|q\(8) & 
-- !\row30|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row31|div10|FS|Bo~1_combout\ & ( !\row31|div7|FS|Bo~0_combout\ & ( (!\row30|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (((!\row30|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(8))) # (\REG_B|q\(7)))) # (\row30|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\REG_B|q\(8) & 
-- ((!\row30|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111101001101000000000000000001001101000011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(7),
	datab => \row30|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(8),
	datad => \row30|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row31|div10|FS|ALT_INV_Bo~1_combout\,
	dataf => \row31|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row31|div10|FS|Bo~2_combout\);

-- Location: MLABCELL_X78_Y10_N42
\row31|div12|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div12|FS|Bo~0_combout\ = ( \row30|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row31|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11)) # ((!\REG_B|q\(10) & 
-- \row30|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row30|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row31|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & (!\REG_B|q\(10) & 
-- \row30|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \row30|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row31|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11)) # 
-- ((!\row31|div10|FS|Bo~0_combout\ & ((!\REG_B|q\(10)) # (\row30|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\row31|div10|FS|Bo~0_combout\ & (!\REG_B|q\(10) & 
-- \row30|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row30|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row31|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & 
-- ((!\row31|div10|FS|Bo~0_combout\ & ((!\REG_B|q\(10)) # (\row30|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\row31|div10|FS|Bo~0_combout\ & (!\REG_B|q\(10) & 
-- \row30|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010101000111010101111111000000000101000001010101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(11),
	datab => \row31|div10|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(10),
	datad => \row30|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row30|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row31|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row31|div12|FS|Bo~0_combout\);

-- Location: MLABCELL_X78_Y10_N30
\row31|div15|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div15|FS|Bo~2_combout\ = ( !\row31|div15|FS|Bo~1_combout\ & ( \row31|div12|FS|Bo~0_combout\ & ( (!\REG_B|q\(13) & (\REG_B|q\(12) & (!\row30|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row30|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(13) & ((!\row30|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(12) & 
-- !\row30|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row31|div15|FS|Bo~1_combout\ & ( !\row31|div12|FS|Bo~0_combout\ & ( (!\REG_B|q\(13) & 
-- (!\row30|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row30|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12))))) # (\REG_B|q\(13) & 
-- (((!\row30|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row30|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011101010001000000000000000001110101000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(12),
	datac => \row30|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row30|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row31|div15|FS|ALT_INV_Bo~1_combout\,
	dataf => \row31|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row31|div15|FS|Bo~2_combout\);

-- Location: MLABCELL_X78_Y10_N18
\row31|div17|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div17|FS|Bo~0_combout\ = ( \row30|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row31|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16)) # ((!\REG_B|q\(15) & 
-- \row30|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row30|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row31|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & (!\REG_B|q\(15) & 
-- \row30|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( \row30|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row31|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16)) # ((!\REG_B|q\(15) & 
-- ((!\row31|div15|FS|Bo~0_combout\) # (\row30|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(15) & (!\row31|div15|FS|Bo~0_combout\ & 
-- \row30|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row30|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row31|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & ((!\REG_B|q\(15) & 
-- ((!\row31|div15|FS|Bo~0_combout\) # (\row30|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(15) & (!\row31|div15|FS|Bo~0_combout\ & 
-- \row30|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010101000111010101111111000000000100010001010101011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(16),
	datab => \REG_B|ALT_INV_q\(15),
	datac => \row31|div15|FS|ALT_INV_Bo~0_combout\,
	datad => \row30|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row30|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row31|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row31|div17|FS|Bo~0_combout\);

-- Location: MLABCELL_X78_Y10_N48
\row31|div20|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div20|FS|Bo~2_combout\ = ( !\row31|div20|FS|Bo~1_combout\ & ( \row31|div17|FS|Bo~0_combout\ & ( (!\REG_B|q\(18) & (\REG_B|q\(17) & (!\row30|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row30|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(18) & ((!\row30|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(17) & 
-- !\row30|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row31|div20|FS|Bo~1_combout\ & ( !\row31|div17|FS|Bo~0_combout\ & ( (!\REG_B|q\(18) & 
-- (!\row30|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row30|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17))))) # (\REG_B|q\(18) & 
-- (((!\row30|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row30|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001101110001000000000000000001110001001100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(17),
	datab => \REG_B|ALT_INV_q\(18),
	datac => \row30|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row30|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row31|div20|FS|ALT_INV_Bo~1_combout\,
	dataf => \row31|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row31|div20|FS|Bo~2_combout\);

-- Location: MLABCELL_X78_Y11_N54
\row31|div22|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div22|FS|Bo~0_combout\ = ( \row31|div20|FS|Bo~0_combout\ & ( \row31|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & (((!\REG_B|q\(20) & \row30|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\row30|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(21) & (!\REG_B|q\(20) & (\row30|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row30|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row31|div20|FS|Bo~0_combout\ & ( \row31|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & (((!\REG_B|q\(20) & 
-- \row30|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row30|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(21) & (!\REG_B|q\(20) & 
-- (\row30|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row30|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row31|div20|FS|Bo~0_combout\ & ( !\row31|div20|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(21) & (((!\REG_B|q\(20) & \row30|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row30|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(21) & (!\REG_B|q\(20) & 
-- (\row30|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row30|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row31|div20|FS|Bo~0_combout\ & ( !\row31|div20|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(21) & ((!\REG_B|q\(20)) # ((\row30|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row30|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(21) & 
-- (\row30|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(20)) # (\row30|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111010101111000010101000111000001010100011100000101010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(21),
	datab => \REG_B|ALT_INV_q\(20),
	datac => \row30|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row30|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row31|div20|FS|ALT_INV_Bo~0_combout\,
	dataf => \row31|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row31|div22|FS|Bo~0_combout\);

-- Location: LABCELL_X81_Y11_N6
\row31|div25|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div25|FS|Bo~2_combout\ = ( \row30|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row31|div22|FS|Bo~0_combout\ & ( (\REG_B|q\(23) & (!\row30|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ 
-- & !\row31|div25|FS|Bo~1_combout\)) ) ) ) # ( !\row30|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row31|div22|FS|Bo~0_combout\ & ( (!\row31|div25|FS|Bo~1_combout\ & ((!\REG_B|q\(23) & (\REG_B|q\(22) & 
-- !\row30|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(23) & ((!\row30|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22)))))) ) ) ) # ( 
-- \row30|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row31|div22|FS|Bo~0_combout\ & ( (!\row31|div25|FS|Bo~1_combout\ & ((!\REG_B|q\(23) & (\REG_B|q\(22) & 
-- !\row30|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(23) & ((!\row30|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22)))))) ) ) ) # ( 
-- !\row30|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row31|div22|FS|Bo~0_combout\ & ( (!\row31|div25|FS|Bo~1_combout\ & ((!\row30|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000011100010000000001110001000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \REG_B|ALT_INV_q\(22),
	datac => \row30|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row31|div25|FS|ALT_INV_Bo~1_combout\,
	datae => \row30|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row31|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row31|div25|FS|Bo~2_combout\);

-- Location: LABCELL_X81_Y11_N42
\row31|div27|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div27|FS|Bo~0_combout\ = ( \row30|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row31|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(25) & ((!\REG_B|q\(26)) # 
-- (\row30|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(25) & (!\REG_B|q\(26) & \row30|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row30|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row31|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & \row30|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row30|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row31|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & ((!\REG_B|q\(25)) # ((!\row31|div25|FS|Bo~0_combout\) # 
-- (\row30|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(26) & (\row30|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(25)) # (!\row31|div25|FS|Bo~0_combout\)))) ) ) ) # 
-- ( !\row30|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row31|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & (((!\REG_B|q\(25) & !\row31|div25|FS|Bo~0_combout\)) # 
-- (\row30|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & (!\REG_B|q\(25) & (!\row31|div25|FS|Bo~0_combout\ & \row30|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011101100110010001111111000000000110011001000100011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(25),
	datab => \REG_B|ALT_INV_q\(26),
	datac => \row31|div25|FS|ALT_INV_Bo~0_combout\,
	datad => \row30|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row30|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row31|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row31|div27|FS|Bo~0_combout\);

-- Location: LABCELL_X81_Y11_N18
\row31|div30|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div30|FS|Bo~2_combout\ = ( \row30|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row31|div27|FS|Bo~0_combout\ & ( (\REG_B|q\(27) & (\REG_B|q\(28) & 
-- (!\row30|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row31|div30|FS|Bo~1_combout\))) ) ) ) # ( !\row30|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row31|div27|FS|Bo~0_combout\ & ( 
-- (!\row31|div30|FS|Bo~1_combout\ & (((\REG_B|q\(27) & !\row30|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(28)))) ) ) ) # ( \row30|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row31|div27|FS|Bo~0_combout\ & ( (\REG_B|q\(28) & (!\row31|div30|FS|Bo~1_combout\ & ((!\row30|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27))))) ) ) ) # ( 
-- !\row30|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row31|div27|FS|Bo~0_combout\ & ( (!\row31|div30|FS|Bo~1_combout\ & (((!\row30|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(28))) # (\REG_B|q\(27)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011100000000001100010000000001110011000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(27),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row30|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row31|div30|FS|ALT_INV_Bo~1_combout\,
	datae => \row30|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row31|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row31|div30|FS|Bo~2_combout\);

-- Location: LABCELL_X80_Y11_N6
\row31|div32|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div32|FS|Bo~1_combout\ = ( \row31|div30|FS|Bo~0_combout\ & ( \row31|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\row31|div32|FS|Bo~0_combout\) # ((!\REG_B|q\(30) & 
-- \row30|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(31) & (!\REG_B|q\(30) & (\row30|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row31|div32|FS|Bo~0_combout\))) ) ) ) # ( 
-- !\row31|div30|FS|Bo~0_combout\ & ( \row31|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\row31|div32|FS|Bo~0_combout\) # ((!\REG_B|q\(30) & \row30|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(31) & 
-- (!\REG_B|q\(30) & (\row30|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row31|div32|FS|Bo~0_combout\))) ) ) ) # ( \row31|div30|FS|Bo~0_combout\ & ( !\row31|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & 
-- ((!\row31|div32|FS|Bo~0_combout\) # ((!\REG_B|q\(30) & \row30|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(31) & (!\REG_B|q\(30) & 
-- (\row30|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row31|div32|FS|Bo~0_combout\))) ) ) ) # ( !\row31|div30|FS|Bo~0_combout\ & ( !\row31|div30|FS|Bo~2_combout\ & ( (!\REG_B|q\(31) & ((!\REG_B|q\(30)) # 
-- ((!\row31|div32|FS|Bo~0_combout\) # (\row30|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(31) & (!\row31|div32|FS|Bo~0_combout\ & ((!\REG_B|q\(30)) # 
-- (\row30|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111110001010101011100000100010101110000010001010111000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datab => \REG_B|ALT_INV_q\(30),
	datac => \row30|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row31|div32|FS|ALT_INV_Bo~0_combout\,
	datae => \row31|div30|FS|ALT_INV_Bo~0_combout\,
	dataf => \row31|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row31|div32|FS|Bo~1_combout\);

-- Location: LABCELL_X81_Y11_N39
\row31|div28|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div28|FS|Bo~0_combout\ = ( \row31|div27|FS|Bo~0_combout\ & ( (\REG_B|q\(27) & !\row30|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row31|div27|FS|Bo~0_combout\ & ( 
-- (!\row30|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(27),
	datad => \row30|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row31|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row31|div28|FS|Bo~0_combout\);

-- Location: LABCELL_X80_Y11_N18
\row32|div30|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div30|FS|Bo~0_combout\ = ( \row31|div28|FS|Bo~0_combout\ & ( (\REG_B|q\(29) & (!\row30|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(28) & !\row31|div32|FS|Bo~1_combout\))))) ) ) # ( 
-- !\row31|div28|FS|Bo~0_combout\ & ( (\REG_B|q\(29) & (!\row30|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(28) & !\row31|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100010000001000110001000000010011001000000001001100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datab => \REG_B|ALT_INV_q\(29),
	datac => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	datad => \row30|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row31|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row32|div30|FS|Bo~0_combout\);

-- Location: LABCELL_X80_Y11_N12
\row31|div31|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div31|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \REG_B|q\(30) & ( \row31|div30|FS|Bo~2_combout\ & ( \row30|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\REG_B|q\(30) & ( 
-- \row31|div30|FS|Bo~2_combout\ & ( (!\row30|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((\REG_B|q\(31)) # (\row31|div32|FS|Bo~0_combout\))) # 
-- (\row30|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row31|div32|FS|Bo~0_combout\) # (!\REG_B|q\(31)))) ) ) ) # ( \REG_B|q\(30) & ( !\row31|div30|FS|Bo~2_combout\ & ( 
-- (!\row30|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\row31|div30|FS|Bo~0_combout\ & ((\REG_B|q\(31)) # (\row31|div32|FS|Bo~0_combout\)))) # 
-- (\row30|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (((!\row31|div32|FS|Bo~0_combout\) # (!\REG_B|q\(31))) # (\row31|div30|FS|Bo~0_combout\))) ) ) ) # ( !\REG_B|q\(30) & ( !\row31|div30|FS|Bo~2_combout\ & ( 
-- (!\row30|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\row31|div30|FS|Bo~0_combout\ & ((\REG_B|q\(31)) # (\row31|div32|FS|Bo~0_combout\)))) # 
-- (\row30|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row31|div30|FS|Bo~0_combout\) # ((!\row31|div32|FS|Bo~0_combout\) # (!\REG_B|q\(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011101110110010111011101100101011111111110100101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row30|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \row31|div30|FS|ALT_INV_Bo~0_combout\,
	datac => \row31|div32|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(31),
	datae => \REG_B|ALT_INV_q\(30),
	dataf => \row31|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row31|div31|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X80_Y11_N21
\row30|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row30|div28|FS|Bo~0_combout\ & ( !\row29|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row30|div32|FS|Bo~1_combout\) # 
-- (\REG_B|q\(28)))) ) ) # ( !\row30|div28|FS|Bo~0_combout\ & ( !\row29|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(28)) # (\row30|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101000001111010110100000111110100101000011111010010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(28),
	datac => \row29|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row30|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row30|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row30|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X80_Y11_N36
\row31|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \REG_B|q\(28) & ( \row31|div28|FS|Bo~0_combout\ & ( !\row30|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((\row31|div32|FS|Bo~1_combout\) # (\REG_B|q\(29)))) ) ) ) # ( !\REG_B|q\(28) & ( \row31|div28|FS|Bo~0_combout\ & ( !\row30|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(29) $ 
-- (!\row30|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row31|div32|FS|Bo~1_combout\))) ) ) ) # ( \REG_B|q\(28) & ( !\row31|div28|FS|Bo~0_combout\ & ( 
-- !\row30|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(29) $ (!\row30|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row31|div32|FS|Bo~1_combout\))) ) ) ) # ( !\REG_B|q\(28) & ( 
-- !\row31|div28|FS|Bo~0_combout\ & ( !\row30|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(29)) # (\row31|div32|FS|Bo~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001010101100101100101010110010110010101011001100101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row30|div29|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(29),
	datac => \row30|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	datae => \REG_B|ALT_INV_q\(28),
	dataf => \row31|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row31|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X81_Y11_N0
\row31|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = !\row30|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(27) $ (!\row31|div27|FS|Bo~0_combout\)) # 
-- (\row31|div32|FS|Bo~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011000001111100101100000111110010110000011111001011000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(27),
	datab => \row31|div27|FS|ALT_INV_Bo~0_combout\,
	datac => \row30|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row31|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X81_Y11_N3
\row31|div25|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div25|FS|Bo~3_combout\ = ( !\row31|div25|FS|Bo~2_combout\ & ( !\row31|div25|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row31|div25|FS|ALT_INV_Bo~0_combout\,
	dataf => \row31|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row31|div25|FS|Bo~3_combout\);

-- Location: LABCELL_X79_Y11_N6
\row31|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row31|div32|FS|Bo~1_combout\ & ( \row31|div25|FS|Bo~3_combout\ & ( \row30|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row31|div32|FS|Bo~1_combout\ & ( \row31|div25|FS|Bo~3_combout\ & ( !\REG_B|q\(26) $ (!\row30|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(25) & 
-- !\row30|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( \row31|div32|FS|Bo~1_combout\ & ( !\row31|div25|FS|Bo~3_combout\ & ( \row30|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # 
-- ( !\row31|div32|FS|Bo~1_combout\ & ( !\row31|div25|FS|Bo~3_combout\ & ( !\REG_B|q\(26) $ (!\row30|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((!\row30|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(25))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001101101001000011110000111101101001001111000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(25),
	datab => \REG_B|ALT_INV_q\(26),
	datac => \row30|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row30|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row31|div25|FS|ALT_INV_Bo~3_combout\,
	combout => \row31|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X81_Y11_N36
\row32|div30|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div30|FS|Bo~1_combout\ = ( \row31|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & (!\row30|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row31|div32|FS|Bo~1_combout\) # (\REG_B|q\(28)))))) ) ) # ( 
-- !\row31|div28|FS|Bo~0_combout\ & ( (!\REG_B|q\(29) & (!\row30|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(28)) # (\row31|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000010001010001000001000101010000000001010101000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	datad => \row30|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row31|div28|FS|ALT_INV_Bo~0_combout\,
	combout => \row32|div30|FS|Bo~1_combout\);

-- Location: MLABCELL_X78_Y11_N48
\row31|div23|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div23|FS|Bo~0_combout\ = ( \row30|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(22) & !\row31|div22|FS|Bo~0_combout\) ) ) # ( 
-- !\row30|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row31|div22|FS|Bo~0_combout\) # (\REG_B|q\(22)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(22),
	datad => \row31|div22|FS|ALT_INV_Bo~0_combout\,
	dataf => \row30|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row31|div23|FS|Bo~0_combout\);

-- Location: LABCELL_X77_Y11_N42
\row32|div25|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div25|FS|Bo~0_combout\ = ( \row31|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(24) & !\row30|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row31|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(24) & (!\REG_B|q\(23) $ 
-- (!\row30|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row31|div23|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010010001000010001001000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \REG_B|ALT_INV_q\(24),
	datac => \row30|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row31|div23|FS|ALT_INV_Bo~0_combout\,
	dataf => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row32|div25|FS|Bo~0_combout\);

-- Location: LABCELL_X79_Y11_N57
\row31|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row31|div25|FS|Bo~3_combout\ & ( !\row30|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(25)) # 
-- (\row31|div32|FS|Bo~1_combout\))) ) ) # ( !\row31|div25|FS|Bo~3_combout\ & ( !\row30|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(25)) # (\row31|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100001111101001010000111100001111101001010000111110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \row30|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(25),
	dataf => \row31|div25|FS|ALT_INV_Bo~3_combout\,
	combout => \row31|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X77_Y11_N0
\row30|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row30|div32|FS|Bo~1_combout\ & ( \row29|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row30|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(23) $ (!\row30|div23|FS|Bo~0_combout\ $ (\row29|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101101001011010010110100100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \row30|div23|FS|ALT_INV_Bo~0_combout\,
	datac => \row29|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row30|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row30|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X77_Y11_N54
\row31|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row31|div23|FS|Bo~0_combout\ & ( \row31|div32|FS|Bo~1_combout\ & ( \row30|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row31|div23|FS|Bo~0_combout\ & ( \row31|div32|FS|Bo~1_combout\ & ( \row30|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row31|div23|FS|Bo~0_combout\ & ( !\row31|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(24) $ 
-- (!\row30|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row30|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(23))))) ) ) ) # ( !\row31|div23|FS|Bo~0_combout\ & ( 
-- !\row31|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(24) $ (!\row30|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(23) & !\row30|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101011010101001010110100100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \row30|div24|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row30|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row31|div23|FS|ALT_INV_Bo~0_combout\,
	dataf => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row31|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X78_Y11_N3
\row31|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row31|div32|FS|Bo~1_combout\ & ( \row30|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row31|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(22) $ (!\row30|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row31|div22|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(22),
	datac => \row30|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row31|div22|FS|ALT_INV_Bo~0_combout\,
	dataf => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row31|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X77_Y8_N36
\row32|div25|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div25|FS|Bo~1_combout\ = ( \row31|div23|FS|Bo~0_combout\ & ( \row31|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & \row30|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row31|div23|FS|Bo~0_combout\ & ( 
-- \row31|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & \row30|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row31|div23|FS|Bo~0_combout\ & ( !\row31|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & (!\REG_B|q\(23) $ 
-- (\row30|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row31|div23|FS|Bo~0_combout\ & ( !\row31|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(24) & (!\REG_B|q\(23) $ 
-- (!\row30|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011000000110000000011000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(23),
	datac => \REG_B|ALT_INV_q\(24),
	datad => \row30|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row31|div23|FS|ALT_INV_Bo~0_combout\,
	dataf => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row32|div25|FS|Bo~1_combout\);

-- Location: MLABCELL_X78_Y10_N24
\row31|div20|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div20|FS|Bo~3_combout\ = ( !\row31|div20|FS|Bo~2_combout\ & ( !\row31|div20|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row31|div20|FS|ALT_INV_Bo~0_combout\,
	dataf => \row31|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row31|div20|FS|Bo~3_combout\);

-- Location: LABCELL_X79_Y9_N54
\row31|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row31|div20|FS|Bo~3_combout\ & ( \row31|div32|FS|Bo~1_combout\ & ( \row30|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row31|div20|FS|Bo~3_combout\ & ( \row31|div32|FS|Bo~1_combout\ & ( \row30|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row31|div20|FS|Bo~3_combout\ & ( !\row31|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(21) $ 
-- (!\row30|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(20) & !\row30|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row31|div20|FS|Bo~3_combout\ & ( 
-- !\row31|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(21) $ (!\row30|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row30|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001101101001011010010011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datab => \REG_B|ALT_INV_q\(21),
	datac => \row30|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row30|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row31|div20|FS|ALT_INV_Bo~3_combout\,
	dataf => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row31|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X79_Y9_N36
\row30|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row30|div32|FS|Bo~1_combout\ & ( \row29|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row30|div32|FS|Bo~1_combout\ & ( 
-- !\row29|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row30|div18|FS|Bo~0_combout\ $ (\REG_B|q\(18))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row29|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row30|div18|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(18),
	dataf => \row30|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row30|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X78_Y10_N12
\row31|div18|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div18|FS|Bo~0_combout\ = ( \row31|div17|FS|Bo~0_combout\ & ( (\REG_B|q\(17) & !\row30|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row31|div17|FS|Bo~0_combout\ & ( 
-- (!\row30|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(17),
	datad => \row30|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row31|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row31|div18|FS|Bo~0_combout\);

-- Location: LABCELL_X79_Y11_N0
\row31|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row31|div32|FS|Bo~1_combout\ & ( \row31|div18|FS|Bo~0_combout\ & ( \row30|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row31|div32|FS|Bo~1_combout\ & ( \row31|div18|FS|Bo~0_combout\ & ( !\REG_B|q\(19) $ (!\row30|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((!\row30|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(18))))) ) ) ) # ( \row31|div32|FS|Bo~1_combout\ & ( !\row31|div18|FS|Bo~0_combout\ & ( 
-- \row30|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row31|div32|FS|Bo~1_combout\ & ( !\row31|div18|FS|Bo~0_combout\ & ( !\REG_B|q\(19) $ 
-- (!\row30|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(18) & !\row30|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001110011100000000001111111111000110001110010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(19),
	datac => \row30|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row30|div19|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row31|div18|FS|ALT_INV_Bo~0_combout\,
	combout => \row31|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X79_Y11_N39
\row31|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row31|div20|FS|Bo~3_combout\ & ( !\row30|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(20)) # 
-- (\row31|div32|FS|Bo~1_combout\))) ) ) # ( !\row31|div20|FS|Bo~3_combout\ & ( !\row30|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(20)) # (\row31|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001011111101000000101111100001010111101010000101011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \REG_B|ALT_INV_q\(20),
	datad => \row30|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row31|div20|FS|ALT_INV_Bo~3_combout\,
	combout => \row31|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X79_Y11_N54
\row32|div20|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div20|FS|Bo~0_combout\ = ( \row31|div18|FS|Bo~0_combout\ & ( (\REG_B|q\(19) & (!\row30|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row31|div32|FS|Bo~1_combout\ & !\REG_B|q\(18)))))) ) ) # ( 
-- !\row31|div18|FS|Bo~0_combout\ & ( (\REG_B|q\(19) & (!\row30|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row31|div32|FS|Bo~1_combout\ & \REG_B|q\(18)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011010010000000001101001000000000011110000000000001111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	datab => \REG_B|ALT_INV_q\(18),
	datac => \row30|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(19),
	dataf => \row31|div18|FS|ALT_INV_Bo~0_combout\,
	combout => \row32|div20|FS|Bo~0_combout\);

-- Location: LABCELL_X79_Y11_N36
\row32|div20|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div20|FS|Bo~1_combout\ = ( \row31|div18|FS|Bo~0_combout\ & ( (!\REG_B|q\(19) & (!\row30|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(18)) # (\row31|div32|FS|Bo~1_combout\))))) ) ) # ( 
-- !\row31|div18|FS|Bo~0_combout\ & ( (!\REG_B|q\(19) & (!\row30|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(18)) # (\row31|div32|FS|Bo~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010110100000000001011010000000010000111000000001000011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	datab => \REG_B|ALT_INV_q\(18),
	datac => \row30|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(19),
	dataf => \row31|div18|FS|ALT_INV_Bo~0_combout\,
	combout => \row32|div20|FS|Bo~1_combout\);

-- Location: MLABCELL_X78_Y10_N3
\row31|div15|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div15|FS|Bo~3_combout\ = ( !\row31|div15|FS|Bo~2_combout\ & ( !\row31|div15|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row31|div15|FS|ALT_INV_Bo~0_combout\,
	dataf => \row31|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row31|div15|FS|Bo~3_combout\);

-- Location: LABCELL_X77_Y10_N18
\row31|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row31|div15|FS|Bo~3_combout\ & ( \row31|div32|FS|Bo~1_combout\ & ( \row30|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row31|div15|FS|Bo~3_combout\ & ( \row31|div32|FS|Bo~1_combout\ & ( \row30|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row31|div15|FS|Bo~3_combout\ & ( !\row31|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(16) $ 
-- (!\row30|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(15) & !\row30|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row31|div15|FS|Bo~3_combout\ & ( 
-- !\row31|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(16) $ (!\row30|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row30|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010011001011001011001011001101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(16),
	datab => \REG_B|ALT_INV_q\(15),
	datac => \row30|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row30|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row31|div15|FS|ALT_INV_Bo~3_combout\,
	dataf => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row31|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X78_Y10_N39
\row31|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row31|div32|FS|Bo~1_combout\ & ( \row30|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row31|div32|FS|Bo~1_combout\ & ( 
-- !\row31|div17|FS|Bo~0_combout\ $ (!\row30|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(17))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row31|div17|FS|ALT_INV_Bo~0_combout\,
	datac => \row30|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(17),
	dataf => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row31|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X78_Y12_N45
\row30|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row30|div32|FS|Bo~1_combout\ & ( \row29|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row30|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(13) $ (!\row30|div13|FS|Bo~0_combout\ $ (\row29|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row30|div13|FS|ALT_INV_Bo~0_combout\,
	datad => \row29|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row30|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row30|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X78_Y10_N57
\row31|div13|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div13|FS|Bo~0_combout\ = ( \row31|div12|FS|Bo~0_combout\ & ( (!\row30|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(12)) ) ) # ( !\row31|div12|FS|Bo~0_combout\ & ( 
-- (!\row30|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \row30|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(12),
	dataf => \row31|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row31|div13|FS|Bo~0_combout\);

-- Location: MLABCELL_X78_Y12_N54
\row31|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row31|div13|FS|Bo~0_combout\ & ( \row31|div32|FS|Bo~1_combout\ & ( \row30|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row31|div13|FS|Bo~0_combout\ & ( \row31|div32|FS|Bo~1_combout\ & ( \row30|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row31|div13|FS|Bo~0_combout\ & ( !\row31|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ 
-- (!\row30|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row30|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(13))))) ) ) ) # ( !\row31|div13|FS|Bo~0_combout\ & ( 
-- !\row31|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(14) $ (!\row30|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(13) & !\row30|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110001110011100110001100011100100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(14),
	datac => \row30|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row30|div14|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row31|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row31|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X77_Y10_N24
\row31|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row30|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\REG_B|q\(15) $ (!\row31|div15|FS|Bo~3_combout\)) # 
-- (\row31|div32|FS|Bo~1_combout\) ) ) # ( !\row30|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row31|div32|FS|Bo~1_combout\ & (!\REG_B|q\(15) $ (\row31|div15|FS|Bo~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000001010101000000000101001011111111101010101111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \REG_B|ALT_INV_q\(15),
	datad => \row31|div15|FS|ALT_INV_Bo~3_combout\,
	dataf => \row30|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row31|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X78_Y12_N36
\row32|div15|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div15|FS|Bo~0_combout\ = ( \row31|div13|FS|Bo~0_combout\ & ( \row31|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & !\row30|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row31|div13|FS|Bo~0_combout\ & ( 
-- \row31|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & !\row30|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row31|div13|FS|Bo~0_combout\ & ( !\row31|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (!\row30|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row31|div13|FS|Bo~0_combout\ & ( !\row31|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (\row30|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100100001000100100001001000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(14),
	datac => \row30|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row31|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row32|div15|FS|Bo~0_combout\);

-- Location: LABCELL_X79_Y10_N0
\row32|div15|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div15|FS|Bo~1_combout\ = ( \row31|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & \row30|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row31|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(14) & (!\REG_B|q\(13) $ 
-- (!\row30|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row31|div13|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row30|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row31|div13|FS|ALT_INV_Bo~0_combout\,
	dataf => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row32|div15|FS|Bo~1_combout\);

-- Location: LABCELL_X79_Y10_N48
\row31|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row31|div12|FS|Bo~0_combout\ & ( !\row30|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(12)) # 
-- (\row31|div32|FS|Bo~1_combout\))) ) ) # ( !\row31|div12|FS|Bo~0_combout\ & ( !\row30|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(12)) # (\row31|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001011111101000000101111100001010111101010000101011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	datac => \REG_B|ALT_INV_q\(12),
	datad => \row30|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row31|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row31|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X78_Y10_N54
\row31|div10|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div10|FS|Bo~3_combout\ = ( !\row31|div10|FS|Bo~2_combout\ & ( !\row31|div10|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row31|div10|FS|ALT_INV_Bo~0_combout\,
	dataf => \row31|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row31|div10|FS|Bo~3_combout\);

-- Location: LABCELL_X79_Y10_N54
\row31|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row30|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row31|div32|FS|Bo~1_combout\ & ( 
-- \row30|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( !\row30|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row31|div32|FS|Bo~1_combout\ & ( 
-- \row30|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row30|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row31|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(11) $ 
-- (!\row30|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(10) & !\row31|div10|FS|Bo~3_combout\)))) ) ) ) # ( !\row30|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row31|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(11) $ (!\row30|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row31|div10|FS|Bo~3_combout\) # (\REG_B|q\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010011001011001011001011001101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(11),
	datab => \REG_B|ALT_INV_q\(10),
	datac => \row31|div10|FS|ALT_INV_Bo~3_combout\,
	datad => \row30|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row30|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row31|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X80_Y10_N0
\row31|div8|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div8|FS|Bo~0_combout\ = ( \row31|div7|FS|Bo~0_combout\ & ( (\REG_B|q\(7) & !\row30|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row31|div7|FS|Bo~0_combout\ & ( 
-- (!\row30|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(7),
	datad => \row30|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row31|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row31|div8|FS|Bo~0_combout\);

-- Location: LABCELL_X80_Y10_N54
\row30|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row30|div32|FS|Bo~1_combout\ & ( \row29|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row30|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(8) $ (!\row30|div8|FS|Bo~0_combout\ $ (\row29|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row30|div8|FS|ALT_INV_Bo~0_combout\,
	datad => \row29|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row30|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row30|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X80_Y10_N15
\row31|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row30|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row31|div32|FS|Bo~1_combout\ ) ) # ( 
-- \row30|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row31|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ (((!\REG_B|q\(8) & (!\row30|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row31|div8|FS|Bo~0_combout\)) # (\REG_B|q\(8) & ((!\row30|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row31|div8|FS|Bo~0_combout\))))) ) ) ) # ( 
-- !\row30|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row31|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ (((!\REG_B|q\(8) & ((!\row31|div8|FS|Bo~0_combout\) # 
-- (\row30|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(8) & (\row30|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row31|div8|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010110100110100110100101100100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(9),
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row30|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row31|div8|FS|ALT_INV_Bo~0_combout\,
	datae => \row30|div9|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row31|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X79_Y10_N15
\row31|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row31|div32|FS|Bo~1_combout\ & ( \row30|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row31|div32|FS|Bo~1_combout\ & ( 
-- !\row31|div10|FS|Bo~3_combout\ $ (!\REG_B|q\(10) $ (!\row30|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row31|div10|FS|ALT_INV_Bo~3_combout\,
	datac => \REG_B|ALT_INV_q\(10),
	datad => \row30|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row31|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X80_Y10_N57
\row32|div10|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div10|FS|Bo~0_combout\ = ( \row31|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & !\row30|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row31|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (!\row30|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row31|div8|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100010100010000010001010001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(9),
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row30|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row31|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row32|div10|FS|Bo~0_combout\);

-- Location: LABCELL_X80_Y10_N3
\row32|div10|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div10|FS|Bo~1_combout\ = ( \row31|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & \row30|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row31|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(9) & (!\REG_B|q\(8) $ 
-- (!\row30|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row31|div8|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010000010001010001000001000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(9),
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row30|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row31|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row32|div10|FS|Bo~1_combout\);

-- Location: LABCELL_X80_Y10_N36
\row31|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row31|div32|FS|Bo~1_combout\ & ( \row30|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row31|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(7) $ (!\row31|div7|FS|Bo~0_combout\ $ (!\row30|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(7),
	datac => \row31|div7|FS|ALT_INV_Bo~0_combout\,
	datad => \row30|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row31|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X79_Y8_N27
\row31|div5|FS|Bo~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div5|FS|Bo~3_combout\ = ( !\row31|div5|FS|Bo~2_combout\ & ( !\row31|div5|FS|Bo~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \row31|div5|FS|ALT_INV_Bo~0_combout\,
	dataf => \row31|div5|FS|ALT_INV_Bo~2_combout\,
	combout => \row31|div5|FS|Bo~3_combout\);

-- Location: LABCELL_X79_Y8_N6
\row31|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row31|div5|FS|Bo~3_combout\ & ( \row31|div32|FS|Bo~1_combout\ & ( \row30|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row31|div5|FS|Bo~3_combout\ & ( \row31|div32|FS|Bo~1_combout\ & ( \row30|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row31|div5|FS|Bo~3_combout\ & ( !\row31|div32|FS|Bo~1_combout\ & ( 
-- !\row30|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(6) $ (((!\row30|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(5))))) ) ) ) # ( !\row31|div5|FS|Bo~3_combout\ & ( 
-- !\row31|div32|FS|Bo~1_combout\ & ( !\row30|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(6) $ (((!\row30|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010011001011001101001011001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row30|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(6),
	datac => \row30|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(5),
	datae => \row31|div5|FS|ALT_INV_Bo~3_combout\,
	dataf => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row31|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X79_Y8_N30
\row30|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row30|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row30|div32|FS|Bo~1_combout\ & ( \row29|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row30|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(3) $ (!\row29|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row30|div3|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datac => \row29|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row30|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row30|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row30|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X78_Y12_N51
\row31|div3|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div3|FS|Bo~0_combout\ = ( \row30|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(2) & \row31|div2|FS|Bo~0_combout\) ) ) # ( !\row30|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ( (\row31|div2|FS|Bo~0_combout\) # (\REG_B|q\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(2),
	datad => \row31|div2|FS|ALT_INV_Bo~0_combout\,
	dataf => \row30|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row31|div3|FS|Bo~0_combout\);

-- Location: LABCELL_X79_Y8_N0
\row31|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row31|div3|FS|Bo~0_combout\ & ( \row31|div32|FS|Bo~1_combout\ & ( \row30|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row31|div3|FS|Bo~0_combout\ & ( \row31|div32|FS|Bo~1_combout\ & ( \row30|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row31|div3|FS|Bo~0_combout\ & ( !\row31|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ 
-- (!\row30|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row30|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(3))))) ) ) ) # ( !\row31|div3|FS|Bo~0_combout\ & ( 
-- !\row31|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(4) $ (!\row30|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row30|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101100110100110100110100110010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \row30|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(3),
	datad => \row30|div4|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row31|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row31|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X79_Y8_N24
\row31|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row31|div32|FS|Bo~1_combout\ & ( \row30|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row31|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(5) $ (!\row30|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row31|div5|FS|Bo~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(5),
	datac => \row30|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row31|div5|FS|ALT_INV_Bo~3_combout\,
	dataf => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row31|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X79_Y8_N33
\row32|div5|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div5|FS|Bo~0_combout\ = ( \row31|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & !\row30|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row31|div32|FS|Bo~1_combout\ & ( (\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row30|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row31|div3|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010010001000010001001000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datac => \row30|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row31|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row32|div5|FS|Bo~0_combout\);

-- Location: LABCELL_X79_Y12_N36
\row31|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row30|div32|FS|Bo~1_combout\ & ( \row31|div32|FS|Bo~1_combout\ & ( \REG_A|q\(2) ) ) ) # ( !\row30|div32|FS|Bo~1_combout\ & ( \row31|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(0) $ (!\REG_A|q\(2)) ) ) ) # ( \row30|div32|FS|Bo~1_combout\ & ( !\row31|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(1) $ (!\REG_A|q\(2) $ (((\REG_B|q\(0) & !\REG_A|q\(1))))) ) ) ) # ( !\row30|div32|FS|Bo~1_combout\ & ( !\row31|div32|FS|Bo~1_combout\ 
-- & ( !\REG_B|q\(1) $ (!\REG_A|q\(2) $ (((\REG_B|q\(0) & \REG_A|q\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110001101001011010010011110001011010010110100000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(0),
	datab => \REG_B|ALT_INV_q\(1),
	datac => \REG_A|ALT_INV_q\(2),
	datad => \REG_A|ALT_INV_q\(1),
	datae => \row30|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row31|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: IOIBUF_X89_Y4_N61
\Ain[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(0),
	o => \Ain[0]~input_o\);

-- Location: FF_X80_Y11_N35
\REG_A|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[0]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(0));

-- Location: LABCELL_X79_Y12_N21
\row32|div2|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div2|FS|Bo~0_combout\ = ( \row31|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(1) & (\REG_B|q\(0) & (!\REG_A|q\(0) & !\REG_A|q\(1)))) # (\REG_B|q\(1) & ((!\REG_A|q\(1)) # ((\REG_B|q\(0) & !\REG_A|q\(0))))) ) ) # ( !\row31|div32|FS|Bo~1_combout\ & ( 
-- (!\REG_A|q\(0) & ((!\REG_A|q\(1) & ((\REG_B|q\(1)))) # (\REG_A|q\(1) & (\REG_B|q\(0))))) # (\REG_A|q\(0) & (\REG_B|q\(1) & (!\REG_B|q\(0) $ (\REG_A|q\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001001010001001100100101000101110011000100000111001100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(0),
	datab => \REG_B|ALT_INV_q\(1),
	datac => \REG_A|ALT_INV_q\(0),
	datad => \REG_A|ALT_INV_q\(1),
	dataf => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row32|div2|FS|Bo~0_combout\);

-- Location: LABCELL_X81_Y10_N0
\row32|div5|FS|Bo~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div5|FS|Bo~1_combout\ = ( \row31|div3|FS|Bo~0_combout\ & ( \row31|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & \row30|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row31|div3|FS|Bo~0_combout\ & ( 
-- \row31|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & \row30|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row31|div3|FS|Bo~0_combout\ & ( !\row31|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (\row30|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row31|div3|FS|Bo~0_combout\ & ( !\row31|div32|FS|Bo~1_combout\ & ( (!\REG_B|q\(4) & (!\REG_B|q\(3) $ 
-- (!\row30|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000010100000101000000101000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datac => \REG_B|ALT_INV_q\(4),
	datad => \row30|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row31|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row32|div5|FS|Bo~1_combout\);

-- Location: LABCELL_X79_Y12_N30
\row31|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row31|div32|FS|Bo~1_combout\ & ( \row30|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row31|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(2) $ (!\row30|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row31|div2|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(2),
	datac => \row30|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row31|div2|FS|ALT_INV_Bo~0_combout\,
	dataf => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row31|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X80_Y10_N42
\row32|div5|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div5|FS|Bo~2_combout\ = ( !\row32|div5|FS|Bo~1_combout\ & ( \row31|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (\REG_B|q\(3) & ((!\REG_B|q\(2) & 
-- (!\row31|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row32|div2|FS|Bo~0_combout\)) # (\REG_B|q\(2) & ((!\row31|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row32|div2|FS|Bo~0_combout\))))) 
-- ) ) ) # ( !\row32|div5|FS|Bo~1_combout\ & ( !\row31|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( ((!\REG_B|q\(2) & (!\row31|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row32|div2|FS|Bo~0_combout\)) # (\REG_B|q\(2) & ((!\row31|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row32|div2|FS|Bo~0_combout\)))) # (\REG_B|q\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001111110111000000000000000000010000001100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(2),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \row31|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row32|div2|FS|ALT_INV_Bo~0_combout\,
	datae => \row32|div5|FS|ALT_INV_Bo~1_combout\,
	dataf => \row31|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row32|div5|FS|Bo~2_combout\);

-- Location: LABCELL_X80_Y10_N6
\row32|div7|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div7|FS|Bo~0_combout\ = ( \row32|div5|FS|Bo~0_combout\ & ( \row32|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & (((!\REG_B|q\(5) & \row31|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\row31|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(6) & (!\REG_B|q\(5) & (\row31|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row31|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row32|div5|FS|Bo~0_combout\ & ( \row32|div5|FS|Bo~2_combout\ & ( (!\REG_B|q\(6) & (((!\REG_B|q\(5) & 
-- \row31|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row31|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(6) & (!\REG_B|q\(5) & 
-- (\row31|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row31|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row32|div5|FS|Bo~0_combout\ & ( !\row32|div5|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(6) & (((!\REG_B|q\(5) & \row31|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row31|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(6) & (!\REG_B|q\(5) & 
-- (\row31|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row31|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row32|div5|FS|Bo~0_combout\ & ( !\row32|div5|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(6) & ((!\REG_B|q\(5)) # ((\row31|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row31|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(6) & 
-- (\row31|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(5)) # (\row31|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110011101111000010001100111000001000110011100000100011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datab => \REG_B|ALT_INV_q\(6),
	datac => \row31|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row31|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row32|div5|FS|ALT_INV_Bo~0_combout\,
	dataf => \row32|div5|FS|ALT_INV_Bo~2_combout\,
	combout => \row32|div7|FS|Bo~0_combout\);

-- Location: LABCELL_X80_Y10_N18
\row32|div10|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div10|FS|Bo~2_combout\ = ( \row31|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row32|div7|FS|Bo~0_combout\ & ( (!\row32|div10|FS|Bo~1_combout\ & (\REG_B|q\(8) & 
-- !\row31|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row31|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row32|div7|FS|Bo~0_combout\ & ( (!\row32|div10|FS|Bo~1_combout\ & 
-- ((!\REG_B|q\(8) & (!\row31|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(7))) # (\REG_B|q\(8) & ((!\row31|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7)))))) ) ) ) # ( 
-- \row31|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row32|div7|FS|Bo~0_combout\ & ( (!\row32|div10|FS|Bo~1_combout\ & ((!\REG_B|q\(8) & (!\row31|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \REG_B|q\(7))) # (\REG_B|q\(8) & ((!\row31|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7)))))) ) ) ) # ( !\row31|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row32|div7|FS|Bo~0_combout\ & ( (!\row32|div10|FS|Bo~1_combout\ & ((!\row31|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001010100010001000001010001000100000101000100010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row32|div10|FS|ALT_INV_Bo~1_combout\,
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row31|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(7),
	datae => \row31|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row32|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row32|div10|FS|Bo~2_combout\);

-- Location: LABCELL_X79_Y10_N42
\row32|div12|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div12|FS|Bo~0_combout\ = ( \row32|div10|FS|Bo~0_combout\ & ( \row32|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & (((!\REG_B|q\(10) & \row31|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\row31|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(11) & (!\REG_B|q\(10) & (\row31|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row31|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row32|div10|FS|Bo~0_combout\ & ( \row32|div10|FS|Bo~2_combout\ & ( (!\REG_B|q\(11) & (((!\REG_B|q\(10) & 
-- \row31|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row31|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(11) & (!\REG_B|q\(10) & 
-- (\row31|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row31|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row32|div10|FS|Bo~0_combout\ & ( !\row32|div10|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(11) & (((!\REG_B|q\(10) & \row31|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row31|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(11) & (!\REG_B|q\(10) & 
-- (\row31|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row31|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row32|div10|FS|Bo~0_combout\ & ( !\row32|div10|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(11) & ((!\REG_B|q\(10)) # ((\row31|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row31|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(11) & 
-- (\row31|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(10)) # (\row31|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101011101111000010001010111000001000101011100000100010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(11),
	datab => \REG_B|ALT_INV_q\(10),
	datac => \row31|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row31|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row32|div10|FS|ALT_INV_Bo~0_combout\,
	dataf => \row32|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row32|div12|FS|Bo~0_combout\);

-- Location: LABCELL_X79_Y10_N18
\row32|div15|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div15|FS|Bo~2_combout\ = ( \row31|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row32|div12|FS|Bo~0_combout\ & ( (!\row32|div15|FS|Bo~1_combout\ & (\REG_B|q\(13) & 
-- !\row31|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row31|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row32|div12|FS|Bo~0_combout\ & ( (!\row32|div15|FS|Bo~1_combout\ & 
-- ((!\REG_B|q\(13) & (!\row31|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(12))) # (\REG_B|q\(13) & ((!\row31|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12)))))) ) ) ) # 
-- ( \row31|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row32|div12|FS|Bo~0_combout\ & ( (!\row32|div15|FS|Bo~1_combout\ & ((!\REG_B|q\(13) & 
-- (!\row31|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(12))) # (\REG_B|q\(13) & ((!\row31|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12)))))) ) ) ) # ( 
-- !\row31|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row32|div12|FS|Bo~0_combout\ & ( (!\row32|div15|FS|Bo~1_combout\ & ((!\row31|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001010100010001000001010001000100000101000100010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row32|div15|FS|ALT_INV_Bo~1_combout\,
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row31|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(12),
	datae => \row31|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row32|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row32|div15|FS|Bo~2_combout\);

-- Location: MLABCELL_X78_Y12_N6
\row32|div17|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div17|FS|Bo~0_combout\ = ( \row32|div15|FS|Bo~0_combout\ & ( \row32|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & (((!\REG_B|q\(15) & \row31|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\row31|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(16) & (!\REG_B|q\(15) & (\row31|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row31|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row32|div15|FS|Bo~0_combout\ & ( \row32|div15|FS|Bo~2_combout\ & ( (!\REG_B|q\(16) & (((!\REG_B|q\(15) & 
-- \row31|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row31|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(16) & (!\REG_B|q\(15) & 
-- (\row31|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row31|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row32|div15|FS|Bo~0_combout\ & ( !\row32|div15|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(16) & (((!\REG_B|q\(15) & \row31|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row31|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(16) & (!\REG_B|q\(15) & 
-- (\row31|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row31|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row32|div15|FS|Bo~0_combout\ & ( !\row32|div15|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(16) & ((!\REG_B|q\(15)) # ((\row31|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row31|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(16) & 
-- (\row31|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(15)) # (\row31|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101011101111000010001010111000001000101011100000100010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(16),
	datab => \REG_B|ALT_INV_q\(15),
	datac => \row31|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row31|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row32|div15|FS|ALT_INV_Bo~0_combout\,
	dataf => \row32|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row32|div17|FS|Bo~0_combout\);

-- Location: LABCELL_X79_Y11_N12
\row32|div20|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div20|FS|Bo~2_combout\ = ( \row31|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row32|div17|FS|Bo~0_combout\ & ( (\REG_B|q\(18) & (\REG_B|q\(17) & (!\row32|div20|FS|Bo~1_combout\ & 
-- !\row31|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row31|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row32|div17|FS|Bo~0_combout\ & ( (!\row32|div20|FS|Bo~1_combout\ & 
-- (((\REG_B|q\(17) & !\row31|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(18)))) ) ) ) # ( \row31|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row32|div17|FS|Bo~0_combout\ & ( 
-- (\REG_B|q\(18) & (!\row32|div20|FS|Bo~1_combout\ & ((!\row31|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17))))) ) ) ) # ( !\row31|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row32|div17|FS|Bo~0_combout\ & ( (!\row32|div20|FS|Bo~1_combout\ & (((!\row31|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17))) # (\REG_B|q\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001110000010100000001000001110000010100000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(17),
	datac => \row32|div20|FS|ALT_INV_Bo~1_combout\,
	datad => \row31|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row31|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row32|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row32|div20|FS|Bo~2_combout\);

-- Location: LABCELL_X79_Y11_N24
\row32|div22|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div22|FS|Bo~0_combout\ = ( \row32|div20|FS|Bo~0_combout\ & ( \row32|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & (((!\REG_B|q\(20) & \row31|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\row31|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(21) & (!\REG_B|q\(20) & (\row31|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row31|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row32|div20|FS|Bo~0_combout\ & ( \row32|div20|FS|Bo~2_combout\ & ( (!\REG_B|q\(21) & (((!\REG_B|q\(20) & 
-- \row31|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row31|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(21) & (!\REG_B|q\(20) & 
-- (\row31|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row31|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row32|div20|FS|Bo~0_combout\ & ( !\row32|div20|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(21) & (((!\REG_B|q\(20) & \row31|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row31|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(21) & (!\REG_B|q\(20) & 
-- (\row31|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row31|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row32|div20|FS|Bo~0_combout\ & ( !\row32|div20|FS|Bo~2_combout\ & ( 
-- (!\REG_B|q\(21) & ((!\REG_B|q\(20)) # ((\row31|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row31|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(21) & 
-- (\row31|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(20)) # (\row31|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101011101111000010001010111000001000101011100000100010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(21),
	datab => \REG_B|ALT_INV_q\(20),
	datac => \row31|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row31|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row32|div20|FS|ALT_INV_Bo~0_combout\,
	dataf => \row32|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row32|div22|FS|Bo~0_combout\);

-- Location: LABCELL_X77_Y11_N24
\row32|div25|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div25|FS|Bo~2_combout\ = ( \row31|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row32|div22|FS|Bo~0_combout\ & ( (\REG_B|q\(23) & (!\row31|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ 
-- & !\row32|div25|FS|Bo~1_combout\)) ) ) ) # ( !\row31|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row32|div22|FS|Bo~0_combout\ & ( (!\row32|div25|FS|Bo~1_combout\ & ((!\REG_B|q\(23) & (\REG_B|q\(22) & 
-- !\row31|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(23) & ((!\row31|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22)))))) ) ) ) # ( 
-- \row31|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row32|div22|FS|Bo~0_combout\ & ( (!\row32|div25|FS|Bo~1_combout\ & ((!\REG_B|q\(23) & (\REG_B|q\(22) & 
-- !\row31|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(23) & ((!\row31|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(22)))))) ) ) ) # ( 
-- !\row31|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row32|div22|FS|Bo~0_combout\ & ( (!\row32|div25|FS|Bo~1_combout\ & ((!\row31|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000011100010000000001110001000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \REG_B|ALT_INV_q\(22),
	datac => \row31|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row32|div25|FS|ALT_INV_Bo~1_combout\,
	datae => \row31|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row32|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row32|div25|FS|Bo~2_combout\);

-- Location: LABCELL_X79_Y11_N42
\row32|div27|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div27|FS|Bo~0_combout\ = ( \row31|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row32|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(25) & ((!\REG_B|q\(26)) # 
-- (\row31|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(25) & (!\REG_B|q\(26) & \row31|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\row31|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row32|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & \row31|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( 
-- \row31|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row32|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & ((!\REG_B|q\(25)) # ((!\row32|div25|FS|Bo~0_combout\) # 
-- (\row31|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(26) & (\row31|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(25)) # (!\row32|div25|FS|Bo~0_combout\)))) ) ) ) # 
-- ( !\row31|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row32|div25|FS|Bo~2_combout\ & ( (!\REG_B|q\(26) & (((!\REG_B|q\(25) & !\row32|div25|FS|Bo~0_combout\)) # 
-- (\row31|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(26) & (!\REG_B|q\(25) & (!\row32|div25|FS|Bo~0_combout\ & \row31|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011101100110010001111111000000000110011001000100011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(25),
	datab => \REG_B|ALT_INV_q\(26),
	datac => \row32|div25|FS|ALT_INV_Bo~0_combout\,
	datad => \row31|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row31|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row32|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row32|div27|FS|Bo~0_combout\);

-- Location: LABCELL_X81_Y11_N24
\row32|div30|FS|Bo~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div30|FS|Bo~2_combout\ = ( !\row32|div30|FS|Bo~1_combout\ & ( \row32|div27|FS|Bo~0_combout\ & ( (!\REG_B|q\(28) & (\REG_B|q\(27) & (!\row31|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\row31|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(28) & ((!\row31|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(27) & 
-- !\row31|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row32|div30|FS|Bo~1_combout\ & ( !\row32|div27|FS|Bo~0_combout\ & ( (!\REG_B|q\(28) & 
-- (!\row31|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row31|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27))))) # (\REG_B|q\(28) & 
-- (((!\row31|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row31|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(27)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001101110001000000000000000001110001001100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(27),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row31|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row31|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row32|div30|FS|ALT_INV_Bo~1_combout\,
	dataf => \row32|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row32|div30|FS|Bo~2_combout\);

-- Location: LABCELL_X80_Y11_N30
\row32|div32|FS|Bo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div32|FS|Bo~0_combout\ = ( \row31|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row32|div30|FS|Bo~2_combout\ & ( (!\row31|div31|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(30) 
-- & !\REG_B|q\(31))) # (\row31|div31|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(30)) # (!\REG_B|q\(31)))) ) ) ) # ( !\row31|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- \row32|div30|FS|Bo~2_combout\ & ( (\row31|div31|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(31)) ) ) ) # ( \row31|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row32|div30|FS|Bo~2_combout\ & ( (!\row31|div31|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(31) & ((!\row32|div30|FS|Bo~0_combout\) # (!\REG_B|q\(30))))) # 
-- (\row31|div31|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row32|div30|FS|Bo~0_combout\) # ((!\REG_B|q\(30)) # (!\REG_B|q\(31))))) ) ) ) # ( !\row31|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- ( !\row32|div30|FS|Bo~2_combout\ & ( (!\row31|div31|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\row32|div30|FS|Bo~0_combout\ & (!\REG_B|q\(30) & !\REG_B|q\(31)))) # 
-- (\row31|div31|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(31)) # ((!\row32|div30|FS|Bo~0_combout\ & !\REG_B|q\(30))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011001100100000111110110011001000110011000000001111001100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row32|div30|FS|ALT_INV_Bo~0_combout\,
	datab => \row31|div31|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(30),
	datad => \REG_B|ALT_INV_q\(31),
	datae => \row31|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row32|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row32|div32|FS|Bo~0_combout\);

-- Location: FF_X80_Y11_N31
\REG_Z|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \row32|div32|FS|Bo~0_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(0));

-- Location: FF_X80_Y11_N7
\REG_Z|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \row31|div32|FS|Bo~1_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(1));

-- Location: FF_X74_Y11_N49
\REG_Z|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \row30|div32|FS|Bo~1_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(2));

-- Location: FF_X74_Y11_N41
\REG_Z|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \row29|div32|FS|Bo~1_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(3));

-- Location: FF_X74_Y11_N1
\REG_Z|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \row28|div32|FS|Bo~1_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(4));

-- Location: FF_X74_Y13_N1
\REG_Z|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \row27|div32|FS|Bo~1_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(5));

-- Location: FF_X74_Y13_N10
\REG_Z|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \row26|div32|FS|Bo~1_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(6));

-- Location: FF_X72_Y13_N20
\REG_Z|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \row25|div32|FS|Bo~1_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(7));

-- Location: FF_X67_Y13_N55
\REG_Z|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \row24|div32|FS|Bo~1_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(8));

-- Location: FF_X67_Y13_N29
\REG_Z|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \row23|div32|FS|Bo~1_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(9));

-- Location: FF_X66_Y13_N37
\REG_Z|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \row22|div32|FS|Bo~1_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(10));

-- Location: FF_X66_Y13_N17
\REG_Z|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \row21|div32|FS|Bo~1_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(11));

-- Location: FF_X68_Y15_N34
\REG_Z|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \row20|div32|FS|Bo~1_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(12));

-- Location: FF_X70_Y10_N10
\REG_Z|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \row19|div32|FS|Bo~1_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(13));

-- Location: FF_X66_Y8_N2
\REG_Z|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \row18|div32|FS|Bo~1_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(14));

-- Location: FF_X64_Y8_N34
\REG_Z|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \row17|div32|FS|Bo~1_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(15));

-- Location: FF_X60_Y6_N50
\REG_Z|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \row16|div32|FS|Bo~1_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(16));

-- Location: FF_X66_Y8_N47
\REG_Z|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \row15|div32|FS|Bo~1_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(17));

-- Location: FF_X64_Y7_N14
\REG_Z|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \row14|div32|FS|Bo~1_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(18));

-- Location: FF_X64_Y7_N52
\REG_Z|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \row13|div32|FS|Bo~1_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(19));

-- Location: FF_X61_Y6_N32
\REG_Z|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \row12|div32|FS|Bo~1_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(20));

-- Location: LABCELL_X63_Y5_N51
\REG_Z|q[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG_Z|q[21]~feeder_combout\ = ( \row11|div32|FS|Bo~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \row11|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \REG_Z|q[21]~feeder_combout\);

-- Location: FF_X63_Y5_N52
\REG_Z|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \REG_Z|q[21]~feeder_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(21));

-- Location: FF_X60_Y6_N22
\REG_Z|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \row10|div32|FS|Bo~1_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(22));

-- Location: FF_X60_Y9_N4
\REG_Z|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \row9|div32|FS|Bo~1_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(23));

-- Location: FF_X62_Y8_N4
\REG_Z|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \row8|div32|FS|Bo~1_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(24));

-- Location: FF_X57_Y8_N49
\REG_Z|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \row7|div32|FS|Bo~1_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(25));

-- Location: LABCELL_X57_Y8_N42
\REG_Z|q[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG_Z|q[26]~feeder_combout\ = ( \row6|div32|FS|Bo~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \row6|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \REG_Z|q[26]~feeder_combout\);

-- Location: FF_X57_Y8_N43
\REG_Z|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \REG_Z|q[26]~feeder_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(26));

-- Location: FF_X57_Y11_N19
\REG_Z|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \row5|div32|FS|Bo~1_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(27));

-- Location: FF_X59_Y12_N16
\REG_Z|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \row4|div32|FS|Bo~1_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(28));

-- Location: FF_X63_Y13_N37
\REG_Z|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \row3|div32|FS|Bo~1_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(29));

-- Location: FF_X62_Y14_N52
\REG_Z|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \row2|div32|FS|Bo~0_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(30));

-- Location: FF_X64_Y12_N49
\REG_Z|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \row1|div32|FS|Bo~0_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(31));

-- Location: LABCELL_X80_Y11_N42
\row32|div1|FS|D~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div1|FS|D~0_combout\ = ( \REG_A|q\(0) & ( !\REG_B|q\(0) ) ) # ( !\REG_A|q\(0) & ( \REG_B|q\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(0),
	dataf => \REG_A|ALT_INV_q\(0),
	combout => \row32|div1|FS|D~0_combout\);

-- Location: FF_X80_Y11_N44
\REG_X|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \row32|div1|FS|D~0_combout\,
	asdata => \REG_A|q\(0),
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => \row32|div32|FS|Bo~0_combout\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_X|q\(0));

-- Location: LABCELL_X75_Y10_N54
\row32|div2|FS|D\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div2|FS|D~combout\ = ( \row31|div32|FS|Bo~1_combout\ & ( !\REG_A|q\(1) $ (!\REG_B|q\(1) $ (((\REG_B|q\(0) & !\REG_A|q\(0))))) ) ) # ( !\row31|div32|FS|Bo~1_combout\ & ( !\REG_A|q\(1) $ (!\REG_B|q\(1) $ (((\REG_B|q\(0) & \REG_A|q\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011011001001001101101100100101100011100111000110001110011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(0),
	datab => \REG_A|ALT_INV_q\(1),
	datac => \REG_A|ALT_INV_q\(0),
	datad => \REG_B|ALT_INV_q\(1),
	dataf => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row32|div2|FS|D~combout\);

-- Location: LABCELL_X75_Y10_N57
\row31|div1|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div1|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = !\REG_A|q\(1) $ (((!\REG_B|q\(0)) # (\row31|div32|FS|Bo~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101000001111010110100000111101011010000011110101101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(0),
	datac => \REG_A|ALT_INV_q\(1),
	datad => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row31|div1|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X75_Y10_N55
\REG_X|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \row32|div2|FS|D~combout\,
	asdata => \row31|div1|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => \row32|div32|FS|Bo~0_combout\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_X|q\(1));

-- Location: LABCELL_X79_Y12_N51
\row32|div3|FS|D\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div3|FS|D~combout\ = ( \row32|div2|FS|Bo~0_combout\ & ( !\REG_B|q\(2) $ (\row31|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row32|div2|FS|Bo~0_combout\ & ( !\REG_B|q\(2) $ 
-- (!\row31|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(2),
	datad => \row31|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row32|div2|FS|ALT_INV_Bo~0_combout\,
	combout => \row32|div3|FS|D~combout\);

-- Location: FF_X79_Y12_N52
\REG_X|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \row32|div3|FS|D~combout\,
	asdata => \row31|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => \row32|div32|FS|Bo~0_combout\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_X|q\(2));

-- Location: LABCELL_X79_Y12_N33
\row32|div4|FS|D\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div4|FS|D~combout\ = ( \row31|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\REG_B|q\(3) $ (!\row31|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row32|div2|FS|Bo~0_combout\ & 
-- \REG_B|q\(2))))) ) ) # ( !\row31|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\REG_B|q\(3) $ (!\row31|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(2)) # 
-- (\row32|div2|FS|Bo~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111100010000111011110001000011100011110111000010001111011100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row32|div2|FS|ALT_INV_Bo~0_combout\,
	datab => \REG_B|ALT_INV_q\(2),
	datac => \REG_B|ALT_INV_q\(3),
	datad => \row31|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row31|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row32|div4|FS|D~combout\);

-- Location: FF_X79_Y12_N34
\REG_X|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \row32|div4|FS|D~combout\,
	asdata => \row31|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => \row32|div32|FS|Bo~0_combout\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_X|q\(3));

-- Location: LABCELL_X79_Y12_N48
\row32|div5|FS|D~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div5|FS|D~0_combout\ = ( \row31|div32|FS|Bo~1_combout\ & ( !\row30|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(4)) ) ) # ( !\row31|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(3) $ 
-- (!\row30|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row31|div3|FS|Bo~0_combout\ $ (!\REG_B|q\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110011010011001011000110011110011000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \row30|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row31|div3|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(4),
	dataf => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row32|div5|FS|D~0_combout\);

-- Location: LABCELL_X79_Y12_N42
\row32|div5|FS|D\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div5|FS|D~combout\ = ( \row32|div2|FS|Bo~0_combout\ & ( \row32|div5|FS|D~0_combout\ & ( (!\REG_B|q\(3) & (((!\REG_B|q\(2) & \row31|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # 
-- (\row31|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(3) & (!\REG_B|q\(2) & (\row31|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \row31|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row32|div2|FS|Bo~0_combout\ & ( \row32|div5|FS|D~0_combout\ & ( (!\REG_B|q\(3) & ((!\REG_B|q\(2)) # 
-- ((\row31|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\row31|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(3) & 
-- (\row31|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(2)) # (\row31|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( \row32|div2|FS|Bo~0_combout\ & ( 
-- !\row32|div5|FS|D~0_combout\ & ( (!\REG_B|q\(3) & (!\row31|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row31|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(2))))) # (\REG_B|q\(3) 
-- & (((!\row31|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row31|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(2)))) ) ) ) # ( !\row32|div2|FS|Bo~0_combout\ & ( 
-- !\row32|div5|FS|D~0_combout\ & ( (!\REG_B|q\(3) & (\REG_B|q\(2) & (!\row31|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row31|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(3) & 
-- ((!\row31|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(2) & !\row31|div2|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010100010000111101110101000110001010111011110000100010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(2),
	datac => \row31|div2|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row31|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row32|div2|FS|ALT_INV_Bo~0_combout\,
	dataf => \row32|div5|FS|ALT_INV_D~0_combout\,
	combout => \row32|div5|FS|D~combout\);

-- Location: LABCELL_X79_Y12_N9
\row31|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row31|div3|FS|Bo~0_combout\ & ( \row31|div32|FS|Bo~1_combout\ & ( \row30|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row31|div3|FS|Bo~0_combout\ & ( \row31|div32|FS|Bo~1_combout\ & ( \row30|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row31|div3|FS|Bo~0_combout\ & ( !\row31|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(3) $ 
-- (\row30|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row31|div3|FS|Bo~0_combout\ & ( !\row31|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(3) $ 
-- (!\row30|div3|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010101001011010010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datac => \row30|div3|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row31|div3|FS|ALT_INV_Bo~0_combout\,
	dataf => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row31|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X79_Y12_N43
\REG_X|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \row32|div5|FS|D~combout\,
	asdata => \row31|div4|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => \row32|div32|FS|Bo~0_combout\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_X|q\(4));

-- Location: LABCELL_X79_Y8_N39
\row32|div6|FS|D\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div6|FS|D~combout\ = ( \row32|div5|FS|Bo~0_combout\ & ( !\REG_B|q\(5) $ (\row31|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row32|div5|FS|Bo~0_combout\ & ( !\REG_B|q\(5) $ (!\row32|div5|FS|Bo~2_combout\ $ 
-- (\row31|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001111001100001100111100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(5),
	datac => \row32|div5|FS|ALT_INV_Bo~2_combout\,
	datad => \row31|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row32|div5|FS|ALT_INV_Bo~0_combout\,
	combout => \row32|div6|FS|D~combout\);

-- Location: FF_X79_Y8_N40
\REG_X|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \row32|div6|FS|D~combout\,
	asdata => \row31|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => \row32|div32|FS|Bo~0_combout\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_X|q\(5));

-- Location: LABCELL_X79_Y8_N42
\row32|div7|FS|D\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div7|FS|D~combout\ = ( \row32|div5|FS|Bo~2_combout\ & ( \row32|div5|FS|Bo~0_combout\ & ( !\row31|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(6) $ 
-- (((!\row31|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(5))))) ) ) ) # ( !\row32|div5|FS|Bo~2_combout\ & ( \row32|div5|FS|Bo~0_combout\ & ( 
-- !\row31|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(6) $ (((!\row31|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(5))))) ) ) ) # ( \row32|div5|FS|Bo~2_combout\ & ( 
-- !\row32|div5|FS|Bo~0_combout\ & ( !\row31|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(6) $ (((!\row31|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(5))))) ) ) ) # ( 
-- !\row32|div5|FS|Bo~2_combout\ & ( !\row32|div5|FS|Bo~0_combout\ & ( !\row31|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(6) $ (((!\row31|div5|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \REG_B|q\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010010110100101101001100110010110100110011001011010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row31|div6|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(6),
	datac => \row31|div5|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(5),
	datae => \row32|div5|FS|ALT_INV_Bo~2_combout\,
	dataf => \row32|div5|FS|ALT_INV_Bo~0_combout\,
	combout => \row32|div7|FS|D~combout\);

-- Location: FF_X79_Y8_N43
\REG_X|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \row32|div7|FS|D~combout\,
	asdata => \row31|div6|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => \row32|div32|FS|Bo~0_combout\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_X|q\(6));

-- Location: LABCELL_X79_Y10_N33
\row32|div8|FS|D\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div8|FS|D~combout\ = ( \row32|div7|FS|Bo~0_combout\ & ( !\REG_B|q\(7) $ (!\row31|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row32|div7|FS|Bo~0_combout\ & ( !\REG_B|q\(7) $ 
-- (\row31|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111100001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(7),
	datad => \row31|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row32|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row32|div8|FS|D~combout\);

-- Location: FF_X79_Y10_N34
\REG_X|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \row32|div8|FS|D~combout\,
	asdata => \row31|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => \row32|div32|FS|Bo~0_combout\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_X|q\(7));

-- Location: LABCELL_X80_Y10_N33
\row32|div9|FS|D\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div9|FS|D~combout\ = ( \row32|div7|FS|Bo~0_combout\ & ( !\REG_B|q\(8) $ (!\row31|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(7) & 
-- !\row31|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) # ( !\row32|div7|FS|Bo~0_combout\ & ( !\REG_B|q\(8) $ (!\row31|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((!\row31|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100011000111001110001100011100101100011100111000110001110011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(7),
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row31|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row31|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row32|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row32|div9|FS|D~combout\);

-- Location: FF_X80_Y10_N34
\REG_X|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \row32|div9|FS|D~combout\,
	asdata => \row31|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => \row32|div32|FS|Bo~0_combout\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_X|q\(8));

-- Location: LABCELL_X80_Y10_N48
\row32|div10|FS|D~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div10|FS|D~0_combout\ = ( \row31|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ (!\row30|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row31|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(9) $ (!\REG_B|q\(8) $ 
-- (!\row30|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row31|div8|FS|Bo~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110011010011001011001011010010110100101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(9),
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row30|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row31|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row32|div10|FS|D~0_combout\);

-- Location: LABCELL_X80_Y10_N24
\row32|div10|FS|D\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div10|FS|D~combout\ = ( \row32|div10|FS|D~0_combout\ & ( \row32|div7|FS|Bo~0_combout\ & ( (!\REG_B|q\(8) & ((!\REG_B|q\(7)) # ((\row31|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\row31|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\REG_B|q\(8) & (\row31|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(7)) # 
-- (\row31|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row32|div10|FS|D~0_combout\ & ( \row32|div7|FS|Bo~0_combout\ & ( (!\REG_B|q\(8) & (\REG_B|q\(7) & 
-- (!\row31|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row31|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(8) & 
-- ((!\row31|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(7) & !\row31|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( \row32|div10|FS|D~0_combout\ & ( 
-- !\row32|div7|FS|Bo~0_combout\ & ( (!\REG_B|q\(8) & (((!\REG_B|q\(7) & \row31|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\row31|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(8) 
-- & (!\REG_B|q\(7) & (\row31|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row31|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row32|div10|FS|D~0_combout\ & ( 
-- !\row32|div7|FS|Bo~0_combout\ & ( (!\REG_B|q\(8) & (!\row31|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row31|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(7))))) # 
-- (\REG_B|q\(8) & (((!\row31|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (!\row31|div7|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) # (\REG_B|q\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001101110001000011001000111001110001001100001000111011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(7),
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row31|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row31|div7|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row32|div10|FS|ALT_INV_D~0_combout\,
	dataf => \row32|div7|FS|ALT_INV_Bo~0_combout\,
	combout => \row32|div10|FS|D~combout\);

-- Location: LABCELL_X80_Y10_N30
\row31|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row31|div32|FS|Bo~1_combout\ & ( \row30|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row31|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(8) $ (!\row30|div8|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\row31|div8|FS|Bo~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(8),
	datac => \row30|div8|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row31|div8|FS|ALT_INV_Bo~0_combout\,
	dataf => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row31|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X80_Y10_N25
\REG_X|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \row32|div10|FS|D~combout\,
	asdata => \row31|div9|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => \row32|div32|FS|Bo~0_combout\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_X|q\(9));

-- Location: LABCELL_X80_Y10_N39
\row32|div11|FS|D\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div11|FS|D~combout\ = ( \row32|div10|FS|Bo~2_combout\ & ( !\REG_B|q\(10) $ (\row31|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row32|div10|FS|Bo~2_combout\ & ( !\REG_B|q\(10) $ 
-- (!\row32|div10|FS|Bo~0_combout\ $ (\row31|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001111001100001100111100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(10),
	datac => \row32|div10|FS|ALT_INV_Bo~0_combout\,
	datad => \row31|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row32|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row32|div11|FS|D~combout\);

-- Location: FF_X80_Y10_N40
\REG_X|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \row32|div11|FS|D~combout\,
	asdata => \row31|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => \row32|div32|FS|Bo~0_combout\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_X|q\(10));

-- Location: LABCELL_X79_Y10_N6
\row32|div12|FS|D\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div12|FS|D~combout\ = ( \row32|div10|FS|Bo~0_combout\ & ( \row32|div10|FS|Bo~2_combout\ & ( !\REG_B|q\(11) $ (!\row31|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((!\row31|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(10))))) ) ) ) # ( !\row32|div10|FS|Bo~0_combout\ & ( \row32|div10|FS|Bo~2_combout\ & ( !\REG_B|q\(11) $ 
-- (!\row31|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row31|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(10))))) ) ) ) # ( \row32|div10|FS|Bo~0_combout\ & ( 
-- !\row32|div10|FS|Bo~2_combout\ & ( !\REG_B|q\(11) $ (!\row31|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row31|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(10))))) ) ) ) # ( 
-- !\row32|div10|FS|Bo~0_combout\ & ( !\row32|div10|FS|Bo~2_combout\ & ( !\REG_B|q\(11) $ (!\row31|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(10) & 
-- !\row31|div10|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010110011010101001100101100110100110010110011010011001011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(11),
	datab => \REG_B|ALT_INV_q\(10),
	datac => \row31|div10|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row31|div11|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row32|div10|FS|ALT_INV_Bo~0_combout\,
	dataf => \row32|div10|FS|ALT_INV_Bo~2_combout\,
	combout => \row32|div12|FS|D~combout\);

-- Location: FF_X79_Y10_N7
\REG_X|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \row32|div12|FS|D~combout\,
	asdata => \row31|div11|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => \row32|div32|FS|Bo~0_combout\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_X|q\(11));

-- Location: LABCELL_X79_Y10_N3
\row32|div13|FS|D\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div13|FS|D~combout\ = ( \row32|div12|FS|Bo~0_combout\ & ( !\REG_B|q\(12) $ (!\row31|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row32|div12|FS|Bo~0_combout\ & ( !\REG_B|q\(12) $ 
-- (\row31|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111100001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(12),
	datad => \row31|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row32|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row32|div13|FS|D~combout\);

-- Location: FF_X79_Y10_N4
\REG_X|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \row32|div13|FS|D~combout\,
	asdata => \row31|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => \row32|div32|FS|Bo~0_combout\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_X|q\(12));

-- Location: LABCELL_X79_Y10_N30
\row32|div14|FS|D\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div14|FS|D~combout\ = ( \row32|div12|FS|Bo~0_combout\ & ( !\REG_B|q\(13) $ (!\row31|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(12) & 
-- !\row31|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) # ( !\row32|div12|FS|Bo~0_combout\ & ( !\REG_B|q\(13) $ (!\row31|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((!\row31|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(12))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100011000111001110001100011100101100011100111000110001110011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row31|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row31|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row32|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row32|div14|FS|D~combout\);

-- Location: FF_X79_Y10_N31
\REG_X|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \row32|div14|FS|D~combout\,
	asdata => \row31|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => \row32|div32|FS|Bo~0_combout\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_X|q\(13));

-- Location: LABCELL_X79_Y10_N51
\row32|div15|FS|D~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div15|FS|D~0_combout\ = ( \row31|div13|FS|Bo~0_combout\ & ( !\REG_B|q\(14) $ (!\row30|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row31|div32|FS|Bo~1_combout\ & !\REG_B|q\(13))))) ) ) # ( 
-- !\row31|div13|FS|Bo~0_combout\ & ( !\REG_B|q\(14) $ (!\row30|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row31|div32|FS|Bo~1_combout\ & \REG_B|q\(13))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011100111000110001110011100011010010011011011001001001101101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	datab => \REG_B|ALT_INV_q\(14),
	datac => \REG_B|ALT_INV_q\(13),
	datad => \row30|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row31|div13|FS|ALT_INV_Bo~0_combout\,
	combout => \row32|div15|FS|D~0_combout\);

-- Location: LABCELL_X79_Y10_N24
\row32|div15|FS|D\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div15|FS|D~combout\ = ( \row31|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row32|div12|FS|Bo~0_combout\ & ( !\row32|div15|FS|D~0_combout\ $ (((!\REG_B|q\(13)) # 
-- (\row31|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row31|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row32|div12|FS|Bo~0_combout\ & ( !\row32|div15|FS|D~0_combout\ $ 
-- (((!\REG_B|q\(12) & ((!\REG_B|q\(13)) # (\row31|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(12) & (!\REG_B|q\(13) & \row31|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) 
-- # ( \row31|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row32|div12|FS|Bo~0_combout\ & ( !\row32|div15|FS|D~0_combout\ $ (((!\REG_B|q\(12) & ((!\REG_B|q\(13)) # 
-- (\row31|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(12) & (!\REG_B|q\(13) & \row31|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( 
-- !\row31|div12|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row32|div12|FS|Bo~0_combout\ & ( !\row32|div15|FS|D~0_combout\ $ (((!\REG_B|q\(13) & 
-- \row31|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000111100011110000001111001111000000111100011110000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row32|div15|FS|ALT_INV_D~0_combout\,
	datad => \row31|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row31|div12|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row32|div12|FS|ALT_INV_Bo~0_combout\,
	combout => \row32|div15|FS|D~combout\);

-- Location: LABCELL_X79_Y10_N12
\row31|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row31|div13|FS|Bo~0_combout\ & ( !\row30|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row31|div32|FS|Bo~1_combout\) # 
-- (\REG_B|q\(13)))) ) ) # ( !\row31|div13|FS|Bo~0_combout\ & ( !\row30|div13|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\REG_B|q\(13)) # (\row31|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011001111001100001100111111000000001111111100000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(13),
	datac => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	datad => \row30|div13|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row31|div13|FS|ALT_INV_Bo~0_combout\,
	combout => \row31|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X79_Y10_N25
\REG_X|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \row32|div15|FS|D~combout\,
	asdata => \row31|div14|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => \row32|div32|FS|Bo~0_combout\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_X|q\(14));

-- Location: MLABCELL_X78_Y12_N42
\row32|div16|FS|D\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div16|FS|D~combout\ = ( \row32|div15|FS|Bo~2_combout\ & ( !\REG_B|q\(15) $ (\row31|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row32|div15|FS|Bo~2_combout\ & ( !\REG_B|q\(15) $ 
-- (!\row32|div15|FS|Bo~0_combout\ $ (\row31|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010110101010010101011010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(15),
	datac => \row32|div15|FS|ALT_INV_Bo~0_combout\,
	datad => \row31|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row32|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row32|div16|FS|D~combout\);

-- Location: FF_X78_Y12_N43
\REG_X|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \row32|div16|FS|D~combout\,
	asdata => \row31|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => \row32|div32|FS|Bo~0_combout\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_X|q\(15));

-- Location: LABCELL_X77_Y10_N36
\row32|div17|FS|D\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div17|FS|D~combout\ = ( \row31|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row32|div15|FS|Bo~2_combout\ & ( !\REG_B|q\(16) $ (!\REG_B|q\(15) $ 
-- (\row31|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row31|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row32|div15|FS|Bo~2_combout\ & ( !\REG_B|q\(16) $ 
-- (\row31|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row31|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row32|div15|FS|Bo~2_combout\ & ( !\REG_B|q\(16) $ 
-- (!\row31|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(15) & \row32|div15|FS|Bo~0_combout\)))) ) ) ) # ( !\row31|div15|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row32|div15|FS|Bo~2_combout\ & ( !\REG_B|q\(16) $ (!\row31|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row32|div15|FS|Bo~0_combout\) # (\REG_B|q\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110100101010110100110100110100101101001010110100101101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(16),
	datab => \REG_B|ALT_INV_q\(15),
	datac => \row31|div16|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row32|div15|FS|ALT_INV_Bo~0_combout\,
	datae => \row31|div15|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row32|div15|FS|ALT_INV_Bo~2_combout\,
	combout => \row32|div17|FS|D~combout\);

-- Location: FF_X77_Y10_N37
\REG_X|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \row32|div17|FS|D~combout\,
	asdata => \row31|div16|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => \row32|div32|FS|Bo~0_combout\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_X|q\(16));

-- Location: MLABCELL_X78_Y12_N33
\row32|div18|FS|D\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div18|FS|D~combout\ = ( \row32|div17|FS|Bo~0_combout\ & ( !\REG_B|q\(17) $ (!\row31|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row32|div17|FS|Bo~0_combout\ & ( !\REG_B|q\(17) $ 
-- (\row31|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010110100101101001011010010101011010010110100101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(17),
	datac => \row31|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row32|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row32|div18|FS|D~combout\);

-- Location: FF_X78_Y12_N35
\REG_X|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \row32|div18|FS|D~combout\,
	asdata => \row31|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => \row32|div32|FS|Bo~0_combout\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_X|q\(17));

-- Location: MLABCELL_X78_Y12_N48
\row32|div19|FS|D\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div19|FS|D~combout\ = ( \row32|div17|FS|Bo~0_combout\ & ( !\REG_B|q\(18) $ (!\row31|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row31|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \REG_B|q\(17))))) ) ) # ( !\row32|div17|FS|Bo~0_combout\ & ( !\REG_B|q\(18) $ (!\row31|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row31|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(17))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001101001100101100110100110010101011001101001100101100110100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \row31|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(17),
	datad => \row31|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row32|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row32|div19|FS|D~combout\);

-- Location: FF_X78_Y12_N50
\REG_X|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \row32|div19|FS|D~combout\,
	asdata => \row31|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => \row32|div32|FS|Bo~0_combout\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_X|q\(18));

-- Location: LABCELL_X77_Y10_N27
\row32|div20|FS|D~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div20|FS|D~0_combout\ = ( \row31|div18|FS|Bo~0_combout\ & ( !\row30|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(19) $ (((!\row31|div32|FS|Bo~1_combout\ & !\REG_B|q\(18))))) ) ) # ( 
-- !\row31|div18|FS|Bo~0_combout\ & ( !\row30|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(19) $ (((!\row31|div32|FS|Bo~1_combout\ & \REG_B|q\(18))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010110111010010001011011101001010000111011110001000011101111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	datab => \REG_B|ALT_INV_q\(18),
	datac => \row30|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(19),
	dataf => \row31|div18|FS|ALT_INV_Bo~0_combout\,
	combout => \row32|div20|FS|D~0_combout\);

-- Location: LABCELL_X77_Y10_N54
\row32|div20|FS|D\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div20|FS|D~combout\ = ( \row32|div20|FS|D~0_combout\ & ( \row32|div17|FS|Bo~0_combout\ & ( (!\row31|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(18) & ((!\REG_B|q\(17)) # 
-- (\row31|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) # (\row31|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (((!\REG_B|q\(17)) # (!\REG_B|q\(18))) # 
-- (\row31|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row32|div20|FS|D~0_combout\ & ( \row32|div17|FS|Bo~0_combout\ & ( (!\row31|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (((!\row31|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \REG_B|q\(17))) # (\REG_B|q\(18)))) # (\row31|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- (!\row31|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\REG_B|q\(17) & \REG_B|q\(18)))) ) ) ) # ( \row32|div20|FS|D~0_combout\ & ( !\row32|div17|FS|Bo~0_combout\ & ( 
-- (!\row31|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\row31|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (!\REG_B|q\(17) & !\REG_B|q\(18)))) # 
-- (\row31|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\REG_B|q\(18)) # ((\row31|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\REG_B|q\(17))))) ) ) ) # ( !\row32|div20|FS|D~0_combout\ & ( 
-- !\row32|div17|FS|Bo~0_combout\ & ( (!\row31|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ((!\row31|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # ((\REG_B|q\(18)) # (\REG_B|q\(17))))) # 
-- (\row31|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & (\REG_B|q\(18) & ((!\row31|div17|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000011111011010011110000010000100000111100101101111100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row31|div17|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(17),
	datac => \row31|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \REG_B|ALT_INV_q\(18),
	datae => \row32|div20|FS|ALT_INV_D~0_combout\,
	dataf => \row32|div17|FS|ALT_INV_Bo~0_combout\,
	combout => \row32|div20|FS|D~combout\);

-- Location: LABCELL_X77_Y10_N15
\row31|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row31|div32|FS|Bo~1_combout\ & ( \row30|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) # ( !\row31|div32|FS|Bo~1_combout\ & ( 
-- !\REG_B|q\(18) $ (!\row31|div18|FS|Bo~0_combout\ $ (\row30|div18|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datac => \row31|div18|FS|ALT_INV_Bo~0_combout\,
	datad => \row30|div18|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row31|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X77_Y10_N55
\REG_X|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \row32|div20|FS|D~combout\,
	asdata => \row31|div19|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => \row32|div32|FS|Bo~0_combout\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_X|q\(19));

-- Location: LABCELL_X79_Y11_N30
\row32|div21|FS|D\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div21|FS|D~combout\ = ( \row32|div20|FS|Bo~2_combout\ & ( !\REG_B|q\(20) $ (\row31|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row32|div20|FS|Bo~2_combout\ & ( !\REG_B|q\(20) $ 
-- (!\row32|div20|FS|Bo~0_combout\ $ (\row31|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010110101010010101011010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datac => \row32|div20|FS|ALT_INV_Bo~0_combout\,
	datad => \row31|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row32|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row32|div21|FS|D~combout\);

-- Location: FF_X79_Y11_N32
\REG_X|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \row32|div21|FS|D~combout\,
	asdata => \row31|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => \row32|div32|FS|Bo~0_combout\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_X|q\(20));

-- Location: LABCELL_X79_Y11_N48
\row32|div22|FS|D\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div22|FS|D~combout\ = ( \row31|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row32|div20|FS|Bo~2_combout\ & ( !\REG_B|q\(21) $ (!\REG_B|q\(20) $ 
-- (\row31|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\row31|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row32|div20|FS|Bo~2_combout\ & ( !\REG_B|q\(21) $ 
-- (\row31|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( \row31|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row32|div20|FS|Bo~2_combout\ & ( !\REG_B|q\(21) $ 
-- (!\row31|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(20) & \row32|div20|FS|Bo~0_combout\)))) ) ) ) # ( !\row31|div20|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- !\row32|div20|FS|Bo~2_combout\ & ( !\REG_B|q\(21) $ (!\row31|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\row32|div20|FS|Bo~0_combout\) # (\REG_B|q\(20))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110101010010101010101101010100110101010010101010110011010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(21),
	datab => \REG_B|ALT_INV_q\(20),
	datac => \row32|div20|FS|ALT_INV_Bo~0_combout\,
	datad => \row31|div21|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row31|div20|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row32|div20|FS|ALT_INV_Bo~2_combout\,
	combout => \row32|div22|FS|D~combout\);

-- Location: FF_X79_Y11_N50
\REG_X|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \row32|div22|FS|D~combout\,
	asdata => \row31|div21|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => \row32|div32|FS|Bo~0_combout\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_X|q\(21));

-- Location: LABCELL_X79_Y9_N27
\row32|div23|FS|D\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div23|FS|D~combout\ = ( \row32|div22|FS|Bo~0_combout\ & ( !\REG_B|q\(22) $ (!\row31|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row32|div22|FS|Bo~0_combout\ & ( !\REG_B|q\(22) $ 
-- (\row31|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111100001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(22),
	datad => \row31|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row32|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row32|div23|FS|D~combout\);

-- Location: FF_X79_Y9_N28
\REG_X|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \row32|div23|FS|D~combout\,
	asdata => \row31|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => \row32|div32|FS|Bo~0_combout\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_X|q\(22));

-- Location: MLABCELL_X78_Y11_N21
\row32|div24|FS|D\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div24|FS|D~combout\ = ( \row32|div22|FS|Bo~0_combout\ & ( !\REG_B|q\(23) $ (!\row31|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row31|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & 
-- \REG_B|q\(22))))) ) ) # ( !\row32|div22|FS|Bo~0_combout\ & ( !\REG_B|q\(23) $ (!\row31|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((!\row31|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\REG_B|q\(22))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011010001001011101101000100101100101101110100100010110111010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \row31|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \REG_B|ALT_INV_q\(22),
	datac => \REG_B|ALT_INV_q\(23),
	datad => \row31|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row32|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row32|div24|FS|D~combout\);

-- Location: FF_X78_Y11_N23
\REG_X|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \row32|div24|FS|D~combout\,
	asdata => \row31|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => \row32|div32|FS|Bo~0_combout\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_X|q\(23));

-- Location: LABCELL_X79_Y9_N24
\row32|div25|FS|D~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div25|FS|D~0_combout\ = ( \row31|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(24) $ (!\row30|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row31|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(23) $ (!\REG_B|q\(24) $ 
-- (!\row30|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\row31|div23|FS|Bo~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110011010011001011000111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \REG_B|ALT_INV_q\(24),
	datac => \row30|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row31|div23|FS|ALT_INV_Bo~0_combout\,
	dataf => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row32|div25|FS|D~0_combout\);

-- Location: LABCELL_X79_Y9_N30
\row32|div25|FS|D\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div25|FS|D~combout\ = ( \row31|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row32|div22|FS|Bo~0_combout\ & ( !\row32|div25|FS|D~0_combout\ $ (((!\REG_B|q\(23)) # 
-- (\row31|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( !\row31|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row32|div22|FS|Bo~0_combout\ & ( !\row32|div25|FS|D~0_combout\ $ 
-- (((!\REG_B|q\(23) & ((!\REG_B|q\(22)) # (\row31|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(23) & (!\REG_B|q\(22) & \row31|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) 
-- # ( \row31|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row32|div22|FS|Bo~0_combout\ & ( !\row32|div25|FS|D~0_combout\ $ (((!\REG_B|q\(23) & ((!\REG_B|q\(22)) # 
-- (\row31|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(23) & (!\REG_B|q\(22) & \row31|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( 
-- !\row31|div22|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row32|div22|FS|Bo~0_combout\ & ( !\row32|div25|FS|D~0_combout\ $ (((!\REG_B|q\(23) & 
-- \row31|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001011010011110000001111001111000000111100101101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \REG_B|ALT_INV_q\(22),
	datac => \row32|div25|FS|ALT_INV_D~0_combout\,
	datad => \row31|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row31|div22|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row32|div22|FS|ALT_INV_Bo~0_combout\,
	combout => \row32|div25|FS|D~combout\);

-- Location: LABCELL_X79_Y9_N15
\row31|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row31|div23|FS|Bo~0_combout\ & ( \row31|div32|FS|Bo~1_combout\ & ( \row30|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( 
-- !\row31|div23|FS|Bo~0_combout\ & ( \row31|div32|FS|Bo~1_combout\ & ( \row30|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ ) ) ) # ( \row31|div23|FS|Bo~0_combout\ & ( !\row31|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(23) $ 
-- (\row30|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) ) # ( !\row31|div23|FS|Bo~0_combout\ & ( !\row31|div32|FS|Bo~1_combout\ & ( !\REG_B|q\(23) $ 
-- (!\row30|div23|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010101010100101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datad => \row30|div23|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row31|div23|FS|ALT_INV_Bo~0_combout\,
	dataf => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	combout => \row31|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X79_Y9_N31
\REG_X|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \row32|div25|FS|D~combout\,
	asdata => \row31|div24|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => \row32|div32|FS|Bo~0_combout\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_X|q\(24));

-- Location: LABCELL_X77_Y11_N36
\row32|div26|FS|D\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div26|FS|D~combout\ = ( \row32|div25|FS|Bo~2_combout\ & ( !\REG_B|q\(25) $ (\row31|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row32|div25|FS|Bo~2_combout\ & ( !\row32|div25|FS|Bo~0_combout\ $ 
-- (!\REG_B|q\(25) $ (\row31|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001111110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \row32|div25|FS|ALT_INV_Bo~0_combout\,
	datac => \REG_B|ALT_INV_q\(25),
	datad => \row31|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row32|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row32|div26|FS|D~combout\);

-- Location: FF_X77_Y11_N37
\REG_X|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \row32|div26|FS|D~combout\,
	asdata => \row31|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => \row32|div32|FS|Bo~0_combout\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_X|q\(25));

-- Location: LABCELL_X77_Y11_N12
\row32|div27|FS|D\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div27|FS|D~combout\ = ( \row31|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row32|div25|FS|Bo~2_combout\ & ( !\REG_B|q\(26) $ (((!\row31|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) 
-- # (\REG_B|q\(25)))) ) ) ) # ( !\row31|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row32|div25|FS|Bo~2_combout\ & ( !\REG_B|q\(26) $ (((!\REG_B|q\(25) & 
-- \row31|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) ) ) ) # ( \row31|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row32|div25|FS|Bo~2_combout\ & ( !\REG_B|q\(26) $ (((!\REG_B|q\(25) & 
-- (!\row31|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & \row32|div25|FS|Bo~0_combout\)) # (\REG_B|q\(25) & ((!\row31|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # 
-- (\row32|div25|FS|Bo~0_combout\))))) ) ) ) # ( !\row31|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row32|div25|FS|Bo~2_combout\ & ( !\REG_B|q\(26) $ (((!\REG_B|q\(25) & ((!\row32|div25|FS|Bo~0_combout\) # 
-- (\row31|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))) # (\REG_B|q\(25) & (\row31|div25|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & !\row32|div25|FS|Bo~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010110100110100110100101100110100110101001100101100101011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(26),
	datab => \REG_B|ALT_INV_q\(25),
	datac => \row31|div25|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datad => \row32|div25|FS|ALT_INV_Bo~0_combout\,
	datae => \row31|div26|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row32|div25|FS|ALT_INV_Bo~2_combout\,
	combout => \row32|div27|FS|D~combout\);

-- Location: FF_X77_Y11_N14
\REG_X|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \row32|div27|FS|D~combout\,
	asdata => \row31|div26|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => \row32|div32|FS|Bo~0_combout\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_X|q\(26));

-- Location: LABCELL_X79_Y11_N18
\row32|div28|FS|D\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div28|FS|D~combout\ = ( \row32|div27|FS|Bo~0_combout\ & ( !\REG_B|q\(27) $ (!\row31|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row32|div27|FS|Bo~0_combout\ & ( !\REG_B|q\(27) $ 
-- (\row31|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100110011001100110011001100101100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(27),
	datab => \row31|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row32|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row32|div28|FS|D~combout\);

-- Location: FF_X79_Y11_N19
\REG_X|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \row32|div28|FS|D~combout\,
	asdata => \row31|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => \row32|div32|FS|Bo~0_combout\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_X|q\(27));

-- Location: LABCELL_X79_Y11_N21
\row32|div29|FS|D\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div29|FS|D~combout\ = ( \row32|div27|FS|Bo~0_combout\ & ( !\REG_B|q\(28) $ (!\row31|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (((\REG_B|q\(27) & 
-- !\row31|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) # ( !\row32|div27|FS|Bo~0_combout\ & ( !\REG_B|q\(28) $ (!\row31|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (((!\row31|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) # (\REG_B|q\(27))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101001000101101110100100010110101001011101101000100101110110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(27),
	datab => \row31|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \REG_B|ALT_INV_q\(28),
	datad => \row31|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row32|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row32|div29|FS|D~combout\);

-- Location: FF_X79_Y11_N22
\REG_X|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \row32|div29|FS|D~combout\,
	asdata => \row31|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => \row32|div32|FS|Bo~0_combout\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_X|q\(28));

-- Location: LABCELL_X81_Y11_N33
\row32|div30|FS|D~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div30|FS|D~0_combout\ = ( \row30|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\REG_B|q\(29) $ (((!\row31|div32|FS|Bo~1_combout\ & (!\REG_B|q\(28) $ (!\row31|div28|FS|Bo~0_combout\))))) ) ) # ( 
-- !\row30|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\REG_B|q\(29) $ (((!\REG_B|q\(28) $ (\row31|div28|FS|Bo~0_combout\)) # (\row31|div32|FS|Bo~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101010101100101101010101001101001010101011001011010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(29),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row31|div28|FS|ALT_INV_Bo~0_combout\,
	datad => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	datae => \row30|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row32|div30|FS|D~0_combout\);

-- Location: LABCELL_X81_Y11_N54
\row32|div30|FS|D\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div30|FS|D~combout\ = ( \row31|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row32|div27|FS|Bo~0_combout\ & ( !\row32|div30|FS|D~0_combout\ $ (((!\REG_B|q\(27)) # ((!\REG_B|q\(28)) # 
-- (\row31|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row31|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row32|div27|FS|Bo~0_combout\ & ( !\row32|div30|FS|D~0_combout\ $ 
-- (((!\REG_B|q\(28) & ((!\REG_B|q\(27)) # (\row31|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\))))) ) ) ) # ( \row31|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row32|div27|FS|Bo~0_combout\ 
-- & ( !\row32|div30|FS|D~0_combout\ $ (((!\REG_B|q\(28)) # ((!\REG_B|q\(27) & \row31|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) ) # ( !\row31|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ 
-- & ( !\row32|div27|FS|Bo~0_combout\ & ( !\row32|div30|FS|D~0_combout\ $ (((!\REG_B|q\(27) & (!\REG_B|q\(28) & \row31|div27|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001111000001111000001111001111000001111000001111000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(27),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row32|div30|FS|ALT_INV_D~0_combout\,
	datad => \row31|div27|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datae => \row31|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row32|div27|FS|ALT_INV_Bo~0_combout\,
	combout => \row32|div30|FS|D~combout\);

-- Location: LABCELL_X81_Y11_N15
\row31|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \row31|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ = ( \row30|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\REG_B|q\(28) $ (\row31|div28|FS|Bo~0_combout\)) # 
-- (\row31|div32|FS|Bo~1_combout\) ) ) # ( !\row30|div28|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( (!\row31|div32|FS|Bo~1_combout\ & (!\REG_B|q\(28) $ (!\row31|div28|FS|Bo~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000000000001111000000000011000011111111111100001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(28),
	datac => \row31|div28|FS|ALT_INV_Bo~0_combout\,
	datad => \row31|div32|FS|ALT_INV_Bo~1_combout\,
	dataf => \row30|div28|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \row31|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X81_Y11_N55
\REG_X|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \row32|div30|FS|D~combout\,
	asdata => \row31|div29|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => \row32|div32|FS|Bo~0_combout\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_X|q\(29));

-- Location: LABCELL_X80_Y11_N24
\row32|div31|FS|D\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div31|FS|D~combout\ = ( \row32|div30|FS|Bo~2_combout\ & ( !\REG_B|q\(30) $ (\row31|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\) ) ) # ( !\row32|div30|FS|Bo~2_combout\ & ( !\REG_B|q\(30) $ 
-- (!\row32|div30|FS|Bo~0_combout\ $ (\row31|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001111001100001100111100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(30),
	datac => \row32|div30|FS|ALT_INV_Bo~0_combout\,
	datad => \row31|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row32|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row32|div31|FS|D~combout\);

-- Location: FF_X80_Y11_N25
\REG_X|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \row32|div31|FS|D~combout\,
	asdata => \row31|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => \row32|div32|FS|Bo~0_combout\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_X|q\(30));

-- Location: LABCELL_X80_Y11_N0
\row32|div32|FS|D\ : cyclonev_lcell_comb
-- Equation(s):
-- \row32|div32|FS|D~combout\ = ( \row31|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row32|div30|FS|Bo~2_combout\ & ( !\REG_B|q\(30) $ (!\row31|div31|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (\REG_B|q\(31))) ) ) ) # ( !\row31|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( \row32|div30|FS|Bo~2_combout\ & ( !\row31|div31|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (\REG_B|q\(31)) ) ) ) 
-- # ( \row31|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row32|div30|FS|Bo~2_combout\ & ( !\row31|div31|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ (!\REG_B|q\(31) $ (((\REG_B|q\(30) & 
-- \row32|div30|FS|Bo~0_combout\)))) ) ) ) # ( !\row31|div30|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ & ( !\row32|div30|FS|Bo~2_combout\ & ( !\row31|div31|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $ 
-- (!\REG_B|q\(31) $ (((\row32|div30|FS|Bo~0_combout\) # (\REG_B|q\(30))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110110010010011001101101100100111001100001100110110011010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datab => \row31|div31|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \row32|div30|FS|ALT_INV_Bo~0_combout\,
	datad => \REG_B|ALT_INV_q\(31),
	datae => \row31|div30|MUX|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	dataf => \row32|div30|FS|ALT_INV_Bo~2_combout\,
	combout => \row32|div32|FS|D~combout\);

-- Location: FF_X80_Y11_N2
\REG_X|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \row32|div32|FS|D~combout\,
	asdata => \row31|div31|MUX|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => \row32|div32|FS|Bo~0_combout\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_X|q\(31));

-- Location: MLABCELL_X28_Y77_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


