Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Oct 24 09:47:51 2023
| Host         : DESKTOP-RGNOUUR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file aes_timing_summary_routed.rpt -pb aes_timing_summary_routed.pb -rpx aes_timing_summary_routed.rpx -warn_on_violation
| Design       : aes
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2990)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8823)
5. checking no_input_delay (43)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2990)
---------------------------
 There are 2990 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8823)
---------------------------------------------------
 There are 8823 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (43)
-------------------------------
 There are 43 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 8855          inf        0.000                      0                 8855           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          8855 Endpoints
Min Delay          8855 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encdec_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/dec_block/block_w0_reg_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.829ns  (logic 0.765ns (3.858%)  route 19.064ns (96.142%))
  Logic Levels:           8  (FDCE=1 LUT2=1 LUT3=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDCE                         0.000     0.000 r  encdec_reg_reg/C
    SLICE_X1Y50          FDCE (Prop_fdce_C_Q)         0.269     0.269 r  encdec_reg_reg/Q
                         net (fo=152, routed)         1.411     1.680    core/enc_block/p_1_in[2]
    SLICE_X10Y60         LUT3 (Prop_lut3_I1_O)        0.053     1.733 f  core/enc_block/block_w3_reg[15]_i_12/O
                         net (fo=230, routed)         5.096     6.829    core/enc_block/muxed_round_nr[2]
    SLICE_X41Y84         LUT2 (Prop_lut2_I1_O)        0.053     6.882 r  core/enc_block/block_w3_reg[15]_i_22/O
                         net (fo=128, routed)         8.379    15.261    core/keymem/block_w3_reg[25]_i_11_0
    SLICE_X22Y75         LUT6 (Prop_lut6_I2_O)        0.053    15.314 r  core/keymem/block_w3_reg[27]_i_5__0/O
                         net (fo=2, routed)           0.999    16.313    core/keymem/block_w3_reg[27]_i_5__0_n_0
    SLICE_X37Y75         LUT5 (Prop_lut5_I0_O)        0.053    16.366 r  core/keymem/block_w3_reg[27]_i_3__0/O
                         net (fo=8, routed)           1.459    17.825    core/keymem/round_key[27]
    SLICE_X21Y65         LUT3 (Prop_lut3_I1_O)        0.066    17.891 r  core/keymem/block_w3_reg[30]_i_11/O
                         net (fo=7, routed)           0.880    18.771    core/keymem/dec_block/p_210_in[4]
    SLICE_X19Y64         LUT6 (Prop_lut6_I5_O)        0.165    18.936 r  core/keymem/block_w0_reg[22]_i_4__0/O
                         net (fo=1, routed)           0.840    19.776    core/dec_block/block_w0_reg_reg[22]_1
    SLICE_X9Y69          LUT6 (Prop_lut6_I3_O)        0.053    19.829 r  core/dec_block/block_w0_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    19.829    core/dec_block/block_w0_reg[22]_i_1_n_0
    SLICE_X9Y69          FDCE                                         r  core/dec_block/block_w0_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encdec_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/dec_block/block_w3_reg_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.752ns  (logic 0.765ns (3.873%)  route 18.987ns (96.127%))
  Logic Levels:           8  (FDCE=1 LUT2=1 LUT3=2 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDCE                         0.000     0.000 r  encdec_reg_reg/C
    SLICE_X1Y50          FDCE (Prop_fdce_C_Q)         0.269     0.269 r  encdec_reg_reg/Q
                         net (fo=152, routed)         1.411     1.680    core/enc_block/p_1_in[2]
    SLICE_X10Y60         LUT3 (Prop_lut3_I1_O)        0.053     1.733 f  core/enc_block/block_w3_reg[15]_i_12/O
                         net (fo=230, routed)         5.096     6.829    core/enc_block/muxed_round_nr[2]
    SLICE_X41Y84         LUT2 (Prop_lut2_I1_O)        0.053     6.882 r  core/enc_block/block_w3_reg[15]_i_22/O
                         net (fo=128, routed)         8.379    15.261    core/keymem/block_w3_reg[25]_i_11_0
    SLICE_X22Y75         LUT6 (Prop_lut6_I2_O)        0.053    15.314 r  core/keymem/block_w3_reg[27]_i_5__0/O
                         net (fo=2, routed)           0.999    16.313    core/keymem/block_w3_reg[27]_i_5__0_n_0
    SLICE_X37Y75         LUT5 (Prop_lut5_I0_O)        0.053    16.366 r  core/keymem/block_w3_reg[27]_i_3__0/O
                         net (fo=8, routed)           1.459    17.825    core/keymem/round_key[27]
    SLICE_X21Y65         LUT3 (Prop_lut3_I1_O)        0.066    17.891 r  core/keymem/block_w3_reg[30]_i_11/O
                         net (fo=7, routed)           0.667    18.557    core/keymem/dec_block/p_210_in[4]
    SLICE_X19Y63         LUT5 (Prop_lut5_I4_O)        0.165    18.722 r  core/keymem/block_w3_reg[29]_i_5/O
                         net (fo=1, routed)           0.976    19.699    core/dec_block/block_w3_reg_reg[29]_2
    SLICE_X12Y72         LUT6 (Prop_lut6_I4_O)        0.053    19.752 r  core/dec_block/block_w3_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    19.752    core/dec_block/block_w3_reg[29]_i_1_n_0
    SLICE_X12Y72         FDCE                                         r  core/dec_block/block_w3_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encdec_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/dec_block/block_w0_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.655ns  (logic 0.772ns (3.928%)  route 18.883ns (96.072%))
  Logic Levels:           8  (FDCE=1 LUT2=2 LUT3=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDCE                         0.000     0.000 r  encdec_reg_reg/C
    SLICE_X1Y50          FDCE (Prop_fdce_C_Q)         0.269     0.269 r  encdec_reg_reg/Q
                         net (fo=152, routed)         1.411     1.680    core/enc_block/p_1_in[2]
    SLICE_X10Y60         LUT3 (Prop_lut3_I1_O)        0.053     1.733 f  core/enc_block/block_w3_reg[15]_i_12/O
                         net (fo=230, routed)         5.096     6.829    core/enc_block/muxed_round_nr[2]
    SLICE_X41Y84         LUT2 (Prop_lut2_I1_O)        0.053     6.882 r  core/enc_block/block_w3_reg[15]_i_22/O
                         net (fo=128, routed)         8.369    15.250    core/keymem/block_w3_reg[25]_i_11_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I2_O)        0.053    15.303 r  core/keymem/block_w2_reg[30]_i_10/O
                         net (fo=2, routed)           0.368    15.671    core/keymem/block_w2_reg[30]_i_10_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I4_O)        0.053    15.724 r  core/keymem/block_w2_reg[30]_i_5__0/O
                         net (fo=15, routed)          1.859    17.583    core/keymem/round_logic.op218_in[6]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.069    17.652 r  core/keymem/block_w3_reg[17]_i_9/O
                         net (fo=5, routed)           0.730    18.382    core/keymem/dec_block/p_243_in[1]
    SLICE_X38Y70         LUT6 (Prop_lut6_I2_O)        0.169    18.551 r  core/keymem/block_w0_reg[9]_i_5/O
                         net (fo=1, routed)           1.051    19.602    core/dec_block/block_w0_reg_reg[9]_2
    SLICE_X23Y61         LUT6 (Prop_lut6_I4_O)        0.053    19.655 r  core/dec_block/block_w0_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    19.655    core/dec_block/block_w0_reg[9]_i_1_n_0
    SLICE_X23Y61         FDCE                                         r  core/dec_block/block_w0_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encdec_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/dec_block/block_w2_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.317ns  (logic 0.765ns (3.960%)  route 18.552ns (96.040%))
  Logic Levels:           8  (FDCE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDCE                         0.000     0.000 r  encdec_reg_reg/C
    SLICE_X1Y50          FDCE (Prop_fdce_C_Q)         0.269     0.269 r  encdec_reg_reg/Q
                         net (fo=152, routed)         1.411     1.680    core/enc_block/p_1_in[2]
    SLICE_X10Y60         LUT3 (Prop_lut3_I1_O)        0.053     1.733 f  core/enc_block/block_w3_reg[15]_i_12/O
                         net (fo=230, routed)         5.096     6.829    core/enc_block/muxed_round_nr[2]
    SLICE_X41Y84         LUT2 (Prop_lut2_I1_O)        0.053     6.882 r  core/enc_block/block_w3_reg[15]_i_22/O
                         net (fo=128, routed)         8.379    15.261    core/keymem/block_w3_reg[25]_i_11_0
    SLICE_X22Y75         LUT6 (Prop_lut6_I2_O)        0.053    15.314 r  core/keymem/block_w3_reg[27]_i_5__0/O
                         net (fo=2, routed)           0.999    16.313    core/keymem/block_w3_reg[27]_i_5__0_n_0
    SLICE_X37Y75         LUT5 (Prop_lut5_I0_O)        0.053    16.366 r  core/keymem/block_w3_reg[27]_i_3__0/O
                         net (fo=8, routed)           1.459    17.825    core/keymem/round_key[27]
    SLICE_X21Y65         LUT3 (Prop_lut3_I1_O)        0.066    17.891 r  core/keymem/block_w3_reg[30]_i_11/O
                         net (fo=7, routed)           0.367    18.258    core/keymem/dec_block/p_210_in[4]
    SLICE_X21Y62         LUT4 (Prop_lut4_I3_O)        0.165    18.423 r  core/keymem/block_w2_reg[4]_i_4/O
                         net (fo=1, routed)           0.842    19.264    core/dec_block/block_w2_reg_reg[4]_1
    SLICE_X13Y59         LUT6 (Prop_lut6_I3_O)        0.053    19.317 r  core/dec_block/block_w2_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    19.317    core/dec_block/p_0_in__1[4]
    SLICE_X13Y59         FDCE                                         r  core/dec_block/block_w2_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encdec_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/dec_block/block_w3_reg_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.302ns  (logic 0.772ns (4.000%)  route 18.530ns (96.000%))
  Logic Levels:           8  (FDCE=1 LUT2=2 LUT3=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDCE                         0.000     0.000 r  encdec_reg_reg/C
    SLICE_X1Y50          FDCE (Prop_fdce_C_Q)         0.269     0.269 r  encdec_reg_reg/Q
                         net (fo=152, routed)         1.411     1.680    core/enc_block/p_1_in[2]
    SLICE_X10Y60         LUT3 (Prop_lut3_I1_O)        0.053     1.733 f  core/enc_block/block_w3_reg[15]_i_12/O
                         net (fo=230, routed)         5.096     6.829    core/enc_block/muxed_round_nr[2]
    SLICE_X41Y84         LUT2 (Prop_lut2_I1_O)        0.053     6.882 r  core/enc_block/block_w3_reg[15]_i_22/O
                         net (fo=128, routed)         8.369    15.250    core/keymem/block_w3_reg[25]_i_11_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I2_O)        0.053    15.303 r  core/keymem/block_w2_reg[30]_i_10/O
                         net (fo=2, routed)           0.368    15.671    core/keymem/block_w2_reg[30]_i_10_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I4_O)        0.053    15.724 r  core/keymem/block_w2_reg[30]_i_5__0/O
                         net (fo=15, routed)          1.859    17.583    core/keymem/round_logic.op218_in[6]
    SLICE_X39Y72         LUT2 (Prop_lut2_I1_O)        0.069    17.652 r  core/keymem/block_w3_reg[17]_i_9/O
                         net (fo=5, routed)           0.714    18.366    core/keymem/dec_block/p_243_in[1]
    SLICE_X40Y71         LUT6 (Prop_lut6_I5_O)        0.169    18.535 r  core/keymem/block_w3_reg[16]_i_4/O
                         net (fo=1, routed)           0.714    19.249    core/dec_block/block_w3_reg_reg[16]_1
    SLICE_X39Y67         LUT6 (Prop_lut6_I3_O)        0.053    19.302 r  core/dec_block/block_w3_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    19.302    core/dec_block/block_w3_reg[16]_i_1_n_0
    SLICE_X39Y67         FDCE                                         r  core/dec_block/block_w3_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encdec_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/dec_block/block_w2_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.288ns  (logic 0.765ns (3.966%)  route 18.523ns (96.034%))
  Logic Levels:           8  (FDCE=1 LUT2=1 LUT3=2 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDCE                         0.000     0.000 r  encdec_reg_reg/C
    SLICE_X1Y50          FDCE (Prop_fdce_C_Q)         0.269     0.269 r  encdec_reg_reg/Q
                         net (fo=152, routed)         1.411     1.680    core/enc_block/p_1_in[2]
    SLICE_X10Y60         LUT3 (Prop_lut3_I1_O)        0.053     1.733 f  core/enc_block/block_w3_reg[15]_i_12/O
                         net (fo=230, routed)         5.096     6.829    core/enc_block/muxed_round_nr[2]
    SLICE_X41Y84         LUT2 (Prop_lut2_I1_O)        0.053     6.882 r  core/enc_block/block_w3_reg[15]_i_22/O
                         net (fo=128, routed)         8.379    15.261    core/keymem/block_w3_reg[25]_i_11_0
    SLICE_X22Y75         LUT6 (Prop_lut6_I2_O)        0.053    15.314 r  core/keymem/block_w3_reg[27]_i_5__0/O
                         net (fo=2, routed)           0.999    16.313    core/keymem/block_w3_reg[27]_i_5__0_n_0
    SLICE_X37Y75         LUT5 (Prop_lut5_I0_O)        0.053    16.366 r  core/keymem/block_w3_reg[27]_i_3__0/O
                         net (fo=8, routed)           1.459    17.825    core/keymem/round_key[27]
    SLICE_X21Y65         LUT3 (Prop_lut3_I1_O)        0.066    17.891 r  core/keymem/block_w3_reg[30]_i_11/O
                         net (fo=7, routed)           0.724    18.614    core/keymem/dec_block/p_210_in[4]
    SLICE_X18Y63         LUT5 (Prop_lut5_I3_O)        0.165    18.779 r  core/keymem/block_w2_reg[6]_i_4/O
                         net (fo=1, routed)           0.456    19.235    core/dec_block/block_w2_reg_reg[6]_1
    SLICE_X18Y63         LUT6 (Prop_lut6_I3_O)        0.053    19.288 r  core/dec_block/block_w2_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    19.288    core/dec_block/p_0_in__1[6]
    SLICE_X18Y63         FDCE                                         r  core/dec_block/block_w2_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encdec_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/dec_block/block_w3_reg_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.253ns  (logic 0.765ns (3.973%)  route 18.488ns (96.027%))
  Logic Levels:           8  (FDCE=1 LUT2=1 LUT3=2 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDCE                         0.000     0.000 r  encdec_reg_reg/C
    SLICE_X1Y50          FDCE (Prop_fdce_C_Q)         0.269     0.269 r  encdec_reg_reg/Q
                         net (fo=152, routed)         1.411     1.680    core/enc_block/p_1_in[2]
    SLICE_X10Y60         LUT3 (Prop_lut3_I1_O)        0.053     1.733 f  core/enc_block/block_w3_reg[15]_i_12/O
                         net (fo=230, routed)         5.096     6.829    core/enc_block/muxed_round_nr[2]
    SLICE_X41Y84         LUT2 (Prop_lut2_I1_O)        0.053     6.882 r  core/enc_block/block_w3_reg[15]_i_22/O
                         net (fo=128, routed)         8.379    15.261    core/keymem/block_w3_reg[25]_i_11_0
    SLICE_X22Y75         LUT6 (Prop_lut6_I2_O)        0.053    15.314 r  core/keymem/block_w3_reg[27]_i_5__0/O
                         net (fo=2, routed)           0.999    16.313    core/keymem/block_w3_reg[27]_i_5__0_n_0
    SLICE_X37Y75         LUT5 (Prop_lut5_I0_O)        0.053    16.366 r  core/keymem/block_w3_reg[27]_i_3__0/O
                         net (fo=8, routed)           1.459    17.825    core/keymem/round_key[27]
    SLICE_X21Y65         LUT3 (Prop_lut3_I1_O)        0.066    17.891 r  core/keymem/block_w3_reg[30]_i_11/O
                         net (fo=7, routed)           0.377    18.268    core/keymem/dec_block/p_210_in[4]
    SLICE_X20Y62         LUT5 (Prop_lut5_I1_O)        0.165    18.433 r  core/keymem/block_w3_reg[28]_i_5/O
                         net (fo=1, routed)           0.767    19.200    core/dec_block/block_w3_reg_reg[28]_2
    SLICE_X19Y72         LUT6 (Prop_lut6_I4_O)        0.053    19.253 r  core/dec_block/block_w3_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    19.253    core/dec_block/block_w3_reg[28]_i_1_n_0
    SLICE_X19Y72         FDCE                                         r  core/dec_block/block_w3_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encdec_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/dec_block/block_w3_reg_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.236ns  (logic 0.765ns (3.977%)  route 18.471ns (96.023%))
  Logic Levels:           8  (FDCE=1 LUT2=1 LUT3=2 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDCE                         0.000     0.000 r  encdec_reg_reg/C
    SLICE_X1Y50          FDCE (Prop_fdce_C_Q)         0.269     0.269 r  encdec_reg_reg/Q
                         net (fo=152, routed)         1.411     1.680    core/enc_block/p_1_in[2]
    SLICE_X10Y60         LUT3 (Prop_lut3_I1_O)        0.053     1.733 f  core/enc_block/block_w3_reg[15]_i_12/O
                         net (fo=230, routed)         5.096     6.829    core/enc_block/muxed_round_nr[2]
    SLICE_X41Y84         LUT2 (Prop_lut2_I1_O)        0.053     6.882 r  core/enc_block/block_w3_reg[15]_i_22/O
                         net (fo=128, routed)         8.379    15.261    core/keymem/block_w3_reg[25]_i_11_0
    SLICE_X22Y75         LUT6 (Prop_lut6_I2_O)        0.053    15.314 r  core/keymem/block_w3_reg[27]_i_5__0/O
                         net (fo=2, routed)           0.999    16.313    core/keymem/block_w3_reg[27]_i_5__0_n_0
    SLICE_X37Y75         LUT5 (Prop_lut5_I0_O)        0.053    16.366 r  core/keymem/block_w3_reg[27]_i_3__0/O
                         net (fo=8, routed)           1.459    17.825    core/keymem/round_key[27]
    SLICE_X21Y65         LUT3 (Prop_lut3_I1_O)        0.066    17.891 r  core/keymem/block_w3_reg[30]_i_11/O
                         net (fo=7, routed)           0.392    18.283    core/keymem/dec_block/p_210_in[4]
    SLICE_X18Y64         LUT5 (Prop_lut5_I2_O)        0.165    18.448 r  core/keymem/block_w3_reg[30]_i_5/O
                         net (fo=1, routed)           0.736    19.183    core/dec_block/block_w3_reg_reg[30]_2
    SLICE_X12Y72         LUT6 (Prop_lut6_I4_O)        0.053    19.236 r  core/dec_block/block_w3_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    19.236    core/dec_block/block_w3_reg[30]_i_1_n_0
    SLICE_X12Y72         FDCE                                         r  core/dec_block/block_w3_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encdec_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/dec_block/block_w1_reg_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.197ns  (logic 0.765ns (3.985%)  route 18.432ns (96.015%))
  Logic Levels:           8  (FDCE=1 LUT2=1 LUT3=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDCE                         0.000     0.000 r  encdec_reg_reg/C
    SLICE_X1Y50          FDCE (Prop_fdce_C_Q)         0.269     0.269 r  encdec_reg_reg/Q
                         net (fo=152, routed)         1.411     1.680    core/enc_block/p_1_in[2]
    SLICE_X10Y60         LUT3 (Prop_lut3_I1_O)        0.053     1.733 f  core/enc_block/block_w3_reg[15]_i_12/O
                         net (fo=230, routed)         5.096     6.829    core/enc_block/muxed_round_nr[2]
    SLICE_X41Y84         LUT2 (Prop_lut2_I1_O)        0.053     6.882 r  core/enc_block/block_w3_reg[15]_i_22/O
                         net (fo=128, routed)         8.379    15.261    core/keymem/block_w3_reg[25]_i_11_0
    SLICE_X22Y75         LUT6 (Prop_lut6_I2_O)        0.053    15.314 r  core/keymem/block_w3_reg[27]_i_5__0/O
                         net (fo=2, routed)           0.999    16.313    core/keymem/block_w3_reg[27]_i_5__0_n_0
    SLICE_X37Y75         LUT5 (Prop_lut5_I0_O)        0.053    16.366 r  core/keymem/block_w3_reg[27]_i_3__0/O
                         net (fo=8, routed)           1.459    17.825    core/keymem/round_key[27]
    SLICE_X21Y65         LUT3 (Prop_lut3_I1_O)        0.066    17.891 r  core/keymem/block_w3_reg[30]_i_11/O
                         net (fo=7, routed)           0.260    18.150    core/keymem/dec_block/p_210_in[4]
    SLICE_X20Y64         LUT6 (Prop_lut6_I1_O)        0.165    18.315 r  core/keymem/block_w1_reg[13]_i_4__0/O
                         net (fo=1, routed)           0.829    19.144    core/dec_block/block_w1_reg_reg[13]_1
    SLICE_X10Y66         LUT6 (Prop_lut6_I3_O)        0.053    19.197 r  core/dec_block/block_w1_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    19.197    core/dec_block/block_w1_reg[13]_i_1_n_0
    SLICE_X10Y66         FDCE                                         r  core/dec_block/block_w1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encdec_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/dec_block/block_w3_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.155ns  (logic 0.640ns (3.341%)  route 18.515ns (96.659%))
  Logic Levels:           8  (FDCE=1 LUT2=1 LUT3=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDCE                         0.000     0.000 r  encdec_reg_reg/C
    SLICE_X1Y50          FDCE (Prop_fdce_C_Q)         0.269     0.269 r  encdec_reg_reg/Q
                         net (fo=152, routed)         1.411     1.680    core/enc_block/p_1_in[2]
    SLICE_X10Y60         LUT3 (Prop_lut3_I1_O)        0.053     1.733 f  core/enc_block/block_w3_reg[15]_i_12/O
                         net (fo=230, routed)         5.096     6.829    core/enc_block/muxed_round_nr[2]
    SLICE_X41Y84         LUT2 (Prop_lut2_I1_O)        0.053     6.882 r  core/enc_block/block_w3_reg[15]_i_22/O
                         net (fo=128, routed)         8.387    15.269    core/keymem/block_w3_reg[25]_i_11_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I2_O)        0.053    15.322 r  core/keymem/block_w0_reg[23]_i_5__0/O
                         net (fo=2, routed)           0.432    15.755    core/keymem/block_w0_reg[23]_i_5__0_n_0
    SLICE_X12Y78         LUT6 (Prop_lut6_I4_O)        0.053    15.808 r  core/keymem/block_w3_reg[7]_i_11/O
                         net (fo=16, routed)          1.320    17.128    core/keymem/block_w0_reg_reg[23][4]
    SLICE_X23Y70         LUT6 (Prop_lut6_I3_O)        0.053    17.181 r  core/keymem/block_w3_reg[3]_i_10/O
                         net (fo=2, routed)           1.192    18.373    core/keymem/dec_block/p_300_in[3]
    SLICE_X37Y70         LUT6 (Prop_lut6_I3_O)        0.053    18.426 r  core/keymem/block_w3_reg[3]_i_4/O
                         net (fo=1, routed)           0.677    19.102    core/dec_block/block_w3_reg_reg[3]_1
    SLICE_X36Y67         LUT6 (Prop_lut6_I3_O)        0.053    19.155 r  core/dec_block/block_w3_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    19.155    core/dec_block/block_w3_reg[3]_i_1_n_0
    SLICE_X36Y67         FDCE                                         r  core/dec_block/block_w3_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key_reg_reg[3][9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/keymem/prev_key0_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.194ns  (logic 0.128ns (66.055%)  route 0.066ns (33.945%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDCE                         0.000     0.000 r  key_reg_reg[3][9]/C
    SLICE_X13Y57         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  key_reg_reg[3][9]/Q
                         net (fo=3, routed)           0.066     0.166    core/keymem/core_key[137]
    SLICE_X12Y57         LUT4 (Prop_lut4_I2_O)        0.028     0.194 r  core/keymem/prev_key0_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.194    core/keymem/prev_key0_new[9]
    SLICE_X12Y57         FDCE                                         r  core/keymem/prev_key0_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 block_reg_reg[3][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/enc_block/block_w3_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.194ns  (logic 0.128ns (65.883%)  route 0.066ns (34.117%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y60         FDCE                         0.000     0.000 r  block_reg_reg[3][1]/C
    SLICE_X19Y60         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  block_reg_reg[3][1]/Q
                         net (fo=2, routed)           0.066     0.166    core/enc_block/core_block[1]
    SLICE_X18Y60         LUT6 (Prop_lut6_I3_O)        0.028     0.194 r  core/enc_block/block_w3_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.194    core/enc_block/block_w3_reg[1]_i_1__0_n_0
    SLICE_X18Y60         FDCE                                         r  core/enc_block/block_w3_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/keymem/prev_key1_reg_reg[55]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/keymem/prev_key0_reg_reg[55]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.194ns  (logic 0.128ns (65.840%)  route 0.066ns (34.160%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDCE                         0.000     0.000 r  core/keymem/prev_key1_reg_reg[55]/C
    SLICE_X13Y87         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  core/keymem/prev_key1_reg_reg[55]/Q
                         net (fo=3, routed)           0.066     0.166    core/keymem/round_key_gen.w6[23]
    SLICE_X12Y87         LUT4 (Prop_lut4_I0_O)        0.028     0.194 r  core/keymem/prev_key0_reg[55]_i_1/O
                         net (fo=1, routed)           0.000     0.194    core/keymem/prev_key0_new[55]
    SLICE_X12Y87         FDCE                                         r  core/keymem/prev_key0_reg_reg[55]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg_reg[7][31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/keymem/prev_key1_reg_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.194ns  (logic 0.128ns (65.840%)  route 0.066ns (34.160%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE                         0.000     0.000 r  key_reg_reg[7][31]/C
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  key_reg_reg[7][31]/Q
                         net (fo=2, routed)           0.066     0.166    core/keymem/core_key[31]
    SLICE_X2Y84          LUT6 (Prop_lut6_I2_O)        0.028     0.194 r  core/keymem/prev_key1_reg[31]_i_1/O
                         net (fo=1, routed)           0.000     0.194    core/keymem/prev_key1_reg[31]_i_1_n_0
    SLICE_X2Y84          FDCE                                         r  core/keymem/prev_key1_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg_reg[4][24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/keymem/prev_key1_reg_reg[120]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.195ns  (logic 0.128ns (65.788%)  route 0.067ns (34.212%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y86         FDCE                         0.000     0.000 r  key_reg_reg[4][24]/C
    SLICE_X17Y86         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  key_reg_reg[4][24]/Q
                         net (fo=2, routed)           0.067     0.167    core/keymem/core_key[120]
    SLICE_X16Y86         LUT5 (Prop_lut5_I3_O)        0.028     0.195 r  core/keymem/prev_key1_reg[120]_i_1/O
                         net (fo=1, routed)           0.000     0.195    core/keymem/prev_key1_reg[120]_i_1_n_0
    SLICE_X16Y86         FDCE                                         r  core/keymem/prev_key1_reg_reg[120]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg_reg[5][22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/keymem/prev_key1_reg_reg[86]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.195ns  (logic 0.128ns (65.788%)  route 0.067ns (34.212%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDCE                         0.000     0.000 r  key_reg_reg[5][22]/C
    SLICE_X7Y84          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  key_reg_reg[5][22]/Q
                         net (fo=2, routed)           0.067     0.167    core/keymem/core_key[86]
    SLICE_X6Y84          LUT5 (Prop_lut5_I2_O)        0.028     0.195 r  core/keymem/prev_key1_reg[86]_i_1/O
                         net (fo=1, routed)           0.000     0.195    core/keymem/prev_key1_reg[86]_i_1_n_0
    SLICE_X6Y84          FDCE                                         r  core/keymem/prev_key1_reg_reg[86]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/keymem/prev_key1_reg_reg[51]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/keymem/prev_key0_reg_reg[51]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.195ns  (logic 0.128ns (65.716%)  route 0.067ns (34.284%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y80         FDCE                         0.000     0.000 r  core/keymem/prev_key1_reg_reg[51]/C
    SLICE_X23Y80         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  core/keymem/prev_key1_reg_reg[51]/Q
                         net (fo=3, routed)           0.067     0.167    core/keymem/round_key_gen.w6[19]
    SLICE_X22Y80         LUT4 (Prop_lut4_I0_O)        0.028     0.195 r  core/keymem/prev_key0_reg[51]_i_1/O
                         net (fo=1, routed)           0.000     0.195    core/keymem/prev_key0_new[51]
    SLICE_X22Y80         FDCE                                         r  core/keymem/prev_key0_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/keymem/prev_key1_reg_reg[59]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/keymem/prev_key0_reg_reg[59]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.204ns  (logic 0.128ns (62.792%)  route 0.076ns (37.208%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y82         FDCE                         0.000     0.000 r  core/keymem/prev_key1_reg_reg[59]/C
    SLICE_X19Y82         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  core/keymem/prev_key1_reg_reg[59]/Q
                         net (fo=3, routed)           0.076     0.176    core/keymem/round_key_gen.w6[27]
    SLICE_X18Y82         LUT4 (Prop_lut4_I0_O)        0.028     0.204 r  core/keymem/prev_key0_reg[59]_i_1/O
                         net (fo=1, routed)           0.000     0.204    core/keymem/prev_key0_new[59]
    SLICE_X18Y82         FDCE                                         r  core/keymem/prev_key0_reg_reg[59]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/keymem/prev_key1_reg_reg[40]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/keymem/prev_key0_reg_reg[40]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.128ns (58.297%)  route 0.092ns (41.703%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDCE                         0.000     0.000 r  core/keymem/prev_key1_reg_reg[40]/C
    SLICE_X39Y88         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  core/keymem/prev_key1_reg_reg[40]/Q
                         net (fo=3, routed)           0.092     0.192    core/keymem/round_key_gen.w6[8]
    SLICE_X38Y88         LUT4 (Prop_lut4_I0_O)        0.028     0.220 r  core/keymem/prev_key0_reg[40]_i_1/O
                         net (fo=1, routed)           0.000     0.220    core/keymem/prev_key0_new[40]
    SLICE_X38Y88         FDCE                                         r  core/keymem/prev_key0_reg_reg[40]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 block_reg_reg[3][10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/enc_block/block_w3_reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.128ns (58.107%)  route 0.092ns (41.893%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y60         FDCE                         0.000     0.000 r  block_reg_reg[3][10]/C
    SLICE_X19Y60         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  block_reg_reg[3][10]/Q
                         net (fo=2, routed)           0.092     0.192    core/enc_block/core_block[10]
    SLICE_X18Y60         LUT6 (Prop_lut6_I3_O)        0.028     0.220 r  core/enc_block/block_w3_reg[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.220    core/enc_block/block_w3_reg[10]_i_1__0_n_0
    SLICE_X18Y60         FDCE                                         r  core/enc_block/block_w3_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------





