# //  ModelSim SE-64 2020.4 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do ctrl_phy_sim.tcl
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work work 
# Modifying modelsim.ini
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap usim ./../../pangu_sim_libraries/usim 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap adc_e2 ./../../pangu_sim_libraries/adc_e2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap ddc_e2 ./../../pangu_sim_libraries/ddc_e2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap dll_e2 ./../../pangu_sim_libraries/dll_e2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap hsstlp_lane ./../../pangu_sim_libraries/hsstlp_lane 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap hsstlp_pll ./../../pangu_sim_libraries/hsstlp_pll 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap iolhr_dft ./../../pangu_sim_libraries/iolhr_dft 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap ipal_e1 ./../../pangu_sim_libraries/ipal_e1 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap ipal_e2 ./../../pangu_sim_libraries/ipal_e2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap iserdes_e2 ./../../pangu_sim_libraries/iserdes_e2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap oserdes_e2 ./../../pangu_sim_libraries/oserdes_e2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap pciegen2 ./../../pangu_sim_libraries/pciegen2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 13:36:08 on Mar 22,2025
# vlog -reportprogress 300 -sv -work work -mfcu -incr -suppress 2902 -f sim_file_list.f 
# -- Compiling module ddr3_read
# -- Compiling module slave_ddr3
# -- Compiling module ddr3_write
# -- Compiling module ddr3_top
# -- Compiling module slave_axi_async
# -- Compiling module ddr3
# -- Compiling package ddr3_read_v_unit
# -- Compiling module ddr3_slave_tb
# -- Compiling module ipm2l_fifo_ctrl_v1_1_fifo_ddr3_read
# -- Compiling module ipm2l_sdpram_v1_10_fifo_ddr3_read
# -- Compiling module ipm2l_fifo_v1_10_fifo_ddr3_read
# -- Compiling module fifo_ddr3_read
# -- Compiling module ipm2l_fifo_ctrl_v1_1_fifo_ddr3_write
# -- Compiling module ipm2l_sdpram_v1_10_fifo_ddr3_write
# -- Compiling module ipm2l_fifo_v1_10_fifo_ddr3_write
# -- Compiling module fifo_ddr3_write
# -- Compiling module ipm2l_fifo_ctrl_v1_1_fifo_ddr3_write_strb
# -- Compiling module ipm2l_sdpram_v1_10_fifo_ddr3_write_strb
# -- Compiling module ipm2l_fifo_v1_10_fifo_ddr3_write_strb
# -- Compiling module fifo_ddr3_write_strb
# -- Compiling module ips2l_rst_sync_v1_3
# -- Compiling module axi_ddr3_slice_top_v1_15
# -- Compiling module ips2l_ddrphy_gpll_v1_3
# -- Compiling module ips2l_ddrphy_ppll_v1_0
# -- Compiling module axi_ddr3
# -- Compiling module axi_ddr3_ddrphy_top
# -- Compiling module axi_ddr3_mcdq_wrapper_v1_9
# -- Compiling module ipm2l_fifo_ctrl_v1_1_async_addr_fifo
# -- Compiling module ipm2l_sdpram_v1_10_async_addr_fifo
# -- Compiling module ipm2l_fifo_v1_10_async_addr_fifo
# -- Compiling module async_addr_fifo
# -- Compiling module ipm2l_fifo_ctrl_v1_1_async_wr_data_fifo
# -- Compiling module ipm2l_sdpram_v1_10_async_wr_data_fifo
# -- Compiling module ipm2l_fifo_v1_10_async_wr_data_fifo
# -- Compiling module async_wr_data_fifo
# -- Compiling module ipm2l_fifo_ctrl_v1_1_async_rd_data_fifo
# -- Compiling module ipm2l_sdpram_v1_10_async_rd_data_fifo
# -- Compiling module ipm2l_fifo_v1_10_async_rd_data_fifo
# -- Compiling module async_rd_data_fifo
# 
# Top level modules:
# 	ddr3_slave_tb
# End time: 13:36:13 on Mar 22,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# ** Warning: (vsim-53) Cannot suppress or change severity level of message number 1.
# vsim -suppress 3486,3680,3781 -voptargs=""+acc"" "+nowarn1" -c -sva -L work -L usim -L adc_e2 -L ddc_e2 -L dll_e2 -L hsstlp_lane -L hsstlp_pll -L iolhr_dft -L ipal_e1 -L ipal_e2 -L iserdes_e2 -L oserdes_e2 -L pciegen2 ddr3_slave_tb usim.GTP_GRS 
# Start time: 13:36:13 on Mar 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: ../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(40): in protected region
# ** Error: ../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(40): in protected region
# ** Error: ../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(40): in protected region
# ** Error: ../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(40): in protected region
# ** Error: ../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(40): in protected region
# ** Error: ../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(40): in protected region
# ** Error: ../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(40): in protected region
# ** Error: ../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(40): in protected region
# ** Error: ../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(40): in protected region
# ** Error: ../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(40): in protected region
# ** Error: ../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(40): in protected region
# ** Error: ../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(40): in protected region
# ** Error: ../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(40): in protected region
# ** Error: ../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(40): in protected region
# ** Error: ../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(40): in protected region
# ** Error: ../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(40): in protected region
# ** Error: ../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(40): in protected region
# ** Error: ../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(40): in protected region
# ** Error: ../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(40): in protected region
# ** Error: ../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(40): in protected region
# ** Error: ../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(40): in protected region
# ** Error: ../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(40): in protected region
# ** Error: ../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(40): in protected region
# ** Error: ../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(40): in protected region
# ** Error: ../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(40): in protected region
# ** Error: ../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(40): in protected region
# ** Error: ../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(40): in protected region
# ** Error: ../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(40): in protected region
# ** Error: ../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(40): in protected region
# ** Error: ../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(40): in protected region
# ** Error: ../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(40): in protected region
# ** Error: ../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(40): in protected region
# ** Error: ../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(40): in protected region
# ** Error: ../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(40): in protected region
# ** Error: ../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(40): in protected region
# ** Error: ../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(40): in protected region
# ** Error: ../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(40): in protected region
# ** Error: ../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(40): in protected region
# ** Error: ../../../IPCORE/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(40): in protected region
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=39, Warnings=1.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./ctrl_phy_sim.tcl PAUSED at line 26
# End time: 13:37:18 on Mar 22,2025, Elapsed time: 0:01:05
# Errors: 39, Warnings: 1
