ARM GAS  /tmp/ccDMmz2i.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"ethernetif.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.low_level_input,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv5-sp-d16
  24              	low_level_input:
  25              	.LFB162:
  26              		.file 1 "Src/ethernetif.c"
   1:Src/ethernetif.c **** /**
   2:Src/ethernetif.c ****   ******************************************************************************
   3:Src/ethernetif.c ****   * File Name          : ethernetif.c
   4:Src/ethernetif.c ****   * Description        : This file provides code for the configuration
   5:Src/ethernetif.c ****   *                      of the ethernetif.c MiddleWare.
   6:Src/ethernetif.c ****   ******************************************************************************
   7:Src/ethernetif.c ****   * This notice applies to any and all portions of this file
   8:Src/ethernetif.c ****   * that are not between comment pairs USER CODE BEGIN and
   9:Src/ethernetif.c ****   * USER CODE END. Other portions of this file, whether 
  10:Src/ethernetif.c ****   * inserted by the user or by software development tools
  11:Src/ethernetif.c ****   * are owned by their respective copyright owners.
  12:Src/ethernetif.c ****   *
  13:Src/ethernetif.c ****   * Copyright (c) 2018 STMicroelectronics International N.V. 
  14:Src/ethernetif.c ****   * All rights reserved.
  15:Src/ethernetif.c ****   *
  16:Src/ethernetif.c ****   * Redistribution and use in source and binary forms, with or without 
  17:Src/ethernetif.c ****   * modification, are permitted, provided that the following conditions are met:
  18:Src/ethernetif.c ****   *
  19:Src/ethernetif.c ****   * 1. Redistribution of source code must retain the above copyright notice, 
  20:Src/ethernetif.c ****   *    this list of conditions and the following disclaimer.
  21:Src/ethernetif.c ****   * 2. Redistributions in binary form must reproduce the above copyright notice,
  22:Src/ethernetif.c ****   *    this list of conditions and the following disclaimer in the documentation
  23:Src/ethernetif.c ****   *    and/or other materials provided with the distribution.
  24:Src/ethernetif.c ****   * 3. Neither the name of STMicroelectronics nor the names of other 
  25:Src/ethernetif.c ****   *    contributors to this software may be used to endorse or promote products 
  26:Src/ethernetif.c ****   *    derived from this software without specific written permission.
  27:Src/ethernetif.c ****   * 4. This software, including modifications and/or derivative works of this 
  28:Src/ethernetif.c ****   *    software, must execute solely and exclusively on microcontroller or
  29:Src/ethernetif.c ****   *    microprocessor devices manufactured by or for STMicroelectronics.
  30:Src/ethernetif.c ****   * 5. Redistribution and use of this software other than as permitted under 
  31:Src/ethernetif.c ****   *    this license is void and will automatically terminate your rights under 
  32:Src/ethernetif.c ****   *    this license. 
ARM GAS  /tmp/ccDMmz2i.s 			page 2


  33:Src/ethernetif.c ****   *
  34:Src/ethernetif.c ****   * THIS SOFTWARE IS PROVIDED BY STMICROELECTRONICS AND CONTRIBUTORS "AS IS" 
  35:Src/ethernetif.c ****   * AND ANY EXPRESS, IMPLIED OR STATUTORY WARRANTIES, INCLUDING, BUT NOT 
  36:Src/ethernetif.c ****   * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A 
  37:Src/ethernetif.c ****   * PARTICULAR PURPOSE AND NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY
  38:Src/ethernetif.c ****   * RIGHTS ARE DISCLAIMED TO THE FULLEST EXTENT PERMITTED BY LAW. IN NO EVENT 
  39:Src/ethernetif.c ****   * SHALL STMICROELECTRONICS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
  40:Src/ethernetif.c ****   * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  41:Src/ethernetif.c ****   * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, 
  42:Src/ethernetif.c ****   * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF 
  43:Src/ethernetif.c ****   * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING 
  44:Src/ethernetif.c ****   * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
  45:Src/ethernetif.c ****   * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  46:Src/ethernetif.c ****   *
  47:Src/ethernetif.c ****   ******************************************************************************
  48:Src/ethernetif.c ****   */
  49:Src/ethernetif.c **** 
  50:Src/ethernetif.c **** /* Includes ------------------------------------------------------------------*/
  51:Src/ethernetif.c **** #include "stm32f7xx_hal.h"
  52:Src/ethernetif.c **** #include "lwip/opt.h"
  53:Src/ethernetif.c **** 
  54:Src/ethernetif.c **** #include "lwip/timeouts.h"
  55:Src/ethernetif.c **** #include "netif/ethernet.h"
  56:Src/ethernetif.c **** #include "netif/etharp.h"
  57:Src/ethernetif.c **** #include "lwip/ethip6.h"
  58:Src/ethernetif.c **** #include "ethernetif.h"
  59:Src/ethernetif.c **** #include <string.h>
  60:Src/ethernetif.c **** #include "cmsis_os.h"
  61:Src/ethernetif.c **** /* Within 'USER CODE' section, code will be kept by default at each generation */
  62:Src/ethernetif.c **** /* USER CODE BEGIN 0 */
  63:Src/ethernetif.c **** 
  64:Src/ethernetif.c **** /* USER CODE END 0 */
  65:Src/ethernetif.c **** 
  66:Src/ethernetif.c **** /* Private define ------------------------------------------------------------*/
  67:Src/ethernetif.c **** /* The time to block waiting for input. */
  68:Src/ethernetif.c **** #define TIME_WAITING_FOR_INPUT ( portMAX_DELAY )
  69:Src/ethernetif.c **** /* Stack size of the interface thread */
  70:Src/ethernetif.c **** #define INTERFACE_THREAD_STACK_SIZE ( 350 )
  71:Src/ethernetif.c **** /* Network interface name */
  72:Src/ethernetif.c **** #define IFNAME0 's'
  73:Src/ethernetif.c **** #define IFNAME1 't'
  74:Src/ethernetif.c **** 
  75:Src/ethernetif.c **** /* USER CODE BEGIN 1 */
  76:Src/ethernetif.c **** 
  77:Src/ethernetif.c **** /* USER CODE END 1 */
  78:Src/ethernetif.c **** 
  79:Src/ethernetif.c **** /* Private variables ---------------------------------------------------------*/
  80:Src/ethernetif.c **** #if defined ( __ICCARM__ ) /*!< IAR Compiler */
  81:Src/ethernetif.c ****   #pragma data_alignment=4   
  82:Src/ethernetif.c **** #endif
  83:Src/ethernetif.c **** __ALIGN_BEGIN ETH_DMADescTypeDef  DMARxDscrTab[ETH_RXBUFNB] __ALIGN_END;/* Ethernet Rx MA Descripto
  84:Src/ethernetif.c **** 
  85:Src/ethernetif.c **** #if defined ( __ICCARM__ ) /*!< IAR Compiler */
  86:Src/ethernetif.c ****   #pragma data_alignment=4   
  87:Src/ethernetif.c **** #endif
  88:Src/ethernetif.c **** __ALIGN_BEGIN ETH_DMADescTypeDef  DMATxDscrTab[ETH_TXBUFNB] __ALIGN_END;/* Ethernet Tx DMA Descript
  89:Src/ethernetif.c **** 
ARM GAS  /tmp/ccDMmz2i.s 			page 3


  90:Src/ethernetif.c **** #if defined ( __ICCARM__ ) /*!< IAR Compiler */
  91:Src/ethernetif.c ****   #pragma data_alignment=4   
  92:Src/ethernetif.c **** #endif
  93:Src/ethernetif.c **** __ALIGN_BEGIN uint8_t Rx_Buff[ETH_RXBUFNB][ETH_RX_BUF_SIZE] __ALIGN_END; /* Ethernet Receive Buffer
  94:Src/ethernetif.c **** 
  95:Src/ethernetif.c **** #if defined ( __ICCARM__ ) /*!< IAR Compiler */
  96:Src/ethernetif.c ****   #pragma data_alignment=4   
  97:Src/ethernetif.c **** #endif
  98:Src/ethernetif.c **** __ALIGN_BEGIN uint8_t Tx_Buff[ETH_TXBUFNB][ETH_TX_BUF_SIZE] __ALIGN_END; /* Ethernet Transmit Buffe
  99:Src/ethernetif.c **** 
 100:Src/ethernetif.c **** /* USER CODE BEGIN 2 */
 101:Src/ethernetif.c **** 
 102:Src/ethernetif.c **** /* USER CODE END 2 */
 103:Src/ethernetif.c **** 
 104:Src/ethernetif.c **** /* Semaphore to signal incoming packets */
 105:Src/ethernetif.c **** osSemaphoreId s_xSemaphore = NULL;
 106:Src/ethernetif.c **** /* Global Ethernet handle */
 107:Src/ethernetif.c **** ETH_HandleTypeDef heth;
 108:Src/ethernetif.c **** 
 109:Src/ethernetif.c **** /* USER CODE BEGIN 3 */
 110:Src/ethernetif.c **** 
 111:Src/ethernetif.c **** /* USER CODE END 3 */
 112:Src/ethernetif.c **** 
 113:Src/ethernetif.c **** /* Private functions ---------------------------------------------------------*/
 114:Src/ethernetif.c **** 
 115:Src/ethernetif.c **** void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
 116:Src/ethernetif.c **** {
 117:Src/ethernetif.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 118:Src/ethernetif.c ****   if(ethHandle->Instance==ETH)
 119:Src/ethernetif.c ****   {
 120:Src/ethernetif.c ****   /* USER CODE BEGIN ETH_MspInit 0 */
 121:Src/ethernetif.c **** 
 122:Src/ethernetif.c ****   /* USER CODE END ETH_MspInit 0 */
 123:Src/ethernetif.c ****     /* Enable Peripheral clock */
 124:Src/ethernetif.c ****     __HAL_RCC_ETH_CLK_ENABLE();
 125:Src/ethernetif.c ****   
 126:Src/ethernetif.c ****     /**ETH GPIO Configuration    
 127:Src/ethernetif.c ****     PC1     ------> ETH_MDC
 128:Src/ethernetif.c ****     PA1     ------> ETH_REF_CLK
 129:Src/ethernetif.c ****     PA2     ------> ETH_MDIO
 130:Src/ethernetif.c ****     PA7     ------> ETH_CRS_DV
 131:Src/ethernetif.c ****     PC4     ------> ETH_RXD0
 132:Src/ethernetif.c ****     PC5     ------> ETH_RXD1
 133:Src/ethernetif.c ****     PB13     ------> ETH_TXD1
 134:Src/ethernetif.c ****     PG11     ------> ETH_TX_EN
 135:Src/ethernetif.c ****     PG13     ------> ETH_TXD0 
 136:Src/ethernetif.c ****     */
 137:Src/ethernetif.c ****     GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 138:Src/ethernetif.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 139:Src/ethernetif.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 140:Src/ethernetif.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 141:Src/ethernetif.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 142:Src/ethernetif.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 143:Src/ethernetif.c **** 
 144:Src/ethernetif.c ****     GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 145:Src/ethernetif.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 146:Src/ethernetif.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/ccDMmz2i.s 			page 4


 147:Src/ethernetif.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 148:Src/ethernetif.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 149:Src/ethernetif.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 150:Src/ethernetif.c **** 
 151:Src/ethernetif.c ****     GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 152:Src/ethernetif.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 153:Src/ethernetif.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 154:Src/ethernetif.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 155:Src/ethernetif.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 156:Src/ethernetif.c ****     HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 157:Src/ethernetif.c **** 
 158:Src/ethernetif.c ****     GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 159:Src/ethernetif.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 160:Src/ethernetif.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 161:Src/ethernetif.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 162:Src/ethernetif.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 163:Src/ethernetif.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 164:Src/ethernetif.c **** 
 165:Src/ethernetif.c ****     /* Peripheral interrupt init */
 166:Src/ethernetif.c ****     HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 167:Src/ethernetif.c ****     HAL_NVIC_EnableIRQ(ETH_IRQn);
 168:Src/ethernetif.c ****   /* USER CODE BEGIN ETH_MspInit 1 */
 169:Src/ethernetif.c **** 
 170:Src/ethernetif.c ****   /* USER CODE END ETH_MspInit 1 */
 171:Src/ethernetif.c ****   }
 172:Src/ethernetif.c **** }
 173:Src/ethernetif.c **** 
 174:Src/ethernetif.c **** void HAL_ETH_MspDeInit(ETH_HandleTypeDef* ethHandle)
 175:Src/ethernetif.c **** {
 176:Src/ethernetif.c ****   if(ethHandle->Instance==ETH)
 177:Src/ethernetif.c ****   {
 178:Src/ethernetif.c ****   /* USER CODE BEGIN ETH_MspDeInit 0 */
 179:Src/ethernetif.c **** 
 180:Src/ethernetif.c ****   /* USER CODE END ETH_MspDeInit 0 */
 181:Src/ethernetif.c ****     /* Peripheral clock disable */
 182:Src/ethernetif.c ****     __HAL_RCC_ETH_CLK_DISABLE();
 183:Src/ethernetif.c ****   
 184:Src/ethernetif.c ****     /**ETH GPIO Configuration    
 185:Src/ethernetif.c ****     PC1     ------> ETH_MDC
 186:Src/ethernetif.c ****     PA1     ------> ETH_REF_CLK
 187:Src/ethernetif.c ****     PA2     ------> ETH_MDIO
 188:Src/ethernetif.c ****     PA7     ------> ETH_CRS_DV
 189:Src/ethernetif.c ****     PC4     ------> ETH_RXD0
 190:Src/ethernetif.c ****     PC5     ------> ETH_RXD1
 191:Src/ethernetif.c ****     PB13     ------> ETH_TXD1
 192:Src/ethernetif.c ****     PG11     ------> ETH_TX_EN
 193:Src/ethernetif.c ****     PG13     ------> ETH_TXD0 
 194:Src/ethernetif.c ****     */
 195:Src/ethernetif.c ****     HAL_GPIO_DeInit(GPIOC, RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin);
 196:Src/ethernetif.c **** 
 197:Src/ethernetif.c ****     HAL_GPIO_DeInit(GPIOA, RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin);
 198:Src/ethernetif.c **** 
 199:Src/ethernetif.c ****     HAL_GPIO_DeInit(RMII_TXD1_GPIO_Port, RMII_TXD1_Pin);
 200:Src/ethernetif.c **** 
 201:Src/ethernetif.c ****     HAL_GPIO_DeInit(GPIOG, RMII_TX_EN_Pin|RMII_TXD0_Pin);
 202:Src/ethernetif.c **** 
 203:Src/ethernetif.c ****     /* Peripheral interrupt Deinit*/
ARM GAS  /tmp/ccDMmz2i.s 			page 5


 204:Src/ethernetif.c ****     HAL_NVIC_DisableIRQ(ETH_IRQn);
 205:Src/ethernetif.c **** 
 206:Src/ethernetif.c ****   /* USER CODE BEGIN ETH_MspDeInit 1 */
 207:Src/ethernetif.c **** 
 208:Src/ethernetif.c ****   /* USER CODE END ETH_MspDeInit 1 */
 209:Src/ethernetif.c ****   }
 210:Src/ethernetif.c **** }
 211:Src/ethernetif.c **** 
 212:Src/ethernetif.c **** /**
 213:Src/ethernetif.c ****   * @brief  Ethernet Rx Transfer completed callback
 214:Src/ethernetif.c ****   * @param  heth: ETH handle
 215:Src/ethernetif.c ****   * @retval None
 216:Src/ethernetif.c ****   */
 217:Src/ethernetif.c **** void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
 218:Src/ethernetif.c **** {
 219:Src/ethernetif.c ****   osSemaphoreRelease(s_xSemaphore);
 220:Src/ethernetif.c **** }
 221:Src/ethernetif.c **** 
 222:Src/ethernetif.c **** /* USER CODE BEGIN 4 */
 223:Src/ethernetif.c **** 
 224:Src/ethernetif.c **** /* USER CODE END 4 */
 225:Src/ethernetif.c **** 
 226:Src/ethernetif.c **** /*******************************************************************************
 227:Src/ethernetif.c ****                        LL Driver Interface ( LwIP stack --> ETH) 
 228:Src/ethernetif.c **** *******************************************************************************/
 229:Src/ethernetif.c **** /**
 230:Src/ethernetif.c ****  * In this function, the hardware should be initialized.
 231:Src/ethernetif.c ****  * Called from ethernetif_init().
 232:Src/ethernetif.c ****  *
 233:Src/ethernetif.c ****  * @param netif the already initialized lwip network interface structure
 234:Src/ethernetif.c ****  *        for this ethernetif
 235:Src/ethernetif.c ****  */
 236:Src/ethernetif.c **** static void low_level_init(struct netif *netif)
 237:Src/ethernetif.c **** { 
 238:Src/ethernetif.c ****   uint32_t regvalue = 0;
 239:Src/ethernetif.c ****   HAL_StatusTypeDef hal_eth_init_status;
 240:Src/ethernetif.c ****   
 241:Src/ethernetif.c **** /* Init ETH */
 242:Src/ethernetif.c **** 
 243:Src/ethernetif.c ****    uint8_t MACAddr[6] ;
 244:Src/ethernetif.c ****   heth.Instance = ETH;
 245:Src/ethernetif.c ****   heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 246:Src/ethernetif.c ****   heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 247:Src/ethernetif.c ****   MACAddr[0] = 0x00;
 248:Src/ethernetif.c ****   MACAddr[1] = 0x70;
 249:Src/ethernetif.c ****   MACAddr[2] = 0x07;
 250:Src/ethernetif.c ****   MACAddr[3] = 0x00;
 251:Src/ethernetif.c ****   MACAddr[4] = 0x70;
 252:Src/ethernetif.c ****   MACAddr[5] = 0x07;
 253:Src/ethernetif.c ****   heth.Init.MACAddr = &MACAddr[0];
 254:Src/ethernetif.c ****   heth.Init.RxMode = ETH_RXINTERRUPT_MODE;
 255:Src/ethernetif.c ****   heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 256:Src/ethernetif.c ****   heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 257:Src/ethernetif.c **** 
 258:Src/ethernetif.c ****   /* USER CODE BEGIN MACADDRESS */
 259:Src/ethernetif.c ****     
 260:Src/ethernetif.c ****   /* USER CODE END MACADDRESS */
ARM GAS  /tmp/ccDMmz2i.s 			page 6


 261:Src/ethernetif.c **** 
 262:Src/ethernetif.c ****   hal_eth_init_status = HAL_ETH_Init(&heth);
 263:Src/ethernetif.c **** 
 264:Src/ethernetif.c ****   if (hal_eth_init_status == HAL_OK)
 265:Src/ethernetif.c ****   {
 266:Src/ethernetif.c ****     /* Set netif link flag */  
 267:Src/ethernetif.c ****     netif->flags |= NETIF_FLAG_LINK_UP;
 268:Src/ethernetif.c ****   }
 269:Src/ethernetif.c ****   /* Initialize Tx Descriptors list: Chain Mode */
 270:Src/ethernetif.c ****   HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 271:Src/ethernetif.c ****      
 272:Src/ethernetif.c ****   /* Initialize Rx Descriptors list: Chain Mode  */
 273:Src/ethernetif.c ****   HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 274:Src/ethernetif.c ****  
 275:Src/ethernetif.c **** #if LWIP_ARP || LWIP_ETHERNET 
 276:Src/ethernetif.c **** 
 277:Src/ethernetif.c ****   /* set MAC hardware address length */
 278:Src/ethernetif.c ****   netif->hwaddr_len = ETH_HWADDR_LEN;
 279:Src/ethernetif.c ****   
 280:Src/ethernetif.c ****   /* set MAC hardware address */
 281:Src/ethernetif.c ****   netif->hwaddr[0] =  heth.Init.MACAddr[0];
 282:Src/ethernetif.c ****   netif->hwaddr[1] =  heth.Init.MACAddr[1];
 283:Src/ethernetif.c ****   netif->hwaddr[2] =  heth.Init.MACAddr[2];
 284:Src/ethernetif.c ****   netif->hwaddr[3] =  heth.Init.MACAddr[3];
 285:Src/ethernetif.c ****   netif->hwaddr[4] =  heth.Init.MACAddr[4];
 286:Src/ethernetif.c ****   netif->hwaddr[5] =  heth.Init.MACAddr[5];
 287:Src/ethernetif.c ****   
 288:Src/ethernetif.c ****   /* maximum transfer unit */
 289:Src/ethernetif.c ****   netif->mtu = 1500;
 290:Src/ethernetif.c ****   
 291:Src/ethernetif.c ****   /* Accept broadcast address and ARP traffic */
 292:Src/ethernetif.c ****   /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
 293:Src/ethernetif.c ****   #if LWIP_ARP
 294:Src/ethernetif.c ****     netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 295:Src/ethernetif.c ****   #else 
 296:Src/ethernetif.c ****     netif->flags |= NETIF_FLAG_BROADCAST;
 297:Src/ethernetif.c ****   #endif /* LWIP_ARP */
 298:Src/ethernetif.c ****   
 299:Src/ethernetif.c **** /* create a binary semaphore used for informing ethernetif of frame reception */
 300:Src/ethernetif.c ****   osSemaphoreDef(SEM);
 301:Src/ethernetif.c ****   s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM) , 1 );
 302:Src/ethernetif.c **** 
 303:Src/ethernetif.c **** /* create the task that handles the ETH_MAC */
 304:Src/ethernetif.c ****   osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 305:Src/ethernetif.c ****   osThreadCreate (osThread(EthIf), netif);
 306:Src/ethernetif.c ****   /* Enable MAC and DMA transmission and reception */
 307:Src/ethernetif.c ****   HAL_ETH_Start(&heth);
 308:Src/ethernetif.c **** 
 309:Src/ethernetif.c **** /* USER CODE BEGIN PHY_PRE_CONFIG */ 
 310:Src/ethernetif.c ****     
 311:Src/ethernetif.c **** /* USER CODE END PHY_PRE_CONFIG */
 312:Src/ethernetif.c ****   
 313:Src/ethernetif.c **** 
 314:Src/ethernetif.c ****   /* Read Register Configuration */
 315:Src/ethernetif.c ****   HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 316:Src/ethernetif.c ****   regvalue |= (PHY_ISFR_INT4);
 317:Src/ethernetif.c **** 
ARM GAS  /tmp/ccDMmz2i.s 			page 7


 318:Src/ethernetif.c ****   /* Enable Interrupt on change of link status */ 
 319:Src/ethernetif.c ****   HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 320:Src/ethernetif.c ****   
 321:Src/ethernetif.c ****   /* Read Register Configuration */
 322:Src/ethernetif.c ****   HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 323:Src/ethernetif.c **** 
 324:Src/ethernetif.c **** /* USER CODE BEGIN PHY_POST_CONFIG */ 
 325:Src/ethernetif.c ****     
 326:Src/ethernetif.c **** /* USER CODE END PHY_POST_CONFIG */
 327:Src/ethernetif.c **** 
 328:Src/ethernetif.c **** #endif /* LWIP_ARP || LWIP_ETHERNET */
 329:Src/ethernetif.c **** 
 330:Src/ethernetif.c **** /* USER CODE BEGIN LOW_LEVEL_INIT */ 
 331:Src/ethernetif.c ****     
 332:Src/ethernetif.c **** /* USER CODE END LOW_LEVEL_INIT */
 333:Src/ethernetif.c **** }
 334:Src/ethernetif.c **** 
 335:Src/ethernetif.c **** /**
 336:Src/ethernetif.c ****  * This function should do the actual transmission of the packet. The packet is
 337:Src/ethernetif.c ****  * contained in the pbuf that is passed to the function. This pbuf
 338:Src/ethernetif.c ****  * might be chained.
 339:Src/ethernetif.c ****  *
 340:Src/ethernetif.c ****  * @param netif the lwip network interface structure for this ethernetif
 341:Src/ethernetif.c ****  * @param p the MAC packet to send (e.g. IP packet including MAC addresses and type)
 342:Src/ethernetif.c ****  * @return ERR_OK if the packet could be sent
 343:Src/ethernetif.c ****  *         an err_t value if the packet couldn't be sent
 344:Src/ethernetif.c ****  *
 345:Src/ethernetif.c ****  * @note Returning ERR_MEM here if a DMA queue of your MAC is full can lead to
 346:Src/ethernetif.c ****  *       strange results. You might consider waiting for space in the DMA queue
 347:Src/ethernetif.c ****  *       to become availale since the stack doesn't retry to send a packet
 348:Src/ethernetif.c ****  *       dropped because of memory failure (except for the TCP timers).
 349:Src/ethernetif.c ****  */
 350:Src/ethernetif.c **** 
 351:Src/ethernetif.c **** static err_t low_level_output(struct netif *netif, struct pbuf *p)
 352:Src/ethernetif.c **** {
 353:Src/ethernetif.c ****   err_t errval;
 354:Src/ethernetif.c ****   struct pbuf *q;
 355:Src/ethernetif.c ****   uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 356:Src/ethernetif.c ****   __IO ETH_DMADescTypeDef *DmaTxDesc;
 357:Src/ethernetif.c ****   uint32_t framelength = 0;
 358:Src/ethernetif.c ****   uint32_t bufferoffset = 0;
 359:Src/ethernetif.c ****   uint32_t byteslefttocopy = 0;
 360:Src/ethernetif.c ****   uint32_t payloadoffset = 0;
 361:Src/ethernetif.c ****   DmaTxDesc = heth.TxDesc;
 362:Src/ethernetif.c ****   bufferoffset = 0;
 363:Src/ethernetif.c ****   
 364:Src/ethernetif.c ****   /* copy frame from pbufs to driver buffers */
 365:Src/ethernetif.c ****   for(q = p; q != NULL; q = q->next)
 366:Src/ethernetif.c ****     {
 367:Src/ethernetif.c ****       /* Is this buffer available? If not, goto error */
 368:Src/ethernetif.c ****       if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 369:Src/ethernetif.c ****       {
 370:Src/ethernetif.c ****         errval = ERR_USE;
 371:Src/ethernetif.c ****         goto error;
 372:Src/ethernetif.c ****       }
 373:Src/ethernetif.c ****     
 374:Src/ethernetif.c ****       /* Get bytes in current lwIP buffer */
ARM GAS  /tmp/ccDMmz2i.s 			page 8


 375:Src/ethernetif.c ****       byteslefttocopy = q->len;
 376:Src/ethernetif.c ****       payloadoffset = 0;
 377:Src/ethernetif.c ****     
 378:Src/ethernetif.c ****       /* Check if the length of data to copy is bigger than Tx buffer size*/
 379:Src/ethernetif.c ****       while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 380:Src/ethernetif.c ****       {
 381:Src/ethernetif.c ****         /* Copy data to Tx buffer*/
 382:Src/ethernetif.c ****         memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payl
 383:Src/ethernetif.c ****       
 384:Src/ethernetif.c ****         /* Point to next descriptor */
 385:Src/ethernetif.c ****         DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 386:Src/ethernetif.c ****       
 387:Src/ethernetif.c ****         /* Check if the buffer is available */
 388:Src/ethernetif.c ****         if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 389:Src/ethernetif.c ****         {
 390:Src/ethernetif.c ****           errval = ERR_USE;
 391:Src/ethernetif.c ****           goto error;
 392:Src/ethernetif.c ****         }
 393:Src/ethernetif.c ****       
 394:Src/ethernetif.c ****         buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 395:Src/ethernetif.c ****       
 396:Src/ethernetif.c ****         byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 397:Src/ethernetif.c ****         payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 398:Src/ethernetif.c ****         framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 399:Src/ethernetif.c ****         bufferoffset = 0;
 400:Src/ethernetif.c ****       }
 401:Src/ethernetif.c ****     
 402:Src/ethernetif.c ****       /* Copy the remaining bytes */
 403:Src/ethernetif.c ****       memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloa
 404:Src/ethernetif.c ****       bufferoffset = bufferoffset + byteslefttocopy;
 405:Src/ethernetif.c ****       framelength = framelength + byteslefttocopy;
 406:Src/ethernetif.c ****     }
 407:Src/ethernetif.c ****   
 408:Src/ethernetif.c ****   /* Prepare transmit descriptors to give to DMA */ 
 409:Src/ethernetif.c ****   HAL_ETH_TransmitFrame(&heth, framelength);
 410:Src/ethernetif.c ****   
 411:Src/ethernetif.c ****   errval = ERR_OK;
 412:Src/ethernetif.c ****   
 413:Src/ethernetif.c **** error:
 414:Src/ethernetif.c ****   
 415:Src/ethernetif.c ****   /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume trans
 416:Src/ethernetif.c ****   if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 417:Src/ethernetif.c ****   {
 418:Src/ethernetif.c ****     /* Clear TUS ETHERNET DMA flag */
 419:Src/ethernetif.c ****     heth.Instance->DMASR = ETH_DMASR_TUS;
 420:Src/ethernetif.c **** 
 421:Src/ethernetif.c ****     /* Resume DMA transmission*/
 422:Src/ethernetif.c ****     heth.Instance->DMATPDR = 0;
 423:Src/ethernetif.c ****   }
 424:Src/ethernetif.c ****   return errval;
 425:Src/ethernetif.c **** }
 426:Src/ethernetif.c **** 
 427:Src/ethernetif.c **** /**
 428:Src/ethernetif.c ****  * Should allocate a pbuf and transfer the bytes of the incoming
 429:Src/ethernetif.c ****  * packet from the interface into the pbuf.
 430:Src/ethernetif.c ****  *
 431:Src/ethernetif.c ****  * @param netif the lwip network interface structure for this ethernetif
ARM GAS  /tmp/ccDMmz2i.s 			page 9


 432:Src/ethernetif.c ****  * @return a pbuf filled with the received packet (including MAC header)
 433:Src/ethernetif.c ****  *         NULL on memory error
 434:Src/ethernetif.c ****    */
 435:Src/ethernetif.c **** static struct pbuf * low_level_input(struct netif *netif)
 436:Src/ethernetif.c **** {
  27              		.loc 1 436 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              	.LVL0:
  32 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 32
  35              		.cfi_offset 4, -32
  36              		.cfi_offset 5, -28
  37              		.cfi_offset 6, -24
  38              		.cfi_offset 7, -20
  39              		.cfi_offset 8, -16
  40              		.cfi_offset 9, -12
  41              		.cfi_offset 10, -8
  42              		.cfi_offset 14, -4
  43              	.LVL1:
 437:Src/ethernetif.c ****   struct pbuf *p = NULL;
 438:Src/ethernetif.c ****   struct pbuf *q = NULL;
 439:Src/ethernetif.c ****   uint16_t len = 0;
 440:Src/ethernetif.c ****   uint8_t *buffer;
 441:Src/ethernetif.c ****   __IO ETH_DMADescTypeDef *dmarxdesc;
 442:Src/ethernetif.c ****   uint32_t bufferoffset = 0;
 443:Src/ethernetif.c ****   uint32_t payloadoffset = 0;
 444:Src/ethernetif.c ****   uint32_t byteslefttocopy = 0;
 445:Src/ethernetif.c ****   uint32_t i=0;
 446:Src/ethernetif.c ****   
 447:Src/ethernetif.c **** 
 448:Src/ethernetif.c ****   /* get received frame */
 449:Src/ethernetif.c ****   if (HAL_ETH_GetReceivedFrame_IT(&heth) != HAL_OK)
  44              		.loc 1 449 0
  45 0004 3348     		ldr	r0, .L14
  46              	.LVL2:
  47 0006 FFF7FEFF 		bl	HAL_ETH_GetReceivedFrame_IT
  48              	.LVL3:
  49 000a 0028     		cmp	r0, #0
  50 000c 5ED1     		bne	.L10
 450:Src/ethernetif.c ****     return NULL;
 451:Src/ethernetif.c ****   
 452:Src/ethernetif.c ****   /* Obtain the size of the packet and put it into the "len" variable. */
 453:Src/ethernetif.c ****   len = heth.RxFrameInfos.length;
  51              		.loc 1 453 0
  52 000e 314B     		ldr	r3, .L14
  53 0010 998F     		ldrh	r1, [r3, #60]
  54              	.LVL4:
 454:Src/ethernetif.c ****   buffer = (uint8_t *)heth.RxFrameInfos.buffer;
  55              		.loc 1 454 0
  56 0012 D3F84090 		ldr	r9, [r3, #64]
  57              	.LVL5:
 455:Src/ethernetif.c ****   
 456:Src/ethernetif.c ****   if (len > 0)
  58              		.loc 1 456 0
ARM GAS  /tmp/ccDMmz2i.s 			page 10


  59 0016 29B9     		cbnz	r1, .L13
 437:Src/ethernetif.c ****   struct pbuf *q = NULL;
  60              		.loc 1 437 0
  61 0018 4FF00008 		mov	r8, #0
  62              	.LVL6:
  63              	.L3:
 457:Src/ethernetif.c ****   {
 458:Src/ethernetif.c ****     /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
 459:Src/ethernetif.c ****     p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 460:Src/ethernetif.c ****   }
 461:Src/ethernetif.c ****   
 462:Src/ethernetif.c ****   if (p != NULL)
 463:Src/ethernetif.c ****   {
 464:Src/ethernetif.c ****     dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 465:Src/ethernetif.c ****     bufferoffset = 0;
 466:Src/ethernetif.c ****     for(q = p; q != NULL; q = q->next)
 467:Src/ethernetif.c ****     {
 468:Src/ethernetif.c ****       byteslefttocopy = q->len;
 469:Src/ethernetif.c ****       payloadoffset = 0;
 470:Src/ethernetif.c ****       
 471:Src/ethernetif.c ****       /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
 472:Src/ethernetif.c ****       while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 473:Src/ethernetif.c ****       {
 474:Src/ethernetif.c ****         /* Copy data to pbuf */
 475:Src/ethernetif.c ****         memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + buf
 476:Src/ethernetif.c ****         
 477:Src/ethernetif.c ****         /* Point to next descriptor */
 478:Src/ethernetif.c ****         dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 479:Src/ethernetif.c ****         buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 480:Src/ethernetif.c ****         
 481:Src/ethernetif.c ****         byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 482:Src/ethernetif.c ****         payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 483:Src/ethernetif.c ****         bufferoffset = 0;
 484:Src/ethernetif.c ****       }
 485:Src/ethernetif.c ****       /* Copy remaining data in pbuf */
 486:Src/ethernetif.c ****       memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + buffe
 487:Src/ethernetif.c ****       bufferoffset = bufferoffset + byteslefttocopy;
 488:Src/ethernetif.c ****     }
 489:Src/ethernetif.c ****   }  
 490:Src/ethernetif.c ****   
 491:Src/ethernetif.c ****     /* Release descriptors to DMA */
 492:Src/ethernetif.c ****     /* Point to first descriptor */
 493:Src/ethernetif.c ****     dmarxdesc = heth.RxFrameInfos.FSRxDesc;
  64              		.loc 1 493 0
  65 001c 2D4B     		ldr	r3, .L14
  66 001e 1B6B     		ldr	r3, [r3, #48]
  67              	.LVL7:
 494:Src/ethernetif.c ****     /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
 495:Src/ethernetif.c ****     for (i=0; i< heth.RxFrameInfos.SegCount; i++)
  68              		.loc 1 495 0
  69 0020 0021     		movs	r1, #0
  70 0022 3AE0     		b	.L8
  71              	.LVL8:
  72              	.L13:
 459:Src/ethernetif.c ****   }
  73              		.loc 1 459 0
  74 0024 0322     		movs	r2, #3
ARM GAS  /tmp/ccDMmz2i.s 			page 11


  75 0026 0420     		movs	r0, #4
  76 0028 FFF7FEFF 		bl	pbuf_alloc
  77              	.LVL9:
 462:Src/ethernetif.c ****   {
  78              		.loc 1 462 0
  79 002c 8046     		mov	r8, r0
  80 002e 0028     		cmp	r0, #0
  81 0030 F4D0     		beq	.L3
 464:Src/ethernetif.c ****     bufferoffset = 0;
  82              		.loc 1 464 0
  83 0032 284B     		ldr	r3, .L14
  84 0034 1F6B     		ldr	r7, [r3, #48]
  85              	.LVL10:
 459:Src/ethernetif.c ****   }
  86              		.loc 1 459 0
  87 0036 8246     		mov	r10, r0
 465:Src/ethernetif.c ****     for(q = p; q != NULL; q = q->next)
  88              		.loc 1 465 0
  89 0038 0024     		movs	r4, #0
 466:Src/ethernetif.c ****     {
  90              		.loc 1 466 0
  91 003a 21E0     		b	.L4
  92              	.LVL11:
  93              	.L6:
 475:Src/ethernetif.c ****         
  94              		.loc 1 475 0
  95 003c DAF80400 		ldr	r0, [r10, #4]
  96 0040 40F2F452 		movw	r2, #1524
  97              	.LVL12:
  98 0044 121B     		subs	r2, r2, r4
  99 0046 09EB0401 		add	r1, r9, r4
 100 004a 3044     		add	r0, r0, r6
 101 004c FFF7FEFF 		bl	memcpy
 102              	.LVL13:
 478:Src/ethernetif.c ****         buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 103              		.loc 1 478 0
 104 0050 FF68     		ldr	r7, [r7, #12]
 105              	.LVL14:
 479:Src/ethernetif.c ****         
 106              		.loc 1 479 0
 107 0052 D7F80890 		ldr	r9, [r7, #8]
 108              	.LVL15:
 481:Src/ethernetif.c ****         payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 109              		.loc 1 481 0
 110 0056 A5F2F452 		subw	r2, r5, #1524
 111              	.LVL16:
 482:Src/ethernetif.c ****         bufferoffset = 0;
 112              		.loc 1 482 0
 113 005a 361B     		subs	r6, r6, r4
 114              	.LVL17:
 115 005c 06F2F456 		addw	r6, r6, #1524
 116              	.LVL18:
 483:Src/ethernetif.c ****       }
 117              		.loc 1 483 0
 118 0060 0024     		movs	r4, #0
 119              	.LVL19:
 120              	.L5:
ARM GAS  /tmp/ccDMmz2i.s 			page 12


 472:Src/ethernetif.c ****       {
 121              		.loc 1 472 0
 122 0062 A518     		adds	r5, r4, r2
 123 0064 40F2F453 		movw	r3, #1524
 124 0068 9D42     		cmp	r5, r3
 125 006a E7D8     		bhi	.L6
 486:Src/ethernetif.c ****       bufferoffset = bufferoffset + byteslefttocopy;
 126              		.loc 1 486 0 discriminator 2
 127 006c DAF80400 		ldr	r0, [r10, #4]
 128 0070 09EB0401 		add	r1, r9, r4
 129 0074 3044     		add	r0, r0, r6
 130 0076 FFF7FEFF 		bl	memcpy
 131              	.LVL20:
 466:Src/ethernetif.c ****     {
 132              		.loc 1 466 0 discriminator 2
 133 007a DAF800A0 		ldr	r10, [r10]
 134              	.LVL21:
 487:Src/ethernetif.c ****     }
 135              		.loc 1 487 0 discriminator 2
 136 007e 2C46     		mov	r4, r5
 137              	.LVL22:
 138              	.L4:
 466:Src/ethernetif.c ****     {
 139              		.loc 1 466 0 discriminator 1
 140 0080 BAF1000F 		cmp	r10, #0
 141 0084 CAD0     		beq	.L3
 468:Src/ethernetif.c ****       payloadoffset = 0;
 142              		.loc 1 468 0
 143 0086 BAF80A20 		ldrh	r2, [r10, #10]
 144              	.LVL23:
 469:Src/ethernetif.c ****       
 145              		.loc 1 469 0
 146 008a 0026     		movs	r6, #0
 472:Src/ethernetif.c ****       {
 147              		.loc 1 472 0
 148 008c E9E7     		b	.L5
 149              	.LVL24:
 150              	.L9:
 496:Src/ethernetif.c ****     {  
 497:Src/ethernetif.c ****       dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 151              		.loc 1 497 0 discriminator 3
 152 008e 1A68     		ldr	r2, [r3]
 153 0090 42F00042 		orr	r2, r2, #-2147483648
 154 0094 1A60     		str	r2, [r3]
 498:Src/ethernetif.c ****       dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 155              		.loc 1 498 0 discriminator 3
 156 0096 DB68     		ldr	r3, [r3, #12]
 157              	.LVL25:
 495:Src/ethernetif.c ****     {  
 158              		.loc 1 495 0 discriminator 3
 159 0098 0131     		adds	r1, r1, #1
 160              	.LVL26:
 161              	.L8:
 495:Src/ethernetif.c ****     {  
 162              		.loc 1 495 0 is_stmt 0 discriminator 1
 163 009a 0E4A     		ldr	r2, .L14
 164 009c 926B     		ldr	r2, [r2, #56]
ARM GAS  /tmp/ccDMmz2i.s 			page 13


 165 009e 8A42     		cmp	r2, r1
 166 00a0 F5D8     		bhi	.L9
 499:Src/ethernetif.c ****     }
 500:Src/ethernetif.c ****     
 501:Src/ethernetif.c ****     /* Clear Segment_Count */
 502:Src/ethernetif.c ****     heth.RxFrameInfos.SegCount =0;  
 167              		.loc 1 502 0 is_stmt 1
 168 00a2 0C4B     		ldr	r3, .L14
 169              	.LVL27:
 170 00a4 0022     		movs	r2, #0
 171 00a6 9A63     		str	r2, [r3, #56]
 503:Src/ethernetif.c ****   
 504:Src/ethernetif.c ****   /* When Rx Buffer unavailable flag is set: clear it and resume reception */
 505:Src/ethernetif.c ****   if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)  
 172              		.loc 1 505 0
 173 00a8 1B68     		ldr	r3, [r3]
 174 00aa 41F21402 		movw	r2, #4116
 175 00ae 9A58     		ldr	r2, [r3, r2]
 176 00b0 12F0800F 		tst	r2, #128
 177 00b4 07D0     		beq	.L1
 506:Src/ethernetif.c ****   {
 507:Src/ethernetif.c ****     /* Clear RBUS ETHERNET DMA flag */
 508:Src/ethernetif.c ****     heth.Instance->DMASR = ETH_DMASR_RBUS;
 178              		.loc 1 508 0
 179 00b6 41F21402 		movw	r2, #4116
 180 00ba 8021     		movs	r1, #128
 181              	.LVL28:
 182 00bc 9950     		str	r1, [r3, r2]
 509:Src/ethernetif.c ****     /* Resume DMA reception */
 510:Src/ethernetif.c ****     heth.Instance->DMARPDR = 0;
 183              		.loc 1 510 0
 184 00be 41F20802 		movw	r2, #4104
 185 00c2 0021     		movs	r1, #0
 186 00c4 9950     		str	r1, [r3, r2]
 187              	.LVL29:
 188              	.L1:
 511:Src/ethernetif.c ****   }
 512:Src/ethernetif.c ****   return p;
 513:Src/ethernetif.c **** }
 189              		.loc 1 513 0
 190 00c6 4046     		mov	r0, r8
 191 00c8 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 192              	.LVL30:
 193              	.L10:
 450:Src/ethernetif.c ****   
 194              		.loc 1 450 0
 195 00cc 4FF00008 		mov	r8, #0
 196 00d0 F9E7     		b	.L1
 197              	.L15:
 198 00d2 00BF     		.align	2
 199              	.L14:
 200 00d4 00000000 		.word	heth
 201              		.cfi_endproc
 202              	.LFE162:
 204              		.section	.text.ethernetif_input,"ax",%progbits
 205              		.align	1
 206              		.global	ethernetif_input
ARM GAS  /tmp/ccDMmz2i.s 			page 14


 207              		.syntax unified
 208              		.thumb
 209              		.thumb_func
 210              		.fpu fpv5-sp-d16
 212              	ethernetif_input:
 213              	.LFB163:
 514:Src/ethernetif.c **** 
 515:Src/ethernetif.c **** /**
 516:Src/ethernetif.c ****  * This function should be called when a packet is ready to be read
 517:Src/ethernetif.c ****  * from the interface. It uses the function low_level_input() that
 518:Src/ethernetif.c ****  * should handle the actual reception of bytes from the network
 519:Src/ethernetif.c ****  * interface. Then the type of the received packet is determined and
 520:Src/ethernetif.c ****  * the appropriate input function is called.
 521:Src/ethernetif.c ****  *
 522:Src/ethernetif.c ****  * @param netif the lwip network interface structure for this ethernetif
 523:Src/ethernetif.c ****  */
 524:Src/ethernetif.c **** void ethernetif_input( void const * argument ) 
 525:Src/ethernetif.c **** {
 214              		.loc 1 525 0
 215              		.cfi_startproc
 216              		@ args = 0, pretend = 0, frame = 0
 217              		@ frame_needed = 0, uses_anonymous_args = 0
 218              	.LVL31:
 219 0000 38B5     		push	{r3, r4, r5, lr}
 220              	.LCFI1:
 221              		.cfi_def_cfa_offset 16
 222              		.cfi_offset 3, -16
 223              		.cfi_offset 4, -12
 224              		.cfi_offset 5, -8
 225              		.cfi_offset 14, -4
 226 0002 0546     		mov	r5, r0
 227              	.LVL32:
 228              	.L17:
 526:Src/ethernetif.c ****   struct pbuf *p;
 527:Src/ethernetif.c ****   struct netif *netif = (struct netif *) argument;
 528:Src/ethernetif.c ****   
 529:Src/ethernetif.c ****   for( ;; )
 530:Src/ethernetif.c ****   {
 531:Src/ethernetif.c ****     if (osSemaphoreWait( s_xSemaphore, TIME_WAITING_FOR_INPUT)==osOK)
 229              		.loc 1 531 0
 230 0004 4FF0FF31 		mov	r1, #-1
 231 0008 0B4B     		ldr	r3, .L22
 232 000a 1868     		ldr	r0, [r3]
 233 000c FFF7FEFF 		bl	osSemaphoreWait
 234              	.LVL33:
 235 0010 0028     		cmp	r0, #0
 236 0012 F7D1     		bne	.L17
 237 0014 01E0     		b	.L19
 238              	.LVL34:
 239              	.L18:
 532:Src/ethernetif.c ****     {
 533:Src/ethernetif.c ****       do
 534:Src/ethernetif.c ****       {   
 535:Src/ethernetif.c ****         p = low_level_input( netif );
 536:Src/ethernetif.c ****         if   (p != NULL)
 537:Src/ethernetif.c ****         {
 538:Src/ethernetif.c ****           if (netif->input( p, netif) != ERR_OK )
ARM GAS  /tmp/ccDMmz2i.s 			page 15


 539:Src/ethernetif.c ****           {
 540:Src/ethernetif.c ****             pbuf_free(p);
 541:Src/ethernetif.c ****           }
 542:Src/ethernetif.c ****         }
 543:Src/ethernetif.c ****       } while(p!=NULL);
 240              		.loc 1 543 0
 241 0016 002C     		cmp	r4, #0
 242 0018 F4D0     		beq	.L17
 243              	.LVL35:
 244              	.L19:
 535:Src/ethernetif.c ****         if   (p != NULL)
 245              		.loc 1 535 0
 246 001a 2846     		mov	r0, r5
 247 001c FFF7FEFF 		bl	low_level_input
 248              	.LVL36:
 536:Src/ethernetif.c ****         {
 249              		.loc 1 536 0
 250 0020 0446     		mov	r4, r0
 251 0022 0028     		cmp	r0, #0
 252 0024 F7D0     		beq	.L18
 538:Src/ethernetif.c ****           {
 253              		.loc 1 538 0
 254 0026 2B69     		ldr	r3, [r5, #16]
 255 0028 2946     		mov	r1, r5
 256 002a 9847     		blx	r3
 257              	.LVL37:
 258 002c 0028     		cmp	r0, #0
 259 002e F2D0     		beq	.L18
 540:Src/ethernetif.c ****           }
 260              		.loc 1 540 0
 261 0030 2046     		mov	r0, r4
 262 0032 FFF7FEFF 		bl	pbuf_free
 263              	.LVL38:
 264 0036 EEE7     		b	.L18
 265              	.L23:
 266              		.align	2
 267              	.L22:
 268 0038 00000000 		.word	.LANCHOR0
 269              		.cfi_endproc
 270              	.LFE163:
 272              		.section	.text.low_level_output,"ax",%progbits
 273              		.align	1
 274              		.syntax unified
 275              		.thumb
 276              		.thumb_func
 277              		.fpu fpv5-sp-d16
 279              	low_level_output:
 280              	.LFB161:
 352:Src/ethernetif.c ****   err_t errval;
 281              		.loc 1 352 0
 282              		.cfi_startproc
 283              		@ args = 0, pretend = 0, frame = 0
 284              		@ frame_needed = 0, uses_anonymous_args = 0
 285              	.LVL39:
 286 0000 2DE9F84F 		push	{r3, r4, r5, r6, r7, r8, r9, r10, fp, lr}
 287              	.LCFI2:
 288              		.cfi_def_cfa_offset 40
ARM GAS  /tmp/ccDMmz2i.s 			page 16


 289              		.cfi_offset 3, -40
 290              		.cfi_offset 4, -36
 291              		.cfi_offset 5, -32
 292              		.cfi_offset 6, -28
 293              		.cfi_offset 7, -24
 294              		.cfi_offset 8, -20
 295              		.cfi_offset 9, -16
 296              		.cfi_offset 10, -12
 297              		.cfi_offset 11, -8
 298              		.cfi_offset 14, -4
 299 0004 8B46     		mov	fp, r1
 355:Src/ethernetif.c ****   __IO ETH_DMADescTypeDef *DmaTxDesc;
 300              		.loc 1 355 0
 301 0006 2C4B     		ldr	r3, .L36
 302 0008 DE6A     		ldr	r6, [r3, #44]
 303 000a D6F808A0 		ldr	r10, [r6, #8]
 304              	.LVL40:
 362:Src/ethernetif.c ****   
 305              		.loc 1 362 0
 306 000e 0024     		movs	r4, #0
 357:Src/ethernetif.c ****   uint32_t bufferoffset = 0;
 307              		.loc 1 357 0
 308 0010 2746     		mov	r7, r4
 309              	.LVL41:
 310              	.L25:
 365:Src/ethernetif.c ****     {
 311              		.loc 1 365 0 discriminator 1
 312 0012 BBF1000F 		cmp	fp, #0
 313 0016 32D0     		beq	.L34
 368:Src/ethernetif.c ****       {
 314              		.loc 1 368 0
 315 0018 3368     		ldr	r3, [r6]
 316 001a 002B     		cmp	r3, #0
 317 001c 35DB     		blt	.L31
 375:Src/ethernetif.c ****       payloadoffset = 0;
 318              		.loc 1 375 0
 319 001e BBF80A90 		ldrh	r9, [fp, #10]
 320              	.LVL42:
 376:Src/ethernetif.c ****     
 321              		.loc 1 376 0
 322 0022 0025     		movs	r5, #0
 323              	.LVL43:
 324              	.L27:
 379:Src/ethernetif.c ****       {
 325              		.loc 1 379 0
 326 0024 04EB0908 		add	r8, r4, r9
 327 0028 40F2F453 		movw	r3, #1524
 328 002c 9845     		cmp	r8, r3
 329 002e 19D9     		bls	.L35
 382:Src/ethernetif.c ****       
 330              		.loc 1 382 0
 331 0030 DBF80410 		ldr	r1, [fp, #4]
 332 0034 40F2F452 		movw	r2, #1524
 333 0038 121B     		subs	r2, r2, r4
 334 003a 2944     		add	r1, r1, r5
 335 003c 0AEB0400 		add	r0, r10, r4
 336 0040 FFF7FEFF 		bl	memcpy
ARM GAS  /tmp/ccDMmz2i.s 			page 17


 337              	.LVL44:
 385:Src/ethernetif.c ****       
 338              		.loc 1 385 0
 339 0044 F668     		ldr	r6, [r6, #12]
 340              	.LVL45:
 388:Src/ethernetif.c ****         {
 341              		.loc 1 388 0
 342 0046 3368     		ldr	r3, [r6]
 343 0048 002B     		cmp	r3, #0
 344 004a 21DB     		blt	.L32
 394:Src/ethernetif.c ****       
 345              		.loc 1 394 0
 346 004c D6F808A0 		ldr	r10, [r6, #8]
 347              	.LVL46:
 396:Src/ethernetif.c ****         payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 348              		.loc 1 396 0
 349 0050 A8F2F459 		subw	r9, r8, #1524
 350              	.LVL47:
 397:Src/ethernetif.c ****         framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 351              		.loc 1 397 0
 352 0054 2D1B     		subs	r5, r5, r4
 353              	.LVL48:
 354 0056 05F2F455 		addw	r5, r5, #1524
 355              	.LVL49:
 398:Src/ethernetif.c ****         bufferoffset = 0;
 356              		.loc 1 398 0
 357 005a 3F1B     		subs	r7, r7, r4
 358              	.LVL50:
 359 005c 07F2F457 		addw	r7, r7, #1524
 360              	.LVL51:
 399:Src/ethernetif.c ****       }
 361              		.loc 1 399 0
 362 0060 0024     		movs	r4, #0
 363 0062 DFE7     		b	.L27
 364              	.LVL52:
 365              	.L35:
 403:Src/ethernetif.c ****       bufferoffset = bufferoffset + byteslefttocopy;
 366              		.loc 1 403 0 discriminator 2
 367 0064 DBF80410 		ldr	r1, [fp, #4]
 368 0068 4A46     		mov	r2, r9
 369 006a 2944     		add	r1, r1, r5
 370 006c 0AEB0400 		add	r0, r10, r4
 371 0070 FFF7FEFF 		bl	memcpy
 372              	.LVL53:
 405:Src/ethernetif.c ****     }
 373              		.loc 1 405 0 discriminator 2
 374 0074 4F44     		add	r7, r7, r9
 375              	.LVL54:
 365:Src/ethernetif.c ****     {
 376              		.loc 1 365 0 discriminator 2
 377 0076 DBF800B0 		ldr	fp, [fp]
 378              	.LVL55:
 404:Src/ethernetif.c ****       framelength = framelength + byteslefttocopy;
 379              		.loc 1 404 0 discriminator 2
 380 007a 4446     		mov	r4, r8
 381 007c C9E7     		b	.L25
 382              	.LVL56:
ARM GAS  /tmp/ccDMmz2i.s 			page 18


 383              	.L34:
 409:Src/ethernetif.c ****   
 384              		.loc 1 409 0
 385 007e 3946     		mov	r1, r7
 386 0080 0D48     		ldr	r0, .L36
 387 0082 FFF7FEFF 		bl	HAL_ETH_TransmitFrame
 388              	.LVL57:
 411:Src/ethernetif.c ****   
 389              		.loc 1 411 0
 390 0086 0020     		movs	r0, #0
 391 0088 04E0     		b	.L26
 392              	.LVL58:
 393              	.L31:
 370:Src/ethernetif.c ****         goto error;
 394              		.loc 1 370 0
 395 008a 6FF00700 		mvn	r0, #7
 396 008e 01E0     		b	.L26
 397              	.LVL59:
 398              	.L32:
 390:Src/ethernetif.c ****           goto error;
 399              		.loc 1 390 0
 400 0090 6FF00700 		mvn	r0, #7
 401              	.LVL60:
 402              	.L26:
 416:Src/ethernetif.c ****   {
 403              		.loc 1 416 0
 404 0094 084B     		ldr	r3, .L36
 405 0096 1B68     		ldr	r3, [r3]
 406 0098 41F21402 		movw	r2, #4116
 407 009c 9A58     		ldr	r2, [r3, r2]
 408 009e 12F0200F 		tst	r2, #32
 409 00a2 07D0     		beq	.L30
 419:Src/ethernetif.c **** 
 410              		.loc 1 419 0
 411 00a4 41F21402 		movw	r2, #4116
 412 00a8 2021     		movs	r1, #32
 413 00aa 9950     		str	r1, [r3, r2]
 422:Src/ethernetif.c ****   }
 414              		.loc 1 422 0
 415 00ac 41F20402 		movw	r2, #4100
 416 00b0 0021     		movs	r1, #0
 417 00b2 9950     		str	r1, [r3, r2]
 418              	.L30:
 425:Src/ethernetif.c **** 
 419              		.loc 1 425 0
 420 00b4 BDE8F88F 		pop	{r3, r4, r5, r6, r7, r8, r9, r10, fp, pc}
 421              	.LVL61:
 422              	.L37:
 423              		.align	2
 424              	.L36:
 425 00b8 00000000 		.word	heth
 426              		.cfi_endproc
 427              	.LFE161:
 429              		.section	.text.low_level_init,"ax",%progbits
 430              		.align	1
 431              		.syntax unified
 432              		.thumb
ARM GAS  /tmp/ccDMmz2i.s 			page 19


 433              		.thumb_func
 434              		.fpu fpv5-sp-d16
 436              	low_level_init:
 437              	.LFB160:
 237:Src/ethernetif.c ****   uint32_t regvalue = 0;
 438              		.loc 1 237 0
 439              		.cfi_startproc
 440              		@ args = 0, pretend = 0, frame = 40
 441              		@ frame_needed = 0, uses_anonymous_args = 0
 442              	.LVL62:
 443 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 444              	.LCFI3:
 445              		.cfi_def_cfa_offset 20
 446              		.cfi_offset 4, -20
 447              		.cfi_offset 5, -16
 448              		.cfi_offset 6, -12
 449              		.cfi_offset 7, -8
 450              		.cfi_offset 14, -4
 451 0002 8BB0     		sub	sp, sp, #44
 452              	.LCFI4:
 453              		.cfi_def_cfa_offset 64
 454 0004 0446     		mov	r4, r0
 238:Src/ethernetif.c ****   HAL_StatusTypeDef hal_eth_init_status;
 455              		.loc 1 238 0
 456 0006 0023     		movs	r3, #0
 457 0008 0993     		str	r3, [sp, #36]
 244:Src/ethernetif.c ****   heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 458              		.loc 1 244 0
 459 000a 3D48     		ldr	r0, .L41
 460              	.LVL63:
 461 000c 3D4A     		ldr	r2, .L41+4
 462 000e 0260     		str	r2, [r0]
 245:Src/ethernetif.c ****   heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 463              		.loc 1 245 0
 464 0010 0122     		movs	r2, #1
 465 0012 4260     		str	r2, [r0, #4]
 246:Src/ethernetif.c ****   MACAddr[0] = 0x00;
 466              		.loc 1 246 0
 467 0014 0382     		strh	r3, [r0, #16]	@ movhi
 247:Src/ethernetif.c ****   MACAddr[1] = 0x70;
 468              		.loc 1 247 0
 469 0016 8DF81C30 		strb	r3, [sp, #28]
 248:Src/ethernetif.c ****   MACAddr[2] = 0x07;
 470              		.loc 1 248 0
 471 001a 7025     		movs	r5, #112
 472 001c 8DF81D50 		strb	r5, [sp, #29]
 249:Src/ethernetif.c ****   MACAddr[3] = 0x00;
 473              		.loc 1 249 0
 474 0020 0721     		movs	r1, #7
 475 0022 8DF81E10 		strb	r1, [sp, #30]
 250:Src/ethernetif.c ****   MACAddr[4] = 0x70;
 476              		.loc 1 250 0
 477 0026 8DF81F30 		strb	r3, [sp, #31]
 251:Src/ethernetif.c ****   MACAddr[5] = 0x07;
 478              		.loc 1 251 0
 479 002a 8DF82050 		strb	r5, [sp, #32]
 252:Src/ethernetif.c ****   heth.Init.MACAddr = &MACAddr[0];
ARM GAS  /tmp/ccDMmz2i.s 			page 20


 480              		.loc 1 252 0
 481 002e 8DF82110 		strb	r1, [sp, #33]
 253:Src/ethernetif.c ****   heth.Init.RxMode = ETH_RXINTERRUPT_MODE;
 482              		.loc 1 253 0
 483 0032 07A9     		add	r1, sp, #28
 484 0034 4161     		str	r1, [r0, #20]
 254:Src/ethernetif.c ****   heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 485              		.loc 1 254 0
 486 0036 8261     		str	r2, [r0, #24]
 255:Src/ethernetif.c ****   heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 487              		.loc 1 255 0
 488 0038 C361     		str	r3, [r0, #28]
 256:Src/ethernetif.c **** 
 489              		.loc 1 256 0
 490 003a 4FF40003 		mov	r3, #8388608
 491 003e 0362     		str	r3, [r0, #32]
 262:Src/ethernetif.c **** 
 492              		.loc 1 262 0
 493 0040 FFF7FEFF 		bl	HAL_ETH_Init
 494              	.LVL64:
 264:Src/ethernetif.c ****   {
 495              		.loc 1 264 0
 496 0044 28B9     		cbnz	r0, .L39
 267:Src/ethernetif.c ****   }
 497              		.loc 1 267 0
 498 0046 94F82F30 		ldrb	r3, [r4, #47]	@ zero_extendqisi2
 499 004a 43F00403 		orr	r3, r3, #4
 500 004e 84F82F30 		strb	r3, [r4, #47]
 501              	.L39:
 270:Src/ethernetif.c ****      
 502              		.loc 1 270 0
 503 0052 2B4D     		ldr	r5, .L41
 504 0054 0423     		movs	r3, #4
 505 0056 2C4A     		ldr	r2, .L41+8
 506 0058 2C49     		ldr	r1, .L41+12
 507 005a 2846     		mov	r0, r5
 508              	.LVL65:
 509 005c FFF7FEFF 		bl	HAL_ETH_DMATxDescListInit
 510              	.LVL66:
 273:Src/ethernetif.c ****  
 511              		.loc 1 273 0
 512 0060 0423     		movs	r3, #4
 513 0062 2B4A     		ldr	r2, .L41+16
 514 0064 2B49     		ldr	r1, .L41+20
 515 0066 2846     		mov	r0, r5
 516 0068 FFF7FEFF 		bl	HAL_ETH_DMARxDescListInit
 517              	.LVL67:
 278:Src/ethernetif.c ****   
 518              		.loc 1 278 0
 519 006c 0623     		movs	r3, #6
 520 006e 84F82830 		strb	r3, [r4, #40]
 281:Src/ethernetif.c ****   netif->hwaddr[1] =  heth.Init.MACAddr[1];
 521              		.loc 1 281 0
 522 0072 6B69     		ldr	r3, [r5, #20]
 523 0074 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 524 0076 84F82920 		strb	r2, [r4, #41]
 282:Src/ethernetif.c ****   netif->hwaddr[2] =  heth.Init.MACAddr[2];
ARM GAS  /tmp/ccDMmz2i.s 			page 21


 525              		.loc 1 282 0
 526 007a 5A78     		ldrb	r2, [r3, #1]	@ zero_extendqisi2
 527 007c 84F82A20 		strb	r2, [r4, #42]
 283:Src/ethernetif.c ****   netif->hwaddr[3] =  heth.Init.MACAddr[3];
 528              		.loc 1 283 0
 529 0080 9A78     		ldrb	r2, [r3, #2]	@ zero_extendqisi2
 530 0082 84F82B20 		strb	r2, [r4, #43]
 284:Src/ethernetif.c ****   netif->hwaddr[4] =  heth.Init.MACAddr[4];
 531              		.loc 1 284 0
 532 0086 DA78     		ldrb	r2, [r3, #3]	@ zero_extendqisi2
 533 0088 84F82C20 		strb	r2, [r4, #44]
 285:Src/ethernetif.c ****   netif->hwaddr[5] =  heth.Init.MACAddr[5];
 534              		.loc 1 285 0
 535 008c 1A79     		ldrb	r2, [r3, #4]	@ zero_extendqisi2
 536 008e 84F82D20 		strb	r2, [r4, #45]
 286:Src/ethernetif.c ****   
 537              		.loc 1 286 0
 538 0092 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
 539 0094 84F82E30 		strb	r3, [r4, #46]
 289:Src/ethernetif.c ****   
 540              		.loc 1 289 0
 541 0098 40F2DC53 		movw	r3, #1500
 542 009c E384     		strh	r3, [r4, #38]	@ movhi
 294:Src/ethernetif.c ****   #else 
 543              		.loc 1 294 0
 544 009e 94F82F30 		ldrb	r3, [r4, #47]	@ zero_extendqisi2
 545 00a2 43F00A03 		orr	r3, r3, #10
 546 00a6 84F82F30 		strb	r3, [r4, #47]
 300:Src/ethernetif.c ****   s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM) , 1 );
 547              		.loc 1 300 0
 548 00aa 0AA8     		add	r0, sp, #40
 549 00ac 0023     		movs	r3, #0
 550 00ae 40F8103D 		str	r3, [r0, #-16]!
 301:Src/ethernetif.c **** 
 551              		.loc 1 301 0
 552 00b2 0121     		movs	r1, #1
 553 00b4 FFF7FEFF 		bl	osSemaphoreCreate
 554              	.LVL68:
 555 00b8 174B     		ldr	r3, .L41+24
 556 00ba 1860     		str	r0, [r3]
 304:Src/ethernetif.c ****   osThreadCreate (osThread(EthIf), netif);
 557              		.loc 1 304 0
 558 00bc 01AE     		add	r6, sp, #4
 559 00be 174F     		ldr	r7, .L41+28
 560 00c0 0FCF     		ldmia	r7!, {r0, r1, r2, r3}
 561 00c2 0FC6     		stmia	r6!, {r0, r1, r2, r3}
 562 00c4 3B68     		ldr	r3, [r7]
 563 00c6 3360     		str	r3, [r6]
 305:Src/ethernetif.c ****   /* Enable MAC and DMA transmission and reception */
 564              		.loc 1 305 0
 565 00c8 2146     		mov	r1, r4
 566 00ca 01A8     		add	r0, sp, #4
 567 00cc FFF7FEFF 		bl	osThreadCreate
 568              	.LVL69:
 307:Src/ethernetif.c **** 
 569              		.loc 1 307 0
 570 00d0 2846     		mov	r0, r5
ARM GAS  /tmp/ccDMmz2i.s 			page 22


 571 00d2 FFF7FEFF 		bl	HAL_ETH_Start
 572              	.LVL70:
 315:Src/ethernetif.c ****   regvalue |= (PHY_ISFR_INT4);
 573              		.loc 1 315 0
 574 00d6 09AA     		add	r2, sp, #36
 575 00d8 0B21     		movs	r1, #11
 576 00da 2846     		mov	r0, r5
 577 00dc FFF7FEFF 		bl	HAL_ETH_ReadPHYRegister
 578              	.LVL71:
 316:Src/ethernetif.c **** 
 579              		.loc 1 316 0
 580 00e0 099A     		ldr	r2, [sp, #36]
 581 00e2 42F00B02 		orr	r2, r2, #11
 582 00e6 0992     		str	r2, [sp, #36]
 319:Src/ethernetif.c ****   
 583              		.loc 1 319 0
 584 00e8 0B21     		movs	r1, #11
 585 00ea 2846     		mov	r0, r5
 586 00ec FFF7FEFF 		bl	HAL_ETH_WritePHYRegister
 587              	.LVL72:
 322:Src/ethernetif.c **** 
 588              		.loc 1 322 0
 589 00f0 09AA     		add	r2, sp, #36
 590 00f2 0B21     		movs	r1, #11
 591 00f4 2846     		mov	r0, r5
 592 00f6 FFF7FEFF 		bl	HAL_ETH_ReadPHYRegister
 593              	.LVL73:
 333:Src/ethernetif.c **** 
 594              		.loc 1 333 0
 595 00fa 0BB0     		add	sp, sp, #44
 596              	.LCFI5:
 597              		.cfi_def_cfa_offset 20
 598              		@ sp needed
 599 00fc F0BD     		pop	{r4, r5, r6, r7, pc}
 600              	.LVL74:
 601              	.L42:
 602 00fe 00BF     		.align	2
 603              	.L41:
 604 0100 00000000 		.word	heth
 605 0104 00800240 		.word	1073905664
 606 0108 00000000 		.word	Tx_Buff
 607 010c 00000000 		.word	DMATxDscrTab
 608 0110 00000000 		.word	Rx_Buff
 609 0114 00000000 		.word	DMARxDscrTab
 610 0118 00000000 		.word	.LANCHOR0
 611 011c 00000000 		.word	.LANCHOR1
 612              		.cfi_endproc
 613              	.LFE160:
 615              		.section	.text.HAL_ETH_MspInit,"ax",%progbits
 616              		.align	1
 617              		.global	HAL_ETH_MspInit
 618              		.syntax unified
 619              		.thumb
 620              		.thumb_func
 621              		.fpu fpv5-sp-d16
 623              	HAL_ETH_MspInit:
 624              	.LFB157:
ARM GAS  /tmp/ccDMmz2i.s 			page 23


 116:Src/ethernetif.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 625              		.loc 1 116 0
 626              		.cfi_startproc
 627              		@ args = 0, pretend = 0, frame = 32
 628              		@ frame_needed = 0, uses_anonymous_args = 0
 629              	.LVL75:
 118:Src/ethernetif.c ****   {
 630              		.loc 1 118 0
 631 0000 0268     		ldr	r2, [r0]
 632 0002 2D4B     		ldr	r3, .L50
 633 0004 9A42     		cmp	r2, r3
 634 0006 00D0     		beq	.L49
 635 0008 7047     		bx	lr
 636              	.L49:
 116:Src/ethernetif.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 637              		.loc 1 116 0
 638 000a F0B5     		push	{r4, r5, r6, r7, lr}
 639              	.LCFI6:
 640              		.cfi_def_cfa_offset 20
 641              		.cfi_offset 4, -20
 642              		.cfi_offset 5, -16
 643              		.cfi_offset 6, -12
 644              		.cfi_offset 7, -8
 645              		.cfi_offset 14, -4
 646 000c 89B0     		sub	sp, sp, #36
 647              	.LCFI7:
 648              		.cfi_def_cfa_offset 56
 649              	.LBB2:
 124:Src/ethernetif.c ****   
 650              		.loc 1 124 0
 651 000e A3F59043 		sub	r3, r3, #18432
 652 0012 1A6B     		ldr	r2, [r3, #48]
 653 0014 42F00072 		orr	r2, r2, #33554432
 654 0018 1A63     		str	r2, [r3, #48]
 655 001a 1A6B     		ldr	r2, [r3, #48]
 656 001c 02F00072 		and	r2, r2, #33554432
 657 0020 0092     		str	r2, [sp]
 658 0022 009A     		ldr	r2, [sp]
 659              	.LBE2:
 660              	.LBB3:
 661 0024 1A6B     		ldr	r2, [r3, #48]
 662 0026 42F08062 		orr	r2, r2, #67108864
 663 002a 1A63     		str	r2, [r3, #48]
 664 002c 1A6B     		ldr	r2, [r3, #48]
 665 002e 02F08062 		and	r2, r2, #67108864
 666 0032 0192     		str	r2, [sp, #4]
 667 0034 019A     		ldr	r2, [sp, #4]
 668              	.LBE3:
 669              	.LBB4:
 670 0036 1A6B     		ldr	r2, [r3, #48]
 671 0038 42F00062 		orr	r2, r2, #134217728
 672 003c 1A63     		str	r2, [r3, #48]
 673 003e 1B6B     		ldr	r3, [r3, #48]
 674 0040 03F00063 		and	r3, r3, #134217728
 675 0044 0293     		str	r3, [sp, #8]
 676 0046 029B     		ldr	r3, [sp, #8]
 677              	.LBE4:
ARM GAS  /tmp/ccDMmz2i.s 			page 24


 137:Src/ethernetif.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 678              		.loc 1 137 0
 679 0048 3223     		movs	r3, #50
 680 004a 0393     		str	r3, [sp, #12]
 138:Src/ethernetif.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 681              		.loc 1 138 0
 682 004c 0227     		movs	r7, #2
 683 004e 0497     		str	r7, [sp, #16]
 139:Src/ethernetif.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 684              		.loc 1 139 0
 685 0050 0024     		movs	r4, #0
 686 0052 0594     		str	r4, [sp, #20]
 140:Src/ethernetif.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 687              		.loc 1 140 0
 688 0054 0326     		movs	r6, #3
 689 0056 0696     		str	r6, [sp, #24]
 141:Src/ethernetif.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 690              		.loc 1 141 0
 691 0058 0B25     		movs	r5, #11
 692 005a 0795     		str	r5, [sp, #28]
 142:Src/ethernetif.c **** 
 693              		.loc 1 142 0
 694 005c 03A9     		add	r1, sp, #12
 695 005e 1748     		ldr	r0, .L50+4
 696              	.LVL76:
 697 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 698              	.LVL77:
 144:Src/ethernetif.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 699              		.loc 1 144 0
 700 0064 8623     		movs	r3, #134
 701 0066 0393     		str	r3, [sp, #12]
 145:Src/ethernetif.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 702              		.loc 1 145 0
 703 0068 0497     		str	r7, [sp, #16]
 146:Src/ethernetif.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 704              		.loc 1 146 0
 705 006a 0594     		str	r4, [sp, #20]
 147:Src/ethernetif.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 706              		.loc 1 147 0
 707 006c 0696     		str	r6, [sp, #24]
 148:Src/ethernetif.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 708              		.loc 1 148 0
 709 006e 0795     		str	r5, [sp, #28]
 149:Src/ethernetif.c **** 
 710              		.loc 1 149 0
 711 0070 03A9     		add	r1, sp, #12
 712 0072 1348     		ldr	r0, .L50+8
 713 0074 FFF7FEFF 		bl	HAL_GPIO_Init
 714              	.LVL78:
 151:Src/ethernetif.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 715              		.loc 1 151 0
 716 0078 4FF40053 		mov	r3, #8192
 717 007c 0393     		str	r3, [sp, #12]
 152:Src/ethernetif.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 718              		.loc 1 152 0
 719 007e 0497     		str	r7, [sp, #16]
 153:Src/ethernetif.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
ARM GAS  /tmp/ccDMmz2i.s 			page 25


 720              		.loc 1 153 0
 721 0080 0594     		str	r4, [sp, #20]
 154:Src/ethernetif.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 722              		.loc 1 154 0
 723 0082 0696     		str	r6, [sp, #24]
 155:Src/ethernetif.c ****     HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 724              		.loc 1 155 0
 725 0084 0795     		str	r5, [sp, #28]
 156:Src/ethernetif.c **** 
 726              		.loc 1 156 0
 727 0086 03A9     		add	r1, sp, #12
 728 0088 0E48     		ldr	r0, .L50+12
 729 008a FFF7FEFF 		bl	HAL_GPIO_Init
 730              	.LVL79:
 158:Src/ethernetif.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 731              		.loc 1 158 0
 732 008e 4FF42053 		mov	r3, #10240
 733 0092 0393     		str	r3, [sp, #12]
 159:Src/ethernetif.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 734              		.loc 1 159 0
 735 0094 0497     		str	r7, [sp, #16]
 160:Src/ethernetif.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 736              		.loc 1 160 0
 737 0096 0594     		str	r4, [sp, #20]
 161:Src/ethernetif.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 738              		.loc 1 161 0
 739 0098 0696     		str	r6, [sp, #24]
 162:Src/ethernetif.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 740              		.loc 1 162 0
 741 009a 0795     		str	r5, [sp, #28]
 163:Src/ethernetif.c **** 
 742              		.loc 1 163 0
 743 009c 03A9     		add	r1, sp, #12
 744 009e 0A48     		ldr	r0, .L50+16
 745 00a0 FFF7FEFF 		bl	HAL_GPIO_Init
 746              	.LVL80:
 166:Src/ethernetif.c ****     HAL_NVIC_EnableIRQ(ETH_IRQn);
 747              		.loc 1 166 0
 748 00a4 2246     		mov	r2, r4
 749 00a6 0521     		movs	r1, #5
 750 00a8 3D20     		movs	r0, #61
 751 00aa FFF7FEFF 		bl	HAL_NVIC_SetPriority
 752              	.LVL81:
 167:Src/ethernetif.c ****   /* USER CODE BEGIN ETH_MspInit 1 */
 753              		.loc 1 167 0
 754 00ae 3D20     		movs	r0, #61
 755 00b0 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 756              	.LVL82:
 172:Src/ethernetif.c **** 
 757              		.loc 1 172 0
 758 00b4 09B0     		add	sp, sp, #36
 759              	.LCFI8:
 760              		.cfi_def_cfa_offset 20
 761              		@ sp needed
 762 00b6 F0BD     		pop	{r4, r5, r6, r7, pc}
 763              	.L51:
 764              		.align	2
ARM GAS  /tmp/ccDMmz2i.s 			page 26


 765              	.L50:
 766 00b8 00800240 		.word	1073905664
 767 00bc 00080240 		.word	1073874944
 768 00c0 00000240 		.word	1073872896
 769 00c4 00040240 		.word	1073873920
 770 00c8 00180240 		.word	1073879040
 771              		.cfi_endproc
 772              	.LFE157:
 774              		.section	.text.HAL_ETH_MspDeInit,"ax",%progbits
 775              		.align	1
 776              		.global	HAL_ETH_MspDeInit
 777              		.syntax unified
 778              		.thumb
 779              		.thumb_func
 780              		.fpu fpv5-sp-d16
 782              	HAL_ETH_MspDeInit:
 783              	.LFB158:
 175:Src/ethernetif.c ****   if(ethHandle->Instance==ETH)
 784              		.loc 1 175 0
 785              		.cfi_startproc
 786              		@ args = 0, pretend = 0, frame = 0
 787              		@ frame_needed = 0, uses_anonymous_args = 0
 788              	.LVL83:
 789 0000 08B5     		push	{r3, lr}
 790              	.LCFI9:
 791              		.cfi_def_cfa_offset 8
 792              		.cfi_offset 3, -8
 793              		.cfi_offset 14, -4
 176:Src/ethernetif.c ****   {
 794              		.loc 1 176 0
 795 0002 0268     		ldr	r2, [r0]
 796 0004 134B     		ldr	r3, .L56
 797 0006 9A42     		cmp	r2, r3
 798 0008 00D0     		beq	.L55
 799              	.LVL84:
 800              	.L52:
 210:Src/ethernetif.c **** 
 801              		.loc 1 210 0
 802 000a 08BD     		pop	{r3, pc}
 803              	.LVL85:
 804              	.L55:
 182:Src/ethernetif.c ****   
 805              		.loc 1 182 0
 806 000c A3F59043 		sub	r3, r3, #18432
 807 0010 1A6B     		ldr	r2, [r3, #48]
 808 0012 22F08062 		bic	r2, r2, #67108864
 809 0016 1A63     		str	r2, [r3, #48]
 810 0018 1A6B     		ldr	r2, [r3, #48]
 811 001a 22F00062 		bic	r2, r2, #134217728
 812 001e 1A63     		str	r2, [r3, #48]
 813 0020 1A6B     		ldr	r2, [r3, #48]
 814 0022 22F00072 		bic	r2, r2, #33554432
 815 0026 1A63     		str	r2, [r3, #48]
 195:Src/ethernetif.c **** 
 816              		.loc 1 195 0
 817 0028 3221     		movs	r1, #50
 818 002a 0B48     		ldr	r0, .L56+4
ARM GAS  /tmp/ccDMmz2i.s 			page 27


 819              	.LVL86:
 820 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 821              	.LVL87:
 197:Src/ethernetif.c **** 
 822              		.loc 1 197 0
 823 0030 8621     		movs	r1, #134
 824 0032 0A48     		ldr	r0, .L56+8
 825 0034 FFF7FEFF 		bl	HAL_GPIO_DeInit
 826              	.LVL88:
 199:Src/ethernetif.c **** 
 827              		.loc 1 199 0
 828 0038 4FF40051 		mov	r1, #8192
 829 003c 0848     		ldr	r0, .L56+12
 830 003e FFF7FEFF 		bl	HAL_GPIO_DeInit
 831              	.LVL89:
 201:Src/ethernetif.c **** 
 832              		.loc 1 201 0
 833 0042 4FF42051 		mov	r1, #10240
 834 0046 0748     		ldr	r0, .L56+16
 835 0048 FFF7FEFF 		bl	HAL_GPIO_DeInit
 836              	.LVL90:
 204:Src/ethernetif.c **** 
 837              		.loc 1 204 0
 838 004c 3D20     		movs	r0, #61
 839 004e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 840              	.LVL91:
 210:Src/ethernetif.c **** 
 841              		.loc 1 210 0
 842 0052 DAE7     		b	.L52
 843              	.L57:
 844              		.align	2
 845              	.L56:
 846 0054 00800240 		.word	1073905664
 847 0058 00080240 		.word	1073874944
 848 005c 00000240 		.word	1073872896
 849 0060 00040240 		.word	1073873920
 850 0064 00180240 		.word	1073879040
 851              		.cfi_endproc
 852              	.LFE158:
 854              		.section	.text.HAL_ETH_RxCpltCallback,"ax",%progbits
 855              		.align	1
 856              		.global	HAL_ETH_RxCpltCallback
 857              		.syntax unified
 858              		.thumb
 859              		.thumb_func
 860              		.fpu fpv5-sp-d16
 862              	HAL_ETH_RxCpltCallback:
 863              	.LFB159:
 218:Src/ethernetif.c ****   osSemaphoreRelease(s_xSemaphore);
 864              		.loc 1 218 0
 865              		.cfi_startproc
 866              		@ args = 0, pretend = 0, frame = 0
 867              		@ frame_needed = 0, uses_anonymous_args = 0
 868              	.LVL92:
 869 0000 08B5     		push	{r3, lr}
 870              	.LCFI10:
 871              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccDMmz2i.s 			page 28


 872              		.cfi_offset 3, -8
 873              		.cfi_offset 14, -4
 219:Src/ethernetif.c **** }
 874              		.loc 1 219 0
 875 0002 024B     		ldr	r3, .L60
 876 0004 1868     		ldr	r0, [r3]
 877              	.LVL93:
 878 0006 FFF7FEFF 		bl	osSemaphoreRelease
 879              	.LVL94:
 220:Src/ethernetif.c **** 
 880              		.loc 1 220 0
 881 000a 08BD     		pop	{r3, pc}
 882              	.L61:
 883              		.align	2
 884              	.L60:
 885 000c 00000000 		.word	.LANCHOR0
 886              		.cfi_endproc
 887              	.LFE159:
 889              		.section	.text.ethernetif_init,"ax",%progbits
 890              		.align	1
 891              		.global	ethernetif_init
 892              		.syntax unified
 893              		.thumb
 894              		.thumb_func
 895              		.fpu fpv5-sp-d16
 897              	ethernetif_init:
 898              	.LFB164:
 544:Src/ethernetif.c ****     }
 545:Src/ethernetif.c ****   }
 546:Src/ethernetif.c **** }
 547:Src/ethernetif.c **** 
 548:Src/ethernetif.c **** #if !LWIP_ARP
 549:Src/ethernetif.c **** /**
 550:Src/ethernetif.c ****  * This function has to be completed by user in case of ARP OFF.
 551:Src/ethernetif.c ****  *
 552:Src/ethernetif.c ****  * @param netif the lwip network interface structure for this ethernetif
 553:Src/ethernetif.c ****  * @return ERR_OK if ...
 554:Src/ethernetif.c ****  */
 555:Src/ethernetif.c **** static err_t low_level_output_arp_off(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr
 556:Src/ethernetif.c **** {  
 557:Src/ethernetif.c ****   err_t errval;
 558:Src/ethernetif.c ****   errval = ERR_OK;
 559:Src/ethernetif.c ****     
 560:Src/ethernetif.c **** /* USER CODE BEGIN 5 */ 
 561:Src/ethernetif.c ****     
 562:Src/ethernetif.c **** /* USER CODE END 5 */  
 563:Src/ethernetif.c ****     
 564:Src/ethernetif.c ****   return errval;
 565:Src/ethernetif.c ****   
 566:Src/ethernetif.c **** }
 567:Src/ethernetif.c **** #endif /* LWIP_ARP */ 
 568:Src/ethernetif.c **** 
 569:Src/ethernetif.c **** /**
 570:Src/ethernetif.c ****  * Should be called at the beginning of the program to set up the
 571:Src/ethernetif.c ****  * network interface. It calls the function low_level_init() to do the
 572:Src/ethernetif.c ****  * actual setup of the hardware.
 573:Src/ethernetif.c ****  *
ARM GAS  /tmp/ccDMmz2i.s 			page 29


 574:Src/ethernetif.c ****  * This function should be passed as a parameter to netif_add().
 575:Src/ethernetif.c ****  *
 576:Src/ethernetif.c ****  * @param netif the lwip network interface structure for this ethernetif
 577:Src/ethernetif.c ****  * @return ERR_OK if the loopif is initialized
 578:Src/ethernetif.c ****  *         ERR_MEM if private data couldn't be allocated
 579:Src/ethernetif.c ****  *         any other err_t on error
 580:Src/ethernetif.c ****  */
 581:Src/ethernetif.c **** err_t ethernetif_init(struct netif *netif)
 582:Src/ethernetif.c **** {
 899              		.loc 1 582 0
 900              		.cfi_startproc
 901              		@ args = 0, pretend = 0, frame = 0
 902              		@ frame_needed = 0, uses_anonymous_args = 0
 903              	.LVL95:
 904 0000 10B5     		push	{r4, lr}
 905              	.LCFI11:
 906              		.cfi_def_cfa_offset 8
 907              		.cfi_offset 4, -8
 908              		.cfi_offset 14, -4
 583:Src/ethernetif.c ****   LWIP_ASSERT("netif != NULL", (netif != NULL));
 909              		.loc 1 583 0
 910 0002 0446     		mov	r4, r0
 911 0004 70B1     		cbz	r0, .L65
 912              	.LVL96:
 913              	.L63:
 584:Src/ethernetif.c ****   
 585:Src/ethernetif.c **** #if LWIP_NETIF_HOSTNAME
 586:Src/ethernetif.c ****   /* Initialize interface hostname */
 587:Src/ethernetif.c ****   netif->hostname = "lwip";
 588:Src/ethernetif.c **** #endif /* LWIP_NETIF_HOSTNAME */
 589:Src/ethernetif.c **** 
 590:Src/ethernetif.c ****   netif->name[0] = IFNAME0;
 914              		.loc 1 590 0
 915 0006 7323     		movs	r3, #115
 916 0008 84F83030 		strb	r3, [r4, #48]
 591:Src/ethernetif.c ****   netif->name[1] = IFNAME1;
 917              		.loc 1 591 0
 918 000c 7423     		movs	r3, #116
 919 000e 84F83130 		strb	r3, [r4, #49]
 592:Src/ethernetif.c ****   /* We directly use etharp_output() here to save a function call.
 593:Src/ethernetif.c ****    * You can instead declare your own function an call etharp_output()
 594:Src/ethernetif.c ****    * from it if you have to do some checks before sending (e.g. if link
 595:Src/ethernetif.c ****    * is available...) */
 596:Src/ethernetif.c **** 
 597:Src/ethernetif.c **** #if LWIP_IPV4
 598:Src/ethernetif.c **** #if LWIP_ARP || LWIP_ETHERNET
 599:Src/ethernetif.c **** #if LWIP_ARP
 600:Src/ethernetif.c ****   netif->output = etharp_output;
 920              		.loc 1 600 0
 921 0012 084B     		ldr	r3, .L66
 922 0014 6361     		str	r3, [r4, #20]
 601:Src/ethernetif.c **** #else
 602:Src/ethernetif.c ****   /* The user should write ist own code in low_level_output_arp_off function */
 603:Src/ethernetif.c ****   netif->output = low_level_output_arp_off;
 604:Src/ethernetif.c **** #endif /* LWIP_ARP */
 605:Src/ethernetif.c **** #endif /* LWIP_ARP || LWIP_ETHERNET */
 606:Src/ethernetif.c **** #endif /* LWIP_IPV4 */
ARM GAS  /tmp/ccDMmz2i.s 			page 30


 607:Src/ethernetif.c ****  
 608:Src/ethernetif.c **** #if LWIP_IPV6
 609:Src/ethernetif.c ****   netif->output_ip6 = ethip6_output;
 610:Src/ethernetif.c **** #endif /* LWIP_IPV6 */
 611:Src/ethernetif.c **** 
 612:Src/ethernetif.c ****   netif->linkoutput = low_level_output;
 923              		.loc 1 612 0
 924 0016 084B     		ldr	r3, .L66+4
 925 0018 A361     		str	r3, [r4, #24]
 613:Src/ethernetif.c **** 
 614:Src/ethernetif.c ****   /* initialize the hardware */
 615:Src/ethernetif.c ****   low_level_init(netif);
 926              		.loc 1 615 0
 927 001a 2046     		mov	r0, r4
 928 001c FFF7FEFF 		bl	low_level_init
 929              	.LVL97:
 616:Src/ethernetif.c **** 
 617:Src/ethernetif.c ****   return ERR_OK;
 618:Src/ethernetif.c **** }
 930              		.loc 1 618 0
 931 0020 0020     		movs	r0, #0
 932 0022 10BD     		pop	{r4, pc}
 933              	.LVL98:
 934              	.L65:
 583:Src/ethernetif.c ****   
 935              		.loc 1 583 0 discriminator 1
 936 0024 054B     		ldr	r3, .L66+8
 937 0026 40F24722 		movw	r2, #583
 938 002a 0549     		ldr	r1, .L66+12
 939 002c 0548     		ldr	r0, .L66+16
 940              	.LVL99:
 941 002e FFF7FEFF 		bl	printf
 942              	.LVL100:
 943 0032 E8E7     		b	.L63
 944              	.L67:
 945              		.align	2
 946              	.L66:
 947 0034 00000000 		.word	etharp_output
 948 0038 00000000 		.word	low_level_output
 949 003c 00000000 		.word	.LC3
 950 0040 14000000 		.word	.LC4
 951 0044 24000000 		.word	.LC5
 952              		.cfi_endproc
 953              	.LFE164:
 955              		.section	.text.sys_jiffies,"ax",%progbits
 956              		.align	1
 957              		.global	sys_jiffies
 958              		.syntax unified
 959              		.thumb
 960              		.thumb_func
 961              		.fpu fpv5-sp-d16
 963              	sys_jiffies:
 964              	.LFB165:
 619:Src/ethernetif.c **** 
 620:Src/ethernetif.c **** /* USER CODE BEGIN 6 */
 621:Src/ethernetif.c **** 
 622:Src/ethernetif.c **** /**
ARM GAS  /tmp/ccDMmz2i.s 			page 31


 623:Src/ethernetif.c **** * @brief  Returns the current time in milliseconds
 624:Src/ethernetif.c **** *         when LWIP_TIMERS == 1 and NO_SYS == 1
 625:Src/ethernetif.c **** * @param  None
 626:Src/ethernetif.c **** * @retval Time
 627:Src/ethernetif.c **** */
 628:Src/ethernetif.c **** u32_t sys_jiffies(void)
 629:Src/ethernetif.c **** {
 965              		.loc 1 629 0
 966              		.cfi_startproc
 967              		@ args = 0, pretend = 0, frame = 0
 968              		@ frame_needed = 0, uses_anonymous_args = 0
 969 0000 08B5     		push	{r3, lr}
 970              	.LCFI12:
 971              		.cfi_def_cfa_offset 8
 972              		.cfi_offset 3, -8
 973              		.cfi_offset 14, -4
 630:Src/ethernetif.c ****   return HAL_GetTick();
 974              		.loc 1 630 0
 975 0002 FFF7FEFF 		bl	HAL_GetTick
 976              	.LVL101:
 631:Src/ethernetif.c **** }
 977              		.loc 1 631 0
 978 0006 08BD     		pop	{r3, pc}
 979              		.cfi_endproc
 980              	.LFE165:
 982              		.section	.text.sys_now,"ax",%progbits
 983              		.align	1
 984              		.global	sys_now
 985              		.syntax unified
 986              		.thumb
 987              		.thumb_func
 988              		.fpu fpv5-sp-d16
 990              	sys_now:
 991              	.LFB166:
 632:Src/ethernetif.c **** 
 633:Src/ethernetif.c **** /**
 634:Src/ethernetif.c **** * @brief  Returns the current time in milliseconds
 635:Src/ethernetif.c **** *         when LWIP_TIMERS == 1 and NO_SYS == 1
 636:Src/ethernetif.c **** * @param  None
 637:Src/ethernetif.c **** * @retval Time
 638:Src/ethernetif.c **** */
 639:Src/ethernetif.c **** u32_t sys_now(void)
 640:Src/ethernetif.c **** {
 992              		.loc 1 640 0
 993              		.cfi_startproc
 994              		@ args = 0, pretend = 0, frame = 0
 995              		@ frame_needed = 0, uses_anonymous_args = 0
 996 0000 08B5     		push	{r3, lr}
 997              	.LCFI13:
 998              		.cfi_def_cfa_offset 8
 999              		.cfi_offset 3, -8
 1000              		.cfi_offset 14, -4
 641:Src/ethernetif.c ****   return HAL_GetTick();
 1001              		.loc 1 641 0
 1002 0002 FFF7FEFF 		bl	HAL_GetTick
 1003              	.LVL102:
 642:Src/ethernetif.c **** }
ARM GAS  /tmp/ccDMmz2i.s 			page 32


 1004              		.loc 1 642 0
 1005 0006 08BD     		pop	{r3, pc}
 1006              		.cfi_endproc
 1007              	.LFE166:
 1009              		.comm	heth,72,4
 1010              		.global	s_xSemaphore
 1011              		.comm	Tx_Buff,6096,4
 1012              		.comm	Rx_Buff,6096,4
 1013              		.comm	DMATxDscrTab,128,4
 1014              		.comm	DMARxDscrTab,128,4
 1015              		.section	.rodata
 1016              		.align	2
 1017              		.set	.LANCHOR1,. + 0
 1018              	.LC2:
 1019 0000 00000000 		.word	.LC0
 1020 0004 00000000 		.word	ethernetif_input
 1021 0008 0300     		.short	3
 1022 000a 0000     		.space	2
 1023 000c 00000000 		.word	0
 1024 0010 5E010000 		.word	350
 1025              		.section	.bss.s_xSemaphore,"aw",%nobits
 1026              		.align	2
 1027              		.set	.LANCHOR0,. + 0
 1030              	s_xSemaphore:
 1031 0000 00000000 		.space	4
 1032              		.section	.rodata.ethernetif_init.str1.4,"aMS",%progbits,1
 1033              		.align	2
 1034              	.LC3:
 1035 0000 5372632F 		.ascii	"Src/ethernetif.c\000"
 1035      65746865 
 1035      726E6574 
 1035      69662E63 
 1035      00
 1036 0011 000000   		.space	3
 1037              	.LC4:
 1038 0014 6E657469 		.ascii	"netif != NULL\000"
 1038      6620213D 
 1038      204E554C 
 1038      4C00
 1039 0022 0000     		.space	2
 1040              	.LC5:
 1041 0024 41737365 		.ascii	"Assertion \"%s\" failed at line %d in %s\012\000"
 1041      7274696F 
 1041      6E202225 
 1041      73222066 
 1041      61696C65 
 1042              		.section	.rodata.str1.4,"aMS",%progbits,1
 1043              		.align	2
 1044              	.LC0:
 1045 0000 45746849 		.ascii	"EthIf\000"
 1045      6600
 1046              		.text
 1047              	.Letext0:
 1048              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 1049              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 1050              		.file 4 "Drivers/CMSIS/Include/core_cm7.h"
 1051              		.file 5 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/system_stm32f7xx.h"
ARM GAS  /tmp/ccDMmz2i.s 			page 33


 1052              		.file 6 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f746xx.h"
 1053              		.file 7 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h"
 1054              		.file 8 "/usr/arm-none-eabi/include/sys/lock.h"
 1055              		.file 9 "/usr/arm-none-eabi/include/sys/_types.h"
 1056              		.file 10 "/usr/lib/gcc/arm-none-eabi/7.1.0/include/stddef.h"
 1057              		.file 11 "/usr/arm-none-eabi/include/sys/reent.h"
 1058              		.file 12 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 1059              		.file 13 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_gpio.h"
 1060              		.file 14 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_eth.h"
 1061              		.file 15 "/usr/arm-none-eabi/include/stdlib.h"
 1062              		.file 16 "/usr/arm-none-eabi/include/time.h"
 1063              		.file 17 "Middlewares/Third_Party/LwIP/src/include/lwip/arch.h"
 1064              		.file 18 "Middlewares/Third_Party/LwIP/src/include/lwip/err.h"
 1065              		.file 19 "Middlewares/Third_Party/FreeRTOS/Source/portable/GCC/ARM_CM7/r0p1/portmacro.h"
 1066              		.file 20 "Middlewares/Third_Party/FreeRTOS/Source/include/queue.h"
 1067              		.file 21 "Middlewares/Third_Party/FreeRTOS/Source/include/semphr.h"
 1068              		.file 22 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.h"
 1069              		.file 23 "Middlewares/Third_Party/LwIP/src/include/lwip/timeouts.h"
 1070              		.file 24 "Middlewares/Third_Party/LwIP/src/include/lwip/pbuf.h"
 1071              		.file 25 "Middlewares/Third_Party/LwIP/src/include/lwip/ip4_addr.h"
 1072              		.file 26 "Middlewares/Third_Party/LwIP/src/include/lwip/ip_addr.h"
 1073              		.file 27 "Middlewares/Third_Party/LwIP/src/include/lwip/memp.h"
 1074              		.file 28 "Middlewares/Third_Party/LwIP/src/include/lwip/priv/memp_priv.h"
 1075              		.file 29 "Middlewares/Third_Party/LwIP/src/include/lwip/netif.h"
 1076              		.file 30 "Middlewares/Third_Party/LwIP/src/include/lwip/prot/ethernet.h"
 1077              		.file 31 "Middlewares/Third_Party/LwIP/src/include/netif/ethernet.h"
 1078              		.file 32 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal.h"
 1079              		.file 33 "/usr/arm-none-eabi/include/stdio.h"
 1080              		.file 34 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_cortex.h"
 1081              		.file 35 "<built-in>"
ARM GAS  /tmp/ccDMmz2i.s 			page 34


DEFINED SYMBOLS
                            *ABS*:0000000000000000 ethernetif.c
     /tmp/ccDMmz2i.s:18     .text.low_level_input:0000000000000000 $t
     /tmp/ccDMmz2i.s:24     .text.low_level_input:0000000000000000 low_level_input
     /tmp/ccDMmz2i.s:200    .text.low_level_input:00000000000000d4 $d
                            *COM*:0000000000000048 heth
     /tmp/ccDMmz2i.s:205    .text.ethernetif_input:0000000000000000 $t
     /tmp/ccDMmz2i.s:212    .text.ethernetif_input:0000000000000000 ethernetif_input
     /tmp/ccDMmz2i.s:268    .text.ethernetif_input:0000000000000038 $d
     /tmp/ccDMmz2i.s:273    .text.low_level_output:0000000000000000 $t
     /tmp/ccDMmz2i.s:279    .text.low_level_output:0000000000000000 low_level_output
     /tmp/ccDMmz2i.s:425    .text.low_level_output:00000000000000b8 $d
     /tmp/ccDMmz2i.s:430    .text.low_level_init:0000000000000000 $t
     /tmp/ccDMmz2i.s:436    .text.low_level_init:0000000000000000 low_level_init
     /tmp/ccDMmz2i.s:604    .text.low_level_init:0000000000000100 $d
                            *COM*:00000000000017d0 Tx_Buff
                            *COM*:0000000000000080 DMATxDscrTab
                            *COM*:00000000000017d0 Rx_Buff
                            *COM*:0000000000000080 DMARxDscrTab
     /tmp/ccDMmz2i.s:616    .text.HAL_ETH_MspInit:0000000000000000 $t
     /tmp/ccDMmz2i.s:623    .text.HAL_ETH_MspInit:0000000000000000 HAL_ETH_MspInit
     /tmp/ccDMmz2i.s:766    .text.HAL_ETH_MspInit:00000000000000b8 $d
     /tmp/ccDMmz2i.s:775    .text.HAL_ETH_MspDeInit:0000000000000000 $t
     /tmp/ccDMmz2i.s:782    .text.HAL_ETH_MspDeInit:0000000000000000 HAL_ETH_MspDeInit
     /tmp/ccDMmz2i.s:846    .text.HAL_ETH_MspDeInit:0000000000000054 $d
     /tmp/ccDMmz2i.s:855    .text.HAL_ETH_RxCpltCallback:0000000000000000 $t
     /tmp/ccDMmz2i.s:862    .text.HAL_ETH_RxCpltCallback:0000000000000000 HAL_ETH_RxCpltCallback
     /tmp/ccDMmz2i.s:885    .text.HAL_ETH_RxCpltCallback:000000000000000c $d
     /tmp/ccDMmz2i.s:890    .text.ethernetif_init:0000000000000000 $t
     /tmp/ccDMmz2i.s:897    .text.ethernetif_init:0000000000000000 ethernetif_init
     /tmp/ccDMmz2i.s:947    .text.ethernetif_init:0000000000000034 $d
     /tmp/ccDMmz2i.s:956    .text.sys_jiffies:0000000000000000 $t
     /tmp/ccDMmz2i.s:963    .text.sys_jiffies:0000000000000000 sys_jiffies
     /tmp/ccDMmz2i.s:983    .text.sys_now:0000000000000000 $t
     /tmp/ccDMmz2i.s:990    .text.sys_now:0000000000000000 sys_now
     /tmp/ccDMmz2i.s:1030   .bss.s_xSemaphore:0000000000000000 s_xSemaphore
     /tmp/ccDMmz2i.s:1016   .rodata:0000000000000000 $d
     /tmp/ccDMmz2i.s:1026   .bss.s_xSemaphore:0000000000000000 $d
     /tmp/ccDMmz2i.s:1033   .rodata.ethernetif_init.str1.4:0000000000000000 $d
     /tmp/ccDMmz2i.s:1043   .rodata.str1.4:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_ETH_GetReceivedFrame_IT
pbuf_alloc
memcpy
osSemaphoreWait
pbuf_free
HAL_ETH_TransmitFrame
HAL_ETH_Init
HAL_ETH_DMATxDescListInit
HAL_ETH_DMARxDescListInit
osSemaphoreCreate
osThreadCreate
HAL_ETH_Start
HAL_ETH_ReadPHYRegister
HAL_ETH_WritePHYRegister
HAL_GPIO_Init
ARM GAS  /tmp/ccDMmz2i.s 			page 35


HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
osSemaphoreRelease
printf
etharp_output
HAL_GetTick
