#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Sep 16 23:39:56 2021
# Process ID: 70545
# Current directory: /home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.runs/synth_1
# Command line: vivado -log zynq_dpu_system_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source zynq_dpu_system_wrapper.tcl
# Log file: /home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.runs/synth_1/zynq_dpu_system_wrapper.vds
# Journal file: /home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source zynq_dpu_system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gflamis/xilinx/Vitis-AI/dsa/DPU-TRD/dpu_ip/DPUCZDX8G_v3_3_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top zynq_dpu_system_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 70601
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 2366.426 ; gain = 0.000 ; free physical = 17466 ; free virtual = 24546
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zynq_dpu_system_wrapper' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.srcs/sources_1/imports/zynq_dpu_system_wrapper.vhd:40]
WARNING: [Synth 8-5640] Port 'usb_pullup' is missing in component declaration [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.srcs/sources_1/imports/zynq_dpu_system_wrapper.vhd:41]
INFO: [Synth 8-3491] module 'zynq_dpu_system' declared at '/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/synth/zynq_dpu_system.vhd:1554' bound to instance 'zynq_dpu_system_i' of component 'zynq_dpu_system' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.srcs/sources_1/imports/zynq_dpu_system_wrapper.vhd:67]
INFO: [Synth 8-638] synthesizing module 'zynq_dpu_system' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/synth/zynq_dpu_system.vhd:1585]
INFO: [Synth 8-3491] module 'zynq_dpu_system_DPUCZDX8G_0_0' declared at '/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_DPUCZDX8G_0_0/synth/zynq_dpu_system_DPUCZDX8G_0_0.sv:62' bound to instance 'DPUCZDX8G_0' of component 'zynq_dpu_system_DPUCZDX8G_0_0' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/synth/zynq_dpu_system.vhd:2304]
INFO: [Synth 8-6157] synthesizing module 'zynq_dpu_system_DPUCZDX8G_0_0' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_DPUCZDX8G_0_0/synth/zynq_dpu_system_DPUCZDX8G_0_0.sv:62]
INFO: [Synth 8-6157] synthesizing module 'DSP48E1' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:12464]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E1' (14#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:12464]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78034]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (51#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78034]
INFO: [Synth 8-6157] synthesizing module 'DSP48E1__parameterized0' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:12464]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E1__parameterized0' (61#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:12464]
INFO: [Synth 8-6157] synthesizing module 'DSP48E1__parameterized1' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:12464]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E1__parameterized1' (67#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:12464]
INFO: [Synth 8-6157] synthesizing module 'DSP48E1__parameterized2' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:12464]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E1__parameterized2' (80#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:12464]
INFO: [Synth 8-6155] done synthesizing module 'zynq_dpu_system_DPUCZDX8G_0_0' (107#1) [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_DPUCZDX8G_0_0/synth/zynq_dpu_system_DPUCZDX8G_0_0.sv:62]
INFO: [Synth 8-638] synthesizing module 'hier_dpu_clk_rst_imp_1W4YNP5' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/synth/zynq_dpu_system.vhd:28]
INFO: [Synth 8-3491] module 'zynq_dpu_system_clk_wiz_0_0' declared at '/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_clk_wiz_0_0/zynq_dpu_system_clk_wiz_0_0.v:71' bound to instance 'dpu_clk_wiz' of component 'zynq_dpu_system_clk_wiz_0_0' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/synth/zynq_dpu_system.vhd:110]
INFO: [Synth 8-6157] synthesizing module 'zynq_dpu_system_clk_wiz_0_0' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_clk_wiz_0_0/zynq_dpu_system_clk_wiz_0_0.v:71]
INFO: [Synth 8-6157] synthesizing module 'zynq_dpu_system_clk_wiz_0_0_clk_wiz' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_clk_wiz_0_0/zynq_dpu_system_clk_wiz_0_0_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (108#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39998]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 6.500000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 1.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (109#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39998]
INFO: [Synth 8-6155] done synthesizing module 'zynq_dpu_system_clk_wiz_0_0_clk_wiz' (110#1) [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_clk_wiz_0_0/zynq_dpu_system_clk_wiz_0_0_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'zynq_dpu_system_clk_wiz_0_0' (111#1) [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_clk_wiz_0_0/zynq_dpu_system_clk_wiz_0_0.v:71]
INFO: [Synth 8-3491] module 'zynq_dpu_system_proc_sys_reset_0_2' declared at '/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_proc_sys_reset_0_2/synth/zynq_dpu_system_proc_sys_reset_0_2.vhd:59' bound to instance 'proc_sys_reset_0' of component 'zynq_dpu_system_proc_sys_reset_0_2' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/synth/zynq_dpu_system.vhd:118]
INFO: [Synth 8-638] synthesizing module 'zynq_dpu_system_proc_sys_reset_0_2' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_proc_sys_reset_0_2/synth/zynq_dpu_system_proc_sys_reset_0_2.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_proc_sys_reset_0_2/synth/zynq_dpu_system_proc_sys_reset_0_2.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78018' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78018]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (112#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78018]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (113#1) [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (114#1) [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (115#1) [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (116#1) [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (117#1) [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'zynq_dpu_system_proc_sys_reset_0_2' (118#1) [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_proc_sys_reset_0_2/synth/zynq_dpu_system_proc_sys_reset_0_2.vhd:74]
INFO: [Synth 8-3491] module 'zynq_dpu_system_proc_sys_reset_0_1' declared at '/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_proc_sys_reset_0_1/synth/zynq_dpu_system_proc_sys_reset_0_1.vhd:59' bound to instance 'rst_gen_clk' of component 'zynq_dpu_system_proc_sys_reset_0_1' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/synth/zynq_dpu_system.vhd:131]
INFO: [Synth 8-638] synthesizing module 'zynq_dpu_system_proc_sys_reset_0_1' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_proc_sys_reset_0_1/synth/zynq_dpu_system_proc_sys_reset_0_1.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_proc_sys_reset_0_1/synth/zynq_dpu_system_proc_sys_reset_0_1.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'zynq_dpu_system_proc_sys_reset_0_1' (119#1) [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_proc_sys_reset_0_1/synth/zynq_dpu_system_proc_sys_reset_0_1.vhd:74]
INFO: [Synth 8-3491] module 'zynq_dpu_system_proc_sys_reset_0_0' declared at '/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_proc_sys_reset_0_0/synth/zynq_dpu_system_proc_sys_reset_0_0.vhd:59' bound to instance 'rst_gen_clk_dsp' of component 'zynq_dpu_system_proc_sys_reset_0_0' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/synth/zynq_dpu_system.vhd:144]
INFO: [Synth 8-638] synthesizing module 'zynq_dpu_system_proc_sys_reset_0_0' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_proc_sys_reset_0_0/synth/zynq_dpu_system_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_proc_sys_reset_0_0/synth/zynq_dpu_system_proc_sys_reset_0_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'zynq_dpu_system_proc_sys_reset_0_0' (120#1) [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_proc_sys_reset_0_0/synth/zynq_dpu_system_proc_sys_reset_0_0.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'hier_dpu_clk_rst_imp_1W4YNP5' (121#1) [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/synth/zynq_dpu_system.vhd:28]
INFO: [Synth 8-638] synthesizing module 'hier_dpu_gph_imp_1HGXC9J' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/synth/zynq_dpu_system.vhd:1089]
INFO: [Synth 8-638] synthesizing module 'zynq_dpu_system_axi_interconnect_0_0' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/synth/zynq_dpu_system.vhd:624]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_D3MJNY' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/synth/zynq_dpu_system.vhd:241]
INFO: [Synth 8-3491] module 'zynq_dpu_system_auto_us_0' declared at '/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_auto_us_0/synth/zynq_dpu_system_auto_us_0.v:58' bound to instance 'auto_us' of component 'zynq_dpu_system_auto_us_0' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/synth/zynq_dpu_system.vhd:463]
INFO: [Synth 8-6157] synthesizing module 'zynq_dpu_system_auto_us_0' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_auto_us_0/synth/zynq_dpu_system_auto_us_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_22_top' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_22_axi_upsizer' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b0 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_22_w_upsizer' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5563]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_22_w_upsizer' (122#1) [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5563]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_22_a_upsizer' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 38 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 37 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 0 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (123#1) [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo__parameterized0' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo__parameterized0' (123#1) [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_22_a_upsizer' (124#1) [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_22_r_upsizer' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4653]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_22_r_upsizer' (125#1) [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4653]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_22_axi_register_slice' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (126#1) [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (127#1) [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 70 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice' (128#1) [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice__parameterized0' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice__parameterized0' (128#1) [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice__parameterized1' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice__parameterized1' (128#1) [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice__parameterized2' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 68 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice__parameterized2' (128#1) [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_22_axi_register_slice' (129#1) [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_22_axi_register_slice' is unconnected for instance 'mi_register_slice_inst' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8475]
WARNING: [Synth 8-7023] instance 'mi_register_slice_inst' of module 'axi_register_slice_v2_1_22_axi_register_slice' has 93 connections declared, but only 92 given [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8475]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_22_a_upsizer__parameterized0' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 38 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 37 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_22_a_upsizer__parameterized0' (129#1) [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_22_axi_register_slice__parameterized0' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 56 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 56 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 39 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 39 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 56 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 56 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 39 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (129#1) [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 39 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 56 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 56 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 39 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (129#1) [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice__parameterized3' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice__parameterized3' (129#1) [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice__parameterized4' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 39 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice__parameterized4' (129#1) [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice__parameterized5' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice__parameterized5' (129#1) [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice__parameterized6' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_22_axic_register_slice__parameterized6' (129#1) [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_22_axi_register_slice__parameterized0' (129#1) [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_22_axi_register_slice' is unconnected for instance 'si_register_slice_inst' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
WARNING: [Synth 8-7023] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_22_axi_register_slice' has 93 connections declared, but only 92 given [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_22_axi_upsizer' (130#1) [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_22_top' (131#1) [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/2394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
INFO: [Synth 8-6155] done synthesizing module 'zynq_dpu_system_auto_us_0' (132#1) [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_auto_us_0/synth/zynq_dpu_system_auto_us_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_D3MJNY' (133#1) [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/synth/zynq_dpu_system.vhd:241]
INFO: [Synth 8-256] done synthesizing module 'zynq_dpu_system_axi_interconnect_0_0' (134#1) [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/synth/zynq_dpu_system.vhd:624]
INFO: [Synth 8-256] done synthesizing module 'hier_dpu_gph_imp_1HGXC9J' (135#1) [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/synth/zynq_dpu_system.vhd:1089]
INFO: [Synth 8-3491] module 'zynq_dpu_system_processing_system7_0_0' declared at '/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_processing_system7_0_0/synth/zynq_dpu_system_processing_system7_0_0.v:60' bound to instance 'processing_system7_0' of component 'zynq_dpu_system_processing_system7_0_0' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/synth/zynq_dpu_system.vhd:2713]
INFO: [Synth 8-6157] synthesizing module 'zynq_dpu_system_processing_system7_0_0' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_processing_system7_0_0/synth/zynq_dpu_system_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (136#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:730]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (137#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:730]
INFO: [Synth 8-6157] synthesizing module 'PS7' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:62034]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (138#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:62034]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (139#1) [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_processing_system7_0_0/synth/zynq_dpu_system_processing_system7_0_0.v:747]
WARNING: [Synth 8-7071] port 'M_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_processing_system7_0_0/synth/zynq_dpu_system_processing_system7_0_0.v:747]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_processing_system7_0_0/synth/zynq_dpu_system_processing_system7_0_0.v:747]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_processing_system7_0_0/synth/zynq_dpu_system_processing_system7_0_0.v:747]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_processing_system7_0_0/synth/zynq_dpu_system_processing_system7_0_0.v:747]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_processing_system7_0_0/synth/zynq_dpu_system_processing_system7_0_0.v:747]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_processing_system7_0_0/synth/zynq_dpu_system_processing_system7_0_0.v:747]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_processing_system7_0_0/synth/zynq_dpu_system_processing_system7_0_0.v:747]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_processing_system7_0_0/synth/zynq_dpu_system_processing_system7_0_0.v:747]
WARNING: [Synth 8-7071] port 'DMA0_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_processing_system7_0_0/synth/zynq_dpu_system_processing_system7_0_0.v:747]
WARNING: [Synth 8-7071] port 'DMA1_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_processing_system7_0_0/synth/zynq_dpu_system_processing_system7_0_0.v:747]
WARNING: [Synth 8-7071] port 'DMA2_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_processing_system7_0_0/synth/zynq_dpu_system_processing_system7_0_0.v:747]
WARNING: [Synth 8-7071] port 'DMA3_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_processing_system7_0_0/synth/zynq_dpu_system_processing_system7_0_0.v:747]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_processing_system7_0_0/synth/zynq_dpu_system_processing_system7_0_0.v:747]
INFO: [Synth 8-6155] done synthesizing module 'zynq_dpu_system_processing_system7_0_0' (140#1) [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_processing_system7_0_0/synth/zynq_dpu_system_processing_system7_0_0.v:60]
INFO: [Synth 8-3491] module 'zynq_dpu_system_xlconstant_0_0' declared at '/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_xlconstant_0_0/synth/zynq_dpu_system_xlconstant_0_0.v:57' bound to instance 'xlconstant_0' of component 'zynq_dpu_system_xlconstant_0_0' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/synth/zynq_dpu_system.vhd:2924]
INFO: [Synth 8-6157] synthesizing module 'zynq_dpu_system_xlconstant_0_0' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_xlconstant_0_0/synth/zynq_dpu_system_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1'b1 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (141#1) [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'zynq_dpu_system_xlconstant_0_0' (142#1) [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_xlconstant_0_0/synth/zynq_dpu_system_xlconstant_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'zynq_dpu_system' (143#1) [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/synth/zynq_dpu_system.vhd:1585]
INFO: [Synth 8-256] done synthesizing module 'zynq_dpu_system_wrapper' (144#1) [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.srcs/sources_1/imports/zynq_dpu_system_wrapper.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 2722.957 ; gain = 356.531 ; free physical = 17123 ; free virtual = 24228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 2722.957 ; gain = 356.531 ; free physical = 17212 ; free virtual = 24317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 2722.957 ; gain = 356.531 ; free physical = 17212 ; free virtual = 24317
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2722.957 ; gain = 0.000 ; free physical = 16990 ; free virtual = 24094
INFO: [Netlist 29-17] Analyzing 251 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_processing_system7_0_0/zynq_dpu_system_processing_system7_0_0.xdc] for cell 'zynq_dpu_system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_processing_system7_0_0/zynq_dpu_system_processing_system7_0_0.xdc] for cell 'zynq_dpu_system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_processing_system7_0_0/zynq_dpu_system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zynq_dpu_system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zynq_dpu_system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_clk_wiz_0_0/zynq_dpu_system_clk_wiz_0_0_board.xdc] for cell 'zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst'
Finished Parsing XDC File [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_clk_wiz_0_0/zynq_dpu_system_clk_wiz_0_0_board.xdc] for cell 'zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst'
Parsing XDC File [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_clk_wiz_0_0/zynq_dpu_system_clk_wiz_0_0.xdc] for cell 'zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst'
Finished Parsing XDC File [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_clk_wiz_0_0/zynq_dpu_system_clk_wiz_0_0.xdc] for cell 'zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_clk_wiz_0_0/zynq_dpu_system_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zynq_dpu_system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zynq_dpu_system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_proc_sys_reset_0_0/zynq_dpu_system_proc_sys_reset_0_0_board.xdc] for cell 'zynq_dpu_system_i/hier_dpu_clk_rst/rst_gen_clk_dsp/U0'
Finished Parsing XDC File [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_proc_sys_reset_0_0/zynq_dpu_system_proc_sys_reset_0_0_board.xdc] for cell 'zynq_dpu_system_i/hier_dpu_clk_rst/rst_gen_clk_dsp/U0'
Parsing XDC File [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_proc_sys_reset_0_0/zynq_dpu_system_proc_sys_reset_0_0.xdc] for cell 'zynq_dpu_system_i/hier_dpu_clk_rst/rst_gen_clk_dsp/U0'
Finished Parsing XDC File [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_proc_sys_reset_0_0/zynq_dpu_system_proc_sys_reset_0_0.xdc] for cell 'zynq_dpu_system_i/hier_dpu_clk_rst/rst_gen_clk_dsp/U0'
Parsing XDC File [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_proc_sys_reset_0_2/zynq_dpu_system_proc_sys_reset_0_2_board.xdc] for cell 'zynq_dpu_system_i/hier_dpu_clk_rst/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_proc_sys_reset_0_2/zynq_dpu_system_proc_sys_reset_0_2_board.xdc] for cell 'zynq_dpu_system_i/hier_dpu_clk_rst/proc_sys_reset_0/U0'
Parsing XDC File [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_proc_sys_reset_0_2/zynq_dpu_system_proc_sys_reset_0_2.xdc] for cell 'zynq_dpu_system_i/hier_dpu_clk_rst/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_proc_sys_reset_0_2/zynq_dpu_system_proc_sys_reset_0_2.xdc] for cell 'zynq_dpu_system_i/hier_dpu_clk_rst/proc_sys_reset_0/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.srcs/constrs_1/new/dpu_constr.xdc]
Finished Parsing XDC File [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.srcs/constrs_1/new/dpu_constr.xdc]
Parsing XDC File [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zynq_dpu_system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zynq_dpu_system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_DPUCZDX8G_0_0/zynq_dpu_system_DPUCZDX8G_0_0.xdc] for cell 'zynq_dpu_system_i/DPUCZDX8G_0/inst'
Finished Parsing XDC File [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_DPUCZDX8G_0_0/zynq_dpu_system_DPUCZDX8G_0_0.xdc] for cell 'zynq_dpu_system_i/DPUCZDX8G_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ip/zynq_dpu_system_DPUCZDX8G_0_0/zynq_dpu_system_DPUCZDX8G_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zynq_dpu_system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zynq_dpu_system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3064.270 ; gain = 0.000 ; free physical = 16733 ; free virtual = 23838
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 39 instances were transformed.
  FDR => FDRE: 36 instances
  SRL16 => SRL16E: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3064.270 ; gain = 0.000 ; free physical = 16733 ; free virtual = 23838
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:53 ; elapsed = 00:01:04 . Memory (MB): peak = 3064.270 ; gain = 697.844 ; free physical = 17161 ; free virtual = 24266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:53 ; elapsed = 00:01:04 . Memory (MB): peak = 3064.270 ; gain = 697.844 ; free physical = 17161 ; free virtual = 24266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for zynq_dpu_system_i/processing_system7_0/inst. (constraint file  /home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.runs/synth_1/dont_touch.xdc, line 52).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_dpu_system_i/DPUCZDX8G_0/inst. (constraint file  /home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.runs/synth_1/dont_touch.xdc, line 55).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst. (constraint file  /home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.runs/synth_1/dont_touch.xdc, line 61).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_dpu_system_i/hier_dpu_clk_rst/rst_gen_clk_dsp/U0. (constraint file  /home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.runs/synth_1/dont_touch.xdc, line 69).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_dpu_system_i/hier_dpu_clk_rst/proc_sys_reset_0/U0. (constraint file  /home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.runs/synth_1/dont_touch.xdc, line 75).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_dpu_system_i/hier_dpu_gph/dpu_intc_M_AXI_LPD/s00_couplers/auto_us/inst. (constraint file  /home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.runs/synth_1/dont_touch.xdc, line 81).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_dpu_system_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_dpu_system_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_dpu_system_i/DPUCZDX8G_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_dpu_system_i/hier_dpu_clk_rst/rst_gen_clk. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_dpu_system_i/hier_dpu_clk_rst/rst_gen_clk_dsp. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_dpu_system_i/hier_dpu_clk_rst/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_dpu_system_i/hier_dpu_gph/dpu_intc_M_AXI_LPD/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_dpu_system_i/hier_dpu_gph/dpu_intc_M_AXI_LPD. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for zynq_dpu_system_i/xlconstant_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:01:04 . Memory (MB): peak = 3064.270 ; gain = 697.844 ; free physical = 17161 ; free virtual = 24266
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 's_db67f163_reg' in module 'm_37cecce8'
INFO: [Synth 8-802] inferred FSM for state register 's_e4de1013_reg' in module 'm_83ef7925'
INFO: [Synth 8-802] inferred FSM for state register 's_9dc77c09_reg' in module 'm_3562b776'
INFO: [Synth 8-802] inferred FSM for state register 'g_c2f309af[0].s_d7aa4f07_reg' in module 'm_790e9848'
INFO: [Synth 8-802] inferred FSM for state register 'g_c2f309af[1].s_d7aa4f07_reg' in module 'm_790e9848'
INFO: [Synth 8-802] inferred FSM for state register 'g_bab916e7[0].s_70e48a58_reg' in module 'm_348742f6'
INFO: [Synth 8-802] inferred FSM for state register 'g_bab916e7[1].s_70e48a58_reg' in module 'm_348742f6'
INFO: [Synth 8-802] inferred FSM for state register 'g_03f3474e[0].s_28546a9c_reg' in module 'm_9c3d3f6b'
INFO: [Synth 8-802] inferred FSM for state register 's_f83e6507_reg' in module 'm_e2482483'
INFO: [Synth 8-802] inferred FSM for state register 's_d11029dd_reg' in module 'm_a08764c1'
INFO: [Synth 8-802] inferred FSM for state register 's_9bb1e9ed_reg' in module 'm_f196237d'
INFO: [Synth 8-802] inferred FSM for state register 's_eefc5309_reg' in module 'm_f196237d'
INFO: [Synth 8-802] inferred FSM for state register 's_36b9fffa_reg' in module 'm_05ca6e44'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
                   S_CFG |                               01 |                               01
                  S_WORK |                               10 |                               10
                  S_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_db67f163_reg' using encoding 'sequential' in module 'm_37cecce8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                             0001 |                              000
                 S_FETCH |                             0010 |                              001
                   S_DPD |                             0100 |                              010
                  S_SEND |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_e4de1013_reg' using encoding 'one-hot' in module 'm_83ef7925'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                            00001 |                              000
                 S_FETCH |                            00010 |                              001
                   S_DPD |                            00100 |                              010
                  S_SEND |                            01000 |                              011
                  S_EXEC |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_9dc77c09_reg' using encoding 'one-hot' in module 'm_3562b776'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
                   S_CFG |                              001 |                              001
                 S_PARSE |                              010 |                              010
                  S_SEND |                              011 |                              011
                  S_DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'g_c2f309af[1].s_d7aa4f07_reg' using encoding 'sequential' in module 'm_790e9848'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
                   S_CFG |                              001 |                              001
                 S_PARSE |                              010 |                              010
                  S_SEND |                              011 |                              011
                  S_DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'g_c2f309af[0].s_d7aa4f07_reg' using encoding 'sequential' in module 'm_790e9848'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                               00 |                               00
          ST_MODE0_TRANS |                               01 |                               01
          ST_MODE1_TRANS |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'g_bab916e7[1].s_70e48a58_reg' using encoding 'sequential' in module 'm_348742f6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                               00 |                               00
          ST_MODE0_TRANS |                               01 |                               01
          ST_MODE1_TRANS |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'g_bab916e7[0].s_70e48a58_reg' using encoding 'sequential' in module 'm_348742f6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                                0 |                             0000
               ST_TRANS0 |                                1 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'g_03f3474e[0].s_28546a9c_reg' using encoding 'sequential' in module 'm_9c3d3f6b'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                STS_IDLE |                              000 |                              000
                STS_CONF |                              001 |                              001
                STS_WAIT |                              010 |                              010
                STS_SYNC |                              011 |                              011
                STS_DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_f83e6507_reg' using encoding 'sequential' in module 'm_e2482483'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               STAT_IDLE |                            00001 |                              000
               STAT_CONF |                            00010 |                              001
              STAT_DELAY |                            00100 |                              010
               STAT_WORK |                            01000 |                              011
               STAT_DONE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_d11029dd_reg' using encoding 'one-hot' in module 'm_a08764c1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STAT_INIT0 |                          0000001 |                              000
              STAT_INIT1 |                          0000010 |                              001
              STAT_INIT2 |                          0000100 |                              010
              STAT_INIT3 |                          0001000 |                              011
              STAT_INIT4 |                          0010000 |                              100
             STAT_ASSIGN |                          0100000 |                              110
              STAT_DELAY |                          1000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_eefc5309_reg' using encoding 'one-hot' in module 'm_f196237d'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE0 |                               01 |                               10
                 iSTATE2 |                               10 |                               11
                  iSTATE |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_9bb1e9ed_reg' using encoding 'sequential' in module 'm_f196237d'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                         00000001 |                              000
                  RD_CMD |                         10000000 |                              001
                RD_DELAY |                         01000000 |                              111
                 RD_DATA |                         00100000 |                              010
                  WR_CMD |                         00010000 |                              011
                 WR_DATA |                         00001000 |                              100
                 WR_RESP |                         00000010 |                              110
                  iSTATE |                         00000100 |                              101
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_36b9fffa_reg' using encoding 'one-hot' in module 'm_05ca6e44'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:08 ; elapsed = 00:01:21 . Memory (MB): peak = 3064.270 ; gain = 697.844 ; free physical = 17079 ; free virtual = 24194
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/g_3dba1384[1].u_0c86ad3a/g_6a1e5dd0.g_efa1391d[2].u_6922daec' (m_97b21fdf__parameterized0) to 'zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/g_3dba1384[1].u_0c86ad3a/g_6a1e5dd0.g_efa1391d[3].u_6922daec'
INFO: [Synth 8-223] decloning instance 'zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/g_3dba1384[2].u_0c86ad3a/g_6a1e5dd0.g_efa1391d[1].u_6922daec' (m_97b21fdf__parameterized0) to 'zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/g_3dba1384[2].u_0c86ad3a/g_6a1e5dd0.g_efa1391d[2].u_6922daec'
INFO: [Synth 8-223] decloning instance 'zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/g_3dba1384[2].u_0c86ad3a/g_6a1e5dd0.g_efa1391d[1].u_6922daec' (m_97b21fdf__parameterized0) to 'zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/g_3dba1384[2].u_0c86ad3a/g_6a1e5dd0.g_efa1391d[3].u_6922daec'
INFO: [Synth 8-223] decloning instance 'zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/g_3dba1384[3].u_0c86ad3a/g_6a1e5dd0.g_efa1391d[1].u_6922daec' (m_97b21fdf__parameterized0) to 'zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/g_3dba1384[3].u_0c86ad3a/g_6a1e5dd0.g_efa1391d[2].u_6922daec'
INFO: [Synth 8-223] decloning instance 'zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/g_3dba1384[3].u_0c86ad3a/g_6a1e5dd0.g_efa1391d[1].u_6922daec' (m_97b21fdf__parameterized0) to 'zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/g_3dba1384[3].u_0c86ad3a/g_6a1e5dd0.g_efa1391d[3].u_6922daec'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   40 Bit       Adders := 5     
	   3 Input   33 Bit       Adders := 12    
	   3 Input   32 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 4     
	   3 Input   29 Bit       Adders := 2     
	   3 Input   24 Bit       Adders := 2     
	   2 Input   23 Bit       Adders := 4     
	   3 Input   23 Bit       Adders := 2     
	   3 Input   22 Bit       Adders := 28    
	   3 Input   20 Bit       Adders := 96    
	   3 Input   18 Bit       Adders := 192   
	   2 Input   17 Bit       Adders := 5     
	   4 Input   16 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 4     
	   2 Input   16 Bit       Adders := 26    
	   3 Input   15 Bit       Adders := 2     
	   3 Input   14 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 4     
	   2 Input   13 Bit       Adders := 5     
	   3 Input   13 Bit       Adders := 8     
	   2 Input   12 Bit       Adders := 29    
	   3 Input   12 Bit       Adders := 12    
	   2 Input   11 Bit       Adders := 109   
	   3 Input   11 Bit       Adders := 24    
	   2 Input   10 Bit       Adders := 14    
	   2 Input    9 Bit       Adders := 6     
	   2 Input    8 Bit       Adders := 82    
	   2 Input    7 Bit       Adders := 24    
	   3 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 91    
	   5 Input    6 Bit       Adders := 2     
	   3 Input    6 Bit       Adders := 2     
	   4 Input    6 Bit       Adders := 4     
	   3 Input    5 Bit       Adders := 48    
	   2 Input    5 Bit       Adders := 44    
	   2 Input    4 Bit       Adders := 29    
	   5 Input    4 Bit       Adders := 2     
	   4 Input    4 Bit       Adders := 2     
	   3 Input    4 Bit       Adders := 11    
	   2 Input    3 Bit       Adders := 36    
	   4 Input    3 Bit       Adders := 2     
	   3 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 34    
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input     10 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 2     
	   2 Input      7 Bit         XORs := 4     
	   2 Input      6 Bit         XORs := 15    
	   2 Input      5 Bit         XORs := 3     
	   2 Input      3 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              384 Bit    Registers := 2     
	              320 Bit    Registers := 2     
	              256 Bit    Registers := 1     
	              192 Bit    Registers := 5     
	              160 Bit    Registers := 7     
	              128 Bit    Registers := 5     
	              112 Bit    Registers := 1     
	              111 Bit    Registers := 6     
	              110 Bit    Registers := 2     
	              109 Bit    Registers := 1     
	              108 Bit    Registers := 1     
	              107 Bit    Registers := 2     
	              103 Bit    Registers := 2     
	              102 Bit    Registers := 1     
	               98 Bit    Registers := 2     
	               96 Bit    Registers := 122   
	               90 Bit    Registers := 22    
	               80 Bit    Registers := 1     
	               73 Bit    Registers := 2     
	               72 Bit    Registers := 2     
	               70 Bit    Registers := 2     
	               68 Bit    Registers := 2     
	               65 Bit    Registers := 4     
	               64 Bit    Registers := 7     
	               58 Bit    Registers := 5     
	               57 Bit    Registers := 1     
	               53 Bit    Registers := 1     
	               45 Bit    Registers := 4     
	               44 Bit    Registers := 19    
	               40 Bit    Registers := 7     
	               39 Bit    Registers := 2     
	               37 Bit    Registers := 2     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 678   
	               30 Bit    Registers := 2     
	               29 Bit    Registers := 98    
	               28 Bit    Registers := 5     
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 60    
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 2     
	               22 Bit    Registers := 23    
	               20 Bit    Registers := 163   
	               18 Bit    Registers := 204   
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 82    
	               14 Bit    Registers := 30    
	               13 Bit    Registers := 19    
	               12 Bit    Registers := 49    
	               11 Bit    Registers := 235   
	               10 Bit    Registers := 35    
	                9 Bit    Registers := 7     
	                8 Bit    Registers := 1111  
	                7 Bit    Registers := 13    
	                6 Bit    Registers := 92    
	                5 Bit    Registers := 81    
	                4 Bit    Registers := 104   
	                3 Bit    Registers := 143   
	                2 Bit    Registers := 195   
	                1 Bit    Registers := 3727  
+---RAMs : 
	             192K Bit	(2048 X 96 bit)          RAMs := 22    
	              55K Bit	(512 X 111 bit)          RAMs := 1     
	               64 Bit	(16 X 4 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  320 Bit        Muxes := 2     
	   2 Input  256 Bit        Muxes := 1     
	   2 Input  160 Bit        Muxes := 2     
	   2 Input   96 Bit        Muxes := 61    
	   4 Input   96 Bit        Muxes := 20    
	  13 Input   96 Bit        Muxes := 2     
	   4 Input   90 Bit        Muxes := 8     
	   2 Input   90 Bit        Muxes := 14    
	   2 Input   73 Bit        Muxes := 2     
	   2 Input   68 Bit        Muxes := 2     
	   2 Input   65 Bit        Muxes := 4     
	   2 Input   45 Bit        Muxes := 4     
	   2 Input   44 Bit        Muxes := 23    
	   2 Input   40 Bit        Muxes := 9     
	   3 Input   40 Bit        Muxes := 1     
	   2 Input   39 Bit        Muxes := 2     
	   2 Input   37 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 20    
	   9 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 2     
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 28    
	   4 Input   29 Bit        Muxes := 12    
	   2 Input   25 Bit        Muxes := 24    
	   2 Input   23 Bit        Muxes := 2     
	   4 Input   23 Bit        Muxes := 2     
	   3 Input   22 Bit        Muxes := 2     
	   2 Input   22 Bit        Muxes := 39    
	   8 Input   22 Bit        Muxes := 36    
	   2 Input   18 Bit        Muxes := 12    
	   2 Input   16 Bit        Muxes := 36    
	   3 Input   16 Bit        Muxes := 4     
	   2 Input   14 Bit        Muxes := 28    
	   2 Input   13 Bit        Muxes := 13    
	   2 Input   12 Bit        Muxes := 4     
	   4 Input   12 Bit        Muxes := 24    
	   2 Input   11 Bit        Muxes := 81    
	   3 Input   11 Bit        Muxes := 5     
	   4 Input   11 Bit        Muxes := 52    
	  13 Input   11 Bit        Muxes := 2     
	   5 Input   11 Bit        Muxes := 1     
	   3 Input   10 Bit        Muxes := 2     
	   4 Input   10 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 522   
	   4 Input    8 Bit        Muxes := 17    
	   6 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 5     
	   5 Input    7 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 18    
	   4 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 65    
	   3 Input    5 Bit        Muxes := 6     
	   4 Input    5 Bit        Muxes := 4     
	   5 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 87    
	   3 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 6     
	   5 Input    4 Bit        Muxes := 1     
	  13 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 92    
	   3 Input    3 Bit        Muxes := 17    
	   5 Input    3 Bit        Muxes := 22    
	   4 Input    3 Bit        Muxes := 7     
	  13 Input    3 Bit        Muxes := 1     
	  12 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 6     
	   3 Input    2 Bit        Muxes := 55    
	   2 Input    2 Bit        Muxes := 123   
	   5 Input    2 Bit        Muxes := 5     
	   4 Input    2 Bit        Muxes := 13    
	   7 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1237  
	   4 Input    1 Bit        Muxes := 117   
	   5 Input    1 Bit        Muxes := 34    
	   3 Input    1 Bit        Muxes := 91    
	   6 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP u_46f2957a/s_d913a3b9_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_46f2957a/s_e7f9c051_reg is absorbed into DSP u_46f2957a/s_d913a3b9_reg.
DSP Report: register u_46f2957a/s_bdc13b2b_reg is absorbed into DSP u_46f2957a/s_d913a3b9_reg.
DSP Report: register u_46f2957a/s_d913a3b9_reg is absorbed into DSP u_46f2957a/s_d913a3b9_reg.
DSP Report: operator u_46f2957a/s_d913a3b90 is absorbed into DSP u_46f2957a/s_d913a3b9_reg.
WARNING: [Synth 8-3917] design m_9c3d3f6b__GB0 has port g_03f3474e[0].s_56b60dac driven by constant 0
WARNING: [Synth 8-3917] design m_9c3d3f6b__GB0 has port s_9cdaa5a5[0] driven by constant 1
WARNING: [Synth 8-3917] design m_9c3d3f6b__GB0 has port s_b4ef1693[0] driven by constant 0
WARNING: [Synth 8-3917] design m_9c3d3f6b__GB0 has port g_03f3474e[0].s_ca3bc3ad driven by constant 0
WARNING: [Synth 8-3917] design m_9c3d3f6b__GB0 has port s_44e31f0e[0] driven by constant 0
WARNING: [Synth 8-3917] design m_9c3d3f6b__GB0 has port g_03f3474e[0].s_19abb8ee driven by constant 0
WARNING: [Synth 8-7129] Port s_687de8c0[1] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_687de8c0[0] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[95] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[94] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[93] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[92] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[91] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[90] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[89] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[88] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[87] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[86] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[85] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[84] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[83] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[82] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[81] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[80] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[79] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[78] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[77] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[76] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[75] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[74] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[73] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[72] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[71] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[70] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[69] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[68] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[67] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[66] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[65] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[64] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[63] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[62] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[61] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[60] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[59] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[58] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[57] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[56] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[55] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[54] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[53] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[52] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[51] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[50] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[49] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[48] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[47] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[46] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[45] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[44] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[43] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[42] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[41] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[40] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[39] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[38] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[37] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[36] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[35] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[34] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[33] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[32] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[31] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[30] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[29] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[28] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[27] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[26] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[25] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[24] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[23] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[22] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[21] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[20] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[19] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[18] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[17] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[16] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[15] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[14] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[13] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[12] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[11] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[10] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[9] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[8] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[7] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[6] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[5] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[4] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[3] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[2] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[1] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_83823c77[0] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_db4faa6d[95] in module m_6e8b929a is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_db4faa6d[94] in module m_6e8b929a is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_03f3474e[1].g_0d127e10.m_6e8b929a /\s_7e9990c4_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_03f3474e[1].g_0d127e10.m_6e8b929a /\s_7e9990c4_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_03f3474e[1].g_0d127e10.m_6e8b929a /\s_7e9990c4_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_03f3474e[1].g_0d127e10.m_6e8b929a /\s_7e9990c4_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_03f3474e[1].g_0d127e10.m_6e8b929a /\s_7e9990c4_reg[0] )
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[2]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[2]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[1]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[1]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[0]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[0]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[5]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[5]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[4]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[4]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[3]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[3]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[7]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[8]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[15]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[8]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[15]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[7]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[6]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[7]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[6]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[11]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[15]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[11]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[15]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[10]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[15]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[10]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[15]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[9]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[15]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[9]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[15]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[14]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[15]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[14]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[15]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[13]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[15]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[13]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[15]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[12]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[15]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[12]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[15]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[17]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[23]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[17]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[23]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[16]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[23]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[16]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[23]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[20]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[23]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[20]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[23]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[19]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[23]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[19]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[23]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[18]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[23]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[18]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[23]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[23]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[22]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[23]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[22]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[22]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[21]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[22]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[21]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[26]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[31]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[26]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[31]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[25]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[31]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[25]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[31]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[24]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[31]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[24]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[31]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[29]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[31]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[29]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[31]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[28]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[31]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[28]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[31]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[27]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[31]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[27]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[31]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[32]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[39]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[32]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[39]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[31]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[30]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[31]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[30]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[35]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[39]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[35]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[39]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[34]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[39]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[34]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[39]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[33]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[39]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[33]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[39]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[38]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[39]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[38]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[39]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[37]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[39]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[37]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[39]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[36]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[39]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[36]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[39]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[41]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[47]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[41]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[47]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[40]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[47]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[40]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[47]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[44]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[47]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[44]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[47]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[43]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[47]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[43]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[47]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[42]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[47]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[42]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[47]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[47]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[46]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[47]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[46]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[46]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[45]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[46]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[45]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[50]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[55]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[50]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[55]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[49]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[55]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[49]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[55]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[48]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[55]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[48]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[55]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[53]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[55]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[53]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[55]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[52]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[55]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[52]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[55]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[51]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[55]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[51]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[55]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[56]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[63]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[56]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[63]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[55]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_dcbfb921_reg[54]'
INFO: [Synth 8-3886] merging instance 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[55]' (FDS) to 'g_03f3474e[1].g_0d127e10.m_6e8b929a/s_bd00fb39_reg[54]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_03f3474e[0].g_0d127e10.m_6e8b929a /\s_7e9990c4_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_03f3474e[0].g_0d127e10.m_6e8b929a /\s_7e9990c4_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_03f3474e[0].g_0d127e10.m_6e8b929a /\s_7e9990c4_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_03f3474e[0].g_0d127e10.m_6e8b929a /\s_7e9990c4_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_03f3474e[0].g_0d127e10.m_6e8b929a /\s_7e9990c4_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_03f3474e[1].s_28546a9c_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_03f3474e[0].s_e0b513b5_reg )
WARNING: [Synth 8-3936] Found unconnected internal register 'u_b37cedb5/s_47059330_reg' and it is trimmed from '5' to '4' bits. [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:24815]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_3f4aa99c/i_0/\s_34a4320a_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_3f4aa99c/i_0/\s_34a4320a_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_b37cedb5/s_501c35ce_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\u_b37cedb5/s_501c35ce_reg[1] )
INFO: [Synth 8-4471] merging register 'g_c9c5f963[1].g_80566c55.s_0fd02086_reg' into 'g_c9c5f963[0].g_b1d5f0bb.u_2c95a5e6/s_730e4254_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:11801]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[2].g_80566c55.s_0fd02086_reg' into 'g_c9c5f963[0].g_b1d5f0bb.u_2c95a5e6/s_ad24d3cf_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:11801]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[1].g_b1d5f0bb.u_2c95a5e6/s_730e4254_reg' into 'g_c9c5f963[0].g_b1d5f0bb.u_2c95a5e6/s_ad24d3cf_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:13286]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[2].g_b1d5f0bb.u_2c95a5e6/s_730e4254_reg' into 'g_c9c5f963[3].g_80566c55.s_0fd02086_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:13286]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[1].g_b1d5f0bb.u_2c95a5e6/s_ad24d3cf_reg' into 'g_c9c5f963[3].g_80566c55.s_0fd02086_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:13287]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[2].g_b1d5f0bb.u_2c95a5e6/s_ad24d3cf_reg' into 'g_c9c5f963[3].g_b1d5f0bb.u_2c95a5e6/s_730e4254_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:13287]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[1].g_80566c55.s_0fd02086_reg' into 'g_c9c5f963[0].g_b1d5f0bb.u_2c95a5e6/s_730e4254_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:11801]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[2].g_80566c55.s_0fd02086_reg' into 'g_c9c5f963[0].g_b1d5f0bb.u_2c95a5e6/s_ad24d3cf_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:11801]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[1].g_b1d5f0bb.u_2c95a5e6/s_730e4254_reg' into 'g_c9c5f963[0].g_b1d5f0bb.u_2c95a5e6/s_ad24d3cf_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:13286]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[2].g_b1d5f0bb.u_2c95a5e6/s_730e4254_reg' into 'g_c9c5f963[3].g_80566c55.s_0fd02086_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:13286]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[1].g_b1d5f0bb.u_2c95a5e6/s_ad24d3cf_reg' into 'g_c9c5f963[3].g_80566c55.s_0fd02086_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:13287]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[2].g_b1d5f0bb.u_2c95a5e6/s_ad24d3cf_reg' into 'g_c9c5f963[3].g_b1d5f0bb.u_2c95a5e6/s_730e4254_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:13287]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[1].g_80566c55.s_0fd02086_reg' into 'g_c9c5f963[0].g_b1d5f0bb.u_2c95a5e6/s_730e4254_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:11801]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[2].g_80566c55.s_0fd02086_reg' into 'g_c9c5f963[0].g_b1d5f0bb.u_2c95a5e6/s_ad24d3cf_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:11801]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[1].g_b1d5f0bb.u_2c95a5e6/s_730e4254_reg' into 'g_c9c5f963[0].g_b1d5f0bb.u_2c95a5e6/s_ad24d3cf_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:13286]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[2].g_b1d5f0bb.u_2c95a5e6/s_730e4254_reg' into 'g_c9c5f963[3].g_80566c55.s_0fd02086_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:13286]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[1].g_b1d5f0bb.u_2c95a5e6/s_ad24d3cf_reg' into 'g_c9c5f963[3].g_80566c55.s_0fd02086_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:13287]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[2].g_b1d5f0bb.u_2c95a5e6/s_ad24d3cf_reg' into 'g_c9c5f963[3].g_b1d5f0bb.u_2c95a5e6/s_730e4254_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:13287]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[1].g_80566c55.s_0fd02086_reg' into 'g_c9c5f963[0].g_b1d5f0bb.u_2c95a5e6/s_730e4254_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:11801]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[2].g_80566c55.s_0fd02086_reg' into 'g_c9c5f963[0].g_b1d5f0bb.u_2c95a5e6/s_ad24d3cf_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:11801]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[1].g_b1d5f0bb.u_2c95a5e6/s_730e4254_reg' into 'g_c9c5f963[0].g_b1d5f0bb.u_2c95a5e6/s_ad24d3cf_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:13286]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[2].g_b1d5f0bb.u_2c95a5e6/s_730e4254_reg' into 'g_c9c5f963[3].g_80566c55.s_0fd02086_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:13286]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[1].g_b1d5f0bb.u_2c95a5e6/s_ad24d3cf_reg' into 'g_c9c5f963[3].g_80566c55.s_0fd02086_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:13287]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[2].g_b1d5f0bb.u_2c95a5e6/s_ad24d3cf_reg' into 'g_c9c5f963[3].g_b1d5f0bb.u_2c95a5e6/s_730e4254_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:13287]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[1].g_80566c55.s_0fd02086_reg' into 'g_c9c5f963[0].g_b1d5f0bb.u_2c95a5e6/s_730e4254_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:11801]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[2].g_80566c55.s_0fd02086_reg' into 'g_c9c5f963[0].g_b1d5f0bb.u_2c95a5e6/s_ad24d3cf_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:11801]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[1].g_b1d5f0bb.u_2c95a5e6/s_730e4254_reg' into 'g_c9c5f963[0].g_b1d5f0bb.u_2c95a5e6/s_ad24d3cf_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:13286]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[2].g_b1d5f0bb.u_2c95a5e6/s_730e4254_reg' into 'g_c9c5f963[3].g_80566c55.s_0fd02086_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:13286]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[1].g_b1d5f0bb.u_2c95a5e6/s_ad24d3cf_reg' into 'g_c9c5f963[3].g_80566c55.s_0fd02086_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:13287]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[2].g_b1d5f0bb.u_2c95a5e6/s_ad24d3cf_reg' into 'g_c9c5f963[3].g_b1d5f0bb.u_2c95a5e6/s_730e4254_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:13287]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[1].g_80566c55.s_0fd02086_reg' into 'g_c9c5f963[0].g_b1d5f0bb.u_2c95a5e6/s_730e4254_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:11801]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[2].g_80566c55.s_0fd02086_reg' into 'g_c9c5f963[0].g_b1d5f0bb.u_2c95a5e6/s_ad24d3cf_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:11801]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[1].g_b1d5f0bb.u_2c95a5e6/s_730e4254_reg' into 'g_c9c5f963[0].g_b1d5f0bb.u_2c95a5e6/s_ad24d3cf_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:13286]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[2].g_b1d5f0bb.u_2c95a5e6/s_730e4254_reg' into 'g_c9c5f963[3].g_80566c55.s_0fd02086_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:13286]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[1].g_b1d5f0bb.u_2c95a5e6/s_ad24d3cf_reg' into 'g_c9c5f963[3].g_80566c55.s_0fd02086_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:13287]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[2].g_b1d5f0bb.u_2c95a5e6/s_ad24d3cf_reg' into 'g_c9c5f963[3].g_b1d5f0bb.u_2c95a5e6/s_730e4254_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:13287]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[1].g_80566c55.s_0fd02086_reg' into 'g_c9c5f963[0].g_b1d5f0bb.u_2c95a5e6/s_730e4254_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:11801]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[2].g_80566c55.s_0fd02086_reg' into 'g_c9c5f963[0].g_b1d5f0bb.u_2c95a5e6/s_ad24d3cf_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:11801]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[1].g_b1d5f0bb.u_2c95a5e6/s_730e4254_reg' into 'g_c9c5f963[0].g_b1d5f0bb.u_2c95a5e6/s_ad24d3cf_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:13286]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[2].g_b1d5f0bb.u_2c95a5e6/s_730e4254_reg' into 'g_c9c5f963[3].g_80566c55.s_0fd02086_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:13286]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[1].g_b1d5f0bb.u_2c95a5e6/s_ad24d3cf_reg' into 'g_c9c5f963[3].g_80566c55.s_0fd02086_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:13287]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[2].g_b1d5f0bb.u_2c95a5e6/s_ad24d3cf_reg' into 'g_c9c5f963[3].g_b1d5f0bb.u_2c95a5e6/s_730e4254_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:13287]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[1].g_80566c55.s_0fd02086_reg' into 'g_c9c5f963[0].g_b1d5f0bb.u_2c95a5e6/s_730e4254_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:11801]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[2].g_80566c55.s_0fd02086_reg' into 'g_c9c5f963[0].g_b1d5f0bb.u_2c95a5e6/s_ad24d3cf_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:11801]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[1].g_b1d5f0bb.u_2c95a5e6/s_730e4254_reg' into 'g_c9c5f963[0].g_b1d5f0bb.u_2c95a5e6/s_ad24d3cf_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:13286]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[2].g_b1d5f0bb.u_2c95a5e6/s_730e4254_reg' into 'g_c9c5f963[3].g_80566c55.s_0fd02086_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:13286]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[1].g_b1d5f0bb.u_2c95a5e6/s_ad24d3cf_reg' into 'g_c9c5f963[3].g_80566c55.s_0fd02086_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:13287]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[2].g_b1d5f0bb.u_2c95a5e6/s_ad24d3cf_reg' into 'g_c9c5f963[3].g_b1d5f0bb.u_2c95a5e6/s_730e4254_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:13287]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[1].g_80566c55.s_0fd02086_reg' into 'g_c9c5f963[0].g_b1d5f0bb.u_2c95a5e6/s_730e4254_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:11801]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[2].g_80566c55.s_0fd02086_reg' into 'g_c9c5f963[0].g_b1d5f0bb.u_2c95a5e6/s_ad24d3cf_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:11801]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[1].g_b1d5f0bb.u_2c95a5e6/s_730e4254_reg' into 'g_c9c5f963[0].g_b1d5f0bb.u_2c95a5e6/s_ad24d3cf_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:13286]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[2].g_b1d5f0bb.u_2c95a5e6/s_730e4254_reg' into 'g_c9c5f963[3].g_80566c55.s_0fd02086_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:13286]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[1].g_b1d5f0bb.u_2c95a5e6/s_ad24d3cf_reg' into 'g_c9c5f963[3].g_80566c55.s_0fd02086_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:13287]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[2].g_b1d5f0bb.u_2c95a5e6/s_ad24d3cf_reg' into 'g_c9c5f963[3].g_b1d5f0bb.u_2c95a5e6/s_730e4254_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:13287]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[1].g_80566c55.s_0fd02086_reg' into 'g_c9c5f963[0].g_b1d5f0bb.u_2c95a5e6/s_730e4254_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:11801]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[2].g_80566c55.s_0fd02086_reg' into 'g_c9c5f963[0].g_b1d5f0bb.u_2c95a5e6/s_ad24d3cf_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:11801]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[1].g_b1d5f0bb.u_2c95a5e6/s_730e4254_reg' into 'g_c9c5f963[0].g_b1d5f0bb.u_2c95a5e6/s_ad24d3cf_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:13286]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[2].g_b1d5f0bb.u_2c95a5e6/s_730e4254_reg' into 'g_c9c5f963[3].g_80566c55.s_0fd02086_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:13286]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[1].g_b1d5f0bb.u_2c95a5e6/s_ad24d3cf_reg' into 'g_c9c5f963[3].g_80566c55.s_0fd02086_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:13287]
INFO: [Synth 8-4471] merging register 'g_c9c5f963[2].g_b1d5f0bb.u_2c95a5e6/s_ad24d3cf_reg' into 'g_c9c5f963[3].g_b1d5f0bb.u_2c95a5e6/s_730e4254_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:13287]
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'g_2c24a95e[1].g_1aeb70f6[0].u_d1217ceb/g_aac75235.srl_reg[0:0]' into 'g_2c24a95e[0].g_1aeb70f6[0].u_d1217ceb/g_aac75235.srl_reg[0:0]' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:9502]
INFO: [Synth 8-4471] merging register 'g_2c24a95e[1].g_1aeb70f6[0].u_ed9051e9/g_aac75235.srl_reg[0:0]' into 'g_2c24a95e[0].g_1aeb70f6[0].u_ed9051e9/g_aac75235.srl_reg[0:0]' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:9502]
INFO: [Synth 8-4471] merging register 'g_2c24a95e[2].g_1aeb70f6[0].u_d1217ceb/g_aac75235.srl_reg[0:0]' into 'g_2c24a95e[0].g_1aeb70f6[0].u_d1217ceb/g_aac75235.srl_reg[0:0]' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:9502]
INFO: [Synth 8-4471] merging register 'g_2c24a95e[2].g_1aeb70f6[0].u_ed9051e9/g_aac75235.srl_reg[0:0]' into 'g_2c24a95e[0].g_1aeb70f6[0].u_ed9051e9/g_aac75235.srl_reg[0:0]' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:9502]
INFO: [Synth 8-4471] merging register 'g_2c24a95e[3].g_1aeb70f6[0].u_d1217ceb/g_aac75235.srl_reg[0:0]' into 'g_2c24a95e[0].g_1aeb70f6[0].u_d1217ceb/g_aac75235.srl_reg[0:0]' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:9502]
INFO: [Synth 8-4471] merging register 'g_2c24a95e[3].g_1aeb70f6[0].u_ed9051e9/g_aac75235.srl_reg[0:0]' into 'g_2c24a95e[0].g_1aeb70f6[0].u_ed9051e9/g_aac75235.srl_reg[0:0]' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:9502]
INFO: [Synth 8-4471] merging register 'g_2c24a95e[4].g_1aeb70f6[0].u_d1217ceb/g_aac75235.srl_reg[0:0]' into 'g_2c24a95e[0].g_1aeb70f6[0].u_d1217ceb/g_aac75235.srl_reg[0:0]' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:9502]
INFO: [Synth 8-4471] merging register 'g_2c24a95e[4].g_1aeb70f6[0].u_ed9051e9/g_aac75235.srl_reg[0:0]' into 'g_2c24a95e[0].g_1aeb70f6[0].u_ed9051e9/g_aac75235.srl_reg[0:0]' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:9502]
INFO: [Synth 8-4471] merging register 'g_2c24a95e[5].g_1aeb70f6[0].u_d1217ceb/g_aac75235.srl_reg[0:0]' into 'g_2c24a95e[0].g_1aeb70f6[0].u_d1217ceb/g_aac75235.srl_reg[0:0]' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:9502]
INFO: [Synth 8-4471] merging register 'g_2c24a95e[5].g_1aeb70f6[0].u_ed9051e9/g_aac75235.srl_reg[0:0]' into 'g_2c24a95e[0].g_1aeb70f6[0].u_ed9051e9/g_aac75235.srl_reg[0:0]' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:9502]
INFO: [Synth 8-4471] merging register 'g_2c24a95e[6].g_1aeb70f6[0].u_d1217ceb/g_aac75235.srl_reg[0:0]' into 'g_2c24a95e[0].g_1aeb70f6[0].u_d1217ceb/g_aac75235.srl_reg[0:0]' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:9502]
INFO: [Synth 8-4471] merging register 'g_2c24a95e[6].g_1aeb70f6[0].u_ed9051e9/g_aac75235.srl_reg[0:0]' into 'g_2c24a95e[0].g_1aeb70f6[0].u_ed9051e9/g_aac75235.srl_reg[0:0]' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:9502]
INFO: [Synth 8-4471] merging register 'g_2c24a95e[7].g_1aeb70f6[0].u_d1217ceb/g_aac75235.srl_reg[0:0]' into 'g_2c24a95e[0].g_1aeb70f6[0].u_d1217ceb/g_aac75235.srl_reg[0:0]' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:9502]
INFO: [Synth 8-4471] merging register 'g_2c24a95e[7].g_1aeb70f6[0].u_ed9051e9/g_aac75235.srl_reg[0:0]' into 'g_2c24a95e[0].g_1aeb70f6[0].u_ed9051e9/g_aac75235.srl_reg[0:0]' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:9502]
INFO: [Synth 8-4471] merging register 'g_2c24a95e[8].g_1aeb70f6[0].u_d1217ceb/g_aac75235.srl_reg[0:0]' into 'g_2c24a95e[0].g_1aeb70f6[0].u_d1217ceb/g_aac75235.srl_reg[0:0]' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:9502]
INFO: [Synth 8-4471] merging register 'g_2c24a95e[8].g_1aeb70f6[0].u_ed9051e9/g_aac75235.srl_reg[0:0]' into 'g_2c24a95e[0].g_1aeb70f6[0].u_ed9051e9/g_aac75235.srl_reg[0:0]' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:9502]
INFO: [Synth 8-4471] merging register 'g_2c24a95e[9].g_1aeb70f6[0].u_d1217ceb/g_aac75235.srl_reg[0:0]' into 'g_2c24a95e[0].g_1aeb70f6[0].u_d1217ceb/g_aac75235.srl_reg[0:0]' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:9502]
INFO: [Synth 8-4471] merging register 'g_2c24a95e[9].g_1aeb70f6[0].u_ed9051e9/g_aac75235.srl_reg[0:0]' into 'g_2c24a95e[0].g_1aeb70f6[0].u_ed9051e9/g_aac75235.srl_reg[0:0]' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:9502]
INFO: [Synth 8-4471] merging register 'g_2c24a95e[10].g_1aeb70f6[0].u_d1217ceb/g_aac75235.srl_reg[0:0]' into 'g_2c24a95e[0].g_1aeb70f6[0].u_d1217ceb/g_aac75235.srl_reg[0:0]' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:9502]
INFO: [Synth 8-4471] merging register 'g_2c24a95e[10].g_1aeb70f6[0].u_ed9051e9/g_aac75235.srl_reg[0:0]' into 'g_2c24a95e[0].g_1aeb70f6[0].u_ed9051e9/g_aac75235.srl_reg[0:0]' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:9502]
INFO: [Synth 8-4471] merging register 'g_2c24a95e[11].g_1aeb70f6[0].u_d1217ceb/g_aac75235.srl_reg[0:0]' into 'g_2c24a95e[0].g_1aeb70f6[0].u_d1217ceb/g_aac75235.srl_reg[0:0]' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:9502]
INFO: [Synth 8-4471] merging register 'g_2c24a95e[11].g_1aeb70f6[0].u_ed9051e9/g_aac75235.srl_reg[0:0]' into 'g_2c24a95e[0].g_1aeb70f6[0].u_ed9051e9/g_aac75235.srl_reg[0:0]' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:9502]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/u_a39e1143/g_762e7116[0].s_1e38364a_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[192] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[193] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[194] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[195] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[196] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[197] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[198] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[199] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[200] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[201] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[202] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[203] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[204] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[205] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[206] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[207] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[208] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[209] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[210] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[211] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[212] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[213] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[214] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[215] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[216] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[217] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[218] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[219] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[220] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[221] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[222] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[223] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[224] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[225] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[226] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[227] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[228] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[229] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[230] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[231] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[232] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[233] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[234] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[235] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[236] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[237] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[238] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[239] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[240] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[241] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[242] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[243] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[244] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[245] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[246] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[247] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[248] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[249] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[250] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[251] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[252] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[253] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[254] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[256] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[257] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[258] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[259] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[260] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[261] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[262] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[263] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[264] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[265] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[266] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[267] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[268] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[269] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[270] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[271] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[272] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[273] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_rd_pool_img/s_f4384ce7_reg[274] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'g_2b46808c[1].g_21a17d86[0].u_f0696357/s_1fb763aa_reg' into 'g_2b46808c[0].g_21a17d86[0].u_f0696357/s_1fb763aa_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:21177]
INFO: [Synth 8-4471] merging register 'g_2b46808c[1].g_21a17d86[0].u_f0696357/s_40f03e2a_reg' into 'g_2b46808c[0].g_21a17d86[0].u_f0696357/s_40f03e2a_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:21187]
INFO: [Synth 8-4471] merging register 'g_2b46808c[2].g_21a17d86[0].u_f0696357/s_1fb763aa_reg' into 'g_2b46808c[0].g_21a17d86[0].u_f0696357/s_1fb763aa_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:21177]
INFO: [Synth 8-4471] merging register 'g_2b46808c[2].g_21a17d86[0].u_f0696357/s_40f03e2a_reg' into 'g_2b46808c[0].g_21a17d86[0].u_f0696357/s_40f03e2a_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:21187]
INFO: [Synth 8-4471] merging register 'g_2b46808c[3].g_21a17d86[0].u_f0696357/s_1fb763aa_reg' into 'g_2b46808c[0].g_21a17d86[0].u_f0696357/s_1fb763aa_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:21177]
INFO: [Synth 8-4471] merging register 'g_2b46808c[3].g_21a17d86[0].u_f0696357/s_40f03e2a_reg' into 'g_2b46808c[0].g_21a17d86[0].u_f0696357/s_40f03e2a_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:21187]
INFO: [Synth 8-4471] merging register 'g_2b46808c[4].g_21a17d86[0].u_f0696357/s_1fb763aa_reg' into 'g_2b46808c[0].g_21a17d86[0].u_f0696357/s_1fb763aa_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:21177]
INFO: [Synth 8-4471] merging register 'g_2b46808c[4].g_21a17d86[0].u_f0696357/s_40f03e2a_reg' into 'g_2b46808c[0].g_21a17d86[0].u_f0696357/s_40f03e2a_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:21187]
INFO: [Synth 8-4471] merging register 'g_2b46808c[5].g_21a17d86[0].u_f0696357/s_1fb763aa_reg' into 'g_2b46808c[0].g_21a17d86[0].u_f0696357/s_1fb763aa_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:21177]
INFO: [Synth 8-4471] merging register 'g_2b46808c[5].g_21a17d86[0].u_f0696357/s_40f03e2a_reg' into 'g_2b46808c[0].g_21a17d86[0].u_f0696357/s_40f03e2a_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:21187]
INFO: [Synth 8-4471] merging register 'g_2b46808c[6].g_21a17d86[0].u_f0696357/s_1fb763aa_reg' into 'g_2b46808c[0].g_21a17d86[0].u_f0696357/s_1fb763aa_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:21177]
INFO: [Synth 8-4471] merging register 'g_2b46808c[6].g_21a17d86[0].u_f0696357/s_40f03e2a_reg' into 'g_2b46808c[0].g_21a17d86[0].u_f0696357/s_40f03e2a_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:21187]
INFO: [Synth 8-4471] merging register 'g_2b46808c[7].g_21a17d86[0].u_f0696357/s_1fb763aa_reg' into 'g_2b46808c[0].g_21a17d86[0].u_f0696357/s_1fb763aa_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:21177]
INFO: [Synth 8-4471] merging register 'g_2b46808c[7].g_21a17d86[0].u_f0696357/s_40f03e2a_reg' into 'g_2b46808c[0].g_21a17d86[0].u_f0696357/s_40f03e2a_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:21187]
INFO: [Synth 8-4471] merging register 'g_2b46808c[8].g_21a17d86[0].u_f0696357/s_1fb763aa_reg' into 'g_2b46808c[0].g_21a17d86[0].u_f0696357/s_1fb763aa_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:21177]
INFO: [Synth 8-4471] merging register 'g_2b46808c[8].g_21a17d86[0].u_f0696357/s_40f03e2a_reg' into 'g_2b46808c[0].g_21a17d86[0].u_f0696357/s_40f03e2a_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:21187]
INFO: [Synth 8-4471] merging register 'g_2b46808c[9].g_21a17d86[0].u_f0696357/s_1fb763aa_reg' into 'g_2b46808c[0].g_21a17d86[0].u_f0696357/s_1fb763aa_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:21177]
INFO: [Synth 8-4471] merging register 'g_2b46808c[9].g_21a17d86[0].u_f0696357/s_40f03e2a_reg' into 'g_2b46808c[0].g_21a17d86[0].u_f0696357/s_40f03e2a_reg' [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:21187]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design m_18e7cb96__GB1 has port s_c7a6b675[3] driven by constant 0
WARNING: [Synth 8-3917] design m_18e7cb96__GB1 has port s_cd4dd523[10] driven by constant 0
WARNING: [Synth 8-3917] design m_18e7cb96__GB1 has port s_4dfcb050[10] driven by constant 0
WARNING: [Synth 8-3917] design m_18e7cb96__GB1 has port s_17f637ba[10] driven by constant 0
WARNING: [Synth 8-3917] design m_18e7cb96__GB1 has port s_17f637ba[9] driven by constant 0
WARNING: [Synth 8-3917] design m_18e7cb96__GB1 has port s_17f637ba[8] driven by constant 0
WARNING: [Synth 8-3917] design m_18e7cb96__GB1 has port s_17f637ba[7] driven by constant 0
WARNING: [Synth 8-3917] design m_18e7cb96__GB1 has port s_17f637ba[6] driven by constant 0
WARNING: [Synth 8-3917] design m_18e7cb96__GB1 has port s_17f637ba[5] driven by constant 0
WARNING: [Synth 8-3917] design m_18e7cb96__GB1 has port s_17f637ba[4] driven by constant 0
WARNING: [Synth 8-3917] design m_18e7cb96__GB1 has port s_25c4a0a0[10] driven by constant 0
WARNING: [Synth 8-3917] design m_18e7cb96__GB1 has port s_25c4a0a0[9] driven by constant 0
WARNING: [Synth 8-3917] design m_18e7cb96__GB1 has port s_25c4a0a0[8] driven by constant 0
WARNING: [Synth 8-3917] design m_18e7cb96__GB1 has port s_25c4a0a0[7] driven by constant 0
WARNING: [Synth 8-3917] design m_18e7cb96__GB1 has port s_25c4a0a0[6] driven by constant 0
WARNING: [Synth 8-3917] design m_18e7cb96__GB1 has port s_25c4a0a0[5] driven by constant 0
WARNING: [Synth 8-3917] design m_18e7cb96__GB1 has port s_25c4a0a0[4] driven by constant 0
WARNING: [Synth 8-3917] design m_18e7cb96__GB1 has port s_9a4266b1[10] driven by constant 0
WARNING: [Synth 8-3917] design m_18e7cb96__GB1 has port s_7d63fbee[10] driven by constant 0
WARNING: [Synth 8-3917] design m_18e7cb96__GB1 has port s_7d63fbee[9] driven by constant 0
WARNING: [Synth 8-3917] design m_18e7cb96__GB1 has port s_7d63fbee[8] driven by constant 0
WARNING: [Synth 8-3936] Found unconnected internal register 'g_3dba1384[1].u_0c86ad3a/g_c04a79cd.u_2b4b59ac/g_44b3feb4.s_8fd6fce5_reg' and it is trimmed from '28' to '27' bits. [/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system/ipshared/6fc9/hdl/DPUCZDX8G_v3_3_0_vl_dpu.sv:9025]
WARNING: [Synth 8-3917] design m_3d63971a has port s_02a0048e[0] driven by constant 1
WARNING: [Synth 8-3917] design m_3d63971a has port s_40310c1a[0] driven by constant 1
WARNING: [Synth 8-3917] design m_3d63971a has port s_1949c2fa[1] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_1949c2fa[0] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[95] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[94] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[93] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[92] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[91] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[90] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[89] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[88] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[87] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[86] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[85] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[84] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[83] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[82] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[81] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[80] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[79] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[78] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[77] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[76] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[75] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[74] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[73] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[72] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[71] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[70] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[69] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[68] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[67] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[66] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[65] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[64] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[63] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[62] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[61] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[60] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[59] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[58] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[57] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[56] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[55] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[54] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[53] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[52] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[51] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[50] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[49] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[48] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[47] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[46] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[45] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[44] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[43] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[42] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[41] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[40] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[39] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[38] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[37] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[36] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[35] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[34] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[33] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[32] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[31] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[30] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[29] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[28] driven by constant 0
WARNING: [Synth 8-3917] design m_3d63971a has port s_3257d9c0[27] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4652] Swapped enable and write-enable on 6 RAM instances of RAM u_5c34ccb0/u_398536e2/g_22f93850[0].u_89f4b251/s_1bffc1be_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 6 RAM instances of RAM u_5c34ccb0/u_398536e2/g_22f93850[1].u_89f4b251/s_1bffc1be_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 6 RAM instances of RAM u_5c34ccb0/u_398536e2/g_22f93850[2].u_89f4b251/s_1bffc1be_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 6 RAM instances of RAM u_5c34ccb0/u_398536e2/g_22f93850[3].u_89f4b251/s_1bffc1be_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 6 RAM instances of RAM u_5c34ccb0/u_398536e2/g_22f93850[4].u_89f4b251/s_1bffc1be_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 6 RAM instances of RAM u_5c34ccb0/u_398536e2/g_22f93850[5].u_89f4b251/s_1bffc1be_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 6 RAM instances of RAM u_5c34ccb0/u_398536e2/g_22f93850[6].u_89f4b251/s_1bffc1be_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 6 RAM instances of RAM u_5c34ccb0/u_398536e2/g_22f93850[7].u_89f4b251/s_1bffc1be_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 6 RAM instances of RAM u_5c34ccb0/u_9602ddab/g_17e01e20[0].u_f4d7e4e5/s_1bffc1be_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 6 RAM instances of RAM u_5c34ccb0/u_9602ddab/g_17e01e20[1].u_f4d7e4e5/s_1bffc1be_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 6 RAM instances of RAM u_5c34ccb0/u_9602ddab/g_17e01e20[2].u_f4d7e4e5/s_1bffc1be_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 6 RAM instances of RAM u_5c34ccb0/u_9602ddab/g_17e01e20[3].u_f4d7e4e5/s_1bffc1be_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 6 RAM instances of RAM u_5c34ccb0/u_9602ddab/g_17e01e20[4].u_f4d7e4e5/s_1bffc1be_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 6 RAM instances of RAM u_5c34ccb0/u_9602ddab/g_17e01e20[5].u_f4d7e4e5/s_1bffc1be_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 6 RAM instances of RAM u_5c34ccb0/u_9602ddab/g_17e01e20[6].u_f4d7e4e5/s_1bffc1be_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 6 RAM instances of RAM u_5c34ccb0/u_9602ddab/g_17e01e20[7].u_f4d7e4e5/s_1bffc1be_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 6 RAM instances of RAM u_5c34ccb0/u_9602ddab/g_17e01e20[8].u_f4d7e4e5/s_1bffc1be_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 6 RAM instances of RAM u_5c34ccb0/u_9602ddab/g_17e01e20[9].u_f4d7e4e5/s_1bffc1be_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 6 RAM instances of RAM u_5c34ccb0/u_9602ddab/g_17e01e20[10].u_f4d7e4e5/s_1bffc1be_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 6 RAM instances of RAM u_5c34ccb0/u_9602ddab/g_17e01e20[11].u_f4d7e4e5/s_1bffc1be_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 6 RAM instances of RAM u_5c34ccb0/u_9602ddab/g_17e01e20[12].u_f4d7e4e5/s_1bffc1be_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 6 RAM instances of RAM u_5c34ccb0/u_58d64cee/g_22f93850[0].u_89f4b251/s_1bffc1be_reg to conserve power
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:46 ; elapsed = 00:02:22 . Memory (MB): peak = 3064.270 ; gain = 697.844 ; free physical = 13352 ; free virtual = 20568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+-----------------------------------------------------------------------------------------------+---------------+----------------+
|Module Name | RTL Object                                                                                    | Depth x Width | Implemented As | 
+------------+-----------------------------------------------------------------------------------------------+---------------+----------------+
|m_6e8b929a  | s_993514dd                                                                                    | 32x96         | LUT            | 
|m_6e8b929a  | s_993514dd                                                                                    | 32x96         | LUT            | 
|m_6e8b929a  | s_993514dd                                                                                    | 32x96         | LUT            | 
|m_6e8b929a  | s_993514dd                                                                                    | 32x96         | LUT            | 
|m_a670f70d  | s_9ea13117                                                                                    | 32x3          | LUT            | 
|m_3b699fdc  | g_c9c5f963[0].g_a9e2409f.u_4d51d02c/g_3da0704c.u_fed43d5b/g_fd57033d[0].u_581fd662/s_9ea13117 | 32x3          | LUT            | 
|m_3b699fdc  | g_c9c5f963[0].g_a9e2409f.u_4d51d02c/g_3da0704c.u_fed43d5b/g_fd57033d[1].u_581fd662/s_9ea13117 | 32x3          | LUT            | 
|m_3b699fdc  | g_c9c5f963[0].g_a9e2409f.u_4d51d02c/g_3da0704c.u_fed43d5b/g_fd57033d[2].u_581fd662/s_9ea13117 | 32x3          | LUT            | 
|m_3b699fdc  | g_c9c5f963[0].g_a9e2409f.u_4d51d02c/g_3da0704c.u_fed43d5b/g_5b95da14[1].u_9233e921/s_9ea13117 | 32x3          | LUT            | 
|m_3b699fdc  | g_c9c5f963[0].g_a9e2409f.u_4d51d02c/g_3da0704c.u_fed43d5b/g_5b95da14[2].u_9233e921/s_9ea13117 | 32x3          | LUT            | 
|m_3b699fdc  | g_c9c5f963[0].g_a9e2409f.u_4d51d02c/g_3da0704c.u_fed43d5b/g_5b95da14[0].u_9233e921/s_9ea13117 | 32x3          | LUT            | 
|m_3b699fdc  | g_c9c5f963[2].g_a9e2409f.u_4d51d02c/g_3da0704c.u_fed43d5b/g_fd57033d[0].u_581fd662/s_9ea13117 | 32x3          | LUT            | 
|m_3b699fdc  | g_c9c5f963[2].g_a9e2409f.u_4d51d02c/g_3da0704c.u_fed43d5b/g_fd57033d[1].u_581fd662/s_9ea13117 | 32x3          | LUT            | 
|m_3b699fdc  | g_c9c5f963[2].g_a9e2409f.u_4d51d02c/g_3da0704c.u_fed43d5b/g_fd57033d[2].u_581fd662/s_9ea13117 | 32x3          | LUT            | 
|m_3b699fdc  | g_c9c5f963[2].g_a9e2409f.u_4d51d02c/g_3da0704c.u_fed43d5b/g_5b95da14[1].u_9233e921/s_9ea13117 | 32x3          | LUT            | 
|m_3b699fdc  | g_c9c5f963[2].g_a9e2409f.u_4d51d02c/g_3da0704c.u_fed43d5b/g_5b95da14[2].u_9233e921/s_9ea13117 | 32x3          | LUT            | 
|m_3b699fdc  | g_c9c5f963[2].g_a9e2409f.u_4d51d02c/g_3da0704c.u_fed43d5b/g_5b95da14[0].u_9233e921/s_9ea13117 | 32x3          | LUT            | 
|m_3b699fdc  | g_c9c5f963[0].g_a9e2409f.u_4d51d02c/g_3da0704c.u_fed43d5b/g_fd57033d[0].u_581fd662/s_9ea13117 | 32x3          | LUT            | 
|m_3b699fdc  | g_c9c5f963[0].g_a9e2409f.u_4d51d02c/g_3da0704c.u_fed43d5b/g_fd57033d[1].u_581fd662/s_9ea13117 | 32x3          | LUT            | 
|m_3b699fdc  | g_c9c5f963[0].g_a9e2409f.u_4d51d02c/g_3da0704c.u_fed43d5b/g_fd57033d[2].u_581fd662/s_9ea13117 | 32x3          | LUT            | 
|m_3b699fdc  | g_c9c5f963[0].g_a9e2409f.u_4d51d02c/g_3da0704c.u_fed43d5b/g_5b95da14[1].u_9233e921/s_9ea13117 | 32x3          | LUT            | 
|m_3b699fdc  | g_c9c5f963[0].g_a9e2409f.u_4d51d02c/g_3da0704c.u_fed43d5b/g_5b95da14[2].u_9233e921/s_9ea13117 | 32x3          | LUT            | 
|m_3b699fdc  | g_c9c5f963[0].g_a9e2409f.u_4d51d02c/g_3da0704c.u_fed43d5b/g_5b95da14[0].u_9233e921/s_9ea13117 | 32x3          | LUT            | 
|m_3b699fdc  | g_c9c5f963[2].g_a9e2409f.u_4d51d02c/g_3da0704c.u_fed43d5b/g_fd57033d[0].u_581fd662/s_9ea13117 | 32x3          | LUT            | 
|m_3b699fdc  | g_c9c5f963[2].g_a9e2409f.u_4d51d02c/g_3da0704c.u_fed43d5b/g_fd57033d[1].u_581fd662/s_9ea13117 | 32x3          | LUT            | 
|m_3b699fdc  | g_c9c5f963[2].g_a9e2409f.u_4d51d02c/g_3da0704c.u_fed43d5b/g_fd57033d[2].u_581fd662/s_9ea13117 | 32x3          | LUT            | 
|m_3b699fdc  | g_c9c5f963[2].g_a9e2409f.u_4d51d02c/g_3da0704c.u_fed43d5b/g_5b95da14[1].u_9233e921/s_9ea13117 | 32x3          | LUT            | 
|m_3b699fdc  | g_c9c5f963[2].g_a9e2409f.u_4d51d02c/g_3da0704c.u_fed43d5b/g_5b95da14[2].u_9233e921/s_9ea13117 | 32x3          | LUT            | 
|m_3b699fdc  | g_c9c5f963[2].g_a9e2409f.u_4d51d02c/g_3da0704c.u_fed43d5b/g_5b95da14[0].u_9233e921/s_9ea13117 | 32x3          | LUT            | 
+------------+-----------------------------------------------------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+-----------------------------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                        | RTL Object                                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|m_3d63971a                         | u_5c34ccb0/u_398536e2/g_22f93850[0].u_89f4b251/s_1bffc1be_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|m_3d63971a                         | u_5c34ccb0/u_398536e2/g_22f93850[1].u_89f4b251/s_1bffc1be_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|m_3d63971a                         | u_5c34ccb0/u_398536e2/g_22f93850[2].u_89f4b251/s_1bffc1be_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|m_3d63971a                         | u_5c34ccb0/u_398536e2/g_22f93850[3].u_89f4b251/s_1bffc1be_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|m_3d63971a                         | u_5c34ccb0/u_398536e2/g_22f93850[4].u_89f4b251/s_1bffc1be_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|m_3d63971a                         | u_5c34ccb0/u_398536e2/g_22f93850[5].u_89f4b251/s_1bffc1be_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|m_3d63971a                         | u_5c34ccb0/u_398536e2/g_22f93850[6].u_89f4b251/s_1bffc1be_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|m_3d63971a                         | u_5c34ccb0/u_398536e2/g_22f93850[7].u_89f4b251/s_1bffc1be_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|m_3d63971a                         | u_5c34ccb0/u_9602ddab/g_17e01e20[0].u_f4d7e4e5/s_1bffc1be_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|m_3d63971a                         | u_5c34ccb0/u_9602ddab/g_17e01e20[1].u_f4d7e4e5/s_1bffc1be_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|m_3d63971a                         | u_5c34ccb0/u_9602ddab/g_17e01e20[2].u_f4d7e4e5/s_1bffc1be_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|m_3d63971a                         | u_5c34ccb0/u_9602ddab/g_17e01e20[3].u_f4d7e4e5/s_1bffc1be_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|m_3d63971a                         | u_5c34ccb0/u_9602ddab/g_17e01e20[4].u_f4d7e4e5/s_1bffc1be_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|m_3d63971a                         | u_5c34ccb0/u_9602ddab/g_17e01e20[5].u_f4d7e4e5/s_1bffc1be_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|m_3d63971a                         | u_5c34ccb0/u_9602ddab/g_17e01e20[6].u_f4d7e4e5/s_1bffc1be_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|m_3d63971a                         | u_5c34ccb0/u_9602ddab/g_17e01e20[7].u_f4d7e4e5/s_1bffc1be_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|m_3d63971a                         | u_5c34ccb0/u_9602ddab/g_17e01e20[8].u_f4d7e4e5/s_1bffc1be_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|m_3d63971a                         | u_5c34ccb0/u_9602ddab/g_17e01e20[9].u_f4d7e4e5/s_1bffc1be_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|m_3d63971a                         | u_5c34ccb0/u_9602ddab/g_17e01e20[10].u_f4d7e4e5/s_1bffc1be_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|m_3d63971a                         | u_5c34ccb0/u_9602ddab/g_17e01e20[11].u_f4d7e4e5/s_1bffc1be_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|m_3d63971a                         | u_5c34ccb0/u_9602ddab/g_17e01e20[12].u_f4d7e4e5/s_1bffc1be_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|m_3d63971a                         | u_5c34ccb0/u_58d64cee/g_22f93850[0].u_89f4b251/s_1bffc1be_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|zynq_dpu_system_i/DPUCZDX8G_0/inst | u_341ae55c/u_10162aa2/u_16e09ec6/s_1bffc1be_reg                | 512 x 111(READ_FIRST)  | W |   | 512 x 111(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
+-----------------------------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------------------------------------------------------+-----------------------------------------------------------------------------+----------------+----------------------+---------------------------+
|Module Name                                                 | RTL Object                                                                  | Inference      | Size (Depth x Width) | Primitives                | 
+------------------------------------------------------------+-----------------------------------------------------------------------------+----------------+----------------------+---------------------------+
|\g_03f3474e[1].u_9e35b1ef                                   | g_210db100.u_3d4f7a76/u_16e09ec6/s_1bffc1be_reg                             | User Attribute | 128 x 110            | RAM64X1D x 4	RAM64M x 72	 | 
|\g_03f3474e[1].u_d734d167                                   | g_210db100.u_3d4f7a76/u_16e09ec6/s_1bffc1be_reg                             | User Attribute | 64 x 111             | RAM64M x 37	              | 
|\g_03f3474e[1].u_cc9fedeb                                   | g_210db100.u_3d4f7a76/u_16e09ec6/s_1bffc1be_reg                             | User Attribute | 32 x 108             | RAM32M x 18	              | 
|\g_03f3474e[1].u_17bd069a                                   | g_210db100.u_3d4f7a76/u_16e09ec6/s_1bffc1be_reg                             | User Attribute | 32 x 102             | RAM32M x 17	              | 
|\g_03f3474e[0].u_9e35b1ef                                   | g_210db100.u_3d4f7a76/u_16e09ec6/s_1bffc1be_reg                             | User Attribute | 128 x 110            | RAM64X1D x 4	RAM64M x 72	 | 
|zynq_dpu_system_i/DPUCZDX8G_0/inst/u_e937cb5bi_3/u_61bacca2 | g_bab916e7[0].u_2cf0f86c/u_16e09ec6/s_1bffc1be_reg                          | User Attribute | 4 x 103              | RAM32M x 18	              | 
|zynq_dpu_system_i/DPUCZDX8G_0/inst/u_e937cb5bi_3/u_61bacca2 | g_bab916e7[1].u_2cf0f86c/u_16e09ec6/s_1bffc1be_reg                          | User Attribute | 4 x 103              | RAM32M x 18	              | 
|m_3d63971a                                                  | g_fcbd764d[6].u_d4628d85/u_8d8d62c5/u_16e09ec6/s_1bffc1be_reg               | User Attribute | 32 x 96              | RAM32M x 16	              | 
|m_3d63971a                                                  | g_fcbd764d[7].u_d4628d85/u_8d8d62c5/u_16e09ec6/s_1bffc1be_reg               | User Attribute | 32 x 96              | RAM32M x 16	              | 
|zynq_dpu_system_i/DPUCZDX8G_0/inst                          | g_8529cb1f[0].u_6df19792/u_16e09ec6/s_1bffc1be_reg                          | User Attribute | 32 x 72              | RAM32M x 12	              | 
|zynq_dpu_system_i/DPUCZDX8G_0/inst                          | g_8529cb1f[1].u_6df19792/u_16e09ec6/s_1bffc1be_reg                          | User Attribute | 32 x 72              | RAM32M x 12	              | 
|zynq_dpu_system_i/DPUCZDX8G_0/inst                          | u_758817c4/u_47c91bd0/u_16e09ec6/s_1bffc1be_reg                             | User Attribute | 64 x 4               | RAM64X1D x 1	RAM64M x 1	  | 
|zynq_dpu_system_i/DPUCZDX8G_0/inst                          | u_758817c4/u_e4411981/u_16e09ec6/s_1bffc1be_reg                             | User Attribute | 64 x 4               | RAM64X1D x 1	RAM64M x 1	  | 
|zynq_dpu_system_i/DPUCZDX8G_0/inst                          | u_6adde794/u_11cc01a2/u_a810845f/u_8d8d62c5/u_16e09ec6/s_1bffc1be_reg       | User Attribute | 32 x 13              | RAM32M x 3	               | 
|zynq_dpu_system_i/DPUCZDX8G_0/inst                          | u_a0b0c4f5/u_397a4544/u_1f48f9ee/u_16e09ec6/s_1bffc1be_reg                  | User Attribute | 32 x 1               | RAM32X1D x 1	             | 
|m_18e7cb96__GB0                                             | inst_rd_pool_img/g_b459d967.u_2eb1d7b6/u_8d8d62c5/u_16e09ec6/s_1bffc1be_reg | User Attribute | 16 x 57              | RAM32M x 10	              | 
|m_18e7cb96__GB0                                             | inst_rd_pool_img/u_9dc905ad/u_8d8d62c5/u_16e09ec6/s_1bffc1be_reg            | User Attribute | 32 x 11              | RAM32M x 2	               | 
|\u_b0b72b9f/u_381a8982 /u_87914783                          | u_b4a67367/u_16e09ec6/s_1bffc1be_reg                                        | User Attribute | 64 x 32              | RAM64X1D x 2	RAM64M x 10	 | 
|\u_b0b72b9f/u_381a8982 /u_ddde2969                          | s_9985ee1b_reg                                                              | Implied        | 16 x 4               | RAM32M x 1	               | 
|\u_b0b72b9f/u_381a8982 /u_ddde2969                          | u_0518af7a/u_16e09ec6/s_1bffc1be_reg                                        | User Attribute | 32 x 128             | RAM32M x 22	              | 
|\u_b0b72b9f/u_381a8982 /u_ddde2969                          | g_470feb80[0].u_97a87533/u_16e09ec6/s_1bffc1be_reg                          | User Attribute | 32 x 4               | RAM32M x 1	               | 
|\u_b0b72b9f/u_381a8982 /u_ddde2969                          | g_470feb80[1].u_97a87533/u_16e09ec6/s_1bffc1be_reg                          | User Attribute | 32 x 4               | RAM32M x 1	               | 
|\u_b0b72b9f/u_381a8982 /u_f2731a7b                          | u_0f5ff1a2/u_16e09ec6/s_1bffc1be_reg                                        | User Attribute | 32 x 128             | RAM32M x 22	              | 
|\u_b0b72b9f/u_381a8982 /u_ea5d4dcf                          | u_1be28a32/u_16e09ec6/s_1bffc1be_reg                                        | User Attribute | 32 x 160             | RAM32M x 27	              | 
|\u_b0b72b9f/u_381a8982 /u_ea5d4dcf                          | u_b5dee6eb/u_16e09ec6/s_1bffc1be_reg                                        | User Attribute | 16 x 4               | RAM32M x 1	               | 
|\u_b0b72b9f/u_381a8982 /u_fe569533                          | u_5582e732/u_16e09ec6/s_1bffc1be_reg                                        | User Attribute | 32 x 160             | RAM32M x 27	              | 
+------------------------------------------------------------+-----------------------------------------------------------------------------+----------------+----------------------+---------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|m_ee457211  | (A2*B2)'    | 13     | 11     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clk_in1' to pin 'processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:54 ; elapsed = 00:02:31 . Memory (MB): peak = 3064.270 ; gain = 697.844 ; free physical = 12986 ; free virtual = 20279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:15 ; elapsed = 00:02:52 . Memory (MB): peak = 3064.270 ; gain = 697.844 ; free physical = 12847 ; free virtual = 20150
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-----------------------------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                        | RTL Object                                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|m_3d63971a                         | u_5c34ccb0/u_398536e2/g_22f93850[0].u_89f4b251/s_1bffc1be_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|m_3d63971a                         | u_5c34ccb0/u_398536e2/g_22f93850[1].u_89f4b251/s_1bffc1be_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|m_3d63971a                         | u_5c34ccb0/u_398536e2/g_22f93850[2].u_89f4b251/s_1bffc1be_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|m_3d63971a                         | u_5c34ccb0/u_398536e2/g_22f93850[3].u_89f4b251/s_1bffc1be_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|m_3d63971a                         | u_5c34ccb0/u_398536e2/g_22f93850[4].u_89f4b251/s_1bffc1be_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|m_3d63971a                         | u_5c34ccb0/u_398536e2/g_22f93850[5].u_89f4b251/s_1bffc1be_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|m_3d63971a                         | u_5c34ccb0/u_398536e2/g_22f93850[6].u_89f4b251/s_1bffc1be_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|m_3d63971a                         | u_5c34ccb0/u_398536e2/g_22f93850[7].u_89f4b251/s_1bffc1be_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|m_3d63971a                         | u_5c34ccb0/u_9602ddab/g_17e01e20[0].u_f4d7e4e5/s_1bffc1be_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|m_3d63971a                         | u_5c34ccb0/u_9602ddab/g_17e01e20[1].u_f4d7e4e5/s_1bffc1be_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|m_3d63971a                         | u_5c34ccb0/u_9602ddab/g_17e01e20[2].u_f4d7e4e5/s_1bffc1be_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|m_3d63971a                         | u_5c34ccb0/u_9602ddab/g_17e01e20[3].u_f4d7e4e5/s_1bffc1be_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|m_3d63971a                         | u_5c34ccb0/u_9602ddab/g_17e01e20[4].u_f4d7e4e5/s_1bffc1be_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|m_3d63971a                         | u_5c34ccb0/u_9602ddab/g_17e01e20[5].u_f4d7e4e5/s_1bffc1be_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|m_3d63971a                         | u_5c34ccb0/u_9602ddab/g_17e01e20[6].u_f4d7e4e5/s_1bffc1be_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|m_3d63971a                         | u_5c34ccb0/u_9602ddab/g_17e01e20[7].u_f4d7e4e5/s_1bffc1be_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|m_3d63971a                         | u_5c34ccb0/u_9602ddab/g_17e01e20[8].u_f4d7e4e5/s_1bffc1be_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|m_3d63971a                         | u_5c34ccb0/u_9602ddab/g_17e01e20[9].u_f4d7e4e5/s_1bffc1be_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|m_3d63971a                         | u_5c34ccb0/u_9602ddab/g_17e01e20[10].u_f4d7e4e5/s_1bffc1be_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|m_3d63971a                         | u_5c34ccb0/u_9602ddab/g_17e01e20[11].u_f4d7e4e5/s_1bffc1be_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|m_3d63971a                         | u_5c34ccb0/u_9602ddab/g_17e01e20[12].u_f4d7e4e5/s_1bffc1be_reg | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|m_3d63971a                         | u_5c34ccb0/u_58d64cee/g_22f93850[0].u_89f4b251/s_1bffc1be_reg  | 2 K x 96(READ_FIRST)   | W |   | 2 K x 96(WRITE_FIRST)  |   | R | Port A and B     | 1      | 5      | 
|zynq_dpu_system_i/DPUCZDX8G_0/inst | u_341ae55c/u_10162aa2/u_16e09ec6/s_1bffc1be_reg                | 512 x 111(READ_FIRST)  | W |   | 512 x 111(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
+-----------------------------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+------------------------------------------------------------+-----------------------------------------------------------------------------+----------------+----------------------+---------------------------+
|Module Name                                                 | RTL Object                                                                  | Inference      | Size (Depth x Width) | Primitives                | 
+------------------------------------------------------------+-----------------------------------------------------------------------------+----------------+----------------------+---------------------------+
|\g_03f3474e[1].u_9e35b1ef                                   | g_210db100.u_3d4f7a76/u_16e09ec6/s_1bffc1be_reg                             | User Attribute | 128 x 110            | RAM64X1D x 4	RAM64M x 72	 | 
|\g_03f3474e[1].u_d734d167                                   | g_210db100.u_3d4f7a76/u_16e09ec6/s_1bffc1be_reg                             | User Attribute | 64 x 111             | RAM64M x 37	              | 
|\g_03f3474e[1].u_cc9fedeb                                   | g_210db100.u_3d4f7a76/u_16e09ec6/s_1bffc1be_reg                             | User Attribute | 32 x 108             | RAM32M x 18	              | 
|\g_03f3474e[0].u_9e35b1ef                                   | g_210db100.u_3d4f7a76/u_16e09ec6/s_1bffc1be_reg                             | User Attribute | 128 x 110            | RAM64X1D x 4	RAM64M x 72	 | 
|m_3d63971a                                                  | g_fcbd764d[6].u_d4628d85/u_8d8d62c5/u_16e09ec6/s_1bffc1be_reg               | User Attribute | 32 x 96              | RAM32M x 16	              | 
|m_3d63971a                                                  | g_fcbd764d[7].u_d4628d85/u_8d8d62c5/u_16e09ec6/s_1bffc1be_reg               | User Attribute | 32 x 96              | RAM32M x 16	              | 
|zynq_dpu_system_i/DPUCZDX8G_0/inst                          | g_8529cb1f[0].u_6df19792/u_16e09ec6/s_1bffc1be_reg                          | User Attribute | 32 x 72              | RAM32M x 12	              | 
|zynq_dpu_system_i/DPUCZDX8G_0/inst                          | g_8529cb1f[1].u_6df19792/u_16e09ec6/s_1bffc1be_reg                          | User Attribute | 32 x 72              | RAM32M x 12	              | 
|zynq_dpu_system_i/DPUCZDX8G_0/inst                          | u_758817c4/u_47c91bd0/u_16e09ec6/s_1bffc1be_reg                             | User Attribute | 64 x 4               | RAM64X1D x 1	RAM64M x 1	  | 
|zynq_dpu_system_i/DPUCZDX8G_0/inst                          | u_758817c4/u_e4411981/u_16e09ec6/s_1bffc1be_reg                             | User Attribute | 64 x 4               | RAM64X1D x 1	RAM64M x 1	  | 
|zynq_dpu_system_i/DPUCZDX8G_0/inst                          | u_6adde794/u_11cc01a2/u_a810845f/u_8d8d62c5/u_16e09ec6/s_1bffc1be_reg       | User Attribute | 32 x 13              | RAM32M x 3	               | 
|zynq_dpu_system_i/DPUCZDX8G_0/inst                          | u_a0b0c4f5/u_397a4544/u_1f48f9ee/u_16e09ec6/s_1bffc1be_reg                  | User Attribute | 32 x 1               | RAM32X1D x 1	             | 
|m_18e7cb96__GB0                                             | inst_rd_pool_img/g_b459d967.u_2eb1d7b6/u_8d8d62c5/u_16e09ec6/s_1bffc1be_reg | User Attribute | 16 x 57              | RAM32M x 10	              | 
|m_18e7cb96__GB0                                             | inst_rd_pool_img/u_9dc905ad/u_8d8d62c5/u_16e09ec6/s_1bffc1be_reg            | User Attribute | 32 x 11              | RAM32M x 2	               | 
|\u_b0b72b9f/u_381a8982 /u_87914783                          | u_b4a67367/u_16e09ec6/s_1bffc1be_reg                                        | User Attribute | 64 x 32              | RAM64X1D x 2	RAM64M x 10	 | 
|\u_b0b72b9f/u_381a8982 /u_ddde2969                          | s_9985ee1b_reg                                                              | Implied        | 16 x 4               | RAM32M x 1	               | 
|\u_b0b72b9f/u_381a8982 /u_ddde2969                          | u_0518af7a/u_16e09ec6/s_1bffc1be_reg                                        | User Attribute | 32 x 128             | RAM32M x 22	              | 
|\u_b0b72b9f/u_381a8982 /u_ddde2969                          | g_470feb80[0].u_97a87533/u_16e09ec6/s_1bffc1be_reg                          | User Attribute | 32 x 4               | RAM32M x 1	               | 
|\u_b0b72b9f/u_381a8982 /u_ddde2969                          | g_470feb80[1].u_97a87533/u_16e09ec6/s_1bffc1be_reg                          | User Attribute | 32 x 4               | RAM32M x 1	               | 
|\u_b0b72b9f/u_381a8982 /u_f2731a7b                          | u_0f5ff1a2/u_16e09ec6/s_1bffc1be_reg                                        | User Attribute | 32 x 128             | RAM32M x 22	              | 
|\u_b0b72b9f/u_381a8982 /u_ea5d4dcf                          | u_1be28a32/u_16e09ec6/s_1bffc1be_reg                                        | User Attribute | 32 x 160             | RAM32M x 27	              | 
|\u_b0b72b9f/u_381a8982 /u_ea5d4dcf                          | u_b5dee6eb/u_16e09ec6/s_1bffc1be_reg                                        | User Attribute | 16 x 4               | RAM32M x 1	               | 
|\u_b0b72b9f/u_381a8982 /u_fe569533                          | u_5582e732/u_16e09ec6/s_1bffc1be_reg                                        | User Attribute | 32 x 160             | RAM32M x 27	              | 
|zynq_dpu_system_i/DPUCZDX8G_0/inst/u_e937cb5bi_3/u_61bacca2 | g_bab916e7[0].u_2cf0f86c/u_16e09ec6/s_1bffc1be_reg                          | User Attribute | 4 x 103              | RAM32M x 18	              | 
|zynq_dpu_system_i/DPUCZDX8G_0/inst/u_e937cb5bi_3/u_61bacca2 | g_bab916e7[1].u_2cf0f86c/u_16e09ec6/s_1bffc1be_reg                          | User Attribute | 4 x 103              | RAM32M x 18	              | 
+------------------------------------------------------------+-----------------------------------------------------------------------------+----------------+----------------------+---------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance zynq_dpu_system_i/DPUCZDX8G_0/inst/u_3655bc1ai_13/u_341ae55c/u_10162aa2/u_16e09ec6/s_1bffc1be_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance zynq_dpu_system_i/DPUCZDX8G_0/inst/u_3655bc1ai_13/u_341ae55c/u_10162aa2/u_16e09ec6/s_1bffc1be_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:36 ; elapsed = 00:03:13 . Memory (MB): peak = 3068.195 ; gain = 701.770 ; free physical = 11908 ; free virtual = 19234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance zynq_dpu_system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_3655bc1a/u_341ae55c/u_10162aa2/u_16e09ec6/s_1bffc1be_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:51 ; elapsed = 00:03:28 . Memory (MB): peak = 3141.359 ; gain = 774.934 ; free physical = 11823 ; free virtual = 19238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:51 ; elapsed = 00:03:28 . Memory (MB): peak = 3141.359 ; gain = 774.934 ; free physical = 11824 ; free virtual = 19240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:12 ; elapsed = 00:03:49 . Memory (MB): peak = 3141.359 ; gain = 774.934 ; free physical = 11736 ; free virtual = 19151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:13 ; elapsed = 00:03:50 . Memory (MB): peak = 3141.359 ; gain = 774.934 ; free physical = 11736 ; free virtual = 19151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:15 ; elapsed = 00:03:53 . Memory (MB): peak = 3141.359 ; gain = 774.934 ; free physical = 11746 ; free virtual = 19161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:16 ; elapsed = 00:03:53 . Memory (MB): peak = 3141.359 ; gain = 774.934 ; free physical = 11737 ; free virtual = 19152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                                                                                                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|DPUCZDX8G_v3_3_0 | g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_1d6b22ca/g_6e87ae04[0].u_13831482/g_b0a3f533[0].s_5a16d18e_reg[0][95]                                               | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | 
|DPUCZDX8G_v3_3_0 | g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_1d6b22ca/g_6e87ae04[0].u_13831482/g_b0a3f533[0].s_5a16d18e_reg[0][63]                                               | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|DPUCZDX8G_v3_3_0 | g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/g_3dba1384[0].u_0c86ad3a/g_ee0d867d.u_6b295f1a/g_a8a90bdb[4].g_b23ef5ff.s_8b5d911f_reg[4][0]               | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|DPUCZDX8G_v3_3_0 | g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_fa6ff30f/g_3dba1384[0].u_0c86ad3a/g_6a1e5dd0.g_efa1391d[0].u_6922daec/g_a8a90bdb[5].g_b23ef5ff.s_8b5d911f_reg[5][1] | 6      | 20    | NO           | NO                 | YES               | 20     | 0       | 
|DPUCZDX8G_v3_3_0 | g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_64b90adc/g_6e87ae04[0].u_13831482/g_b0a3f533[0].s_dbebdd6f_reg[0][10]                                               | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|DPUCZDX8G_v3_3_0 | g_7d88779a.u_13a9931e/u_5f486510/u_3c93adc0/u_cbbe9c95/g_3dba1384[0].u_0c86ad3a/u_6f52f1e0/g_a8a90bdb[2].g_b23ef5ff.s_8b5d911f_reg[2][0]                          | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|DPUCZDX8G_v3_3_0 | g_7d88779a.u_13a9931e/u_5f486510/u_84b5e4a7/u_bf8816a7/g_8529cb1f[0].u_b8bc4f91/u_3f4aa99c/s_92ab1c4f_reg[3]                                                      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G_v3_3_0 | g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_538feac0/g_a8a90bdb[5].g_b23ef5ff.s_8b5d911f_reg[5][0]                                                   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G_v3_3_0 | g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_8d29572f/g_a8a90bdb[5].g_b23ef5ff.s_8b5d911f_reg[5][0]                                                   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G_v3_3_0 | g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_951ad569/g_a8a90bdb[7].g_b23ef5ff.s_8b5d911f_reg[7][0]                                                   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G_v3_3_0 | g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_14b0eb52/g_a8a90bdb[3].g_b23ef5ff.s_8b5d911f_reg[3][0]                                                   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G_v3_3_0 | g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_e109f08d/g_a8a90bdb[6].g_b23ef5ff.s_8b5d911f_reg[6][0]                                                   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G_v3_3_0 | g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_6adde794/u_11cc01a2/u_dda9e80b/g_a8a90bdb[1].g_b23ef5ff.s_8b5d911f_reg[1][0]                                        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G_v3_3_0 | g_7d88779a.u_13a9931e/u_5f486510/u_3655bc1a/u_963bfea3/inst_rd_pool_img/u_e648bc3b/g_a8a90bdb[1].g_b23ef5ff.s_8b5d911f_reg[1][0]                                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G_v3_3_0 | g_7d88779a.u_13a9931e/u_5f486510/u_3655bc1a/u_963bfea3/u_e3bb2415/u_0d95854c/g_a8a90bdb[4].g_b23ef5ff.s_8b5d911f_reg[4][1]                                        | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G_v3_3_0 | g_7d88779a.u_13a9931e/u_5f486510/u_3655bc1a/u_963bfea3/u_e3bb2415/s_ab521357_reg                                                                                  | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G_v3_3_0 | g_7d88779a.u_13a9931e/u_5f486510/u_3655bc1a/u_963bfea3/u_e3bb2415/u_cce4af81/g_a8a90bdb[2].g_b23ef5ff.s_8b5d911f_reg[2][1]                                        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G_v3_3_0 | g_7d88779a.u_13a9931e/u_5f486510/u_3655bc1a/u_963bfea3/s_c510b7fd_reg[5]                                                                                          | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G_v3_3_0 | g_7d88779a.u_13a9931e/u_5f486510/u_3655bc1a/u_593d44d4/u_b234974d/u_c938395f/g_a8a90bdb[2].g_b23ef5ff.s_8b5d911f_reg[2][0]                                        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G_v3_3_0 | g_7d88779a.u_13a9931e/u_5f486510/u_3655bc1a/u_341ae55c/u_b9be6597/g_a8a90bdb[4].g_b23ef5ff.s_8b5d911f_reg[4][0]                                                   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G_v3_3_0 | g_7d88779a.u_13a9931e/u_5f486510/u_3655bc1a/u_341ae55c/u_63144ac2/g_a8a90bdb[4].g_b23ef5ff.s_8b5d911f_reg[4][0]                                                   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G_v3_3_0 | g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/u_075178ae/g_c2f309af[1].s_8bf0a1f1_reg                                                                               | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+-----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | USE_RTL_FIFO.data_srl_reg[31] | 2      | 2          | 0      | 2       | 0      | 0      | 0      | 
|dsrl__1     | USE_RTL_FIFO.data_srl_reg[31] | 30     | 30         | 0      | 30      | 0      | 0      | 0      | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     1|
|3     |CARRY4     |  2924|
|4     |DSP48E1    |   212|
|9     |LUT1       |   931|
|10    |LUT2       |  4022|
|11    |LUT3       | 13624|
|12    |LUT4       |  6698|
|13    |LUT5       |  4181|
|14    |LUT6       | 14104|
|15    |MMCME2_ADV |     1|
|16    |MUXF7      |   302|
|17    |MUXF8      |     3|
|18    |PS7        |     1|
|19    |RAM32M     |   221|
|20    |RAM32X1D   |     1|
|21    |RAM64M     |   193|
|22    |RAM64X1D   |    12|
|23    |RAMB18E1   |    22|
|24    |RAMB36E1   |   112|
|27    |SRL16      |     2|
|28    |SRL16E     |   696|
|29    |SRLC32E    |    24|
|30    |FDR        |     8|
|31    |FDRE       | 62801|
|32    |FDSE       |   607|
|33    |IBUF       |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:16 ; elapsed = 00:03:54 . Memory (MB): peak = 3141.359 ; gain = 774.934 ; free physical = 11734 ; free virtual = 19150
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 423 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:58 ; elapsed = 00:03:40 . Memory (MB): peak = 3145.270 ; gain = 437.531 ; free physical = 16348 ; free virtual = 23763
Synthesis Optimization Complete : Time (s): cpu = 00:03:20 ; elapsed = 00:03:57 . Memory (MB): peak = 3145.270 ; gain = 778.844 ; free physical = 16369 ; free virtual = 23763
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3163.242 ; gain = 0.000 ; free physical = 16246 ; free virtual = 23639
INFO: [Netlist 29-17] Analyzing 4013 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. zynq_dpu_system_i/hier_dpu_clk_rst/dpu_clk_wiz/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3334.828 ; gain = 0.000 ; free physical = 16116 ; free virtual = 23509
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 437 instances were transformed.
  FDR => FDRE: 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 221 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM64M => RAM64M (RAMD64E(x4)): 193 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 12 instances
  SRL16 => SRL16E: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
528 Infos, 222 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:46 ; elapsed = 00:04:23 . Memory (MB): peak = 3334.828 ; gain = 968.512 ; free physical = 16543 ; free virtual = 23936
INFO: [Common 17-1381] The checkpoint '/home/gflamis/Documents/zedboard_dpu/vivado_prj/my_zedboard_prj2/my_zedboard_prj2/my_zedboard_prj2.runs/synth_1/zynq_dpu_system_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 3366.844 ; gain = 32.016 ; free physical = 16541 ; free virtual = 23955
INFO: [runtcl-4] Executing : report_utilization -file zynq_dpu_system_wrapper_utilization_synth.rpt -pb zynq_dpu_system_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 16 23:44:42 2021...
