
JP6-ZERO_DIV_INT.exe:     file format elf32-sisa
JP6-ZERO_DIV_INT.exe
architecture: sisa:3, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x0000c000

Program Header:
    LOAD off    0x00000000 vaddr 0x0000bfac paddr 0x0000bfac align 2**0
         filesz 0x000000a6 memsz 0x000000a6 flags r-x

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000052  0000c000  0000c000  00000054  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .stab         00000150  00000000  00000000  000000a8  2**2
                  CONTENTS, READONLY, DEBUGGING
  2 .stabstr      00000037  00000000  00000000  000001f8  2**0
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
0000c000 l    d  .text	00000000 .text
00000000 l    d  .stab	00000000 .stab
00000000 l    d  .stabstr	00000000 .stabstr
00000000 l    d  *ABS*	00000000 .shstrtab
00000000 l    d  *ABS*	00000000 .symtab
00000000 l    d  *ABS*	00000000 .strtab
00004000 l       *ABS*	00000000 PILA
0000c01e l       .text	00000000 RSG
0000c048 l       .text	00000000 inici
0000c036 l       .text	00000000 __fin
0000c04c l       .text	00000000 binf
0000c000 g       .text	00000000 __entry_point
0000c052 g       .text	00000000 _etext
0000c052 g       *ABS*	00000000 __data_load_end
0000c052 g       *ABS*	00000000 __data_load_start
0000c052 g       .text	00000000 __dtors_end
0000c052 g       .text	00000000 __ctors_start
0000c052 g       .text	00000000 __dtors_start
0000c052 g       .text	00000000 __ctors_end
00008000 g       *ABS*	00000000 _edata
00008000 g       *ABS*	00000000 _end



JP6-ZERO_DIV_INT.exe:     file format elf32-sisa


JP6-ZERO_DIV_INT.exe:     file format elf32-sisa

Disassembly of section .text:

0000c000 <__entry_point>:
    c000:	521e 	movi	r1, 30
    c002:	53c0 	movhi	r1, -64
    c004:	5a00 	movi	r5, 0
    c006:	5b00 	movhi	r5, 0
    c008:	2940 	addi	r4, r5, 0
    c00a:	5e00 	movi	r7, 0
    c00c:	5f40 	movhi	r7, 64
    c00e:	fa70 	wrs	s5, r1
    c010:	520f 	movi	r1, 15
    c012:	7309 	out	9, r1
    c014:	52ff 	movi	r1, -1
    c016:	730a 	out	10, r1
    c018:	5c48 	movi	r6, 72
    c01a:	5dc0 	movhi	r6, -64
    c01c:	a183 	jmp	r6

0000c01e <RSG>:
    c01e:	2ff4 	addi	r7, r7, -12
    c020:	41c5 	st	10(r7), r0
    c022:	43c4 	st	8(r7), r1
    c024:	45c3 	st	6(r7), r2
    c026:	47c2 	st	4(r7), r3
    c028:	49c1 	st	2(r7), r4
    c02a:	4dc0 	st	0(r7), r6
    c02c:	f2ac 	rds	r1, s2
    c02e:	540f 	movi	r2, 15
    c030:	1642 	cmplt	r3, r1, r2
    c032:	6601 	bz	r3, 4
    c034:	2b41 	addi	r5, r5, 1

0000c036 <__fin>:
    c036:	7b0a 	out	10, r5
    c038:	3dc0 	ld	r6, 0(r7)
    c03a:	39c1 	ld	r4, 2(r7)
    c03c:	37c2 	ld	r3, 4(r7)
    c03e:	35c3 	ld	r2, 6(r7)
    c040:	33c4 	ld	r1, 8(r7)
    c042:	31c5 	ld	r0, 10(r7)
    c044:	2fcc 	addi	r7, r7, 12
    c046:	f024 	reti	

0000c048 <inici>:
    c048:	f020 	ei	
    c04a:	5000 	movi	r0, 0

0000c04c <binf>:
    c04c:	862c 	divu	r3, r0, r4
    c04e:	60fe 	bz	r0, -2
    c050:	ffff 	halt	
