ECHO 处于关闭状态。
ECHO 处于关闭状态。
NOTE: Using modified tcl85t.dll from https://gitenterprise.xilinx.com/ACT/vitis_hls_tcl
INFO: [HLS 200-10] Running 'G:/Vitis_HLS/Vitis_HLS/2023.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user '22761' on host 'xionglexiang' (Windows NT_amd64 version 6.2) on Wed Jul 12 23:25:56 +0800 2023
INFO: [HLS 200-10] In directory 'G:/fpga_design/fpga_learning/fpga_summer_camp/project'
Sourcing Tcl script 'G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/export.tcl'
INFO: [HLS 200-1510] Running: source G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/export.tcl
INFO: [HLS 200-1510] Running: open_project fir_hls_prj 
INFO: [HLS 200-10] Opening project 'G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj'.
INFO: [HLS 200-1510] Running: set_top fir_wrap 
INFO: [HLS 200-1510] Running: add_files ../res/Lab1_FIR/src/fir.cpp 
INFO: [HLS 200-10] Adding design file '../res/Lab1_FIR/src/fir.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ../res/Lab1_FIR/src/fir.h 
INFO: [HLS 200-10] Adding design file '../res/Lab1_FIR/src/fir.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../res/Lab1_FIR/src/fir_tb.cpp 
INFO: [HLS 200-10] Adding test bench file '../res/Lab1_FIR/src/fir_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 467.094 ; gain = 157.539
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vitis_HLS/Vivado/2023.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Jul 12 23:26:58 2023...
INFO: [HLS 200-802] Generated output file fir_hls_prj/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 63.534 seconds; current allocated memory: 9.781 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 65.302 seconds; peak allocated memory: 125.809 MB.
