#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1cc2040 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1cc21d0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1cb32d0 .functor NOT 1, L_0x1d20870, C4<0>, C4<0>, C4<0>;
L_0x1d20650 .functor XOR 2, L_0x1d20510, L_0x1d205b0, C4<00>, C4<00>;
L_0x1d20760 .functor XOR 2, L_0x1d20650, L_0x1d206c0, C4<00>, C4<00>;
v0x1d17a60_0 .net *"_ivl_10", 1 0, L_0x1d206c0;  1 drivers
v0x1d17b60_0 .net *"_ivl_12", 1 0, L_0x1d20760;  1 drivers
v0x1d17c40_0 .net *"_ivl_2", 1 0, L_0x1d1ae20;  1 drivers
v0x1d17d00_0 .net *"_ivl_4", 1 0, L_0x1d20510;  1 drivers
v0x1d17de0_0 .net *"_ivl_6", 1 0, L_0x1d205b0;  1 drivers
v0x1d17f10_0 .net *"_ivl_8", 1 0, L_0x1d20650;  1 drivers
v0x1d17ff0_0 .net "a", 0 0, v0x1d123a0_0;  1 drivers
v0x1d18090_0 .net "b", 0 0, v0x1d12440_0;  1 drivers
v0x1d18130_0 .net "c", 0 0, v0x1d124e0_0;  1 drivers
v0x1d181d0_0 .var "clk", 0 0;
v0x1d18270_0 .net "d", 0 0, v0x1d12620_0;  1 drivers
v0x1d18310_0 .net "out_pos_dut", 0 0, L_0x1d20160;  1 drivers
v0x1d183b0_0 .net "out_pos_ref", 0 0, L_0x1d198e0;  1 drivers
v0x1d18450_0 .net "out_sop_dut", 0 0, L_0x1d1a840;  1 drivers
v0x1d184f0_0 .net "out_sop_ref", 0 0, L_0x1cecb50;  1 drivers
v0x1d18590_0 .var/2u "stats1", 223 0;
v0x1d18630_0 .var/2u "strobe", 0 0;
v0x1d186d0_0 .net "tb_match", 0 0, L_0x1d20870;  1 drivers
v0x1d187a0_0 .net "tb_mismatch", 0 0, L_0x1cb32d0;  1 drivers
v0x1d18840_0 .net "wavedrom_enable", 0 0, v0x1d128f0_0;  1 drivers
v0x1d18910_0 .net "wavedrom_title", 511 0, v0x1d12990_0;  1 drivers
L_0x1d1ae20 .concat [ 1 1 0 0], L_0x1d198e0, L_0x1cecb50;
L_0x1d20510 .concat [ 1 1 0 0], L_0x1d198e0, L_0x1cecb50;
L_0x1d205b0 .concat [ 1 1 0 0], L_0x1d20160, L_0x1d1a840;
L_0x1d206c0 .concat [ 1 1 0 0], L_0x1d198e0, L_0x1cecb50;
L_0x1d20870 .cmp/eeq 2, L_0x1d1ae20, L_0x1d20760;
S_0x1cc2360 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1cc21d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1cb36b0 .functor AND 1, v0x1d124e0_0, v0x1d12620_0, C4<1>, C4<1>;
L_0x1cb3a90 .functor NOT 1, v0x1d123a0_0, C4<0>, C4<0>, C4<0>;
L_0x1cb3e70 .functor NOT 1, v0x1d12440_0, C4<0>, C4<0>, C4<0>;
L_0x1cb40f0 .functor AND 1, L_0x1cb3a90, L_0x1cb3e70, C4<1>, C4<1>;
L_0x1cccce0 .functor AND 1, L_0x1cb40f0, v0x1d124e0_0, C4<1>, C4<1>;
L_0x1cecb50 .functor OR 1, L_0x1cb36b0, L_0x1cccce0, C4<0>, C4<0>;
L_0x1d18d60 .functor NOT 1, v0x1d12440_0, C4<0>, C4<0>, C4<0>;
L_0x1d18dd0 .functor OR 1, L_0x1d18d60, v0x1d12620_0, C4<0>, C4<0>;
L_0x1d18ee0 .functor AND 1, v0x1d124e0_0, L_0x1d18dd0, C4<1>, C4<1>;
L_0x1d18fa0 .functor NOT 1, v0x1d123a0_0, C4<0>, C4<0>, C4<0>;
L_0x1d19070 .functor OR 1, L_0x1d18fa0, v0x1d12440_0, C4<0>, C4<0>;
L_0x1d190e0 .functor AND 1, L_0x1d18ee0, L_0x1d19070, C4<1>, C4<1>;
L_0x1d19260 .functor NOT 1, v0x1d12440_0, C4<0>, C4<0>, C4<0>;
L_0x1d192d0 .functor OR 1, L_0x1d19260, v0x1d12620_0, C4<0>, C4<0>;
L_0x1d191f0 .functor AND 1, v0x1d124e0_0, L_0x1d192d0, C4<1>, C4<1>;
L_0x1d19460 .functor NOT 1, v0x1d123a0_0, C4<0>, C4<0>, C4<0>;
L_0x1d19560 .functor OR 1, L_0x1d19460, v0x1d12620_0, C4<0>, C4<0>;
L_0x1d19620 .functor AND 1, L_0x1d191f0, L_0x1d19560, C4<1>, C4<1>;
L_0x1d197d0 .functor XNOR 1, L_0x1d190e0, L_0x1d19620, C4<0>, C4<0>;
v0x1cb2c00_0 .net *"_ivl_0", 0 0, L_0x1cb36b0;  1 drivers
v0x1cb3000_0 .net *"_ivl_12", 0 0, L_0x1d18d60;  1 drivers
v0x1cb33e0_0 .net *"_ivl_14", 0 0, L_0x1d18dd0;  1 drivers
v0x1cb37c0_0 .net *"_ivl_16", 0 0, L_0x1d18ee0;  1 drivers
v0x1cb3ba0_0 .net *"_ivl_18", 0 0, L_0x1d18fa0;  1 drivers
v0x1cb3f80_0 .net *"_ivl_2", 0 0, L_0x1cb3a90;  1 drivers
v0x1cb4200_0 .net *"_ivl_20", 0 0, L_0x1d19070;  1 drivers
v0x1d10910_0 .net *"_ivl_24", 0 0, L_0x1d19260;  1 drivers
v0x1d109f0_0 .net *"_ivl_26", 0 0, L_0x1d192d0;  1 drivers
v0x1d10ad0_0 .net *"_ivl_28", 0 0, L_0x1d191f0;  1 drivers
v0x1d10bb0_0 .net *"_ivl_30", 0 0, L_0x1d19460;  1 drivers
v0x1d10c90_0 .net *"_ivl_32", 0 0, L_0x1d19560;  1 drivers
v0x1d10d70_0 .net *"_ivl_36", 0 0, L_0x1d197d0;  1 drivers
L_0x7fa5a04b8018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1d10e30_0 .net *"_ivl_38", 0 0, L_0x7fa5a04b8018;  1 drivers
v0x1d10f10_0 .net *"_ivl_4", 0 0, L_0x1cb3e70;  1 drivers
v0x1d10ff0_0 .net *"_ivl_6", 0 0, L_0x1cb40f0;  1 drivers
v0x1d110d0_0 .net *"_ivl_8", 0 0, L_0x1cccce0;  1 drivers
v0x1d111b0_0 .net "a", 0 0, v0x1d123a0_0;  alias, 1 drivers
v0x1d11270_0 .net "b", 0 0, v0x1d12440_0;  alias, 1 drivers
v0x1d11330_0 .net "c", 0 0, v0x1d124e0_0;  alias, 1 drivers
v0x1d113f0_0 .net "d", 0 0, v0x1d12620_0;  alias, 1 drivers
v0x1d114b0_0 .net "out_pos", 0 0, L_0x1d198e0;  alias, 1 drivers
v0x1d11570_0 .net "out_sop", 0 0, L_0x1cecb50;  alias, 1 drivers
v0x1d11630_0 .net "pos0", 0 0, L_0x1d190e0;  1 drivers
v0x1d116f0_0 .net "pos1", 0 0, L_0x1d19620;  1 drivers
L_0x1d198e0 .functor MUXZ 1, L_0x7fa5a04b8018, L_0x1d190e0, L_0x1d197d0, C4<>;
S_0x1d11870 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1cc21d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1d123a0_0 .var "a", 0 0;
v0x1d12440_0 .var "b", 0 0;
v0x1d124e0_0 .var "c", 0 0;
v0x1d12580_0 .net "clk", 0 0, v0x1d181d0_0;  1 drivers
v0x1d12620_0 .var "d", 0 0;
v0x1d12710_0 .var/2u "fail", 0 0;
v0x1d127b0_0 .var/2u "fail1", 0 0;
v0x1d12850_0 .net "tb_match", 0 0, L_0x1d20870;  alias, 1 drivers
v0x1d128f0_0 .var "wavedrom_enable", 0 0;
v0x1d12990_0 .var "wavedrom_title", 511 0;
E_0x1cc09b0/0 .event negedge, v0x1d12580_0;
E_0x1cc09b0/1 .event posedge, v0x1d12580_0;
E_0x1cc09b0 .event/or E_0x1cc09b0/0, E_0x1cc09b0/1;
S_0x1d11ba0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1d11870;
 .timescale -12 -12;
v0x1d11de0_0 .var/2s "i", 31 0;
E_0x1cc0850 .event posedge, v0x1d12580_0;
S_0x1d11ee0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1d11870;
 .timescale -12 -12;
v0x1d120e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d121c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1d11870;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d12b70 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1cc21d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1d19a90 .functor NOT 1, v0x1d123a0_0, C4<0>, C4<0>, C4<0>;
L_0x1d19b20 .functor AND 1, L_0x1d19a90, v0x1d12440_0, C4<1>, C4<1>;
L_0x1d19d10 .functor NOT 1, v0x1d124e0_0, C4<0>, C4<0>, C4<0>;
L_0x1d19e90 .functor AND 1, L_0x1d19b20, L_0x1d19d10, C4<1>, C4<1>;
L_0x1d19fd0 .functor NOT 1, v0x1d12620_0, C4<0>, C4<0>, C4<0>;
L_0x1d1a150 .functor AND 1, L_0x1d19e90, L_0x1d19fd0, C4<1>, C4<1>;
L_0x1d1a2a0 .functor AND 1, v0x1d123a0_0, v0x1d12440_0, C4<1>, C4<1>;
L_0x1d1a420 .functor AND 1, L_0x1d1a2a0, v0x1d124e0_0, C4<1>, C4<1>;
L_0x1d1a530 .functor NOT 1, v0x1d12620_0, C4<0>, C4<0>, C4<0>;
L_0x1d1a5a0 .functor AND 1, L_0x1d1a420, L_0x1d1a530, C4<1>, C4<1>;
L_0x1d1a710 .functor OR 1, L_0x1d1a150, L_0x1d1a5a0, C4<0>, C4<0>;
L_0x1d1a7d0 .functor AND 1, v0x1d123a0_0, v0x1d12440_0, C4<1>, C4<1>;
L_0x1d1a8b0 .functor AND 1, L_0x1d1a7d0, v0x1d124e0_0, C4<1>, C4<1>;
L_0x1d1a970 .functor AND 1, L_0x1d1a8b0, v0x1d12620_0, C4<1>, C4<1>;
L_0x1d1a840 .functor OR 1, L_0x1d1a710, L_0x1d1a970, C4<0>, C4<0>;
L_0x1d1aba0 .functor NOT 1, v0x1d123a0_0, C4<0>, C4<0>, C4<0>;
L_0x1d1aca0 .functor NOT 1, v0x1d12440_0, C4<0>, C4<0>, C4<0>;
L_0x1d1ad10 .functor OR 1, L_0x1d1aba0, L_0x1d1aca0, C4<0>, C4<0>;
L_0x1d1aec0 .functor NOT 1, v0x1d124e0_0, C4<0>, C4<0>, C4<0>;
L_0x1d1af30 .functor OR 1, L_0x1d1ad10, L_0x1d1aec0, C4<0>, C4<0>;
L_0x1d1b0f0 .functor NOT 1, v0x1d12620_0, C4<0>, C4<0>, C4<0>;
L_0x1d1b160 .functor OR 1, L_0x1d1af30, L_0x1d1b0f0, C4<0>, C4<0>;
L_0x1d1b330 .functor NOT 1, v0x1d123a0_0, C4<0>, C4<0>, C4<0>;
L_0x1d1b3a0 .functor NOT 1, v0x1d12440_0, C4<0>, C4<0>, C4<0>;
L_0x1d1b4e0 .functor OR 1, L_0x1d1b330, L_0x1d1b3a0, C4<0>, C4<0>;
L_0x1d1b5f0 .functor OR 1, L_0x1d1b4e0, v0x1d124e0_0, C4<0>, C4<0>;
L_0x1d1b790 .functor NOT 1, v0x1d12620_0, C4<0>, C4<0>, C4<0>;
L_0x1d1b800 .functor OR 1, L_0x1d1b5f0, L_0x1d1b790, C4<0>, C4<0>;
L_0x1d1ba00 .functor AND 1, L_0x1d1b160, L_0x1d1b800, C4<1>, C4<1>;
L_0x1d1bb10 .functor NOT 1, v0x1d123a0_0, C4<0>, C4<0>, C4<0>;
L_0x1d1bc80 .functor OR 1, L_0x1d1bb10, v0x1d12440_0, C4<0>, C4<0>;
L_0x1d1bd40 .functor NOT 1, v0x1d124e0_0, C4<0>, C4<0>, C4<0>;
L_0x1d1bec0 .functor OR 1, L_0x1d1bc80, L_0x1d1bd40, C4<0>, C4<0>;
L_0x1d1bfd0 .functor NOT 1, v0x1d12620_0, C4<0>, C4<0>, C4<0>;
L_0x1d1c160 .functor OR 1, L_0x1d1bec0, L_0x1d1bfd0, C4<0>, C4<0>;
L_0x1d1c270 .functor AND 1, L_0x1d1ba00, L_0x1d1c160, C4<1>, C4<1>;
L_0x1d1c4b0 .functor NOT 1, v0x1d12440_0, C4<0>, C4<0>, C4<0>;
L_0x1d1c520 .functor OR 1, v0x1d123a0_0, L_0x1d1c4b0, C4<0>, C4<0>;
L_0x1d1c380 .functor NOT 1, v0x1d124e0_0, C4<0>, C4<0>, C4<0>;
L_0x1d1c3f0 .functor OR 1, L_0x1d1c520, L_0x1d1c380, C4<0>, C4<0>;
L_0x1d1c8c0 .functor NOT 1, v0x1d12620_0, C4<0>, C4<0>, C4<0>;
L_0x1d1c930 .functor OR 1, L_0x1d1c3f0, L_0x1d1c8c0, C4<0>, C4<0>;
L_0x1d1cba0 .functor AND 1, L_0x1d1c270, L_0x1d1c930, C4<1>, C4<1>;
L_0x1d1ccb0 .functor NOT 1, v0x1d123a0_0, C4<0>, C4<0>, C4<0>;
L_0x1d1ce90 .functor OR 1, L_0x1d1ccb0, v0x1d12440_0, C4<0>, C4<0>;
L_0x1d1cf50 .functor OR 1, L_0x1d1ce90, v0x1d124e0_0, C4<0>, C4<0>;
L_0x1d1d190 .functor NOT 1, v0x1d12620_0, C4<0>, C4<0>, C4<0>;
L_0x1d1d200 .functor OR 1, L_0x1d1cf50, L_0x1d1d190, C4<0>, C4<0>;
L_0x1d1d4a0 .functor AND 1, L_0x1d1cba0, L_0x1d1d200, C4<1>, C4<1>;
L_0x1d1d5b0 .functor NOT 1, v0x1d12440_0, C4<0>, C4<0>, C4<0>;
L_0x1d1d7c0 .functor OR 1, v0x1d123a0_0, L_0x1d1d5b0, C4<0>, C4<0>;
L_0x1d1d880 .functor OR 1, L_0x1d1d7c0, v0x1d124e0_0, C4<0>, C4<0>;
L_0x1d1dd00 .functor NOT 1, v0x1d12620_0, C4<0>, C4<0>, C4<0>;
L_0x1d1df80 .functor OR 1, L_0x1d1d880, L_0x1d1dd00, C4<0>, C4<0>;
L_0x1d1e250 .functor AND 1, L_0x1d1d4a0, L_0x1d1df80, C4<1>, C4<1>;
L_0x1d1e360 .functor OR 1, v0x1d123a0_0, v0x1d12440_0, C4<0>, C4<0>;
L_0x1d1e7b0 .functor NOT 1, v0x1d124e0_0, C4<0>, C4<0>, C4<0>;
L_0x1d1e820 .functor OR 1, L_0x1d1e360, L_0x1d1e7b0, C4<0>, C4<0>;
L_0x1d1eb10 .functor NOT 1, v0x1d12620_0, C4<0>, C4<0>, C4<0>;
L_0x1d1eb80 .functor OR 1, L_0x1d1e820, L_0x1d1eb10, C4<0>, C4<0>;
L_0x1d1ee80 .functor AND 1, L_0x1d1e250, L_0x1d1eb80, C4<1>, C4<1>;
L_0x1d1ef90 .functor OR 1, v0x1d123a0_0, v0x1d12440_0, C4<0>, C4<0>;
L_0x1d1f200 .functor NOT 1, v0x1d124e0_0, C4<0>, C4<0>, C4<0>;
L_0x1d1f270 .functor OR 1, L_0x1d1ef90, L_0x1d1f200, C4<0>, C4<0>;
L_0x1d1f590 .functor OR 1, L_0x1d1f270, v0x1d12620_0, C4<0>, C4<0>;
L_0x1d1f650 .functor AND 1, L_0x1d1ee80, L_0x1d1f590, C4<1>, C4<1>;
L_0x1d1f980 .functor NOT 1, v0x1d12440_0, C4<0>, C4<0>, C4<0>;
L_0x1d1f9f0 .functor OR 1, v0x1d123a0_0, L_0x1d1f980, C4<0>, C4<0>;
L_0x1d1fce0 .functor NOT 1, v0x1d124e0_0, C4<0>, C4<0>, C4<0>;
L_0x1d1fd50 .functor OR 1, L_0x1d1f9f0, L_0x1d1fce0, C4<0>, C4<0>;
L_0x1d200a0 .functor OR 1, L_0x1d1fd50, v0x1d12620_0, C4<0>, C4<0>;
L_0x1d20160 .functor AND 1, L_0x1d1f650, L_0x1d200a0, C4<1>, C4<1>;
v0x1d12d30_0 .net *"_ivl_0", 0 0, L_0x1d19a90;  1 drivers
v0x1d12e10_0 .net *"_ivl_10", 0 0, L_0x1d1a150;  1 drivers
v0x1d12ef0_0 .net *"_ivl_100", 0 0, L_0x1d1d7c0;  1 drivers
v0x1d12fe0_0 .net *"_ivl_102", 0 0, L_0x1d1d880;  1 drivers
v0x1d130c0_0 .net *"_ivl_104", 0 0, L_0x1d1dd00;  1 drivers
v0x1d131f0_0 .net *"_ivl_106", 0 0, L_0x1d1df80;  1 drivers
v0x1d132d0_0 .net *"_ivl_108", 0 0, L_0x1d1e250;  1 drivers
v0x1d133b0_0 .net *"_ivl_110", 0 0, L_0x1d1e360;  1 drivers
v0x1d13490_0 .net *"_ivl_112", 0 0, L_0x1d1e7b0;  1 drivers
v0x1d13600_0 .net *"_ivl_114", 0 0, L_0x1d1e820;  1 drivers
v0x1d136e0_0 .net *"_ivl_116", 0 0, L_0x1d1eb10;  1 drivers
v0x1d137c0_0 .net *"_ivl_118", 0 0, L_0x1d1eb80;  1 drivers
v0x1d138a0_0 .net *"_ivl_12", 0 0, L_0x1d1a2a0;  1 drivers
v0x1d13980_0 .net *"_ivl_120", 0 0, L_0x1d1ee80;  1 drivers
v0x1d13a60_0 .net *"_ivl_122", 0 0, L_0x1d1ef90;  1 drivers
v0x1d13b40_0 .net *"_ivl_124", 0 0, L_0x1d1f200;  1 drivers
v0x1d13c20_0 .net *"_ivl_126", 0 0, L_0x1d1f270;  1 drivers
v0x1d13e10_0 .net *"_ivl_128", 0 0, L_0x1d1f590;  1 drivers
v0x1d13ef0_0 .net *"_ivl_130", 0 0, L_0x1d1f650;  1 drivers
v0x1d13fd0_0 .net *"_ivl_132", 0 0, L_0x1d1f980;  1 drivers
v0x1d140b0_0 .net *"_ivl_134", 0 0, L_0x1d1f9f0;  1 drivers
v0x1d14190_0 .net *"_ivl_136", 0 0, L_0x1d1fce0;  1 drivers
v0x1d14270_0 .net *"_ivl_138", 0 0, L_0x1d1fd50;  1 drivers
v0x1d14350_0 .net *"_ivl_14", 0 0, L_0x1d1a420;  1 drivers
v0x1d14430_0 .net *"_ivl_140", 0 0, L_0x1d200a0;  1 drivers
v0x1d14510_0 .net *"_ivl_16", 0 0, L_0x1d1a530;  1 drivers
v0x1d145f0_0 .net *"_ivl_18", 0 0, L_0x1d1a5a0;  1 drivers
v0x1d146d0_0 .net *"_ivl_2", 0 0, L_0x1d19b20;  1 drivers
v0x1d147b0_0 .net *"_ivl_20", 0 0, L_0x1d1a710;  1 drivers
v0x1d14890_0 .net *"_ivl_22", 0 0, L_0x1d1a7d0;  1 drivers
v0x1d14970_0 .net *"_ivl_24", 0 0, L_0x1d1a8b0;  1 drivers
v0x1d14a50_0 .net *"_ivl_26", 0 0, L_0x1d1a970;  1 drivers
v0x1d14b30_0 .net *"_ivl_30", 0 0, L_0x1d1aba0;  1 drivers
v0x1d14e20_0 .net *"_ivl_32", 0 0, L_0x1d1aca0;  1 drivers
v0x1d14f00_0 .net *"_ivl_34", 0 0, L_0x1d1ad10;  1 drivers
v0x1d14fe0_0 .net *"_ivl_36", 0 0, L_0x1d1aec0;  1 drivers
v0x1d150c0_0 .net *"_ivl_38", 0 0, L_0x1d1af30;  1 drivers
v0x1d151a0_0 .net *"_ivl_4", 0 0, L_0x1d19d10;  1 drivers
v0x1d15280_0 .net *"_ivl_40", 0 0, L_0x1d1b0f0;  1 drivers
v0x1d15360_0 .net *"_ivl_42", 0 0, L_0x1d1b160;  1 drivers
v0x1d15440_0 .net *"_ivl_44", 0 0, L_0x1d1b330;  1 drivers
v0x1d15520_0 .net *"_ivl_46", 0 0, L_0x1d1b3a0;  1 drivers
v0x1d15600_0 .net *"_ivl_48", 0 0, L_0x1d1b4e0;  1 drivers
v0x1d156e0_0 .net *"_ivl_50", 0 0, L_0x1d1b5f0;  1 drivers
v0x1d157c0_0 .net *"_ivl_52", 0 0, L_0x1d1b790;  1 drivers
v0x1d158a0_0 .net *"_ivl_54", 0 0, L_0x1d1b800;  1 drivers
v0x1d15980_0 .net *"_ivl_56", 0 0, L_0x1d1ba00;  1 drivers
v0x1d15a60_0 .net *"_ivl_58", 0 0, L_0x1d1bb10;  1 drivers
v0x1d15b40_0 .net *"_ivl_6", 0 0, L_0x1d19e90;  1 drivers
v0x1d15c20_0 .net *"_ivl_60", 0 0, L_0x1d1bc80;  1 drivers
v0x1d15d00_0 .net *"_ivl_62", 0 0, L_0x1d1bd40;  1 drivers
v0x1d15de0_0 .net *"_ivl_64", 0 0, L_0x1d1bec0;  1 drivers
v0x1d15ec0_0 .net *"_ivl_66", 0 0, L_0x1d1bfd0;  1 drivers
v0x1d15fa0_0 .net *"_ivl_68", 0 0, L_0x1d1c160;  1 drivers
v0x1d16080_0 .net *"_ivl_70", 0 0, L_0x1d1c270;  1 drivers
v0x1d16160_0 .net *"_ivl_72", 0 0, L_0x1d1c4b0;  1 drivers
v0x1d16240_0 .net *"_ivl_74", 0 0, L_0x1d1c520;  1 drivers
v0x1d16320_0 .net *"_ivl_76", 0 0, L_0x1d1c380;  1 drivers
v0x1d16400_0 .net *"_ivl_78", 0 0, L_0x1d1c3f0;  1 drivers
v0x1d164e0_0 .net *"_ivl_8", 0 0, L_0x1d19fd0;  1 drivers
v0x1d165c0_0 .net *"_ivl_80", 0 0, L_0x1d1c8c0;  1 drivers
v0x1d166a0_0 .net *"_ivl_82", 0 0, L_0x1d1c930;  1 drivers
v0x1d16780_0 .net *"_ivl_84", 0 0, L_0x1d1cba0;  1 drivers
v0x1d16860_0 .net *"_ivl_86", 0 0, L_0x1d1ccb0;  1 drivers
v0x1d16940_0 .net *"_ivl_88", 0 0, L_0x1d1ce90;  1 drivers
v0x1d16e30_0 .net *"_ivl_90", 0 0, L_0x1d1cf50;  1 drivers
v0x1d16f10_0 .net *"_ivl_92", 0 0, L_0x1d1d190;  1 drivers
v0x1d16ff0_0 .net *"_ivl_94", 0 0, L_0x1d1d200;  1 drivers
v0x1d170d0_0 .net *"_ivl_96", 0 0, L_0x1d1d4a0;  1 drivers
v0x1d171b0_0 .net *"_ivl_98", 0 0, L_0x1d1d5b0;  1 drivers
v0x1d17290_0 .net "a", 0 0, v0x1d123a0_0;  alias, 1 drivers
v0x1d17330_0 .net "b", 0 0, v0x1d12440_0;  alias, 1 drivers
v0x1d17420_0 .net "c", 0 0, v0x1d124e0_0;  alias, 1 drivers
v0x1d17510_0 .net "d", 0 0, v0x1d12620_0;  alias, 1 drivers
v0x1d17600_0 .net "out_pos", 0 0, L_0x1d20160;  alias, 1 drivers
v0x1d176c0_0 .net "out_sop", 0 0, L_0x1d1a840;  alias, 1 drivers
S_0x1d17840 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1cc21d0;
 .timescale -12 -12;
E_0x1ca89f0 .event anyedge, v0x1d18630_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d18630_0;
    %nor/r;
    %assign/vec4 v0x1d18630_0, 0;
    %wait E_0x1ca89f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d11870;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d12710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d127b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1d11870;
T_4 ;
    %wait E_0x1cc09b0;
    %load/vec4 v0x1d12850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d12710_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1d11870;
T_5 ;
    %wait E_0x1cc0850;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d12620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d124e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d12440_0, 0;
    %assign/vec4 v0x1d123a0_0, 0;
    %wait E_0x1cc0850;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d12620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d124e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d12440_0, 0;
    %assign/vec4 v0x1d123a0_0, 0;
    %wait E_0x1cc0850;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d12620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d124e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d12440_0, 0;
    %assign/vec4 v0x1d123a0_0, 0;
    %wait E_0x1cc0850;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d12620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d124e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d12440_0, 0;
    %assign/vec4 v0x1d123a0_0, 0;
    %wait E_0x1cc0850;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d12620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d124e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d12440_0, 0;
    %assign/vec4 v0x1d123a0_0, 0;
    %wait E_0x1cc0850;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d12620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d124e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d12440_0, 0;
    %assign/vec4 v0x1d123a0_0, 0;
    %wait E_0x1cc0850;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d12620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d124e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d12440_0, 0;
    %assign/vec4 v0x1d123a0_0, 0;
    %wait E_0x1cc0850;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d12620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d124e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d12440_0, 0;
    %assign/vec4 v0x1d123a0_0, 0;
    %wait E_0x1cc0850;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d12620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d124e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d12440_0, 0;
    %assign/vec4 v0x1d123a0_0, 0;
    %wait E_0x1cc0850;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d12620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d124e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d12440_0, 0;
    %assign/vec4 v0x1d123a0_0, 0;
    %wait E_0x1cc0850;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d12620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d124e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d12440_0, 0;
    %assign/vec4 v0x1d123a0_0, 0;
    %wait E_0x1cc0850;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d12620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d124e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d12440_0, 0;
    %assign/vec4 v0x1d123a0_0, 0;
    %wait E_0x1cc0850;
    %load/vec4 v0x1d12710_0;
    %store/vec4 v0x1d127b0_0, 0, 1;
    %fork t_1, S_0x1d11ba0;
    %jmp t_0;
    .scope S_0x1d11ba0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d11de0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1d11de0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1cc0850;
    %load/vec4 v0x1d11de0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d12620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d124e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d12440_0, 0;
    %assign/vec4 v0x1d123a0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d11de0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1d11de0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1d11870;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cc09b0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d12620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d124e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d12440_0, 0;
    %assign/vec4 v0x1d123a0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1d12710_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1d127b0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1cc21d0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d181d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d18630_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1cc21d0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d181d0_0;
    %inv;
    %store/vec4 v0x1d181d0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1cc21d0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d12580_0, v0x1d187a0_0, v0x1d17ff0_0, v0x1d18090_0, v0x1d18130_0, v0x1d18270_0, v0x1d184f0_0, v0x1d18450_0, v0x1d183b0_0, v0x1d18310_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1cc21d0;
T_9 ;
    %load/vec4 v0x1d18590_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1d18590_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d18590_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1d18590_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1d18590_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d18590_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1d18590_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d18590_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d18590_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d18590_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1cc21d0;
T_10 ;
    %wait E_0x1cc09b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d18590_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d18590_0, 4, 32;
    %load/vec4 v0x1d186d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1d18590_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d18590_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d18590_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d18590_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1d184f0_0;
    %load/vec4 v0x1d184f0_0;
    %load/vec4 v0x1d18450_0;
    %xor;
    %load/vec4 v0x1d184f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1d18590_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d18590_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1d18590_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d18590_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1d183b0_0;
    %load/vec4 v0x1d183b0_0;
    %load/vec4 v0x1d18310_0;
    %xor;
    %load/vec4 v0x1d183b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1d18590_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d18590_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1d18590_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d18590_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/ece241_2013_q2/iter9/response4/top_module.sv";
